
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000125c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000918  08012750  08012750  00022750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013068  08013068  00030250  2**0
                  CONTENTS
  4 .ARM          00000008  08013068  08013068  00023068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013070  08013070  00030250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013070  08013070  00023070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013074  08013074  00023074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  08013078  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021a0  20000250  080132c8  00030250  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  200023f0  080132c8  000323f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e37e  00000000  00000000  00030280  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000563a  00000000  00000000  0005e5fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002170  00000000  00000000  00063c38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f08  00000000  00000000  00065da8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028963  00000000  00000000  00067cb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001ee7f  00000000  00000000  00090613  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d9923  00000000  00000000  000af492  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00188db5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000977c  00000000  00000000  00188e30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000250 	.word	0x20000250
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012738 	.word	0x08012738

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000254 	.word	0x20000254
 80001cc:	08012738 	.word	0x08012738

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b972 	b.w	8000d58 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9e08      	ldr	r6, [sp, #32]
 8000a92:	4604      	mov	r4, r0
 8000a94:	4688      	mov	r8, r1
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d14b      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9a:	428a      	cmp	r2, r1
 8000a9c:	4615      	mov	r5, r2
 8000a9e:	d967      	bls.n	8000b70 <__udivmoddi4+0xe4>
 8000aa0:	fab2 f282 	clz	r2, r2
 8000aa4:	b14a      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa6:	f1c2 0720 	rsb	r7, r2, #32
 8000aaa:	fa01 f302 	lsl.w	r3, r1, r2
 8000aae:	fa20 f707 	lsr.w	r7, r0, r7
 8000ab2:	4095      	lsls	r5, r2
 8000ab4:	ea47 0803 	orr.w	r8, r7, r3
 8000ab8:	4094      	lsls	r4, r2
 8000aba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000abe:	0c23      	lsrs	r3, r4, #16
 8000ac0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ac4:	fa1f fc85 	uxth.w	ip, r5
 8000ac8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000acc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad0:	fb07 f10c 	mul.w	r1, r7, ip
 8000ad4:	4299      	cmp	r1, r3
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x60>
 8000ad8:	18eb      	adds	r3, r5, r3
 8000ada:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ade:	f080 811b 	bcs.w	8000d18 <__udivmoddi4+0x28c>
 8000ae2:	4299      	cmp	r1, r3
 8000ae4:	f240 8118 	bls.w	8000d18 <__udivmoddi4+0x28c>
 8000ae8:	3f02      	subs	r7, #2
 8000aea:	442b      	add	r3, r5
 8000aec:	1a5b      	subs	r3, r3, r1
 8000aee:	b2a4      	uxth	r4, r4
 8000af0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000af4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000af8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000afc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b00:	45a4      	cmp	ip, r4
 8000b02:	d909      	bls.n	8000b18 <__udivmoddi4+0x8c>
 8000b04:	192c      	adds	r4, r5, r4
 8000b06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b0a:	f080 8107 	bcs.w	8000d1c <__udivmoddi4+0x290>
 8000b0e:	45a4      	cmp	ip, r4
 8000b10:	f240 8104 	bls.w	8000d1c <__udivmoddi4+0x290>
 8000b14:	3802      	subs	r0, #2
 8000b16:	442c      	add	r4, r5
 8000b18:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b1c:	eba4 040c 	sub.w	r4, r4, ip
 8000b20:	2700      	movs	r7, #0
 8000b22:	b11e      	cbz	r6, 8000b2c <__udivmoddi4+0xa0>
 8000b24:	40d4      	lsrs	r4, r2
 8000b26:	2300      	movs	r3, #0
 8000b28:	e9c6 4300 	strd	r4, r3, [r6]
 8000b2c:	4639      	mov	r1, r7
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0xbe>
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	f000 80eb 	beq.w	8000d12 <__udivmoddi4+0x286>
 8000b3c:	2700      	movs	r7, #0
 8000b3e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b42:	4638      	mov	r0, r7
 8000b44:	4639      	mov	r1, r7
 8000b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4a:	fab3 f783 	clz	r7, r3
 8000b4e:	2f00      	cmp	r7, #0
 8000b50:	d147      	bne.n	8000be2 <__udivmoddi4+0x156>
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d302      	bcc.n	8000b5c <__udivmoddi4+0xd0>
 8000b56:	4282      	cmp	r2, r0
 8000b58:	f200 80fa 	bhi.w	8000d50 <__udivmoddi4+0x2c4>
 8000b5c:	1a84      	subs	r4, r0, r2
 8000b5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b62:	2001      	movs	r0, #1
 8000b64:	4698      	mov	r8, r3
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	d0e0      	beq.n	8000b2c <__udivmoddi4+0xa0>
 8000b6a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b6e:	e7dd      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000b70:	b902      	cbnz	r2, 8000b74 <__udivmoddi4+0xe8>
 8000b72:	deff      	udf	#255	; 0xff
 8000b74:	fab2 f282 	clz	r2, r2
 8000b78:	2a00      	cmp	r2, #0
 8000b7a:	f040 808f 	bne.w	8000c9c <__udivmoddi4+0x210>
 8000b7e:	1b49      	subs	r1, r1, r5
 8000b80:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b84:	fa1f f885 	uxth.w	r8, r5
 8000b88:	2701      	movs	r7, #1
 8000b8a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b8e:	0c23      	lsrs	r3, r4, #16
 8000b90:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b98:	fb08 f10c 	mul.w	r1, r8, ip
 8000b9c:	4299      	cmp	r1, r3
 8000b9e:	d907      	bls.n	8000bb0 <__udivmoddi4+0x124>
 8000ba0:	18eb      	adds	r3, r5, r3
 8000ba2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x122>
 8000ba8:	4299      	cmp	r1, r3
 8000baa:	f200 80cd 	bhi.w	8000d48 <__udivmoddi4+0x2bc>
 8000bae:	4684      	mov	ip, r0
 8000bb0:	1a59      	subs	r1, r3, r1
 8000bb2:	b2a3      	uxth	r3, r4
 8000bb4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bbc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000bc0:	fb08 f800 	mul.w	r8, r8, r0
 8000bc4:	45a0      	cmp	r8, r4
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x14c>
 8000bc8:	192c      	adds	r4, r5, r4
 8000bca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x14a>
 8000bd0:	45a0      	cmp	r8, r4
 8000bd2:	f200 80b6 	bhi.w	8000d42 <__udivmoddi4+0x2b6>
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	eba4 0408 	sub.w	r4, r4, r8
 8000bdc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000be0:	e79f      	b.n	8000b22 <__udivmoddi4+0x96>
 8000be2:	f1c7 0c20 	rsb	ip, r7, #32
 8000be6:	40bb      	lsls	r3, r7
 8000be8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bec:	ea4e 0e03 	orr.w	lr, lr, r3
 8000bf0:	fa01 f407 	lsl.w	r4, r1, r7
 8000bf4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bf8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bfc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c00:	4325      	orrs	r5, r4
 8000c02:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c06:	0c2c      	lsrs	r4, r5, #16
 8000c08:	fb08 3319 	mls	r3, r8, r9, r3
 8000c0c:	fa1f fa8e 	uxth.w	sl, lr
 8000c10:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c14:	fb09 f40a 	mul.w	r4, r9, sl
 8000c18:	429c      	cmp	r4, r3
 8000c1a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c1e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b0>
 8000c24:	eb1e 0303 	adds.w	r3, lr, r3
 8000c28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c2c:	f080 8087 	bcs.w	8000d3e <__udivmoddi4+0x2b2>
 8000c30:	429c      	cmp	r4, r3
 8000c32:	f240 8084 	bls.w	8000d3e <__udivmoddi4+0x2b2>
 8000c36:	f1a9 0902 	sub.w	r9, r9, #2
 8000c3a:	4473      	add	r3, lr
 8000c3c:	1b1b      	subs	r3, r3, r4
 8000c3e:	b2ad      	uxth	r5, r5
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c4c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c50:	45a2      	cmp	sl, r4
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1da>
 8000c54:	eb1e 0404 	adds.w	r4, lr, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	d26b      	bcs.n	8000d36 <__udivmoddi4+0x2aa>
 8000c5e:	45a2      	cmp	sl, r4
 8000c60:	d969      	bls.n	8000d36 <__udivmoddi4+0x2aa>
 8000c62:	3802      	subs	r0, #2
 8000c64:	4474      	add	r4, lr
 8000c66:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c6e:	eba4 040a 	sub.w	r4, r4, sl
 8000c72:	454c      	cmp	r4, r9
 8000c74:	46c2      	mov	sl, r8
 8000c76:	464b      	mov	r3, r9
 8000c78:	d354      	bcc.n	8000d24 <__udivmoddi4+0x298>
 8000c7a:	d051      	beq.n	8000d20 <__udivmoddi4+0x294>
 8000c7c:	2e00      	cmp	r6, #0
 8000c7e:	d069      	beq.n	8000d54 <__udivmoddi4+0x2c8>
 8000c80:	ebb1 050a 	subs.w	r5, r1, sl
 8000c84:	eb64 0403 	sbc.w	r4, r4, r3
 8000c88:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c8c:	40fd      	lsrs	r5, r7
 8000c8e:	40fc      	lsrs	r4, r7
 8000c90:	ea4c 0505 	orr.w	r5, ip, r5
 8000c94:	e9c6 5400 	strd	r5, r4, [r6]
 8000c98:	2700      	movs	r7, #0
 8000c9a:	e747      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000c9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ca0:	fa20 f703 	lsr.w	r7, r0, r3
 8000ca4:	4095      	lsls	r5, r2
 8000ca6:	fa01 f002 	lsl.w	r0, r1, r2
 8000caa:	fa21 f303 	lsr.w	r3, r1, r3
 8000cae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cb2:	4338      	orrs	r0, r7
 8000cb4:	0c01      	lsrs	r1, r0, #16
 8000cb6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cba:	fa1f f885 	uxth.w	r8, r5
 8000cbe:	fb0e 3317 	mls	r3, lr, r7, r3
 8000cc2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc6:	fb07 f308 	mul.w	r3, r7, r8
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	fa04 f402 	lsl.w	r4, r4, r2
 8000cd0:	d907      	bls.n	8000ce2 <__udivmoddi4+0x256>
 8000cd2:	1869      	adds	r1, r5, r1
 8000cd4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000cd8:	d22f      	bcs.n	8000d3a <__udivmoddi4+0x2ae>
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	d92d      	bls.n	8000d3a <__udivmoddi4+0x2ae>
 8000cde:	3f02      	subs	r7, #2
 8000ce0:	4429      	add	r1, r5
 8000ce2:	1acb      	subs	r3, r1, r3
 8000ce4:	b281      	uxth	r1, r0
 8000ce6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cea:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf2:	fb00 f308 	mul.w	r3, r0, r8
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x27e>
 8000cfa:	1869      	adds	r1, r5, r1
 8000cfc:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d00:	d217      	bcs.n	8000d32 <__udivmoddi4+0x2a6>
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d915      	bls.n	8000d32 <__udivmoddi4+0x2a6>
 8000d06:	3802      	subs	r0, #2
 8000d08:	4429      	add	r1, r5
 8000d0a:	1ac9      	subs	r1, r1, r3
 8000d0c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d10:	e73b      	b.n	8000b8a <__udivmoddi4+0xfe>
 8000d12:	4637      	mov	r7, r6
 8000d14:	4630      	mov	r0, r6
 8000d16:	e709      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000d18:	4607      	mov	r7, r0
 8000d1a:	e6e7      	b.n	8000aec <__udivmoddi4+0x60>
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	e6fb      	b.n	8000b18 <__udivmoddi4+0x8c>
 8000d20:	4541      	cmp	r1, r8
 8000d22:	d2ab      	bcs.n	8000c7c <__udivmoddi4+0x1f0>
 8000d24:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d28:	eb69 020e 	sbc.w	r2, r9, lr
 8000d2c:	3801      	subs	r0, #1
 8000d2e:	4613      	mov	r3, r2
 8000d30:	e7a4      	b.n	8000c7c <__udivmoddi4+0x1f0>
 8000d32:	4660      	mov	r0, ip
 8000d34:	e7e9      	b.n	8000d0a <__udivmoddi4+0x27e>
 8000d36:	4618      	mov	r0, r3
 8000d38:	e795      	b.n	8000c66 <__udivmoddi4+0x1da>
 8000d3a:	4667      	mov	r7, ip
 8000d3c:	e7d1      	b.n	8000ce2 <__udivmoddi4+0x256>
 8000d3e:	4681      	mov	r9, r0
 8000d40:	e77c      	b.n	8000c3c <__udivmoddi4+0x1b0>
 8000d42:	3802      	subs	r0, #2
 8000d44:	442c      	add	r4, r5
 8000d46:	e747      	b.n	8000bd8 <__udivmoddi4+0x14c>
 8000d48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d4c:	442b      	add	r3, r5
 8000d4e:	e72f      	b.n	8000bb0 <__udivmoddi4+0x124>
 8000d50:	4638      	mov	r0, r7
 8000d52:	e708      	b.n	8000b66 <__udivmoddi4+0xda>
 8000d54:	4637      	mov	r7, r6
 8000d56:	e6e9      	b.n	8000b2c <__udivmoddi4+0xa0>

08000d58 <__aeabi_idiv0>:
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop

08000d5c <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 8000d64:	2200      	movs	r2, #0
 8000d66:	2101      	movs	r1, #1
 8000d68:	4830      	ldr	r0, [pc, #192]	; (8000e2c <ADF_Init+0xd0>)
 8000d6a:	f005 fcb9 	bl	80066e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2102      	movs	r1, #2
 8000d72:	482f      	ldr	r0, [pc, #188]	; (8000e30 <ADF_Init+0xd4>)
 8000d74:	f005 fcb4 	bl	80066e0 <HAL_GPIO_WritePin>

	uint8_t res = 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 8000d7c:	f000 f85e 	bl	8000e3c <ADF_reset>
	HAL_Delay(10);
 8000d80:	200a      	movs	r0, #10
 8000d82:	f003 fcff 	bl	8004784 <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 8000d86:	2100      	movs	r1, #0
 8000d88:	f44f 709f 	mov.w	r0, #318	; 0x13e
 8000d8c:	f000 f89c 	bl	8000ec8 <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 8000d90:	2100      	movs	r1, #0
 8000d92:	f240 30c7 	movw	r0, #967	; 0x3c7
 8000d96:	f000 f897 	bl	8000ec8 <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 8000da0:	f000 f892 	bl	8000ec8 <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 8000da4:	2100      	movs	r1, #0
 8000da6:	f240 30c9 	movw	r0, #969	; 0x3c9
 8000daa:	f000 f88d 	bl	8000ec8 <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 8000dae:	2108      	movs	r1, #8
 8000db0:	f240 30ca 	movw	r0, #970	; 0x3ca
 8000db4:	f000 f888 	bl	8000ec8 <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 8000db8:	21ff      	movs	r1, #255	; 0xff
 8000dba:	f240 30cb 	movw	r0, #971	; 0x3cb
 8000dbe:	f000 f883 	bl	8000ec8 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 8000dc2:	21ff      	movs	r1, #255	; 0xff
 8000dc4:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8000dc8:	f000 f87e 	bl	8000ec8 <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dcc:	f000 f930 	bl	8001030 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000dd0:	200a      	movs	r0, #10
 8000dd2:	f003 fcd7 	bl	8004784 <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f000 f854 	bl	8000e84 <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 8000ddc:	f44f 7045 	mov.w	r0, #788	; 0x314
 8000de0:	f000 f8c4 	bl	8000f6c <ADF_SPI_MEM_RD>
 8000de4:	4603      	mov	r3, r0
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <ADF_Init+0xd8>)
 8000dea:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 8000dec:	f240 3015 	movw	r0, #789	; 0x315
 8000df0:	f000 f8bc 	bl	8000f6c <ADF_SPI_MEM_RD>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461a      	mov	r2, r3
 8000df8:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <ADF_Init+0xdc>)
 8000dfa:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dfc:	f000 f918 	bl	8001030 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000e00:	200a      	movs	r0, #10
 8000e02:	f003 fcbf 	bl	8004784 <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 8000e06:	21f1      	movs	r1, #241	; 0xf1
 8000e08:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000e0c:	f000 f85c 	bl	8000ec8 <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 8000e10:	211c      	movs	r1, #28
 8000e12:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e16:	f000 f857 	bl	8000ec8 <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 8000e1a:	2032      	movs	r0, #50	; 0x32
 8000e1c:	f003 fcb2 	bl	8004784 <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 8000e20:	f000 f924 	bl	800106c <ADF_set_PHY_RDY_mode>
}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40020400 	.word	0x40020400
 8000e30:	40020000 	.word	0x40020000
 8000e34:	200006a0 	.word	0x200006a0
 8000e38:	20000a62 	.word	0x20000a62

08000e3c <ADF_reset>:

void ADF_reset(void){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 8000e42:	23c8      	movs	r3, #200	; 0xc8
 8000e44:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2104      	movs	r1, #4
 8000e4a:	480c      	ldr	r0, [pc, #48]	; (8000e7c <ADF_reset+0x40>)
 8000e4c:	f005 fc48 	bl	80066e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 8000e50:	1d39      	adds	r1, r7, #4
 8000e52:	2332      	movs	r3, #50	; 0x32
 8000e54:	2201      	movs	r2, #1
 8000e56:	480a      	ldr	r0, [pc, #40]	; (8000e80 <ADF_reset+0x44>)
 8000e58:	f009 ff21 	bl	800ac9e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000e5c:	1cf9      	adds	r1, r7, #3
 8000e5e:	2332      	movs	r3, #50	; 0x32
 8000e60:	2201      	movs	r2, #1
 8000e62:	4807      	ldr	r0, [pc, #28]	; (8000e80 <ADF_reset+0x44>)
 8000e64:	f00a f84f 	bl	800af06 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	4803      	ldr	r0, [pc, #12]	; (8000e7c <ADF_reset+0x40>)
 8000e6e:	f005 fc37 	bl	80066e0 <HAL_GPIO_WritePin>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40020000 	.word	0x40020000
 8000e80:	200009c8 	.word	0x200009c8

08000e84 <ADF_SET_FREQ_kHz>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
}

void ADF_SET_FREQ_kHz(uint32_t frequency){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	0a1b      	lsrs	r3, r3, #8
 8000e94:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	0c1b      	lsrs	r3, r3, #16
 8000e9a:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 8000e9c:	7b7b      	ldrb	r3, [r7, #13]
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	f240 3002 	movw	r0, #770	; 0x302
 8000ea4:	f000 f810 	bl	8000ec8 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 8000ea8:	7bbb      	ldrb	r3, [r7, #14]
 8000eaa:	4619      	mov	r1, r3
 8000eac:	f240 3001 	movw	r0, #769	; 0x301
 8000eb0:	f000 f80a 	bl	8000ec8 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 8000eb4:	7bfb      	ldrb	r3, [r7, #15]
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000ebc:	f000 f804 	bl	8000ec8 <ADF_SPI_MEM_WR>
}
 8000ec0:	bf00      	nop
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	460a      	mov	r2, r1
 8000ed2:	80fb      	strh	r3, [r7, #6]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 8000ed8:	4a21      	ldr	r2, [pc, #132]	; (8000f60 <ADF_SPI_MEM_WR+0x98>)
 8000eda:	f107 030c 	add.w	r3, r7, #12
 8000ede:	6812      	ldr	r2, [r2, #0]
 8000ee0:	4611      	mov	r1, r2
 8000ee2:	8019      	strh	r1, [r3, #0]
 8000ee4:	3302      	adds	r3, #2
 8000ee6:	0c12      	lsrs	r2, r2, #16
 8000ee8:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 8000eea:	88fb      	ldrh	r3, [r7, #6]
 8000eec:	2bff      	cmp	r3, #255	; 0xff
 8000eee:	d802      	bhi.n	8000ef6 <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	73fb      	strb	r3, [r7, #15]
 8000ef4:	e008      	b.n	8000f08 <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 8000ef6:	88fb      	ldrh	r3, [r7, #6]
 8000ef8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000efc:	d302      	bcc.n	8000f04 <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 8000efe:	2302      	movs	r3, #2
 8000f00:	73fb      	strb	r3, [r7, #15]
 8000f02:	e001      	b.n	8000f08 <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000f04:	2301      	movs	r3, #1
 8000f06:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	f107 0210 	add.w	r2, r7, #16
 8000f0e:	4413      	add	r3, r2
 8000f10:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000f14:	b25a      	sxtb	r2, r3
 8000f16:	88fb      	ldrh	r3, [r7, #6]
 8000f18:	0a1b      	lsrs	r3, r3, #8
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	b25b      	sxtb	r3, r3
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	b25b      	sxtb	r3, r3
 8000f24:	4313      	orrs	r3, r2
 8000f26:	b25b      	sxtb	r3, r3
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000f2c:	88fb      	ldrh	r3, [r7, #6]
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 8000f32:	797b      	ldrb	r3, [r7, #5]
 8000f34:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000f36:	2200      	movs	r2, #0
 8000f38:	2104      	movs	r1, #4
 8000f3a:	480a      	ldr	r0, [pc, #40]	; (8000f64 <ADF_SPI_MEM_WR+0x9c>)
 8000f3c:	f005 fbd0 	bl	80066e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000f40:	f107 0108 	add.w	r1, r7, #8
 8000f44:	2332      	movs	r3, #50	; 0x32
 8000f46:	2203      	movs	r2, #3
 8000f48:	4807      	ldr	r0, [pc, #28]	; (8000f68 <ADF_SPI_MEM_WR+0xa0>)
 8000f4a:	f009 fea8 	bl	800ac9e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	2104      	movs	r1, #4
 8000f52:	4804      	ldr	r0, [pc, #16]	; (8000f64 <ADF_SPI_MEM_WR+0x9c>)
 8000f54:	f005 fbc4 	bl	80066e0 <HAL_GPIO_WritePin>
}
 8000f58:	bf00      	nop
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	08012750 	.word	0x08012750
 8000f64:	40020000 	.word	0x40020000
 8000f68:	200009c8 	.word	0x200009c8

08000f6c <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 8000f76:	4a26      	ldr	r2, [pc, #152]	; (8001010 <ADF_SPI_MEM_RD+0xa4>)
 8000f78:	f107 030c 	add.w	r3, r7, #12
 8000f7c:	6812      	ldr	r2, [r2, #0]
 8000f7e:	4611      	mov	r1, r2
 8000f80:	8019      	strh	r1, [r3, #0]
 8000f82:	3302      	adds	r3, #2
 8000f84:	0c12      	lsrs	r2, r2, #16
 8000f86:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 8000f88:	88fb      	ldrh	r3, [r7, #6]
 8000f8a:	2bff      	cmp	r3, #255	; 0xff
 8000f8c:	d802      	bhi.n	8000f94 <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	73fb      	strb	r3, [r7, #15]
 8000f92:	e008      	b.n	8000fa6 <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 8000f94:	88fb      	ldrh	r3, [r7, #6]
 8000f96:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000f9a:	d302      	bcc.n	8000fa2 <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	73fb      	strb	r3, [r7, #15]
 8000fa0:	e001      	b.n	8000fa6 <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	f107 0210 	add.w	r2, r7, #16
 8000fac:	4413      	add	r3, r2
 8000fae:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000fb2:	b25a      	sxtb	r2, r3
 8000fb4:	88fb      	ldrh	r3, [r7, #6]
 8000fb6:	0a1b      	lsrs	r3, r3, #8
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	b25b      	sxtb	r3, r3
 8000fbc:	f003 0307 	and.w	r3, r3, #7
 8000fc0:	b25b      	sxtb	r3, r3
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	b25b      	sxtb	r3, r3
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000fca:	88fb      	ldrh	r3, [r7, #6]
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 8000fd0:	23ff      	movs	r3, #255	; 0xff
 8000fd2:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2104      	movs	r1, #4
 8000fd8:	480e      	ldr	r0, [pc, #56]	; (8001014 <ADF_SPI_MEM_RD+0xa8>)
 8000fda:	f005 fb81 	bl	80066e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000fde:	f107 0108 	add.w	r1, r7, #8
 8000fe2:	2332      	movs	r3, #50	; 0x32
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	480c      	ldr	r0, [pc, #48]	; (8001018 <ADF_SPI_MEM_RD+0xac>)
 8000fe8:	f009 fe59 	bl	800ac9e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 8000fec:	f107 010b 	add.w	r1, r7, #11
 8000ff0:	2332      	movs	r3, #50	; 0x32
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	4808      	ldr	r0, [pc, #32]	; (8001018 <ADF_SPI_MEM_RD+0xac>)
 8000ff6:	f009 ff86 	bl	800af06 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2104      	movs	r1, #4
 8000ffe:	4805      	ldr	r0, [pc, #20]	; (8001014 <ADF_SPI_MEM_RD+0xa8>)
 8001000:	f005 fb6e 	bl	80066e0 <HAL_GPIO_WritePin>

	return value;
 8001004:	7afb      	ldrb	r3, [r7, #11]
}
 8001006:	4618      	mov	r0, r3
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	08012754 	.word	0x08012754
 8001014:	40020000 	.word	0x40020000
 8001018:	200009c8 	.word	0x200009c8

0800101c <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 8001020:	2108      	movs	r1, #8
 8001022:	f240 1007 	movw	r0, #263	; 0x107
 8001026:	f7ff ff4f 	bl	8000ec8 <ADF_SPI_MEM_WR>
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 8001036:	23b2      	movs	r3, #178	; 0xb2
 8001038:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	2104      	movs	r1, #4
 800103e:	4809      	ldr	r0, [pc, #36]	; (8001064 <ADF_set_IDLE_mode+0x34>)
 8001040:	f005 fb4e 	bl	80066e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	2201      	movs	r2, #1
 8001048:	4619      	mov	r1, r3
 800104a:	4807      	ldr	r0, [pc, #28]	; (8001068 <ADF_set_IDLE_mode+0x38>)
 800104c:	f00a fa06 	bl	800b45c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	2104      	movs	r1, #4
 8001054:	4803      	ldr	r0, [pc, #12]	; (8001064 <ADF_set_IDLE_mode+0x34>)
 8001056:	f005 fb43 	bl	80066e0 <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40020000 	.word	0x40020000
 8001068:	200009c8 	.word	0x200009c8

0800106c <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 8001072:	23b3      	movs	r3, #179	; 0xb3
 8001074:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2104      	movs	r1, #4
 800107a:	4809      	ldr	r0, [pc, #36]	; (80010a0 <ADF_set_PHY_RDY_mode+0x34>)
 800107c:	f005 fb30 	bl	80066e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	2201      	movs	r2, #1
 8001084:	4619      	mov	r1, r3
 8001086:	4807      	ldr	r0, [pc, #28]	; (80010a4 <ADF_set_PHY_RDY_mode+0x38>)
 8001088:	f00a f9e8 	bl	800b45c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800108c:	2201      	movs	r2, #1
 800108e:	2104      	movs	r1, #4
 8001090:	4803      	ldr	r0, [pc, #12]	; (80010a0 <ADF_set_PHY_RDY_mode+0x34>)
 8001092:	f005 fb25 	bl	80066e0 <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40020000 	.word	0x40020000
 80010a4:	200009c8 	.word	0x200009c8

080010a8 <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 80010ae:	23b5      	movs	r3, #181	; 0xb5
 80010b0:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2104      	movs	r1, #4
 80010b6:	4809      	ldr	r0, [pc, #36]	; (80010dc <ADF_set_Tx_mode+0x34>)
 80010b8:	f005 fb12 	bl	80066e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	2201      	movs	r2, #1
 80010c0:	4619      	mov	r1, r3
 80010c2:	4807      	ldr	r0, [pc, #28]	; (80010e0 <ADF_set_Tx_mode+0x38>)
 80010c4:	f00a f9ca 	bl	800b45c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80010c8:	2201      	movs	r2, #1
 80010ca:	2104      	movs	r1, #4
 80010cc:	4803      	ldr	r0, [pc, #12]	; (80010dc <ADF_set_Tx_mode+0x34>)
 80010ce:	f005 fb07 	bl	80066e0 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40020000 	.word	0x40020000
 80010e0:	200009c8 	.word	0x200009c8

080010e4 <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 80010ea:	23b4      	movs	r3, #180	; 0xb4
 80010ec:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2104      	movs	r1, #4
 80010f2:	4809      	ldr	r0, [pc, #36]	; (8001118 <ADF_set_Rx_mode+0x34>)
 80010f4:	f005 faf4 	bl	80066e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 80010f8:	1d39      	adds	r1, r7, #4
 80010fa:	2332      	movs	r3, #50	; 0x32
 80010fc:	2201      	movs	r2, #1
 80010fe:	4807      	ldr	r0, [pc, #28]	; (800111c <ADF_set_Rx_mode+0x38>)
 8001100:	f009 fdcd 	bl	800ac9e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	2104      	movs	r1, #4
 8001108:	4803      	ldr	r0, [pc, #12]	; (8001118 <ADF_set_Rx_mode+0x34>)
 800110a:	f005 fae9 	bl	80066e0 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40020000 	.word	0x40020000
 800111c:	200009c8 	.word	0x200009c8

08001120 <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001124:	2200      	movs	r2, #0
 8001126:	2104      	movs	r1, #4
 8001128:	480e      	ldr	r0, [pc, #56]	; (8001164 <ADF_SPI_READY+0x44>)
 800112a:	f005 fad9 	bl	80066e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 800112e:	2332      	movs	r3, #50	; 0x32
 8001130:	2201      	movs	r2, #1
 8001132:	21ff      	movs	r1, #255	; 0xff
 8001134:	480c      	ldr	r0, [pc, #48]	; (8001168 <ADF_SPI_READY+0x48>)
 8001136:	f009 fdb2 	bl	800ac9e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 800113a:	2332      	movs	r3, #50	; 0x32
 800113c:	2201      	movs	r2, #1
 800113e:	490b      	ldr	r1, [pc, #44]	; (800116c <ADF_SPI_READY+0x4c>)
 8001140:	4809      	ldr	r0, [pc, #36]	; (8001168 <ADF_SPI_READY+0x48>)
 8001142:	f009 fee0 	bl	800af06 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001146:	2201      	movs	r2, #1
 8001148:	2104      	movs	r1, #4
 800114a:	4806      	ldr	r0, [pc, #24]	; (8001164 <ADF_SPI_READY+0x44>)
 800114c:	f005 fac8 	bl	80066e0 <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <ADF_SPI_READY+0x4c>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b25b      	sxtb	r3, r3
 8001156:	2b00      	cmp	r3, #0
 8001158:	da01      	bge.n	800115e <ADF_SPI_READY+0x3e>
		return 1;
 800115a:	2301      	movs	r3, #1
 800115c:	e000      	b.n	8001160 <ADF_SPI_READY+0x40>
	else
		return 0;
 800115e:	2300      	movs	r3, #0
}
 8001160:	4618      	mov	r0, r3
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40020000 	.word	0x40020000
 8001168:	200009c8 	.word	0x200009c8
 800116c:	20000b04 	.word	0x20000b04

08001170 <ADF_clear_Rx_flag>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);

	return ADF_status;
}

void ADF_clear_Rx_flag(void){
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 8001174:	2108      	movs	r1, #8
 8001176:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 800117a:	f7ff fea5 	bl	8000ec8 <ADF_SPI_MEM_WR>
}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}

08001182 <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 8001182:	b580      	push	{r7, lr}
 8001184:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 8001186:	2110      	movs	r1, #16
 8001188:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 800118c:	f7ff fe9c 	bl	8000ec8 <ADF_SPI_MEM_WR>
}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}

08001194 <advance_pointer>:
};

/* Variables -------------------------------------------------------------------*/

/* Private Functions -------------------------------------------------------------------*/
static void advance_pointer(cbuf_handle_t cbuf){
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d105      	bne.n	80011ae <advance_pointer+0x1a>
 80011a2:	4b18      	ldr	r3, [pc, #96]	; (8001204 <advance_pointer+0x70>)
 80011a4:	4a18      	ldr	r2, [pc, #96]	; (8001208 <advance_pointer+0x74>)
 80011a6:	2115      	movs	r1, #21
 80011a8:	4818      	ldr	r0, [pc, #96]	; (800120c <advance_pointer+0x78>)
 80011aa:	f010 f92b 	bl	8011404 <__assert_func>

	if(cbuf->full)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	7c1b      	ldrb	r3, [r3, #16]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d00b      	beq.n	80011ce <advance_pointer+0x3a>
		cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	3301      	adds	r3, #1
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	68d2      	ldr	r2, [r2, #12]
 80011c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80011c4:	fb02 f201 	mul.w	r2, r2, r1
 80011c8:	1a9a      	subs	r2, r3, r2
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	609a      	str	r2, [r3, #8]

	cbuf->head = (cbuf->head + 1) % cbuf->max;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	3301      	adds	r3, #1
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	68d2      	ldr	r2, [r2, #12]
 80011d8:	fbb3 f1f2 	udiv	r1, r3, r2
 80011dc:	fb02 f201 	mul.w	r2, r2, r1
 80011e0:	1a9a      	subs	r2, r3, r2
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	605a      	str	r2, [r3, #4]

	cbuf->full = (cbuf->head == cbuf->tail);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685a      	ldr	r2, [r3, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	bf0c      	ite	eq
 80011f2:	2301      	moveq	r3, #1
 80011f4:	2300      	movne	r3, #0
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	741a      	strb	r2, [r3, #16]
}
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	08012758 	.word	0x08012758
 8001208:	080128dc 	.word	0x080128dc
 800120c:	08012760 	.word	0x08012760

08001210 <retreat_pointer>:

static void retreat_pointer(cbuf_handle_t cbuf){
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d105      	bne.n	800122a <retreat_pointer+0x1a>
 800121e:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <retreat_pointer+0x40>)
 8001220:	4a0c      	ldr	r2, [pc, #48]	; (8001254 <retreat_pointer+0x44>)
 8001222:	2120      	movs	r1, #32
 8001224:	480c      	ldr	r0, [pc, #48]	; (8001258 <retreat_pointer+0x48>)
 8001226:	f010 f8ed 	bl	8011404 <__assert_func>

	cbuf->full = false;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	741a      	strb	r2, [r3, #16]
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	3301      	adds	r3, #1
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	68d2      	ldr	r2, [r2, #12]
 800123a:	fbb3 f1f2 	udiv	r1, r3, r2
 800123e:	fb02 f201 	mul.w	r2, r2, r1
 8001242:	1a9a      	subs	r2, r3, r2
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	609a      	str	r2, [r3, #8]
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	08012758 	.word	0x08012758
 8001254:	080128ec 	.word	0x080128ec
 8001258:	08012760 	.word	0x08012760

0800125c <circular_buf_init>:

/* Public Functions -------------------------------------------------------------------*/
cbuf_handle_t circular_buf_init(uint16_t* buffer, size_t size){
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
	assert(buffer && size);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d002      	beq.n	8001272 <circular_buf_init+0x16>
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d105      	bne.n	800127e <circular_buf_init+0x22>
 8001272:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <circular_buf_init+0x74>)
 8001274:	4a17      	ldr	r2, [pc, #92]	; (80012d4 <circular_buf_init+0x78>)
 8001276:	2128      	movs	r1, #40	; 0x28
 8001278:	4817      	ldr	r0, [pc, #92]	; (80012d8 <circular_buf_init+0x7c>)
 800127a:	f010 f8c3 	bl	8011404 <__assert_func>

	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
 800127e:	2014      	movs	r0, #20
 8001280:	f010 f91a 	bl	80114b8 <malloc>
 8001284:	4603      	mov	r3, r0
 8001286:	60fb      	str	r3, [r7, #12]
	assert(cbuf);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d105      	bne.n	800129a <circular_buf_init+0x3e>
 800128e:	4b13      	ldr	r3, [pc, #76]	; (80012dc <circular_buf_init+0x80>)
 8001290:	4a10      	ldr	r2, [pc, #64]	; (80012d4 <circular_buf_init+0x78>)
 8001292:	212b      	movs	r1, #43	; 0x2b
 8001294:	4810      	ldr	r0, [pc, #64]	; (80012d8 <circular_buf_init+0x7c>)
 8001296:	f010 f8b5 	bl	8011404 <__assert_func>

	cbuf->buffer = buffer;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	601a      	str	r2, [r3, #0]
	cbuf->max = size;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	683a      	ldr	r2, [r7, #0]
 80012a4:	60da      	str	r2, [r3, #12]
	circular_buf_reset(cbuf);
 80012a6:	68f8      	ldr	r0, [r7, #12]
 80012a8:	f000 f81c 	bl	80012e4 <circular_buf_reset>

	assert(circular_buf_empty(cbuf));
 80012ac:	68f8      	ldr	r0, [r7, #12]
 80012ae:	f000 f8d3 	bl	8001458 <circular_buf_empty>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d105      	bne.n	80012c4 <circular_buf_init+0x68>
 80012b8:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <circular_buf_init+0x84>)
 80012ba:	4a06      	ldr	r2, [pc, #24]	; (80012d4 <circular_buf_init+0x78>)
 80012bc:	2131      	movs	r1, #49	; 0x31
 80012be:	4806      	ldr	r0, [pc, #24]	; (80012d8 <circular_buf_init+0x7c>)
 80012c0:	f010 f8a0 	bl	8011404 <__assert_func>

	return cbuf;
 80012c4:	68fb      	ldr	r3, [r7, #12]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	08012774 	.word	0x08012774
 80012d4:	080128fc 	.word	0x080128fc
 80012d8:	08012760 	.word	0x08012760
 80012dc:	08012758 	.word	0x08012758
 80012e0:	08012784 	.word	0x08012784

080012e4 <circular_buf_reset>:
void circular_buf_free(cbuf_handle_t cbuf){
	assert(cbuf);
	free(cbuf);
}

void circular_buf_reset(cbuf_handle_t cbuf){
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
    assert(cbuf);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d105      	bne.n	80012fe <circular_buf_reset+0x1a>
 80012f2:	4b09      	ldr	r3, [pc, #36]	; (8001318 <circular_buf_reset+0x34>)
 80012f4:	4a09      	ldr	r2, [pc, #36]	; (800131c <circular_buf_reset+0x38>)
 80012f6:	213c      	movs	r1, #60	; 0x3c
 80012f8:	4809      	ldr	r0, [pc, #36]	; (8001320 <circular_buf_reset+0x3c>)
 80012fa:	f010 f883 	bl	8011404 <__assert_func>

    cbuf->head = 0;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2200      	movs	r2, #0
 8001302:	605a      	str	r2, [r3, #4]
    cbuf->tail = 0;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
    cbuf->full = false;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2200      	movs	r2, #0
 800130e:	741a      	strb	r2, [r3, #16]
}
 8001310:	bf00      	nop
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	08012758 	.word	0x08012758
 800131c:	08012910 	.word	0x08012910
 8001320:	08012760 	.word	0x08012760

08001324 <circular_buf_size>:

size_t circular_buf_size(cbuf_handle_t cbuf){
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d105      	bne.n	800133e <circular_buf_size+0x1a>
 8001332:	4b15      	ldr	r3, [pc, #84]	; (8001388 <circular_buf_size+0x64>)
 8001334:	4a15      	ldr	r2, [pc, #84]	; (800138c <circular_buf_size+0x68>)
 8001336:	2144      	movs	r1, #68	; 0x44
 8001338:	4815      	ldr	r0, [pc, #84]	; (8001390 <circular_buf_size+0x6c>)
 800133a:	f010 f863 	bl	8011404 <__assert_func>

	size_t size = cbuf->max;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	68db      	ldr	r3, [r3, #12]
 8001342:	60fb      	str	r3, [r7, #12]

	if(!cbuf->full)	{
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	7c1b      	ldrb	r3, [r3, #16]
 8001348:	f083 0301 	eor.w	r3, r3, #1
 800134c:	b2db      	uxtb	r3, r3
 800134e:	2b00      	cmp	r3, #0
 8001350:	d015      	beq.n	800137e <circular_buf_size+0x5a>
		if(cbuf->head >= cbuf->tail){
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	685a      	ldr	r2, [r3, #4]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	429a      	cmp	r2, r3
 800135c:	d306      	bcc.n	800136c <circular_buf_size+0x48>
			size = (cbuf->head - cbuf->tail);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	60fb      	str	r3, [r7, #12]
 800136a:	e008      	b.n	800137e <circular_buf_size+0x5a>
		}
		else{
			size = (cbuf->max + cbuf->head - cbuf->tail);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	68da      	ldr	r2, [r3, #12]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	441a      	add	r2, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	60fb      	str	r3, [r7, #12]
		}
	}
	return size;
 800137e:	68fb      	ldr	r3, [r7, #12]
}
 8001380:	4618      	mov	r0, r3
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	08012758 	.word	0x08012758
 800138c:	08012924 	.word	0x08012924
 8001390:	08012760 	.word	0x08012760

08001394 <circular_buf_put_overwrite>:
	assert(cbuf);

	return cbuf->max;
}

void circular_buf_put_overwrite(cbuf_handle_t cbuf, uint16_t data){
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	460b      	mov	r3, r1
 800139e:	807b      	strh	r3, [r7, #2]
	assert(cbuf && cbuf->buffer);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <circular_buf_put_overwrite+0x1a>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d105      	bne.n	80013ba <circular_buf_put_overwrite+0x26>
 80013ae:	4b0a      	ldr	r3, [pc, #40]	; (80013d8 <circular_buf_put_overwrite+0x44>)
 80013b0:	4a0a      	ldr	r2, [pc, #40]	; (80013dc <circular_buf_put_overwrite+0x48>)
 80013b2:	215a      	movs	r1, #90	; 0x5a
 80013b4:	480a      	ldr	r0, [pc, #40]	; (80013e0 <circular_buf_put_overwrite+0x4c>)
 80013b6:	f010 f825 	bl	8011404 <__assert_func>

    cbuf->buffer[cbuf->head] = data;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	4413      	add	r3, r2
 80013c6:	887a      	ldrh	r2, [r7, #2]
 80013c8:	801a      	strh	r2, [r3, #0]

    advance_pointer(cbuf);
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f7ff fee2 	bl	8001194 <advance_pointer>
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	080127a0 	.word	0x080127a0
 80013dc:	08012938 	.word	0x08012938
 80013e0:	08012760 	.word	0x08012760

080013e4 <circular_buf_get>:
    }

    return r;
}

int circular_buf_get(cbuf_handle_t cbuf, uint16_t * data){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
    assert(cbuf && data && cbuf->buffer);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d006      	beq.n	8001402 <circular_buf_get+0x1e>
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <circular_buf_get+0x1e>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d105      	bne.n	800140e <circular_buf_get+0x2a>
 8001402:	4b12      	ldr	r3, [pc, #72]	; (800144c <circular_buf_get+0x68>)
 8001404:	4a12      	ldr	r2, [pc, #72]	; (8001450 <circular_buf_get+0x6c>)
 8001406:	2170      	movs	r1, #112	; 0x70
 8001408:	4812      	ldr	r0, [pc, #72]	; (8001454 <circular_buf_get+0x70>)
 800140a:	f00f fffb 	bl	8011404 <__assert_func>

    int r = -1;
 800140e:	f04f 33ff 	mov.w	r3, #4294967295
 8001412:	60fb      	str	r3, [r7, #12]

    if(!circular_buf_empty(cbuf)){
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f000 f81f 	bl	8001458 <circular_buf_empty>
 800141a:	4603      	mov	r3, r0
 800141c:	f083 0301 	eor.w	r3, r3, #1
 8001420:	b2db      	uxtb	r3, r3
 8001422:	2b00      	cmp	r3, #0
 8001424:	d00d      	beq.n	8001442 <circular_buf_get+0x5e>
        *data = cbuf->buffer[cbuf->tail];
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	4413      	add	r3, r2
 8001432:	881a      	ldrh	r2, [r3, #0]
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	801a      	strh	r2, [r3, #0]
        retreat_pointer(cbuf);
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff fee9 	bl	8001210 <retreat_pointer>

        r = 0;
 800143e:	2300      	movs	r3, #0
 8001440:	60fb      	str	r3, [r7, #12]
    }

    return r;
 8001442:	68fb      	ldr	r3, [r7, #12]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3710      	adds	r7, #16
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	080127b8 	.word	0x080127b8
 8001450:	08012954 	.word	0x08012954
 8001454:	08012760 	.word	0x08012760

08001458 <circular_buf_empty>:

bool circular_buf_empty(cbuf_handle_t cbuf){
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d105      	bne.n	8001472 <circular_buf_empty+0x1a>
 8001466:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <circular_buf_empty+0x48>)
 8001468:	4a0e      	ldr	r2, [pc, #56]	; (80014a4 <circular_buf_empty+0x4c>)
 800146a:	217f      	movs	r1, #127	; 0x7f
 800146c:	480e      	ldr	r0, [pc, #56]	; (80014a8 <circular_buf_empty+0x50>)
 800146e:	f00f ffc9 	bl	8011404 <__assert_func>

    return (!cbuf->full && (cbuf->head == cbuf->tail));
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	7c1b      	ldrb	r3, [r3, #16]
 8001476:	f083 0301 	eor.w	r3, r3, #1
 800147a:	b2db      	uxtb	r3, r3
 800147c:	2b00      	cmp	r3, #0
 800147e:	d007      	beq.n	8001490 <circular_buf_empty+0x38>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685a      	ldr	r2, [r3, #4]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	429a      	cmp	r2, r3
 800148a:	d101      	bne.n	8001490 <circular_buf_empty+0x38>
 800148c:	2301      	movs	r3, #1
 800148e:	e000      	b.n	8001492 <circular_buf_empty+0x3a>
 8001490:	2300      	movs	r3, #0
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	b2db      	uxtb	r3, r3
}
 8001498:	4618      	mov	r0, r3
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	08012758 	.word	0x08012758
 80014a4:	08012968 	.word	0x08012968
 80014a8:	08012760 	.word	0x08012760

080014ac <OLED_init>:
  (byte & 0x01 ? '1' : '0')

/* Variables -------------------------------------------------------------------*/
char s;
/* Functions -------------------------------------------------------------------*/
void OLED_init(void){
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
	ssh1106_Init();
 80014b0:	f002 f910 	bl	80036d4 <ssh1106_Init>
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <OLED_clear_screen>:

void OLED_clear_screen(void){
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
	ssh1106_Fill(Black);
 80014bc:	2000      	movs	r0, #0
 80014be:	f002 f973 	bl	80037a8 <ssh1106_Fill>
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <OLED_update>:

void OLED_update(void){
 80014c6:	b580      	push	{r7, lr}
 80014c8:	af00      	add	r7, sp, #0
	ssh1106_UpdateScreen();
 80014ca:	f002 f98f 	bl	80037ec <ssh1106_UpdateScreen>
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <OLED_print_text>:

void OLED_shutdown(void){
	ssh1106_SetDisplayOn(0);
}

void OLED_print_text(char* str, uint8_t pos_x, uint8_t pos_y){
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	460b      	mov	r3, r1
 80014de:	70fb      	strb	r3, [r7, #3]
 80014e0:	4613      	mov	r3, r2
 80014e2:	70bb      	strb	r3, [r7, #2]
	ssh1106_SetCursor(pos_x,pos_y);
 80014e4:	78ba      	ldrb	r2, [r7, #2]
 80014e6:	78fb      	ldrb	r3, [r7, #3]
 80014e8:	4611      	mov	r1, r2
 80014ea:	4618      	mov	r0, r3
 80014ec:	f002 fab2 	bl	8003a54 <ssh1106_SetCursor>
	s = ssh1106_WriteString(str, Font_6x8, White);
 80014f0:	4a06      	ldr	r2, [pc, #24]	; (800150c <OLED_print_text+0x38>)
 80014f2:	2301      	movs	r3, #1
 80014f4:	ca06      	ldmia	r2, {r1, r2}
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f002 fa86 	bl	8003a08 <ssh1106_WriteString>
 80014fc:	4603      	mov	r3, r0
 80014fe:	461a      	mov	r2, r3
 8001500:	4b03      	ldr	r3, [pc, #12]	; (8001510 <OLED_print_text+0x3c>)
 8001502:	701a      	strb	r2, [r3, #0]
}
 8001504:	bf00      	nop
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000064 	.word	0x20000064
 8001510:	2000069c 	.word	0x2000069c

08001514 <OLED_print_variable>:

void OLED_print_variable(char * str, uint32_t value, uint8_t pos_x, uint8_t pos_y){
 8001514:	b580      	push	{r7, lr}
 8001516:	b088      	sub	sp, #32
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	4611      	mov	r1, r2
 8001520:	461a      	mov	r2, r3
 8001522:	460b      	mov	r3, r1
 8001524:	71fb      	strb	r3, [r7, #7]
 8001526:	4613      	mov	r3, r2
 8001528:	71bb      	strb	r3, [r7, #6]
	char stringValue[10];
	// Copy value in string
	sprintf(stringValue, "%u", value);
 800152a:	f107 0314 	add.w	r3, r7, #20
 800152e:	68ba      	ldr	r2, [r7, #8]
 8001530:	4915      	ldr	r1, [pc, #84]	; (8001588 <OLED_print_variable+0x74>)
 8001532:	4618      	mov	r0, r3
 8001534:	f010 fb64 	bl	8011c00 <siprintf>
	OLED_print_text(str, pos_x, pos_y);
 8001538:	79ba      	ldrb	r2, [r7, #6]
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	4619      	mov	r1, r3
 800153e:	68f8      	ldr	r0, [r7, #12]
 8001540:	f7ff ffc8 	bl	80014d4 <OLED_print_text>
	ssh1106_SetCursor(pos_x+(strlen(str)*6),pos_y);
 8001544:	68f8      	ldr	r0, [r7, #12]
 8001546:	f7fe fe43 	bl	80001d0 <strlen>
 800154a:	4603      	mov	r3, r0
 800154c:	b2db      	uxtb	r3, r3
 800154e:	461a      	mov	r2, r3
 8001550:	0052      	lsls	r2, r2, #1
 8001552:	4413      	add	r3, r2
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	b2da      	uxtb	r2, r3
 8001558:	79fb      	ldrb	r3, [r7, #7]
 800155a:	4413      	add	r3, r2
 800155c:	b2db      	uxtb	r3, r3
 800155e:	79ba      	ldrb	r2, [r7, #6]
 8001560:	4611      	mov	r1, r2
 8001562:	4618      	mov	r0, r3
 8001564:	f002 fa76 	bl	8003a54 <ssh1106_SetCursor>
	s = ssh1106_WriteString(stringValue, Font_6x8, White);
 8001568:	4a08      	ldr	r2, [pc, #32]	; (800158c <OLED_print_variable+0x78>)
 800156a:	f107 0014 	add.w	r0, r7, #20
 800156e:	2301      	movs	r3, #1
 8001570:	ca06      	ldmia	r2, {r1, r2}
 8001572:	f002 fa49 	bl	8003a08 <ssh1106_WriteString>
 8001576:	4603      	mov	r3, r0
 8001578:	461a      	mov	r2, r3
 800157a:	4b05      	ldr	r3, [pc, #20]	; (8001590 <OLED_print_variable+0x7c>)
 800157c:	701a      	strb	r2, [r3, #0]
}
 800157e:	bf00      	nop
 8001580:	3720      	adds	r7, #32
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	080127d8 	.word	0x080127d8
 800158c:	20000064 	.word	0x20000064
 8001590:	2000069c 	.word	0x2000069c

08001594 <OLED_print_credits>:
	OLED_print_text(str, pos_x, pos_y);
	ssh1106_SetCursor(pos_x+(strlen(str)*6),pos_y);
	s = ssh1106_WriteString(stringValue, Font_6x8, White);
}

void OLED_print_credits(void){
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
	OLED_clear_screen();
 8001598:	f7ff ff8e 	bl	80014b8 <OLED_clear_screen>
	//print state: (TIME     TX/RX      BAT_status)
	ssh1106_SetCursor(40, 15);
 800159c:	210f      	movs	r1, #15
 800159e:	2028      	movs	r0, #40	; 0x28
 80015a0:	f002 fa58 	bl	8003a54 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Encrypted", Font_6x8, White);
 80015a4:	4a21      	ldr	r2, [pc, #132]	; (800162c <OLED_print_credits+0x98>)
 80015a6:	2301      	movs	r3, #1
 80015a8:	ca06      	ldmia	r2, {r1, r2}
 80015aa:	4821      	ldr	r0, [pc, #132]	; (8001630 <OLED_print_credits+0x9c>)
 80015ac:	f002 fa2c 	bl	8003a08 <ssh1106_WriteString>
 80015b0:	4603      	mov	r3, r0
 80015b2:	461a      	mov	r2, r3
 80015b4:	4b1f      	ldr	r3, [pc, #124]	; (8001634 <OLED_print_credits+0xa0>)
 80015b6:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(25, 25);
 80015b8:	2119      	movs	r1, #25
 80015ba:	2019      	movs	r0, #25
 80015bc:	f002 fa4a 	bl	8003a54 <ssh1106_SetCursor>
	s = ssh1106_WriteString("walkie talkie", Font_6x8, White);
 80015c0:	4a1a      	ldr	r2, [pc, #104]	; (800162c <OLED_print_credits+0x98>)
 80015c2:	2301      	movs	r3, #1
 80015c4:	ca06      	ldmia	r2, {r1, r2}
 80015c6:	481c      	ldr	r0, [pc, #112]	; (8001638 <OLED_print_credits+0xa4>)
 80015c8:	f002 fa1e 	bl	8003a08 <ssh1106_WriteString>
 80015cc:	4603      	mov	r3, r0
 80015ce:	461a      	mov	r2, r3
 80015d0:	4b18      	ldr	r3, [pc, #96]	; (8001634 <OLED_print_credits+0xa0>)
 80015d2:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(64, 35);
 80015d4:	2123      	movs	r1, #35	; 0x23
 80015d6:	2040      	movs	r0, #64	; 0x40
 80015d8:	f002 fa3c 	bl	8003a54 <ssh1106_SetCursor>
	s = ssh1106_WriteString("by", Font_6x8, White);
 80015dc:	4a13      	ldr	r2, [pc, #76]	; (800162c <OLED_print_credits+0x98>)
 80015de:	2301      	movs	r3, #1
 80015e0:	ca06      	ldmia	r2, {r1, r2}
 80015e2:	4816      	ldr	r0, [pc, #88]	; (800163c <OLED_print_credits+0xa8>)
 80015e4:	f002 fa10 	bl	8003a08 <ssh1106_WriteString>
 80015e8:	4603      	mov	r3, r0
 80015ea:	461a      	mov	r2, r3
 80015ec:	4b11      	ldr	r3, [pc, #68]	; (8001634 <OLED_print_credits+0xa0>)
 80015ee:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(10, 45);
 80015f0:	212d      	movs	r1, #45	; 0x2d
 80015f2:	200a      	movs	r0, #10
 80015f4:	f002 fa2e 	bl	8003a54 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Victor Van der Elst", Font_6x8, White);
 80015f8:	4a0c      	ldr	r2, [pc, #48]	; (800162c <OLED_print_credits+0x98>)
 80015fa:	2301      	movs	r3, #1
 80015fc:	ca06      	ldmia	r2, {r1, r2}
 80015fe:	4810      	ldr	r0, [pc, #64]	; (8001640 <OLED_print_credits+0xac>)
 8001600:	f002 fa02 	bl	8003a08 <ssh1106_WriteString>
 8001604:	4603      	mov	r3, r0
 8001606:	461a      	mov	r2, r3
 8001608:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <OLED_print_credits+0xa0>)
 800160a:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(25, 55);
 800160c:	2137      	movs	r1, #55	; 0x37
 800160e:	2019      	movs	r0, #25
 8001610:	f002 fa20 	bl	8003a54 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Ruben Wilssens", Font_6x8, White);
 8001614:	4a05      	ldr	r2, [pc, #20]	; (800162c <OLED_print_credits+0x98>)
 8001616:	2301      	movs	r3, #1
 8001618:	ca06      	ldmia	r2, {r1, r2}
 800161a:	480a      	ldr	r0, [pc, #40]	; (8001644 <OLED_print_credits+0xb0>)
 800161c:	f002 f9f4 	bl	8003a08 <ssh1106_WriteString>
 8001620:	4603      	mov	r3, r0
 8001622:	461a      	mov	r2, r3
 8001624:	4b03      	ldr	r3, [pc, #12]	; (8001634 <OLED_print_credits+0xa0>)
 8001626:	701a      	strb	r2, [r3, #0]
}
 8001628:	bf00      	nop
 800162a:	bd80      	pop	{r7, pc}
 800162c:	20000064 	.word	0x20000064
 8001630:	080127f8 	.word	0x080127f8
 8001634:	2000069c 	.word	0x2000069c
 8001638:	08012804 	.word	0x08012804
 800163c:	08012814 	.word	0x08012814
 8001640:	08012818 	.word	0x08012818
 8001644:	0801282c 	.word	0x0801282c

08001648 <OLED_print_status>:

void OLED_print_status(char status){
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af02      	add	r7, sp, #8
 800164e:	4603      	mov	r3, r0
 8001650:	71fb      	strb	r3, [r7, #7]
	ssh1106_Line(0,0,128,0,Black);
 8001652:	2300      	movs	r3, #0
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	2300      	movs	r3, #0
 8001658:	2280      	movs	r2, #128	; 0x80
 800165a:	2100      	movs	r1, #0
 800165c:	2000      	movs	r0, #0
 800165e:	f002 fa11 	bl	8003a84 <ssh1106_Line>
	ssh1106_Line(0,1,128,1,Black);
 8001662:	2300      	movs	r3, #0
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	2301      	movs	r3, #1
 8001668:	2280      	movs	r2, #128	; 0x80
 800166a:	2101      	movs	r1, #1
 800166c:	2000      	movs	r0, #0
 800166e:	f002 fa09 	bl	8003a84 <ssh1106_Line>
	ssh1106_Line(0,2,128,2,Black);
 8001672:	2300      	movs	r3, #0
 8001674:	9300      	str	r3, [sp, #0]
 8001676:	2302      	movs	r3, #2
 8001678:	2280      	movs	r2, #128	; 0x80
 800167a:	2102      	movs	r1, #2
 800167c:	2000      	movs	r0, #0
 800167e:	f002 fa01 	bl	8003a84 <ssh1106_Line>
	ssh1106_Line(0,3,128,3,Black);
 8001682:	2300      	movs	r3, #0
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2303      	movs	r3, #3
 8001688:	2280      	movs	r2, #128	; 0x80
 800168a:	2103      	movs	r1, #3
 800168c:	2000      	movs	r0, #0
 800168e:	f002 f9f9 	bl	8003a84 <ssh1106_Line>
	ssh1106_Line(0,4,128,4,Black);
 8001692:	2300      	movs	r3, #0
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	2304      	movs	r3, #4
 8001698:	2280      	movs	r2, #128	; 0x80
 800169a:	2104      	movs	r1, #4
 800169c:	2000      	movs	r0, #0
 800169e:	f002 f9f1 	bl	8003a84 <ssh1106_Line>
	ssh1106_SetCursor(3, 0);
 80016a2:	2100      	movs	r1, #0
 80016a4:	2003      	movs	r0, #3
 80016a6:	f002 f9d5 	bl	8003a54 <ssh1106_SetCursor>
	s = ssh1106_WriteString("12:00", Font_6x8, White); //change with actual time
 80016aa:	4a15      	ldr	r2, [pc, #84]	; (8001700 <OLED_print_status+0xb8>)
 80016ac:	2301      	movs	r3, #1
 80016ae:	ca06      	ldmia	r2, {r1, r2}
 80016b0:	4814      	ldr	r0, [pc, #80]	; (8001704 <OLED_print_status+0xbc>)
 80016b2:	f002 f9a9 	bl	8003a08 <ssh1106_WriteString>
 80016b6:	4603      	mov	r3, r0
 80016b8:	461a      	mov	r2, r3
 80016ba:	4b13      	ldr	r3, [pc, #76]	; (8001708 <OLED_print_status+0xc0>)
 80016bc:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(63, 0);
 80016be:	2100      	movs	r1, #0
 80016c0:	203f      	movs	r0, #63	; 0x3f
 80016c2:	f002 f9c7 	bl	8003a54 <ssh1106_SetCursor>
	s = ssh1106_WriteChar(status, Font_6x8, White);
 80016c6:	4a0e      	ldr	r2, [pc, #56]	; (8001700 <OLED_print_status+0xb8>)
 80016c8:	79f8      	ldrb	r0, [r7, #7]
 80016ca:	2301      	movs	r3, #1
 80016cc:	ca06      	ldmia	r2, {r1, r2}
 80016ce:	f002 f913 	bl	80038f8 <ssh1106_WriteChar>
 80016d2:	4603      	mov	r3, r0
 80016d4:	461a      	mov	r2, r3
 80016d6:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <OLED_print_status+0xc0>)
 80016d8:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(92, 0);
 80016da:	2100      	movs	r1, #0
 80016dc:	205c      	movs	r0, #92	; 0x5c
 80016de:	f002 f9b9 	bl	8003a54 <ssh1106_SetCursor>
	s = ssh1106_WriteString("BAT_ok", Font_6x8, White); //change with variable
 80016e2:	4a07      	ldr	r2, [pc, #28]	; (8001700 <OLED_print_status+0xb8>)
 80016e4:	2301      	movs	r3, #1
 80016e6:	ca06      	ldmia	r2, {r1, r2}
 80016e8:	4808      	ldr	r0, [pc, #32]	; (800170c <OLED_print_status+0xc4>)
 80016ea:	f002 f98d 	bl	8003a08 <ssh1106_WriteString>
 80016ee:	4603      	mov	r3, r0
 80016f0:	461a      	mov	r2, r3
 80016f2:	4b05      	ldr	r3, [pc, #20]	; (8001708 <OLED_print_status+0xc0>)
 80016f4:	701a      	strb	r2, [r3, #0]
}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000064 	.word	0x20000064
 8001704:	0801283c 	.word	0x0801283c
 8001708:	2000069c 	.word	0x2000069c
 800170c:	08012844 	.word	0x08012844

08001710 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001710:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001714:	b09a      	sub	sp, #104	; 0x68
 8001716:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001718:	f002 ffc2 	bl	80046a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800171c:	f000 fbfa 	bl	8001f14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001720:	f001 f8b2 	bl	8002888 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001724:	f000 fc7a 	bl	800201c <MX_ADC1_Init>
  MX_DAC_Init();
 8001728:	f000 fcf0 	bl	800210c <MX_DAC_Init>
  MX_I2C1_Init();
 800172c:	f000 fd18 	bl	8002160 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001730:	f000 fd9e 	bl	8002270 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001734:	f000 fdd2 	bl	80022dc <MX_SPI2_Init>
  MX_TIM1_Init();
 8001738:	f000 fe06 	bl	8002348 <MX_TIM1_Init>
  MX_TIM3_Init();
 800173c:	f000 fef0 	bl	8002520 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8001740:	f00f f8c0 	bl	80108c4 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 8001744:	f001 f876 	bl	8002834 <MX_UART5_Init>
  MX_RTC_Init();
 8001748:	f000 fd38 	bl	80021bc <MX_RTC_Init>
  MX_TIM5_Init();
 800174c:	f000 ff6a 	bl	8002624 <MX_TIM5_Init>
  MX_TIM11_Init();
 8001750:	f001 f84c 	bl	80027ec <MX_TIM11_Init>
  MX_TIM2_Init();
 8001754:	f000 fe98 	bl	8002488 <MX_TIM2_Init>
  MX_TIM7_Init();
 8001758:	f000 ffd8 	bl	800270c <MX_TIM7_Init>
  MX_TIM9_Init();
 800175c:	f001 f80c 	bl	8002778 <MX_TIM9_Init>
  MX_CRYP_Init();
 8001760:	f000 fcb0 	bl	80020c4 <MX_CRYP_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim7);
 8001764:	4890      	ldr	r0, [pc, #576]	; (80019a8 <main+0x298>)
 8001766:	f00a fd02 	bl	800c16e <HAL_TIM_Base_Start>


  // Start PWM timers for RGB led
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800176a:	2100      	movs	r1, #0
 800176c:	488f      	ldr	r0, [pc, #572]	; (80019ac <main+0x29c>)
 800176e:	f00a fe6f 	bl	800c450 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001772:	2108      	movs	r1, #8
 8001774:	488e      	ldr	r0, [pc, #568]	; (80019b0 <main+0x2a0>)
 8001776:	f00a fe6b 	bl	800c450 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800177a:	210c      	movs	r1, #12
 800177c:	488c      	ldr	r0, [pc, #560]	; (80019b0 <main+0x2a0>)
 800177e:	f00a fe67 	bl	800c450 <HAL_TIM_PWM_Start>

  LED_RGB_status(0, 0, 35);
 8001782:	2223      	movs	r2, #35	; 0x23
 8001784:	2100      	movs	r1, #0
 8001786:	2000      	movs	r0, #0
 8001788:	f001 fc68 	bl	800305c <LED_RGB_status>

  startup();
 800178c:	f001 fb8e 	bl	8002eac <startup>
  digipotInit(settings_volume);
 8001790:	4b88      	ldr	r3, [pc, #544]	; (80019b4 <main+0x2a4>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f001 fc41 	bl	800301c <digipotInit>

  // OLED interrupt TIM9 (1s)
  HAL_TIM_Base_Start_IT(&htim9);
 800179a:	4887      	ldr	r0, [pc, #540]	; (80019b8 <main+0x2a8>)
 800179c:	f00a fd0b 	bl	800c1b6 <HAL_TIM_Base_Start_IT>

  // USB VCP variables
  int8_t buffer[25];
  int16_t RSSI_buf_16[16];

  ptrdev = &dev1;
 80017a0:	4b86      	ldr	r3, [pc, #536]	; (80019bc <main+0x2ac>)
 80017a2:	4a87      	ldr	r2, [pc, #540]	; (80019c0 <main+0x2b0>)
 80017a4:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){

	  if (settings_mode == 'T') {
 80017a6:	4b87      	ldr	r3, [pc, #540]	; (80019c4 <main+0x2b4>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b54      	cmp	r3, #84	; 0x54
 80017ac:	d10e      	bne.n	80017cc <main+0xbc>
		  // Send audio packet whenever there are enough samples in circular buffer
		  cbuf_size = circular_buf_size(audio_buffer_handle_t);
 80017ae:	4b86      	ldr	r3, [pc, #536]	; (80019c8 <main+0x2b8>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fdb6 	bl	8001324 <circular_buf_size>
 80017b8:	4603      	mov	r3, r0
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	4b83      	ldr	r3, [pc, #524]	; (80019cc <main+0x2bc>)
 80017be:	801a      	strh	r2, [r3, #0]
		  if (cbuf_size > settings_audiosamples_length){
 80017c0:	4b82      	ldr	r3, [pc, #520]	; (80019cc <main+0x2bc>)
 80017c2:	881b      	ldrh	r3, [r3, #0]
 80017c4:	2b30      	cmp	r3, #48	; 0x30
 80017c6:	d901      	bls.n	80017cc <main+0xbc>
			  transmitAudioPacket();
 80017c8:	f001 fc76 	bl	80030b8 <transmitAudioPacket>
		  }
	  }

	  if (INT_PACKET_RECEIVED){
 80017cc:	4b80      	ldr	r3, [pc, #512]	; (80019d0 <main+0x2c0>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f000 8390 	beq.w	8001ef6 <main+0x7e6>
		  INT_PACKET_RECEIVED = 0;
 80017d6:	4b7e      	ldr	r3, [pc, #504]	; (80019d0 <main+0x2c0>)
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]

		  if (settings_mode == 'R'){
 80017dc:	4b79      	ldr	r3, [pc, #484]	; (80019c4 <main+0x2b4>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b52      	cmp	r3, #82	; 0x52
 80017e2:	f040 81e0 	bne.w	8001ba6 <main+0x496>
			  readPacket();
 80017e6:	f001 fcf1 	bl	80031cc <readPacket>
			  if((Rx_to_ID == source_ID) || (Rx_to_ID == broadcast_ID)){
 80017ea:	4b7a      	ldr	r3, [pc, #488]	; (80019d4 <main+0x2c4>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2201      	movs	r2, #1
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d005      	beq.n	8001800 <main+0xf0>
 80017f4:	4b77      	ldr	r3, [pc, #476]	; (80019d4 <main+0x2c4>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	22ff      	movs	r2, #255	; 0xff
 80017fa:	4293      	cmp	r3, r2
 80017fc:	f040 837b 	bne.w	8001ef6 <main+0x7e6>
				  //writeKeyPacket();
				  encryption_byte = packet_type_reply;
 8001800:	220f      	movs	r2, #15
 8001802:	4b75      	ldr	r3, [pc, #468]	; (80019d8 <main+0x2c8>)
 8001804:	701a      	strb	r2, [r3, #0]
				  if (!(ptrdev->RSSI_counter)){
 8001806:	4b6d      	ldr	r3, [pc, #436]	; (80019bc <main+0x2ac>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d120      	bne.n	8001852 <main+0x142>
					  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001810:	4b72      	ldr	r3, [pc, #456]	; (80019dc <main+0x2cc>)
 8001812:	781a      	ldrb	r2, [r3, #0]
 8001814:	4b69      	ldr	r3, [pc, #420]	; (80019bc <main+0x2ac>)
 8001816:	681d      	ldr	r5, [r3, #0]
 8001818:	4610      	mov	r0, r2
 800181a:	f7fe fe73 	bl	8000504 <__aeabi_ui2d>
 800181e:	4603      	mov	r3, r0
 8001820:	460c      	mov	r4, r1
 8001822:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001826:	4b65      	ldr	r3, [pc, #404]	; (80019bc <main+0x2ac>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	ed93 7b04 	vldr	d7, [r3, #16]
 800182e:	eeb0 0a47 	vmov.f32	s0, s14
 8001832:	eef0 0a67 	vmov.f32	s1, s15
 8001836:	f010 ff35 	bl	80126a4 <round>
 800183a:	ec52 1b10 	vmov	r1, r2, d0
 800183e:	4b5f      	ldr	r3, [pc, #380]	; (80019bc <main+0x2ac>)
 8001840:	681c      	ldr	r4, [r3, #0]
 8001842:	4608      	mov	r0, r1
 8001844:	4611      	mov	r1, r2
 8001846:	f7ff f8e9 	bl	8000a1c <__aeabi_d2uiz>
 800184a:	4603      	mov	r3, r0
 800184c:	b29b      	uxth	r3, r3
 800184e:	8123      	strh	r3, [r4, #8]
 8001850:	e04a      	b.n	80018e8 <main+0x1d8>
				  }
				  else{
					  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 8001852:	4b62      	ldr	r3, [pc, #392]	; (80019dc <main+0x2cc>)
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f7fe fe64 	bl	8000524 <__aeabi_i2d>
 800185c:	4b60      	ldr	r3, [pc, #384]	; (80019e0 <main+0x2d0>)
 800185e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001862:	461a      	mov	r2, r3
 8001864:	4623      	mov	r3, r4
 8001866:	f7fe fec7 	bl	80005f8 <__aeabi_dmul>
 800186a:	4603      	mov	r3, r0
 800186c:	460c      	mov	r4, r1
 800186e:	4698      	mov	r8, r3
 8001870:	46a1      	mov	r9, r4
 8001872:	4b5b      	ldr	r3, [pc, #364]	; (80019e0 <main+0x2d0>)
 8001874:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001878:	461a      	mov	r2, r3
 800187a:	4623      	mov	r3, r4
 800187c:	f04f 0000 	mov.w	r0, #0
 8001880:	4958      	ldr	r1, [pc, #352]	; (80019e4 <main+0x2d4>)
 8001882:	f7fe fd01 	bl	8000288 <__aeabi_dsub>
 8001886:	4603      	mov	r3, r0
 8001888:	460c      	mov	r4, r1
 800188a:	4618      	mov	r0, r3
 800188c:	4621      	mov	r1, r4
 800188e:	4b4b      	ldr	r3, [pc, #300]	; (80019bc <main+0x2ac>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001896:	461a      	mov	r2, r3
 8001898:	4623      	mov	r3, r4
 800189a:	f7fe fead 	bl	80005f8 <__aeabi_dmul>
 800189e:	4603      	mov	r3, r0
 80018a0:	460c      	mov	r4, r1
 80018a2:	4619      	mov	r1, r3
 80018a4:	4622      	mov	r2, r4
 80018a6:	4b45      	ldr	r3, [pc, #276]	; (80019bc <main+0x2ac>)
 80018a8:	681d      	ldr	r5, [r3, #0]
 80018aa:	4613      	mov	r3, r2
 80018ac:	460a      	mov	r2, r1
 80018ae:	4640      	mov	r0, r8
 80018b0:	4649      	mov	r1, r9
 80018b2:	f7fe fceb 	bl	800028c <__adddf3>
 80018b6:	4603      	mov	r3, r0
 80018b8:	460c      	mov	r4, r1
 80018ba:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 80018be:	4b3f      	ldr	r3, [pc, #252]	; (80019bc <main+0x2ac>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	ed93 7b04 	vldr	d7, [r3, #16]
 80018c6:	eeb0 0a47 	vmov.f32	s0, s14
 80018ca:	eef0 0a67 	vmov.f32	s1, s15
 80018ce:	f010 fee9 	bl	80126a4 <round>
 80018d2:	ec52 1b10 	vmov	r1, r2, d0
 80018d6:	4b39      	ldr	r3, [pc, #228]	; (80019bc <main+0x2ac>)
 80018d8:	681c      	ldr	r4, [r3, #0]
 80018da:	4608      	mov	r0, r1
 80018dc:	4611      	mov	r1, r2
 80018de:	f7ff f89d 	bl	8000a1c <__aeabi_d2uiz>
 80018e2:	4603      	mov	r3, r0
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	8123      	strh	r3, [r4, #8]
				  }
				  (ptrdev->RSSI_counter)++;
 80018e8:	4b34      	ldr	r3, [pc, #208]	; (80019bc <main+0x2ac>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	685a      	ldr	r2, [r3, #4]
 80018ee:	3201      	adds	r2, #1
 80018f0:	605a      	str	r2, [r3, #4]


				  if(Rx_packet_type == packet_type_keybit_chosen){
 80018f2:	4b3d      	ldr	r3, [pc, #244]	; (80019e8 <main+0x2d8>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	22aa      	movs	r2, #170	; 0xaa
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d13e      	bne.n	800197a <main+0x26a>
					  // Point to correct device with Rx_from_ID

					  // Generate new keybit
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 80018fc:	4b37      	ldr	r3, [pc, #220]	; (80019dc <main+0x2cc>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	b29a      	uxth	r2, r3
 8001902:	4b2e      	ldr	r3, [pc, #184]	; (80019bc <main+0x2ac>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	891b      	ldrh	r3, [r3, #8]
 8001908:	429a      	cmp	r2, r3
 800190a:	d813      	bhi.n	8001934 <main+0x224>
						  if(ptrdev->keybits_8bit < 8){
 800190c:	4b2b      	ldr	r3, [pc, #172]	; (80019bc <main+0x2ac>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	7e1b      	ldrb	r3, [r3, #24]
 8001912:	2b07      	cmp	r3, #7
 8001914:	d82d      	bhi.n	8001972 <main+0x262>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001916:	4b29      	ldr	r3, [pc, #164]	; (80019bc <main+0x2ac>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	7e5a      	ldrb	r2, [r3, #25]
 800191c:	4b27      	ldr	r3, [pc, #156]	; (80019bc <main+0x2ac>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	0052      	lsls	r2, r2, #1
 8001922:	b2d2      	uxtb	r2, r2
 8001924:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001926:	4b25      	ldr	r3, [pc, #148]	; (80019bc <main+0x2ac>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	7e1a      	ldrb	r2, [r3, #24]
 800192c:	3201      	adds	r2, #1
 800192e:	b2d2      	uxtb	r2, r2
 8001930:	761a      	strb	r2, [r3, #24]
 8001932:	e01e      	b.n	8001972 <main+0x262>
						  }
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001934:	4b29      	ldr	r3, [pc, #164]	; (80019dc <main+0x2cc>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	b29a      	uxth	r2, r3
 800193a:	4b20      	ldr	r3, [pc, #128]	; (80019bc <main+0x2ac>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	891b      	ldrh	r3, [r3, #8]
 8001940:	429a      	cmp	r2, r3
 8001942:	d916      	bls.n	8001972 <main+0x262>
						  if(ptrdev->keybits_8bit < 8){
 8001944:	4b1d      	ldr	r3, [pc, #116]	; (80019bc <main+0x2ac>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	7e1b      	ldrb	r3, [r3, #24]
 800194a:	2b07      	cmp	r3, #7
 800194c:	d811      	bhi.n	8001972 <main+0x262>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 800194e:	4b1b      	ldr	r3, [pc, #108]	; (80019bc <main+0x2ac>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	7e5b      	ldrb	r3, [r3, #25]
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	b25b      	sxtb	r3, r3
 8001958:	f043 0301 	orr.w	r3, r3, #1
 800195c:	b25a      	sxtb	r2, r3
 800195e:	4b17      	ldr	r3, [pc, #92]	; (80019bc <main+0x2ac>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	b2d2      	uxtb	r2, r2
 8001964:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001966:	4b15      	ldr	r3, [pc, #84]	; (80019bc <main+0x2ac>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	7e1a      	ldrb	r2, [r3, #24]
 800196c:	3201      	adds	r2, #1
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	761a      	strb	r2, [r3, #24]
						  }
					  }

					  encryption_byte = packet_type_reply;
 8001972:	220f      	movs	r2, #15
 8001974:	4b18      	ldr	r3, [pc, #96]	; (80019d8 <main+0x2c8>)
 8001976:	701a      	strb	r2, [r3, #0]
 8001978:	e10c      	b.n	8001b94 <main+0x484>
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 800197a:	4b1b      	ldr	r3, [pc, #108]	; (80019e8 <main+0x2d8>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	22ab      	movs	r2, #171	; 0xab
 8001980:	4293      	cmp	r3, r2
 8001982:	d178      	bne.n	8001a76 <main+0x366>
					  // Point to correct device with Rx_from_ID

					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001984:	4b15      	ldr	r3, [pc, #84]	; (80019dc <main+0x2cc>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	b29a      	uxth	r2, r3
 800198a:	4b0c      	ldr	r3, [pc, #48]	; (80019bc <main+0x2ac>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	891b      	ldrh	r3, [r3, #8]
 8001990:	429a      	cmp	r2, r3
 8001992:	d82b      	bhi.n	80019ec <main+0x2dc>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001994:	4b09      	ldr	r3, [pc, #36]	; (80019bc <main+0x2ac>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	7e5a      	ldrb	r2, [r3, #25]
 800199a:	4b08      	ldr	r3, [pc, #32]	; (80019bc <main+0x2ac>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	0052      	lsls	r2, r2, #1
 80019a0:	b2d2      	uxtb	r2, r2
 80019a2:	765a      	strb	r2, [r3, #25]
 80019a4:	e036      	b.n	8001a14 <main+0x304>
 80019a6:	bf00      	nop
 80019a8:	20000a68 	.word	0x20000a68
 80019ac:	20000910 	.word	0x20000910
 80019b0:	2000079c 	.word	0x2000079c
 80019b4:	20000039 	.word	0x20000039
 80019b8:	20000950 	.word	0x20000950
 80019bc:	20000758 	.word	0x20000758
 80019c0:	20000000 	.word	0x20000000
 80019c4:	20000038 	.word	0x20000038
 80019c8:	20000754 	.word	0x20000754
 80019cc:	20000280 	.word	0x20000280
 80019d0:	2000026e 	.word	0x2000026e
 80019d4:	20000a64 	.word	0x20000a64
 80019d8:	2000026d 	.word	0x2000026d
 80019dc:	20000a63 	.word	0x20000a63
 80019e0:	20000040 	.word	0x20000040
 80019e4:	3ff00000 	.word	0x3ff00000
 80019e8:	200008bd 	.word	0x200008bd
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 80019ec:	4b84      	ldr	r3, [pc, #528]	; (8001c00 <main+0x4f0>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	b29a      	uxth	r2, r3
 80019f2:	4b84      	ldr	r3, [pc, #528]	; (8001c04 <main+0x4f4>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	891b      	ldrh	r3, [r3, #8]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d90b      	bls.n	8001a14 <main+0x304>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 80019fc:	4b81      	ldr	r3, [pc, #516]	; (8001c04 <main+0x4f4>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	7e5b      	ldrb	r3, [r3, #25]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	b25b      	sxtb	r3, r3
 8001a06:	f043 0301 	orr.w	r3, r3, #1
 8001a0a:	b25a      	sxtb	r2, r3
 8001a0c:	4b7d      	ldr	r3, [pc, #500]	; (8001c04 <main+0x4f4>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	b2d2      	uxtb	r2, r2
 8001a12:	765a      	strb	r2, [r3, #25]

					  // Do a Hamming correction with Rx_Hamming_code


					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001a14:	4b7b      	ldr	r3, [pc, #492]	; (8001c04 <main+0x4f4>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	021a      	lsls	r2, r3, #8
 8001a1c:	4b79      	ldr	r3, [pc, #484]	; (8001c04 <main+0x4f4>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	7e5b      	ldrb	r3, [r3, #25]
 8001a22:	4619      	mov	r1, r3
 8001a24:	4b77      	ldr	r3, [pc, #476]	; (8001c04 <main+0x4f4>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001a2c:	4b75      	ldr	r3, [pc, #468]	; (8001c04 <main+0x4f4>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2200      	movs	r2, #0
 8001a32:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001a34:	4b73      	ldr	r3, [pc, #460]	; (8001c04 <main+0x4f4>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 8001a3c:	4b71      	ldr	r3, [pc, #452]	; (8001c04 <main+0x4f4>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	7e9a      	ldrb	r2, [r3, #26]
 8001a42:	3201      	adds	r2, #1
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_reply;
 8001a48:	220f      	movs	r2, #15
 8001a4a:	4b6f      	ldr	r3, [pc, #444]	; (8001c08 <main+0x4f8>)
 8001a4c:	701a      	strb	r2, [r3, #0]

					  // Transmit over USB
					  uint8_t TxBuf[32];
					  sprintf(TxBuf, "%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8001a4e:	4b6d      	ldr	r3, [pc, #436]	; (8001c04 <main+0x4f4>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	69da      	ldr	r2, [r3, #28]
 8001a54:	1d3b      	adds	r3, r7, #4
 8001a56:	496d      	ldr	r1, [pc, #436]	; (8001c0c <main+0x4fc>)
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f010 f8d1 	bl	8011c00 <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001a5e:	1d3b      	adds	r3, r7, #4
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7fe fbb5 	bl	80001d0 <strlen>
 8001a66:	4603      	mov	r3, r0
 8001a68:	b29a      	uxth	r2, r3
 8001a6a:	1d3b      	adds	r3, r7, #4
 8001a6c:	4611      	mov	r1, r2
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f00f f878 	bl	8010b64 <CDC_Transmit_FS>
 8001a74:	e08e      	b.n	8001b94 <main+0x484>
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 8001a76:	4b66      	ldr	r3, [pc, #408]	; (8001c10 <main+0x500>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	22ac      	movs	r2, #172	; 0xac
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d142      	bne.n	8001b06 <main+0x3f6>
					  // Point to correct device with Rx_from_ID

					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001a80:	4b5f      	ldr	r3, [pc, #380]	; (8001c00 <main+0x4f0>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	b29a      	uxth	r2, r3
 8001a86:	4b5f      	ldr	r3, [pc, #380]	; (8001c04 <main+0x4f4>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	891b      	ldrh	r3, [r3, #8]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d808      	bhi.n	8001aa2 <main+0x392>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001a90:	4b5c      	ldr	r3, [pc, #368]	; (8001c04 <main+0x4f4>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	7e5a      	ldrb	r2, [r3, #25]
 8001a96:	4b5b      	ldr	r3, [pc, #364]	; (8001c04 <main+0x4f4>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	0052      	lsls	r2, r2, #1
 8001a9c:	b2d2      	uxtb	r2, r2
 8001a9e:	765a      	strb	r2, [r3, #25]
 8001aa0:	e013      	b.n	8001aca <main+0x3ba>
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001aa2:	4b57      	ldr	r3, [pc, #348]	; (8001c00 <main+0x4f0>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	4b56      	ldr	r3, [pc, #344]	; (8001c04 <main+0x4f4>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	891b      	ldrh	r3, [r3, #8]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d90b      	bls.n	8001aca <main+0x3ba>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001ab2:	4b54      	ldr	r3, [pc, #336]	; (8001c04 <main+0x4f4>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	7e5b      	ldrb	r3, [r3, #25]
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	b25b      	sxtb	r3, r3
 8001abc:	f043 0301 	orr.w	r3, r3, #1
 8001ac0:	b25a      	sxtb	r2, r3
 8001ac2:	4b50      	ldr	r3, [pc, #320]	; (8001c04 <main+0x4f4>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	b2d2      	uxtb	r2, r2
 8001ac8:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001aca:	4b4e      	ldr	r3, [pc, #312]	; (8001c04 <main+0x4f4>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	69db      	ldr	r3, [r3, #28]
 8001ad0:	021a      	lsls	r2, r3, #8
 8001ad2:	4b4c      	ldr	r3, [pc, #304]	; (8001c04 <main+0x4f4>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	7e5b      	ldrb	r3, [r3, #25]
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4b4a      	ldr	r3, [pc, #296]	; (8001c04 <main+0x4f4>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001ae2:	4b48      	ldr	r3, [pc, #288]	; (8001c04 <main+0x4f4>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001aea:	4b46      	ldr	r3, [pc, #280]	; (8001c04 <main+0x4f4>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2200      	movs	r2, #0
 8001af0:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 8001af2:	4b44      	ldr	r3, [pc, #272]	; (8001c04 <main+0x4f4>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	7e9a      	ldrb	r2, [r3, #26]
 8001af8:	3201      	adds	r2, #1
 8001afa:	b2d2      	uxtb	r2, r2
 8001afc:	769a      	strb	r2, [r3, #26]

					  // Generate CRC of Rx-key + do CRC check with Tx CRC

					  // If CRC does match, set packet_type = CRC_OK & add 32bit key to 128bit key; if CRC doesn't match, set packet_type = CRC_BAD
					  encryption_byte = packet_type_keybit_CRC_ok;
 8001afe:	22a0      	movs	r2, #160	; 0xa0
 8001b00:	4b41      	ldr	r3, [pc, #260]	; (8001c08 <main+0x4f8>)
 8001b02:	701a      	strb	r2, [r3, #0]
 8001b04:	e046      	b.n	8001b94 <main+0x484>
				  }

				  else if(Rx_packet_type == packet_type_audio_encrypted){
 8001b06:	4b42      	ldr	r3, [pc, #264]	; (8001c10 <main+0x500>)
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	22ff      	movs	r2, #255	; 0xff
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d122      	bne.n	8001b56 <main+0x446>
					  HAL_CRYP_Decrypt(&hcryp, data, settings_audiosamples_length, samples, 50);
 8001b10:	2332      	movs	r3, #50	; 0x32
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	4b3f      	ldr	r3, [pc, #252]	; (8001c14 <main+0x504>)
 8001b16:	2230      	movs	r2, #48	; 0x30
 8001b18:	493f      	ldr	r1, [pc, #252]	; (8001c18 <main+0x508>)
 8001b1a:	4840      	ldr	r0, [pc, #256]	; (8001c1c <main+0x50c>)
 8001b1c:	f003 fdac 	bl	8005678 <HAL_CRYP_Decrypt>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001b20:	2300      	movs	r3, #0
 8001b22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001b26:	e00e      	b.n	8001b46 <main+0x436>
						  circular_buf_put_overwrite(audio_buffer_handle_t, samples[i]);
 8001b28:	4b3d      	ldr	r3, [pc, #244]	; (8001c20 <main+0x510>)
 8001b2a:	6818      	ldr	r0, [r3, #0]
 8001b2c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001b30:	4a38      	ldr	r2, [pc, #224]	; (8001c14 <main+0x504>)
 8001b32:	5cd3      	ldrb	r3, [r2, r3]
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	4619      	mov	r1, r3
 8001b38:	f7ff fc2c 	bl	8001394 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001b3c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001b40:	3301      	adds	r3, #1
 8001b42:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001b46:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001b4a:	2b2f      	cmp	r3, #47	; 0x2f
 8001b4c:	d9ec      	bls.n	8001b28 <main+0x418>
					  }
					  encryption_byte = packet_type_reply;
 8001b4e:	220f      	movs	r2, #15
 8001b50:	4b2d      	ldr	r3, [pc, #180]	; (8001c08 <main+0x4f8>)
 8001b52:	701a      	strb	r2, [r3, #0]
 8001b54:	e01e      	b.n	8001b94 <main+0x484>
				  }
				  else if(Rx_packet_type == packet_type_audio){
 8001b56:	4b2e      	ldr	r3, [pc, #184]	; (8001c10 <main+0x500>)
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	22fe      	movs	r2, #254	; 0xfe
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d119      	bne.n	8001b94 <main+0x484>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001b60:	2300      	movs	r3, #0
 8001b62:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8001b66:	e00e      	b.n	8001b86 <main+0x476>
						  circular_buf_put_overwrite(audio_buffer_handle_t, data[i]);
 8001b68:	4b2d      	ldr	r3, [pc, #180]	; (8001c20 <main+0x510>)
 8001b6a:	6818      	ldr	r0, [r3, #0]
 8001b6c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b70:	4a29      	ldr	r2, [pc, #164]	; (8001c18 <main+0x508>)
 8001b72:	5cd3      	ldrb	r3, [r2, r3]
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	4619      	mov	r1, r3
 8001b78:	f7ff fc0c 	bl	8001394 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001b7c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b80:	3301      	adds	r3, #1
 8001b82:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8001b86:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b8a:	2b2f      	cmp	r3, #47	; 0x2f
 8001b8c:	d9ec      	bls.n	8001b68 <main+0x458>
					  }
					  encryption_byte = packet_type_reply; //hoeft eigenlijk geen packetten te sturen als reply
 8001b8e:	220f      	movs	r2, #15
 8001b90:	4b1d      	ldr	r3, [pc, #116]	; (8001c08 <main+0x4f8>)
 8001b92:	701a      	strb	r2, [r3, #0]
				  }

				  writeKeybitPacket(ptrdev, encryption_byte);
 8001b94:	4b1b      	ldr	r3, [pc, #108]	; (8001c04 <main+0x4f4>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	4b1b      	ldr	r3, [pc, #108]	; (8001c08 <main+0x4f8>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4610      	mov	r0, r2
 8001ba0:	f001 fbbe 	bl	8003320 <writeKeybitPacket>
 8001ba4:	e1a7      	b.n	8001ef6 <main+0x7e6>
				  //sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
				  //CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
			  }
		  }

		  else if (settings_mode == 'T'){
 8001ba6:	4b1f      	ldr	r3, [pc, #124]	; (8001c24 <main+0x514>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b54      	cmp	r3, #84	; 0x54
 8001bac:	f040 81a3 	bne.w	8001ef6 <main+0x7e6>
			  readPacket();
 8001bb0:	f001 fb0c 	bl	80031cc <readPacket>
			  if (!(ptrdev->RSSI_counter)){
 8001bb4:	4b13      	ldr	r3, [pc, #76]	; (8001c04 <main+0x4f4>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d134      	bne.n	8001c28 <main+0x518>
				  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001bbe:	4b10      	ldr	r3, [pc, #64]	; (8001c00 <main+0x4f0>)
 8001bc0:	781a      	ldrb	r2, [r3, #0]
 8001bc2:	4b10      	ldr	r3, [pc, #64]	; (8001c04 <main+0x4f4>)
 8001bc4:	681d      	ldr	r5, [r3, #0]
 8001bc6:	4610      	mov	r0, r2
 8001bc8:	f7fe fc9c 	bl	8000504 <__aeabi_ui2d>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	460c      	mov	r4, r1
 8001bd0:	e9c5 3404 	strd	r3, r4, [r5, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001bd4:	4b0b      	ldr	r3, [pc, #44]	; (8001c04 <main+0x4f4>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	ed93 7b04 	vldr	d7, [r3, #16]
 8001bdc:	eeb0 0a47 	vmov.f32	s0, s14
 8001be0:	eef0 0a67 	vmov.f32	s1, s15
 8001be4:	f010 fd5e 	bl	80126a4 <round>
 8001be8:	ec52 1b10 	vmov	r1, r2, d0
 8001bec:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <main+0x4f4>)
 8001bee:	681c      	ldr	r4, [r3, #0]
 8001bf0:	4608      	mov	r0, r1
 8001bf2:	4611      	mov	r1, r2
 8001bf4:	f7fe ff12 	bl	8000a1c <__aeabi_d2uiz>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	8123      	strh	r3, [r4, #8]
 8001bfe:	e05e      	b.n	8001cbe <main+0x5ae>
 8001c00:	20000a63 	.word	0x20000a63
 8001c04:	20000758 	.word	0x20000758
 8001c08:	2000026d 	.word	0x2000026d
 8001c0c:	0801284c 	.word	0x0801284c
 8001c10:	200008bd 	.word	0x200008bd
 8001c14:	20000998 	.word	0x20000998
 8001c18:	200008e0 	.word	0x200008e0
 8001c1c:	20000aa8 	.word	0x20000aa8
 8001c20:	20000754 	.word	0x20000754
 8001c24:	20000038 	.word	0x20000038
			  }
			  else{
				  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 8001c28:	4b94      	ldr	r3, [pc, #592]	; (8001e7c <main+0x76c>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7fe fc79 	bl	8000524 <__aeabi_i2d>
 8001c32:	4b93      	ldr	r3, [pc, #588]	; (8001e80 <main+0x770>)
 8001c34:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001c38:	461a      	mov	r2, r3
 8001c3a:	4623      	mov	r3, r4
 8001c3c:	f7fe fcdc 	bl	80005f8 <__aeabi_dmul>
 8001c40:	4603      	mov	r3, r0
 8001c42:	460c      	mov	r4, r1
 8001c44:	4698      	mov	r8, r3
 8001c46:	46a1      	mov	r9, r4
 8001c48:	4b8d      	ldr	r3, [pc, #564]	; (8001e80 <main+0x770>)
 8001c4a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001c4e:	461a      	mov	r2, r3
 8001c50:	4623      	mov	r3, r4
 8001c52:	f04f 0000 	mov.w	r0, #0
 8001c56:	498b      	ldr	r1, [pc, #556]	; (8001e84 <main+0x774>)
 8001c58:	f7fe fb16 	bl	8000288 <__aeabi_dsub>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	460c      	mov	r4, r1
 8001c60:	4618      	mov	r0, r3
 8001c62:	4621      	mov	r1, r4
 8001c64:	4b88      	ldr	r3, [pc, #544]	; (8001e88 <main+0x778>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4623      	mov	r3, r4
 8001c70:	f7fe fcc2 	bl	80005f8 <__aeabi_dmul>
 8001c74:	4603      	mov	r3, r0
 8001c76:	460c      	mov	r4, r1
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4622      	mov	r2, r4
 8001c7c:	4b82      	ldr	r3, [pc, #520]	; (8001e88 <main+0x778>)
 8001c7e:	681d      	ldr	r5, [r3, #0]
 8001c80:	4613      	mov	r3, r2
 8001c82:	460a      	mov	r2, r1
 8001c84:	4640      	mov	r0, r8
 8001c86:	4649      	mov	r1, r9
 8001c88:	f7fe fb00 	bl	800028c <__adddf3>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	460c      	mov	r4, r1
 8001c90:	e9c5 3404 	strd	r3, r4, [r5, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001c94:	4b7c      	ldr	r3, [pc, #496]	; (8001e88 <main+0x778>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	ed93 7b04 	vldr	d7, [r3, #16]
 8001c9c:	eeb0 0a47 	vmov.f32	s0, s14
 8001ca0:	eef0 0a67 	vmov.f32	s1, s15
 8001ca4:	f010 fcfe 	bl	80126a4 <round>
 8001ca8:	ec52 1b10 	vmov	r1, r2, d0
 8001cac:	4b76      	ldr	r3, [pc, #472]	; (8001e88 <main+0x778>)
 8001cae:	681c      	ldr	r4, [r3, #0]
 8001cb0:	4608      	mov	r0, r1
 8001cb2:	4611      	mov	r1, r2
 8001cb4:	f7fe feb2 	bl	8000a1c <__aeabi_d2uiz>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	8123      	strh	r3, [r4, #8]
			  }
			  (ptrdev->RSSI_counter)++;
 8001cbe:	4b72      	ldr	r3, [pc, #456]	; (8001e88 <main+0x778>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	3201      	adds	r2, #1
 8001cc6:	605a      	str	r2, [r3, #4]


			  // ---Key generation algorithm TX---
			  // Wait for 100 RSSI values
			  if(ptrdev->RSSI_counter > 100){
 8001cc8:	4b6f      	ldr	r3, [pc, #444]	; (8001e88 <main+0x778>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	2b64      	cmp	r3, #100	; 0x64
 8001cd0:	f240 80ff 	bls.w	8001ed2 <main+0x7c2>
				  // Delay for new keybit is passed
				  if (ptrdev->key_chosen_wait_timer == 0){
 8001cd4:	4b6c      	ldr	r3, [pc, #432]	; (8001e88 <main+0x778>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d153      	bne.n	8001d88 <main+0x678>
					  // RSS below threshold -> keybit = 0
					  if (Rx_RSSI < (ptrdev->RSSI_Mean - settings_threshold)){
 8001ce0:	4b66      	ldr	r3, [pc, #408]	; (8001e7c <main+0x76c>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4b68      	ldr	r3, [pc, #416]	; (8001e88 <main+0x778>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	891b      	ldrh	r3, [r3, #8]
 8001cec:	4619      	mov	r1, r3
 8001cee:	4b67      	ldr	r3, [pc, #412]	; (8001e8c <main+0x77c>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	1acb      	subs	r3, r1, r3
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	da1b      	bge.n	8001d30 <main+0x620>
						  if ((ptrdev->keybits_8bit) < 8){
 8001cf8:	4b63      	ldr	r3, [pc, #396]	; (8001e88 <main+0x778>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	7e1b      	ldrb	r3, [r3, #24]
 8001cfe:	2b07      	cmp	r3, #7
 8001d00:	d84a      	bhi.n	8001d98 <main+0x688>
							  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 0;
 8001d02:	4b61      	ldr	r3, [pc, #388]	; (8001e88 <main+0x778>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	7e5a      	ldrb	r2, [r3, #25]
 8001d08:	4b5f      	ldr	r3, [pc, #380]	; (8001e88 <main+0x778>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	0052      	lsls	r2, r2, #1
 8001d0e:	b2d2      	uxtb	r2, r2
 8001d10:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001d12:	4b5d      	ldr	r3, [pc, #372]	; (8001e88 <main+0x778>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	7e1a      	ldrb	r2, [r3, #24]
 8001d18:	3201      	adds	r2, #1
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	761a      	strb	r2, [r3, #24]
							  encryption_byte = packet_type_keybit_chosen;
 8001d1e:	22aa      	movs	r2, #170	; 0xaa
 8001d20:	4b5b      	ldr	r3, [pc, #364]	; (8001e90 <main+0x780>)
 8001d22:	701a      	strb	r2, [r3, #0]

							  ptrdev->key_chosen_wait_timer = settings_keybit_delay;
 8001d24:	4b58      	ldr	r3, [pc, #352]	; (8001e88 <main+0x778>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2208      	movs	r2, #8
 8001d2a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8001d2e:	e033      	b.n	8001d98 <main+0x688>
						  }
					  }
					  // RSS above threshold -> keybit = 1
					  else if (Rx_RSSI > (ptrdev->RSSI_Mean + settings_threshold)){
 8001d30:	4b52      	ldr	r3, [pc, #328]	; (8001e7c <main+0x76c>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	461a      	mov	r2, r3
 8001d36:	4b54      	ldr	r3, [pc, #336]	; (8001e88 <main+0x778>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	891b      	ldrh	r3, [r3, #8]
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4b53      	ldr	r3, [pc, #332]	; (8001e8c <main+0x77c>)
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	440b      	add	r3, r1
 8001d44:	429a      	cmp	r2, r3
 8001d46:	dd27      	ble.n	8001d98 <main+0x688>
						  if ((ptrdev->keybits_8bit) < 8){
 8001d48:	4b4f      	ldr	r3, [pc, #316]	; (8001e88 <main+0x778>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	7e1b      	ldrb	r3, [r3, #24]
 8001d4e:	2b07      	cmp	r3, #7
 8001d50:	d822      	bhi.n	8001d98 <main+0x688>
							  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 1;
 8001d52:	4b4d      	ldr	r3, [pc, #308]	; (8001e88 <main+0x778>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	7e5b      	ldrb	r3, [r3, #25]
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	b25b      	sxtb	r3, r3
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	b25a      	sxtb	r2, r3
 8001d62:	4b49      	ldr	r3, [pc, #292]	; (8001e88 <main+0x778>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001d6a:	4b47      	ldr	r3, [pc, #284]	; (8001e88 <main+0x778>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	7e1a      	ldrb	r2, [r3, #24]
 8001d70:	3201      	adds	r2, #1
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	761a      	strb	r2, [r3, #24]
							  encryption_byte = packet_type_keybit_chosen;
 8001d76:	22aa      	movs	r2, #170	; 0xaa
 8001d78:	4b45      	ldr	r3, [pc, #276]	; (8001e90 <main+0x780>)
 8001d7a:	701a      	strb	r2, [r3, #0]

							  ptrdev->key_chosen_wait_timer = settings_keybit_delay;
 8001d7c:	4b42      	ldr	r3, [pc, #264]	; (8001e88 <main+0x778>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2208      	movs	r2, #8
 8001d82:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8001d86:	e007      	b.n	8001d98 <main+0x688>
						  }
					  }
				  }
				  else{
					  (ptrdev->key_chosen_wait_timer)--;
 8001d88:	4b3f      	ldr	r3, [pc, #252]	; (8001e88 <main+0x778>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8001d90:	3a01      	subs	r2, #1
 8001d92:	b2d2      	uxtb	r2, r2
 8001d94:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
				  }

				  // Hamming
				  if(ptrdev->keybits_8bit == 8 && ptrdev->keybytes_32bit != 4 && ptrdev->keywords_128bit != 4){
 8001d98:	4b3b      	ldr	r3, [pc, #236]	; (8001e88 <main+0x778>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	7e1b      	ldrb	r3, [r3, #24]
 8001d9e:	2b08      	cmp	r3, #8
 8001da0:	d145      	bne.n	8001e2e <main+0x71e>
 8001da2:	4b39      	ldr	r3, [pc, #228]	; (8001e88 <main+0x778>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	7e9b      	ldrb	r3, [r3, #26]
 8001da8:	2b04      	cmp	r3, #4
 8001daa:	d040      	beq.n	8001e2e <main+0x71e>
 8001dac:	4b36      	ldr	r3, [pc, #216]	; (8001e88 <main+0x778>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001db4:	2b04      	cmp	r3, #4
 8001db6:	d03a      	beq.n	8001e2e <main+0x71e>
					  // Prepare Hamming-code
					  Hamming = Hamming_create(ptrdev->key_8bit);
 8001db8:	4b33      	ldr	r3, [pc, #204]	; (8001e88 <main+0x778>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	7e5b      	ldrb	r3, [r3, #25]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f001 fbd4 	bl	800356c <Hamming_create>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	4b32      	ldr	r3, [pc, #200]	; (8001e94 <main+0x784>)
 8001dca:	701a      	strb	r2, [r3, #0]

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001dcc:	4b2e      	ldr	r3, [pc, #184]	; (8001e88 <main+0x778>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	69db      	ldr	r3, [r3, #28]
 8001dd2:	021a      	lsls	r2, r3, #8
 8001dd4:	4b2c      	ldr	r3, [pc, #176]	; (8001e88 <main+0x778>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	7e5b      	ldrb	r3, [r3, #25]
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4b2a      	ldr	r3, [pc, #168]	; (8001e88 <main+0x778>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	430a      	orrs	r2, r1
 8001de2:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001de4:	4b28      	ldr	r3, [pc, #160]	; (8001e88 <main+0x778>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2200      	movs	r2, #0
 8001dea:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001dec:	4b26      	ldr	r3, [pc, #152]	; (8001e88 <main+0x778>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2200      	movs	r2, #0
 8001df2:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 8001df4:	4b24      	ldr	r3, [pc, #144]	; (8001e88 <main+0x778>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	7e9a      	ldrb	r2, [r3, #26]
 8001dfa:	3201      	adds	r2, #1
 8001dfc:	b2d2      	uxtb	r2, r2
 8001dfe:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_keybit_chosen_Hamming;
 8001e00:	22ab      	movs	r2, #171	; 0xab
 8001e02:	4b23      	ldr	r3, [pc, #140]	; (8001e90 <main+0x780>)
 8001e04:	701a      	strb	r2, [r3, #0]

					  // Transmit over USB
					  uint8_t TxBuf[32];
					  sprintf(TxBuf, "%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8001e06:	4b20      	ldr	r3, [pc, #128]	; (8001e88 <main+0x778>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	69da      	ldr	r2, [r3, #28]
 8001e0c:	1d3b      	adds	r3, r7, #4
 8001e0e:	4922      	ldr	r1, [pc, #136]	; (8001e98 <main+0x788>)
 8001e10:	4618      	mov	r0, r3
 8001e12:	f00f fef5 	bl	8011c00 <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001e16:	1d3b      	adds	r3, r7, #4
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe f9d9 	bl	80001d0 <strlen>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	1d3b      	adds	r3, r7, #4
 8001e24:	4611      	mov	r1, r2
 8001e26:	4618      	mov	r0, r3
 8001e28:	f00e fe9c 	bl	8010b64 <CDC_Transmit_FS>
				  if(ptrdev->keybits_8bit == 8 && ptrdev->keybytes_32bit != 4 && ptrdev->keywords_128bit != 4){
 8001e2c:	e051      	b.n	8001ed2 <main+0x7c2>
				  }

				  // CRC
				  else if(ptrdev->keybits_8bit == 8 && ptrdev->keybytes_32bit == 4 && ptrdev->keywords_128bit != 4){
 8001e2e:	4b16      	ldr	r3, [pc, #88]	; (8001e88 <main+0x778>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	7e1b      	ldrb	r3, [r3, #24]
 8001e34:	2b08      	cmp	r3, #8
 8001e36:	d131      	bne.n	8001e9c <main+0x78c>
 8001e38:	4b13      	ldr	r3, [pc, #76]	; (8001e88 <main+0x778>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	7e9b      	ldrb	r3, [r3, #26]
 8001e3e:	2b04      	cmp	r3, #4
 8001e40:	d12c      	bne.n	8001e9c <main+0x78c>
 8001e42:	4b11      	ldr	r3, [pc, #68]	; (8001e88 <main+0x778>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001e4a:	2b04      	cmp	r3, #4
 8001e4c:	d026      	beq.n	8001e9c <main+0x78c>
					  // Update 128-bit key with new 32-bit key ==> niet hierin doen, maar enkel eens CRC response ok

					  // calculate CRC + set flag for packet with CRC on networklayer

					  (ptrdev->key_counter_32bit)++;
 8001e4e:	4b0e      	ldr	r3, [pc, #56]	; (8001e88 <main+0x778>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	8c1a      	ldrh	r2, [r3, #32]
 8001e54:	3201      	adds	r2, #1
 8001e56:	b292      	uxth	r2, r2
 8001e58:	841a      	strh	r2, [r3, #32]
					  (ptrdev->keywords_128bit)++; //enkel als response CRC ok is
 8001e5a:	4b0b      	ldr	r3, [pc, #44]	; (8001e88 <main+0x778>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001e62:	3201      	adds	r2, #1
 8001e64:	b2d2      	uxtb	r2, r2
 8001e66:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
					  (ptrdev->keybytes_32bit) = 0;
 8001e6a:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <main+0x778>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_keybit_chosen_CRC;
 8001e72:	22ac      	movs	r2, #172	; 0xac
 8001e74:	4b06      	ldr	r3, [pc, #24]	; (8001e90 <main+0x780>)
 8001e76:	701a      	strb	r2, [r3, #0]
 8001e78:	e02b      	b.n	8001ed2 <main+0x7c2>
 8001e7a:	bf00      	nop
 8001e7c:	20000a63 	.word	0x20000a63
 8001e80:	20000040 	.word	0x20000040
 8001e84:	3ff00000 	.word	0x3ff00000
 8001e88:	20000758 	.word	0x20000758
 8001e8c:	2000003b 	.word	0x2000003b
 8001e90:	2000026d 	.word	0x2000026d
 8001e94:	20000a60 	.word	0x20000a60
 8001e98:	0801284c 	.word	0x0801284c

				  }
				  else if(ptrdev->keybits_8bit == 8 && ptrdev->keybytes_32bit == 4 && ptrdev->keywords_128bit == 4){
 8001e9c:	4b1a      	ldr	r3, [pc, #104]	; (8001f08 <main+0x7f8>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	7e1b      	ldrb	r3, [r3, #24]
 8001ea2:	2b08      	cmp	r3, #8
 8001ea4:	d115      	bne.n	8001ed2 <main+0x7c2>
 8001ea6:	4b18      	ldr	r3, [pc, #96]	; (8001f08 <main+0x7f8>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	7e9b      	ldrb	r3, [r3, #26]
 8001eac:	2b04      	cmp	r3, #4
 8001eae:	d110      	bne.n	8001ed2 <main+0x7c2>
 8001eb0:	4b15      	ldr	r3, [pc, #84]	; (8001f08 <main+0x7f8>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001eb8:	2b04      	cmp	r3, #4
 8001eba:	d10a      	bne.n	8001ed2 <main+0x7c2>
					  // Hoeft niet per se omdat we de 128-bit sleutel per 32-bit updaten als CRC response ok is
					  (ptrdev->key_counter)++;
 8001ebc:	4b12      	ldr	r3, [pc, #72]	; (8001f08 <main+0x7f8>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8001ec2:	3201      	adds	r2, #1
 8001ec4:	b292      	uxth	r2, r2
 8001ec6:	869a      	strh	r2, [r3, #52]	; 0x34
					  ptrdev->keywords_128bit = 0;
 8001ec8:	4b0f      	ldr	r3, [pc, #60]	; (8001f08 <main+0x7f8>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				  }
			  }
			  if(encryption_byte !=0){
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <main+0x7fc>)
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d00d      	beq.n	8001ef6 <main+0x7e6>
				  HAL_Delay(1); //Delay om RX niet t flooden met packets
 8001eda:	2001      	movs	r0, #1
 8001edc:	f002 fc52 	bl	8004784 <HAL_Delay>
				  writeKeybitPacket(ptrdev, encryption_byte);
 8001ee0:	4b09      	ldr	r3, [pc, #36]	; (8001f08 <main+0x7f8>)
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	4b09      	ldr	r3, [pc, #36]	; (8001f0c <main+0x7fc>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4610      	mov	r0, r2
 8001eec:	f001 fa18 	bl	8003320 <writeKeybitPacket>
				  encryption_byte = 0;
 8001ef0:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <main+0x7fc>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	701a      	strb	r2, [r3, #0]
			  //sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
			  //CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
		  }
	  }

	  if (INT_PACKET_SENT){
 8001ef6:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <main+0x800>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	f43f ac53 	beq.w	80017a6 <main+0x96>
		  INT_PACKET_SENT = 0;
 8001f00:	4b03      	ldr	r3, [pc, #12]	; (8001f10 <main+0x800>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	701a      	strb	r2, [r3, #0]
	  if (settings_mode == 'T') {
 8001f06:	e44e      	b.n	80017a6 <main+0x96>
 8001f08:	20000758 	.word	0x20000758
 8001f0c:	2000026d 	.word	0x2000026d
 8001f10:	2000026f 	.word	0x2000026f

08001f14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b098      	sub	sp, #96	; 0x60
 8001f18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f1e:	2230      	movs	r2, #48	; 0x30
 8001f20:	2100      	movs	r1, #0
 8001f22:	4618      	mov	r0, r3
 8001f24:	f00f fae3 	bl	80114ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f28:	f107 031c 	add.w	r3, r7, #28
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	605a      	str	r2, [r3, #4]
 8001f32:	609a      	str	r2, [r3, #8]
 8001f34:	60da      	str	r2, [r3, #12]
 8001f36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f38:	f107 030c 	add.w	r3, r7, #12
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	609a      	str	r2, [r3, #8]
 8001f44:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	4b32      	ldr	r3, [pc, #200]	; (8002014 <SystemClock_Config+0x100>)
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4e:	4a31      	ldr	r2, [pc, #196]	; (8002014 <SystemClock_Config+0x100>)
 8001f50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f54:	6413      	str	r3, [r2, #64]	; 0x40
 8001f56:	4b2f      	ldr	r3, [pc, #188]	; (8002014 <SystemClock_Config+0x100>)
 8001f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f5e:	60bb      	str	r3, [r7, #8]
 8001f60:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f62:	2300      	movs	r3, #0
 8001f64:	607b      	str	r3, [r7, #4]
 8001f66:	4b2c      	ldr	r3, [pc, #176]	; (8002018 <SystemClock_Config+0x104>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a2b      	ldr	r2, [pc, #172]	; (8002018 <SystemClock_Config+0x104>)
 8001f6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f70:	6013      	str	r3, [r2, #0]
 8001f72:	4b29      	ldr	r3, [pc, #164]	; (8002018 <SystemClock_Config+0x104>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f7a:	607b      	str	r3, [r7, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001f7e:	2305      	movs	r3, #5
 8001f80:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f86:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f90:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f94:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001f96:	2319      	movs	r3, #25
 8001f98:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f9a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001f9e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001fa4:	2307      	movs	r3, #7
 8001fa6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fa8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fac:	4618      	mov	r0, r3
 8001fae:	f007 fe65 	bl	8009c7c <HAL_RCC_OscConfig>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001fb8:	f001 fb4e 	bl	8003658 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fbc:	230f      	movs	r3, #15
 8001fbe:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001fc8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001fcc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001fce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fd2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001fd4:	f107 031c 	add.w	r3, r7, #28
 8001fd8:	2105      	movs	r1, #5
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f008 f8be 	bl	800a15c <HAL_RCC_ClockConfig>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001fe6:	f001 fb37 	bl	8003658 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001fea:	2302      	movs	r3, #2
 8001fec:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001fee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ff2:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ff4:	f107 030c 	add.w	r3, r7, #12
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f008 faa3 	bl	800a544 <HAL_RCCEx_PeriphCLKConfig>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002004:	f001 fb28 	bl	8003658 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8002008:	f008 f98e 	bl	800a328 <HAL_RCC_EnableCSS>
}
 800200c:	bf00      	nop
 800200e:	3760      	adds	r7, #96	; 0x60
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40023800 	.word	0x40023800
 8002018:	40007000 	.word	0x40007000

0800201c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002022:	463b      	mov	r3, r7
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800202e:	4b23      	ldr	r3, [pc, #140]	; (80020bc <MX_ADC1_Init+0xa0>)
 8002030:	4a23      	ldr	r2, [pc, #140]	; (80020c0 <MX_ADC1_Init+0xa4>)
 8002032:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002034:	4b21      	ldr	r3, [pc, #132]	; (80020bc <MX_ADC1_Init+0xa0>)
 8002036:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800203a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800203c:	4b1f      	ldr	r3, [pc, #124]	; (80020bc <MX_ADC1_Init+0xa0>)
 800203e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002042:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002044:	4b1d      	ldr	r3, [pc, #116]	; (80020bc <MX_ADC1_Init+0xa0>)
 8002046:	2200      	movs	r2, #0
 8002048:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800204a:	4b1c      	ldr	r3, [pc, #112]	; (80020bc <MX_ADC1_Init+0xa0>)
 800204c:	2200      	movs	r2, #0
 800204e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002050:	4b1a      	ldr	r3, [pc, #104]	; (80020bc <MX_ADC1_Init+0xa0>)
 8002052:	2200      	movs	r2, #0
 8002054:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002058:	4b18      	ldr	r3, [pc, #96]	; (80020bc <MX_ADC1_Init+0xa0>)
 800205a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800205e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 8002060:	4b16      	ldr	r3, [pc, #88]	; (80020bc <MX_ADC1_Init+0xa0>)
 8002062:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002066:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002068:	4b14      	ldr	r3, [pc, #80]	; (80020bc <MX_ADC1_Init+0xa0>)
 800206a:	2200      	movs	r2, #0
 800206c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800206e:	4b13      	ldr	r3, [pc, #76]	; (80020bc <MX_ADC1_Init+0xa0>)
 8002070:	2201      	movs	r2, #1
 8002072:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002074:	4b11      	ldr	r3, [pc, #68]	; (80020bc <MX_ADC1_Init+0xa0>)
 8002076:	2200      	movs	r2, #0
 8002078:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800207c:	4b0f      	ldr	r3, [pc, #60]	; (80020bc <MX_ADC1_Init+0xa0>)
 800207e:	2201      	movs	r2, #1
 8002080:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002082:	480e      	ldr	r0, [pc, #56]	; (80020bc <MX_ADC1_Init+0xa0>)
 8002084:	f002 fba0 	bl	80047c8 <HAL_ADC_Init>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 800208e:	f001 fae3 	bl	8003658 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002092:	2303      	movs	r3, #3
 8002094:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002096:	2301      	movs	r3, #1
 8002098:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800209a:	2300      	movs	r3, #0
 800209c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800209e:	463b      	mov	r3, r7
 80020a0:	4619      	mov	r1, r3
 80020a2:	4806      	ldr	r0, [pc, #24]	; (80020bc <MX_ADC1_Init+0xa0>)
 80020a4:	f002 fe44 	bl	8004d30 <HAL_ADC_ConfigChannel>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80020ae:	f001 fad3 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80020b2:	bf00      	nop
 80020b4:	3710      	adds	r7, #16
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	2000081c 	.word	0x2000081c
 80020c0:	40012000 	.word	0x40012000

080020c4 <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 80020c8:	4b0d      	ldr	r3, [pc, #52]	; (8002100 <MX_CRYP_Init+0x3c>)
 80020ca:	4a0e      	ldr	r2, [pc, #56]	; (8002104 <MX_CRYP_Init+0x40>)
 80020cc:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 80020ce:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <MX_CRYP_Init+0x3c>)
 80020d0:	2280      	movs	r2, #128	; 0x80
 80020d2:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 80020d4:	4b0a      	ldr	r3, [pc, #40]	; (8002100 <MX_CRYP_Init+0x3c>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 80020da:	4b09      	ldr	r3, [pc, #36]	; (8002100 <MX_CRYP_Init+0x3c>)
 80020dc:	4a0a      	ldr	r2, [pc, #40]	; (8002108 <MX_CRYP_Init+0x44>)
 80020de:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 80020e0:	4b07      	ldr	r3, [pc, #28]	; (8002100 <MX_CRYP_Init+0x3c>)
 80020e2:	2220      	movs	r2, #32
 80020e4:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 80020e6:	4b06      	ldr	r3, [pc, #24]	; (8002100 <MX_CRYP_Init+0x3c>)
 80020e8:	2201      	movs	r2, #1
 80020ea:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 80020ec:	4804      	ldr	r0, [pc, #16]	; (8002100 <MX_CRYP_Init+0x3c>)
 80020ee:	f003 f958 	bl	80053a2 <HAL_CRYP_Init>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 80020f8:	f001 faae 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 80020fc:	bf00      	nop
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20000aa8 	.word	0x20000aa8
 8002104:	50060000 	.word	0x50060000
 8002108:	0801297c 	.word	0x0801297c

0800210c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002112:	463b      	mov	r3, r7
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800211a:	4b0f      	ldr	r3, [pc, #60]	; (8002158 <MX_DAC_Init+0x4c>)
 800211c:	4a0f      	ldr	r2, [pc, #60]	; (800215c <MX_DAC_Init+0x50>)
 800211e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002120:	480d      	ldr	r0, [pc, #52]	; (8002158 <MX_DAC_Init+0x4c>)
 8002122:	f003 ff87 	bl	8006034 <HAL_DAC_Init>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800212c:	f001 fa94 	bl	8003658 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002130:	2300      	movs	r3, #0
 8002132:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002134:	2300      	movs	r3, #0
 8002136:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002138:	463b      	mov	r3, r7
 800213a:	2200      	movs	r2, #0
 800213c:	4619      	mov	r1, r3
 800213e:	4806      	ldr	r0, [pc, #24]	; (8002158 <MX_DAC_Init+0x4c>)
 8002140:	f004 f86f 	bl	8006222 <HAL_DAC_ConfigChannel>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800214a:	f001 fa85 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	200008a8 	.word	0x200008a8
 800215c:	40007400 	.word	0x40007400

08002160 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002164:	4b12      	ldr	r3, [pc, #72]	; (80021b0 <MX_I2C1_Init+0x50>)
 8002166:	4a13      	ldr	r2, [pc, #76]	; (80021b4 <MX_I2C1_Init+0x54>)
 8002168:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800216a:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <MX_I2C1_Init+0x50>)
 800216c:	4a12      	ldr	r2, [pc, #72]	; (80021b8 <MX_I2C1_Init+0x58>)
 800216e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002170:	4b0f      	ldr	r3, [pc, #60]	; (80021b0 <MX_I2C1_Init+0x50>)
 8002172:	2200      	movs	r2, #0
 8002174:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002176:	4b0e      	ldr	r3, [pc, #56]	; (80021b0 <MX_I2C1_Init+0x50>)
 8002178:	2200      	movs	r2, #0
 800217a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800217c:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <MX_I2C1_Init+0x50>)
 800217e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002182:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002184:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <MX_I2C1_Init+0x50>)
 8002186:	2200      	movs	r2, #0
 8002188:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800218a:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <MX_I2C1_Init+0x50>)
 800218c:	2200      	movs	r2, #0
 800218e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002190:	4b07      	ldr	r3, [pc, #28]	; (80021b0 <MX_I2C1_Init+0x50>)
 8002192:	2200      	movs	r2, #0
 8002194:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002196:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <MX_I2C1_Init+0x50>)
 8002198:	2200      	movs	r2, #0
 800219a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800219c:	4804      	ldr	r0, [pc, #16]	; (80021b0 <MX_I2C1_Init+0x50>)
 800219e:	f004 fad1 	bl	8006744 <HAL_I2C_Init>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80021a8:	f001 fa56 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021ac:	bf00      	nop
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	200006fc 	.word	0x200006fc
 80021b4:	40005400 	.word	0x40005400
 80021b8:	00061a80 	.word	0x00061a80

080021bc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80021c2:	1d3b      	adds	r3, r7, #4
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80021d0:	2300      	movs	r3, #0
 80021d2:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80021d4:	4b24      	ldr	r3, [pc, #144]	; (8002268 <MX_RTC_Init+0xac>)
 80021d6:	4a25      	ldr	r2, [pc, #148]	; (800226c <MX_RTC_Init+0xb0>)
 80021d8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80021da:	4b23      	ldr	r3, [pc, #140]	; (8002268 <MX_RTC_Init+0xac>)
 80021dc:	2200      	movs	r2, #0
 80021de:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80021e0:	4b21      	ldr	r3, [pc, #132]	; (8002268 <MX_RTC_Init+0xac>)
 80021e2:	227f      	movs	r2, #127	; 0x7f
 80021e4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80021e6:	4b20      	ldr	r3, [pc, #128]	; (8002268 <MX_RTC_Init+0xac>)
 80021e8:	22ff      	movs	r2, #255	; 0xff
 80021ea:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80021ec:	4b1e      	ldr	r3, [pc, #120]	; (8002268 <MX_RTC_Init+0xac>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80021f2:	4b1d      	ldr	r3, [pc, #116]	; (8002268 <MX_RTC_Init+0xac>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80021f8:	4b1b      	ldr	r3, [pc, #108]	; (8002268 <MX_RTC_Init+0xac>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80021fe:	481a      	ldr	r0, [pc, #104]	; (8002268 <MX_RTC_Init+0xac>)
 8002200:	f008 fa82 	bl	800a708 <HAL_RTC_Init>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800220a:	f001 fa25 	bl	8003658 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 800220e:	230c      	movs	r3, #12
 8002210:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 8002212:	233b      	movs	r3, #59	; 0x3b
 8002214:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8002216:	2300      	movs	r3, #0
 8002218:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800221a:	2300      	movs	r3, #0
 800221c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002222:	1d3b      	adds	r3, r7, #4
 8002224:	2200      	movs	r2, #0
 8002226:	4619      	mov	r1, r3
 8002228:	480f      	ldr	r0, [pc, #60]	; (8002268 <MX_RTC_Init+0xac>)
 800222a:	f008 fafe 	bl	800a82a <HAL_RTC_SetTime>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002234:	f001 fa10 	bl	8003658 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002238:	2301      	movs	r3, #1
 800223a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 800223c:	2305      	movs	r3, #5
 800223e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 8002240:	231f      	movs	r3, #31
 8002242:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8002244:	2300      	movs	r3, #0
 8002246:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002248:	463b      	mov	r3, r7
 800224a:	2200      	movs	r2, #0
 800224c:	4619      	mov	r1, r3
 800224e:	4806      	ldr	r0, [pc, #24]	; (8002268 <MX_RTC_Init+0xac>)
 8002250:	f008 fba8 	bl	800a9a4 <HAL_RTC_SetDate>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800225a:	f001 f9fd 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800225e:	bf00      	nop
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	200008c0 	.word	0x200008c0
 800226c:	40002800 	.word	0x40002800

08002270 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002274:	4b17      	ldr	r3, [pc, #92]	; (80022d4 <MX_SPI1_Init+0x64>)
 8002276:	4a18      	ldr	r2, [pc, #96]	; (80022d8 <MX_SPI1_Init+0x68>)
 8002278:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800227a:	4b16      	ldr	r3, [pc, #88]	; (80022d4 <MX_SPI1_Init+0x64>)
 800227c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002280:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002282:	4b14      	ldr	r3, [pc, #80]	; (80022d4 <MX_SPI1_Init+0x64>)
 8002284:	2200      	movs	r2, #0
 8002286:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002288:	4b12      	ldr	r3, [pc, #72]	; (80022d4 <MX_SPI1_Init+0x64>)
 800228a:	2200      	movs	r2, #0
 800228c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800228e:	4b11      	ldr	r3, [pc, #68]	; (80022d4 <MX_SPI1_Init+0x64>)
 8002290:	2200      	movs	r2, #0
 8002292:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002294:	4b0f      	ldr	r3, [pc, #60]	; (80022d4 <MX_SPI1_Init+0x64>)
 8002296:	2200      	movs	r2, #0
 8002298:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800229a:	4b0e      	ldr	r3, [pc, #56]	; (80022d4 <MX_SPI1_Init+0x64>)
 800229c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80022a2:	4b0c      	ldr	r3, [pc, #48]	; (80022d4 <MX_SPI1_Init+0x64>)
 80022a4:	2210      	movs	r2, #16
 80022a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022a8:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <MX_SPI1_Init+0x64>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022ae:	4b09      	ldr	r3, [pc, #36]	; (80022d4 <MX_SPI1_Init+0x64>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022b4:	4b07      	ldr	r3, [pc, #28]	; (80022d4 <MX_SPI1_Init+0x64>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022ba:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <MX_SPI1_Init+0x64>)
 80022bc:	220a      	movs	r2, #10
 80022be:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022c0:	4804      	ldr	r0, [pc, #16]	; (80022d4 <MX_SPI1_Init+0x64>)
 80022c2:	f008 fc88 	bl	800abd6 <HAL_SPI_Init>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80022cc:	f001 f9c4 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022d0:	bf00      	nop
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	200009c8 	.word	0x200009c8
 80022d8:	40013000 	.word	0x40013000

080022dc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80022e0:	4b17      	ldr	r3, [pc, #92]	; (8002340 <MX_SPI2_Init+0x64>)
 80022e2:	4a18      	ldr	r2, [pc, #96]	; (8002344 <MX_SPI2_Init+0x68>)
 80022e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80022e6:	4b16      	ldr	r3, [pc, #88]	; (8002340 <MX_SPI2_Init+0x64>)
 80022e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80022ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80022ee:	4b14      	ldr	r3, [pc, #80]	; (8002340 <MX_SPI2_Init+0x64>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80022f4:	4b12      	ldr	r3, [pc, #72]	; (8002340 <MX_SPI2_Init+0x64>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022fa:	4b11      	ldr	r3, [pc, #68]	; (8002340 <MX_SPI2_Init+0x64>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002300:	4b0f      	ldr	r3, [pc, #60]	; (8002340 <MX_SPI2_Init+0x64>)
 8002302:	2200      	movs	r2, #0
 8002304:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002306:	4b0e      	ldr	r3, [pc, #56]	; (8002340 <MX_SPI2_Init+0x64>)
 8002308:	f44f 7200 	mov.w	r2, #512	; 0x200
 800230c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800230e:	4b0c      	ldr	r3, [pc, #48]	; (8002340 <MX_SPI2_Init+0x64>)
 8002310:	2210      	movs	r2, #16
 8002312:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002314:	4b0a      	ldr	r3, [pc, #40]	; (8002340 <MX_SPI2_Init+0x64>)
 8002316:	2200      	movs	r2, #0
 8002318:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800231a:	4b09      	ldr	r3, [pc, #36]	; (8002340 <MX_SPI2_Init+0x64>)
 800231c:	2200      	movs	r2, #0
 800231e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002320:	4b07      	ldr	r3, [pc, #28]	; (8002340 <MX_SPI2_Init+0x64>)
 8002322:	2200      	movs	r2, #0
 8002324:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002326:	4b06      	ldr	r3, [pc, #24]	; (8002340 <MX_SPI2_Init+0x64>)
 8002328:	220a      	movs	r2, #10
 800232a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800232c:	4804      	ldr	r0, [pc, #16]	; (8002340 <MX_SPI2_Init+0x64>)
 800232e:	f008 fc52 	bl	800abd6 <HAL_SPI_Init>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002338:	f001 f98e 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800233c:	bf00      	nop
 800233e:	bd80      	pop	{r7, pc}
 8002340:	200006a4 	.word	0x200006a4
 8002344:	40003800 	.word	0x40003800

08002348 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b096      	sub	sp, #88	; 0x58
 800234c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800234e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002352:	2200      	movs	r2, #0
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	605a      	str	r2, [r3, #4]
 8002358:	609a      	str	r2, [r3, #8]
 800235a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800235c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002366:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
 800236e:	605a      	str	r2, [r3, #4]
 8002370:	609a      	str	r2, [r3, #8]
 8002372:	60da      	str	r2, [r3, #12]
 8002374:	611a      	str	r2, [r3, #16]
 8002376:	615a      	str	r2, [r3, #20]
 8002378:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800237a:	1d3b      	adds	r3, r7, #4
 800237c:	2220      	movs	r2, #32
 800237e:	2100      	movs	r1, #0
 8002380:	4618      	mov	r0, r3
 8002382:	f00f f8b4 	bl	80114ee <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002386:	4b3e      	ldr	r3, [pc, #248]	; (8002480 <MX_TIM1_Init+0x138>)
 8002388:	4a3e      	ldr	r2, [pc, #248]	; (8002484 <MX_TIM1_Init+0x13c>)
 800238a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 800238c:	4b3c      	ldr	r3, [pc, #240]	; (8002480 <MX_TIM1_Init+0x138>)
 800238e:	f244 129f 	movw	r2, #16799	; 0x419f
 8002392:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002394:	4b3a      	ldr	r3, [pc, #232]	; (8002480 <MX_TIM1_Init+0x138>)
 8002396:	2200      	movs	r2, #0
 8002398:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800239a:	4b39      	ldr	r3, [pc, #228]	; (8002480 <MX_TIM1_Init+0x138>)
 800239c:	2263      	movs	r2, #99	; 0x63
 800239e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023a0:	4b37      	ldr	r3, [pc, #220]	; (8002480 <MX_TIM1_Init+0x138>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80023a6:	4b36      	ldr	r3, [pc, #216]	; (8002480 <MX_TIM1_Init+0x138>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023ac:	4b34      	ldr	r3, [pc, #208]	; (8002480 <MX_TIM1_Init+0x138>)
 80023ae:	2280      	movs	r2, #128	; 0x80
 80023b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80023b2:	4833      	ldr	r0, [pc, #204]	; (8002480 <MX_TIM1_Init+0x138>)
 80023b4:	f009 feb0 	bl	800c118 <HAL_TIM_Base_Init>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80023be:	f001 f94b 	bl	8003658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023c6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80023c8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80023cc:	4619      	mov	r1, r3
 80023ce:	482c      	ldr	r0, [pc, #176]	; (8002480 <MX_TIM1_Init+0x138>)
 80023d0:	f00a faaa 	bl	800c928 <HAL_TIM_ConfigClockSource>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80023da:	f001 f93d 	bl	8003658 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80023de:	4828      	ldr	r0, [pc, #160]	; (8002480 <MX_TIM1_Init+0x138>)
 80023e0:	f00a f800 	bl	800c3e4 <HAL_TIM_PWM_Init>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80023ea:	f001 f935 	bl	8003658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ee:	2300      	movs	r3, #0
 80023f0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023f2:	2300      	movs	r3, #0
 80023f4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023f6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80023fa:	4619      	mov	r1, r3
 80023fc:	4820      	ldr	r0, [pc, #128]	; (8002480 <MX_TIM1_Init+0x138>)
 80023fe:	f00a fe83 	bl	800d108 <HAL_TIMEx_MasterConfigSynchronization>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002408:	f001 f926 	bl	8003658 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800240c:	2360      	movs	r3, #96	; 0x60
 800240e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002410:	2300      	movs	r3, #0
 8002412:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002414:	2300      	movs	r3, #0
 8002416:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002418:	2300      	movs	r3, #0
 800241a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800241c:	2300      	movs	r3, #0
 800241e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002420:	2300      	movs	r3, #0
 8002422:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002424:	2300      	movs	r3, #0
 8002426:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002428:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800242c:	2200      	movs	r2, #0
 800242e:	4619      	mov	r1, r3
 8002430:	4813      	ldr	r0, [pc, #76]	; (8002480 <MX_TIM1_Init+0x138>)
 8002432:	f00a f9b3 	bl	800c79c <HAL_TIM_PWM_ConfigChannel>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800243c:	f001 f90c 	bl	8003658 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002440:	2300      	movs	r3, #0
 8002442:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002444:	2300      	movs	r3, #0
 8002446:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002448:	2300      	movs	r3, #0
 800244a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002454:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002458:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800245a:	2300      	movs	r3, #0
 800245c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800245e:	1d3b      	adds	r3, r7, #4
 8002460:	4619      	mov	r1, r3
 8002462:	4807      	ldr	r0, [pc, #28]	; (8002480 <MX_TIM1_Init+0x138>)
 8002464:	f00a fecc 	bl	800d200 <HAL_TIMEx_ConfigBreakDeadTime>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800246e:	f001 f8f3 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002472:	4803      	ldr	r0, [pc, #12]	; (8002480 <MX_TIM1_Init+0x138>)
 8002474:	f001 fe74 	bl	8004160 <HAL_TIM_MspPostInit>

}
 8002478:	bf00      	nop
 800247a:	3758      	adds	r7, #88	; 0x58
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	20000910 	.word	0x20000910
 8002484:	40010000 	.word	0x40010000

08002488 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800248e:	f107 0308 	add.w	r3, r7, #8
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]
 8002498:	609a      	str	r2, [r3, #8]
 800249a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800249c:	463b      	mov	r3, r7
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
 80024a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024a4:	4b1d      	ldr	r3, [pc, #116]	; (800251c <MX_TIM2_Init+0x94>)
 80024a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80024aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80024ac:	4b1b      	ldr	r3, [pc, #108]	; (800251c <MX_TIM2_Init+0x94>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b2:	4b1a      	ldr	r3, [pc, #104]	; (800251c <MX_TIM2_Init+0x94>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10500-1;
 80024b8:	4b18      	ldr	r3, [pc, #96]	; (800251c <MX_TIM2_Init+0x94>)
 80024ba:	f642 1203 	movw	r2, #10499	; 0x2903
 80024be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c0:	4b16      	ldr	r3, [pc, #88]	; (800251c <MX_TIM2_Init+0x94>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024c6:	4b15      	ldr	r3, [pc, #84]	; (800251c <MX_TIM2_Init+0x94>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024cc:	4813      	ldr	r0, [pc, #76]	; (800251c <MX_TIM2_Init+0x94>)
 80024ce:	f009 fe23 	bl	800c118 <HAL_TIM_Base_Init>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80024d8:	f001 f8be 	bl	8003658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80024e2:	f107 0308 	add.w	r3, r7, #8
 80024e6:	4619      	mov	r1, r3
 80024e8:	480c      	ldr	r0, [pc, #48]	; (800251c <MX_TIM2_Init+0x94>)
 80024ea:	f00a fa1d 	bl	800c928 <HAL_TIM_ConfigClockSource>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80024f4:	f001 f8b0 	bl	8003658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80024f8:	2320      	movs	r3, #32
 80024fa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024fc:	2300      	movs	r3, #0
 80024fe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002500:	463b      	mov	r3, r7
 8002502:	4619      	mov	r1, r3
 8002504:	4805      	ldr	r0, [pc, #20]	; (800251c <MX_TIM2_Init+0x94>)
 8002506:	f00a fdff 	bl	800d108 <HAL_TIMEx_MasterConfigSynchronization>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002510:	f001 f8a2 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002514:	bf00      	nop
 8002516:	3718      	adds	r7, #24
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	20000a20 	.word	0x20000a20

08002520 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b08e      	sub	sp, #56	; 0x38
 8002524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002526:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	605a      	str	r2, [r3, #4]
 8002530:	609a      	str	r2, [r3, #8]
 8002532:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002534:	f107 0320 	add.w	r3, r7, #32
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800253e:	1d3b      	adds	r3, r7, #4
 8002540:	2200      	movs	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	605a      	str	r2, [r3, #4]
 8002546:	609a      	str	r2, [r3, #8]
 8002548:	60da      	str	r2, [r3, #12]
 800254a:	611a      	str	r2, [r3, #16]
 800254c:	615a      	str	r2, [r3, #20]
 800254e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002550:	4b32      	ldr	r3, [pc, #200]	; (800261c <MX_TIM3_Init+0xfc>)
 8002552:	4a33      	ldr	r2, [pc, #204]	; (8002620 <MX_TIM3_Init+0x100>)
 8002554:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 8002556:	4b31      	ldr	r3, [pc, #196]	; (800261c <MX_TIM3_Init+0xfc>)
 8002558:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800255c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800255e:	4b2f      	ldr	r3, [pc, #188]	; (800261c <MX_TIM3_Init+0xfc>)
 8002560:	2200      	movs	r2, #0
 8002562:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002564:	4b2d      	ldr	r3, [pc, #180]	; (800261c <MX_TIM3_Init+0xfc>)
 8002566:	2263      	movs	r2, #99	; 0x63
 8002568:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800256a:	4b2c      	ldr	r3, [pc, #176]	; (800261c <MX_TIM3_Init+0xfc>)
 800256c:	2200      	movs	r2, #0
 800256e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002570:	4b2a      	ldr	r3, [pc, #168]	; (800261c <MX_TIM3_Init+0xfc>)
 8002572:	2280      	movs	r2, #128	; 0x80
 8002574:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002576:	4829      	ldr	r0, [pc, #164]	; (800261c <MX_TIM3_Init+0xfc>)
 8002578:	f009 fdce 	bl	800c118 <HAL_TIM_Base_Init>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002582:	f001 f869 	bl	8003658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002586:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800258a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800258c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002590:	4619      	mov	r1, r3
 8002592:	4822      	ldr	r0, [pc, #136]	; (800261c <MX_TIM3_Init+0xfc>)
 8002594:	f00a f9c8 	bl	800c928 <HAL_TIM_ConfigClockSource>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800259e:	f001 f85b 	bl	8003658 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80025a2:	481e      	ldr	r0, [pc, #120]	; (800261c <MX_TIM3_Init+0xfc>)
 80025a4:	f009 ff1e 	bl	800c3e4 <HAL_TIM_PWM_Init>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80025ae:	f001 f853 	bl	8003658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025b2:	2300      	movs	r3, #0
 80025b4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b6:	2300      	movs	r3, #0
 80025b8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025ba:	f107 0320 	add.w	r3, r7, #32
 80025be:	4619      	mov	r1, r3
 80025c0:	4816      	ldr	r0, [pc, #88]	; (800261c <MX_TIM3_Init+0xfc>)
 80025c2:	f00a fda1 	bl	800d108 <HAL_TIMEx_MasterConfigSynchronization>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80025cc:	f001 f844 	bl	8003658 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025d0:	2360      	movs	r3, #96	; 0x60
 80025d2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025d8:	2300      	movs	r3, #0
 80025da:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80025e0:	1d3b      	adds	r3, r7, #4
 80025e2:	2208      	movs	r2, #8
 80025e4:	4619      	mov	r1, r3
 80025e6:	480d      	ldr	r0, [pc, #52]	; (800261c <MX_TIM3_Init+0xfc>)
 80025e8:	f00a f8d8 	bl	800c79c <HAL_TIM_PWM_ConfigChannel>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80025f2:	f001 f831 	bl	8003658 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80025f6:	1d3b      	adds	r3, r7, #4
 80025f8:	220c      	movs	r2, #12
 80025fa:	4619      	mov	r1, r3
 80025fc:	4807      	ldr	r0, [pc, #28]	; (800261c <MX_TIM3_Init+0xfc>)
 80025fe:	f00a f8cd 	bl	800c79c <HAL_TIM_PWM_ConfigChannel>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002608:	f001 f826 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800260c:	4803      	ldr	r0, [pc, #12]	; (800261c <MX_TIM3_Init+0xfc>)
 800260e:	f001 fda7 	bl	8004160 <HAL_TIM_MspPostInit>

}
 8002612:	bf00      	nop
 8002614:	3738      	adds	r7, #56	; 0x38
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	2000079c 	.word	0x2000079c
 8002620:	40000400 	.word	0x40000400

08002624 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08e      	sub	sp, #56	; 0x38
 8002628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800262a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800262e:	2200      	movs	r2, #0
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	605a      	str	r2, [r3, #4]
 8002634:	609a      	str	r2, [r3, #8]
 8002636:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002638:	f107 0320 	add.w	r3, r7, #32
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002642:	1d3b      	adds	r3, r7, #4
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	605a      	str	r2, [r3, #4]
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	60da      	str	r2, [r3, #12]
 800264e:	611a      	str	r2, [r3, #16]
 8002650:	615a      	str	r2, [r3, #20]
 8002652:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002654:	4b2b      	ldr	r3, [pc, #172]	; (8002704 <MX_TIM5_Init+0xe0>)
 8002656:	4a2c      	ldr	r2, [pc, #176]	; (8002708 <MX_TIM5_Init+0xe4>)
 8002658:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800265a:	4b2a      	ldr	r3, [pc, #168]	; (8002704 <MX_TIM5_Init+0xe0>)
 800265c:	2200      	movs	r2, #0
 800265e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002660:	4b28      	ldr	r3, [pc, #160]	; (8002704 <MX_TIM5_Init+0xe0>)
 8002662:	2200      	movs	r2, #0
 8002664:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)-1;
 8002666:	4b27      	ldr	r3, [pc, #156]	; (8002704 <MX_TIM5_Init+0xe0>)
 8002668:	f44f 6224 	mov.w	r2, #2624	; 0xa40
 800266c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800266e:	4b25      	ldr	r3, [pc, #148]	; (8002704 <MX_TIM5_Init+0xe0>)
 8002670:	2200      	movs	r2, #0
 8002672:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002674:	4b23      	ldr	r3, [pc, #140]	; (8002704 <MX_TIM5_Init+0xe0>)
 8002676:	2200      	movs	r2, #0
 8002678:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800267a:	4822      	ldr	r0, [pc, #136]	; (8002704 <MX_TIM5_Init+0xe0>)
 800267c:	f009 fd4c 	bl	800c118 <HAL_TIM_Base_Init>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8002686:	f000 ffe7 	bl	8003658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800268a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800268e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002690:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002694:	4619      	mov	r1, r3
 8002696:	481b      	ldr	r0, [pc, #108]	; (8002704 <MX_TIM5_Init+0xe0>)
 8002698:	f00a f946 	bl	800c928 <HAL_TIM_ConfigClockSource>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80026a2:	f000 ffd9 	bl	8003658 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 80026a6:	4817      	ldr	r0, [pc, #92]	; (8002704 <MX_TIM5_Init+0xe0>)
 80026a8:	f009 fdd4 	bl	800c254 <HAL_TIM_OC_Init>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80026b2:	f000 ffd1 	bl	8003658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80026b6:	2340      	movs	r3, #64	; 0x40
 80026b8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026ba:	2300      	movs	r3, #0
 80026bc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80026be:	f107 0320 	add.w	r3, r7, #32
 80026c2:	4619      	mov	r1, r3
 80026c4:	480f      	ldr	r0, [pc, #60]	; (8002704 <MX_TIM5_Init+0xe0>)
 80026c6:	f00a fd1f 	bl	800d108 <HAL_TIMEx_MasterConfigSynchronization>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80026d0:	f000 ffc2 	bl	8003658 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80026d4:	2330      	movs	r3, #48	; 0x30
 80026d6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 80026d8:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 80026dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026e2:	2300      	movs	r3, #0
 80026e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026e6:	1d3b      	adds	r3, r7, #4
 80026e8:	2200      	movs	r2, #0
 80026ea:	4619      	mov	r1, r3
 80026ec:	4805      	ldr	r0, [pc, #20]	; (8002704 <MX_TIM5_Init+0xe0>)
 80026ee:	f009 fff5 	bl	800c6dc <HAL_TIM_OC_ConfigChannel>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d001      	beq.n	80026fc <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80026f8:	f000 ffae 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80026fc:	bf00      	nop
 80026fe:	3738      	adds	r7, #56	; 0x38
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	2000075c 	.word	0x2000075c
 8002708:	40000c00 	.word	0x40000c00

0800270c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002712:	463b      	mov	r3, r7
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800271a:	4b15      	ldr	r3, [pc, #84]	; (8002770 <MX_TIM7_Init+0x64>)
 800271c:	4a15      	ldr	r2, [pc, #84]	; (8002774 <MX_TIM7_Init+0x68>)
 800271e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8002720:	4b13      	ldr	r3, [pc, #76]	; (8002770 <MX_TIM7_Init+0x64>)
 8002722:	2253      	movs	r2, #83	; 0x53
 8002724:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002726:	4b12      	ldr	r3, [pc, #72]	; (8002770 <MX_TIM7_Init+0x64>)
 8002728:	2200      	movs	r2, #0
 800272a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 800272c:	4b10      	ldr	r3, [pc, #64]	; (8002770 <MX_TIM7_Init+0x64>)
 800272e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002732:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002734:	4b0e      	ldr	r3, [pc, #56]	; (8002770 <MX_TIM7_Init+0x64>)
 8002736:	2200      	movs	r2, #0
 8002738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800273a:	480d      	ldr	r0, [pc, #52]	; (8002770 <MX_TIM7_Init+0x64>)
 800273c:	f009 fcec 	bl	800c118 <HAL_TIM_Base_Init>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002746:	f000 ff87 	bl	8003658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800274a:	2300      	movs	r3, #0
 800274c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800274e:	2300      	movs	r3, #0
 8002750:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002752:	463b      	mov	r3, r7
 8002754:	4619      	mov	r1, r3
 8002756:	4806      	ldr	r0, [pc, #24]	; (8002770 <MX_TIM7_Init+0x64>)
 8002758:	f00a fcd6 	bl	800d108 <HAL_TIMEx_MasterConfigSynchronization>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002762:	f000 ff79 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	20000a68 	.word	0x20000a68
 8002774:	40001400 	.word	0x40001400

08002778 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800277e:	463b      	mov	r3, r7
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800278a:	4b16      	ldr	r3, [pc, #88]	; (80027e4 <MX_TIM9_Init+0x6c>)
 800278c:	4a16      	ldr	r2, [pc, #88]	; (80027e8 <MX_TIM9_Init+0x70>)
 800278e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 8002790:	4b14      	ldr	r3, [pc, #80]	; (80027e4 <MX_TIM9_Init+0x6c>)
 8002792:	f640 729f 	movw	r2, #3999	; 0xf9f
 8002796:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002798:	4b12      	ldr	r3, [pc, #72]	; (80027e4 <MX_TIM9_Init+0x6c>)
 800279a:	2200      	movs	r2, #0
 800279c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 800279e:	4b11      	ldr	r3, [pc, #68]	; (80027e4 <MX_TIM9_Init+0x6c>)
 80027a0:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80027a4:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027a6:	4b0f      	ldr	r3, [pc, #60]	; (80027e4 <MX_TIM9_Init+0x6c>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ac:	4b0d      	ldr	r3, [pc, #52]	; (80027e4 <MX_TIM9_Init+0x6c>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80027b2:	480c      	ldr	r0, [pc, #48]	; (80027e4 <MX_TIM9_Init+0x6c>)
 80027b4:	f009 fcb0 	bl	800c118 <HAL_TIM_Base_Init>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 80027be:	f000 ff4b 	bl	8003658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027c6:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80027c8:	463b      	mov	r3, r7
 80027ca:	4619      	mov	r1, r3
 80027cc:	4805      	ldr	r0, [pc, #20]	; (80027e4 <MX_TIM9_Init+0x6c>)
 80027ce:	f00a f8ab 	bl	800c928 <HAL_TIM_ConfigClockSource>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 80027d8:	f000 ff3e 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80027dc:	bf00      	nop
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	20000950 	.word	0x20000950
 80027e8:	40014000 	.word	0x40014000

080027ec <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80027f0:	4b0e      	ldr	r3, [pc, #56]	; (800282c <MX_TIM11_Init+0x40>)
 80027f2:	4a0f      	ldr	r2, [pc, #60]	; (8002830 <MX_TIM11_Init+0x44>)
 80027f4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 80027f6:	4b0d      	ldr	r3, [pc, #52]	; (800282c <MX_TIM11_Init+0x40>)
 80027f8:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 80027fc:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027fe:	4b0b      	ldr	r3, [pc, #44]	; (800282c <MX_TIM11_Init+0x40>)
 8002800:	2200      	movs	r2, #0
 8002802:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 8002804:	4b09      	ldr	r3, [pc, #36]	; (800282c <MX_TIM11_Init+0x40>)
 8002806:	22ae      	movs	r2, #174	; 0xae
 8002808:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800280a:	4b08      	ldr	r3, [pc, #32]	; (800282c <MX_TIM11_Init+0x40>)
 800280c:	2200      	movs	r2, #0
 800280e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002810:	4b06      	ldr	r3, [pc, #24]	; (800282c <MX_TIM11_Init+0x40>)
 8002812:	2200      	movs	r2, #0
 8002814:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002816:	4805      	ldr	r0, [pc, #20]	; (800282c <MX_TIM11_Init+0x40>)
 8002818:	f009 fc7e 	bl	800c118 <HAL_TIM_Base_Init>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002822:	f000 ff19 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002826:	bf00      	nop
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000868 	.word	0x20000868
 8002830:	40014800 	.word	0x40014800

08002834 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002838:	4b11      	ldr	r3, [pc, #68]	; (8002880 <MX_UART5_Init+0x4c>)
 800283a:	4a12      	ldr	r2, [pc, #72]	; (8002884 <MX_UART5_Init+0x50>)
 800283c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800283e:	4b10      	ldr	r3, [pc, #64]	; (8002880 <MX_UART5_Init+0x4c>)
 8002840:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002844:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002846:	4b0e      	ldr	r3, [pc, #56]	; (8002880 <MX_UART5_Init+0x4c>)
 8002848:	2200      	movs	r2, #0
 800284a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800284c:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <MX_UART5_Init+0x4c>)
 800284e:	2200      	movs	r2, #0
 8002850:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002852:	4b0b      	ldr	r3, [pc, #44]	; (8002880 <MX_UART5_Init+0x4c>)
 8002854:	2200      	movs	r2, #0
 8002856:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002858:	4b09      	ldr	r3, [pc, #36]	; (8002880 <MX_UART5_Init+0x4c>)
 800285a:	220c      	movs	r2, #12
 800285c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800285e:	4b08      	ldr	r3, [pc, #32]	; (8002880 <MX_UART5_Init+0x4c>)
 8002860:	2200      	movs	r2, #0
 8002862:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002864:	4b06      	ldr	r3, [pc, #24]	; (8002880 <MX_UART5_Init+0x4c>)
 8002866:	2200      	movs	r2, #0
 8002868:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800286a:	4805      	ldr	r0, [pc, #20]	; (8002880 <MX_UART5_Init+0x4c>)
 800286c:	f00a fd2e 	bl	800d2cc <HAL_UART_Init>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8002876:	f000 feef 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	200007dc 	.word	0x200007dc
 8002884:	40005000 	.word	0x40005000

08002888 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08a      	sub	sp, #40	; 0x28
 800288c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800288e:	f107 0314 	add.w	r3, r7, #20
 8002892:	2200      	movs	r2, #0
 8002894:	601a      	str	r2, [r3, #0]
 8002896:	605a      	str	r2, [r3, #4]
 8002898:	609a      	str	r2, [r3, #8]
 800289a:	60da      	str	r2, [r3, #12]
 800289c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	4b6c      	ldr	r3, [pc, #432]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a6:	4a6b      	ldr	r2, [pc, #428]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 80028a8:	f043 0304 	orr.w	r3, r3, #4
 80028ac:	6313      	str	r3, [r2, #48]	; 0x30
 80028ae:	4b69      	ldr	r3, [pc, #420]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	f003 0304 	and.w	r3, r3, #4
 80028b6:	613b      	str	r3, [r7, #16]
 80028b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60fb      	str	r3, [r7, #12]
 80028be:	4b65      	ldr	r3, [pc, #404]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	4a64      	ldr	r2, [pc, #400]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 80028c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028c8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ca:	4b62      	ldr	r3, [pc, #392]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	60bb      	str	r3, [r7, #8]
 80028da:	4b5e      	ldr	r3, [pc, #376]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	4a5d      	ldr	r2, [pc, #372]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 80028e0:	f043 0301 	orr.w	r3, r3, #1
 80028e4:	6313      	str	r3, [r2, #48]	; 0x30
 80028e6:	4b5b      	ldr	r3, [pc, #364]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	60bb      	str	r3, [r7, #8]
 80028f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028f2:	2300      	movs	r3, #0
 80028f4:	607b      	str	r3, [r7, #4]
 80028f6:	4b57      	ldr	r3, [pc, #348]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fa:	4a56      	ldr	r2, [pc, #344]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 80028fc:	f043 0302 	orr.w	r3, r3, #2
 8002900:	6313      	str	r3, [r2, #48]	; 0x30
 8002902:	4b54      	ldr	r3, [pc, #336]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	607b      	str	r3, [r7, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	603b      	str	r3, [r7, #0]
 8002912:	4b50      	ldr	r3, [pc, #320]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002916:	4a4f      	ldr	r2, [pc, #316]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 8002918:	f043 0308 	orr.w	r3, r3, #8
 800291c:	6313      	str	r3, [r2, #48]	; 0x30
 800291e:	4b4d      	ldr	r3, [pc, #308]	; (8002a54 <MX_GPIO_Init+0x1cc>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002922:	f003 0308 	and.w	r3, r3, #8
 8002926:	603b      	str	r3, [r7, #0]
 8002928:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 800292a:	2200      	movs	r2, #0
 800292c:	2127      	movs	r1, #39	; 0x27
 800292e:	484a      	ldr	r0, [pc, #296]	; (8002a58 <MX_GPIO_Init+0x1d0>)
 8002930:	f003 fed6 	bl	80066e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002934:	2200      	movs	r2, #0
 8002936:	2106      	movs	r1, #6
 8002938:	4848      	ldr	r0, [pc, #288]	; (8002a5c <MX_GPIO_Init+0x1d4>)
 800293a:	f003 fed1 	bl	80066e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 800293e:	2200      	movs	r2, #0
 8002940:	f640 0101 	movw	r1, #2049	; 0x801
 8002944:	4846      	ldr	r0, [pc, #280]	; (8002a60 <MX_GPIO_Init+0x1d8>)
 8002946:	f003 fecb 	bl	80066e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 800294a:	2327      	movs	r3, #39	; 0x27
 800294c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800294e:	2301      	movs	r3, #1
 8002950:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002952:	2300      	movs	r3, #0
 8002954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002956:	2300      	movs	r3, #0
 8002958:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800295a:	f107 0314 	add.w	r3, r7, #20
 800295e:	4619      	mov	r1, r3
 8002960:	483d      	ldr	r0, [pc, #244]	; (8002a58 <MX_GPIO_Init+0x1d0>)
 8002962:	f003 fd0b 	bl	800637c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 8002966:	2306      	movs	r3, #6
 8002968:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800296a:	2301      	movs	r3, #1
 800296c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296e:	2300      	movs	r3, #0
 8002970:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002972:	2300      	movs	r3, #0
 8002974:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002976:	f107 0314 	add.w	r3, r7, #20
 800297a:	4619      	mov	r1, r3
 800297c:	4837      	ldr	r0, [pc, #220]	; (8002a5c <MX_GPIO_Init+0x1d4>)
 800297e:	f003 fcfd 	bl	800637c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 8002982:	23d0      	movs	r3, #208	; 0xd0
 8002984:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002986:	4b37      	ldr	r3, [pc, #220]	; (8002a64 <MX_GPIO_Init+0x1dc>)
 8002988:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800298e:	f107 0314 	add.w	r3, r7, #20
 8002992:	4619      	mov	r1, r3
 8002994:	4830      	ldr	r0, [pc, #192]	; (8002a58 <MX_GPIO_Init+0x1d0>)
 8002996:	f003 fcf1 	bl	800637c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 800299a:	f640 0301 	movw	r3, #2049	; 0x801
 800299e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029a0:	2301      	movs	r3, #1
 80029a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a4:	2300      	movs	r3, #0
 80029a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a8:	2300      	movs	r3, #0
 80029aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ac:	f107 0314 	add.w	r3, r7, #20
 80029b0:	4619      	mov	r1, r3
 80029b2:	482b      	ldr	r0, [pc, #172]	; (8002a60 <MX_GPIO_Init+0x1d8>)
 80029b4:	f003 fce2 	bl	800637c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 80029b8:	f24f 0302 	movw	r3, #61442	; 0xf002
 80029bc:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029be:	4b29      	ldr	r3, [pc, #164]	; (8002a64 <MX_GPIO_Init+0x1dc>)
 80029c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c2:	2300      	movs	r3, #0
 80029c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c6:	f107 0314 	add.w	r3, r7, #20
 80029ca:	4619      	mov	r1, r3
 80029cc:	4824      	ldr	r0, [pc, #144]	; (8002a60 <MX_GPIO_Init+0x1d8>)
 80029ce:	f003 fcd5 	bl	800637c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80029d2:	2304      	movs	r3, #4
 80029d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d6:	2302      	movs	r3, #2
 80029d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029da:	2300      	movs	r3, #0
 80029dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029de:	2300      	movs	r3, #0
 80029e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 80029e2:	230f      	movs	r3, #15
 80029e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80029e6:	f107 0314 	add.w	r3, r7, #20
 80029ea:	4619      	mov	r1, r3
 80029ec:	481c      	ldr	r0, [pc, #112]	; (8002a60 <MX_GPIO_Init+0x1d8>)
 80029ee:	f003 fcc5 	bl	800637c <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 80029f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029f8:	2300      	movs	r3, #0
 80029fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029fc:	2301      	movs	r3, #1
 80029fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 8002a00:	f107 0314 	add.w	r3, r7, #20
 8002a04:	4619      	mov	r1, r3
 8002a06:	4815      	ldr	r0, [pc, #84]	; (8002a5c <MX_GPIO_Init+0x1d4>)
 8002a08:	f003 fcb8 	bl	800637c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	210f      	movs	r1, #15
 8002a10:	2007      	movs	r0, #7
 8002a12:	f002 fc90 	bl	8005336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002a16:	2007      	movs	r0, #7
 8002a18:	f002 fca9 	bl	800536e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	210f      	movs	r1, #15
 8002a20:	200a      	movs	r0, #10
 8002a22:	f002 fc88 	bl	8005336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002a26:	200a      	movs	r0, #10
 8002a28:	f002 fca1 	bl	800536e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2101      	movs	r1, #1
 8002a30:	2017      	movs	r0, #23
 8002a32:	f002 fc80 	bl	8005336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a36:	2017      	movs	r0, #23
 8002a38:	f002 fc99 	bl	800536e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	2101      	movs	r1, #1
 8002a40:	2028      	movs	r0, #40	; 0x28
 8002a42:	f002 fc78 	bl	8005336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a46:	2028      	movs	r0, #40	; 0x28
 8002a48:	f002 fc91 	bl	800536e <HAL_NVIC_EnableIRQ>

}
 8002a4c:	bf00      	nop
 8002a4e:	3728      	adds	r7, #40	; 0x28
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40023800 	.word	0x40023800
 8002a58:	40020800 	.word	0x40020800
 8002a5c:	40020000 	.word	0x40020000
 8002a60:	40020400 	.word	0x40020400
 8002a64:	10110000 	.word	0x10110000

08002a68 <delay_us>:

/* USER CODE BEGIN 4 */

void delay_us (uint16_t us){
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 8002a72:	4b08      	ldr	r3, [pc, #32]	; (8002a94 <delay_us+0x2c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2200      	movs	r2, #0
 8002a78:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 8002a7a:	bf00      	nop
 8002a7c:	4b05      	ldr	r3, [pc, #20]	; (8002a94 <delay_us+0x2c>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a82:	88fb      	ldrh	r3, [r7, #6]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d3f9      	bcc.n	8002a7c <delay_us+0x14>
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	20000a68 	.word	0x20000a68

08002a98 <HAL_GPIO_EXTI_Callback>:


/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 8002aa2:	88fb      	ldrh	r3, [r7, #6]
 8002aa4:	2b80      	cmp	r3, #128	; 0x80
 8002aa6:	d060      	beq.n	8002b6a <HAL_GPIO_EXTI_Callback+0xd2>
 8002aa8:	2b80      	cmp	r3, #128	; 0x80
 8002aaa:	dc06      	bgt.n	8002aba <HAL_GPIO_EXTI_Callback+0x22>
 8002aac:	2b10      	cmp	r3, #16
 8002aae:	d015      	beq.n	8002adc <HAL_GPIO_EXTI_Callback+0x44>
 8002ab0:	2b40      	cmp	r3, #64	; 0x40
 8002ab2:	d02e      	beq.n	8002b12 <HAL_GPIO_EXTI_Callback+0x7a>
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d01d      	beq.n	8002af4 <HAL_GPIO_EXTI_Callback+0x5c>
		case LBO_Pin:
			LED_RGB_status(15,0,0);
			break;

	}
}
 8002ab8:	e071      	b.n	8002b9e <HAL_GPIO_EXTI_Callback+0x106>
	switch(GPIO_Pin){
 8002aba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002abe:	d033      	beq.n	8002b28 <HAL_GPIO_EXTI_Callback+0x90>
 8002ac0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ac4:	dc03      	bgt.n	8002ace <HAL_GPIO_EXTI_Callback+0x36>
 8002ac6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002aca:	d059      	beq.n	8002b80 <HAL_GPIO_EXTI_Callback+0xe8>
}
 8002acc:	e067      	b.n	8002b9e <HAL_GPIO_EXTI_Callback+0x106>
	switch(GPIO_Pin){
 8002ace:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ad2:	d034      	beq.n	8002b3e <HAL_GPIO_EXTI_Callback+0xa6>
 8002ad4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ad8:	d03c      	beq.n	8002b54 <HAL_GPIO_EXTI_Callback+0xbc>
}
 8002ada:	e060      	b.n	8002b9e <HAL_GPIO_EXTI_Callback+0x106>
			INT_PACKET_SENT = 1;
 8002adc:	4b32      	ldr	r3, [pc, #200]	; (8002ba8 <HAL_GPIO_EXTI_Callback+0x110>)
 8002ade:	2201      	movs	r2, #1
 8002ae0:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 8002ae2:	4b32      	ldr	r3, [pc, #200]	; (8002bac <HAL_GPIO_EXTI_Callback+0x114>)
 8002ae4:	881b      	ldrh	r3, [r3, #0]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	b29a      	uxth	r2, r3
 8002aea:	4b30      	ldr	r3, [pc, #192]	; (8002bac <HAL_GPIO_EXTI_Callback+0x114>)
 8002aec:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 8002aee:	f7fe fb48 	bl	8001182 <ADF_clear_Tx_flag>
			break;
 8002af2:	e054      	b.n	8002b9e <HAL_GPIO_EXTI_Callback+0x106>
			INT_PACKET_RECEIVED = 1;
 8002af4:	4b2e      	ldr	r3, [pc, #184]	; (8002bb0 <HAL_GPIO_EXTI_Callback+0x118>)
 8002af6:	2201      	movs	r2, #1
 8002af8:	701a      	strb	r2, [r3, #0]
			packets_received++;
 8002afa:	4b2e      	ldr	r3, [pc, #184]	; (8002bb4 <HAL_GPIO_EXTI_Callback+0x11c>)
 8002afc:	881b      	ldrh	r3, [r3, #0]
 8002afe:	3301      	adds	r3, #1
 8002b00:	b29a      	uxth	r2, r3
 8002b02:	4b2c      	ldr	r3, [pc, #176]	; (8002bb4 <HAL_GPIO_EXTI_Callback+0x11c>)
 8002b04:	801a      	strh	r2, [r3, #0]
			delay_us(6);
 8002b06:	2006      	movs	r0, #6
 8002b08:	f7ff ffae 	bl	8002a68 <delay_us>
			ADF_clear_Rx_flag();
 8002b0c:	f7fe fb30 	bl	8001170 <ADF_clear_Rx_flag>
			break;
 8002b10:	e045      	b.n	8002b9e <HAL_GPIO_EXTI_Callback+0x106>
			if(TALK_state){
 8002b12:	4b29      	ldr	r3, [pc, #164]	; (8002bb8 <HAL_GPIO_EXTI_Callback+0x120>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d038      	beq.n	8002b8c <HAL_GPIO_EXTI_Callback+0xf4>
				TALK_state = 0;
 8002b1a:	4b27      	ldr	r3, [pc, #156]	; (8002bb8 <HAL_GPIO_EXTI_Callback+0x120>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b20:	4826      	ldr	r0, [pc, #152]	; (8002bbc <HAL_GPIO_EXTI_Callback+0x124>)
 8002b22:	f009 fb48 	bl	800c1b6 <HAL_TIM_Base_Start_IT>
			break;
 8002b26:	e031      	b.n	8002b8c <HAL_GPIO_EXTI_Callback+0xf4>
			if(UP_state){
 8002b28:	4b25      	ldr	r3, [pc, #148]	; (8002bc0 <HAL_GPIO_EXTI_Callback+0x128>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d02f      	beq.n	8002b90 <HAL_GPIO_EXTI_Callback+0xf8>
				UP_state = 0;
 8002b30:	4b23      	ldr	r3, [pc, #140]	; (8002bc0 <HAL_GPIO_EXTI_Callback+0x128>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b36:	4821      	ldr	r0, [pc, #132]	; (8002bbc <HAL_GPIO_EXTI_Callback+0x124>)
 8002b38:	f009 fb3d 	bl	800c1b6 <HAL_TIM_Base_Start_IT>
			break;
 8002b3c:	e028      	b.n	8002b90 <HAL_GPIO_EXTI_Callback+0xf8>
			if(LEFT_state){
 8002b3e:	4b21      	ldr	r3, [pc, #132]	; (8002bc4 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d026      	beq.n	8002b94 <HAL_GPIO_EXTI_Callback+0xfc>
				LEFT_state = 0;
 8002b46:	4b1f      	ldr	r3, [pc, #124]	; (8002bc4 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b4c:	481b      	ldr	r0, [pc, #108]	; (8002bbc <HAL_GPIO_EXTI_Callback+0x124>)
 8002b4e:	f009 fb32 	bl	800c1b6 <HAL_TIM_Base_Start_IT>
			break;
 8002b52:	e01f      	b.n	8002b94 <HAL_GPIO_EXTI_Callback+0xfc>
			if(DOWN_state){
 8002b54:	4b1c      	ldr	r3, [pc, #112]	; (8002bc8 <HAL_GPIO_EXTI_Callback+0x130>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d01d      	beq.n	8002b98 <HAL_GPIO_EXTI_Callback+0x100>
				DOWN_state = 0;
 8002b5c:	4b1a      	ldr	r3, [pc, #104]	; (8002bc8 <HAL_GPIO_EXTI_Callback+0x130>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b62:	4816      	ldr	r0, [pc, #88]	; (8002bbc <HAL_GPIO_EXTI_Callback+0x124>)
 8002b64:	f009 fb27 	bl	800c1b6 <HAL_TIM_Base_Start_IT>
			break;
 8002b68:	e016      	b.n	8002b98 <HAL_GPIO_EXTI_Callback+0x100>
			if(POWER_state){
 8002b6a:	4b18      	ldr	r3, [pc, #96]	; (8002bcc <HAL_GPIO_EXTI_Callback+0x134>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d014      	beq.n	8002b9c <HAL_GPIO_EXTI_Callback+0x104>
				POWER_state = 0;
 8002b72:	4b16      	ldr	r3, [pc, #88]	; (8002bcc <HAL_GPIO_EXTI_Callback+0x134>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b78:	4810      	ldr	r0, [pc, #64]	; (8002bbc <HAL_GPIO_EXTI_Callback+0x124>)
 8002b7a:	f009 fb1c 	bl	800c1b6 <HAL_TIM_Base_Start_IT>
			break;
 8002b7e:	e00d      	b.n	8002b9c <HAL_GPIO_EXTI_Callback+0x104>
			LED_RGB_status(15,0,0);
 8002b80:	2200      	movs	r2, #0
 8002b82:	2100      	movs	r1, #0
 8002b84:	200f      	movs	r0, #15
 8002b86:	f000 fa69 	bl	800305c <LED_RGB_status>
			break;
 8002b8a:	e008      	b.n	8002b9e <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002b8c:	bf00      	nop
 8002b8e:	e006      	b.n	8002b9e <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002b90:	bf00      	nop
 8002b92:	e004      	b.n	8002b9e <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002b94:	bf00      	nop
 8002b96:	e002      	b.n	8002b9e <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002b98:	bf00      	nop
 8002b9a:	e000      	b.n	8002b9e <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002b9c:	bf00      	nop
}
 8002b9e:	bf00      	nop
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	2000026f 	.word	0x2000026f
 8002bac:	20000274 	.word	0x20000274
 8002bb0:	2000026e 	.word	0x2000026e
 8002bb4:	20000270 	.word	0x20000270
 8002bb8:	20000050 	.word	0x20000050
 8002bbc:	20000868 	.word	0x20000868
 8002bc0:	20000054 	.word	0x20000054
 8002bc4:	2000005c 	.word	0x2000005c
 8002bc8:	20000058 	.word	0x20000058
 8002bcc:	2000004c 	.word	0x2000004c

08002bd0 <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
	// Play audio samples on DAC
	if (htim->Instance == TIM2){
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002be0:	d101      	bne.n	8002be6 <HAL_TIM_PeriodElapsedCallback+0x16>
		playAudio();
 8002be2:	f000 fc97 	bl	8003514 <playAudio>
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a77      	ldr	r2, [pc, #476]	; (8002dc8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	f040 8086 	bne.w	8002cfe <HAL_TIM_PeriodElapsedCallback+0x12e>
		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 8002bf2:	2180      	movs	r1, #128	; 0x80
 8002bf4:	4875      	ldr	r0, [pc, #468]	; (8002dcc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002bf6:	f003 fd5b 	bl	80066b0 <HAL_GPIO_ReadPin>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d005      	beq.n	8002c0c <HAL_TIM_PeriodElapsedCallback+0x3c>

			//ADD FUNCTIONALITY

			POWER_state = 1;
 8002c00:	4b73      	ldr	r3, [pc, #460]	; (8002dd0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002c02:	2201      	movs	r2, #1
 8002c04:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002c06:	4873      	ldr	r0, [pc, #460]	; (8002dd4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002c08:	f009 faf9 	bl	800c1fe <HAL_TIM_Base_Stop_IT>

		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 8002c0c:	2140      	movs	r1, #64	; 0x40
 8002c0e:	486f      	ldr	r0, [pc, #444]	; (8002dcc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002c10:	f003 fd4e 	bl	80066b0 <HAL_GPIO_ReadPin>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d016      	beq.n	8002c48 <HAL_TIM_PeriodElapsedCallback+0x78>
			// Change mode
			if (settings_mode == 'R'){
 8002c1a:	4b6f      	ldr	r3, [pc, #444]	; (8002dd8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	2b52      	cmp	r3, #82	; 0x52
 8002c20:	d103      	bne.n	8002c2a <HAL_TIM_PeriodElapsedCallback+0x5a>
				settings_mode = 'T';
 8002c22:	4b6d      	ldr	r3, [pc, #436]	; (8002dd8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002c24:	2254      	movs	r2, #84	; 0x54
 8002c26:	701a      	strb	r2, [r3, #0]
 8002c28:	e006      	b.n	8002c38 <HAL_TIM_PeriodElapsedCallback+0x68>
			}
			else if (settings_mode == 'T'){
 8002c2a:	4b6b      	ldr	r3, [pc, #428]	; (8002dd8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	2b54      	cmp	r3, #84	; 0x54
 8002c30:	d102      	bne.n	8002c38 <HAL_TIM_PeriodElapsedCallback+0x68>
				settings_mode = 'R';
 8002c32:	4b69      	ldr	r3, [pc, #420]	; (8002dd8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002c34:	2252      	movs	r2, #82	; 0x52
 8002c36:	701a      	strb	r2, [r3, #0]
			}

			TALK_state = 1;
 8002c38:	4b68      	ldr	r3, [pc, #416]	; (8002ddc <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002c3e:	4865      	ldr	r0, [pc, #404]	; (8002dd4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002c40:	f009 fadd 	bl	800c1fe <HAL_TIM_Base_Stop_IT>

			// Initialize correct timers, components, interrupts for selected mode
			setup();
 8002c44:	f000 f980 	bl	8002f48 <setup>

		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 8002c48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c4c:	4864      	ldr	r0, [pc, #400]	; (8002de0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002c4e:	f003 fd2f 	bl	80066b0 <HAL_GPIO_ReadPin>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d028      	beq.n	8002caa <HAL_TIM_PeriodElapsedCallback+0xda>
			//Set High Gain Mode
			if(settings_mode == 'R'){
 8002c58:	4b5f      	ldr	r3, [pc, #380]	; (8002dd8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	2b52      	cmp	r3, #82	; 0x52
 8002c5e:	d11e      	bne.n	8002c9e <HAL_TIM_PeriodElapsedCallback+0xce>
				if (HGM){
 8002c60:	4b60      	ldr	r3, [pc, #384]	; (8002de4 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d00d      	beq.n	8002c84 <HAL_TIM_PeriodElapsedCallback+0xb4>
					LED_RGB_status(15, 0, 20);
 8002c68:	2214      	movs	r2, #20
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	200f      	movs	r0, #15
 8002c6e:	f000 f9f5 	bl	800305c <LED_RGB_status>
					HGM =0;
 8002c72:	4b5c      	ldr	r3, [pc, #368]	; (8002de4 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 8002c78:	2201      	movs	r2, #1
 8002c7a:	2102      	movs	r1, #2
 8002c7c:	485a      	ldr	r0, [pc, #360]	; (8002de8 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002c7e:	f003 fd2f 	bl	80066e0 <HAL_GPIO_WritePin>
 8002c82:	e00c      	b.n	8002c9e <HAL_TIM_PeriodElapsedCallback+0xce>
				}
				else{
					LED_RGB_status(0, 0, 10);
 8002c84:	220a      	movs	r2, #10
 8002c86:	2100      	movs	r1, #0
 8002c88:	2000      	movs	r0, #0
 8002c8a:	f000 f9e7 	bl	800305c <LED_RGB_status>
					HGM =1;
 8002c8e:	4b55      	ldr	r3, [pc, #340]	; (8002de4 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002c90:	2201      	movs	r2, #1
 8002c92:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 8002c94:	2200      	movs	r2, #0
 8002c96:	2102      	movs	r1, #2
 8002c98:	4853      	ldr	r0, [pc, #332]	; (8002de8 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002c9a:	f003 fd21 	bl	80066e0 <HAL_GPIO_WritePin>
				}
			}

			UP_state = 1;
 8002c9e:	4b53      	ldr	r3, [pc, #332]	; (8002dec <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002ca4:	484b      	ldr	r0, [pc, #300]	; (8002dd4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002ca6:	f009 faaa 	bl	800c1fe <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 8002caa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cae:	484c      	ldr	r0, [pc, #304]	; (8002de0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002cb0:	f003 fcfe 	bl	80066b0 <HAL_GPIO_ReadPin>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d005      	beq.n	8002cc6 <HAL_TIM_PeriodElapsedCallback+0xf6>

			//ADD FUNCTIONALITY

			// Debug

			DOWN_state = 1;
 8002cba:	4b4d      	ldr	r3, [pc, #308]	; (8002df0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002cc0:	4844      	ldr	r0, [pc, #272]	; (8002dd4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002cc2:	f009 fa9c 	bl	800c1fe <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 8002cc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002cca:	4845      	ldr	r0, [pc, #276]	; (8002de0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002ccc:	f003 fcf0 	bl	80066b0 <HAL_GPIO_ReadPin>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d005      	beq.n	8002ce2 <HAL_TIM_PeriodElapsedCallback+0x112>

			//ADD FUNCTIONALITY

			LEFT_state = 1;
 8002cd6:	4b47      	ldr	r3, [pc, #284]	; (8002df4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002cd8:	2201      	movs	r2, #1
 8002cda:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002cdc:	483d      	ldr	r0, [pc, #244]	; (8002dd4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002cde:	f009 fa8e 	bl	800c1fe <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 8002ce2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ce6:	483e      	ldr	r0, [pc, #248]	; (8002de0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002ce8:	f003 fce2 	bl	80066b0 <HAL_GPIO_ReadPin>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d005      	beq.n	8002cfe <HAL_TIM_PeriodElapsedCallback+0x12e>

			//ADD FUNCTIONALITY

			RIGHT_state = 1;
 8002cf2:	4b41      	ldr	r3, [pc, #260]	; (8002df8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002cf8:	4836      	ldr	r0, [pc, #216]	; (8002dd4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002cfa:	f009 fa80 	bl	800c1fe <HAL_TIM_Base_Stop_IT>


	}

	// Audio has vibrato :( [comment out TIM9 'T']
	if(htim->Instance == TIM9){
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a3e      	ldr	r2, [pc, #248]	; (8002dfc <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d15a      	bne.n	8002dbe <HAL_TIM_PeriodElapsedCallback+0x1ee>
		if(settings_mode == 'R'){
 8002d08:	4b33      	ldr	r3, [pc, #204]	; (8002dd8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	2b52      	cmp	r3, #82	; 0x52
 8002d0e:	d129      	bne.n	8002d64 <HAL_TIM_PeriodElapsedCallback+0x194>
			OLED_clear_screen();
 8002d10:	f7fe fbd2 	bl	80014b8 <OLED_clear_screen>
			OLED_print_status(settings_mode);
 8002d14:	4b30      	ldr	r3, [pc, #192]	; (8002dd8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7fe fc95 	bl	8001648 <OLED_print_status>
			OLED_print_variable("Packets R: ", packets_received, 5, 20);
 8002d1e:	4b38      	ldr	r3, [pc, #224]	; (8002e00 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8002d20:	881b      	ldrh	r3, [r3, #0]
 8002d22:	4619      	mov	r1, r3
 8002d24:	2314      	movs	r3, #20
 8002d26:	2205      	movs	r2, #5
 8002d28:	4836      	ldr	r0, [pc, #216]	; (8002e04 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8002d2a:	f7fe fbf3 	bl	8001514 <OLED_print_variable>
			OLED_print_variable("Packet/s:  ", packets_received-packets_received_prev, 5, 30);
 8002d2e:	4b34      	ldr	r3, [pc, #208]	; (8002e00 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8002d30:	881b      	ldrh	r3, [r3, #0]
 8002d32:	461a      	mov	r2, r3
 8002d34:	4b34      	ldr	r3, [pc, #208]	; (8002e08 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8002d36:	881b      	ldrh	r3, [r3, #0]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	231e      	movs	r3, #30
 8002d3e:	2205      	movs	r2, #5
 8002d40:	4832      	ldr	r0, [pc, #200]	; (8002e0c <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8002d42:	f7fe fbe7 	bl	8001514 <OLED_print_variable>
			OLED_print_variable("Packets T: ", packets_sent, 5, 40);
 8002d46:	4b32      	ldr	r3, [pc, #200]	; (8002e10 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	2328      	movs	r3, #40	; 0x28
 8002d4e:	2205      	movs	r2, #5
 8002d50:	4830      	ldr	r0, [pc, #192]	; (8002e14 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8002d52:	f7fe fbdf 	bl	8001514 <OLED_print_variable>
			OLED_update();
 8002d56:	f7fe fbb6 	bl	80014c6 <OLED_update>
			packets_received_prev = packets_received;
 8002d5a:	4b29      	ldr	r3, [pc, #164]	; (8002e00 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8002d5c:	881a      	ldrh	r2, [r3, #0]
 8002d5e:	4b2a      	ldr	r3, [pc, #168]	; (8002e08 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8002d60:	801a      	strh	r2, [r3, #0]
			OLED_print_variable("Packets R: ", packets_received, 5, 40);
			OLED_update();
			packets_sent_prev = packets_sent;
		}
	}
}
 8002d62:	e02c      	b.n	8002dbe <HAL_TIM_PeriodElapsedCallback+0x1ee>
		else if(settings_mode == 'T'){
 8002d64:	4b1c      	ldr	r3, [pc, #112]	; (8002dd8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	2b54      	cmp	r3, #84	; 0x54
 8002d6a:	d128      	bne.n	8002dbe <HAL_TIM_PeriodElapsedCallback+0x1ee>
			OLED_clear_screen();
 8002d6c:	f7fe fba4 	bl	80014b8 <OLED_clear_screen>
			OLED_print_status(settings_mode);
 8002d70:	4b19      	ldr	r3, [pc, #100]	; (8002dd8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7fe fc67 	bl	8001648 <OLED_print_status>
			OLED_print_variable("Packets T: ", packets_sent, 5, 20);
 8002d7a:	4b25      	ldr	r3, [pc, #148]	; (8002e10 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8002d7c:	881b      	ldrh	r3, [r3, #0]
 8002d7e:	4619      	mov	r1, r3
 8002d80:	2314      	movs	r3, #20
 8002d82:	2205      	movs	r2, #5
 8002d84:	4823      	ldr	r0, [pc, #140]	; (8002e14 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8002d86:	f7fe fbc5 	bl	8001514 <OLED_print_variable>
			OLED_print_variable("Packet/s:  ", packets_sent-packets_sent_prev, 5, 30);
 8002d8a:	4b21      	ldr	r3, [pc, #132]	; (8002e10 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8002d8c:	881b      	ldrh	r3, [r3, #0]
 8002d8e:	461a      	mov	r2, r3
 8002d90:	4b21      	ldr	r3, [pc, #132]	; (8002e18 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	4619      	mov	r1, r3
 8002d98:	231e      	movs	r3, #30
 8002d9a:	2205      	movs	r2, #5
 8002d9c:	481b      	ldr	r0, [pc, #108]	; (8002e0c <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8002d9e:	f7fe fbb9 	bl	8001514 <OLED_print_variable>
			OLED_print_variable("Packets R: ", packets_received, 5, 40);
 8002da2:	4b17      	ldr	r3, [pc, #92]	; (8002e00 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8002da4:	881b      	ldrh	r3, [r3, #0]
 8002da6:	4619      	mov	r1, r3
 8002da8:	2328      	movs	r3, #40	; 0x28
 8002daa:	2205      	movs	r2, #5
 8002dac:	4815      	ldr	r0, [pc, #84]	; (8002e04 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8002dae:	f7fe fbb1 	bl	8001514 <OLED_print_variable>
			OLED_update();
 8002db2:	f7fe fb88 	bl	80014c6 <OLED_update>
			packets_sent_prev = packets_sent;
 8002db6:	4b16      	ldr	r3, [pc, #88]	; (8002e10 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8002db8:	881a      	ldrh	r2, [r3, #0]
 8002dba:	4b17      	ldr	r3, [pc, #92]	; (8002e18 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8002dbc:	801a      	strh	r2, [r3, #0]
}
 8002dbe:	bf00      	nop
 8002dc0:	3708      	adds	r7, #8
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	40014800 	.word	0x40014800
 8002dcc:	40020800 	.word	0x40020800
 8002dd0:	2000004c 	.word	0x2000004c
 8002dd4:	20000868 	.word	0x20000868
 8002dd8:	20000038 	.word	0x20000038
 8002ddc:	20000050 	.word	0x20000050
 8002de0:	40020400 	.word	0x40020400
 8002de4:	2000026c 	.word	0x2000026c
 8002de8:	40020000 	.word	0x40020000
 8002dec:	20000054 	.word	0x20000054
 8002df0:	20000058 	.word	0x20000058
 8002df4:	2000005c 	.word	0x2000005c
 8002df8:	20000060 	.word	0x20000060
 8002dfc:	40014000 	.word	0x40014000
 8002e00:	20000270 	.word	0x20000270
 8002e04:	08012854 	.word	0x08012854
 8002e08:	20000272 	.word	0x20000272
 8002e0c:	08012860 	.word	0x08012860
 8002e10:	20000274 	.word	0x20000274
 8002e14:	0801286c 	.word	0x0801286c
 8002e18:	20000276 	.word	0x20000276

08002e1c <HAL_ADC_ConvCpltCallback>:


/* Callback ADC conversion */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(&hadc1);
	circular_buf_put_overwrite(audio_buffer_handle_t, adc_value);
	*/

	// ADC running at 16 kHz (TIM5: (2625-1)), with sample averaging to 8 kHz to improve SNR
	if(adc_counter%2){
 8002e24:	4b1c      	ldr	r3, [pc, #112]	; (8002e98 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d00c      	beq.n	8002e4a <HAL_ADC_ConvCpltCallback+0x2e>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8002e30:	481a      	ldr	r0, [pc, #104]	; (8002e9c <HAL_ADC_ConvCpltCallback+0x80>)
 8002e32:	f001 ff5b 	bl	8004cec <HAL_ADC_GetValue>
 8002e36:	4603      	mov	r3, r0
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	4b19      	ldr	r3, [pc, #100]	; (8002ea0 <HAL_ADC_ConvCpltCallback+0x84>)
 8002e3c:	701a      	strb	r2, [r3, #0]
		adc_counter++;
 8002e3e:	4b16      	ldr	r3, [pc, #88]	; (8002e98 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	3301      	adds	r3, #1
 8002e44:	4a14      	ldr	r2, [pc, #80]	; (8002e98 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002e46:	6013      	str	r3, [r2, #0]
		adc_value_downsampled /= 2;
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
		adc_counter++;
	}

}
 8002e48:	e022      	b.n	8002e90 <HAL_ADC_ConvCpltCallback+0x74>
		adc_value_downsampled = HAL_ADC_GetValue(&hadc1);
 8002e4a:	4814      	ldr	r0, [pc, #80]	; (8002e9c <HAL_ADC_ConvCpltCallback+0x80>)
 8002e4c:	f001 ff4e 	bl	8004cec <HAL_ADC_GetValue>
 8002e50:	4603      	mov	r3, r0
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	4b13      	ldr	r3, [pc, #76]	; (8002ea4 <HAL_ADC_ConvCpltCallback+0x88>)
 8002e56:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled += adc_value;
 8002e58:	4b11      	ldr	r3, [pc, #68]	; (8002ea0 <HAL_ADC_ConvCpltCallback+0x84>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	4b11      	ldr	r3, [pc, #68]	; (8002ea4 <HAL_ADC_ConvCpltCallback+0x88>)
 8002e60:	881b      	ldrh	r3, [r3, #0]
 8002e62:	4413      	add	r3, r2
 8002e64:	b29a      	uxth	r2, r3
 8002e66:	4b0f      	ldr	r3, [pc, #60]	; (8002ea4 <HAL_ADC_ConvCpltCallback+0x88>)
 8002e68:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled /= 2;
 8002e6a:	4b0e      	ldr	r3, [pc, #56]	; (8002ea4 <HAL_ADC_ConvCpltCallback+0x88>)
 8002e6c:	881b      	ldrh	r3, [r3, #0]
 8002e6e:	085b      	lsrs	r3, r3, #1
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	4b0c      	ldr	r3, [pc, #48]	; (8002ea4 <HAL_ADC_ConvCpltCallback+0x88>)
 8002e74:	801a      	strh	r2, [r3, #0]
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
 8002e76:	4b0c      	ldr	r3, [pc, #48]	; (8002ea8 <HAL_ADC_ConvCpltCallback+0x8c>)
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	4b0a      	ldr	r3, [pc, #40]	; (8002ea4 <HAL_ADC_ConvCpltCallback+0x88>)
 8002e7c:	881b      	ldrh	r3, [r3, #0]
 8002e7e:	4619      	mov	r1, r3
 8002e80:	4610      	mov	r0, r2
 8002e82:	f7fe fa87 	bl	8001394 <circular_buf_put_overwrite>
		adc_counter++;
 8002e86:	4b04      	ldr	r3, [pc, #16]	; (8002e98 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	4a02      	ldr	r2, [pc, #8]	; (8002e98 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002e8e:	6013      	str	r3, [r2, #0]
}
 8002e90:	bf00      	nop
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	2000027c 	.word	0x2000027c
 8002e9c:	2000081c 	.word	0x2000081c
 8002ea0:	20000278 	.word	0x20000278
 8002ea4:	2000027a 	.word	0x2000027a
 8002ea8:	20000754 	.word	0x20000754

08002eac <startup>:


void startup(void){
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8002eb2:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002eb6:	f006 fecd 	bl	8009c54 <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002eba:	4b1f      	ldr	r3, [pc, #124]	; (8002f38 <startup+0x8c>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a1e      	ldr	r2, [pc, #120]	; (8002f38 <startup+0x8c>)
 8002ec0:	f043 0304 	orr.w	r3, r3, #4
 8002ec4:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8002ec6:	4b1c      	ldr	r3, [pc, #112]	; (8002f38 <startup+0x8c>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a1b      	ldr	r2, [pc, #108]	; (8002f38 <startup+0x8c>)
 8002ecc:	f043 0308 	orr.w	r3, r3, #8
 8002ed0:	6013      	str	r3, [r2, #0]

	OLED_init();
 8002ed2:	f7fe faeb 	bl	80014ac <OLED_init>
	OLED_print_credits();
 8002ed6:	f7fe fb5d 	bl	8001594 <OLED_print_credits>
	OLED_print_status(settings_mode);
 8002eda:	4b18      	ldr	r3, [pc, #96]	; (8002f3c <startup+0x90>)
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7fe fbb2 	bl	8001648 <OLED_print_status>
	OLED_update();
 8002ee4:	f7fe faef 	bl	80014c6 <OLED_update>
	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 8002ee8:	4b15      	ldr	r3, [pc, #84]	; (8002f40 <startup+0x94>)
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7fd ff36 	bl	8000d5c <ADF_Init>


	HAL_Delay(1000);
 8002ef0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ef4:	f001 fc46 	bl	8004784 <HAL_Delay>
	//OLED_clear_screen();
	ssh1106_Fill(Black);
 8002ef8:	2000      	movs	r0, #0
 8002efa:	f000 fc55 	bl	80037a8 <ssh1106_Fill>
	ssh1106_UpdateScreen();
 8002efe:	f000 fc75 	bl	80037ec <ssh1106_UpdateScreen>

	ADF_set_turnaround_Tx_Rx();
 8002f02:	f7fe f88b 	bl	800101c <ADF_set_turnaround_Tx_Rx>

	// Make audio buffer for 400 8-bit samples
	uint16_t buffer_size = 400;
 8002f06:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002f0a:	80fb      	strh	r3, [r7, #6]
	uint16_t *buffer = malloc(buffer_size * sizeof(uint16_t));
 8002f0c:	88fb      	ldrh	r3, [r7, #6]
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	4618      	mov	r0, r3
 8002f12:	f00e fad1 	bl	80114b8 <malloc>
 8002f16:	4603      	mov	r3, r0
 8002f18:	603b      	str	r3, [r7, #0]
	audio_buffer_handle_t = circular_buf_init(buffer, buffer_size);
 8002f1a:	88fb      	ldrh	r3, [r7, #6]
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	6838      	ldr	r0, [r7, #0]
 8002f20:	f7fe f99c 	bl	800125c <circular_buf_init>
 8002f24:	4602      	mov	r2, r0
 8002f26:	4b07      	ldr	r3, [pc, #28]	; (8002f44 <startup+0x98>)
 8002f28:	601a      	str	r2, [r3, #0]

	// Setup for MCU
	setup();
 8002f2a:	f000 f80d 	bl	8002f48 <setup>

}
 8002f2e:	bf00      	nop
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	40007000 	.word	0x40007000
 8002f3c:	20000038 	.word	0x20000038
 8002f40:	0003bd08 	.word	0x0003bd08
 8002f44:	20000754 	.word	0x20000754

08002f48 <setup>:


/* ---Called upon startup or talk-button press--- */
void setup(){
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
	// Reset buffer
	circular_buf_reset(audio_buffer_handle_t);
 8002f4c:	4b2c      	ldr	r3, [pc, #176]	; (8003000 <setup+0xb8>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7fe f9c7 	bl	80012e4 <circular_buf_reset>

	switch(settings_mode){
 8002f56:	4b2b      	ldr	r3, [pc, #172]	; (8003004 <setup+0xbc>)
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	2b52      	cmp	r3, #82	; 0x52
 8002f5c:	d027      	beq.n	8002fae <setup+0x66>
 8002f5e:	2b54      	cmp	r3, #84	; 0x54
 8002f60:	d000      	beq.n	8002f64 <setup+0x1c>
			//while(ADF_RC_READY()==0); //blijft soms hangen als RC niet ready komt
			ADF_set_Rx_mode(); //werkte 21/03
			break;
	}

}
 8002f62:	e04b      	b.n	8002ffc <setup+0xb4>
			LED_RGB_status(0, 10, 0);
 8002f64:	2200      	movs	r2, #0
 8002f66:	210a      	movs	r1, #10
 8002f68:	2000      	movs	r0, #0
 8002f6a:	f000 f877 	bl	800305c <LED_RGB_status>
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8002f6e:	2100      	movs	r1, #0
 8002f70:	4825      	ldr	r0, [pc, #148]	; (8003008 <setup+0xc0>)
 8002f72:	f003 f8e7 	bl	8006144 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 8002f76:	4825      	ldr	r0, [pc, #148]	; (800300c <setup+0xc4>)
 8002f78:	f009 f941 	bl	800c1fe <HAL_TIM_Base_Stop_IT>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	2101      	movs	r1, #1
 8002f80:	4823      	ldr	r0, [pc, #140]	; (8003010 <setup+0xc8>)
 8002f82:	f003 fbad 	bl	80066e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_SET);
 8002f86:	2201      	movs	r2, #1
 8002f88:	2102      	movs	r1, #2
 8002f8a:	4821      	ldr	r0, [pc, #132]	; (8003010 <setup+0xc8>)
 8002f8c:	f003 fba8 	bl	80066e0 <HAL_GPIO_WritePin>
			HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 8002f90:	2100      	movs	r1, #0
 8002f92:	4820      	ldr	r0, [pc, #128]	; (8003014 <setup+0xcc>)
 8002f94:	f009 f994 	bl	800c2c0 <HAL_TIM_OC_Start>
			HAL_ADC_Start_IT(&hadc1);
 8002f98:	481f      	ldr	r0, [pc, #124]	; (8003018 <setup+0xd0>)
 8002f9a:	f001 fc59 	bl	8004850 <HAL_ADC_Start_IT>
			OLED_print_status(settings_mode);
 8002f9e:	4b19      	ldr	r3, [pc, #100]	; (8003004 <setup+0xbc>)
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7fe fb50 	bl	8001648 <OLED_print_status>
			OLED_update();
 8002fa8:	f7fe fa8d 	bl	80014c6 <OLED_update>
			break;
 8002fac:	e026      	b.n	8002ffc <setup+0xb4>
			LED_RGB_status(0, 0, 10);
 8002fae:	220a      	movs	r2, #10
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	2000      	movs	r0, #0
 8002fb4:	f000 f852 	bl	800305c <LED_RGB_status>
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 8002fb8:	2100      	movs	r1, #0
 8002fba:	4816      	ldr	r0, [pc, #88]	; (8003014 <setup+0xcc>)
 8002fbc:	f009 f9be 	bl	800c33c <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 8002fc0:	4815      	ldr	r0, [pc, #84]	; (8003018 <setup+0xd0>)
 8002fc2:	f001 fd15 	bl	80049f0 <HAL_ADC_Stop_IT>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	2102      	movs	r1, #2
 8002fca:	4811      	ldr	r0, [pc, #68]	; (8003010 <setup+0xc8>)
 8002fcc:	f003 fb88 	bl	80066e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_SET);
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	480e      	ldr	r0, [pc, #56]	; (8003010 <setup+0xc8>)
 8002fd6:	f003 fb83 	bl	80066e0 <HAL_GPIO_WritePin>
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8002fda:	2100      	movs	r1, #0
 8002fdc:	480a      	ldr	r0, [pc, #40]	; (8003008 <setup+0xc0>)
 8002fde:	f003 f84b 	bl	8006078 <HAL_DAC_Start>
			HAL_TIM_Base_Start_IT(&htim2);
 8002fe2:	480a      	ldr	r0, [pc, #40]	; (800300c <setup+0xc4>)
 8002fe4:	f009 f8e7 	bl	800c1b6 <HAL_TIM_Base_Start_IT>
			OLED_print_status(settings_mode);
 8002fe8:	4b06      	ldr	r3, [pc, #24]	; (8003004 <setup+0xbc>)
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7fe fb2b 	bl	8001648 <OLED_print_status>
			OLED_update();
 8002ff2:	f7fe fa68 	bl	80014c6 <OLED_update>
			ADF_set_Rx_mode(); //werkte 21/03
 8002ff6:	f7fe f875 	bl	80010e4 <ADF_set_Rx_mode>
			break;
 8002ffa:	bf00      	nop
}
 8002ffc:	bf00      	nop
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	20000754 	.word	0x20000754
 8003004:	20000038 	.word	0x20000038
 8003008:	200008a8 	.word	0x200008a8
 800300c:	20000a20 	.word	0x20000a20
 8003010:	40020800 	.word	0x40020800
 8003014:	2000075c 	.word	0x2000075c
 8003018:	2000081c 	.word	0x2000081c

0800301c <digipotInit>:

void digipotInit(uint8_t volume){
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	4603      	mov	r3, r0
 8003024:	71fb      	strb	r3, [r7, #7]
	uint8_t value[1];
	value[0]= volume;
 8003026:	79fb      	ldrb	r3, [r7, #7]
 8003028:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_RESET);
 800302a:	2200      	movs	r2, #0
 800302c:	2104      	movs	r1, #4
 800302e:	4809      	ldr	r0, [pc, #36]	; (8003054 <digipotInit+0x38>)
 8003030:	f003 fb56 	bl	80066e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, value, 1, 50);
 8003034:	f107 010c 	add.w	r1, r7, #12
 8003038:	2332      	movs	r3, #50	; 0x32
 800303a:	2201      	movs	r2, #1
 800303c:	4806      	ldr	r0, [pc, #24]	; (8003058 <digipotInit+0x3c>)
 800303e:	f007 fe2e 	bl	800ac9e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_SET);
 8003042:	2201      	movs	r2, #1
 8003044:	2104      	movs	r1, #4
 8003046:	4803      	ldr	r0, [pc, #12]	; (8003054 <digipotInit+0x38>)
 8003048:	f003 fb4a 	bl	80066e0 <HAL_GPIO_WritePin>
}
 800304c:	bf00      	nop
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	40020800 	.word	0x40020800
 8003058:	200006a4 	.word	0x200006a4

0800305c <LED_RGB_status>:


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	80fb      	strh	r3, [r7, #6]
 8003066:	460b      	mov	r3, r1
 8003068:	80bb      	strh	r3, [r7, #4]
 800306a:	4613      	mov	r3, r2
 800306c:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 800306e:	88fb      	ldrh	r3, [r7, #6]
 8003070:	2b14      	cmp	r3, #20
 8003072:	d901      	bls.n	8003078 <LED_RGB_status+0x1c>
		red = 20;
 8003074:	2314      	movs	r3, #20
 8003076:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 8003078:	88bb      	ldrh	r3, [r7, #4]
 800307a:	2b1e      	cmp	r3, #30
 800307c:	d901      	bls.n	8003082 <LED_RGB_status+0x26>
		green = 30;
 800307e:	231e      	movs	r3, #30
 8003080:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 8003082:	887b      	ldrh	r3, [r7, #2]
 8003084:	2b23      	cmp	r3, #35	; 0x23
 8003086:	d901      	bls.n	800308c <LED_RGB_status+0x30>
		blue = 35;
 8003088:	2323      	movs	r3, #35	; 0x23
 800308a:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 800308c:	4b08      	ldr	r3, [pc, #32]	; (80030b0 <LED_RGB_status+0x54>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	88fa      	ldrh	r2, [r7, #6]
 8003092:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 8003094:	4b07      	ldr	r3, [pc, #28]	; (80030b4 <LED_RGB_status+0x58>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	88ba      	ldrh	r2, [r7, #4]
 800309a:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 800309c:	4b05      	ldr	r3, [pc, #20]	; (80030b4 <LED_RGB_status+0x58>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	887a      	ldrh	r2, [r7, #2]
 80030a2:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	20000910 	.word	0x20000910
 80030b4:	2000079c 	.word	0x2000079c

080030b8 <transmitAudioPacket>:

	// Wait for SPI to finish
	while (ADF_SPI_READY() == 0);
}

void transmitAudioPacket(void){
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af02      	add	r7, sp, #8
	uint8_t packet_type;
	uint8_t cbuf_ret = 0;
 80030be:	2300      	movs	r3, #0
 80030c0:	72fb      	strb	r3, [r7, #11]

	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5 + settings_audiosamples_length;
 80030c2:	2335      	movs	r3, #53	; 0x35
 80030c4:	72bb      	strb	r3, [r7, #10]

	if(settings_encryption){
 80030c6:	4b39      	ldr	r3, [pc, #228]	; (80031ac <transmitAudioPacket+0xf4>)
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d002      	beq.n	80030d4 <transmitAudioPacket+0x1c>
		packet_type = packet_type_audio_encrypted;
 80030ce:	23ff      	movs	r3, #255	; 0xff
 80030d0:	73fb      	strb	r3, [r7, #15]
 80030d2:	e001      	b.n	80030d8 <transmitAudioPacket+0x20>
	}
	else{
		packet_type = packet_type_audio;
 80030d4:	23fe      	movs	r3, #254	; 0xfe
 80030d6:	73fb      	strb	r3, [r7, #15]
	}

	// SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type, dest_ID = 0xFF, source_ID};
 80030d8:	2310      	movs	r3, #16
 80030da:	713b      	strb	r3, [r7, #4]
 80030dc:	7abb      	ldrb	r3, [r7, #10]
 80030de:	717b      	strb	r3, [r7, #5]
 80030e0:	7bfb      	ldrb	r3, [r7, #15]
 80030e2:	71bb      	strb	r3, [r7, #6]
 80030e4:	4b32      	ldr	r3, [pc, #200]	; (80031b0 <transmitAudioPacket+0xf8>)
 80030e6:	22ff      	movs	r2, #255	; 0xff
 80030e8:	701a      	strb	r2, [r3, #0]
 80030ea:	4b31      	ldr	r3, [pc, #196]	; (80031b0 <transmitAudioPacket+0xf8>)
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	71fb      	strb	r3, [r7, #7]
 80030f0:	2301      	movs	r3, #1
 80030f2:	723b      	strb	r3, [r7, #8]

	// Read samples from audio buffer
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80030f4:	2300      	movs	r3, #0
 80030f6:	73bb      	strb	r3, [r7, #14]
 80030f8:	e00c      	b.n	8003114 <transmitAudioPacket+0x5c>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &samples[i]);
 80030fa:	4b2e      	ldr	r3, [pc, #184]	; (80031b4 <transmitAudioPacket+0xfc>)
 80030fc:	6818      	ldr	r0, [r3, #0]
 80030fe:	7bbb      	ldrb	r3, [r7, #14]
 8003100:	4a2d      	ldr	r2, [pc, #180]	; (80031b8 <transmitAudioPacket+0x100>)
 8003102:	4413      	add	r3, r2
 8003104:	4619      	mov	r1, r3
 8003106:	f7fe f96d 	bl	80013e4 <circular_buf_get>
 800310a:	4603      	mov	r3, r0
 800310c:	72fb      	strb	r3, [r7, #11]
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 800310e:	7bbb      	ldrb	r3, [r7, #14]
 8003110:	3301      	adds	r3, #1
 8003112:	73bb      	strb	r3, [r7, #14]
 8003114:	7bbb      	ldrb	r3, [r7, #14]
 8003116:	2b2f      	cmp	r3, #47	; 0x2f
 8003118:	d9ef      	bls.n	80030fa <transmitAudioPacket+0x42>
	}

	// Encryption
	if(settings_encryption){
 800311a:	4b24      	ldr	r3, [pc, #144]	; (80031ac <transmitAudioPacket+0xf4>)
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d007      	beq.n	8003132 <transmitAudioPacket+0x7a>
		HAL_CRYP_Encrypt(&hcryp, samples, settings_audiosamples_length, data, 50); //blocking
 8003122:	2332      	movs	r3, #50	; 0x32
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	4b25      	ldr	r3, [pc, #148]	; (80031bc <transmitAudioPacket+0x104>)
 8003128:	2230      	movs	r2, #48	; 0x30
 800312a:	4923      	ldr	r1, [pc, #140]	; (80031b8 <transmitAudioPacket+0x100>)
 800312c:	4824      	ldr	r0, [pc, #144]	; (80031c0 <transmitAudioPacket+0x108>)
 800312e:	f002 f971 	bl	8005414 <HAL_CRYP_Encrypt>
	}

	// ---Write data to packet RAM---
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003132:	2200      	movs	r2, #0
 8003134:	2104      	movs	r1, #4
 8003136:	4823      	ldr	r0, [pc, #140]	; (80031c4 <transmitAudioPacket+0x10c>)
 8003138:	f003 fad2 	bl	80066e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 800313c:	1d3b      	adds	r3, r7, #4
 800313e:	2205      	movs	r2, #5
 8003140:	4619      	mov	r1, r3
 8003142:	4821      	ldr	r0, [pc, #132]	; (80031c8 <transmitAudioPacket+0x110>)
 8003144:	f008 f98a 	bl	800b45c <HAL_SPI_Transmit_IT>

	if(settings_encryption){
 8003148:	4b18      	ldr	r3, [pc, #96]	; (80031ac <transmitAudioPacket+0xf4>)
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d011      	beq.n	8003174 <transmitAudioPacket+0xbc>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003150:	2300      	movs	r3, #0
 8003152:	737b      	strb	r3, [r7, #13]
 8003154:	e00a      	b.n	800316c <transmitAudioPacket+0xb4>
			HAL_SPI_Transmit_IT(&hspi1, &data[i], 1);
 8003156:	7b7b      	ldrb	r3, [r7, #13]
 8003158:	4a18      	ldr	r2, [pc, #96]	; (80031bc <transmitAudioPacket+0x104>)
 800315a:	4413      	add	r3, r2
 800315c:	2201      	movs	r2, #1
 800315e:	4619      	mov	r1, r3
 8003160:	4819      	ldr	r0, [pc, #100]	; (80031c8 <transmitAudioPacket+0x110>)
 8003162:	f008 f97b 	bl	800b45c <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003166:	7b7b      	ldrb	r3, [r7, #13]
 8003168:	3301      	adds	r3, #1
 800316a:	737b      	strb	r3, [r7, #13]
 800316c:	7b7b      	ldrb	r3, [r7, #13]
 800316e:	2b2f      	cmp	r3, #47	; 0x2f
 8003170:	d9f1      	bls.n	8003156 <transmitAudioPacket+0x9e>
 8003172:	e010      	b.n	8003196 <transmitAudioPacket+0xde>
		}
	}
	else{
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003174:	2300      	movs	r3, #0
 8003176:	733b      	strb	r3, [r7, #12]
 8003178:	e00a      	b.n	8003190 <transmitAudioPacket+0xd8>
			HAL_SPI_Transmit_IT(&hspi1, &samples[i], 1);
 800317a:	7b3b      	ldrb	r3, [r7, #12]
 800317c:	4a0e      	ldr	r2, [pc, #56]	; (80031b8 <transmitAudioPacket+0x100>)
 800317e:	4413      	add	r3, r2
 8003180:	2201      	movs	r2, #1
 8003182:	4619      	mov	r1, r3
 8003184:	4810      	ldr	r0, [pc, #64]	; (80031c8 <transmitAudioPacket+0x110>)
 8003186:	f008 f969 	bl	800b45c <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 800318a:	7b3b      	ldrb	r3, [r7, #12]
 800318c:	3301      	adds	r3, #1
 800318e:	733b      	strb	r3, [r7, #12]
 8003190:	7b3b      	ldrb	r3, [r7, #12]
 8003192:	2b2f      	cmp	r3, #47	; 0x2f
 8003194:	d9f1      	bls.n	800317a <transmitAudioPacket+0xc2>
		}
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003196:	2201      	movs	r2, #1
 8003198:	2104      	movs	r1, #4
 800319a:	480a      	ldr	r0, [pc, #40]	; (80031c4 <transmitAudioPacket+0x10c>)
 800319c:	f003 faa0 	bl	80066e0 <HAL_GPIO_WritePin>

	// Transmit packet
	ADF_set_Tx_mode();
 80031a0:	f7fd ff82 	bl	80010a8 <ADF_set_Tx_mode>

}
 80031a4:	bf00      	nop
 80031a6:	3710      	adds	r7, #16
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	2000003a 	.word	0x2000003a
 80031b0:	20000048 	.word	0x20000048
 80031b4:	20000754 	.word	0x20000754
 80031b8:	20000998 	.word	0x20000998
 80031bc:	200008e0 	.word	0x200008e0
 80031c0:	20000aa8 	.word	0x20000aa8
 80031c4:	40020000 	.word	0x40020000
 80031c8:	200009c8 	.word	0x200009c8

080031cc <readPacket>:

void readPacket(void){
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
	// SPI_PKT_RD and SPI_NOP command
	uint8_t SPI_commands[] = {0x30, 0xff};
 80031d2:	4b49      	ldr	r3, [pc, #292]	; (80032f8 <readPacket+0x12c>)
 80031d4:	881b      	ldrh	r3, [r3, #0]
 80031d6:	80bb      	strh	r3, [r7, #4]

	while (ADF_SPI_READY() == 0);
 80031d8:	bf00      	nop
 80031da:	f7fd ffa1 	bl	8001120 <ADF_SPI_READY>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d0fa      	beq.n	80031da <readPacket+0xe>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80031e4:	2200      	movs	r2, #0
 80031e6:	2104      	movs	r1, #4
 80031e8:	4844      	ldr	r0, [pc, #272]	; (80032fc <readPacket+0x130>)
 80031ea:	f003 fa79 	bl	80066e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, SPI_commands, 2);
 80031ee:	1d3b      	adds	r3, r7, #4
 80031f0:	2202      	movs	r2, #2
 80031f2:	4619      	mov	r1, r3
 80031f4:	4842      	ldr	r0, [pc, #264]	; (8003300 <readPacket+0x134>)
 80031f6:	f008 f931 	bl	800b45c <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_length, 1);
 80031fa:	2201      	movs	r2, #1
 80031fc:	4941      	ldr	r1, [pc, #260]	; (8003304 <readPacket+0x138>)
 80031fe:	4840      	ldr	r0, [pc, #256]	; (8003300 <readPacket+0x134>)
 8003200:	f008 f9ae 	bl	800b560 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_type, 1);
 8003204:	2201      	movs	r2, #1
 8003206:	4940      	ldr	r1, [pc, #256]	; (8003308 <readPacket+0x13c>)
 8003208:	483d      	ldr	r0, [pc, #244]	; (8003300 <readPacket+0x134>)
 800320a:	f008 f9a9 	bl	800b560 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_to_ID, 1);
 800320e:	2201      	movs	r2, #1
 8003210:	493e      	ldr	r1, [pc, #248]	; (800330c <readPacket+0x140>)
 8003212:	483b      	ldr	r0, [pc, #236]	; (8003300 <readPacket+0x134>)
 8003214:	f008 f9a4 	bl	800b560 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_from_ID, 1);
 8003218:	2201      	movs	r2, #1
 800321a:	493d      	ldr	r1, [pc, #244]	; (8003310 <readPacket+0x144>)
 800321c:	4838      	ldr	r0, [pc, #224]	; (8003300 <readPacket+0x134>)
 800321e:	f008 f99f 	bl	800b560 <HAL_SPI_Receive_IT>

	if(Rx_to_ID == broadcast_ID){
 8003222:	4b3a      	ldr	r3, [pc, #232]	; (800330c <readPacket+0x140>)
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	22ff      	movs	r2, #255	; 0xff
 8003228:	4293      	cmp	r3, r2
 800322a:	d125      	bne.n	8003278 <readPacket+0xac>
		if(Rx_packet_type == packet_type_audio_encrypted || Rx_packet_type == packet_type_audio){
 800322c:	4b36      	ldr	r3, [pc, #216]	; (8003308 <readPacket+0x13c>)
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	22ff      	movs	r2, #255	; 0xff
 8003232:	4293      	cmp	r3, r2
 8003234:	d004      	beq.n	8003240 <readPacket+0x74>
 8003236:	4b34      	ldr	r3, [pc, #208]	; (8003308 <readPacket+0x13c>)
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	22fe      	movs	r2, #254	; 0xfe
 800323c:	4293      	cmp	r3, r2
 800323e:	d152      	bne.n	80032e6 <readPacket+0x11a>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003240:	2300      	movs	r3, #0
 8003242:	71fb      	strb	r3, [r7, #7]
 8003244:	e00a      	b.n	800325c <readPacket+0x90>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 8003246:	79fb      	ldrb	r3, [r7, #7]
 8003248:	4a32      	ldr	r2, [pc, #200]	; (8003314 <readPacket+0x148>)
 800324a:	4413      	add	r3, r2
 800324c:	2201      	movs	r2, #1
 800324e:	4619      	mov	r1, r3
 8003250:	482b      	ldr	r0, [pc, #172]	; (8003300 <readPacket+0x134>)
 8003252:	f008 f985 	bl	800b560 <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	3301      	adds	r3, #1
 800325a:	71fb      	strb	r3, [r7, #7]
 800325c:	79fb      	ldrb	r3, [r7, #7]
 800325e:	2b2f      	cmp	r3, #47	; 0x2f
 8003260:	d9f1      	bls.n	8003246 <readPacket+0x7a>
			}

			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003262:	2201      	movs	r2, #1
 8003264:	492c      	ldr	r1, [pc, #176]	; (8003318 <readPacket+0x14c>)
 8003266:	4826      	ldr	r0, [pc, #152]	; (8003300 <readPacket+0x134>)
 8003268:	f008 f97a 	bl	800b560 <HAL_SPI_Receive_IT>
			HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800326c:	2201      	movs	r2, #1
 800326e:	2104      	movs	r1, #4
 8003270:	4822      	ldr	r0, [pc, #136]	; (80032fc <readPacket+0x130>)
 8003272:	f003 fa35 	bl	80066e0 <HAL_GPIO_WritePin>
 8003276:	e036      	b.n	80032e6 <readPacket+0x11a>
		}
	}
	else if (Rx_to_ID == source_ID){
 8003278:	4b24      	ldr	r3, [pc, #144]	; (800330c <readPacket+0x140>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2201      	movs	r2, #1
 800327e:	4293      	cmp	r3, r2
 8003280:	d131      	bne.n	80032e6 <readPacket+0x11a>
		// Reply from audio packet
		if(Rx_packet_type == packet_type_reply){
 8003282:	4b21      	ldr	r3, [pc, #132]	; (8003308 <readPacket+0x13c>)
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	220f      	movs	r2, #15
 8003288:	4293      	cmp	r3, r2
 800328a:	d111      	bne.n	80032b0 <readPacket+0xe4>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 800328c:	2300      	movs	r3, #0
 800328e:	71bb      	strb	r3, [r7, #6]
 8003290:	e00a      	b.n	80032a8 <readPacket+0xdc>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 8003292:	79bb      	ldrb	r3, [r7, #6]
 8003294:	4a1f      	ldr	r2, [pc, #124]	; (8003314 <readPacket+0x148>)
 8003296:	4413      	add	r3, r2
 8003298:	2201      	movs	r2, #1
 800329a:	4619      	mov	r1, r3
 800329c:	4818      	ldr	r0, [pc, #96]	; (8003300 <readPacket+0x134>)
 800329e:	f008 f95f 	bl	800b560 <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80032a2:	79bb      	ldrb	r3, [r7, #6]
 80032a4:	3301      	adds	r3, #1
 80032a6:	71bb      	strb	r3, [r7, #6]
 80032a8:	79bb      	ldrb	r3, [r7, #6]
 80032aa:	2b2f      	cmp	r3, #47	; 0x2f
 80032ac:	d9f1      	bls.n	8003292 <readPacket+0xc6>
 80032ae:	e010      	b.n	80032d2 <readPacket+0x106>
			}
		}
		// Keybit chosen by TX
		else if(Rx_packet_type == packet_type_keybit_chosen){
 80032b0:	4b15      	ldr	r3, [pc, #84]	; (8003308 <readPacket+0x13c>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	22aa      	movs	r2, #170	; 0xaa
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d101      	bne.n	80032be <readPacket+0xf2>
			asm("nop");;
 80032ba:	bf00      	nop
 80032bc:	e009      	b.n	80032d2 <readPacket+0x106>
		}
		// Keybit chosen by TX with Hamming-code
		else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 80032be:	4b12      	ldr	r3, [pc, #72]	; (8003308 <readPacket+0x13c>)
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	22ab      	movs	r2, #171	; 0xab
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d104      	bne.n	80032d2 <readPacket+0x106>
			HAL_SPI_Receive_IT(&hspi1, &Hamming, 1);
 80032c8:	2201      	movs	r2, #1
 80032ca:	4914      	ldr	r1, [pc, #80]	; (800331c <readPacket+0x150>)
 80032cc:	480c      	ldr	r0, [pc, #48]	; (8003300 <readPacket+0x134>)
 80032ce:	f008 f947 	bl	800b560 <HAL_SPI_Receive_IT>
		}

		HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 80032d2:	2201      	movs	r2, #1
 80032d4:	4910      	ldr	r1, [pc, #64]	; (8003318 <readPacket+0x14c>)
 80032d6:	480a      	ldr	r0, [pc, #40]	; (8003300 <readPacket+0x134>)
 80032d8:	f008 f942 	bl	800b560 <HAL_SPI_Receive_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80032dc:	2201      	movs	r2, #1
 80032de:	2104      	movs	r1, #4
 80032e0:	4806      	ldr	r0, [pc, #24]	; (80032fc <readPacket+0x130>)
 80032e2:	f003 f9fd 	bl	80066e0 <HAL_GPIO_WritePin>
	}
	else{
		// Ignore packet
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80032e6:	2201      	movs	r2, #1
 80032e8:	2104      	movs	r1, #4
 80032ea:	4804      	ldr	r0, [pc, #16]	; (80032fc <readPacket+0x130>)
 80032ec:	f003 f9f8 	bl	80066e0 <HAL_GPIO_WritePin>

}
 80032f0:	bf00      	nop
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	08012878 	.word	0x08012878
 80032fc:	40020000 	.word	0x40020000
 8003300:	200009c8 	.word	0x200009c8
 8003304:	200008bc 	.word	0x200008bc
 8003308:	200008bd 	.word	0x200008bd
 800330c:	20000a64 	.word	0x20000a64
 8003310:	20000a61 	.word	0x20000a61
 8003314:	200008e0 	.word	0x200008e0
 8003318:	20000a63 	.word	0x20000a63
 800331c:	20000a60 	.word	0x20000a60

08003320 <writeKeybitPacket>:
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
	ADF_set_Tx_mode();
}

void writeKeybitPacket(device *ptrdev, uint8_t keybit_type){
 8003320:	b580      	push	{r7, lr}
 8003322:	b08e      	sub	sp, #56	; 0x38
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	460b      	mov	r3, r1
 800332a:	70fb      	strb	r3, [r7, #3]
	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5;
 800332c:	2305      	movs	r3, #5
 800332e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	if(keybit_type == packet_type_keybit_chosen){
 8003332:	22aa      	movs	r2, #170	; 0xaa
 8003334:	78fb      	ldrb	r3, [r7, #3]
 8003336:	4293      	cmp	r3, r2
 8003338:	d129      	bne.n	800338e <writeKeybitPacket+0x6e>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen, dest_ID = source_ID , source_ID};
 800333a:	2310      	movs	r3, #16
 800333c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8003340:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003344:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8003348:	23aa      	movs	r3, #170	; 0xaa
 800334a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800334e:	2201      	movs	r2, #1
 8003350:	4b6c      	ldr	r3, [pc, #432]	; (8003504 <writeKeybitPacket+0x1e4>)
 8003352:	701a      	strb	r2, [r3, #0]
 8003354:	4b6b      	ldr	r3, [pc, #428]	; (8003504 <writeKeybitPacket+0x1e4>)
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800335c:	2301      	movs	r3, #1
 800335e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		// Write data to packet RAM
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003362:	2200      	movs	r2, #0
 8003364:	2104      	movs	r1, #4
 8003366:	4868      	ldr	r0, [pc, #416]	; (8003508 <writeKeybitPacket+0x1e8>)
 8003368:	f003 f9ba 	bl	80066e0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 800336c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003370:	b29a      	uxth	r2, r3
 8003372:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003376:	4619      	mov	r1, r3
 8003378:	4864      	ldr	r0, [pc, #400]	; (800350c <writeKeybitPacket+0x1ec>)
 800337a:	f008 f86f 	bl	800b45c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800337e:	2201      	movs	r2, #1
 8003380:	2104      	movs	r1, #4
 8003382:	4861      	ldr	r0, [pc, #388]	; (8003508 <writeKeybitPacket+0x1e8>)
 8003384:	f003 f9ac 	bl	80066e0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003388:	f7fd fe8e 	bl	80010a8 <ADF_set_Tx_mode>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
		ADF_set_Tx_mode();
	}

}
 800338c:	e0b5      	b.n	80034fa <writeKeybitPacket+0x1da>
	else if(keybit_type == packet_type_keybit_chosen_Hamming){
 800338e:	22ab      	movs	r2, #171	; 0xab
 8003390:	78fb      	ldrb	r3, [r7, #3]
 8003392:	4293      	cmp	r3, r2
 8003394:	d133      	bne.n	80033fe <writeKeybitPacket+0xde>
		packet_total_length++;
 8003396:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800339a:	3301      	adds	r3, #1
 800339c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_Hamming, dest_ID = ptrdev->ID , source_ID, Hamming};
 80033a0:	2310      	movs	r3, #16
 80033a2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 80033a6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80033aa:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 80033ae:	23ab      	movs	r3, #171	; 0xab
 80033b0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	781a      	ldrb	r2, [r3, #0]
 80033b8:	4b52      	ldr	r3, [pc, #328]	; (8003504 <writeKeybitPacket+0x1e4>)
 80033ba:	701a      	strb	r2, [r3, #0]
 80033bc:	4b51      	ldr	r3, [pc, #324]	; (8003504 <writeKeybitPacket+0x1e4>)
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033c4:	2301      	movs	r3, #1
 80033c6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80033ca:	4b51      	ldr	r3, [pc, #324]	; (8003510 <writeKeybitPacket+0x1f0>)
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80033d2:	2200      	movs	r2, #0
 80033d4:	2104      	movs	r1, #4
 80033d6:	484c      	ldr	r0, [pc, #304]	; (8003508 <writeKeybitPacket+0x1e8>)
 80033d8:	f003 f982 	bl	80066e0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 80033dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033e6:	4619      	mov	r1, r3
 80033e8:	4848      	ldr	r0, [pc, #288]	; (800350c <writeKeybitPacket+0x1ec>)
 80033ea:	f008 f837 	bl	800b45c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80033ee:	2201      	movs	r2, #1
 80033f0:	2104      	movs	r1, #4
 80033f2:	4845      	ldr	r0, [pc, #276]	; (8003508 <writeKeybitPacket+0x1e8>)
 80033f4:	f003 f974 	bl	80066e0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 80033f8:	f7fd fe56 	bl	80010a8 <ADF_set_Tx_mode>
}
 80033fc:	e07d      	b.n	80034fa <writeKeybitPacket+0x1da>
	else if(keybit_type == packet_type_keybit_chosen_CRC){
 80033fe:	22ac      	movs	r2, #172	; 0xac
 8003400:	78fb      	ldrb	r3, [r7, #3]
 8003402:	4293      	cmp	r3, r2
 8003404:	d126      	bne.n	8003454 <writeKeybitPacket+0x134>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_CRC, dest_ID = ptrdev->ID , source_ID};
 8003406:	2310      	movs	r3, #16
 8003408:	773b      	strb	r3, [r7, #28]
 800340a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800340e:	777b      	strb	r3, [r7, #29]
 8003410:	23ac      	movs	r3, #172	; 0xac
 8003412:	77bb      	strb	r3, [r7, #30]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	781a      	ldrb	r2, [r3, #0]
 8003418:	4b3a      	ldr	r3, [pc, #232]	; (8003504 <writeKeybitPacket+0x1e4>)
 800341a:	701a      	strb	r2, [r3, #0]
 800341c:	4b39      	ldr	r3, [pc, #228]	; (8003504 <writeKeybitPacket+0x1e4>)
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	77fb      	strb	r3, [r7, #31]
 8003422:	2301      	movs	r3, #1
 8003424:	f887 3020 	strb.w	r3, [r7, #32]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003428:	2200      	movs	r2, #0
 800342a:	2104      	movs	r1, #4
 800342c:	4836      	ldr	r0, [pc, #216]	; (8003508 <writeKeybitPacket+0x1e8>)
 800342e:	f003 f957 	bl	80066e0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8003432:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003436:	b29a      	uxth	r2, r3
 8003438:	f107 031c 	add.w	r3, r7, #28
 800343c:	4619      	mov	r1, r3
 800343e:	4833      	ldr	r0, [pc, #204]	; (800350c <writeKeybitPacket+0x1ec>)
 8003440:	f008 f80c 	bl	800b45c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003444:	2201      	movs	r2, #1
 8003446:	2104      	movs	r1, #4
 8003448:	482f      	ldr	r0, [pc, #188]	; (8003508 <writeKeybitPacket+0x1e8>)
 800344a:	f003 f949 	bl	80066e0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 800344e:	f7fd fe2b 	bl	80010a8 <ADF_set_Tx_mode>
}
 8003452:	e052      	b.n	80034fa <writeKeybitPacket+0x1da>
	else if(keybit_type == packet_type_keybit_CRC_ok){
 8003454:	22a0      	movs	r2, #160	; 0xa0
 8003456:	78fb      	ldrb	r3, [r7, #3]
 8003458:	4293      	cmp	r3, r2
 800345a:	d125      	bne.n	80034a8 <writeKeybitPacket+0x188>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_ok, dest_ID = ptrdev->ID , source_ID};
 800345c:	2310      	movs	r3, #16
 800345e:	753b      	strb	r3, [r7, #20]
 8003460:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003464:	757b      	strb	r3, [r7, #21]
 8003466:	23a0      	movs	r3, #160	; 0xa0
 8003468:	75bb      	strb	r3, [r7, #22]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	781a      	ldrb	r2, [r3, #0]
 800346e:	4b25      	ldr	r3, [pc, #148]	; (8003504 <writeKeybitPacket+0x1e4>)
 8003470:	701a      	strb	r2, [r3, #0]
 8003472:	4b24      	ldr	r3, [pc, #144]	; (8003504 <writeKeybitPacket+0x1e4>)
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	75fb      	strb	r3, [r7, #23]
 8003478:	2301      	movs	r3, #1
 800347a:	763b      	strb	r3, [r7, #24]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800347c:	2200      	movs	r2, #0
 800347e:	2104      	movs	r1, #4
 8003480:	4821      	ldr	r0, [pc, #132]	; (8003508 <writeKeybitPacket+0x1e8>)
 8003482:	f003 f92d 	bl	80066e0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8003486:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800348a:	b29a      	uxth	r2, r3
 800348c:	f107 0314 	add.w	r3, r7, #20
 8003490:	4619      	mov	r1, r3
 8003492:	481e      	ldr	r0, [pc, #120]	; (800350c <writeKeybitPacket+0x1ec>)
 8003494:	f007 ffe2 	bl	800b45c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003498:	2201      	movs	r2, #1
 800349a:	2104      	movs	r1, #4
 800349c:	481a      	ldr	r0, [pc, #104]	; (8003508 <writeKeybitPacket+0x1e8>)
 800349e:	f003 f91f 	bl	80066e0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 80034a2:	f7fd fe01 	bl	80010a8 <ADF_set_Tx_mode>
}
 80034a6:	e028      	b.n	80034fa <writeKeybitPacket+0x1da>
	else if(keybit_type == packet_type_reply){
 80034a8:	220f      	movs	r2, #15
 80034aa:	78fb      	ldrb	r3, [r7, #3]
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d124      	bne.n	80034fa <writeKeybitPacket+0x1da>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_ok, dest_ID = ptrdev->ID , source_ID};
 80034b0:	2310      	movs	r3, #16
 80034b2:	733b      	strb	r3, [r7, #12]
 80034b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80034b8:	737b      	strb	r3, [r7, #13]
 80034ba:	23a0      	movs	r3, #160	; 0xa0
 80034bc:	73bb      	strb	r3, [r7, #14]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	781a      	ldrb	r2, [r3, #0]
 80034c2:	4b10      	ldr	r3, [pc, #64]	; (8003504 <writeKeybitPacket+0x1e4>)
 80034c4:	701a      	strb	r2, [r3, #0]
 80034c6:	4b0f      	ldr	r3, [pc, #60]	; (8003504 <writeKeybitPacket+0x1e4>)
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	73fb      	strb	r3, [r7, #15]
 80034cc:	2301      	movs	r3, #1
 80034ce:	743b      	strb	r3, [r7, #16]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80034d0:	2200      	movs	r2, #0
 80034d2:	2104      	movs	r1, #4
 80034d4:	480c      	ldr	r0, [pc, #48]	; (8003508 <writeKeybitPacket+0x1e8>)
 80034d6:	f003 f903 	bl	80066e0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 80034da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80034de:	b29a      	uxth	r2, r3
 80034e0:	f107 030c 	add.w	r3, r7, #12
 80034e4:	4619      	mov	r1, r3
 80034e6:	4809      	ldr	r0, [pc, #36]	; (800350c <writeKeybitPacket+0x1ec>)
 80034e8:	f007 ffb8 	bl	800b45c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80034ec:	2201      	movs	r2, #1
 80034ee:	2104      	movs	r1, #4
 80034f0:	4805      	ldr	r0, [pc, #20]	; (8003508 <writeKeybitPacket+0x1e8>)
 80034f2:	f003 f8f5 	bl	80066e0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 80034f6:	f7fd fdd7 	bl	80010a8 <ADF_set_Tx_mode>
}
 80034fa:	bf00      	nop
 80034fc:	3738      	adds	r7, #56	; 0x38
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	20000048 	.word	0x20000048
 8003508:	40020000 	.word	0x40020000
 800350c:	200009c8 	.word	0x200009c8
 8003510:	20000a60 	.word	0x20000a60

08003514 <playAudio>:

void playAudio(){
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
	uint16_t sample;
	uint8_t cbuf_ret = 0;
 800351a:	2300      	movs	r3, #0
 800351c:	71fb      	strb	r3, [r7, #7]
	cbuf_size = circular_buf_size(audio_buffer_handle_t);
 800351e:	4b10      	ldr	r3, [pc, #64]	; (8003560 <playAudio+0x4c>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4618      	mov	r0, r3
 8003524:	f7fd fefe 	bl	8001324 <circular_buf_size>
 8003528:	4603      	mov	r3, r0
 800352a:	b29a      	uxth	r2, r3
 800352c:	4b0d      	ldr	r3, [pc, #52]	; (8003564 <playAudio+0x50>)
 800352e:	801a      	strh	r2, [r3, #0]
	// Check if circular buffer is filled with samples
	if(cbuf_size){
 8003530:	4b0c      	ldr	r3, [pc, #48]	; (8003564 <playAudio+0x50>)
 8003532:	881b      	ldrh	r3, [r3, #0]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00e      	beq.n	8003556 <playAudio+0x42>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &sample);
 8003538:	4b09      	ldr	r3, [pc, #36]	; (8003560 <playAudio+0x4c>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	1d3a      	adds	r2, r7, #4
 800353e:	4611      	mov	r1, r2
 8003540:	4618      	mov	r0, r3
 8003542:	f7fd ff4f 	bl	80013e4 <circular_buf_get>
 8003546:	4603      	mov	r3, r0
 8003548:	71fb      	strb	r3, [r7, #7]
		HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_8B_R, sample);
 800354a:	88bb      	ldrh	r3, [r7, #4]
 800354c:	2208      	movs	r2, #8
 800354e:	2100      	movs	r1, #0
 8003550:	4805      	ldr	r0, [pc, #20]	; (8003568 <playAudio+0x54>)
 8003552:	f002 feb3 	bl	80062bc <HAL_DAC_SetValue>
	}
}
 8003556:	bf00      	nop
 8003558:	3708      	adds	r7, #8
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	20000754 	.word	0x20000754
 8003564:	20000280 	.word	0x20000280
 8003568:	200008a8 	.word	0x200008a8

0800356c <Hamming_create>:

uint8_t Hamming_create(uint8_t key){
 800356c:	b480      	push	{r7}
 800356e:	b087      	sub	sp, #28
 8003570:	af00      	add	r7, sp, #0
 8003572:	4603      	mov	r3, r0
 8003574:	71fb      	strb	r3, [r7, #7]
	uint8_t bit_0 = key & 0x01;
 8003576:	79fb      	ldrb	r3, [r7, #7]
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	75fb      	strb	r3, [r7, #23]
	uint8_t bit_1 = (key>>1) & 0x01;
 800357e:	79fb      	ldrb	r3, [r7, #7]
 8003580:	085b      	lsrs	r3, r3, #1
 8003582:	b2db      	uxtb	r3, r3
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	75bb      	strb	r3, [r7, #22]
	uint8_t bit_2 = (key>>2) & 0x01;
 800358a:	79fb      	ldrb	r3, [r7, #7]
 800358c:	089b      	lsrs	r3, r3, #2
 800358e:	b2db      	uxtb	r3, r3
 8003590:	f003 0301 	and.w	r3, r3, #1
 8003594:	757b      	strb	r3, [r7, #21]
	uint8_t bit_3 = (key>>3) & 0x01;
 8003596:	79fb      	ldrb	r3, [r7, #7]
 8003598:	08db      	lsrs	r3, r3, #3
 800359a:	b2db      	uxtb	r3, r3
 800359c:	f003 0301 	and.w	r3, r3, #1
 80035a0:	753b      	strb	r3, [r7, #20]
	uint8_t bit_4 = (key>>4) & 0x01;
 80035a2:	79fb      	ldrb	r3, [r7, #7]
 80035a4:	091b      	lsrs	r3, r3, #4
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	74fb      	strb	r3, [r7, #19]
	uint8_t bit_5 = (key>>5) & 0x01;
 80035ae:	79fb      	ldrb	r3, [r7, #7]
 80035b0:	095b      	lsrs	r3, r3, #5
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	f003 0301 	and.w	r3, r3, #1
 80035b8:	74bb      	strb	r3, [r7, #18]
	uint8_t bit_6 = (key>>6) & 0x01;
 80035ba:	79fb      	ldrb	r3, [r7, #7]
 80035bc:	099b      	lsrs	r3, r3, #6
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	747b      	strb	r3, [r7, #17]
	uint8_t bit_7 = (key>>7) & 0x01;
 80035c6:	79fb      	ldrb	r3, [r7, #7]
 80035c8:	09db      	lsrs	r3, r3, #7
 80035ca:	743b      	strb	r3, [r7, #16]

	uint8_t parity_0 = bit_0 ^ bit_1 ^ bit_3 ^ bit_4 ^ bit_6;
 80035cc:	7dfa      	ldrb	r2, [r7, #23]
 80035ce:	7dbb      	ldrb	r3, [r7, #22]
 80035d0:	4053      	eors	r3, r2
 80035d2:	b2da      	uxtb	r2, r3
 80035d4:	7d3b      	ldrb	r3, [r7, #20]
 80035d6:	4053      	eors	r3, r2
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	7cfb      	ldrb	r3, [r7, #19]
 80035dc:	4053      	eors	r3, r2
 80035de:	b2da      	uxtb	r2, r3
 80035e0:	7c7b      	ldrb	r3, [r7, #17]
 80035e2:	4053      	eors	r3, r2
 80035e4:	73fb      	strb	r3, [r7, #15]
	uint8_t parity_1 = bit_0 ^ bit_2 ^ bit_3 ^ bit_5 ^ bit_6;
 80035e6:	7dfa      	ldrb	r2, [r7, #23]
 80035e8:	7d7b      	ldrb	r3, [r7, #21]
 80035ea:	4053      	eors	r3, r2
 80035ec:	b2da      	uxtb	r2, r3
 80035ee:	7d3b      	ldrb	r3, [r7, #20]
 80035f0:	4053      	eors	r3, r2
 80035f2:	b2da      	uxtb	r2, r3
 80035f4:	7cbb      	ldrb	r3, [r7, #18]
 80035f6:	4053      	eors	r3, r2
 80035f8:	b2da      	uxtb	r2, r3
 80035fa:	7c7b      	ldrb	r3, [r7, #17]
 80035fc:	4053      	eors	r3, r2
 80035fe:	73bb      	strb	r3, [r7, #14]
	uint8_t parity_2 = bit_1 ^ bit_2 ^ bit_3 ^ bit_7;
 8003600:	7dba      	ldrb	r2, [r7, #22]
 8003602:	7d7b      	ldrb	r3, [r7, #21]
 8003604:	4053      	eors	r3, r2
 8003606:	b2da      	uxtb	r2, r3
 8003608:	7d3b      	ldrb	r3, [r7, #20]
 800360a:	4053      	eors	r3, r2
 800360c:	b2da      	uxtb	r2, r3
 800360e:	7c3b      	ldrb	r3, [r7, #16]
 8003610:	4053      	eors	r3, r2
 8003612:	737b      	strb	r3, [r7, #13]
	uint8_t parity_3 = bit_4 ^ bit_5 ^ bit_6 ^ bit_7;
 8003614:	7cfa      	ldrb	r2, [r7, #19]
 8003616:	7cbb      	ldrb	r3, [r7, #18]
 8003618:	4053      	eors	r3, r2
 800361a:	b2da      	uxtb	r2, r3
 800361c:	7c7b      	ldrb	r3, [r7, #17]
 800361e:	4053      	eors	r3, r2
 8003620:	b2da      	uxtb	r2, r3
 8003622:	7c3b      	ldrb	r3, [r7, #16]
 8003624:	4053      	eors	r3, r2
 8003626:	733b      	strb	r3, [r7, #12]

	uint8_t Tx_code = (parity_3 * 8) + (parity_2 * 4) + (parity_1 * 2) + parity_0;
 8003628:	7b3b      	ldrb	r3, [r7, #12]
 800362a:	005a      	lsls	r2, r3, #1
 800362c:	7b7b      	ldrb	r3, [r7, #13]
 800362e:	4413      	add	r3, r2
 8003630:	005a      	lsls	r2, r3, #1
 8003632:	7bbb      	ldrb	r3, [r7, #14]
 8003634:	4413      	add	r3, r2
 8003636:	b2db      	uxtb	r3, r3
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	b2da      	uxtb	r2, r3
 800363c:	7bfb      	ldrb	r3, [r7, #15]
 800363e:	4413      	add	r3, r2
 8003640:	72fb      	strb	r3, [r7, #11]
	Tx_code = 0x0F & Tx_code;
 8003642:	7afb      	ldrb	r3, [r7, #11]
 8003644:	f003 030f 	and.w	r3, r3, #15
 8003648:	72fb      	strb	r3, [r7, #11]
	return Tx_code;
 800364a:	7afb      	ldrb	r3, [r7, #11]
}
 800364c:	4618      	mov	r0, r3
 800364e:	371c      	adds	r7, #28
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800365c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800365e:	e7fe      	b.n	800365e <Error_Handler+0x6>

08003660 <ssh1106_Reset>:
#include <math.h>
#include <ssh1106.h>
#include <stdlib.h>
#include <string.h>  // For memcpy

void ssh1106_Reset(void) {
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003664:	bf00      	nop
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
	...

08003670 <ssh1106_WriteCommand>:

// Send a byte to the command register
void ssh1106_WriteCommand(uint8_t byte) {
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af04      	add	r7, sp, #16
 8003676:	4603      	mov	r3, r0
 8003678:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800367a:	f04f 33ff 	mov.w	r3, #4294967295
 800367e:	9302      	str	r3, [sp, #8]
 8003680:	2301      	movs	r3, #1
 8003682:	9301      	str	r3, [sp, #4]
 8003684:	1dfb      	adds	r3, r7, #7
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	2301      	movs	r3, #1
 800368a:	2200      	movs	r2, #0
 800368c:	2178      	movs	r1, #120	; 0x78
 800368e:	4803      	ldr	r0, [pc, #12]	; (800369c <ssh1106_WriteCommand+0x2c>)
 8003690:	f003 f990 	bl	80069b4 <HAL_I2C_Mem_Write>
}
 8003694:	bf00      	nop
 8003696:	3708      	adds	r7, #8
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	200006fc 	.word	0x200006fc

080036a0 <ssh1106_WriteData>:

// Send data
void ssh1106_WriteData(uint8_t* buffer, size_t buff_size) {
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af04      	add	r7, sp, #16
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	f04f 32ff 	mov.w	r2, #4294967295
 80036b2:	9202      	str	r2, [sp, #8]
 80036b4:	9301      	str	r3, [sp, #4]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	2301      	movs	r3, #1
 80036bc:	2240      	movs	r2, #64	; 0x40
 80036be:	2178      	movs	r1, #120	; 0x78
 80036c0:	4803      	ldr	r0, [pc, #12]	; (80036d0 <ssh1106_WriteData+0x30>)
 80036c2:	f003 f977 	bl	80069b4 <HAL_I2C_Mem_Write>
}
 80036c6:	bf00      	nop
 80036c8:	3708      	adds	r7, #8
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	200006fc 	.word	0x200006fc

080036d4 <ssh1106_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssh1106_Init(void) {
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssh1106_Reset();
 80036d8:	f7ff ffc2 	bl	8003660 <ssh1106_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80036dc:	2064      	movs	r0, #100	; 0x64
 80036de:	f001 f851 	bl	8004784 <HAL_Delay>

    // Init OLED
    ssh1106_SetDisplayOn(0); //display off
 80036e2:	2000      	movs	r0, #0
 80036e4:	f000 fa4e 	bl	8003b84 <ssh1106_SetDisplayOn>

    ssh1106_WriteCommand(0x20); //Set Memory Addressing Mode
 80036e8:	2020      	movs	r0, #32
 80036ea:	f7ff ffc1 	bl	8003670 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80036ee:	2000      	movs	r0, #0
 80036f0:	f7ff ffbe 	bl	8003670 <ssh1106_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssh1106_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80036f4:	20b0      	movs	r0, #176	; 0xb0
 80036f6:	f7ff ffbb 	bl	8003670 <ssh1106_WriteCommand>

#ifdef SSH1106_MIRROR_VERT
    ssh1106_WriteCommand(0xC0); // Mirror vertically
#else
    ssh1106_WriteCommand(0xC8); //Set COM Output Scan Direction
 80036fa:	20c8      	movs	r0, #200	; 0xc8
 80036fc:	f7ff ffb8 	bl	8003670 <ssh1106_WriteCommand>
#endif

    ssh1106_WriteCommand(0x00); //---set low column address
 8003700:	2000      	movs	r0, #0
 8003702:	f7ff ffb5 	bl	8003670 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x10); //---set high column address
 8003706:	2010      	movs	r0, #16
 8003708:	f7ff ffb2 	bl	8003670 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x40); //--set start line address - CHECK
 800370c:	2040      	movs	r0, #64	; 0x40
 800370e:	f7ff ffaf 	bl	8003670 <ssh1106_WriteCommand>

    ssh1106_SetContrast(0xFF);
 8003712:	20ff      	movs	r0, #255	; 0xff
 8003714:	f000 fa22 	bl	8003b5c <ssh1106_SetContrast>

#ifdef SSH1106_MIRROR_HORIZ
    ssh1106_WriteCommand(0xA0); // Mirror horizontally
#else
    ssh1106_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003718:	20a1      	movs	r0, #161	; 0xa1
 800371a:	f7ff ffa9 	bl	8003670 <ssh1106_WriteCommand>
#endif

#ifdef SSH1106_INVERSE_COLOR
    ssh1106_WriteCommand(0xA7); //--set inverse color
#else
    ssh1106_WriteCommand(0xA6); //--set normal color
 800371e:	20a6      	movs	r0, #166	; 0xa6
 8003720:	f7ff ffa6 	bl	8003670 <ssh1106_WriteCommand>
// Set multiplex ratio.
#if (SSH1106_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssh1106_WriteCommand(0xFF);
#else
    ssh1106_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003724:	20a8      	movs	r0, #168	; 0xa8
 8003726:	f7ff ffa3 	bl	8003670 <ssh1106_WriteCommand>
#endif

#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x1F); //
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x3F); //
 800372a:	203f      	movs	r0, #63	; 0x3f
 800372c:	f7ff ffa0 	bl	8003670 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003730:	20a4      	movs	r0, #164	; 0xa4
 8003732:	f7ff ff9d 	bl	8003670 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD3); //-set display offset - CHECK
 8003736:	20d3      	movs	r0, #211	; 0xd3
 8003738:	f7ff ff9a 	bl	8003670 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); //-not offset
 800373c:	2000      	movs	r0, #0
 800373e:	f7ff ff97 	bl	8003670 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003742:	20d5      	movs	r0, #213	; 0xd5
 8003744:	f7ff ff94 	bl	8003670 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0xF0); //--set divide ratio
 8003748:	20f0      	movs	r0, #240	; 0xf0
 800374a:	f7ff ff91 	bl	8003670 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD9); //--set pre-charge period
 800374e:	20d9      	movs	r0, #217	; 0xd9
 8003750:	f7ff ff8e 	bl	8003670 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x22); //
 8003754:	2022      	movs	r0, #34	; 0x22
 8003756:	f7ff ff8b 	bl	8003670 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800375a:	20da      	movs	r0, #218	; 0xda
 800375c:	f7ff ff88 	bl	8003670 <ssh1106_WriteCommand>
#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x02);
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x12);
 8003760:	2012      	movs	r0, #18
 8003762:	f7ff ff85 	bl	8003670 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xDB); //--set vcomh
 8003766:	20db      	movs	r0, #219	; 0xdb
 8003768:	f7ff ff82 	bl	8003670 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x20); //0x20,0.77xVcc
 800376c:	2020      	movs	r0, #32
 800376e:	f7ff ff7f 	bl	8003670 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x8D); //--set DC-DC enable
 8003772:	208d      	movs	r0, #141	; 0x8d
 8003774:	f7ff ff7c 	bl	8003670 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x14); //
 8003778:	2014      	movs	r0, #20
 800377a:	f7ff ff79 	bl	8003670 <ssh1106_WriteCommand>
    ssh1106_SetDisplayOn(1); //--turn on SSH1106 panel
 800377e:	2001      	movs	r0, #1
 8003780:	f000 fa00 	bl	8003b84 <ssh1106_SetDisplayOn>

    // Clear screen
    ssh1106_Fill(Black);
 8003784:	2000      	movs	r0, #0
 8003786:	f000 f80f 	bl	80037a8 <ssh1106_Fill>

    // Flush buffer to screen
    ssh1106_UpdateScreen();
 800378a:	f000 f82f 	bl	80037ec <ssh1106_UpdateScreen>

    // Set default values for screen object
    SSH1106.CurrentX = 0;
 800378e:	4b05      	ldr	r3, [pc, #20]	; (80037a4 <ssh1106_Init+0xd0>)
 8003790:	2200      	movs	r2, #0
 8003792:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = 0;
 8003794:	4b03      	ldr	r3, [pc, #12]	; (80037a4 <ssh1106_Init+0xd0>)
 8003796:	2200      	movs	r2, #0
 8003798:	805a      	strh	r2, [r3, #2]

    SSH1106.Initialized = 1;
 800379a:	4b02      	ldr	r3, [pc, #8]	; (80037a4 <ssh1106_Init+0xd0>)
 800379c:	2201      	movs	r2, #1
 800379e:	715a      	strb	r2, [r3, #5]
}
 80037a0:	bf00      	nop
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	20000684 	.word	0x20000684

080037a8 <ssh1106_Fill>:

// Fill the whole screen with the given color
void ssh1106_Fill(SSH1106_COLOR color) {
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	4603      	mov	r3, r0
 80037b0:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 80037b2:	2300      	movs	r3, #0
 80037b4:	60fb      	str	r3, [r7, #12]
 80037b6:	e00d      	b.n	80037d4 <ssh1106_Fill+0x2c>
        SSH1106_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80037b8:	79fb      	ldrb	r3, [r7, #7]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <ssh1106_Fill+0x1a>
 80037be:	2100      	movs	r1, #0
 80037c0:	e000      	b.n	80037c4 <ssh1106_Fill+0x1c>
 80037c2:	21ff      	movs	r1, #255	; 0xff
 80037c4:	4a08      	ldr	r2, [pc, #32]	; (80037e8 <ssh1106_Fill+0x40>)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	4413      	add	r3, r2
 80037ca:	460a      	mov	r2, r1
 80037cc:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	3301      	adds	r3, #1
 80037d2:	60fb      	str	r3, [r7, #12]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037da:	d3ed      	bcc.n	80037b8 <ssh1106_Fill+0x10>
    }
}
 80037dc:	bf00      	nop
 80037de:	3714      	adds	r7, #20
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	20000284 	.word	0x20000284

080037ec <ssh1106_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssh1106_UpdateScreen(void) {
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 80037f2:	2300      	movs	r3, #0
 80037f4:	71fb      	strb	r3, [r7, #7]
 80037f6:	e016      	b.n	8003826 <ssh1106_UpdateScreen+0x3a>
        ssh1106_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80037f8:	79fb      	ldrb	r3, [r7, #7]
 80037fa:	3b50      	subs	r3, #80	; 0x50
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff ff36 	bl	8003670 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x00);
 8003804:	2000      	movs	r0, #0
 8003806:	f7ff ff33 	bl	8003670 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x10);
 800380a:	2010      	movs	r0, #16
 800380c:	f7ff ff30 	bl	8003670 <ssh1106_WriteCommand>
        ssh1106_WriteData(&SSH1106_Buffer[SSH1106_WIDTH*i],SSH1106_WIDTH);
 8003810:	79fb      	ldrb	r3, [r7, #7]
 8003812:	01db      	lsls	r3, r3, #7
 8003814:	4a07      	ldr	r2, [pc, #28]	; (8003834 <ssh1106_UpdateScreen+0x48>)
 8003816:	4413      	add	r3, r2
 8003818:	2180      	movs	r1, #128	; 0x80
 800381a:	4618      	mov	r0, r3
 800381c:	f7ff ff40 	bl	80036a0 <ssh1106_WriteData>
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 8003820:	79fb      	ldrb	r3, [r7, #7]
 8003822:	3301      	adds	r3, #1
 8003824:	71fb      	strb	r3, [r7, #7]
 8003826:	79fb      	ldrb	r3, [r7, #7]
 8003828:	2b07      	cmp	r3, #7
 800382a:	d9e5      	bls.n	80037f8 <ssh1106_UpdateScreen+0xc>
    }
}
 800382c:	bf00      	nop
 800382e:	3708      	adds	r7, #8
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}
 8003834:	20000284 	.word	0x20000284

08003838 <ssh1106_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssh1106_DrawPixel(uint8_t x, uint8_t y, SSH1106_COLOR color) {
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	71fb      	strb	r3, [r7, #7]
 8003842:	460b      	mov	r3, r1
 8003844:	71bb      	strb	r3, [r7, #6]
 8003846:	4613      	mov	r3, r2
 8003848:	717b      	strb	r3, [r7, #5]
    if(x >= SSH1106_WIDTH || y >= SSH1106_HEIGHT) {
 800384a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800384e:	2b00      	cmp	r3, #0
 8003850:	db48      	blt.n	80038e4 <ssh1106_DrawPixel+0xac>
 8003852:	79bb      	ldrb	r3, [r7, #6]
 8003854:	2b3f      	cmp	r3, #63	; 0x3f
 8003856:	d845      	bhi.n	80038e4 <ssh1106_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if(SSH1106.Inverted) {
 8003858:	4b25      	ldr	r3, [pc, #148]	; (80038f0 <ssh1106_DrawPixel+0xb8>)
 800385a:	791b      	ldrb	r3, [r3, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d006      	beq.n	800386e <ssh1106_DrawPixel+0x36>
        color = (SSH1106_COLOR)!color;
 8003860:	797b      	ldrb	r3, [r7, #5]
 8003862:	2b00      	cmp	r3, #0
 8003864:	bf0c      	ite	eq
 8003866:	2301      	moveq	r3, #1
 8003868:	2300      	movne	r3, #0
 800386a:	b2db      	uxtb	r3, r3
 800386c:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if(color == White) {
 800386e:	797b      	ldrb	r3, [r7, #5]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d11a      	bne.n	80038aa <ssh1106_DrawPixel+0x72>
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] |= 1 << (y % 8);
 8003874:	79fa      	ldrb	r2, [r7, #7]
 8003876:	79bb      	ldrb	r3, [r7, #6]
 8003878:	08db      	lsrs	r3, r3, #3
 800387a:	b2d8      	uxtb	r0, r3
 800387c:	4603      	mov	r3, r0
 800387e:	01db      	lsls	r3, r3, #7
 8003880:	4413      	add	r3, r2
 8003882:	4a1c      	ldr	r2, [pc, #112]	; (80038f4 <ssh1106_DrawPixel+0xbc>)
 8003884:	5cd3      	ldrb	r3, [r2, r3]
 8003886:	b25a      	sxtb	r2, r3
 8003888:	79bb      	ldrb	r3, [r7, #6]
 800388a:	f003 0307 	and.w	r3, r3, #7
 800388e:	2101      	movs	r1, #1
 8003890:	fa01 f303 	lsl.w	r3, r1, r3
 8003894:	b25b      	sxtb	r3, r3
 8003896:	4313      	orrs	r3, r2
 8003898:	b259      	sxtb	r1, r3
 800389a:	79fa      	ldrb	r2, [r7, #7]
 800389c:	4603      	mov	r3, r0
 800389e:	01db      	lsls	r3, r3, #7
 80038a0:	4413      	add	r3, r2
 80038a2:	b2c9      	uxtb	r1, r1
 80038a4:	4a13      	ldr	r2, [pc, #76]	; (80038f4 <ssh1106_DrawPixel+0xbc>)
 80038a6:	54d1      	strb	r1, [r2, r3]
 80038a8:	e01d      	b.n	80038e6 <ssh1106_DrawPixel+0xae>
    } else {
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] &= ~(1 << (y % 8));
 80038aa:	79fa      	ldrb	r2, [r7, #7]
 80038ac:	79bb      	ldrb	r3, [r7, #6]
 80038ae:	08db      	lsrs	r3, r3, #3
 80038b0:	b2d8      	uxtb	r0, r3
 80038b2:	4603      	mov	r3, r0
 80038b4:	01db      	lsls	r3, r3, #7
 80038b6:	4413      	add	r3, r2
 80038b8:	4a0e      	ldr	r2, [pc, #56]	; (80038f4 <ssh1106_DrawPixel+0xbc>)
 80038ba:	5cd3      	ldrb	r3, [r2, r3]
 80038bc:	b25a      	sxtb	r2, r3
 80038be:	79bb      	ldrb	r3, [r7, #6]
 80038c0:	f003 0307 	and.w	r3, r3, #7
 80038c4:	2101      	movs	r1, #1
 80038c6:	fa01 f303 	lsl.w	r3, r1, r3
 80038ca:	b25b      	sxtb	r3, r3
 80038cc:	43db      	mvns	r3, r3
 80038ce:	b25b      	sxtb	r3, r3
 80038d0:	4013      	ands	r3, r2
 80038d2:	b259      	sxtb	r1, r3
 80038d4:	79fa      	ldrb	r2, [r7, #7]
 80038d6:	4603      	mov	r3, r0
 80038d8:	01db      	lsls	r3, r3, #7
 80038da:	4413      	add	r3, r2
 80038dc:	b2c9      	uxtb	r1, r1
 80038de:	4a05      	ldr	r2, [pc, #20]	; (80038f4 <ssh1106_DrawPixel+0xbc>)
 80038e0:	54d1      	strb	r1, [r2, r3]
 80038e2:	e000      	b.n	80038e6 <ssh1106_DrawPixel+0xae>
        return;
 80038e4:	bf00      	nop
    }
}
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr
 80038f0:	20000684 	.word	0x20000684
 80038f4:	20000284 	.word	0x20000284

080038f8 <ssh1106_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssh1106_WriteChar(char ch, FontDef Font, SSH1106_COLOR color) {
 80038f8:	b590      	push	{r4, r7, lr}
 80038fa:	b089      	sub	sp, #36	; 0x24
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	4604      	mov	r4, r0
 8003900:	1d38      	adds	r0, r7, #4
 8003902:	e880 0006 	stmia.w	r0, {r1, r2}
 8003906:	461a      	mov	r2, r3
 8003908:	4623      	mov	r3, r4
 800390a:	73fb      	strb	r3, [r7, #15]
 800390c:	4613      	mov	r3, r2
 800390e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003910:	7bfb      	ldrb	r3, [r7, #15]
 8003912:	2b1f      	cmp	r3, #31
 8003914:	d902      	bls.n	800391c <ssh1106_WriteChar+0x24>
 8003916:	7bfb      	ldrb	r3, [r7, #15]
 8003918:	2b7e      	cmp	r3, #126	; 0x7e
 800391a:	d901      	bls.n	8003920 <ssh1106_WriteChar+0x28>
        return 0;
 800391c:	2300      	movs	r3, #0
 800391e:	e06d      	b.n	80039fc <ssh1106_WriteChar+0x104>

    // Check remaining space on current line
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 8003920:	4b38      	ldr	r3, [pc, #224]	; (8003a04 <ssh1106_WriteChar+0x10c>)
 8003922:	881b      	ldrh	r3, [r3, #0]
 8003924:	461a      	mov	r2, r3
 8003926:	793b      	ldrb	r3, [r7, #4]
 8003928:	4413      	add	r3, r2
 800392a:	2b80      	cmp	r3, #128	; 0x80
 800392c:	dc06      	bgt.n	800393c <ssh1106_WriteChar+0x44>
        SSH1106_HEIGHT < (SSH1106.CurrentY + Font.FontHeight))
 800392e:	4b35      	ldr	r3, [pc, #212]	; (8003a04 <ssh1106_WriteChar+0x10c>)
 8003930:	885b      	ldrh	r3, [r3, #2]
 8003932:	461a      	mov	r2, r3
 8003934:	797b      	ldrb	r3, [r7, #5]
 8003936:	4413      	add	r3, r2
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 8003938:	2b40      	cmp	r3, #64	; 0x40
 800393a:	dd01      	ble.n	8003940 <ssh1106_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 800393c:	2300      	movs	r3, #0
 800393e:	e05d      	b.n	80039fc <ssh1106_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8003940:	2300      	movs	r3, #0
 8003942:	61fb      	str	r3, [r7, #28]
 8003944:	e04c      	b.n	80039e0 <ssh1106_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8003946:	68ba      	ldr	r2, [r7, #8]
 8003948:	7bfb      	ldrb	r3, [r7, #15]
 800394a:	3b20      	subs	r3, #32
 800394c:	7979      	ldrb	r1, [r7, #5]
 800394e:	fb01 f303 	mul.w	r3, r1, r3
 8003952:	4619      	mov	r1, r3
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	440b      	add	r3, r1
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	4413      	add	r3, r2
 800395c:	881b      	ldrh	r3, [r3, #0]
 800395e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8003960:	2300      	movs	r3, #0
 8003962:	61bb      	str	r3, [r7, #24]
 8003964:	e034      	b.n	80039d0 <ssh1106_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	fa02 f303 	lsl.w	r3, r2, r3
 800396e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d012      	beq.n	800399c <ssh1106_WriteChar+0xa4>
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR) color);
 8003976:	4b23      	ldr	r3, [pc, #140]	; (8003a04 <ssh1106_WriteChar+0x10c>)
 8003978:	881b      	ldrh	r3, [r3, #0]
 800397a:	b2da      	uxtb	r2, r3
 800397c:	69bb      	ldr	r3, [r7, #24]
 800397e:	b2db      	uxtb	r3, r3
 8003980:	4413      	add	r3, r2
 8003982:	b2d8      	uxtb	r0, r3
 8003984:	4b1f      	ldr	r3, [pc, #124]	; (8003a04 <ssh1106_WriteChar+0x10c>)
 8003986:	885b      	ldrh	r3, [r3, #2]
 8003988:	b2da      	uxtb	r2, r3
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	b2db      	uxtb	r3, r3
 800398e:	4413      	add	r3, r2
 8003990:	b2db      	uxtb	r3, r3
 8003992:	7bba      	ldrb	r2, [r7, #14]
 8003994:	4619      	mov	r1, r3
 8003996:	f7ff ff4f 	bl	8003838 <ssh1106_DrawPixel>
 800399a:	e016      	b.n	80039ca <ssh1106_WriteChar+0xd2>
            } else {
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR)!color);
 800399c:	4b19      	ldr	r3, [pc, #100]	; (8003a04 <ssh1106_WriteChar+0x10c>)
 800399e:	881b      	ldrh	r3, [r3, #0]
 80039a0:	b2da      	uxtb	r2, r3
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	4413      	add	r3, r2
 80039a8:	b2d8      	uxtb	r0, r3
 80039aa:	4b16      	ldr	r3, [pc, #88]	; (8003a04 <ssh1106_WriteChar+0x10c>)
 80039ac:	885b      	ldrh	r3, [r3, #2]
 80039ae:	b2da      	uxtb	r2, r3
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	4413      	add	r3, r2
 80039b6:	b2d9      	uxtb	r1, r3
 80039b8:	7bbb      	ldrb	r3, [r7, #14]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	bf0c      	ite	eq
 80039be:	2301      	moveq	r3, #1
 80039c0:	2300      	movne	r3, #0
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	461a      	mov	r2, r3
 80039c6:	f7ff ff37 	bl	8003838 <ssh1106_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	3301      	adds	r3, #1
 80039ce:	61bb      	str	r3, [r7, #24]
 80039d0:	793b      	ldrb	r3, [r7, #4]
 80039d2:	461a      	mov	r2, r3
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d3c5      	bcc.n	8003966 <ssh1106_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	3301      	adds	r3, #1
 80039de:	61fb      	str	r3, [r7, #28]
 80039e0:	797b      	ldrb	r3, [r7, #5]
 80039e2:	461a      	mov	r2, r3
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d3ad      	bcc.n	8003946 <ssh1106_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSH1106.CurrentX += Font.FontWidth;
 80039ea:	4b06      	ldr	r3, [pc, #24]	; (8003a04 <ssh1106_WriteChar+0x10c>)
 80039ec:	881a      	ldrh	r2, [r3, #0]
 80039ee:	793b      	ldrb	r3, [r7, #4]
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	4413      	add	r3, r2
 80039f4:	b29a      	uxth	r2, r3
 80039f6:	4b03      	ldr	r3, [pc, #12]	; (8003a04 <ssh1106_WriteChar+0x10c>)
 80039f8:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 80039fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3724      	adds	r7, #36	; 0x24
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd90      	pop	{r4, r7, pc}
 8003a04:	20000684 	.word	0x20000684

08003a08 <ssh1106_WriteString>:

// Write full string to screenbuffer
char ssh1106_WriteString(char* str, FontDef Font, SSH1106_COLOR color) {
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	1d38      	adds	r0, r7, #4
 8003a12:	e880 0006 	stmia.w	r0, {r1, r2}
 8003a16:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8003a18:	e012      	b.n	8003a40 <ssh1106_WriteString+0x38>
        if (ssh1106_WriteChar(*str, Font, color) != *str) {
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	7818      	ldrb	r0, [r3, #0]
 8003a1e:	78fb      	ldrb	r3, [r7, #3]
 8003a20:	1d3a      	adds	r2, r7, #4
 8003a22:	ca06      	ldmia	r2, {r1, r2}
 8003a24:	f7ff ff68 	bl	80038f8 <ssh1106_WriteChar>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d002      	beq.n	8003a3a <ssh1106_WriteString+0x32>
            // Char could not be written
            return *str;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	e008      	b.n	8003a4c <ssh1106_WriteString+0x44>
        }

        // Next char
        str++;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1e8      	bne.n	8003a1a <ssh1106_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	781b      	ldrb	r3, [r3, #0]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3710      	adds	r7, #16
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <ssh1106_SetCursor>:

// Position the cursor
void ssh1106_SetCursor(uint8_t x, uint8_t y) {
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	460a      	mov	r2, r1
 8003a5e:	71fb      	strb	r3, [r7, #7]
 8003a60:	4613      	mov	r3, r2
 8003a62:	71bb      	strb	r3, [r7, #6]
    SSH1106.CurrentX = x;
 8003a64:	79fb      	ldrb	r3, [r7, #7]
 8003a66:	b29a      	uxth	r2, r3
 8003a68:	4b05      	ldr	r3, [pc, #20]	; (8003a80 <ssh1106_SetCursor+0x2c>)
 8003a6a:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = y;
 8003a6c:	79bb      	ldrb	r3, [r7, #6]
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	4b03      	ldr	r3, [pc, #12]	; (8003a80 <ssh1106_SetCursor+0x2c>)
 8003a72:	805a      	strh	r2, [r3, #2]
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr
 8003a80:	20000684 	.word	0x20000684

08003a84 <ssh1106_Line>:

// Draw line by Bresenhem's algorithm
void ssh1106_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSH1106_COLOR color) {
 8003a84:	b590      	push	{r4, r7, lr}
 8003a86:	b089      	sub	sp, #36	; 0x24
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	4604      	mov	r4, r0
 8003a8c:	4608      	mov	r0, r1
 8003a8e:	4611      	mov	r1, r2
 8003a90:	461a      	mov	r2, r3
 8003a92:	4623      	mov	r3, r4
 8003a94:	71fb      	strb	r3, [r7, #7]
 8003a96:	4603      	mov	r3, r0
 8003a98:	71bb      	strb	r3, [r7, #6]
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	717b      	strb	r3, [r7, #5]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	713b      	strb	r3, [r7, #4]
  int32_t deltaX = abs(x2 - x1);
 8003aa2:	797a      	ldrb	r2, [r7, #5]
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	bfb8      	it	lt
 8003aac:	425b      	neglt	r3, r3
 8003aae:	61bb      	str	r3, [r7, #24]
  int32_t deltaY = abs(y2 - y1);
 8003ab0:	793a      	ldrb	r2, [r7, #4]
 8003ab2:	79bb      	ldrb	r3, [r7, #6]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	bfb8      	it	lt
 8003aba:	425b      	neglt	r3, r3
 8003abc:	617b      	str	r3, [r7, #20]
  int32_t signX = ((x1 < x2) ? 1 : -1);
 8003abe:	79fa      	ldrb	r2, [r7, #7]
 8003ac0:	797b      	ldrb	r3, [r7, #5]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d201      	bcs.n	8003aca <ssh1106_Line+0x46>
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e001      	b.n	8003ace <ssh1106_Line+0x4a>
 8003aca:	f04f 33ff 	mov.w	r3, #4294967295
 8003ace:	613b      	str	r3, [r7, #16]
  int32_t signY = ((y1 < y2) ? 1 : -1);
 8003ad0:	79ba      	ldrb	r2, [r7, #6]
 8003ad2:	793b      	ldrb	r3, [r7, #4]
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d201      	bcs.n	8003adc <ssh1106_Line+0x58>
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e001      	b.n	8003ae0 <ssh1106_Line+0x5c>
 8003adc:	f04f 33ff 	mov.w	r3, #4294967295
 8003ae0:	60fb      	str	r3, [r7, #12]
  int32_t error = deltaX - deltaY;
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	61fb      	str	r3, [r7, #28]
  int32_t error2;

  ssh1106_DrawPixel(x2, y2, color);
 8003aea:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8003aee:	7939      	ldrb	r1, [r7, #4]
 8003af0:	797b      	ldrb	r3, [r7, #5]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff fea0 	bl	8003838 <ssh1106_DrawPixel>
    while((x1 != x2) || (y1 != y2))
 8003af8:	e024      	b.n	8003b44 <ssh1106_Line+0xc0>
    {
    ssh1106_DrawPixel(x1, y1, color);
 8003afa:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8003afe:	79b9      	ldrb	r1, [r7, #6]
 8003b00:	79fb      	ldrb	r3, [r7, #7]
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7ff fe98 	bl	8003838 <ssh1106_DrawPixel>
    error2 = error * 2;
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	60bb      	str	r3, [r7, #8]
    if(error2 > -deltaY)
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	425b      	negs	r3, r3
 8003b12:	68ba      	ldr	r2, [r7, #8]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	dd08      	ble.n	8003b2a <ssh1106_Line+0xa6>
    {
      error -= deltaY;
 8003b18:	69fa      	ldr	r2, [r7, #28]
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	61fb      	str	r3, [r7, #28]
      x1 += signX;
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	b2da      	uxtb	r2, r3
 8003b24:	79fb      	ldrb	r3, [r7, #7]
 8003b26:	4413      	add	r3, r2
 8003b28:	71fb      	strb	r3, [r7, #7]
    else
    {
    /*nothing to do*/
    }

    if(error2 < deltaX)
 8003b2a:	68ba      	ldr	r2, [r7, #8]
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	da08      	bge.n	8003b44 <ssh1106_Line+0xc0>
    {
      error += deltaX;
 8003b32:	69fa      	ldr	r2, [r7, #28]
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	4413      	add	r3, r2
 8003b38:	61fb      	str	r3, [r7, #28]
      y1 += signY;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	b2da      	uxtb	r2, r3
 8003b3e:	79bb      	ldrb	r3, [r7, #6]
 8003b40:	4413      	add	r3, r2
 8003b42:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2))
 8003b44:	79fa      	ldrb	r2, [r7, #7]
 8003b46:	797b      	ldrb	r3, [r7, #5]
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d1d6      	bne.n	8003afa <ssh1106_Line+0x76>
 8003b4c:	79ba      	ldrb	r2, [r7, #6]
 8003b4e:	793b      	ldrb	r3, [r7, #4]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d1d2      	bne.n	8003afa <ssh1106_Line+0x76>
    else
    {
    /*nothing to do*/
    }
  }
  return;
 8003b54:	bf00      	nop
}
 8003b56:	3724      	adds	r7, #36	; 0x24
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd90      	pop	{r4, r7, pc}

08003b5c <ssh1106_SetContrast>:
  ssh1106_Line(x1,y2,x1,y1,color);

  return;
}

void ssh1106_SetContrast(const uint8_t value) {
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	4603      	mov	r3, r0
 8003b64:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003b66:	2381      	movs	r3, #129	; 0x81
 8003b68:	73fb      	strb	r3, [r7, #15]
    ssh1106_WriteCommand(kSetContrastControlRegister);
 8003b6a:	7bfb      	ldrb	r3, [r7, #15]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7ff fd7f 	bl	8003670 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(value);
 8003b72:	79fb      	ldrb	r3, [r7, #7]
 8003b74:	4618      	mov	r0, r3
 8003b76:	f7ff fd7b 	bl	8003670 <ssh1106_WriteCommand>
}
 8003b7a:	bf00      	nop
 8003b7c:	3710      	adds	r7, #16
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
	...

08003b84 <ssh1106_SetDisplayOn>:

void ssh1106_SetDisplayOn(const uint8_t on) {
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003b8e:	79fb      	ldrb	r3, [r7, #7]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d005      	beq.n	8003ba0 <ssh1106_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003b94:	23af      	movs	r3, #175	; 0xaf
 8003b96:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 1;
 8003b98:	4b08      	ldr	r3, [pc, #32]	; (8003bbc <ssh1106_SetDisplayOn+0x38>)
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	719a      	strb	r2, [r3, #6]
 8003b9e:	e004      	b.n	8003baa <ssh1106_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003ba0:	23ae      	movs	r3, #174	; 0xae
 8003ba2:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 0;
 8003ba4:	4b05      	ldr	r3, [pc, #20]	; (8003bbc <ssh1106_SetDisplayOn+0x38>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	719a      	strb	r2, [r3, #6]
    }
    ssh1106_WriteCommand(value);
 8003baa:	7bfb      	ldrb	r3, [r7, #15]
 8003bac:	4618      	mov	r0, r3
 8003bae:	f7ff fd5f 	bl	8003670 <ssh1106_WriteCommand>
}
 8003bb2:	bf00      	nop
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20000684 	.word	0x20000684

08003bc0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	607b      	str	r3, [r7, #4]
 8003bca:	4b10      	ldr	r3, [pc, #64]	; (8003c0c <HAL_MspInit+0x4c>)
 8003bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bce:	4a0f      	ldr	r2, [pc, #60]	; (8003c0c <HAL_MspInit+0x4c>)
 8003bd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bd4:	6453      	str	r3, [r2, #68]	; 0x44
 8003bd6:	4b0d      	ldr	r3, [pc, #52]	; (8003c0c <HAL_MspInit+0x4c>)
 8003bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bde:	607b      	str	r3, [r7, #4]
 8003be0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003be2:	2300      	movs	r3, #0
 8003be4:	603b      	str	r3, [r7, #0]
 8003be6:	4b09      	ldr	r3, [pc, #36]	; (8003c0c <HAL_MspInit+0x4c>)
 8003be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bea:	4a08      	ldr	r2, [pc, #32]	; (8003c0c <HAL_MspInit+0x4c>)
 8003bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8003bf2:	4b06      	ldr	r3, [pc, #24]	; (8003c0c <HAL_MspInit+0x4c>)
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bfa:	603b      	str	r3, [r7, #0]
 8003bfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003bfe:	bf00      	nop
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	40023800 	.word	0x40023800

08003c10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b08a      	sub	sp, #40	; 0x28
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c18:	f107 0314 	add.w	r3, r7, #20
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	605a      	str	r2, [r3, #4]
 8003c22:	609a      	str	r2, [r3, #8]
 8003c24:	60da      	str	r2, [r3, #12]
 8003c26:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a1b      	ldr	r2, [pc, #108]	; (8003c9c <HAL_ADC_MspInit+0x8c>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d12f      	bne.n	8003c92 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003c32:	2300      	movs	r3, #0
 8003c34:	613b      	str	r3, [r7, #16]
 8003c36:	4b1a      	ldr	r3, [pc, #104]	; (8003ca0 <HAL_ADC_MspInit+0x90>)
 8003c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c3a:	4a19      	ldr	r2, [pc, #100]	; (8003ca0 <HAL_ADC_MspInit+0x90>)
 8003c3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c40:	6453      	str	r3, [r2, #68]	; 0x44
 8003c42:	4b17      	ldr	r3, [pc, #92]	; (8003ca0 <HAL_ADC_MspInit+0x90>)
 8003c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c4a:	613b      	str	r3, [r7, #16]
 8003c4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c4e:	2300      	movs	r3, #0
 8003c50:	60fb      	str	r3, [r7, #12]
 8003c52:	4b13      	ldr	r3, [pc, #76]	; (8003ca0 <HAL_ADC_MspInit+0x90>)
 8003c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c56:	4a12      	ldr	r2, [pc, #72]	; (8003ca0 <HAL_ADC_MspInit+0x90>)
 8003c58:	f043 0301 	orr.w	r3, r3, #1
 8003c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c5e:	4b10      	ldr	r3, [pc, #64]	; (8003ca0 <HAL_ADC_MspInit+0x90>)
 8003c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	60fb      	str	r3, [r7, #12]
 8003c68:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003c6a:	2308      	movs	r3, #8
 8003c6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c72:	2300      	movs	r3, #0
 8003c74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c76:	f107 0314 	add.w	r3, r7, #20
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	4809      	ldr	r0, [pc, #36]	; (8003ca4 <HAL_ADC_MspInit+0x94>)
 8003c7e:	f002 fb7d 	bl	800637c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003c82:	2200      	movs	r2, #0
 8003c84:	2100      	movs	r1, #0
 8003c86:	2012      	movs	r0, #18
 8003c88:	f001 fb55 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003c8c:	2012      	movs	r0, #18
 8003c8e:	f001 fb6e 	bl	800536e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003c92:	bf00      	nop
 8003c94:	3728      	adds	r7, #40	; 0x28
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	40012000 	.word	0x40012000
 8003ca0:	40023800 	.word	0x40023800
 8003ca4:	40020000 	.word	0x40020000

08003ca8 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a0b      	ldr	r2, [pc, #44]	; (8003ce4 <HAL_CRYP_MspInit+0x3c>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d10d      	bne.n	8003cd6 <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 8003cba:	2300      	movs	r3, #0
 8003cbc:	60fb      	str	r3, [r7, #12]
 8003cbe:	4b0a      	ldr	r3, [pc, #40]	; (8003ce8 <HAL_CRYP_MspInit+0x40>)
 8003cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cc2:	4a09      	ldr	r2, [pc, #36]	; (8003ce8 <HAL_CRYP_MspInit+0x40>)
 8003cc4:	f043 0310 	orr.w	r3, r3, #16
 8003cc8:	6353      	str	r3, [r2, #52]	; 0x34
 8003cca:	4b07      	ldr	r3, [pc, #28]	; (8003ce8 <HAL_CRYP_MspInit+0x40>)
 8003ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cce:	f003 0310 	and.w	r3, r3, #16
 8003cd2:	60fb      	str	r3, [r7, #12]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 8003cd6:	bf00      	nop
 8003cd8:	3714      	adds	r7, #20
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	50060000 	.word	0x50060000
 8003ce8:	40023800 	.word	0x40023800

08003cec <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b08a      	sub	sp, #40	; 0x28
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cf4:	f107 0314 	add.w	r3, r7, #20
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	601a      	str	r2, [r3, #0]
 8003cfc:	605a      	str	r2, [r3, #4]
 8003cfe:	609a      	str	r2, [r3, #8]
 8003d00:	60da      	str	r2, [r3, #12]
 8003d02:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a1b      	ldr	r2, [pc, #108]	; (8003d78 <HAL_DAC_MspInit+0x8c>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d12f      	bne.n	8003d6e <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003d0e:	2300      	movs	r3, #0
 8003d10:	613b      	str	r3, [r7, #16]
 8003d12:	4b1a      	ldr	r3, [pc, #104]	; (8003d7c <HAL_DAC_MspInit+0x90>)
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	4a19      	ldr	r2, [pc, #100]	; (8003d7c <HAL_DAC_MspInit+0x90>)
 8003d18:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003d1e:	4b17      	ldr	r3, [pc, #92]	; (8003d7c <HAL_DAC_MspInit+0x90>)
 8003d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d22:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d26:	613b      	str	r3, [r7, #16]
 8003d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	60fb      	str	r3, [r7, #12]
 8003d2e:	4b13      	ldr	r3, [pc, #76]	; (8003d7c <HAL_DAC_MspInit+0x90>)
 8003d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d32:	4a12      	ldr	r2, [pc, #72]	; (8003d7c <HAL_DAC_MspInit+0x90>)
 8003d34:	f043 0301 	orr.w	r3, r3, #1
 8003d38:	6313      	str	r3, [r2, #48]	; 0x30
 8003d3a:	4b10      	ldr	r3, [pc, #64]	; (8003d7c <HAL_DAC_MspInit+0x90>)
 8003d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	60fb      	str	r3, [r7, #12]
 8003d44:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003d46:	2310      	movs	r3, #16
 8003d48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d52:	f107 0314 	add.w	r3, r7, #20
 8003d56:	4619      	mov	r1, r3
 8003d58:	4809      	ldr	r0, [pc, #36]	; (8003d80 <HAL_DAC_MspInit+0x94>)
 8003d5a:	f002 fb0f 	bl	800637c <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003d5e:	2200      	movs	r2, #0
 8003d60:	2101      	movs	r1, #1
 8003d62:	2036      	movs	r0, #54	; 0x36
 8003d64:	f001 fae7 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003d68:	2036      	movs	r0, #54	; 0x36
 8003d6a:	f001 fb00 	bl	800536e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003d6e:	bf00      	nop
 8003d70:	3728      	adds	r7, #40	; 0x28
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	40007400 	.word	0x40007400
 8003d7c:	40023800 	.word	0x40023800
 8003d80:	40020000 	.word	0x40020000

08003d84 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b08a      	sub	sp, #40	; 0x28
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d8c:	f107 0314 	add.w	r3, r7, #20
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]
 8003d94:	605a      	str	r2, [r3, #4]
 8003d96:	609a      	str	r2, [r3, #8]
 8003d98:	60da      	str	r2, [r3, #12]
 8003d9a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a21      	ldr	r2, [pc, #132]	; (8003e28 <HAL_I2C_MspInit+0xa4>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d13b      	bne.n	8003e1e <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003da6:	2300      	movs	r3, #0
 8003da8:	613b      	str	r3, [r7, #16]
 8003daa:	4b20      	ldr	r3, [pc, #128]	; (8003e2c <HAL_I2C_MspInit+0xa8>)
 8003dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dae:	4a1f      	ldr	r2, [pc, #124]	; (8003e2c <HAL_I2C_MspInit+0xa8>)
 8003db0:	f043 0302 	orr.w	r3, r3, #2
 8003db4:	6313      	str	r3, [r2, #48]	; 0x30
 8003db6:	4b1d      	ldr	r3, [pc, #116]	; (8003e2c <HAL_I2C_MspInit+0xa8>)
 8003db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	613b      	str	r3, [r7, #16]
 8003dc0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8003dc2:	23c0      	movs	r3, #192	; 0xc0
 8003dc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003dc6:	2312      	movs	r3, #18
 8003dc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003dd2:	2304      	movs	r3, #4
 8003dd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dd6:	f107 0314 	add.w	r3, r7, #20
 8003dda:	4619      	mov	r1, r3
 8003ddc:	4814      	ldr	r0, [pc, #80]	; (8003e30 <HAL_I2C_MspInit+0xac>)
 8003dde:	f002 facd 	bl	800637c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003de2:	2300      	movs	r3, #0
 8003de4:	60fb      	str	r3, [r7, #12]
 8003de6:	4b11      	ldr	r3, [pc, #68]	; (8003e2c <HAL_I2C_MspInit+0xa8>)
 8003de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dea:	4a10      	ldr	r2, [pc, #64]	; (8003e2c <HAL_I2C_MspInit+0xa8>)
 8003dec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003df0:	6413      	str	r3, [r2, #64]	; 0x40
 8003df2:	4b0e      	ldr	r3, [pc, #56]	; (8003e2c <HAL_I2C_MspInit+0xa8>)
 8003df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dfa:	60fb      	str	r3, [r7, #12]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003dfe:	2200      	movs	r2, #0
 8003e00:	2100      	movs	r1, #0
 8003e02:	201f      	movs	r0, #31
 8003e04:	f001 fa97 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003e08:	201f      	movs	r0, #31
 8003e0a:	f001 fab0 	bl	800536e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8003e0e:	2200      	movs	r2, #0
 8003e10:	2100      	movs	r1, #0
 8003e12:	2020      	movs	r0, #32
 8003e14:	f001 fa8f 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003e18:	2020      	movs	r0, #32
 8003e1a:	f001 faa8 	bl	800536e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003e1e:	bf00      	nop
 8003e20:	3728      	adds	r7, #40	; 0x28
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	40005400 	.word	0x40005400
 8003e2c:	40023800 	.word	0x40023800
 8003e30:	40020400 	.word	0x40020400

08003e34 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a05      	ldr	r2, [pc, #20]	; (8003e58 <HAL_RTC_MspInit+0x24>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d102      	bne.n	8003e4c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003e46:	4b05      	ldr	r3, [pc, #20]	; (8003e5c <HAL_RTC_MspInit+0x28>)
 8003e48:	2201      	movs	r2, #1
 8003e4a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003e4c:	bf00      	nop
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr
 8003e58:	40002800 	.word	0x40002800
 8003e5c:	42470e3c 	.word	0x42470e3c

08003e60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b08c      	sub	sp, #48	; 0x30
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e68:	f107 031c 	add.w	r3, r7, #28
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	601a      	str	r2, [r3, #0]
 8003e70:	605a      	str	r2, [r3, #4]
 8003e72:	609a      	str	r2, [r3, #8]
 8003e74:	60da      	str	r2, [r3, #12]
 8003e76:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a45      	ldr	r2, [pc, #276]	; (8003f94 <HAL_SPI_MspInit+0x134>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d134      	bne.n	8003eec <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003e82:	2300      	movs	r3, #0
 8003e84:	61bb      	str	r3, [r7, #24]
 8003e86:	4b44      	ldr	r3, [pc, #272]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e8a:	4a43      	ldr	r2, [pc, #268]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003e8c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e90:	6453      	str	r3, [r2, #68]	; 0x44
 8003e92:	4b41      	ldr	r3, [pc, #260]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e9a:	61bb      	str	r3, [r7, #24]
 8003e9c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	617b      	str	r3, [r7, #20]
 8003ea2:	4b3d      	ldr	r3, [pc, #244]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea6:	4a3c      	ldr	r2, [pc, #240]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003ea8:	f043 0301 	orr.w	r3, r3, #1
 8003eac:	6313      	str	r3, [r2, #48]	; 0x30
 8003eae:	4b3a      	ldr	r3, [pc, #232]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	617b      	str	r3, [r7, #20]
 8003eb8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 8003eba:	23e0      	movs	r3, #224	; 0xe0
 8003ebc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ebe:	2302      	movs	r3, #2
 8003ec0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003eca:	2305      	movs	r3, #5
 8003ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ece:	f107 031c 	add.w	r3, r7, #28
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	4831      	ldr	r0, [pc, #196]	; (8003f9c <HAL_SPI_MspInit+0x13c>)
 8003ed6:	f002 fa51 	bl	800637c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003eda:	2200      	movs	r2, #0
 8003edc:	2100      	movs	r1, #0
 8003ede:	2023      	movs	r0, #35	; 0x23
 8003ee0:	f001 fa29 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003ee4:	2023      	movs	r0, #35	; 0x23
 8003ee6:	f001 fa42 	bl	800536e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003eea:	e04f      	b.n	8003f8c <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a2b      	ldr	r2, [pc, #172]	; (8003fa0 <HAL_SPI_MspInit+0x140>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d14a      	bne.n	8003f8c <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	613b      	str	r3, [r7, #16]
 8003efa:	4b27      	ldr	r3, [pc, #156]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efe:	4a26      	ldr	r2, [pc, #152]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003f00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f04:	6413      	str	r3, [r2, #64]	; 0x40
 8003f06:	4b24      	ldr	r3, [pc, #144]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f0e:	613b      	str	r3, [r7, #16]
 8003f10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f12:	2300      	movs	r3, #0
 8003f14:	60fb      	str	r3, [r7, #12]
 8003f16:	4b20      	ldr	r3, [pc, #128]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1a:	4a1f      	ldr	r2, [pc, #124]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003f1c:	f043 0304 	orr.w	r3, r3, #4
 8003f20:	6313      	str	r3, [r2, #48]	; 0x30
 8003f22:	4b1d      	ldr	r3, [pc, #116]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f26:	f003 0304 	and.w	r3, r3, #4
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f2e:	2300      	movs	r3, #0
 8003f30:	60bb      	str	r3, [r7, #8]
 8003f32:	4b19      	ldr	r3, [pc, #100]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f36:	4a18      	ldr	r2, [pc, #96]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003f38:	f043 0302 	orr.w	r3, r3, #2
 8003f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f3e:	4b16      	ldr	r3, [pc, #88]	; (8003f98 <HAL_SPI_MspInit+0x138>)
 8003f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	60bb      	str	r3, [r7, #8]
 8003f48:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 8003f4a:	2308      	movs	r3, #8
 8003f4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f4e:	2302      	movs	r3, #2
 8003f50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f52:	2300      	movs	r3, #0
 8003f54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f56:	2303      	movs	r3, #3
 8003f58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003f5a:	2305      	movs	r3, #5
 8003f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 8003f5e:	f107 031c 	add.w	r3, r7, #28
 8003f62:	4619      	mov	r1, r3
 8003f64:	480f      	ldr	r0, [pc, #60]	; (8003fa4 <HAL_SPI_MspInit+0x144>)
 8003f66:	f002 fa09 	bl	800637c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 8003f6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f70:	2302      	movs	r3, #2
 8003f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f74:	2300      	movs	r3, #0
 8003f76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003f7c:	2305      	movs	r3, #5
 8003f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 8003f80:	f107 031c 	add.w	r3, r7, #28
 8003f84:	4619      	mov	r1, r3
 8003f86:	4808      	ldr	r0, [pc, #32]	; (8003fa8 <HAL_SPI_MspInit+0x148>)
 8003f88:	f002 f9f8 	bl	800637c <HAL_GPIO_Init>
}
 8003f8c:	bf00      	nop
 8003f8e:	3730      	adds	r7, #48	; 0x30
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40013000 	.word	0x40013000
 8003f98:	40023800 	.word	0x40023800
 8003f9c:	40020000 	.word	0x40020000
 8003fa0:	40003800 	.word	0x40003800
 8003fa4:	40020800 	.word	0x40020800
 8003fa8:	40020400 	.word	0x40020400

08003fac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b08a      	sub	sp, #40	; 0x28
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a62      	ldr	r2, [pc, #392]	; (8004144 <HAL_TIM_Base_MspInit+0x198>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d126      	bne.n	800400c <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	627b      	str	r3, [r7, #36]	; 0x24
 8003fc2:	4b61      	ldr	r3, [pc, #388]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8003fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc6:	4a60      	ldr	r2, [pc, #384]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8003fc8:	f043 0301 	orr.w	r3, r3, #1
 8003fcc:	6453      	str	r3, [r2, #68]	; 0x44
 8003fce:	4b5e      	ldr	r3, [pc, #376]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8003fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003fda:	2200      	movs	r2, #0
 8003fdc:	2100      	movs	r1, #0
 8003fde:	2018      	movs	r0, #24
 8003fe0:	f001 f9a9 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003fe4:	2018      	movs	r0, #24
 8003fe6:	f001 f9c2 	bl	800536e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003fea:	2200      	movs	r2, #0
 8003fec:	2100      	movs	r1, #0
 8003fee:	2019      	movs	r0, #25
 8003ff0:	f001 f9a1 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003ff4:	2019      	movs	r0, #25
 8003ff6:	f001 f9ba 	bl	800536e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	2101      	movs	r1, #1
 8003ffe:	201a      	movs	r0, #26
 8004000:	f001 f999 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004004:	201a      	movs	r0, #26
 8004006:	f001 f9b2 	bl	800536e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800400a:	e096      	b.n	800413a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004014:	d116      	bne.n	8004044 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004016:	2300      	movs	r3, #0
 8004018:	623b      	str	r3, [r7, #32]
 800401a:	4b4b      	ldr	r3, [pc, #300]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 800401c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401e:	4a4a      	ldr	r2, [pc, #296]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8004020:	f043 0301 	orr.w	r3, r3, #1
 8004024:	6413      	str	r3, [r2, #64]	; 0x40
 8004026:	4b48      	ldr	r3, [pc, #288]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8004028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	623b      	str	r3, [r7, #32]
 8004030:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8004032:	2200      	movs	r2, #0
 8004034:	2103      	movs	r1, #3
 8004036:	201c      	movs	r0, #28
 8004038:	f001 f97d 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800403c:	201c      	movs	r0, #28
 800403e:	f001 f996 	bl	800536e <HAL_NVIC_EnableIRQ>
}
 8004042:	e07a      	b.n	800413a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a40      	ldr	r2, [pc, #256]	; (800414c <HAL_TIM_Base_MspInit+0x1a0>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d10e      	bne.n	800406c <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800404e:	2300      	movs	r3, #0
 8004050:	61fb      	str	r3, [r7, #28]
 8004052:	4b3d      	ldr	r3, [pc, #244]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8004054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004056:	4a3c      	ldr	r2, [pc, #240]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8004058:	f043 0302 	orr.w	r3, r3, #2
 800405c:	6413      	str	r3, [r2, #64]	; 0x40
 800405e:	4b3a      	ldr	r3, [pc, #232]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8004060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	61fb      	str	r3, [r7, #28]
 8004068:	69fb      	ldr	r3, [r7, #28]
}
 800406a:	e066      	b.n	800413a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a37      	ldr	r2, [pc, #220]	; (8004150 <HAL_TIM_Base_MspInit+0x1a4>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d116      	bne.n	80040a4 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004076:	2300      	movs	r3, #0
 8004078:	61bb      	str	r3, [r7, #24]
 800407a:	4b33      	ldr	r3, [pc, #204]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 800407c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407e:	4a32      	ldr	r2, [pc, #200]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8004080:	f043 0308 	orr.w	r3, r3, #8
 8004084:	6413      	str	r3, [r2, #64]	; 0x40
 8004086:	4b30      	ldr	r3, [pc, #192]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8004088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408a:	f003 0308 	and.w	r3, r3, #8
 800408e:	61bb      	str	r3, [r7, #24]
 8004090:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 8004092:	2200      	movs	r2, #0
 8004094:	2103      	movs	r1, #3
 8004096:	2032      	movs	r0, #50	; 0x32
 8004098:	f001 f94d 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800409c:	2032      	movs	r0, #50	; 0x32
 800409e:	f001 f966 	bl	800536e <HAL_NVIC_EnableIRQ>
}
 80040a2:	e04a      	b.n	800413a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a2a      	ldr	r2, [pc, #168]	; (8004154 <HAL_TIM_Base_MspInit+0x1a8>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d10e      	bne.n	80040cc <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80040ae:	2300      	movs	r3, #0
 80040b0:	617b      	str	r3, [r7, #20]
 80040b2:	4b25      	ldr	r3, [pc, #148]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 80040b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b6:	4a24      	ldr	r2, [pc, #144]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 80040b8:	f043 0320 	orr.w	r3, r3, #32
 80040bc:	6413      	str	r3, [r2, #64]	; 0x40
 80040be:	4b22      	ldr	r3, [pc, #136]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 80040c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c2:	f003 0320 	and.w	r3, r3, #32
 80040c6:	617b      	str	r3, [r7, #20]
 80040c8:	697b      	ldr	r3, [r7, #20]
}
 80040ca:	e036      	b.n	800413a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a21      	ldr	r2, [pc, #132]	; (8004158 <HAL_TIM_Base_MspInit+0x1ac>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d116      	bne.n	8004104 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80040d6:	2300      	movs	r3, #0
 80040d8:	613b      	str	r3, [r7, #16]
 80040da:	4b1b      	ldr	r3, [pc, #108]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 80040dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040de:	4a1a      	ldr	r2, [pc, #104]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 80040e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040e4:	6453      	str	r3, [r2, #68]	; 0x44
 80040e6:	4b18      	ldr	r3, [pc, #96]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 80040e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040ee:	613b      	str	r3, [r7, #16]
 80040f0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80040f2:	2200      	movs	r2, #0
 80040f4:	2100      	movs	r1, #0
 80040f6:	2018      	movs	r0, #24
 80040f8:	f001 f91d 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80040fc:	2018      	movs	r0, #24
 80040fe:	f001 f936 	bl	800536e <HAL_NVIC_EnableIRQ>
}
 8004102:	e01a      	b.n	800413a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a14      	ldr	r2, [pc, #80]	; (800415c <HAL_TIM_Base_MspInit+0x1b0>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d115      	bne.n	800413a <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800410e:	2300      	movs	r3, #0
 8004110:	60fb      	str	r3, [r7, #12]
 8004112:	4b0d      	ldr	r3, [pc, #52]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8004114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004116:	4a0c      	ldr	r2, [pc, #48]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8004118:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800411c:	6453      	str	r3, [r2, #68]	; 0x44
 800411e:	4b0a      	ldr	r3, [pc, #40]	; (8004148 <HAL_TIM_Base_MspInit+0x19c>)
 8004120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004122:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004126:	60fb      	str	r3, [r7, #12]
 8004128:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 800412a:	2200      	movs	r2, #0
 800412c:	2101      	movs	r1, #1
 800412e:	201a      	movs	r0, #26
 8004130:	f001 f901 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004134:	201a      	movs	r0, #26
 8004136:	f001 f91a 	bl	800536e <HAL_NVIC_EnableIRQ>
}
 800413a:	bf00      	nop
 800413c:	3728      	adds	r7, #40	; 0x28
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	40010000 	.word	0x40010000
 8004148:	40023800 	.word	0x40023800
 800414c:	40000400 	.word	0x40000400
 8004150:	40000c00 	.word	0x40000c00
 8004154:	40001400 	.word	0x40001400
 8004158:	40014000 	.word	0x40014000
 800415c:	40014800 	.word	0x40014800

08004160 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b08a      	sub	sp, #40	; 0x28
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004168:	f107 0314 	add.w	r3, r7, #20
 800416c:	2200      	movs	r2, #0
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	605a      	str	r2, [r3, #4]
 8004172:	609a      	str	r2, [r3, #8]
 8004174:	60da      	str	r2, [r3, #12]
 8004176:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a25      	ldr	r2, [pc, #148]	; (8004214 <HAL_TIM_MspPostInit+0xb4>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d11f      	bne.n	80041c2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004182:	2300      	movs	r3, #0
 8004184:	613b      	str	r3, [r7, #16]
 8004186:	4b24      	ldr	r3, [pc, #144]	; (8004218 <HAL_TIM_MspPostInit+0xb8>)
 8004188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800418a:	4a23      	ldr	r2, [pc, #140]	; (8004218 <HAL_TIM_MspPostInit+0xb8>)
 800418c:	f043 0301 	orr.w	r3, r3, #1
 8004190:	6313      	str	r3, [r2, #48]	; 0x30
 8004192:	4b21      	ldr	r3, [pc, #132]	; (8004218 <HAL_TIM_MspPostInit+0xb8>)
 8004194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	613b      	str	r3, [r7, #16]
 800419c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 800419e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a4:	2302      	movs	r3, #2
 80041a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a8:	2300      	movs	r3, #0
 80041aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041ac:	2300      	movs	r3, #0
 80041ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80041b0:	2301      	movs	r3, #1
 80041b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 80041b4:	f107 0314 	add.w	r3, r7, #20
 80041b8:	4619      	mov	r1, r3
 80041ba:	4818      	ldr	r0, [pc, #96]	; (800421c <HAL_TIM_MspPostInit+0xbc>)
 80041bc:	f002 f8de 	bl	800637c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80041c0:	e023      	b.n	800420a <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a16      	ldr	r2, [pc, #88]	; (8004220 <HAL_TIM_MspPostInit+0xc0>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d11e      	bne.n	800420a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041cc:	2300      	movs	r3, #0
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	4b11      	ldr	r3, [pc, #68]	; (8004218 <HAL_TIM_MspPostInit+0xb8>)
 80041d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d4:	4a10      	ldr	r2, [pc, #64]	; (8004218 <HAL_TIM_MspPostInit+0xb8>)
 80041d6:	f043 0304 	orr.w	r3, r3, #4
 80041da:	6313      	str	r3, [r2, #48]	; 0x30
 80041dc:	4b0e      	ldr	r3, [pc, #56]	; (8004218 <HAL_TIM_MspPostInit+0xb8>)
 80041de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e0:	f003 0304 	and.w	r3, r3, #4
 80041e4:	60fb      	str	r3, [r7, #12]
 80041e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 80041e8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80041ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ee:	2302      	movs	r3, #2
 80041f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f2:	2300      	movs	r3, #0
 80041f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041f6:	2300      	movs	r3, #0
 80041f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80041fa:	2302      	movs	r3, #2
 80041fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041fe:	f107 0314 	add.w	r3, r7, #20
 8004202:	4619      	mov	r1, r3
 8004204:	4807      	ldr	r0, [pc, #28]	; (8004224 <HAL_TIM_MspPostInit+0xc4>)
 8004206:	f002 f8b9 	bl	800637c <HAL_GPIO_Init>
}
 800420a:	bf00      	nop
 800420c:	3728      	adds	r7, #40	; 0x28
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	40010000 	.word	0x40010000
 8004218:	40023800 	.word	0x40023800
 800421c:	40020000 	.word	0x40020000
 8004220:	40000400 	.word	0x40000400
 8004224:	40020800 	.word	0x40020800

08004228 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b08a      	sub	sp, #40	; 0x28
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004230:	f107 0314 	add.w	r3, r7, #20
 8004234:	2200      	movs	r2, #0
 8004236:	601a      	str	r2, [r3, #0]
 8004238:	605a      	str	r2, [r3, #4]
 800423a:	609a      	str	r2, [r3, #8]
 800423c:	60da      	str	r2, [r3, #12]
 800423e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a28      	ldr	r2, [pc, #160]	; (80042e8 <HAL_UART_MspInit+0xc0>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d14a      	bne.n	80042e0 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800424a:	2300      	movs	r3, #0
 800424c:	613b      	str	r3, [r7, #16]
 800424e:	4b27      	ldr	r3, [pc, #156]	; (80042ec <HAL_UART_MspInit+0xc4>)
 8004250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004252:	4a26      	ldr	r2, [pc, #152]	; (80042ec <HAL_UART_MspInit+0xc4>)
 8004254:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004258:	6413      	str	r3, [r2, #64]	; 0x40
 800425a:	4b24      	ldr	r3, [pc, #144]	; (80042ec <HAL_UART_MspInit+0xc4>)
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004262:	613b      	str	r3, [r7, #16]
 8004264:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004266:	2300      	movs	r3, #0
 8004268:	60fb      	str	r3, [r7, #12]
 800426a:	4b20      	ldr	r3, [pc, #128]	; (80042ec <HAL_UART_MspInit+0xc4>)
 800426c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426e:	4a1f      	ldr	r2, [pc, #124]	; (80042ec <HAL_UART_MspInit+0xc4>)
 8004270:	f043 0304 	orr.w	r3, r3, #4
 8004274:	6313      	str	r3, [r2, #48]	; 0x30
 8004276:	4b1d      	ldr	r3, [pc, #116]	; (80042ec <HAL_UART_MspInit+0xc4>)
 8004278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800427a:	f003 0304 	and.w	r3, r3, #4
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004282:	2300      	movs	r3, #0
 8004284:	60bb      	str	r3, [r7, #8]
 8004286:	4b19      	ldr	r3, [pc, #100]	; (80042ec <HAL_UART_MspInit+0xc4>)
 8004288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428a:	4a18      	ldr	r2, [pc, #96]	; (80042ec <HAL_UART_MspInit+0xc4>)
 800428c:	f043 0308 	orr.w	r3, r3, #8
 8004290:	6313      	str	r3, [r2, #48]	; 0x30
 8004292:	4b16      	ldr	r3, [pc, #88]	; (80042ec <HAL_UART_MspInit+0xc4>)
 8004294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004296:	f003 0308 	and.w	r3, r3, #8
 800429a:	60bb      	str	r3, [r7, #8]
 800429c:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800429e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042a4:	2302      	movs	r3, #2
 80042a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042a8:	2301      	movs	r3, #1
 80042aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042ac:	2303      	movs	r3, #3
 80042ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80042b0:	2308      	movs	r3, #8
 80042b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042b4:	f107 0314 	add.w	r3, r7, #20
 80042b8:	4619      	mov	r1, r3
 80042ba:	480d      	ldr	r0, [pc, #52]	; (80042f0 <HAL_UART_MspInit+0xc8>)
 80042bc:	f002 f85e 	bl	800637c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80042c0:	2304      	movs	r3, #4
 80042c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c4:	2302      	movs	r3, #2
 80042c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042c8:	2301      	movs	r3, #1
 80042ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042cc:	2303      	movs	r3, #3
 80042ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80042d0:	2308      	movs	r3, #8
 80042d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80042d4:	f107 0314 	add.w	r3, r7, #20
 80042d8:	4619      	mov	r1, r3
 80042da:	4806      	ldr	r0, [pc, #24]	; (80042f4 <HAL_UART_MspInit+0xcc>)
 80042dc:	f002 f84e 	bl	800637c <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 80042e0:	bf00      	nop
 80042e2:	3728      	adds	r7, #40	; 0x28
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40005000 	.word	0x40005000
 80042ec:	40023800 	.word	0x40023800
 80042f0:	40020800 	.word	0x40020800
 80042f4:	40020c00 	.word	0x40020c00

080042f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80042fc:	f006 f906 	bl	800a50c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004300:	e7fe      	b.n	8004300 <NMI_Handler+0x8>

08004302 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004302:	b480      	push	{r7}
 8004304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004306:	e7fe      	b.n	8004306 <HardFault_Handler+0x4>

08004308 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004308:	b480      	push	{r7}
 800430a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800430c:	e7fe      	b.n	800430c <MemManage_Handler+0x4>

0800430e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800430e:	b480      	push	{r7}
 8004310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004312:	e7fe      	b.n	8004312 <BusFault_Handler+0x4>

08004314 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004314:	b480      	push	{r7}
 8004316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004318:	e7fe      	b.n	8004318 <UsageFault_Handler+0x4>

0800431a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800431a:	b480      	push	{r7}
 800431c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800431e:	bf00      	nop
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr

08004328 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004328:	b480      	push	{r7}
 800432a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800432c:	bf00      	nop
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr

08004336 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004336:	b480      	push	{r7}
 8004338:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800433a:	bf00      	nop
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004348:	f000 f9fc 	bl	8004744 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800434c:	bf00      	nop
 800434e:	bd80      	pop	{r7, pc}

08004350 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004354:	2002      	movs	r0, #2
 8004356:	f002 f9dd 	bl	8006714 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800435a:	bf00      	nop
 800435c:	bd80      	pop	{r7, pc}

0800435e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800435e:	b580      	push	{r7, lr}
 8004360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004362:	2010      	movs	r0, #16
 8004364:	f002 f9d6 	bl	8006714 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004368:	bf00      	nop
 800436a:	bd80      	pop	{r7, pc}

0800436c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004370:	4802      	ldr	r0, [pc, #8]	; (800437c <ADC_IRQHandler+0x10>)
 8004372:	f000 fb7a 	bl	8004a6a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004376:	bf00      	nop
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	2000081c 	.word	0x2000081c

08004380 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8004384:	2040      	movs	r0, #64	; 0x40
 8004386:	f002 f9c5 	bl	8006714 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800438a:	2080      	movs	r0, #128	; 0x80
 800438c:	f002 f9c2 	bl	8006714 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004390:	bf00      	nop
 8004392:	bd80      	pop	{r7, pc}

08004394 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004398:	4803      	ldr	r0, [pc, #12]	; (80043a8 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 800439a:	f008 f897 	bl	800c4cc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 800439e:	4803      	ldr	r0, [pc, #12]	; (80043ac <TIM1_BRK_TIM9_IRQHandler+0x18>)
 80043a0:	f008 f894 	bl	800c4cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80043a4:	bf00      	nop
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	20000910 	.word	0x20000910
 80043ac:	20000950 	.word	0x20000950

080043b0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80043b4:	4802      	ldr	r0, [pc, #8]	; (80043c0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80043b6:	f008 f889 	bl	800c4cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80043ba:	bf00      	nop
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	20000910 	.word	0x20000910

080043c4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80043c8:	4803      	ldr	r0, [pc, #12]	; (80043d8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80043ca:	f008 f87f 	bl	800c4cc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80043ce:	4803      	ldr	r0, [pc, #12]	; (80043dc <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80043d0:	f008 f87c 	bl	800c4cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80043d4:	bf00      	nop
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	20000910 	.word	0x20000910
 80043dc:	20000868 	.word	0x20000868

080043e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80043e4:	4802      	ldr	r0, [pc, #8]	; (80043f0 <TIM2_IRQHandler+0x10>)
 80043e6:	f008 f871 	bl	800c4cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80043ea:	bf00      	nop
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	20000a20 	.word	0x20000a20

080043f4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80043f8:	4802      	ldr	r0, [pc, #8]	; (8004404 <I2C1_EV_IRQHandler+0x10>)
 80043fa:	f002 fbd5 	bl	8006ba8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80043fe:	bf00      	nop
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	200006fc 	.word	0x200006fc

08004408 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800440c:	4802      	ldr	r0, [pc, #8]	; (8004418 <I2C1_ER_IRQHandler+0x10>)
 800440e:	f002 fd38 	bl	8006e82 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004412:	bf00      	nop
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	200006fc 	.word	0x200006fc

0800441c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004420:	4802      	ldr	r0, [pc, #8]	; (800442c <SPI1_IRQHandler+0x10>)
 8004422:	f007 f9c7 	bl	800b7b4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004426:	bf00      	nop
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	200009c8 	.word	0x200009c8

08004430 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8004434:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004438:	f002 f96c 	bl	8006714 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800443c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004440:	f002 f968 	bl	8006714 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004444:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004448:	f002 f964 	bl	8006714 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800444c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004450:	f002 f960 	bl	8006714 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004454:	bf00      	nop
 8004456:	bd80      	pop	{r7, pc}

08004458 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800445c:	4802      	ldr	r0, [pc, #8]	; (8004468 <TIM5_IRQHandler+0x10>)
 800445e:	f008 f835 	bl	800c4cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004462:	bf00      	nop
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	2000075c 	.word	0x2000075c

0800446c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8004470:	4802      	ldr	r0, [pc, #8]	; (800447c <TIM6_DAC_IRQHandler+0x10>)
 8004472:	f001 fe82 	bl	800617a <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004476:	bf00      	nop
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	200008a8 	.word	0x200008a8

08004480 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004484:	4802      	ldr	r0, [pc, #8]	; (8004490 <OTG_FS_IRQHandler+0x10>)
 8004486:	f004 fbb1 	bl	8008bec <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800448a:	bf00      	nop
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	20001fe4 	.word	0x20001fe4

08004494 <_getpid>:
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
 8004498:	2301      	movs	r3, #1
 800449a:	4618      	mov	r0, r3
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <_kill>:
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
 80044ae:	f00c ffc7 	bl	8011440 <__errno>
 80044b2:	4602      	mov	r2, r0
 80044b4:	2316      	movs	r3, #22
 80044b6:	6013      	str	r3, [r2, #0]
 80044b8:	f04f 33ff 	mov.w	r3, #4294967295
 80044bc:	4618      	mov	r0, r3
 80044be:	3708      	adds	r7, #8
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <_exit>:
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	f04f 31ff 	mov.w	r1, #4294967295
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f7ff ffe7 	bl	80044a4 <_kill>
 80044d6:	e7fe      	b.n	80044d6 <_exit+0x12>

080044d8 <_read>:
 80044d8:	b580      	push	{r7, lr}
 80044da:	b086      	sub	sp, #24
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
 80044e4:	2300      	movs	r3, #0
 80044e6:	617b      	str	r3, [r7, #20]
 80044e8:	e00a      	b.n	8004500 <_read+0x28>
 80044ea:	f3af 8000 	nop.w
 80044ee:	4601      	mov	r1, r0
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	1c5a      	adds	r2, r3, #1
 80044f4:	60ba      	str	r2, [r7, #8]
 80044f6:	b2ca      	uxtb	r2, r1
 80044f8:	701a      	strb	r2, [r3, #0]
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	3301      	adds	r3, #1
 80044fe:	617b      	str	r3, [r7, #20]
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	429a      	cmp	r2, r3
 8004506:	dbf0      	blt.n	80044ea <_read+0x12>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	4618      	mov	r0, r3
 800450c:	3718      	adds	r7, #24
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}

08004512 <_write>:
 8004512:	b580      	push	{r7, lr}
 8004514:	b086      	sub	sp, #24
 8004516:	af00      	add	r7, sp, #0
 8004518:	60f8      	str	r0, [r7, #12]
 800451a:	60b9      	str	r1, [r7, #8]
 800451c:	607a      	str	r2, [r7, #4]
 800451e:	2300      	movs	r3, #0
 8004520:	617b      	str	r3, [r7, #20]
 8004522:	e009      	b.n	8004538 <_write+0x26>
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	60ba      	str	r2, [r7, #8]
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	4618      	mov	r0, r3
 800452e:	f3af 8000 	nop.w
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	3301      	adds	r3, #1
 8004536:	617b      	str	r3, [r7, #20]
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	429a      	cmp	r2, r3
 800453e:	dbf1      	blt.n	8004524 <_write+0x12>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4618      	mov	r0, r3
 8004544:	3718      	adds	r7, #24
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <_close>:
 800454a:	b480      	push	{r7}
 800454c:	b083      	sub	sp, #12
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
 8004552:	f04f 33ff 	mov.w	r3, #4294967295
 8004556:	4618      	mov	r0, r3
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr

08004562 <_fstat>:
 8004562:	b480      	push	{r7}
 8004564:	b083      	sub	sp, #12
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
 800456a:	6039      	str	r1, [r7, #0]
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004572:	605a      	str	r2, [r3, #4]
 8004574:	2300      	movs	r3, #0
 8004576:	4618      	mov	r0, r3
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr

08004582 <_isatty>:
 8004582:	b480      	push	{r7}
 8004584:	b083      	sub	sp, #12
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
 800458a:	2301      	movs	r3, #1
 800458c:	4618      	mov	r0, r3
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <_lseek>:
 8004598:	b480      	push	{r7}
 800459a:	b085      	sub	sp, #20
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
 80045a4:	2300      	movs	r3, #0
 80045a6:	4618      	mov	r0, r3
 80045a8:	3714      	adds	r7, #20
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr
	...

080045b4 <_sbrk>:
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b086      	sub	sp, #24
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	4a14      	ldr	r2, [pc, #80]	; (8004610 <_sbrk+0x5c>)
 80045be:	4b15      	ldr	r3, [pc, #84]	; (8004614 <_sbrk+0x60>)
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	617b      	str	r3, [r7, #20]
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	613b      	str	r3, [r7, #16]
 80045c8:	4b13      	ldr	r3, [pc, #76]	; (8004618 <_sbrk+0x64>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d102      	bne.n	80045d6 <_sbrk+0x22>
 80045d0:	4b11      	ldr	r3, [pc, #68]	; (8004618 <_sbrk+0x64>)
 80045d2:	4a12      	ldr	r2, [pc, #72]	; (800461c <_sbrk+0x68>)
 80045d4:	601a      	str	r2, [r3, #0]
 80045d6:	4b10      	ldr	r3, [pc, #64]	; (8004618 <_sbrk+0x64>)
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4413      	add	r3, r2
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d207      	bcs.n	80045f4 <_sbrk+0x40>
 80045e4:	f00c ff2c 	bl	8011440 <__errno>
 80045e8:	4602      	mov	r2, r0
 80045ea:	230c      	movs	r3, #12
 80045ec:	6013      	str	r3, [r2, #0]
 80045ee:	f04f 33ff 	mov.w	r3, #4294967295
 80045f2:	e009      	b.n	8004608 <_sbrk+0x54>
 80045f4:	4b08      	ldr	r3, [pc, #32]	; (8004618 <_sbrk+0x64>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	60fb      	str	r3, [r7, #12]
 80045fa:	4b07      	ldr	r3, [pc, #28]	; (8004618 <_sbrk+0x64>)
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4413      	add	r3, r2
 8004602:	4a05      	ldr	r2, [pc, #20]	; (8004618 <_sbrk+0x64>)
 8004604:	6013      	str	r3, [r2, #0]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	4618      	mov	r0, r3
 800460a:	3718      	adds	r7, #24
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	20020000 	.word	0x20020000
 8004614:	00000400 	.word	0x00000400
 8004618:	2000068c 	.word	0x2000068c
 800461c:	200023f0 	.word	0x200023f0

08004620 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004624:	4b08      	ldr	r3, [pc, #32]	; (8004648 <SystemInit+0x28>)
 8004626:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800462a:	4a07      	ldr	r2, [pc, #28]	; (8004648 <SystemInit+0x28>)
 800462c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004630:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004634:	4b04      	ldr	r3, [pc, #16]	; (8004648 <SystemInit+0x28>)
 8004636:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800463a:	609a      	str	r2, [r3, #8]
#endif
}
 800463c:	bf00      	nop
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	e000ed00 	.word	0xe000ed00

0800464c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800464c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004684 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004650:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004652:	e003      	b.n	800465c <LoopCopyDataInit>

08004654 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004654:	4b0c      	ldr	r3, [pc, #48]	; (8004688 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004656:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004658:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800465a:	3104      	adds	r1, #4

0800465c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800465c:	480b      	ldr	r0, [pc, #44]	; (800468c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800465e:	4b0c      	ldr	r3, [pc, #48]	; (8004690 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004660:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004662:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004664:	d3f6      	bcc.n	8004654 <CopyDataInit>
  ldr  r2, =_sbss
 8004666:	4a0b      	ldr	r2, [pc, #44]	; (8004694 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004668:	e002      	b.n	8004670 <LoopFillZerobss>

0800466a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800466a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800466c:	f842 3b04 	str.w	r3, [r2], #4

08004670 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004670:	4b09      	ldr	r3, [pc, #36]	; (8004698 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004672:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004674:	d3f9      	bcc.n	800466a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004676:	f7ff ffd3 	bl	8004620 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800467a:	f00c fef9 	bl	8011470 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800467e:	f7fd f847 	bl	8001710 <main>
  bx  lr    
 8004682:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004684:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004688:	08013078 	.word	0x08013078
  ldr  r0, =_sdata
 800468c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004690:	20000250 	.word	0x20000250
  ldr  r2, =_sbss
 8004694:	20000250 	.word	0x20000250
  ldr  r3, = _ebss
 8004698:	200023f0 	.word	0x200023f0

0800469c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800469c:	e7fe      	b.n	800469c <CAN1_RX0_IRQHandler>
	...

080046a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80046a4:	4b0e      	ldr	r3, [pc, #56]	; (80046e0 <HAL_Init+0x40>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a0d      	ldr	r2, [pc, #52]	; (80046e0 <HAL_Init+0x40>)
 80046aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80046ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80046b0:	4b0b      	ldr	r3, [pc, #44]	; (80046e0 <HAL_Init+0x40>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a0a      	ldr	r2, [pc, #40]	; (80046e0 <HAL_Init+0x40>)
 80046b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80046ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80046bc:	4b08      	ldr	r3, [pc, #32]	; (80046e0 <HAL_Init+0x40>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a07      	ldr	r2, [pc, #28]	; (80046e0 <HAL_Init+0x40>)
 80046c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046c8:	2003      	movs	r0, #3
 80046ca:	f000 fe29 	bl	8005320 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80046ce:	2000      	movs	r0, #0
 80046d0:	f000 f808 	bl	80046e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80046d4:	f7ff fa74 	bl	8003bc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	40023c00 	.word	0x40023c00

080046e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80046ec:	4b12      	ldr	r3, [pc, #72]	; (8004738 <HAL_InitTick+0x54>)
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	4b12      	ldr	r3, [pc, #72]	; (800473c <HAL_InitTick+0x58>)
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	4619      	mov	r1, r3
 80046f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80046fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004702:	4618      	mov	r0, r3
 8004704:	f000 fe41 	bl	800538a <HAL_SYSTICK_Config>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d001      	beq.n	8004712 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e00e      	b.n	8004730 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2b0f      	cmp	r3, #15
 8004716:	d80a      	bhi.n	800472e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004718:	2200      	movs	r2, #0
 800471a:	6879      	ldr	r1, [r7, #4]
 800471c:	f04f 30ff 	mov.w	r0, #4294967295
 8004720:	f000 fe09 	bl	8005336 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004724:	4a06      	ldr	r2, [pc, #24]	; (8004740 <HAL_InitTick+0x5c>)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800472a:	2300      	movs	r3, #0
 800472c:	e000      	b.n	8004730 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
}
 8004730:	4618      	mov	r0, r3
 8004732:	3708      	adds	r7, #8
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	2000006c 	.word	0x2000006c
 800473c:	20000074 	.word	0x20000074
 8004740:	20000070 	.word	0x20000070

08004744 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004744:	b480      	push	{r7}
 8004746:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004748:	4b06      	ldr	r3, [pc, #24]	; (8004764 <HAL_IncTick+0x20>)
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	461a      	mov	r2, r3
 800474e:	4b06      	ldr	r3, [pc, #24]	; (8004768 <HAL_IncTick+0x24>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4413      	add	r3, r2
 8004754:	4a04      	ldr	r2, [pc, #16]	; (8004768 <HAL_IncTick+0x24>)
 8004756:	6013      	str	r3, [r2, #0]
}
 8004758:	bf00      	nop
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	20000074 	.word	0x20000074
 8004768:	20000b08 	.word	0x20000b08

0800476c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800476c:	b480      	push	{r7}
 800476e:	af00      	add	r7, sp, #0
  return uwTick;
 8004770:	4b03      	ldr	r3, [pc, #12]	; (8004780 <HAL_GetTick+0x14>)
 8004772:	681b      	ldr	r3, [r3, #0]
}
 8004774:	4618      	mov	r0, r3
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	20000b08 	.word	0x20000b08

08004784 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800478c:	f7ff ffee 	bl	800476c <HAL_GetTick>
 8004790:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800479c:	d005      	beq.n	80047aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800479e:	4b09      	ldr	r3, [pc, #36]	; (80047c4 <HAL_Delay+0x40>)
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	461a      	mov	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	4413      	add	r3, r2
 80047a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80047aa:	bf00      	nop
 80047ac:	f7ff ffde 	bl	800476c <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d8f7      	bhi.n	80047ac <HAL_Delay+0x28>
  {
  }
}
 80047bc:	bf00      	nop
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	20000074 	.word	0x20000074

080047c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047d0:	2300      	movs	r3, #0
 80047d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d101      	bne.n	80047de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e033      	b.n	8004846 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d109      	bne.n	80047fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f7ff fa12 	bl	8003c10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fe:	f003 0310 	and.w	r3, r3, #16
 8004802:	2b00      	cmp	r3, #0
 8004804:	d118      	bne.n	8004838 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800480e:	f023 0302 	bic.w	r3, r3, #2
 8004812:	f043 0202 	orr.w	r2, r3, #2
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 fbaa 	bl	8004f74 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482a:	f023 0303 	bic.w	r3, r3, #3
 800482e:	f043 0201 	orr.w	r2, r3, #1
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	641a      	str	r2, [r3, #64]	; 0x40
 8004836:	e001      	b.n	800483c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004844:	7bfb      	ldrb	r3, [r7, #15]
}
 8004846:	4618      	mov	r0, r3
 8004848:	3710      	adds	r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
	...

08004850 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8004850:	b480      	push	{r7}
 8004852:	b085      	sub	sp, #20
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004858:	2300      	movs	r3, #0
 800485a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004862:	2b01      	cmp	r3, #1
 8004864:	d101      	bne.n	800486a <HAL_ADC_Start_IT+0x1a>
 8004866:	2302      	movs	r3, #2
 8004868:	e0b0      	b.n	80049cc <HAL_ADC_Start_IT+0x17c>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f003 0301 	and.w	r3, r3, #1
 800487c:	2b01      	cmp	r3, #1
 800487e:	d018      	beq.n	80048b2 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689a      	ldr	r2, [r3, #8]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f042 0201 	orr.w	r2, r2, #1
 800488e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004890:	4b51      	ldr	r3, [pc, #324]	; (80049d8 <HAL_ADC_Start_IT+0x188>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a51      	ldr	r2, [pc, #324]	; (80049dc <HAL_ADC_Start_IT+0x18c>)
 8004896:	fba2 2303 	umull	r2, r3, r2, r3
 800489a:	0c9a      	lsrs	r2, r3, #18
 800489c:	4613      	mov	r3, r2
 800489e:	005b      	lsls	r3, r3, #1
 80048a0:	4413      	add	r3, r2
 80048a2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80048a4:	e002      	b.n	80048ac <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	3b01      	subs	r3, #1
 80048aa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1f9      	bne.n	80048a6 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b01      	cmp	r3, #1
 80048be:	f040 8084 	bne.w	80049ca <HAL_ADC_Start_IT+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80048ca:	f023 0301 	bic.w	r3, r3, #1
 80048ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d007      	beq.n	80048f4 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80048ec:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004900:	d106      	bne.n	8004910 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004906:	f023 0206 	bic.w	r2, r3, #6
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	645a      	str	r2, [r3, #68]	; 0x44
 800490e:	e002      	b.n	8004916 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800491e:	4b30      	ldr	r3, [pc, #192]	; (80049e0 <HAL_ADC_Start_IT+0x190>)
 8004920:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800492a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	6812      	ldr	r2, [r2, #0]
 8004936:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800493a:	f043 0320 	orr.w	r3, r3, #32
 800493e:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f003 031f 	and.w	r3, r3, #31
 8004948:	2b00      	cmp	r3, #0
 800494a:	d12a      	bne.n	80049a2 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a24      	ldr	r2, [pc, #144]	; (80049e4 <HAL_ADC_Start_IT+0x194>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d015      	beq.n	8004982 <HAL_ADC_Start_IT+0x132>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a23      	ldr	r2, [pc, #140]	; (80049e8 <HAL_ADC_Start_IT+0x198>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d105      	bne.n	800496c <HAL_ADC_Start_IT+0x11c>
 8004960:	4b1f      	ldr	r3, [pc, #124]	; (80049e0 <HAL_ADC_Start_IT+0x190>)
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f003 031f 	and.w	r3, r3, #31
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00a      	beq.n	8004982 <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a1e      	ldr	r2, [pc, #120]	; (80049ec <HAL_ADC_Start_IT+0x19c>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d129      	bne.n	80049ca <HAL_ADC_Start_IT+0x17a>
 8004976:	4b1a      	ldr	r3, [pc, #104]	; (80049e0 <HAL_ADC_Start_IT+0x190>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	f003 031f 	and.w	r3, r3, #31
 800497e:	2b0f      	cmp	r3, #15
 8004980:	d823      	bhi.n	80049ca <HAL_ADC_Start_IT+0x17a>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d11c      	bne.n	80049ca <HAL_ADC_Start_IT+0x17a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689a      	ldr	r2, [r3, #8]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800499e:	609a      	str	r2, [r3, #8]
 80049a0:	e013      	b.n	80049ca <HAL_ADC_Start_IT+0x17a>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a0f      	ldr	r2, [pc, #60]	; (80049e4 <HAL_ADC_Start_IT+0x194>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d10e      	bne.n	80049ca <HAL_ADC_Start_IT+0x17a>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d107      	bne.n	80049ca <HAL_ADC_Start_IT+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	689a      	ldr	r2, [r3, #8]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80049c8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80049ca:	2300      	movs	r3, #0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3714      	adds	r7, #20
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr
 80049d8:	2000006c 	.word	0x2000006c
 80049dc:	431bde83 	.word	0x431bde83
 80049e0:	40012300 	.word	0x40012300
 80049e4:	40012000 	.word	0x40012000
 80049e8:	40012100 	.word	0x40012100
 80049ec:	40012200 	.word	0x40012200

080049f0 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d101      	bne.n	8004a06 <HAL_ADC_Stop_IT+0x16>
 8004a02:	2302      	movs	r3, #2
 8004a04:	e02b      	b.n	8004a5e <HAL_ADC_Stop_IT+0x6e>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	689a      	ldr	r2, [r3, #8]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f022 0201 	bic.w	r2, r2, #1
 8004a1c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d113      	bne.n	8004a54 <HAL_ADC_Stop_IT+0x64>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	6812      	ldr	r2, [r2, #0]
 8004a36:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004a3a:	f023 0320 	bic.w	r3, r3, #32
 8004a3e:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a44:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004a48:	f023 0301 	bic.w	r3, r3, #1
 8004a4c:	f043 0201 	orr.w	r2, r3, #1
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	370c      	adds	r7, #12
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr

08004a6a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b084      	sub	sp, #16
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004a72:	2300      	movs	r3, #0
 8004a74:	60fb      	str	r3, [r7, #12]
 8004a76:	2300      	movs	r3, #0
 8004a78:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	bf0c      	ite	eq
 8004a88:	2301      	moveq	r3, #1
 8004a8a:	2300      	movne	r3, #0
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f003 0320 	and.w	r3, r3, #32
 8004a9a:	2b20      	cmp	r3, #32
 8004a9c:	bf0c      	ite	eq
 8004a9e:	2301      	moveq	r3, #1
 8004aa0:	2300      	movne	r3, #0
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d049      	beq.n	8004b40 <HAL_ADC_IRQHandler+0xd6>
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d046      	beq.n	8004b40 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab6:	f003 0310 	and.w	r3, r3, #16
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d105      	bne.n	8004aca <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d12b      	bne.n	8004b30 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d127      	bne.n	8004b30 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d006      	beq.n	8004afc <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d119      	bne.n	8004b30 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	685a      	ldr	r2, [r3, #4]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f022 0220 	bic.w	r2, r2, #32
 8004b0a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b10:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d105      	bne.n	8004b30 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b28:	f043 0201 	orr.w	r2, r3, #1
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f7fe f973 	bl	8002e1c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f06f 0212 	mvn.w	r2, #18
 8004b3e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0304 	and.w	r3, r3, #4
 8004b4a:	2b04      	cmp	r3, #4
 8004b4c:	bf0c      	ite	eq
 8004b4e:	2301      	moveq	r3, #1
 8004b50:	2300      	movne	r3, #0
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b60:	2b80      	cmp	r3, #128	; 0x80
 8004b62:	bf0c      	ite	eq
 8004b64:	2301      	moveq	r3, #1
 8004b66:	2300      	movne	r3, #0
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d057      	beq.n	8004c22 <HAL_ADC_IRQHandler+0x1b8>
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d054      	beq.n	8004c22 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7c:	f003 0310 	and.w	r3, r3, #16
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d105      	bne.n	8004b90 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b88:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d139      	bne.n	8004c12 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d006      	beq.n	8004bba <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d12b      	bne.n	8004c12 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d124      	bne.n	8004c12 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d11d      	bne.n	8004c12 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d119      	bne.n	8004c12 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bec:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d105      	bne.n	8004c12 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0a:	f043 0201 	orr.w	r2, r3, #1
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 faaa 	bl	800516c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f06f 020c 	mvn.w	r2, #12
 8004c20:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0301 	and.w	r3, r3, #1
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	bf0c      	ite	eq
 8004c30:	2301      	moveq	r3, #1
 8004c32:	2300      	movne	r3, #0
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c42:	2b40      	cmp	r3, #64	; 0x40
 8004c44:	bf0c      	ite	eq
 8004c46:	2301      	moveq	r3, #1
 8004c48:	2300      	movne	r3, #0
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d017      	beq.n	8004c84 <HAL_ADC_IRQHandler+0x21a>
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d014      	beq.n	8004c84 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d10d      	bne.n	8004c84 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 f846 	bl	8004d06 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f06f 0201 	mvn.w	r2, #1
 8004c82:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0320 	and.w	r3, r3, #32
 8004c8e:	2b20      	cmp	r3, #32
 8004c90:	bf0c      	ite	eq
 8004c92:	2301      	moveq	r3, #1
 8004c94:	2300      	movne	r3, #0
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004ca4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ca8:	bf0c      	ite	eq
 8004caa:	2301      	moveq	r3, #1
 8004cac:	2300      	movne	r3, #0
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d015      	beq.n	8004ce4 <HAL_ADC_IRQHandler+0x27a>
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d012      	beq.n	8004ce4 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cc2:	f043 0202 	orr.w	r2, r3, #2
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f06f 0220 	mvn.w	r2, #32
 8004cd2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f000 f820 	bl	8004d1a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f06f 0220 	mvn.w	r2, #32
 8004ce2:	601a      	str	r2, [r3, #0]
  }
}
 8004ce4:	bf00      	nop
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr

08004d06 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004d06:	b480      	push	{r7}
 8004d08:	b083      	sub	sp, #12
 8004d0a:	af00      	add	r7, sp, #0
 8004d0c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004d0e:	bf00      	nop
 8004d10:	370c      	adds	r7, #12
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr

08004d1a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004d1a:	b480      	push	{r7}
 8004d1c:	b083      	sub	sp, #12
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004d22:	bf00      	nop
 8004d24:	370c      	adds	r7, #12
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr
	...

08004d30 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b085      	sub	sp, #20
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d101      	bne.n	8004d4c <HAL_ADC_ConfigChannel+0x1c>
 8004d48:	2302      	movs	r3, #2
 8004d4a:	e105      	b.n	8004f58 <HAL_ADC_ConfigChannel+0x228>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	2b09      	cmp	r3, #9
 8004d5a:	d925      	bls.n	8004da8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68d9      	ldr	r1, [r3, #12]
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	461a      	mov	r2, r3
 8004d6a:	4613      	mov	r3, r2
 8004d6c:	005b      	lsls	r3, r3, #1
 8004d6e:	4413      	add	r3, r2
 8004d70:	3b1e      	subs	r3, #30
 8004d72:	2207      	movs	r2, #7
 8004d74:	fa02 f303 	lsl.w	r3, r2, r3
 8004d78:	43da      	mvns	r2, r3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	400a      	ands	r2, r1
 8004d80:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68d9      	ldr	r1, [r3, #12]
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	689a      	ldr	r2, [r3, #8]
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	4618      	mov	r0, r3
 8004d94:	4603      	mov	r3, r0
 8004d96:	005b      	lsls	r3, r3, #1
 8004d98:	4403      	add	r3, r0
 8004d9a:	3b1e      	subs	r3, #30
 8004d9c:	409a      	lsls	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	430a      	orrs	r2, r1
 8004da4:	60da      	str	r2, [r3, #12]
 8004da6:	e022      	b.n	8004dee <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	6919      	ldr	r1, [r3, #16]
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	461a      	mov	r2, r3
 8004db6:	4613      	mov	r3, r2
 8004db8:	005b      	lsls	r3, r3, #1
 8004dba:	4413      	add	r3, r2
 8004dbc:	2207      	movs	r2, #7
 8004dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc2:	43da      	mvns	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	400a      	ands	r2, r1
 8004dca:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	6919      	ldr	r1, [r3, #16]
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	689a      	ldr	r2, [r3, #8]
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	4618      	mov	r0, r3
 8004dde:	4603      	mov	r3, r0
 8004de0:	005b      	lsls	r3, r3, #1
 8004de2:	4403      	add	r3, r0
 8004de4:	409a      	lsls	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	2b06      	cmp	r3, #6
 8004df4:	d824      	bhi.n	8004e40 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	685a      	ldr	r2, [r3, #4]
 8004e00:	4613      	mov	r3, r2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	4413      	add	r3, r2
 8004e06:	3b05      	subs	r3, #5
 8004e08:	221f      	movs	r2, #31
 8004e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0e:	43da      	mvns	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	400a      	ands	r2, r1
 8004e16:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	4618      	mov	r0, r3
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	685a      	ldr	r2, [r3, #4]
 8004e2a:	4613      	mov	r3, r2
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	4413      	add	r3, r2
 8004e30:	3b05      	subs	r3, #5
 8004e32:	fa00 f203 	lsl.w	r2, r0, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	635a      	str	r2, [r3, #52]	; 0x34
 8004e3e:	e04c      	b.n	8004eda <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	2b0c      	cmp	r3, #12
 8004e46:	d824      	bhi.n	8004e92 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	685a      	ldr	r2, [r3, #4]
 8004e52:	4613      	mov	r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	4413      	add	r3, r2
 8004e58:	3b23      	subs	r3, #35	; 0x23
 8004e5a:	221f      	movs	r2, #31
 8004e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e60:	43da      	mvns	r2, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	400a      	ands	r2, r1
 8004e68:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	4618      	mov	r0, r3
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	685a      	ldr	r2, [r3, #4]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	4413      	add	r3, r2
 8004e82:	3b23      	subs	r3, #35	; 0x23
 8004e84:	fa00 f203 	lsl.w	r2, r0, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	430a      	orrs	r2, r1
 8004e8e:	631a      	str	r2, [r3, #48]	; 0x30
 8004e90:	e023      	b.n	8004eda <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	4413      	add	r3, r2
 8004ea2:	3b41      	subs	r3, #65	; 0x41
 8004ea4:	221f      	movs	r2, #31
 8004ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eaa:	43da      	mvns	r2, r3
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	400a      	ands	r2, r1
 8004eb2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	4413      	add	r3, r2
 8004ecc:	3b41      	subs	r3, #65	; 0x41
 8004ece:	fa00 f203 	lsl.w	r2, r0, r3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004eda:	4b22      	ldr	r3, [pc, #136]	; (8004f64 <HAL_ADC_ConfigChannel+0x234>)
 8004edc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a21      	ldr	r2, [pc, #132]	; (8004f68 <HAL_ADC_ConfigChannel+0x238>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d109      	bne.n	8004efc <HAL_ADC_ConfigChannel+0x1cc>
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2b12      	cmp	r3, #18
 8004eee:	d105      	bne.n	8004efc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a19      	ldr	r2, [pc, #100]	; (8004f68 <HAL_ADC_ConfigChannel+0x238>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d123      	bne.n	8004f4e <HAL_ADC_ConfigChannel+0x21e>
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2b10      	cmp	r3, #16
 8004f0c:	d003      	beq.n	8004f16 <HAL_ADC_ConfigChannel+0x1e6>
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	2b11      	cmp	r3, #17
 8004f14:	d11b      	bne.n	8004f4e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2b10      	cmp	r3, #16
 8004f28:	d111      	bne.n	8004f4e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004f2a:	4b10      	ldr	r3, [pc, #64]	; (8004f6c <HAL_ADC_ConfigChannel+0x23c>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a10      	ldr	r2, [pc, #64]	; (8004f70 <HAL_ADC_ConfigChannel+0x240>)
 8004f30:	fba2 2303 	umull	r2, r3, r2, r3
 8004f34:	0c9a      	lsrs	r2, r3, #18
 8004f36:	4613      	mov	r3, r2
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	4413      	add	r3, r2
 8004f3c:	005b      	lsls	r3, r3, #1
 8004f3e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004f40:	e002      	b.n	8004f48 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	3b01      	subs	r3, #1
 8004f46:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1f9      	bne.n	8004f42 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3714      	adds	r7, #20
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr
 8004f64:	40012300 	.word	0x40012300
 8004f68:	40012000 	.word	0x40012000
 8004f6c:	2000006c 	.word	0x2000006c
 8004f70:	431bde83 	.word	0x431bde83

08004f74 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f7c:	4b79      	ldr	r3, [pc, #484]	; (8005164 <ADC_Init+0x1f0>)
 8004f7e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	685a      	ldr	r2, [r3, #4]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	431a      	orrs	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	685a      	ldr	r2, [r3, #4]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004fa8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	6859      	ldr	r1, [r3, #4]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	021a      	lsls	r2, r3, #8
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	685a      	ldr	r2, [r3, #4]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004fcc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	6859      	ldr	r1, [r3, #4]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	689a      	ldr	r2, [r3, #8]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	430a      	orrs	r2, r1
 8004fde:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	689a      	ldr	r2, [r3, #8]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004fee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	6899      	ldr	r1, [r3, #8]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	68da      	ldr	r2, [r3, #12]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005006:	4a58      	ldr	r2, [pc, #352]	; (8005168 <ADC_Init+0x1f4>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d022      	beq.n	8005052 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	689a      	ldr	r2, [r3, #8]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800501a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	6899      	ldr	r1, [r3, #8]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	430a      	orrs	r2, r1
 800502c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800503c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	6899      	ldr	r1, [r3, #8]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	430a      	orrs	r2, r1
 800504e:	609a      	str	r2, [r3, #8]
 8005050:	e00f      	b.n	8005072 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	689a      	ldr	r2, [r3, #8]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005060:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	689a      	ldr	r2, [r3, #8]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005070:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	689a      	ldr	r2, [r3, #8]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f022 0202 	bic.w	r2, r2, #2
 8005080:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	6899      	ldr	r1, [r3, #8]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	7e1b      	ldrb	r3, [r3, #24]
 800508c:	005a      	lsls	r2, r3, #1
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	430a      	orrs	r2, r1
 8005094:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f893 3020 	ldrb.w	r3, [r3, #32]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d01b      	beq.n	80050d8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	685a      	ldr	r2, [r3, #4]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050ae:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	685a      	ldr	r2, [r3, #4]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80050be:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6859      	ldr	r1, [r3, #4]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ca:	3b01      	subs	r3, #1
 80050cc:	035a      	lsls	r2, r3, #13
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	605a      	str	r2, [r3, #4]
 80050d6:	e007      	b.n	80050e8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	685a      	ldr	r2, [r3, #4]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050e6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80050f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	69db      	ldr	r3, [r3, #28]
 8005102:	3b01      	subs	r3, #1
 8005104:	051a      	lsls	r2, r3, #20
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	689a      	ldr	r2, [r3, #8]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800511c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	6899      	ldr	r1, [r3, #8]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800512a:	025a      	lsls	r2, r3, #9
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	430a      	orrs	r2, r1
 8005132:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	689a      	ldr	r2, [r3, #8]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005142:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	6899      	ldr	r1, [r3, #8]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	029a      	lsls	r2, r3, #10
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	609a      	str	r2, [r3, #8]
}
 8005158:	bf00      	nop
 800515a:	3714      	adds	r7, #20
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr
 8005164:	40012300 	.word	0x40012300
 8005168:	0f000001 	.word	0x0f000001

0800516c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005174:	bf00      	nop
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005180:	b480      	push	{r7}
 8005182:	b085      	sub	sp, #20
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f003 0307 	and.w	r3, r3, #7
 800518e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005190:	4b0c      	ldr	r3, [pc, #48]	; (80051c4 <__NVIC_SetPriorityGrouping+0x44>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005196:	68ba      	ldr	r2, [r7, #8]
 8005198:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800519c:	4013      	ands	r3, r2
 800519e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80051a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80051ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80051b2:	4a04      	ldr	r2, [pc, #16]	; (80051c4 <__NVIC_SetPriorityGrouping+0x44>)
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	60d3      	str	r3, [r2, #12]
}
 80051b8:	bf00      	nop
 80051ba:	3714      	adds	r7, #20
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr
 80051c4:	e000ed00 	.word	0xe000ed00

080051c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80051c8:	b480      	push	{r7}
 80051ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80051cc:	4b04      	ldr	r3, [pc, #16]	; (80051e0 <__NVIC_GetPriorityGrouping+0x18>)
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	0a1b      	lsrs	r3, r3, #8
 80051d2:	f003 0307 	and.w	r3, r3, #7
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	e000ed00 	.word	0xe000ed00

080051e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	4603      	mov	r3, r0
 80051ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	db0b      	blt.n	800520e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051f6:	79fb      	ldrb	r3, [r7, #7]
 80051f8:	f003 021f 	and.w	r2, r3, #31
 80051fc:	4907      	ldr	r1, [pc, #28]	; (800521c <__NVIC_EnableIRQ+0x38>)
 80051fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005202:	095b      	lsrs	r3, r3, #5
 8005204:	2001      	movs	r0, #1
 8005206:	fa00 f202 	lsl.w	r2, r0, r2
 800520a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800520e:	bf00      	nop
 8005210:	370c      	adds	r7, #12
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	e000e100 	.word	0xe000e100

08005220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005220:	b480      	push	{r7}
 8005222:	b083      	sub	sp, #12
 8005224:	af00      	add	r7, sp, #0
 8005226:	4603      	mov	r3, r0
 8005228:	6039      	str	r1, [r7, #0]
 800522a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800522c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005230:	2b00      	cmp	r3, #0
 8005232:	db0a      	blt.n	800524a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	b2da      	uxtb	r2, r3
 8005238:	490c      	ldr	r1, [pc, #48]	; (800526c <__NVIC_SetPriority+0x4c>)
 800523a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800523e:	0112      	lsls	r2, r2, #4
 8005240:	b2d2      	uxtb	r2, r2
 8005242:	440b      	add	r3, r1
 8005244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005248:	e00a      	b.n	8005260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	b2da      	uxtb	r2, r3
 800524e:	4908      	ldr	r1, [pc, #32]	; (8005270 <__NVIC_SetPriority+0x50>)
 8005250:	79fb      	ldrb	r3, [r7, #7]
 8005252:	f003 030f 	and.w	r3, r3, #15
 8005256:	3b04      	subs	r3, #4
 8005258:	0112      	lsls	r2, r2, #4
 800525a:	b2d2      	uxtb	r2, r2
 800525c:	440b      	add	r3, r1
 800525e:	761a      	strb	r2, [r3, #24]
}
 8005260:	bf00      	nop
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr
 800526c:	e000e100 	.word	0xe000e100
 8005270:	e000ed00 	.word	0xe000ed00

08005274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005274:	b480      	push	{r7}
 8005276:	b089      	sub	sp, #36	; 0x24
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f003 0307 	and.w	r3, r3, #7
 8005286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005288:	69fb      	ldr	r3, [r7, #28]
 800528a:	f1c3 0307 	rsb	r3, r3, #7
 800528e:	2b04      	cmp	r3, #4
 8005290:	bf28      	it	cs
 8005292:	2304      	movcs	r3, #4
 8005294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	3304      	adds	r3, #4
 800529a:	2b06      	cmp	r3, #6
 800529c:	d902      	bls.n	80052a4 <NVIC_EncodePriority+0x30>
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	3b03      	subs	r3, #3
 80052a2:	e000      	b.n	80052a6 <NVIC_EncodePriority+0x32>
 80052a4:	2300      	movs	r3, #0
 80052a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052a8:	f04f 32ff 	mov.w	r2, #4294967295
 80052ac:	69bb      	ldr	r3, [r7, #24]
 80052ae:	fa02 f303 	lsl.w	r3, r2, r3
 80052b2:	43da      	mvns	r2, r3
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	401a      	ands	r2, r3
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052bc:	f04f 31ff 	mov.w	r1, #4294967295
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	fa01 f303 	lsl.w	r3, r1, r3
 80052c6:	43d9      	mvns	r1, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052cc:	4313      	orrs	r3, r2
         );
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3724      	adds	r7, #36	; 0x24
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
	...

080052dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b082      	sub	sp, #8
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	3b01      	subs	r3, #1
 80052e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80052ec:	d301      	bcc.n	80052f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052ee:	2301      	movs	r3, #1
 80052f0:	e00f      	b.n	8005312 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052f2:	4a0a      	ldr	r2, [pc, #40]	; (800531c <SysTick_Config+0x40>)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	3b01      	subs	r3, #1
 80052f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80052fa:	210f      	movs	r1, #15
 80052fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005300:	f7ff ff8e 	bl	8005220 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005304:	4b05      	ldr	r3, [pc, #20]	; (800531c <SysTick_Config+0x40>)
 8005306:	2200      	movs	r2, #0
 8005308:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800530a:	4b04      	ldr	r3, [pc, #16]	; (800531c <SysTick_Config+0x40>)
 800530c:	2207      	movs	r2, #7
 800530e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005310:	2300      	movs	r3, #0
}
 8005312:	4618      	mov	r0, r3
 8005314:	3708      	adds	r7, #8
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
 800531a:	bf00      	nop
 800531c:	e000e010 	.word	0xe000e010

08005320 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b082      	sub	sp, #8
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f7ff ff29 	bl	8005180 <__NVIC_SetPriorityGrouping>
}
 800532e:	bf00      	nop
 8005330:	3708      	adds	r7, #8
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}

08005336 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005336:	b580      	push	{r7, lr}
 8005338:	b086      	sub	sp, #24
 800533a:	af00      	add	r7, sp, #0
 800533c:	4603      	mov	r3, r0
 800533e:	60b9      	str	r1, [r7, #8]
 8005340:	607a      	str	r2, [r7, #4]
 8005342:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005344:	2300      	movs	r3, #0
 8005346:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005348:	f7ff ff3e 	bl	80051c8 <__NVIC_GetPriorityGrouping>
 800534c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	68b9      	ldr	r1, [r7, #8]
 8005352:	6978      	ldr	r0, [r7, #20]
 8005354:	f7ff ff8e 	bl	8005274 <NVIC_EncodePriority>
 8005358:	4602      	mov	r2, r0
 800535a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800535e:	4611      	mov	r1, r2
 8005360:	4618      	mov	r0, r3
 8005362:	f7ff ff5d 	bl	8005220 <__NVIC_SetPriority>
}
 8005366:	bf00      	nop
 8005368:	3718      	adds	r7, #24
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b082      	sub	sp, #8
 8005372:	af00      	add	r7, sp, #0
 8005374:	4603      	mov	r3, r0
 8005376:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800537c:	4618      	mov	r0, r3
 800537e:	f7ff ff31 	bl	80051e4 <__NVIC_EnableIRQ>
}
 8005382:	bf00      	nop
 8005384:	3708      	adds	r7, #8
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}

0800538a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800538a:	b580      	push	{r7, lr}
 800538c:	b082      	sub	sp, #8
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f7ff ffa2 	bl	80052dc <SysTick_Config>
 8005398:	4603      	mov	r3, r0
}
 800539a:	4618      	mov	r0, r3
 800539c:	3708      	adds	r7, #8
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}

080053a2 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 80053a2:	b580      	push	{r7, lr}
 80053a4:	b082      	sub	sp, #8
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d101      	bne.n	80053b4 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e02a      	b.n	800540a <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d106      	bne.n	80053ce <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f7fe fc6d 	bl	8003ca8 <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80053d8:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 80053dc:	687a      	ldr	r2, [r7, #4]
 80053de:	6851      	ldr	r1, [r2, #4]
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	6892      	ldr	r2, [r2, #8]
 80053e4:	4311      	orrs	r1, r2
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	6952      	ldr	r2, [r2, #20]
 80053ea:	4311      	orrs	r1, r2
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	6812      	ldr	r2, [r2, #0]
 80053f0:	430b      	orrs	r3, r1
 80053f2:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2201      	movs	r2, #1
 8005406:	641a      	str	r2, [r3, #64]	; 0x40

  /* Return function status */
  return HAL_OK;
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	3708      	adds	r7, #8
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}
	...

08005414 <HAL_CRYP_Encrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b086      	sub	sp, #24
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	603b      	str	r3, [r7, #0]
 8005420:	4613      	mov	r3, r2
 8005422:	80fb      	strh	r3, [r7, #6]
  uint32_t algo;
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800542a:	b2db      	uxtb	r3, r3
 800542c:	2b01      	cmp	r3, #1
 800542e:	f040 8114 	bne.w	800565a <HAL_CRYP_Encrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2202      	movs	r2, #2
 8005436:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005440:	2b01      	cmp	r3, #1
 8005442:	d101      	bne.n	8005448 <HAL_CRYP_Encrypt+0x34>
 8005444:	2302      	movs	r3, #2
 8005446:	e111      	b.n	800566c <HAL_CRYP_Encrypt+0x258>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	683a      	ldr	r2, [r7, #0]
 8005466:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546c:	2b00      	cmp	r3, #0
 800546e:	d105      	bne.n	800547c <HAL_CRYP_Encrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 8005470:	88fb      	ldrh	r3, [r7, #6]
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	b29a      	uxth	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	87da      	strh	r2, [r3, #62]	; 0x3e
 800547a:	e002      	b.n	8005482 <HAL_CRYP_Encrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	88fa      	ldrh	r2, [r7, #6]
 8005480:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)
    /* Set Encryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_ENCRYPT);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f022 0204 	bic.w	r2, r2, #4
 8005490:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	4b76      	ldr	r3, [pc, #472]	; (8005674 <HAL_CRYP_Encrypt+0x260>)
 800549a:	4013      	ands	r3, r2
 800549c:	613b      	str	r3, [r7, #16]

    switch (algo)
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	2b30      	cmp	r3, #48	; 0x30
 80054a2:	f200 80be 	bhi.w	8005622 <HAL_CRYP_Encrypt+0x20e>
 80054a6:	a201      	add	r2, pc, #4	; (adr r2, 80054ac <HAL_CRYP_Encrypt+0x98>)
 80054a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ac:	08005571 	.word	0x08005571
 80054b0:	08005623 	.word	0x08005623
 80054b4:	08005623 	.word	0x08005623
 80054b8:	08005623 	.word	0x08005623
 80054bc:	08005623 	.word	0x08005623
 80054c0:	08005623 	.word	0x08005623
 80054c4:	08005623 	.word	0x08005623
 80054c8:	08005623 	.word	0x08005623
 80054cc:	08005571 	.word	0x08005571
 80054d0:	08005623 	.word	0x08005623
 80054d4:	08005623 	.word	0x08005623
 80054d8:	08005623 	.word	0x08005623
 80054dc:	08005623 	.word	0x08005623
 80054e0:	08005623 	.word	0x08005623
 80054e4:	08005623 	.word	0x08005623
 80054e8:	08005623 	.word	0x08005623
 80054ec:	08005571 	.word	0x08005571
 80054f0:	08005623 	.word	0x08005623
 80054f4:	08005623 	.word	0x08005623
 80054f8:	08005623 	.word	0x08005623
 80054fc:	08005623 	.word	0x08005623
 8005500:	08005623 	.word	0x08005623
 8005504:	08005623 	.word	0x08005623
 8005508:	08005623 	.word	0x08005623
 800550c:	08005571 	.word	0x08005571
 8005510:	08005623 	.word	0x08005623
 8005514:	08005623 	.word	0x08005623
 8005518:	08005623 	.word	0x08005623
 800551c:	08005623 	.word	0x08005623
 8005520:	08005623 	.word	0x08005623
 8005524:	08005623 	.word	0x08005623
 8005528:	08005623 	.word	0x08005623
 800552c:	08005615 	.word	0x08005615
 8005530:	08005623 	.word	0x08005623
 8005534:	08005623 	.word	0x08005623
 8005538:	08005623 	.word	0x08005623
 800553c:	08005623 	.word	0x08005623
 8005540:	08005623 	.word	0x08005623
 8005544:	08005623 	.word	0x08005623
 8005548:	08005623 	.word	0x08005623
 800554c:	08005615 	.word	0x08005615
 8005550:	08005623 	.word	0x08005623
 8005554:	08005623 	.word	0x08005623
 8005558:	08005623 	.word	0x08005623
 800555c:	08005623 	.word	0x08005623
 8005560:	08005623 	.word	0x08005623
 8005564:	08005623 	.word	0x08005623
 8005568:	08005623 	.word	0x08005623
 800556c:	08005615 	.word	0x08005615
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	68da      	ldr	r2, [r3, #12]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6812      	ldr	r2, [r2, #0]
 800557a:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	68da      	ldr	r2, [r3, #12]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	6852      	ldr	r2, [r2, #4]
 8005586:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	695b      	ldr	r3, [r3, #20]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d003      	beq.n	8005598 <HAL_CRYP_Encrypt+0x184>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	2b08      	cmp	r3, #8
 8005596:	d117      	bne.n	80055c8 <HAL_CRYP_Encrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	68da      	ldr	r2, [r3, #12]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	6892      	ldr	r2, [r2, #8]
 80055a2:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	68da      	ldr	r2, [r3, #12]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68d2      	ldr	r2, [r2, #12]
 80055ae:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	68da      	ldr	r2, [r3, #12]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6912      	ldr	r2, [r2, #16]
 80055ba:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	68da      	ldr	r2, [r3, #12]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6952      	ldr	r2, [r2, #20]
 80055c6:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	695b      	ldr	r3, [r3, #20]
 80055cc:	2b18      	cmp	r3, #24
 80055ce:	d003      	beq.n	80055d8 <HAL_CRYP_Encrypt+0x1c4>
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	2b08      	cmp	r3, #8
 80055d6:	d10b      	bne.n	80055f0 <HAL_CRYP_Encrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	691a      	ldr	r2, [r3, #16]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6812      	ldr	r2, [r2, #0]
 80055e2:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	691a      	ldr	r2, [r3, #16]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	6852      	ldr	r2, [r2, #4]
 80055ee:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80055fe:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2202      	movs	r2, #2
 8005604:	641a      	str	r2, [r3, #64]	; 0x40

        /* Statrt DES/TDES encryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 8005606:	6a39      	ldr	r1, [r7, #32]
 8005608:	68f8      	ldr	r0, [r7, #12]
 800560a:	f000 f971 	bl	80058f0 <CRYP_TDES_Process>
 800560e:	4603      	mov	r3, r0
 8005610:	75fb      	strb	r3, [r7, #23]
        break;
 8005612:	e016      	b.n	8005642 <HAL_CRYP_Encrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 8005614:	6a39      	ldr	r1, [r7, #32]
 8005616:	68f8      	ldr	r0, [r7, #12]
 8005618:	f000 fa41 	bl	8005a9e <CRYP_AES_Encrypt>
 800561c:	4603      	mov	r3, r0
 800561e:	75fb      	strb	r3, [r7, #23]
        break;
 8005620:	e00f      	b.n	8005642 <HAL_CRYP_Encrypt+0x22e>
        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005626:	f043 0220 	orr.w	r2, r3, #32
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e014      	b.n	800566c <HAL_CRYP_Encrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /*end AES or CRYP */

    if (status == HAL_OK)
 8005642:	7dfb      	ldrb	r3, [r7, #23]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d110      	bne.n	800566a <HAL_CRYP_Encrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8005658:	e007      	b.n	800566a <HAL_CRYP_Encrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800565e:	f043 0208 	orr.w	r2, r3, #8
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e000      	b.n	800566c <HAL_CRYP_Encrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3718      	adds	r7, #24
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}
 8005674:	00080038 	.word	0x00080038

08005678 <HAL_CRYP_Decrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b086      	sub	sp, #24
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	603b      	str	r3, [r7, #0]
 8005684:	4613      	mov	r3, r2
 8005686:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t algo;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800568e:	b2db      	uxtb	r3, r3
 8005690:	2b01      	cmp	r3, #1
 8005692:	f040 8114 	bne.w	80058be <HAL_CRYP_Decrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2202      	movs	r2, #2
 800569a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d101      	bne.n	80056ac <HAL_CRYP_Decrypt+0x34>
 80056a8:	2302      	movs	r3, #2
 80056aa:	e111      	b.n	80058d0 <HAL_CRYP_Decrypt+0x258>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2200      	movs	r2, #0
 80056b8:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2200      	movs	r2, #0
 80056be:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	68ba      	ldr	r2, [r7, #8]
 80056c4:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	683a      	ldr	r2, [r7, #0]
 80056ca:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d105      	bne.n	80056e0 <HAL_CRYP_Decrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 80056d4:	88fb      	ldrh	r3, [r7, #6]
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	b29a      	uxth	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056de:	e002      	b.n	80056e6 <HAL_CRYP_Decrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	88fa      	ldrh	r2, [r7, #6]
 80056e4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_DECRYPT);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f042 0204 	orr.w	r2, r2, #4
 80056f4:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	4b76      	ldr	r3, [pc, #472]	; (80058d8 <HAL_CRYP_Decrypt+0x260>)
 80056fe:	4013      	ands	r3, r2
 8005700:	613b      	str	r3, [r7, #16]

    switch (algo)
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	2b30      	cmp	r3, #48	; 0x30
 8005706:	f200 80be 	bhi.w	8005886 <HAL_CRYP_Decrypt+0x20e>
 800570a:	a201      	add	r2, pc, #4	; (adr r2, 8005710 <HAL_CRYP_Decrypt+0x98>)
 800570c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005710:	080057d5 	.word	0x080057d5
 8005714:	08005887 	.word	0x08005887
 8005718:	08005887 	.word	0x08005887
 800571c:	08005887 	.word	0x08005887
 8005720:	08005887 	.word	0x08005887
 8005724:	08005887 	.word	0x08005887
 8005728:	08005887 	.word	0x08005887
 800572c:	08005887 	.word	0x08005887
 8005730:	080057d5 	.word	0x080057d5
 8005734:	08005887 	.word	0x08005887
 8005738:	08005887 	.word	0x08005887
 800573c:	08005887 	.word	0x08005887
 8005740:	08005887 	.word	0x08005887
 8005744:	08005887 	.word	0x08005887
 8005748:	08005887 	.word	0x08005887
 800574c:	08005887 	.word	0x08005887
 8005750:	080057d5 	.word	0x080057d5
 8005754:	08005887 	.word	0x08005887
 8005758:	08005887 	.word	0x08005887
 800575c:	08005887 	.word	0x08005887
 8005760:	08005887 	.word	0x08005887
 8005764:	08005887 	.word	0x08005887
 8005768:	08005887 	.word	0x08005887
 800576c:	08005887 	.word	0x08005887
 8005770:	080057d5 	.word	0x080057d5
 8005774:	08005887 	.word	0x08005887
 8005778:	08005887 	.word	0x08005887
 800577c:	08005887 	.word	0x08005887
 8005780:	08005887 	.word	0x08005887
 8005784:	08005887 	.word	0x08005887
 8005788:	08005887 	.word	0x08005887
 800578c:	08005887 	.word	0x08005887
 8005790:	08005879 	.word	0x08005879
 8005794:	08005887 	.word	0x08005887
 8005798:	08005887 	.word	0x08005887
 800579c:	08005887 	.word	0x08005887
 80057a0:	08005887 	.word	0x08005887
 80057a4:	08005887 	.word	0x08005887
 80057a8:	08005887 	.word	0x08005887
 80057ac:	08005887 	.word	0x08005887
 80057b0:	08005879 	.word	0x08005879
 80057b4:	08005887 	.word	0x08005887
 80057b8:	08005887 	.word	0x08005887
 80057bc:	08005887 	.word	0x08005887
 80057c0:	08005887 	.word	0x08005887
 80057c4:	08005887 	.word	0x08005887
 80057c8:	08005887 	.word	0x08005887
 80057cc:	08005887 	.word	0x08005887
 80057d0:	08005879 	.word	0x08005879
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	68da      	ldr	r2, [r3, #12]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	6812      	ldr	r2, [r2, #0]
 80057de:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	68da      	ldr	r2, [r3, #12]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6852      	ldr	r2, [r2, #4]
 80057ea:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	695b      	ldr	r3, [r3, #20]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d003      	beq.n	80057fc <HAL_CRYP_Decrypt+0x184>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	695b      	ldr	r3, [r3, #20]
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	d117      	bne.n	800582c <HAL_CRYP_Decrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	68da      	ldr	r2, [r3, #12]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	6892      	ldr	r2, [r2, #8]
 8005806:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	68da      	ldr	r2, [r3, #12]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68d2      	ldr	r2, [r2, #12]
 8005812:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	68da      	ldr	r2, [r3, #12]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	6912      	ldr	r2, [r2, #16]
 800581e:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	68da      	ldr	r2, [r3, #12]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	6952      	ldr	r2, [r2, #20]
 800582a:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	2b18      	cmp	r3, #24
 8005832:	d003      	beq.n	800583c <HAL_CRYP_Decrypt+0x1c4>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	695b      	ldr	r3, [r3, #20]
 8005838:	2b08      	cmp	r3, #8
 800583a:	d10b      	bne.n	8005854 <HAL_CRYP_Decrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	691a      	ldr	r2, [r3, #16]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6812      	ldr	r2, [r2, #0]
 8005846:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	691a      	ldr	r2, [r3, #16]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	6852      	ldr	r2, [r2, #4]
 8005852:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005862:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2202      	movs	r2, #2
 8005868:	641a      	str	r2, [r3, #64]	; 0x40

        /* Start DES/TDES decryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 800586a:	6a39      	ldr	r1, [r7, #32]
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 f83f 	bl	80058f0 <CRYP_TDES_Process>
 8005872:	4603      	mov	r3, r0
 8005874:	75fb      	strb	r3, [r7, #23]

        break;
 8005876:	e016      	b.n	80058a6 <HAL_CRYP_Decrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 8005878:	6a39      	ldr	r1, [r7, #32]
 800587a:	68f8      	ldr	r0, [r7, #12]
 800587c:	f000 f980 	bl	8005b80 <CRYP_AES_Decrypt>
 8005880:	4603      	mov	r3, r0
 8005882:	75fb      	strb	r3, [r7, #23]
        break;
 8005884:	e00f      	b.n	80058a6 <HAL_CRYP_Decrypt+0x22e>
        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800588a:	f043 0220 	orr.w	r2, r3, #32
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2201      	movs	r2, #1
 8005896:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e014      	b.n	80058d0 <HAL_CRYP_Decrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /* End AES or CRYP */

    if (status == HAL_OK)
 80058a6:	7dfb      	ldrb	r3, [r7, #23]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d110      	bne.n	80058ce <HAL_CRYP_Decrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 80058bc:	e007      	b.n	80058ce <HAL_CRYP_Decrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058c2:	f043 0208 	orr.w	r2, r3, #8
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e000      	b.n	80058d0 <HAL_CRYP_Decrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3718      	adds	r7, #24
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	00080038 	.word	0x00080038

080058dc <HAL_CRYP_ErrorCallback>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <CRYP_TDES_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_TDES_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b088      	sub	sp, #32
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  uint16_t incount; /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t i;

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005908:	601a      	str	r2, [r3, #0]
  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800590e:	83fb      	strh	r3, [r7, #30]

  /*Start processing*/
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005910:	e0a3      	b.n	8005a5a <CRYP_TDES_Process+0x16a>
  {
    /* Temporary CrypInCount Value */
    incount = hcryp->CrypInCount;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005916:	82fb      	strh	r3, [r7, #22]
    /* Write plain data and get cipher data */
    if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	f003 0302 	and.w	r3, r3, #2
 8005922:	2b00      	cmp	r3, #0
 8005924:	d02a      	beq.n	800597c <CRYP_TDES_Process+0x8c>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800592a:	089b      	lsrs	r3, r3, #2
 800592c:	b29b      	uxth	r3, r3
 800592e:	8afa      	ldrh	r2, [r7, #22]
 8005930:	429a      	cmp	r2, r3
 8005932:	d223      	bcs.n	800597c <CRYP_TDES_Process+0x8c>
    {
      /* Write the input block in the IN FIFO */
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800593c:	b29b      	uxth	r3, r3
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	441a      	add	r2, r3
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	6812      	ldr	r2, [r2, #0]
 8005948:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800594e:	b29b      	uxth	r3, r3
 8005950:	3301      	adds	r3, #1
 8005952:	b29a      	uxth	r2, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	875a      	strh	r2, [r3, #58]	; 0x3a
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005960:	b29b      	uxth	r3, r3
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	441a      	add	r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	6812      	ldr	r2, [r2, #0]
 800596c:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005972:	b29b      	uxth	r3, r3
 8005974:	3301      	adds	r3, #1
 8005976:	b29a      	uxth	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	875a      	strh	r2, [r3, #58]	; 0x3a
    }

    /* Wait for OFNE flag to be raised */
    if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 800597c:	6839      	ldr	r1, [r7, #0]
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 fb32 	bl	8005fe8 <CRYP_WaitOnOFNEFlag>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d018      	beq.n	80059bc <CRYP_TDES_Process+0xcc>
    {
      /* Disable the CRYP peripheral clock */
      __HAL_CRYP_DISABLE(hcryp);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005998:	601a      	str	r2, [r3, #0]

      /* Change state & errorCode*/
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800599e:	f043 0210 	orr.w	r2, r3, #16
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2201      	movs	r2, #1
 80059aa:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f7ff ff90 	bl	80058dc <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }

    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80059c0:	83fb      	strh	r3, [r7, #30]

    if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f003 0304 	and.w	r3, r3, #4
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d041      	beq.n	8005a54 <CRYP_TDES_Process+0x164>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059d4:	089b      	lsrs	r3, r3, #2
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	8bfa      	ldrh	r2, [r7, #30]
 80059da:	429a      	cmp	r2, r3
 80059dc:	d23a      	bcs.n	8005a54 <CRYP_TDES_Process+0x164>
    {
      /* Read the output block from the Output FIFO and put them in temporary Buffer then get CrypOutBuff from temporary buffer  */
      for (i = 0U; i < 2U; i++)
 80059de:	2300      	movs	r3, #0
 80059e0:	61bb      	str	r3, [r7, #24]
 80059e2:	e00c      	b.n	80059fe <CRYP_TDES_Process+0x10e>
      {
        temp[i] = hcryp->Instance->DOUT;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68da      	ldr	r2, [r3, #12]
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	f107 0120 	add.w	r1, r7, #32
 80059f2:	440b      	add	r3, r1
 80059f4:	f843 2c14 	str.w	r2, [r3, #-20]
      for (i = 0U; i < 2U; i++)
 80059f8:	69bb      	ldr	r3, [r7, #24]
 80059fa:	3301      	adds	r3, #1
 80059fc:	61bb      	str	r3, [r7, #24]
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d9ef      	bls.n	80059e4 <CRYP_TDES_Process+0xf4>
      }
      i = 0U;
 8005a04:	2300      	movs	r3, #0
 8005a06:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 8005a08:	e018      	b.n	8005a3c <CRYP_TDES_Process+0x14c>
      {
        *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	441a      	add	r2, r3
 8005a18:	69bb      	ldr	r3, [r7, #24]
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	f107 0120 	add.w	r1, r7, #32
 8005a20:	440b      	add	r3, r1
 8005a22:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8005a26:	6013      	str	r3, [r2, #0]
        hcryp->CrypOutCount++;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	3301      	adds	r3, #1
 8005a30:	b29a      	uxth	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	879a      	strh	r2, [r3, #60]	; 0x3c
        i++;
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	3301      	adds	r3, #1
 8005a3a:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005a40:	b29a      	uxth	r2, r3
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a46:	089b      	lsrs	r3, r3, #2
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d202      	bcs.n	8005a54 <CRYP_TDES_Process+0x164>
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d9da      	bls.n	8005a0a <CRYP_TDES_Process+0x11a>
      }
    }
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005a58:	83fb      	strh	r3, [r7, #30]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a64:	089b      	lsrs	r3, r3, #2
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d207      	bcs.n	8005a7c <CRYP_TDES_Process+0x18c>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a70:	089b      	lsrs	r3, r3, #2
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	8bfa      	ldrh	r2, [r7, #30]
 8005a76:	429a      	cmp	r2, r3
 8005a78:	f4ff af4b 	bcc.w	8005912 <CRYP_TDES_Process+0x22>
  }
  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a8a:	601a      	str	r2, [r3, #0]
  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3720      	adds	r7, #32
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <CRYP_AES_Encrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005a9e:	b580      	push	{r7, lr}
 8005aa0:	b084      	sub	sp, #16
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
 8005aa6:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d109      	bne.n	8005ac8 <CRYP_AES_Encrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d102      	bne.n	8005ac2 <CRYP_AES_Encrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8005abc:	2300      	movs	r3, #0
 8005abe:	60bb      	str	r3, [r7, #8]
 8005ac0:	e002      	b.n	8005ac8 <CRYP_AES_Encrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d121      	bne.n	8005b12 <CRYP_AES_Encrypt+0x74>
  {

    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f9dd 	bl	8005e94 <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	695b      	ldr	r3, [r3, #20]
 8005ade:	2b20      	cmp	r3, #32
 8005ae0:	d017      	beq.n	8005b12 <CRYP_AES_Encrypt+0x74>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	691a      	ldr	r2, [r3, #16]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	6812      	ldr	r2, [r2, #0]
 8005aec:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	691a      	ldr	r2, [r3, #16]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	6852      	ldr	r2, [r2, #4]
 8005af8:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	691a      	ldr	r2, [r3, #16]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	6892      	ldr	r2, [r2, #8]
 8005b04:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	691a      	ldr	r2, [r3, #16]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68d2      	ldr	r2, [r2, #12]
 8005b10:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2202      	movs	r2, #2
 8005b16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b26:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005b2c:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005b2e:	e006      	b.n	8005b3e <CRYP_AES_Encrypt+0xa0>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8005b30:	6839      	ldr	r1, [r7, #0]
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 f8e0 	bl	8005cf8 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005b3c:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b48:	089b      	lsrs	r3, r3, #2
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d206      	bcs.n	8005b5e <CRYP_AES_Encrypt+0xc0>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b54:	089b      	lsrs	r3, r3, #2
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	89fa      	ldrh	r2, [r7, #14]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d3e8      	bcc.n	8005b30 <CRYP_AES_Encrypt+0x92>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b6c:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3710      	adds	r7, #16
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <CRYP_AES_Decrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d109      	bne.n	8005baa <CRYP_AES_Decrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d102      	bne.n	8005ba4 <CRYP_AES_Decrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	60bb      	str	r3, [r7, #8]
 8005ba2:	e002      	b.n	8005baa <CRYP_AES_Decrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d16c      	bne.n	8005c8a <CRYP_AES_Decrypt+0x10a>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	695b      	ldr	r3, [r3, #20]
 8005bb4:	2b30      	cmp	r3, #48	; 0x30
 8005bb6:	d046      	beq.n	8005c46 <CRYP_AES_Decrypt+0xc6>
        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
      }
#else /* CRYP */
      /* change ALGOMODE to key preparation for decryption*/
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, CRYP_CR_ALGOMODE_AES_KEY);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005bc2:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	6812      	ldr	r2, [r2, #0]
 8005bca:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8005bce:	6013      	str	r3, [r2, #0]

      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	4619      	mov	r1, r3
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 f95c 	bl	8005e94 <CRYP_SetKey>

      /* Enable CRYP */
      __HAL_CRYP_ENABLE(hcryp);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005bea:	601a      	str	r2, [r3, #0]

      /* Wait for BUSY flag to be raised */
      if (CRYP_WaitOnBUSYFlag(hcryp, Timeout) != HAL_OK)
 8005bec:	6839      	ldr	r1, [r7, #0]
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f9d4 	bl	8005f9c <CRYP_WaitOnBUSYFlag>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d017      	beq.n	8005c2a <CRYP_AES_Decrypt+0xaa>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c08:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c0e:	f043 0210 	orr.w	r2, r3, #16
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e062      	b.n	8005cf0 <CRYP_AES_Decrypt+0x170>
      }
      /* Turn back to ALGOMODE of the configuration */
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, hcryp->Init.Algorithm);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005c34:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	6951      	ldr	r1, [r2, #20]
 8005c3c:	687a      	ldr	r2, [r7, #4]
 8005c3e:	6812      	ldr	r2, [r2, #0]
 8005c40:	430b      	orrs	r3, r1
 8005c42:	6013      	str	r3, [r2, #0]
 8005c44:	e005      	b.n	8005c52 <CRYP_AES_Decrypt+0xd2>
#endif /* End AES or CRYP  */
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f000 f921 	bl	8005e94 <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	695b      	ldr	r3, [r3, #20]
 8005c56:	2b20      	cmp	r3, #32
 8005c58:	d017      	beq.n	8005c8a <CRYP_AES_Decrypt+0x10a>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	691a      	ldr	r2, [r3, #16]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	6812      	ldr	r2, [r2, #0]
 8005c64:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	691a      	ldr	r2, [r3, #16]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	6852      	ldr	r2, [r2, #4]
 8005c70:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	691a      	ldr	r2, [r3, #16]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	6892      	ldr	r2, [r2, #8]
 8005c7c:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	691a      	ldr	r2, [r3, #16]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68d2      	ldr	r2, [r2, #12]
 8005c88:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2202      	movs	r2, #2
 8005c8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c9e:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005ca4:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005ca6:	e006      	b.n	8005cb6 <CRYP_AES_Decrypt+0x136>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8005ca8:	6839      	ldr	r1, [r7, #0]
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 f824 	bl	8005cf8 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005cb4:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005cba:	b29a      	uxth	r2, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cc0:	089b      	lsrs	r3, r3, #2
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d206      	bcs.n	8005cd6 <CRYP_AES_Decrypt+0x156>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ccc:	089b      	lsrs	r3, r3, #2
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	89fa      	ldrh	r2, [r7, #14]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d3e8      	bcc.n	8005ca8 <CRYP_AES_Decrypt+0x128>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ce4:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005cee:	2300      	movs	r3, #0
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}

08005cf8 <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout: Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b088      	sub	sp, #32
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
#endif

#if defined (CRYP)

  /*Temporary CrypOutCount Value*/
  incount = hcryp->CrypInCount;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005d06:	837b      	strh	r3, [r7, #26]

  if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f003 0302 	and.w	r3, r3, #2
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d04e      	beq.n	8005db4 <CRYP_AES_ProcessData+0xbc>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d1a:	089b      	lsrs	r3, r3, #2
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	8b7a      	ldrh	r2, [r7, #26]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d247      	bcs.n	8005db4 <CRYP_AES_ProcessData+0xbc>
  {
    /* Write the input block in the IN FIFO */
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	009b      	lsls	r3, r3, #2
 8005d30:	441a      	add	r2, r3
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6812      	ldr	r2, [r2, #0]
 8005d38:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	3301      	adds	r3, #1
 8005d42:	b29a      	uxth	r2, r3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	441a      	add	r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	6812      	ldr	r2, [r2, #0]
 8005d5c:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	3301      	adds	r3, #1
 8005d66:	b29a      	uxth	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	441a      	add	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	6812      	ldr	r2, [r2, #0]
 8005d80:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	3301      	adds	r3, #1
 8005d8a:	b29a      	uxth	r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	441a      	add	r2, r3
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	6812      	ldr	r2, [r2, #0]
 8005da4:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	3301      	adds	r3, #1
 8005dae:	b29a      	uxth	r2, r3
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Wait for OFNE flag to be raised */
  if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 8005db4:	6839      	ldr	r1, [r7, #0]
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 f916 	bl	8005fe8 <CRYP_WaitOnOFNEFlag>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d018      	beq.n	8005df4 <CRYP_AES_ProcessData+0xfc>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005dd0:	601a      	str	r2, [r3, #0]

    /* Change state & error code*/
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dd6:	f043 0210 	orr.w	r2, r3, #16
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	651a      	str	r2, [r3, #80]	; 0x50
    hcryp->State = HAL_CRYP_STATE_READY;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2201      	movs	r2, #1
 8005de2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7ff fd74 	bl	80058dc <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005df8:	833b      	strh	r3, [r7, #24]

  if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	f003 0304 	and.w	r3, r3, #4
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d041      	beq.n	8005e8c <CRYP_AES_ProcessData+0x194>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e0c:	089b      	lsrs	r3, r3, #2
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	8b3a      	ldrh	r2, [r7, #24]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d23a      	bcs.n	8005e8c <CRYP_AES_ProcessData+0x194>
  {
    /* Read the output block from the Output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer  */
    for (i = 0U; i < 4U; i++)
 8005e16:	2300      	movs	r3, #0
 8005e18:	61fb      	str	r3, [r7, #28]
 8005e1a:	e00c      	b.n	8005e36 <CRYP_AES_ProcessData+0x13e>
    {
      temp[i] = hcryp->Instance->DOUT;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68da      	ldr	r2, [r3, #12]
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	f107 0120 	add.w	r1, r7, #32
 8005e2a:	440b      	add	r3, r1
 8005e2c:	f843 2c18 	str.w	r2, [r3, #-24]
    for (i = 0U; i < 4U; i++)
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	3301      	adds	r3, #1
 8005e34:	61fb      	str	r3, [r7, #28]
 8005e36:	69fb      	ldr	r3, [r7, #28]
 8005e38:	2b03      	cmp	r3, #3
 8005e3a:	d9ef      	bls.n	8005e1c <CRYP_AES_ProcessData+0x124>
    }
    i = 0U;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8005e40:	e018      	b.n	8005e74 <CRYP_AES_ProcessData+0x17c>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	441a      	add	r2, r3
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	f107 0120 	add.w	r1, r7, #32
 8005e58:	440b      	add	r3, r1
 8005e5a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8005e5e:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	3301      	adds	r3, #1
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	879a      	strh	r2, [r3, #60]	; 0x3c
      i++;
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	3301      	adds	r3, #1
 8005e72:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005e78:	b29a      	uxth	r2, r3
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e7e:	089b      	lsrs	r3, r3, #2
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d202      	bcs.n	8005e8c <CRYP_AES_ProcessData+0x194>
 8005e86:	69fb      	ldr	r3, [r7, #28]
 8005e88:	2b03      	cmp	r3, #3
 8005e8a:	d9da      	bls.n	8005e42 <CRYP_AES_ProcessData+0x14a>
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
    hcryp->CrypOutCount++;
    i++;
  }
#endif /* End AES or CRYP */
}
 8005e8c:	bf00      	nop
 8005e8e:	3720      	adds	r7, #32
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <CRYP_SetKey>:
  *         the configuration information for CRYP module
  * @param  KeySize: Size of Key
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
#if defined (CRYP)

  switch (KeySize)
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ea4:	d036      	beq.n	8005f14 <CRYP_SetKey+0x80>
 8005ea6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005eaa:	d002      	beq.n	8005eb2 <CRYP_SetKey+0x1e>
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d056      	beq.n	8005f5e <CRYP_SetKey+0xca>
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);

      break;
    default:
      break;
 8005eb0:	e06e      	b.n	8005f90 <CRYP_SetKey+0xfc>
      hcryp->Instance->K0LR = *(uint32_t *)(hcryp->Init.pKey);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	68da      	ldr	r2, [r3, #12]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	6812      	ldr	r2, [r2, #0]
 8005ebc:	621a      	str	r2, [r3, #32]
      hcryp->Instance->K0RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	68da      	ldr	r2, [r3, #12]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	6852      	ldr	r2, [r2, #4]
 8005ec8:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	68da      	ldr	r2, [r3, #12]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	6892      	ldr	r2, [r2, #8]
 8005ed4:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	68da      	ldr	r2, [r3, #12]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	68d2      	ldr	r2, [r2, #12]
 8005ee0:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	68da      	ldr	r2, [r3, #12]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	6912      	ldr	r2, [r2, #16]
 8005eec:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	68da      	ldr	r2, [r3, #12]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	6952      	ldr	r2, [r2, #20]
 8005ef8:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 6);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	68da      	ldr	r2, [r3, #12]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	6992      	ldr	r2, [r2, #24]
 8005f04:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 7);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	68da      	ldr	r2, [r3, #12]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	69d2      	ldr	r2, [r2, #28]
 8005f10:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8005f12:	e03d      	b.n	8005f90 <CRYP_SetKey+0xfc>
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	68da      	ldr	r2, [r3, #12]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	6812      	ldr	r2, [r2, #0]
 8005f1e:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	68da      	ldr	r2, [r3, #12]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	6852      	ldr	r2, [r2, #4]
 8005f2a:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	68da      	ldr	r2, [r3, #12]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6892      	ldr	r2, [r2, #8]
 8005f36:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	68da      	ldr	r2, [r3, #12]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68d2      	ldr	r2, [r2, #12]
 8005f42:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	68da      	ldr	r2, [r3, #12]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	6912      	ldr	r2, [r2, #16]
 8005f4e:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	68da      	ldr	r2, [r3, #12]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	6952      	ldr	r2, [r2, #20]
 8005f5a:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8005f5c:	e018      	b.n	8005f90 <CRYP_SetKey+0xfc>
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	68da      	ldr	r2, [r3, #12]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	6812      	ldr	r2, [r2, #0]
 8005f68:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	68da      	ldr	r2, [r3, #12]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	6852      	ldr	r2, [r2, #4]
 8005f74:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	68da      	ldr	r2, [r3, #12]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	6892      	ldr	r2, [r2, #8]
 8005f80:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	68da      	ldr	r2, [r3, #12]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	68d2      	ldr	r2, [r2, #12]
 8005f8c:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8005f8e:	bf00      	nop
      break;
    default:
      break;
  }
#endif /* End AES or CRYP  */
}
 8005f90:	bf00      	nop
 8005f92:	370c      	adds	r7, #12
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr

08005f9c <CRYP_WaitOnBUSYFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnBUSYFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005fa6:	f7fe fbe1 	bl	800476c <HAL_GetTick>
 8005faa:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8005fac:	e010      	b.n	8005fd0 <CRYP_WaitOnBUSYFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fb4:	d00c      	beq.n	8005fd0 <CRYP_WaitOnBUSYFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005fb6:	f7fe fbd9 	bl	800476c <HAL_GetTick>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	1ad3      	subs	r3, r2, r3
 8005fc0:	683a      	ldr	r2, [r7, #0]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d302      	bcc.n	8005fcc <CRYP_WaitOnBUSYFlag+0x30>
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d101      	bne.n	8005fd0 <CRYP_WaitOnBUSYFlag+0x34>
      {
        return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e007      	b.n	8005fe0 <CRYP_WaitOnBUSYFlag+0x44>
  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	f003 0310 	and.w	r3, r3, #16
 8005fda:	2b10      	cmp	r3, #16
 8005fdc:	d0e7      	beq.n	8005fae <CRYP_WaitOnBUSYFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <CRYP_WaitOnOFNEFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnOFNEFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005ff2:	f7fe fbbb 	bl	800476c <HAL_GetTick>
 8005ff6:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8005ff8:	e010      	b.n	800601c <CRYP_WaitOnOFNEFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006000:	d00c      	beq.n	800601c <CRYP_WaitOnOFNEFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006002:	f7fe fbb3 	bl	800476c <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	683a      	ldr	r2, [r7, #0]
 800600e:	429a      	cmp	r2, r3
 8006010:	d302      	bcc.n	8006018 <CRYP_WaitOnOFNEFlag+0x30>
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d101      	bne.n	800601c <CRYP_WaitOnOFNEFlag+0x34>
      {
        return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e007      	b.n	800602c <CRYP_WaitOnOFNEFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	f003 0304 	and.w	r3, r3, #4
 8006026:	2b00      	cmp	r3, #0
 8006028:	d0e7      	beq.n	8005ffa <CRYP_WaitOnOFNEFlag+0x12>
      }
    }
  }
  return HAL_OK;
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	3710      	adds	r7, #16
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}

08006034 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8006034:	b580      	push	{r7, lr}
 8006036:	b082      	sub	sp, #8
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d101      	bne.n	8006046 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e014      	b.n	8006070 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	791b      	ldrb	r3, [r3, #4]
 800604a:	b2db      	uxtb	r3, r3
 800604c:	2b00      	cmp	r3, #0
 800604e:	d105      	bne.n	800605c <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f7fd fe48 	bl	8003cec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2202      	movs	r2, #2
 8006060:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800606e:	2300      	movs	r3, #0
}
 8006070:	4618      	mov	r0, r3
 8006072:	3708      	adds	r7, #8
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}

08006078 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006078:	b480      	push	{r7}
 800607a:	b085      	sub	sp, #20
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8006082:	2300      	movs	r3, #0
 8006084:	60fb      	str	r3, [r7, #12]
 8006086:	2300      	movs	r3, #0
 8006088:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	795b      	ldrb	r3, [r3, #5]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d101      	bne.n	8006096 <HAL_DAC_Start+0x1e>
 8006092:	2302      	movs	r3, #2
 8006094:	e050      	b.n	8006138 <HAL_DAC_Start+0xc0>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2201      	movs	r2, #1
 800609a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2202      	movs	r2, #2
 80060a0:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	6819      	ldr	r1, [r3, #0]
 80060a8:	2201      	movs	r2, #1
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	409a      	lsls	r2, r3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	430a      	orrs	r2, r1
 80060b4:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d11a      	bne.n	80060f2 <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0304 	and.w	r3, r3, #4
 80060c6:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80060d2:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2b04      	cmp	r3, #4
 80060d8:	d127      	bne.n	800612a <HAL_DAC_Start+0xb2>
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	2b38      	cmp	r3, #56	; 0x38
 80060de:	d124      	bne.n	800612a <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	685a      	ldr	r2, [r3, #4]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f042 0201 	orr.w	r2, r2, #1
 80060ee:	605a      	str	r2, [r3, #4]
 80060f0:	e01b      	b.n	800612a <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060fc:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8006108:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006110:	d10b      	bne.n	800612a <HAL_DAC_Start+0xb2>
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8006118:	d107      	bne.n	800612a <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685a      	ldr	r2, [r3, #4]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f042 0202 	orr.w	r2, r2, #2
 8006128:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2201      	movs	r2, #1
 800612e:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8006136:	2300      	movs	r3, #0
}
 8006138:	4618      	mov	r0, r3
 800613a:	3714      	adds	r7, #20
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	6819      	ldr	r1, [r3, #0]
 8006154:	2201      	movs	r2, #1
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	fa02 f303 	lsl.w	r3, r2, r3
 800615c:	43da      	mvns	r2, r3
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	400a      	ands	r2, r1
 8006164:	601a      	str	r2, [r3, #0]
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2201      	movs	r2, #1
 800616a:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	370c      	adds	r7, #12
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr

0800617a <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 800617a:	b580      	push	{r7, lr}
 800617c:	b082      	sub	sp, #8
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006188:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800618c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006190:	d118      	bne.n	80061c4 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2204      	movs	r2, #4
 8006196:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	691b      	ldr	r3, [r3, #16]
 800619c:	f043 0201 	orr.w	r2, r3, #1
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80061ac:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80061bc:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f825 	bl	800620e <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80061ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80061d2:	d118      	bne.n	8006206 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2204      	movs	r2, #4
 80061d8:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	f043 0202 	orr.w	r2, r3, #2
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80061ee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80061fe:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 f880 	bl	8006306 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8006206:	bf00      	nop
 8006208:	3708      	adds	r7, #8
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}

0800620e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800620e:	b480      	push	{r7}
 8006210:	b083      	sub	sp, #12
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006216:	bf00      	nop
 8006218:	370c      	adds	r7, #12
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8006222:	b480      	push	{r7}
 8006224:	b087      	sub	sp, #28
 8006226:	af00      	add	r7, sp, #0
 8006228:	60f8      	str	r0, [r7, #12]
 800622a:	60b9      	str	r1, [r7, #8]
 800622c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800622e:	2300      	movs	r3, #0
 8006230:	617b      	str	r3, [r7, #20]
 8006232:	2300      	movs	r3, #0
 8006234:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	795b      	ldrb	r3, [r3, #5]
 800623a:	2b01      	cmp	r3, #1
 800623c:	d101      	bne.n	8006242 <HAL_DAC_ConfigChannel+0x20>
 800623e:	2302      	movs	r3, #2
 8006240:	e036      	b.n	80062b0 <HAL_DAC_ConfigChannel+0x8e>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2201      	movs	r2, #1
 8006246:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2202      	movs	r2, #2
 800624c:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8006256:	f640 72fe 	movw	r2, #4094	; 0xffe
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	fa02 f303 	lsl.w	r3, r2, r3
 8006260:	43db      	mvns	r3, r3
 8006262:	697a      	ldr	r2, [r7, #20]
 8006264:	4013      	ands	r3, r2
 8006266:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	4313      	orrs	r3, r2
 8006272:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8006274:	693a      	ldr	r2, [r7, #16]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	fa02 f303 	lsl.w	r3, r2, r3
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	4313      	orrs	r3, r2
 8006280:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	697a      	ldr	r2, [r7, #20]
 8006288:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	6819      	ldr	r1, [r3, #0]
 8006290:	22c0      	movs	r2, #192	; 0xc0
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	fa02 f303 	lsl.w	r3, r2, r3
 8006298:	43da      	mvns	r2, r3
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	400a      	ands	r2, r1
 80062a0:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2201      	movs	r2, #1
 80062a6:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80062ae:	2300      	movs	r3, #0
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	371c      	adds	r7, #28
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 80062bc:	b480      	push	{r7}
 80062be:	b087      	sub	sp, #28
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	60b9      	str	r1, [r7, #8]
 80062c6:	607a      	str	r2, [r7, #4]
 80062c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 80062ca:	2300      	movs	r3, #0
 80062cc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d105      	bne.n	80062e6 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	4413      	add	r3, r2
 80062e0:	3308      	adds	r3, #8
 80062e2:	617b      	str	r3, [r7, #20]
 80062e4:	e004      	b.n	80062f0 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80062e6:	697a      	ldr	r2, [r7, #20]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4413      	add	r3, r2
 80062ec:	3314      	adds	r3, #20
 80062ee:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	461a      	mov	r2, r3
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	371c      	adds	r7, #28
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006306:	b480      	push	{r7}
 8006308:	b083      	sub	sp, #12
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800630e:	bf00      	nop
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr

0800631a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800631a:	b480      	push	{r7}
 800631c:	b083      	sub	sp, #12
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006328:	b2db      	uxtb	r3, r3
 800632a:	2b02      	cmp	r3, #2
 800632c:	d004      	beq.n	8006338 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2280      	movs	r2, #128	; 0x80
 8006332:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006334:	2301      	movs	r3, #1
 8006336:	e00c      	b.n	8006352 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2205      	movs	r2, #5
 800633c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f022 0201 	bic.w	r2, r2, #1
 800634e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800635e:	b480      	push	{r7}
 8006360:	b083      	sub	sp, #12
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800636c:	b2db      	uxtb	r3, r3
}
 800636e:	4618      	mov	r0, r3
 8006370:	370c      	adds	r7, #12
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
	...

0800637c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800637c:	b480      	push	{r7}
 800637e:	b089      	sub	sp, #36	; 0x24
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006386:	2300      	movs	r3, #0
 8006388:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800638a:	2300      	movs	r3, #0
 800638c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800638e:	2300      	movs	r3, #0
 8006390:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006392:	2300      	movs	r3, #0
 8006394:	61fb      	str	r3, [r7, #28]
 8006396:	e16b      	b.n	8006670 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006398:	2201      	movs	r2, #1
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	fa02 f303 	lsl.w	r3, r2, r3
 80063a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	697a      	ldr	r2, [r7, #20]
 80063a8:	4013      	ands	r3, r2
 80063aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80063ac:	693a      	ldr	r2, [r7, #16]
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	f040 815a 	bne.w	800666a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d00b      	beq.n	80063d6 <HAL_GPIO_Init+0x5a>
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	2b02      	cmp	r3, #2
 80063c4:	d007      	beq.n	80063d6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80063ca:	2b11      	cmp	r3, #17
 80063cc:	d003      	beq.n	80063d6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	2b12      	cmp	r3, #18
 80063d4:	d130      	bne.n	8006438 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	005b      	lsls	r3, r3, #1
 80063e0:	2203      	movs	r2, #3
 80063e2:	fa02 f303 	lsl.w	r3, r2, r3
 80063e6:	43db      	mvns	r3, r3
 80063e8:	69ba      	ldr	r2, [r7, #24]
 80063ea:	4013      	ands	r3, r2
 80063ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	68da      	ldr	r2, [r3, #12]
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	005b      	lsls	r3, r3, #1
 80063f6:	fa02 f303 	lsl.w	r3, r2, r3
 80063fa:	69ba      	ldr	r2, [r7, #24]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	69ba      	ldr	r2, [r7, #24]
 8006404:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800640c:	2201      	movs	r2, #1
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	fa02 f303 	lsl.w	r3, r2, r3
 8006414:	43db      	mvns	r3, r3
 8006416:	69ba      	ldr	r2, [r7, #24]
 8006418:	4013      	ands	r3, r2
 800641a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	091b      	lsrs	r3, r3, #4
 8006422:	f003 0201 	and.w	r2, r3, #1
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	fa02 f303 	lsl.w	r3, r2, r3
 800642c:	69ba      	ldr	r2, [r7, #24]
 800642e:	4313      	orrs	r3, r2
 8006430:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	69ba      	ldr	r2, [r7, #24]
 8006436:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800643e:	69fb      	ldr	r3, [r7, #28]
 8006440:	005b      	lsls	r3, r3, #1
 8006442:	2203      	movs	r2, #3
 8006444:	fa02 f303 	lsl.w	r3, r2, r3
 8006448:	43db      	mvns	r3, r3
 800644a:	69ba      	ldr	r2, [r7, #24]
 800644c:	4013      	ands	r3, r2
 800644e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	689a      	ldr	r2, [r3, #8]
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	005b      	lsls	r3, r3, #1
 8006458:	fa02 f303 	lsl.w	r3, r2, r3
 800645c:	69ba      	ldr	r2, [r7, #24]
 800645e:	4313      	orrs	r3, r2
 8006460:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	69ba      	ldr	r2, [r7, #24]
 8006466:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	2b02      	cmp	r3, #2
 800646e:	d003      	beq.n	8006478 <HAL_GPIO_Init+0xfc>
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	2b12      	cmp	r3, #18
 8006476:	d123      	bne.n	80064c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	08da      	lsrs	r2, r3, #3
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	3208      	adds	r2, #8
 8006480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006484:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	f003 0307 	and.w	r3, r3, #7
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	220f      	movs	r2, #15
 8006490:	fa02 f303 	lsl.w	r3, r2, r3
 8006494:	43db      	mvns	r3, r3
 8006496:	69ba      	ldr	r2, [r7, #24]
 8006498:	4013      	ands	r3, r2
 800649a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	691a      	ldr	r2, [r3, #16]
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	f003 0307 	and.w	r3, r3, #7
 80064a6:	009b      	lsls	r3, r3, #2
 80064a8:	fa02 f303 	lsl.w	r3, r2, r3
 80064ac:	69ba      	ldr	r2, [r7, #24]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	08da      	lsrs	r2, r3, #3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	3208      	adds	r2, #8
 80064ba:	69b9      	ldr	r1, [r7, #24]
 80064bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80064c6:	69fb      	ldr	r3, [r7, #28]
 80064c8:	005b      	lsls	r3, r3, #1
 80064ca:	2203      	movs	r2, #3
 80064cc:	fa02 f303 	lsl.w	r3, r2, r3
 80064d0:	43db      	mvns	r3, r3
 80064d2:	69ba      	ldr	r2, [r7, #24]
 80064d4:	4013      	ands	r3, r2
 80064d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f003 0203 	and.w	r2, r3, #3
 80064e0:	69fb      	ldr	r3, [r7, #28]
 80064e2:	005b      	lsls	r3, r3, #1
 80064e4:	fa02 f303 	lsl.w	r3, r2, r3
 80064e8:	69ba      	ldr	r2, [r7, #24]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	69ba      	ldr	r2, [r7, #24]
 80064f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	f000 80b4 	beq.w	800666a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006502:	2300      	movs	r3, #0
 8006504:	60fb      	str	r3, [r7, #12]
 8006506:	4b5f      	ldr	r3, [pc, #380]	; (8006684 <HAL_GPIO_Init+0x308>)
 8006508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800650a:	4a5e      	ldr	r2, [pc, #376]	; (8006684 <HAL_GPIO_Init+0x308>)
 800650c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006510:	6453      	str	r3, [r2, #68]	; 0x44
 8006512:	4b5c      	ldr	r3, [pc, #368]	; (8006684 <HAL_GPIO_Init+0x308>)
 8006514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006516:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800651a:	60fb      	str	r3, [r7, #12]
 800651c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800651e:	4a5a      	ldr	r2, [pc, #360]	; (8006688 <HAL_GPIO_Init+0x30c>)
 8006520:	69fb      	ldr	r3, [r7, #28]
 8006522:	089b      	lsrs	r3, r3, #2
 8006524:	3302      	adds	r3, #2
 8006526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800652a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800652c:	69fb      	ldr	r3, [r7, #28]
 800652e:	f003 0303 	and.w	r3, r3, #3
 8006532:	009b      	lsls	r3, r3, #2
 8006534:	220f      	movs	r2, #15
 8006536:	fa02 f303 	lsl.w	r3, r2, r3
 800653a:	43db      	mvns	r3, r3
 800653c:	69ba      	ldr	r2, [r7, #24]
 800653e:	4013      	ands	r3, r2
 8006540:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a51      	ldr	r2, [pc, #324]	; (800668c <HAL_GPIO_Init+0x310>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d02b      	beq.n	80065a2 <HAL_GPIO_Init+0x226>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a50      	ldr	r2, [pc, #320]	; (8006690 <HAL_GPIO_Init+0x314>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d025      	beq.n	800659e <HAL_GPIO_Init+0x222>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a4f      	ldr	r2, [pc, #316]	; (8006694 <HAL_GPIO_Init+0x318>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d01f      	beq.n	800659a <HAL_GPIO_Init+0x21e>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a4e      	ldr	r2, [pc, #312]	; (8006698 <HAL_GPIO_Init+0x31c>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d019      	beq.n	8006596 <HAL_GPIO_Init+0x21a>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a4d      	ldr	r2, [pc, #308]	; (800669c <HAL_GPIO_Init+0x320>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d013      	beq.n	8006592 <HAL_GPIO_Init+0x216>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a4c      	ldr	r2, [pc, #304]	; (80066a0 <HAL_GPIO_Init+0x324>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d00d      	beq.n	800658e <HAL_GPIO_Init+0x212>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a4b      	ldr	r2, [pc, #300]	; (80066a4 <HAL_GPIO_Init+0x328>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d007      	beq.n	800658a <HAL_GPIO_Init+0x20e>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a4a      	ldr	r2, [pc, #296]	; (80066a8 <HAL_GPIO_Init+0x32c>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d101      	bne.n	8006586 <HAL_GPIO_Init+0x20a>
 8006582:	2307      	movs	r3, #7
 8006584:	e00e      	b.n	80065a4 <HAL_GPIO_Init+0x228>
 8006586:	2308      	movs	r3, #8
 8006588:	e00c      	b.n	80065a4 <HAL_GPIO_Init+0x228>
 800658a:	2306      	movs	r3, #6
 800658c:	e00a      	b.n	80065a4 <HAL_GPIO_Init+0x228>
 800658e:	2305      	movs	r3, #5
 8006590:	e008      	b.n	80065a4 <HAL_GPIO_Init+0x228>
 8006592:	2304      	movs	r3, #4
 8006594:	e006      	b.n	80065a4 <HAL_GPIO_Init+0x228>
 8006596:	2303      	movs	r3, #3
 8006598:	e004      	b.n	80065a4 <HAL_GPIO_Init+0x228>
 800659a:	2302      	movs	r3, #2
 800659c:	e002      	b.n	80065a4 <HAL_GPIO_Init+0x228>
 800659e:	2301      	movs	r3, #1
 80065a0:	e000      	b.n	80065a4 <HAL_GPIO_Init+0x228>
 80065a2:	2300      	movs	r3, #0
 80065a4:	69fa      	ldr	r2, [r7, #28]
 80065a6:	f002 0203 	and.w	r2, r2, #3
 80065aa:	0092      	lsls	r2, r2, #2
 80065ac:	4093      	lsls	r3, r2
 80065ae:	69ba      	ldr	r2, [r7, #24]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80065b4:	4934      	ldr	r1, [pc, #208]	; (8006688 <HAL_GPIO_Init+0x30c>)
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	089b      	lsrs	r3, r3, #2
 80065ba:	3302      	adds	r3, #2
 80065bc:	69ba      	ldr	r2, [r7, #24]
 80065be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80065c2:	4b3a      	ldr	r3, [pc, #232]	; (80066ac <HAL_GPIO_Init+0x330>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	43db      	mvns	r3, r3
 80065cc:	69ba      	ldr	r2, [r7, #24]
 80065ce:	4013      	ands	r3, r2
 80065d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d003      	beq.n	80065e6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80065de:	69ba      	ldr	r2, [r7, #24]
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80065e6:	4a31      	ldr	r2, [pc, #196]	; (80066ac <HAL_GPIO_Init+0x330>)
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80065ec:	4b2f      	ldr	r3, [pc, #188]	; (80066ac <HAL_GPIO_Init+0x330>)
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	43db      	mvns	r3, r3
 80065f6:	69ba      	ldr	r2, [r7, #24]
 80065f8:	4013      	ands	r3, r2
 80065fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d003      	beq.n	8006610 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	4313      	orrs	r3, r2
 800660e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006610:	4a26      	ldr	r2, [pc, #152]	; (80066ac <HAL_GPIO_Init+0x330>)
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006616:	4b25      	ldr	r3, [pc, #148]	; (80066ac <HAL_GPIO_Init+0x330>)
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	43db      	mvns	r3, r3
 8006620:	69ba      	ldr	r2, [r7, #24]
 8006622:	4013      	ands	r3, r2
 8006624:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800662e:	2b00      	cmp	r3, #0
 8006630:	d003      	beq.n	800663a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006632:	69ba      	ldr	r2, [r7, #24]
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	4313      	orrs	r3, r2
 8006638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800663a:	4a1c      	ldr	r2, [pc, #112]	; (80066ac <HAL_GPIO_Init+0x330>)
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006640:	4b1a      	ldr	r3, [pc, #104]	; (80066ac <HAL_GPIO_Init+0x330>)
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	43db      	mvns	r3, r3
 800664a:	69ba      	ldr	r2, [r7, #24]
 800664c:	4013      	ands	r3, r2
 800664e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006658:	2b00      	cmp	r3, #0
 800665a:	d003      	beq.n	8006664 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800665c:	69ba      	ldr	r2, [r7, #24]
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	4313      	orrs	r3, r2
 8006662:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006664:	4a11      	ldr	r2, [pc, #68]	; (80066ac <HAL_GPIO_Init+0x330>)
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	3301      	adds	r3, #1
 800666e:	61fb      	str	r3, [r7, #28]
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	2b0f      	cmp	r3, #15
 8006674:	f67f ae90 	bls.w	8006398 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006678:	bf00      	nop
 800667a:	3724      	adds	r7, #36	; 0x24
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr
 8006684:	40023800 	.word	0x40023800
 8006688:	40013800 	.word	0x40013800
 800668c:	40020000 	.word	0x40020000
 8006690:	40020400 	.word	0x40020400
 8006694:	40020800 	.word	0x40020800
 8006698:	40020c00 	.word	0x40020c00
 800669c:	40021000 	.word	0x40021000
 80066a0:	40021400 	.word	0x40021400
 80066a4:	40021800 	.word	0x40021800
 80066a8:	40021c00 	.word	0x40021c00
 80066ac:	40013c00 	.word	0x40013c00

080066b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	460b      	mov	r3, r1
 80066ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	691a      	ldr	r2, [r3, #16]
 80066c0:	887b      	ldrh	r3, [r7, #2]
 80066c2:	4013      	ands	r3, r2
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d002      	beq.n	80066ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80066c8:	2301      	movs	r3, #1
 80066ca:	73fb      	strb	r3, [r7, #15]
 80066cc:	e001      	b.n	80066d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80066ce:	2300      	movs	r3, #0
 80066d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80066d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3714      	adds	r7, #20
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	460b      	mov	r3, r1
 80066ea:	807b      	strh	r3, [r7, #2]
 80066ec:	4613      	mov	r3, r2
 80066ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80066f0:	787b      	ldrb	r3, [r7, #1]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d003      	beq.n	80066fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80066f6:	887a      	ldrh	r2, [r7, #2]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80066fc:	e003      	b.n	8006706 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80066fe:	887b      	ldrh	r3, [r7, #2]
 8006700:	041a      	lsls	r2, r3, #16
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	619a      	str	r2, [r3, #24]
}
 8006706:	bf00      	nop
 8006708:	370c      	adds	r7, #12
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr
	...

08006714 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
 800671a:	4603      	mov	r3, r0
 800671c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800671e:	4b08      	ldr	r3, [pc, #32]	; (8006740 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006720:	695a      	ldr	r2, [r3, #20]
 8006722:	88fb      	ldrh	r3, [r7, #6]
 8006724:	4013      	ands	r3, r2
 8006726:	2b00      	cmp	r3, #0
 8006728:	d006      	beq.n	8006738 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800672a:	4a05      	ldr	r2, [pc, #20]	; (8006740 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800672c:	88fb      	ldrh	r3, [r7, #6]
 800672e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006730:	88fb      	ldrh	r3, [r7, #6]
 8006732:	4618      	mov	r0, r3
 8006734:	f7fc f9b0 	bl	8002a98 <HAL_GPIO_EXTI_Callback>
  }
}
 8006738:	bf00      	nop
 800673a:	3708      	adds	r7, #8
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	40013c00 	.word	0x40013c00

08006744 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d101      	bne.n	8006756 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e11f      	b.n	8006996 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800675c:	b2db      	uxtb	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d106      	bne.n	8006770 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7fd fb0a 	bl	8003d84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2224      	movs	r2, #36	; 0x24
 8006774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f022 0201 	bic.w	r2, r2, #1
 8006786:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006796:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80067a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80067a8:	f003 fe88 	bl	800a4bc <HAL_RCC_GetPCLK1Freq>
 80067ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	4a7b      	ldr	r2, [pc, #492]	; (80069a0 <HAL_I2C_Init+0x25c>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d807      	bhi.n	80067c8 <HAL_I2C_Init+0x84>
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	4a7a      	ldr	r2, [pc, #488]	; (80069a4 <HAL_I2C_Init+0x260>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	bf94      	ite	ls
 80067c0:	2301      	movls	r3, #1
 80067c2:	2300      	movhi	r3, #0
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	e006      	b.n	80067d6 <HAL_I2C_Init+0x92>
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	4a77      	ldr	r2, [pc, #476]	; (80069a8 <HAL_I2C_Init+0x264>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	bf94      	ite	ls
 80067d0:	2301      	movls	r3, #1
 80067d2:	2300      	movhi	r3, #0
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d001      	beq.n	80067de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e0db      	b.n	8006996 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	4a72      	ldr	r2, [pc, #456]	; (80069ac <HAL_I2C_Init+0x268>)
 80067e2:	fba2 2303 	umull	r2, r3, r2, r3
 80067e6:	0c9b      	lsrs	r3, r3, #18
 80067e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68ba      	ldr	r2, [r7, #8]
 80067fa:	430a      	orrs	r2, r1
 80067fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	6a1b      	ldr	r3, [r3, #32]
 8006804:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	4a64      	ldr	r2, [pc, #400]	; (80069a0 <HAL_I2C_Init+0x25c>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d802      	bhi.n	8006818 <HAL_I2C_Init+0xd4>
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	3301      	adds	r3, #1
 8006816:	e009      	b.n	800682c <HAL_I2C_Init+0xe8>
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800681e:	fb02 f303 	mul.w	r3, r2, r3
 8006822:	4a63      	ldr	r2, [pc, #396]	; (80069b0 <HAL_I2C_Init+0x26c>)
 8006824:	fba2 2303 	umull	r2, r3, r2, r3
 8006828:	099b      	lsrs	r3, r3, #6
 800682a:	3301      	adds	r3, #1
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	6812      	ldr	r2, [r2, #0]
 8006830:	430b      	orrs	r3, r1
 8006832:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	69db      	ldr	r3, [r3, #28]
 800683a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800683e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	4956      	ldr	r1, [pc, #344]	; (80069a0 <HAL_I2C_Init+0x25c>)
 8006848:	428b      	cmp	r3, r1
 800684a:	d80d      	bhi.n	8006868 <HAL_I2C_Init+0x124>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	1e59      	subs	r1, r3, #1
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	005b      	lsls	r3, r3, #1
 8006856:	fbb1 f3f3 	udiv	r3, r1, r3
 800685a:	3301      	adds	r3, #1
 800685c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006860:	2b04      	cmp	r3, #4
 8006862:	bf38      	it	cc
 8006864:	2304      	movcc	r3, #4
 8006866:	e04f      	b.n	8006908 <HAL_I2C_Init+0x1c4>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d111      	bne.n	8006894 <HAL_I2C_Init+0x150>
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	1e58      	subs	r0, r3, #1
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6859      	ldr	r1, [r3, #4]
 8006878:	460b      	mov	r3, r1
 800687a:	005b      	lsls	r3, r3, #1
 800687c:	440b      	add	r3, r1
 800687e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006882:	3301      	adds	r3, #1
 8006884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006888:	2b00      	cmp	r3, #0
 800688a:	bf0c      	ite	eq
 800688c:	2301      	moveq	r3, #1
 800688e:	2300      	movne	r3, #0
 8006890:	b2db      	uxtb	r3, r3
 8006892:	e012      	b.n	80068ba <HAL_I2C_Init+0x176>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	1e58      	subs	r0, r3, #1
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6859      	ldr	r1, [r3, #4]
 800689c:	460b      	mov	r3, r1
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	440b      	add	r3, r1
 80068a2:	0099      	lsls	r1, r3, #2
 80068a4:	440b      	add	r3, r1
 80068a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80068aa:	3301      	adds	r3, #1
 80068ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	bf0c      	ite	eq
 80068b4:	2301      	moveq	r3, #1
 80068b6:	2300      	movne	r3, #0
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d001      	beq.n	80068c2 <HAL_I2C_Init+0x17e>
 80068be:	2301      	movs	r3, #1
 80068c0:	e022      	b.n	8006908 <HAL_I2C_Init+0x1c4>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d10e      	bne.n	80068e8 <HAL_I2C_Init+0x1a4>
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	1e58      	subs	r0, r3, #1
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6859      	ldr	r1, [r3, #4]
 80068d2:	460b      	mov	r3, r1
 80068d4:	005b      	lsls	r3, r3, #1
 80068d6:	440b      	add	r3, r1
 80068d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80068dc:	3301      	adds	r3, #1
 80068de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068e6:	e00f      	b.n	8006908 <HAL_I2C_Init+0x1c4>
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	1e58      	subs	r0, r3, #1
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6859      	ldr	r1, [r3, #4]
 80068f0:	460b      	mov	r3, r1
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	440b      	add	r3, r1
 80068f6:	0099      	lsls	r1, r3, #2
 80068f8:	440b      	add	r3, r1
 80068fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80068fe:	3301      	adds	r3, #1
 8006900:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006904:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006908:	6879      	ldr	r1, [r7, #4]
 800690a:	6809      	ldr	r1, [r1, #0]
 800690c:	4313      	orrs	r3, r2
 800690e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	69da      	ldr	r2, [r3, #28]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6a1b      	ldr	r3, [r3, #32]
 8006922:	431a      	orrs	r2, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	430a      	orrs	r2, r1
 800692a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006936:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	6911      	ldr	r1, [r2, #16]
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	68d2      	ldr	r2, [r2, #12]
 8006942:	4311      	orrs	r1, r2
 8006944:	687a      	ldr	r2, [r7, #4]
 8006946:	6812      	ldr	r2, [r2, #0]
 8006948:	430b      	orrs	r3, r1
 800694a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	695a      	ldr	r2, [r3, #20]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	431a      	orrs	r2, r3
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	430a      	orrs	r2, r1
 8006966:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f042 0201 	orr.w	r2, r2, #1
 8006976:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2220      	movs	r2, #32
 8006982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006994:	2300      	movs	r3, #0
}
 8006996:	4618      	mov	r0, r3
 8006998:	3710      	adds	r7, #16
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}
 800699e:	bf00      	nop
 80069a0:	000186a0 	.word	0x000186a0
 80069a4:	001e847f 	.word	0x001e847f
 80069a8:	003d08ff 	.word	0x003d08ff
 80069ac:	431bde83 	.word	0x431bde83
 80069b0:	10624dd3 	.word	0x10624dd3

080069b4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b088      	sub	sp, #32
 80069b8:	af02      	add	r7, sp, #8
 80069ba:	60f8      	str	r0, [r7, #12]
 80069bc:	4608      	mov	r0, r1
 80069be:	4611      	mov	r1, r2
 80069c0:	461a      	mov	r2, r3
 80069c2:	4603      	mov	r3, r0
 80069c4:	817b      	strh	r3, [r7, #10]
 80069c6:	460b      	mov	r3, r1
 80069c8:	813b      	strh	r3, [r7, #8]
 80069ca:	4613      	mov	r3, r2
 80069cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80069ce:	f7fd fecd 	bl	800476c <HAL_GetTick>
 80069d2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069da:	b2db      	uxtb	r3, r3
 80069dc:	2b20      	cmp	r3, #32
 80069de:	f040 80d9 	bne.w	8006b94 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	9300      	str	r3, [sp, #0]
 80069e6:	2319      	movs	r3, #25
 80069e8:	2201      	movs	r2, #1
 80069ea:	496d      	ldr	r1, [pc, #436]	; (8006ba0 <HAL_I2C_Mem_Write+0x1ec>)
 80069ec:	68f8      	ldr	r0, [r7, #12]
 80069ee:	f001 fdd9 	bl	80085a4 <I2C_WaitOnFlagUntilTimeout>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d001      	beq.n	80069fc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80069f8:	2302      	movs	r3, #2
 80069fa:	e0cc      	b.n	8006b96 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a02:	2b01      	cmp	r3, #1
 8006a04:	d101      	bne.n	8006a0a <HAL_I2C_Mem_Write+0x56>
 8006a06:	2302      	movs	r3, #2
 8006a08:	e0c5      	b.n	8006b96 <HAL_I2C_Mem_Write+0x1e2>
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 0301 	and.w	r3, r3, #1
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d007      	beq.n	8006a30 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f042 0201 	orr.w	r2, r2, #1
 8006a2e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a3e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2221      	movs	r2, #33	; 0x21
 8006a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2240      	movs	r2, #64	; 0x40
 8006a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2200      	movs	r2, #0
 8006a54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	6a3a      	ldr	r2, [r7, #32]
 8006a5a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006a60:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a66:	b29a      	uxth	r2, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	4a4d      	ldr	r2, [pc, #308]	; (8006ba4 <HAL_I2C_Mem_Write+0x1f0>)
 8006a70:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a72:	88f8      	ldrh	r0, [r7, #6]
 8006a74:	893a      	ldrh	r2, [r7, #8]
 8006a76:	8979      	ldrh	r1, [r7, #10]
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	9301      	str	r3, [sp, #4]
 8006a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a7e:	9300      	str	r3, [sp, #0]
 8006a80:	4603      	mov	r3, r0
 8006a82:	68f8      	ldr	r0, [r7, #12]
 8006a84:	f001 fc50 	bl	8008328 <I2C_RequestMemoryWrite>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d052      	beq.n	8006b34 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e081      	b.n	8006b96 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a92:	697a      	ldr	r2, [r7, #20]
 8006a94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a96:	68f8      	ldr	r0, [r7, #12]
 8006a98:	f001 fe5a 	bl	8008750 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00d      	beq.n	8006abe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa6:	2b04      	cmp	r3, #4
 8006aa8:	d107      	bne.n	8006aba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ab8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e06b      	b.n	8006b96 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac2:	781a      	ldrb	r2, [r3, #0]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ace:	1c5a      	adds	r2, r3, #1
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ad8:	3b01      	subs	r3, #1
 8006ada:	b29a      	uxth	r2, r3
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	695b      	ldr	r3, [r3, #20]
 8006af4:	f003 0304 	and.w	r3, r3, #4
 8006af8:	2b04      	cmp	r3, #4
 8006afa:	d11b      	bne.n	8006b34 <HAL_I2C_Mem_Write+0x180>
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d017      	beq.n	8006b34 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b08:	781a      	ldrb	r2, [r3, #0]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b14:	1c5a      	adds	r2, r3, #1
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b1e:	3b01      	subs	r3, #1
 8006b20:	b29a      	uxth	r2, r3
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d1aa      	bne.n	8006a92 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b3c:	697a      	ldr	r2, [r7, #20]
 8006b3e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b40:	68f8      	ldr	r0, [r7, #12]
 8006b42:	f001 fe46 	bl	80087d2 <I2C_WaitOnBTFFlagUntilTimeout>
 8006b46:	4603      	mov	r3, r0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d00d      	beq.n	8006b68 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b50:	2b04      	cmp	r3, #4
 8006b52:	d107      	bne.n	8006b64 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b62:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b64:	2301      	movs	r3, #1
 8006b66:	e016      	b.n	8006b96 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2220      	movs	r2, #32
 8006b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2200      	movs	r2, #0
 8006b84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b90:	2300      	movs	r3, #0
 8006b92:	e000      	b.n	8006b96 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006b94:	2302      	movs	r3, #2
  }
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3718      	adds	r7, #24
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}
 8006b9e:	bf00      	nop
 8006ba0:	00100002 	.word	0x00100002
 8006ba4:	ffff0000 	.word	0xffff0000

08006ba8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b088      	sub	sp, #32
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bc0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006bc8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bd0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006bd2:	7bfb      	ldrb	r3, [r7, #15]
 8006bd4:	2b10      	cmp	r3, #16
 8006bd6:	d003      	beq.n	8006be0 <HAL_I2C_EV_IRQHandler+0x38>
 8006bd8:	7bfb      	ldrb	r3, [r7, #15]
 8006bda:	2b40      	cmp	r3, #64	; 0x40
 8006bdc:	f040 80bd 	bne.w	8006d5a <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	695b      	ldr	r3, [r3, #20]
 8006bee:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006bf0:	69fb      	ldr	r3, [r7, #28]
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d10d      	bne.n	8006c16 <HAL_I2C_EV_IRQHandler+0x6e>
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006c00:	d003      	beq.n	8006c0a <HAL_I2C_EV_IRQHandler+0x62>
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006c08:	d101      	bne.n	8006c0e <HAL_I2C_EV_IRQHandler+0x66>
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e000      	b.n	8006c10 <HAL_I2C_EV_IRQHandler+0x68>
 8006c0e:	2300      	movs	r3, #0
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	f000 812e 	beq.w	8006e72 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	f003 0301 	and.w	r3, r3, #1
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d00c      	beq.n	8006c3a <HAL_I2C_EV_IRQHandler+0x92>
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	0a5b      	lsrs	r3, r3, #9
 8006c24:	f003 0301 	and.w	r3, r3, #1
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d006      	beq.n	8006c3a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f001 fe72 	bl	8008916 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f000 fd62 	bl	80076fc <I2C_Master_SB>
 8006c38:	e08e      	b.n	8006d58 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c3a:	69fb      	ldr	r3, [r7, #28]
 8006c3c:	08db      	lsrs	r3, r3, #3
 8006c3e:	f003 0301 	and.w	r3, r3, #1
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d009      	beq.n	8006c5a <HAL_I2C_EV_IRQHandler+0xb2>
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	0a5b      	lsrs	r3, r3, #9
 8006c4a:	f003 0301 	and.w	r3, r3, #1
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d003      	beq.n	8006c5a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 fdd8 	bl	8007808 <I2C_Master_ADD10>
 8006c58:	e07e      	b.n	8006d58 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	085b      	lsrs	r3, r3, #1
 8006c5e:	f003 0301 	and.w	r3, r3, #1
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d009      	beq.n	8006c7a <HAL_I2C_EV_IRQHandler+0xd2>
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	0a5b      	lsrs	r3, r3, #9
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d003      	beq.n	8006c7a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 fdf2 	bl	800785c <I2C_Master_ADDR>
 8006c78:	e06e      	b.n	8006d58 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	089b      	lsrs	r3, r3, #2
 8006c7e:	f003 0301 	and.w	r3, r3, #1
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d037      	beq.n	8006cf6 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c94:	f000 80ef 	beq.w	8006e76 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	09db      	lsrs	r3, r3, #7
 8006c9c:	f003 0301 	and.w	r3, r3, #1
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d00f      	beq.n	8006cc4 <HAL_I2C_EV_IRQHandler+0x11c>
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	0a9b      	lsrs	r3, r3, #10
 8006ca8:	f003 0301 	and.w	r3, r3, #1
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d009      	beq.n	8006cc4 <HAL_I2C_EV_IRQHandler+0x11c>
 8006cb0:	69fb      	ldr	r3, [r7, #28]
 8006cb2:	089b      	lsrs	r3, r3, #2
 8006cb4:	f003 0301 	and.w	r3, r3, #1
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d103      	bne.n	8006cc4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f000 f9ef 	bl	80070a0 <I2C_MasterTransmit_TXE>
 8006cc2:	e049      	b.n	8006d58 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	089b      	lsrs	r3, r3, #2
 8006cc8:	f003 0301 	and.w	r3, r3, #1
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	f000 80d2 	beq.w	8006e76 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	0a5b      	lsrs	r3, r3, #9
 8006cd6:	f003 0301 	and.w	r3, r3, #1
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	f000 80cb 	beq.w	8006e76 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8006ce0:	7bfb      	ldrb	r3, [r7, #15]
 8006ce2:	2b10      	cmp	r3, #16
 8006ce4:	d103      	bne.n	8006cee <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f000 fa76 	bl	80071d8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cec:	e0c3      	b.n	8006e76 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 fada 	bl	80072a8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cf4:	e0bf      	b.n	8006e76 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d04:	f000 80b7 	beq.w	8006e76 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	099b      	lsrs	r3, r3, #6
 8006d0c:	f003 0301 	and.w	r3, r3, #1
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d00f      	beq.n	8006d34 <HAL_I2C_EV_IRQHandler+0x18c>
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	0a9b      	lsrs	r3, r3, #10
 8006d18:	f003 0301 	and.w	r3, r3, #1
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d009      	beq.n	8006d34 <HAL_I2C_EV_IRQHandler+0x18c>
 8006d20:	69fb      	ldr	r3, [r7, #28]
 8006d22:	089b      	lsrs	r3, r3, #2
 8006d24:	f003 0301 	and.w	r3, r3, #1
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d103      	bne.n	8006d34 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 fb4a 	bl	80073c6 <I2C_MasterReceive_RXNE>
 8006d32:	e011      	b.n	8006d58 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d34:	69fb      	ldr	r3, [r7, #28]
 8006d36:	089b      	lsrs	r3, r3, #2
 8006d38:	f003 0301 	and.w	r3, r3, #1
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	f000 809a 	beq.w	8006e76 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	0a5b      	lsrs	r3, r3, #9
 8006d46:	f003 0301 	and.w	r3, r3, #1
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f000 8093 	beq.w	8006e76 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 fbe9 	bl	8007528 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d56:	e08e      	b.n	8006e76 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006d58:	e08d      	b.n	8006e76 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d004      	beq.n	8006d6c <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	695b      	ldr	r3, [r3, #20]
 8006d68:	61fb      	str	r3, [r7, #28]
 8006d6a:	e007      	b.n	8006d7c <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	699b      	ldr	r3, [r3, #24]
 8006d72:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	695b      	ldr	r3, [r3, #20]
 8006d7a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d7c:	69fb      	ldr	r3, [r7, #28]
 8006d7e:	085b      	lsrs	r3, r3, #1
 8006d80:	f003 0301 	and.w	r3, r3, #1
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d012      	beq.n	8006dae <HAL_I2C_EV_IRQHandler+0x206>
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	0a5b      	lsrs	r3, r3, #9
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d00c      	beq.n	8006dae <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d003      	beq.n	8006da4 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	699b      	ldr	r3, [r3, #24]
 8006da2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006da4:	69b9      	ldr	r1, [r7, #24]
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 ffa7 	bl	8007cfa <I2C_Slave_ADDR>
 8006dac:	e066      	b.n	8006e7c <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	091b      	lsrs	r3, r3, #4
 8006db2:	f003 0301 	and.w	r3, r3, #1
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d009      	beq.n	8006dce <HAL_I2C_EV_IRQHandler+0x226>
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	0a5b      	lsrs	r3, r3, #9
 8006dbe:	f003 0301 	and.w	r3, r3, #1
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d003      	beq.n	8006dce <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f000 ffdc 	bl	8007d84 <I2C_Slave_STOPF>
 8006dcc:	e056      	b.n	8006e7c <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006dce:	7bbb      	ldrb	r3, [r7, #14]
 8006dd0:	2b21      	cmp	r3, #33	; 0x21
 8006dd2:	d002      	beq.n	8006dda <HAL_I2C_EV_IRQHandler+0x232>
 8006dd4:	7bbb      	ldrb	r3, [r7, #14]
 8006dd6:	2b29      	cmp	r3, #41	; 0x29
 8006dd8:	d125      	bne.n	8006e26 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	09db      	lsrs	r3, r3, #7
 8006dde:	f003 0301 	and.w	r3, r3, #1
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d00f      	beq.n	8006e06 <HAL_I2C_EV_IRQHandler+0x25e>
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	0a9b      	lsrs	r3, r3, #10
 8006dea:	f003 0301 	and.w	r3, r3, #1
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d009      	beq.n	8006e06 <HAL_I2C_EV_IRQHandler+0x25e>
 8006df2:	69fb      	ldr	r3, [r7, #28]
 8006df4:	089b      	lsrs	r3, r3, #2
 8006df6:	f003 0301 	and.w	r3, r3, #1
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d103      	bne.n	8006e06 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 febd 	bl	8007b7e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e04:	e039      	b.n	8006e7a <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006e06:	69fb      	ldr	r3, [r7, #28]
 8006e08:	089b      	lsrs	r3, r3, #2
 8006e0a:	f003 0301 	and.w	r3, r3, #1
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d033      	beq.n	8006e7a <HAL_I2C_EV_IRQHandler+0x2d2>
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	0a5b      	lsrs	r3, r3, #9
 8006e16:	f003 0301 	and.w	r3, r3, #1
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d02d      	beq.n	8006e7a <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 feea 	bl	8007bf8 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e24:	e029      	b.n	8006e7a <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	099b      	lsrs	r3, r3, #6
 8006e2a:	f003 0301 	and.w	r3, r3, #1
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00f      	beq.n	8006e52 <HAL_I2C_EV_IRQHandler+0x2aa>
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	0a9b      	lsrs	r3, r3, #10
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d009      	beq.n	8006e52 <HAL_I2C_EV_IRQHandler+0x2aa>
 8006e3e:	69fb      	ldr	r3, [r7, #28]
 8006e40:	089b      	lsrs	r3, r3, #2
 8006e42:	f003 0301 	and.w	r3, r3, #1
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d103      	bne.n	8006e52 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 fef5 	bl	8007c3a <I2C_SlaveReceive_RXNE>
 8006e50:	e014      	b.n	8006e7c <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006e52:	69fb      	ldr	r3, [r7, #28]
 8006e54:	089b      	lsrs	r3, r3, #2
 8006e56:	f003 0301 	and.w	r3, r3, #1
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d00e      	beq.n	8006e7c <HAL_I2C_EV_IRQHandler+0x2d4>
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	0a5b      	lsrs	r3, r3, #9
 8006e62:	f003 0301 	and.w	r3, r3, #1
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d008      	beq.n	8006e7c <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 ff23 	bl	8007cb6 <I2C_SlaveReceive_BTF>
 8006e70:	e004      	b.n	8006e7c <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8006e72:	bf00      	nop
 8006e74:	e002      	b.n	8006e7c <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006e76:	bf00      	nop
 8006e78:	e000      	b.n	8006e7c <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e7a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006e7c:	3720      	adds	r7, #32
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}

08006e82 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006e82:	b580      	push	{r7, lr}
 8006e84:	b08a      	sub	sp, #40	; 0x28
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	695b      	ldr	r3, [r3, #20]
 8006e90:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ea4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006ea6:	6a3b      	ldr	r3, [r7, #32]
 8006ea8:	0a1b      	lsrs	r3, r3, #8
 8006eaa:	f003 0301 	and.w	r3, r3, #1
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d00e      	beq.n	8006ed0 <HAL_I2C_ER_IRQHandler+0x4e>
 8006eb2:	69fb      	ldr	r3, [r7, #28]
 8006eb4:	0a1b      	lsrs	r3, r3, #8
 8006eb6:	f003 0301 	and.w	r3, r3, #1
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d008      	beq.n	8006ed0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec0:	f043 0301 	orr.w	r3, r3, #1
 8006ec4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006ece:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006ed0:	6a3b      	ldr	r3, [r7, #32]
 8006ed2:	0a5b      	lsrs	r3, r3, #9
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00e      	beq.n	8006efa <HAL_I2C_ER_IRQHandler+0x78>
 8006edc:	69fb      	ldr	r3, [r7, #28]
 8006ede:	0a1b      	lsrs	r3, r3, #8
 8006ee0:	f003 0301 	and.w	r3, r3, #1
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d008      	beq.n	8006efa <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eea:	f043 0302 	orr.w	r3, r3, #2
 8006eee:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006ef8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006efa:	6a3b      	ldr	r3, [r7, #32]
 8006efc:	0a9b      	lsrs	r3, r3, #10
 8006efe:	f003 0301 	and.w	r3, r3, #1
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d03f      	beq.n	8006f86 <HAL_I2C_ER_IRQHandler+0x104>
 8006f06:	69fb      	ldr	r3, [r7, #28]
 8006f08:	0a1b      	lsrs	r3, r3, #8
 8006f0a:	f003 0301 	and.w	r3, r3, #1
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d039      	beq.n	8006f86 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006f12:	7efb      	ldrb	r3, [r7, #27]
 8006f14:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f24:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f2a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006f2c:	7ebb      	ldrb	r3, [r7, #26]
 8006f2e:	2b20      	cmp	r3, #32
 8006f30:	d112      	bne.n	8006f58 <HAL_I2C_ER_IRQHandler+0xd6>
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d10f      	bne.n	8006f58 <HAL_I2C_ER_IRQHandler+0xd6>
 8006f38:	7cfb      	ldrb	r3, [r7, #19]
 8006f3a:	2b21      	cmp	r3, #33	; 0x21
 8006f3c:	d008      	beq.n	8006f50 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006f3e:	7cfb      	ldrb	r3, [r7, #19]
 8006f40:	2b29      	cmp	r3, #41	; 0x29
 8006f42:	d005      	beq.n	8006f50 <HAL_I2C_ER_IRQHandler+0xce>
 8006f44:	7cfb      	ldrb	r3, [r7, #19]
 8006f46:	2b28      	cmp	r3, #40	; 0x28
 8006f48:	d106      	bne.n	8006f58 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2b21      	cmp	r3, #33	; 0x21
 8006f4e:	d103      	bne.n	8006f58 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f001 f847 	bl	8007fe4 <I2C_Slave_AF>
 8006f56:	e016      	b.n	8006f86 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006f60:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f64:	f043 0304 	orr.w	r3, r3, #4
 8006f68:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006f6a:	7efb      	ldrb	r3, [r7, #27]
 8006f6c:	2b10      	cmp	r3, #16
 8006f6e:	d002      	beq.n	8006f76 <HAL_I2C_ER_IRQHandler+0xf4>
 8006f70:	7efb      	ldrb	r3, [r7, #27]
 8006f72:	2b40      	cmp	r3, #64	; 0x40
 8006f74:	d107      	bne.n	8006f86 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f84:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006f86:	6a3b      	ldr	r3, [r7, #32]
 8006f88:	0adb      	lsrs	r3, r3, #11
 8006f8a:	f003 0301 	and.w	r3, r3, #1
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d00e      	beq.n	8006fb0 <HAL_I2C_ER_IRQHandler+0x12e>
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	0a1b      	lsrs	r3, r3, #8
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d008      	beq.n	8006fb0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa0:	f043 0308 	orr.w	r3, r3, #8
 8006fa4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006fae:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d008      	beq.n	8006fc8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fbc:	431a      	orrs	r2, r3
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f001 f87e 	bl	80080c4 <I2C_ITError>
  }
}
 8006fc8:	bf00      	nop
 8006fca:	3728      	adds	r7, #40	; 0x28
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b083      	sub	sp, #12
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006fd8:	bf00      	nop
 8006fda:	370c      	adds	r7, #12
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr

08006fe4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006fec:	bf00      	nop
 8006fee:	370c      	adds	r7, #12
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	460b      	mov	r3, r1
 800702a:	70fb      	strb	r3, [r7, #3]
 800702c:	4613      	mov	r3, r2
 800702e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007030:	bf00      	nop
 8007032:	370c      	adds	r7, #12
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr

0800703c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8007044:	bf00      	nop
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704e:	4770      	bx	lr

08007050 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007058:	bf00      	nop
 800705a:	370c      	adds	r7, #12
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr

08007064 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007064:	b480      	push	{r7}
 8007066:	b083      	sub	sp, #12
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800706c:	bf00      	nop
 800706e:	370c      	adds	r7, #12
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr

08007078 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007080:	bf00      	nop
 8007082:	370c      	adds	r7, #12
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800708c:	b480      	push	{r7}
 800708e:	b083      	sub	sp, #12
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007094:	bf00      	nop
 8007096:	370c      	adds	r7, #12
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr

080070a0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070ae:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070b6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070bc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d150      	bne.n	8007168 <I2C_MasterTransmit_TXE+0xc8>
 80070c6:	7bfb      	ldrb	r3, [r7, #15]
 80070c8:	2b21      	cmp	r3, #33	; 0x21
 80070ca:	d14d      	bne.n	8007168 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	2b08      	cmp	r3, #8
 80070d0:	d01d      	beq.n	800710e <I2C_MasterTransmit_TXE+0x6e>
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	2b20      	cmp	r3, #32
 80070d6:	d01a      	beq.n	800710e <I2C_MasterTransmit_TXE+0x6e>
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80070de:	d016      	beq.n	800710e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	685a      	ldr	r2, [r3, #4]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80070ee:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2211      	movs	r2, #17
 80070f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2200      	movs	r2, #0
 80070fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2220      	movs	r2, #32
 8007102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f7ff ff62 	bl	8006fd0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800710c:	e060      	b.n	80071d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	685a      	ldr	r2, [r3, #4]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800711c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800712c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2220      	movs	r2, #32
 8007138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007142:	b2db      	uxtb	r3, r3
 8007144:	2b40      	cmp	r3, #64	; 0x40
 8007146:	d107      	bne.n	8007158 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f7ff ff7d 	bl	8007050 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007156:	e03b      	b.n	80071d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f7ff ff35 	bl	8006fd0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007166:	e033      	b.n	80071d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8007168:	7bfb      	ldrb	r3, [r7, #15]
 800716a:	2b21      	cmp	r3, #33	; 0x21
 800716c:	d005      	beq.n	800717a <I2C_MasterTransmit_TXE+0xda>
 800716e:	7bbb      	ldrb	r3, [r7, #14]
 8007170:	2b40      	cmp	r3, #64	; 0x40
 8007172:	d12d      	bne.n	80071d0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8007174:	7bfb      	ldrb	r3, [r7, #15]
 8007176:	2b22      	cmp	r3, #34	; 0x22
 8007178:	d12a      	bne.n	80071d0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800717e:	b29b      	uxth	r3, r3
 8007180:	2b00      	cmp	r3, #0
 8007182:	d108      	bne.n	8007196 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	685a      	ldr	r2, [r3, #4]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007192:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007194:	e01c      	b.n	80071d0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800719c:	b2db      	uxtb	r3, r3
 800719e:	2b40      	cmp	r3, #64	; 0x40
 80071a0:	d103      	bne.n	80071aa <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 f880 	bl	80072a8 <I2C_MemoryTransmit_TXE_BTF>
}
 80071a8:	e012      	b.n	80071d0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ae:	781a      	ldrb	r2, [r3, #0]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ba:	1c5a      	adds	r2, r3, #1
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	3b01      	subs	r3, #1
 80071c8:	b29a      	uxth	r2, r3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80071ce:	e7ff      	b.n	80071d0 <I2C_MasterTransmit_TXE+0x130>
 80071d0:	bf00      	nop
 80071d2:	3710      	adds	r7, #16
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	2b21      	cmp	r3, #33	; 0x21
 80071f0:	d156      	bne.n	80072a0 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d012      	beq.n	8007222 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007200:	781a      	ldrb	r2, [r3, #0]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800720c:	1c5a      	adds	r2, r3, #1
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007216:	b29b      	uxth	r3, r3
 8007218:	3b01      	subs	r3, #1
 800721a:	b29a      	uxth	r2, r3
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007220:	e03e      	b.n	80072a0 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2b08      	cmp	r3, #8
 8007226:	d01d      	beq.n	8007264 <I2C_MasterTransmit_BTF+0x8c>
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2b20      	cmp	r3, #32
 800722c:	d01a      	beq.n	8007264 <I2C_MasterTransmit_BTF+0x8c>
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007234:	d016      	beq.n	8007264 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	685a      	ldr	r2, [r3, #4]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007244:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2211      	movs	r2, #17
 800724a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2220      	movs	r2, #32
 8007258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f7ff feb7 	bl	8006fd0 <HAL_I2C_MasterTxCpltCallback>
}
 8007262:	e01d      	b.n	80072a0 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	685a      	ldr	r2, [r3, #4]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007272:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007282:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2220      	movs	r2, #32
 800728e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f7ff fe98 	bl	8006fd0 <HAL_I2C_MasterTxCpltCallback>
}
 80072a0:	bf00      	nop
 80072a2:	3710      	adds	r7, #16
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072b6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d11d      	bne.n	80072fc <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d10b      	bne.n	80072e0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072cc:	b2da      	uxtb	r2, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072d8:	1c9a      	adds	r2, r3, #2
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80072de:	e06e      	b.n	80073be <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	121b      	asrs	r3, r3, #8
 80072e8:	b2da      	uxtb	r2, r3
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072f4:	1c5a      	adds	r2, r3, #1
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	651a      	str	r2, [r3, #80]	; 0x50
}
 80072fa:	e060      	b.n	80073be <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007300:	2b01      	cmp	r3, #1
 8007302:	d10b      	bne.n	800731c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007308:	b2da      	uxtb	r2, r3
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007314:	1c5a      	adds	r2, r3, #1
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	651a      	str	r2, [r3, #80]	; 0x50
}
 800731a:	e050      	b.n	80073be <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007320:	2b02      	cmp	r3, #2
 8007322:	d14c      	bne.n	80073be <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8007324:	7bfb      	ldrb	r3, [r7, #15]
 8007326:	2b22      	cmp	r3, #34	; 0x22
 8007328:	d108      	bne.n	800733c <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007338:	601a      	str	r2, [r3, #0]
}
 800733a:	e040      	b.n	80073be <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007340:	b29b      	uxth	r3, r3
 8007342:	2b00      	cmp	r3, #0
 8007344:	d015      	beq.n	8007372 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8007346:	7bfb      	ldrb	r3, [r7, #15]
 8007348:	2b21      	cmp	r3, #33	; 0x21
 800734a:	d112      	bne.n	8007372 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007350:	781a      	ldrb	r2, [r3, #0]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800735c:	1c5a      	adds	r2, r3, #1
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007366:	b29b      	uxth	r3, r3
 8007368:	3b01      	subs	r3, #1
 800736a:	b29a      	uxth	r2, r3
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007370:	e025      	b.n	80073be <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007376:	b29b      	uxth	r3, r3
 8007378:	2b00      	cmp	r3, #0
 800737a:	d120      	bne.n	80073be <I2C_MemoryTransmit_TXE_BTF+0x116>
 800737c:	7bfb      	ldrb	r3, [r7, #15]
 800737e:	2b21      	cmp	r3, #33	; 0x21
 8007380:	d11d      	bne.n	80073be <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	685a      	ldr	r2, [r3, #4]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007390:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073a0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2220      	movs	r2, #32
 80073ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f7ff fe49 	bl	8007050 <HAL_I2C_MemTxCpltCallback>
}
 80073be:	bf00      	nop
 80073c0:	3710      	adds	r7, #16
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}

080073c6 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b084      	sub	sp, #16
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073d4:	b2db      	uxtb	r3, r3
 80073d6:	2b22      	cmp	r3, #34	; 0x22
 80073d8:	f040 80a2 	bne.w	8007520 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2b03      	cmp	r3, #3
 80073e8:	d921      	bls.n	800742e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	691a      	ldr	r2, [r3, #16]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f4:	b2d2      	uxtb	r2, r2
 80073f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073fc:	1c5a      	adds	r2, r3, #1
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007406:	b29b      	uxth	r3, r3
 8007408:	3b01      	subs	r3, #1
 800740a:	b29a      	uxth	r2, r3
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007414:	b29b      	uxth	r3, r3
 8007416:	2b03      	cmp	r3, #3
 8007418:	f040 8082 	bne.w	8007520 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	685a      	ldr	r2, [r3, #4]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800742a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800742c:	e078      	b.n	8007520 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007432:	2b02      	cmp	r3, #2
 8007434:	d074      	beq.n	8007520 <I2C_MasterReceive_RXNE+0x15a>
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2b01      	cmp	r3, #1
 800743a:	d002      	beq.n	8007442 <I2C_MasterReceive_RXNE+0x7c>
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d16e      	bne.n	8007520 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f001 fa06 	bl	8008854 <I2C_WaitOnSTOPRequestThroughIT>
 8007448:	4603      	mov	r3, r0
 800744a:	2b00      	cmp	r3, #0
 800744c:	d142      	bne.n	80074d4 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800745c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	685a      	ldr	r2, [r3, #4]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800746c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	691a      	ldr	r2, [r3, #16]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007478:	b2d2      	uxtb	r2, r2
 800747a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007480:	1c5a      	adds	r2, r3, #1
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800748a:	b29b      	uxth	r3, r3
 800748c:	3b01      	subs	r3, #1
 800748e:	b29a      	uxth	r2, r3
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2220      	movs	r2, #32
 8007498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	2b40      	cmp	r3, #64	; 0x40
 80074a6:	d10a      	bne.n	80074be <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2200      	movs	r2, #0
 80074ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f7ff fdd4 	bl	8007064 <HAL_I2C_MemRxCpltCallback>
}
 80074bc:	e030      	b.n	8007520 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2212      	movs	r2, #18
 80074ca:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f7ff fd89 	bl	8006fe4 <HAL_I2C_MasterRxCpltCallback>
}
 80074d2:	e025      	b.n	8007520 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	685a      	ldr	r2, [r3, #4]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80074e2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	691a      	ldr	r2, [r3, #16]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ee:	b2d2      	uxtb	r2, r2
 80074f0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f6:	1c5a      	adds	r2, r3, #1
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007500:	b29b      	uxth	r3, r3
 8007502:	3b01      	subs	r3, #1
 8007504:	b29a      	uxth	r2, r3
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2220      	movs	r2, #32
 800750e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f7ff fdac 	bl	8007078 <HAL_I2C_ErrorCallback>
}
 8007520:	bf00      	nop
 8007522:	3710      	adds	r7, #16
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}

08007528 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007534:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800753a:	b29b      	uxth	r3, r3
 800753c:	2b04      	cmp	r3, #4
 800753e:	d11b      	bne.n	8007578 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	685a      	ldr	r2, [r3, #4]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800754e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	691a      	ldr	r2, [r3, #16]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755a:	b2d2      	uxtb	r2, r2
 800755c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007562:	1c5a      	adds	r2, r3, #1
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800756c:	b29b      	uxth	r3, r3
 800756e:	3b01      	subs	r3, #1
 8007570:	b29a      	uxth	r2, r3
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8007576:	e0bd      	b.n	80076f4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800757c:	b29b      	uxth	r3, r3
 800757e:	2b03      	cmp	r3, #3
 8007580:	d129      	bne.n	80075d6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	685a      	ldr	r2, [r3, #4]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007590:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2b04      	cmp	r3, #4
 8007596:	d00a      	beq.n	80075ae <I2C_MasterReceive_BTF+0x86>
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2b02      	cmp	r3, #2
 800759c:	d007      	beq.n	80075ae <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075ac:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	691a      	ldr	r2, [r3, #16]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b8:	b2d2      	uxtb	r2, r2
 80075ba:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c0:	1c5a      	adds	r2, r3, #1
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	3b01      	subs	r3, #1
 80075ce:	b29a      	uxth	r2, r3
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80075d4:	e08e      	b.n	80076f4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075da:	b29b      	uxth	r3, r3
 80075dc:	2b02      	cmp	r3, #2
 80075de:	d176      	bne.n	80076ce <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d002      	beq.n	80075ec <I2C_MasterReceive_BTF+0xc4>
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2b10      	cmp	r3, #16
 80075ea:	d108      	bne.n	80075fe <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075fa:	601a      	str	r2, [r3, #0]
 80075fc:	e019      	b.n	8007632 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2b04      	cmp	r3, #4
 8007602:	d002      	beq.n	800760a <I2C_MasterReceive_BTF+0xe2>
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2b02      	cmp	r3, #2
 8007608:	d108      	bne.n	800761c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007618:	601a      	str	r2, [r3, #0]
 800761a:	e00a      	b.n	8007632 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2b10      	cmp	r3, #16
 8007620:	d007      	beq.n	8007632 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007630:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	691a      	ldr	r2, [r3, #16]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763c:	b2d2      	uxtb	r2, r2
 800763e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007644:	1c5a      	adds	r2, r3, #1
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800764e:	b29b      	uxth	r3, r3
 8007650:	3b01      	subs	r3, #1
 8007652:	b29a      	uxth	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	691a      	ldr	r2, [r3, #16]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007662:	b2d2      	uxtb	r2, r2
 8007664:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800766a:	1c5a      	adds	r2, r3, #1
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007674:	b29b      	uxth	r3, r3
 8007676:	3b01      	subs	r3, #1
 8007678:	b29a      	uxth	r2, r3
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	685a      	ldr	r2, [r3, #4]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800768c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2220      	movs	r2, #32
 8007692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800769c:	b2db      	uxtb	r3, r3
 800769e:	2b40      	cmp	r3, #64	; 0x40
 80076a0:	d10a      	bne.n	80076b8 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f7ff fcd7 	bl	8007064 <HAL_I2C_MemRxCpltCallback>
}
 80076b6:	e01d      	b.n	80076f4 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2212      	movs	r2, #18
 80076c4:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f7ff fc8c 	bl	8006fe4 <HAL_I2C_MasterRxCpltCallback>
}
 80076cc:	e012      	b.n	80076f4 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	691a      	ldr	r2, [r3, #16]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d8:	b2d2      	uxtb	r2, r2
 80076da:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e0:	1c5a      	adds	r2, r3, #1
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	3b01      	subs	r3, #1
 80076ee:	b29a      	uxth	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80076f4:	bf00      	nop
 80076f6:	3710      	adds	r7, #16
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}

080076fc <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800770a:	b2db      	uxtb	r3, r3
 800770c:	2b40      	cmp	r3, #64	; 0x40
 800770e:	d117      	bne.n	8007740 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007714:	2b00      	cmp	r3, #0
 8007716:	d109      	bne.n	800772c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800771c:	b2db      	uxtb	r3, r3
 800771e:	461a      	mov	r2, r3
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007728:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800772a:	e067      	b.n	80077fc <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007730:	b2db      	uxtb	r3, r3
 8007732:	f043 0301 	orr.w	r3, r3, #1
 8007736:	b2da      	uxtb	r2, r3
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	611a      	str	r2, [r3, #16]
}
 800773e:	e05d      	b.n	80077fc <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	691b      	ldr	r3, [r3, #16]
 8007744:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007748:	d133      	bne.n	80077b2 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b21      	cmp	r3, #33	; 0x21
 8007754:	d109      	bne.n	800776a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800775a:	b2db      	uxtb	r3, r3
 800775c:	461a      	mov	r2, r3
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007766:	611a      	str	r2, [r3, #16]
 8007768:	e008      	b.n	800777c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800776e:	b2db      	uxtb	r3, r3
 8007770:	f043 0301 	orr.w	r3, r3, #1
 8007774:	b2da      	uxtb	r2, r3
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007780:	2b00      	cmp	r3, #0
 8007782:	d004      	beq.n	800778e <I2C_Master_SB+0x92>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800778a:	2b00      	cmp	r3, #0
 800778c:	d108      	bne.n	80077a0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007792:	2b00      	cmp	r3, #0
 8007794:	d032      	beq.n	80077fc <I2C_Master_SB+0x100>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800779a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800779c:	2b00      	cmp	r3, #0
 800779e:	d02d      	beq.n	80077fc <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	685a      	ldr	r2, [r3, #4]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077ae:	605a      	str	r2, [r3, #4]
}
 80077b0:	e024      	b.n	80077fc <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d10e      	bne.n	80077d8 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077be:	b29b      	uxth	r3, r3
 80077c0:	11db      	asrs	r3, r3, #7
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	f003 0306 	and.w	r3, r3, #6
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	f063 030f 	orn	r3, r3, #15
 80077ce:	b2da      	uxtb	r2, r3
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	611a      	str	r2, [r3, #16]
}
 80077d6:	e011      	b.n	80077fc <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d10d      	bne.n	80077fc <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	11db      	asrs	r3, r3, #7
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	f003 0306 	and.w	r3, r3, #6
 80077ee:	b2db      	uxtb	r3, r3
 80077f0:	f063 030e 	orn	r3, r3, #14
 80077f4:	b2da      	uxtb	r2, r3
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	611a      	str	r2, [r3, #16]
}
 80077fc:	bf00      	nop
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr

08007808 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007808:	b480      	push	{r7}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007814:	b2da      	uxtb	r2, r3
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007820:	2b00      	cmp	r3, #0
 8007822:	d103      	bne.n	800782c <I2C_Master_ADD10+0x24>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007828:	2b00      	cmp	r3, #0
 800782a:	d011      	beq.n	8007850 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007832:	2b00      	cmp	r3, #0
 8007834:	d104      	bne.n	8007840 <I2C_Master_ADD10+0x38>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800783a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800783c:	2b00      	cmp	r3, #0
 800783e:	d007      	beq.n	8007850 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	685a      	ldr	r2, [r3, #4]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800784e:	605a      	str	r2, [r3, #4]
    }
  }
}
 8007850:	bf00      	nop
 8007852:	370c      	adds	r7, #12
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800785c:	b480      	push	{r7}
 800785e:	b091      	sub	sp, #68	; 0x44
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800786a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007872:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007878:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007880:	b2db      	uxtb	r3, r3
 8007882:	2b22      	cmp	r3, #34	; 0x22
 8007884:	f040 8169 	bne.w	8007b5a <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800788c:	2b00      	cmp	r3, #0
 800788e:	d10f      	bne.n	80078b0 <I2C_Master_ADDR+0x54>
 8007890:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007894:	2b40      	cmp	r3, #64	; 0x40
 8007896:	d10b      	bne.n	80078b0 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007898:	2300      	movs	r3, #0
 800789a:	633b      	str	r3, [r7, #48]	; 0x30
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	695b      	ldr	r3, [r3, #20]
 80078a2:	633b      	str	r3, [r7, #48]	; 0x30
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	699b      	ldr	r3, [r3, #24]
 80078aa:	633b      	str	r3, [r7, #48]	; 0x30
 80078ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ae:	e160      	b.n	8007b72 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d11d      	bne.n	80078f4 <I2C_Master_ADDR+0x98>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	691b      	ldr	r3, [r3, #16]
 80078bc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80078c0:	d118      	bne.n	80078f4 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078c2:	2300      	movs	r3, #0
 80078c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	695b      	ldr	r3, [r3, #20]
 80078cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	699b      	ldr	r3, [r3, #24]
 80078d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80078e6:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078ec:	1c5a      	adds	r2, r3, #1
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	651a      	str	r2, [r3, #80]	; 0x50
 80078f2:	e13e      	b.n	8007b72 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078f8:	b29b      	uxth	r3, r3
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d113      	bne.n	8007926 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078fe:	2300      	movs	r3, #0
 8007900:	62bb      	str	r3, [r7, #40]	; 0x28
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	695b      	ldr	r3, [r3, #20]
 8007908:	62bb      	str	r3, [r7, #40]	; 0x28
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	699b      	ldr	r3, [r3, #24]
 8007910:	62bb      	str	r3, [r7, #40]	; 0x28
 8007912:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007922:	601a      	str	r2, [r3, #0]
 8007924:	e115      	b.n	8007b52 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800792a:	b29b      	uxth	r3, r3
 800792c:	2b01      	cmp	r3, #1
 800792e:	f040 808a 	bne.w	8007a46 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007934:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007938:	d137      	bne.n	80079aa <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007948:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007954:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007958:	d113      	bne.n	8007982 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007968:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800796a:	2300      	movs	r3, #0
 800796c:	627b      	str	r3, [r7, #36]	; 0x24
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	695b      	ldr	r3, [r3, #20]
 8007974:	627b      	str	r3, [r7, #36]	; 0x24
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	699b      	ldr	r3, [r3, #24]
 800797c:	627b      	str	r3, [r7, #36]	; 0x24
 800797e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007980:	e0e7      	b.n	8007b52 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007982:	2300      	movs	r3, #0
 8007984:	623b      	str	r3, [r7, #32]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	695b      	ldr	r3, [r3, #20]
 800798c:	623b      	str	r3, [r7, #32]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	699b      	ldr	r3, [r3, #24]
 8007994:	623b      	str	r3, [r7, #32]
 8007996:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079a6:	601a      	str	r2, [r3, #0]
 80079a8:	e0d3      	b.n	8007b52 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80079aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ac:	2b08      	cmp	r3, #8
 80079ae:	d02e      	beq.n	8007a0e <I2C_Master_ADDR+0x1b2>
 80079b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b2:	2b20      	cmp	r3, #32
 80079b4:	d02b      	beq.n	8007a0e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80079b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079b8:	2b12      	cmp	r3, #18
 80079ba:	d102      	bne.n	80079c2 <I2C_Master_ADDR+0x166>
 80079bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d125      	bne.n	8007a0e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80079c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c4:	2b04      	cmp	r3, #4
 80079c6:	d00e      	beq.n	80079e6 <I2C_Master_ADDR+0x18a>
 80079c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ca:	2b02      	cmp	r3, #2
 80079cc:	d00b      	beq.n	80079e6 <I2C_Master_ADDR+0x18a>
 80079ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079d0:	2b10      	cmp	r3, #16
 80079d2:	d008      	beq.n	80079e6 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079e2:	601a      	str	r2, [r3, #0]
 80079e4:	e007      	b.n	80079f6 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80079f4:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079f6:	2300      	movs	r3, #0
 80079f8:	61fb      	str	r3, [r7, #28]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	695b      	ldr	r3, [r3, #20]
 8007a00:	61fb      	str	r3, [r7, #28]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	699b      	ldr	r3, [r3, #24]
 8007a08:	61fb      	str	r3, [r7, #28]
 8007a0a:	69fb      	ldr	r3, [r7, #28]
 8007a0c:	e0a1      	b.n	8007b52 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	681a      	ldr	r2, [r3, #0]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a1c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a1e:	2300      	movs	r3, #0
 8007a20:	61bb      	str	r3, [r7, #24]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	695b      	ldr	r3, [r3, #20]
 8007a28:	61bb      	str	r3, [r7, #24]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	699b      	ldr	r3, [r3, #24]
 8007a30:	61bb      	str	r3, [r7, #24]
 8007a32:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a42:	601a      	str	r2, [r3, #0]
 8007a44:	e085      	b.n	8007b52 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	2b02      	cmp	r3, #2
 8007a4e:	d14d      	bne.n	8007aec <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a52:	2b04      	cmp	r3, #4
 8007a54:	d016      	beq.n	8007a84 <I2C_Master_ADDR+0x228>
 8007a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d013      	beq.n	8007a84 <I2C_Master_ADDR+0x228>
 8007a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a5e:	2b10      	cmp	r3, #16
 8007a60:	d010      	beq.n	8007a84 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a70:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a80:	601a      	str	r2, [r3, #0]
 8007a82:	e007      	b.n	8007a94 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007a92:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007aa2:	d117      	bne.n	8007ad4 <I2C_Master_ADDR+0x278>
 8007aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aa6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007aaa:	d00b      	beq.n	8007ac4 <I2C_Master_ADDR+0x268>
 8007aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d008      	beq.n	8007ac4 <I2C_Master_ADDR+0x268>
 8007ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ab4:	2b08      	cmp	r3, #8
 8007ab6:	d005      	beq.n	8007ac4 <I2C_Master_ADDR+0x268>
 8007ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aba:	2b10      	cmp	r3, #16
 8007abc:	d002      	beq.n	8007ac4 <I2C_Master_ADDR+0x268>
 8007abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ac0:	2b20      	cmp	r3, #32
 8007ac2:	d107      	bne.n	8007ad4 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	685a      	ldr	r2, [r3, #4]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007ad2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	617b      	str	r3, [r7, #20]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	695b      	ldr	r3, [r3, #20]
 8007ade:	617b      	str	r3, [r7, #20]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	699b      	ldr	r3, [r3, #24]
 8007ae6:	617b      	str	r3, [r7, #20]
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	e032      	b.n	8007b52 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007afa:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b0a:	d117      	bne.n	8007b3c <I2C_Master_ADDR+0x2e0>
 8007b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b0e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007b12:	d00b      	beq.n	8007b2c <I2C_Master_ADDR+0x2d0>
 8007b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d008      	beq.n	8007b2c <I2C_Master_ADDR+0x2d0>
 8007b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b1c:	2b08      	cmp	r3, #8
 8007b1e:	d005      	beq.n	8007b2c <I2C_Master_ADDR+0x2d0>
 8007b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b22:	2b10      	cmp	r3, #16
 8007b24:	d002      	beq.n	8007b2c <I2C_Master_ADDR+0x2d0>
 8007b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b28:	2b20      	cmp	r3, #32
 8007b2a:	d107      	bne.n	8007b3c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	685a      	ldr	r2, [r3, #4]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007b3a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	613b      	str	r3, [r7, #16]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	695b      	ldr	r3, [r3, #20]
 8007b46:	613b      	str	r3, [r7, #16]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	699b      	ldr	r3, [r3, #24]
 8007b4e:	613b      	str	r3, [r7, #16]
 8007b50:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2200      	movs	r2, #0
 8007b56:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007b58:	e00b      	b.n	8007b72 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	60fb      	str	r3, [r7, #12]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	695b      	ldr	r3, [r3, #20]
 8007b64:	60fb      	str	r3, [r7, #12]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	699b      	ldr	r3, [r3, #24]
 8007b6c:	60fb      	str	r3, [r7, #12]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
}
 8007b70:	e7ff      	b.n	8007b72 <I2C_Master_ADDR+0x316>
 8007b72:	bf00      	nop
 8007b74:	3744      	adds	r7, #68	; 0x44
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr

08007b7e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007b7e:	b580      	push	{r7, lr}
 8007b80:	b084      	sub	sp, #16
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b8c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d02b      	beq.n	8007bf0 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b9c:	781a      	ldrb	r2, [r3, #0]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba8:	1c5a      	adds	r2, r3, #1
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bb2:	b29b      	uxth	r3, r3
 8007bb4:	3b01      	subs	r3, #1
 8007bb6:	b29a      	uxth	r2, r3
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d114      	bne.n	8007bf0 <I2C_SlaveTransmit_TXE+0x72>
 8007bc6:	7bfb      	ldrb	r3, [r7, #15]
 8007bc8:	2b29      	cmp	r3, #41	; 0x29
 8007bca:	d111      	bne.n	8007bf0 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	685a      	ldr	r2, [r3, #4]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007bda:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2221      	movs	r2, #33	; 0x21
 8007be0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2228      	movs	r2, #40	; 0x28
 8007be6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f7ff fa04 	bl	8006ff8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007bf0:	bf00      	nop
 8007bf2:	3710      	adds	r7, #16
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}

08007bf8 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d011      	beq.n	8007c2e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c0e:	781a      	ldrb	r2, [r3, #0]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c1a:	1c5a      	adds	r2, r3, #1
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	3b01      	subs	r3, #1
 8007c28:	b29a      	uxth	r2, r3
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007c2e:	bf00      	nop
 8007c30:	370c      	adds	r7, #12
 8007c32:	46bd      	mov	sp, r7
 8007c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c38:	4770      	bx	lr

08007c3a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007c3a:	b580      	push	{r7, lr}
 8007c3c:	b084      	sub	sp, #16
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c48:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d02c      	beq.n	8007cae <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	691a      	ldr	r2, [r3, #16]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c5e:	b2d2      	uxtb	r2, r2
 8007c60:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c66:	1c5a      	adds	r2, r3, #1
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	3b01      	subs	r3, #1
 8007c74:	b29a      	uxth	r2, r3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d114      	bne.n	8007cae <I2C_SlaveReceive_RXNE+0x74>
 8007c84:	7bfb      	ldrb	r3, [r7, #15]
 8007c86:	2b2a      	cmp	r3, #42	; 0x2a
 8007c88:	d111      	bne.n	8007cae <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	685a      	ldr	r2, [r3, #4]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c98:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2222      	movs	r2, #34	; 0x22
 8007c9e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2228      	movs	r2, #40	; 0x28
 8007ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f7ff f9af 	bl	800700c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007cae:	bf00      	nop
 8007cb0:	3710      	adds	r7, #16
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}

08007cb6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007cb6:	b480      	push	{r7}
 8007cb8:	b083      	sub	sp, #12
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d012      	beq.n	8007cee <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	691a      	ldr	r2, [r3, #16]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd2:	b2d2      	uxtb	r2, r2
 8007cd4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cda:	1c5a      	adds	r2, r3, #1
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ce4:	b29b      	uxth	r3, r3
 8007ce6:	3b01      	subs	r3, #1
 8007ce8:	b29a      	uxth	r2, r3
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007cee:	bf00      	nop
 8007cf0:	370c      	adds	r7, #12
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr

08007cfa <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007cfa:	b580      	push	{r7, lr}
 8007cfc:	b084      	sub	sp, #16
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	6078      	str	r0, [r7, #4]
 8007d02:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007d04:	2300      	movs	r3, #0
 8007d06:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007d14:	2b28      	cmp	r3, #40	; 0x28
 8007d16:	d127      	bne.n	8007d68 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	685a      	ldr	r2, [r3, #4]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d26:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	089b      	lsrs	r3, r3, #2
 8007d2c:	f003 0301 	and.w	r3, r3, #1
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d101      	bne.n	8007d38 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007d34:	2301      	movs	r3, #1
 8007d36:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	09db      	lsrs	r3, r3, #7
 8007d3c:	f003 0301 	and.w	r3, r3, #1
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d103      	bne.n	8007d4c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	68db      	ldr	r3, [r3, #12]
 8007d48:	81bb      	strh	r3, [r7, #12]
 8007d4a:	e002      	b.n	8007d52 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	699b      	ldr	r3, [r3, #24]
 8007d50:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007d5a:	89ba      	ldrh	r2, [r7, #12]
 8007d5c:	7bfb      	ldrb	r3, [r7, #15]
 8007d5e:	4619      	mov	r1, r3
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f7ff f95d 	bl	8007020 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007d66:	e008      	b.n	8007d7a <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f06f 0202 	mvn.w	r2, #2
 8007d70:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2200      	movs	r2, #0
 8007d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007d7a:	bf00      	nop
 8007d7c:	3710      	adds	r7, #16
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}
	...

08007d84 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d92:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	685a      	ldr	r2, [r3, #4]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007da2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007da4:	2300      	movs	r3, #0
 8007da6:	60bb      	str	r3, [r7, #8]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	695b      	ldr	r3, [r3, #20]
 8007dae:	60bb      	str	r3, [r7, #8]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f042 0201 	orr.w	r2, r2, #1
 8007dbe:	601a      	str	r2, [r3, #0]
 8007dc0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007dd0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ddc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007de0:	d172      	bne.n	8007ec8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007de2:	7bfb      	ldrb	r3, [r7, #15]
 8007de4:	2b22      	cmp	r3, #34	; 0x22
 8007de6:	d002      	beq.n	8007dee <I2C_Slave_STOPF+0x6a>
 8007de8:	7bfb      	ldrb	r3, [r7, #15]
 8007dea:	2b2a      	cmp	r3, #42	; 0x2a
 8007dec:	d135      	bne.n	8007e5a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	b29a      	uxth	r2, r3
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e00:	b29b      	uxth	r3, r3
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d005      	beq.n	8007e12 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e0a:	f043 0204 	orr.w	r2, r3, #4
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	685a      	ldr	r2, [r3, #4]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007e20:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e26:	4618      	mov	r0, r3
 8007e28:	f7fe fa99 	bl	800635e <HAL_DMA_GetState>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d049      	beq.n	8007ec6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e36:	4a69      	ldr	r2, [pc, #420]	; (8007fdc <I2C_Slave_STOPF+0x258>)
 8007e38:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7fe fa6b 	bl	800631a <HAL_DMA_Abort_IT>
 8007e44:	4603      	mov	r3, r0
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d03d      	beq.n	8007ec6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007e54:	4610      	mov	r0, r2
 8007e56:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e58:	e035      	b.n	8007ec6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	b29a      	uxth	r2, r3
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d005      	beq.n	8007e7e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e76:	f043 0204 	orr.w	r2, r3, #4
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	685a      	ldr	r2, [r3, #4]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007e8c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e92:	4618      	mov	r0, r3
 8007e94:	f7fe fa63 	bl	800635e <HAL_DMA_GetState>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d014      	beq.n	8007ec8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ea2:	4a4e      	ldr	r2, [pc, #312]	; (8007fdc <I2C_Slave_STOPF+0x258>)
 8007ea4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f7fe fa35 	bl	800631a <HAL_DMA_Abort_IT>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d008      	beq.n	8007ec8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007ec0:	4610      	mov	r0, r2
 8007ec2:	4798      	blx	r3
 8007ec4:	e000      	b.n	8007ec8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007ec6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d03e      	beq.n	8007f50 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	695b      	ldr	r3, [r3, #20]
 8007ed8:	f003 0304 	and.w	r3, r3, #4
 8007edc:	2b04      	cmp	r3, #4
 8007ede:	d112      	bne.n	8007f06 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	691a      	ldr	r2, [r3, #16]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eea:	b2d2      	uxtb	r2, r2
 8007eec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef2:	1c5a      	adds	r2, r3, #1
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	3b01      	subs	r3, #1
 8007f00:	b29a      	uxth	r2, r3
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	695b      	ldr	r3, [r3, #20]
 8007f0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f10:	2b40      	cmp	r3, #64	; 0x40
 8007f12:	d112      	bne.n	8007f3a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	691a      	ldr	r2, [r3, #16]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f1e:	b2d2      	uxtb	r2, r2
 8007f20:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f26:	1c5a      	adds	r2, r3, #1
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f30:	b29b      	uxth	r3, r3
 8007f32:	3b01      	subs	r3, #1
 8007f34:	b29a      	uxth	r2, r3
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d005      	beq.n	8007f50 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f48:	f043 0204 	orr.w	r2, r3, #4
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d003      	beq.n	8007f60 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 f8b3 	bl	80080c4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007f5e:	e039      	b.n	8007fd4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
 8007f62:	2b2a      	cmp	r3, #42	; 0x2a
 8007f64:	d109      	bne.n	8007f7a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2228      	movs	r2, #40	; 0x28
 8007f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f7ff f849 	bl	800700c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	2b28      	cmp	r3, #40	; 0x28
 8007f84:	d111      	bne.n	8007faa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	4a15      	ldr	r2, [pc, #84]	; (8007fe0 <I2C_Slave_STOPF+0x25c>)
 8007f8a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2220      	movs	r2, #32
 8007f96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f7ff f84a 	bl	800703c <HAL_I2C_ListenCpltCallback>
}
 8007fa8:	e014      	b.n	8007fd4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fae:	2b22      	cmp	r3, #34	; 0x22
 8007fb0:	d002      	beq.n	8007fb8 <I2C_Slave_STOPF+0x234>
 8007fb2:	7bfb      	ldrb	r3, [r7, #15]
 8007fb4:	2b22      	cmp	r3, #34	; 0x22
 8007fb6:	d10d      	bne.n	8007fd4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2220      	movs	r2, #32
 8007fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	f7ff f81c 	bl	800700c <HAL_I2C_SlaveRxCpltCallback>
}
 8007fd4:	bf00      	nop
 8007fd6:	3710      	adds	r7, #16
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	08008455 	.word	0x08008455
 8007fe0:	ffff0000 	.word	0xffff0000

08007fe4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ff2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ff8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	2b08      	cmp	r3, #8
 8007ffe:	d002      	beq.n	8008006 <I2C_Slave_AF+0x22>
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	2b20      	cmp	r3, #32
 8008004:	d129      	bne.n	800805a <I2C_Slave_AF+0x76>
 8008006:	7bfb      	ldrb	r3, [r7, #15]
 8008008:	2b28      	cmp	r3, #40	; 0x28
 800800a:	d126      	bne.n	800805a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	4a2c      	ldr	r2, [pc, #176]	; (80080c0 <I2C_Slave_AF+0xdc>)
 8008010:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	685a      	ldr	r2, [r3, #4]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008020:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800802a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	681a      	ldr	r2, [r3, #0]
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800803a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2220      	movs	r2, #32
 8008046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f7fe fff2 	bl	800703c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8008058:	e02e      	b.n	80080b8 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800805a:	7bfb      	ldrb	r3, [r7, #15]
 800805c:	2b21      	cmp	r3, #33	; 0x21
 800805e:	d126      	bne.n	80080ae <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	4a17      	ldr	r2, [pc, #92]	; (80080c0 <I2C_Slave_AF+0xdc>)
 8008064:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2221      	movs	r2, #33	; 0x21
 800806a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2220      	movs	r2, #32
 8008070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2200      	movs	r2, #0
 8008078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	685a      	ldr	r2, [r3, #4]
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800808a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008094:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	681a      	ldr	r2, [r3, #0]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080a4:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f7fe ffa6 	bl	8006ff8 <HAL_I2C_SlaveTxCpltCallback>
}
 80080ac:	e004      	b.n	80080b8 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80080b6:	615a      	str	r2, [r3, #20]
}
 80080b8:	bf00      	nop
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	ffff0000 	.word	0xffff0000

080080c4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080d2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80080da:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80080dc:	7bbb      	ldrb	r3, [r7, #14]
 80080de:	2b10      	cmp	r3, #16
 80080e0:	d002      	beq.n	80080e8 <I2C_ITError+0x24>
 80080e2:	7bbb      	ldrb	r3, [r7, #14]
 80080e4:	2b40      	cmp	r3, #64	; 0x40
 80080e6:	d10a      	bne.n	80080fe <I2C_ITError+0x3a>
 80080e8:	7bfb      	ldrb	r3, [r7, #15]
 80080ea:	2b22      	cmp	r3, #34	; 0x22
 80080ec:	d107      	bne.n	80080fe <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80080fc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80080fe:	7bfb      	ldrb	r3, [r7, #15]
 8008100:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008104:	2b28      	cmp	r3, #40	; 0x28
 8008106:	d107      	bne.n	8008118 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2200      	movs	r2, #0
 800810c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2228      	movs	r2, #40	; 0x28
 8008112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008116:	e015      	b.n	8008144 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008122:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008126:	d00a      	beq.n	800813e <I2C_ITError+0x7a>
 8008128:	7bfb      	ldrb	r3, [r7, #15]
 800812a:	2b60      	cmp	r3, #96	; 0x60
 800812c:	d007      	beq.n	800813e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2220      	movs	r2, #32
 8008132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	2200      	movs	r2, #0
 8008142:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800814e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008152:	d162      	bne.n	800821a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	685a      	ldr	r2, [r3, #4]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008162:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008168:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800816c:	b2db      	uxtb	r3, r3
 800816e:	2b01      	cmp	r3, #1
 8008170:	d020      	beq.n	80081b4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008176:	4a6a      	ldr	r2, [pc, #424]	; (8008320 <I2C_ITError+0x25c>)
 8008178:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800817e:	4618      	mov	r0, r3
 8008180:	f7fe f8cb 	bl	800631a <HAL_DMA_Abort_IT>
 8008184:	4603      	mov	r3, r0
 8008186:	2b00      	cmp	r3, #0
 8008188:	f000 8089 	beq.w	800829e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	681a      	ldr	r2, [r3, #0]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f022 0201 	bic.w	r2, r2, #1
 800819a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2220      	movs	r2, #32
 80081a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80081ae:	4610      	mov	r0, r2
 80081b0:	4798      	blx	r3
 80081b2:	e074      	b.n	800829e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b8:	4a59      	ldr	r2, [pc, #356]	; (8008320 <I2C_ITError+0x25c>)
 80081ba:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081c0:	4618      	mov	r0, r3
 80081c2:	f7fe f8aa 	bl	800631a <HAL_DMA_Abort_IT>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d068      	beq.n	800829e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	695b      	ldr	r3, [r3, #20]
 80081d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081d6:	2b40      	cmp	r3, #64	; 0x40
 80081d8:	d10b      	bne.n	80081f2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	691a      	ldr	r2, [r3, #16]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e4:	b2d2      	uxtb	r2, r2
 80081e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ec:	1c5a      	adds	r2, r3, #1
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681a      	ldr	r2, [r3, #0]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f022 0201 	bic.w	r2, r2, #1
 8008200:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2220      	movs	r2, #32
 8008206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800820e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008214:	4610      	mov	r0, r2
 8008216:	4798      	blx	r3
 8008218:	e041      	b.n	800829e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008220:	b2db      	uxtb	r3, r3
 8008222:	2b60      	cmp	r3, #96	; 0x60
 8008224:	d125      	bne.n	8008272 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2220      	movs	r2, #32
 800822a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2200      	movs	r2, #0
 8008232:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	695b      	ldr	r3, [r3, #20]
 800823a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800823e:	2b40      	cmp	r3, #64	; 0x40
 8008240:	d10b      	bne.n	800825a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	691a      	ldr	r2, [r3, #16]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800824c:	b2d2      	uxtb	r2, r2
 800824e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008254:	1c5a      	adds	r2, r3, #1
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	681a      	ldr	r2, [r3, #0]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f022 0201 	bic.w	r2, r2, #1
 8008268:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f7fe ff0e 	bl	800708c <HAL_I2C_AbortCpltCallback>
 8008270:	e015      	b.n	800829e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	695b      	ldr	r3, [r3, #20]
 8008278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800827c:	2b40      	cmp	r3, #64	; 0x40
 800827e:	d10b      	bne.n	8008298 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	691a      	ldr	r2, [r3, #16]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800828a:	b2d2      	uxtb	r2, r2
 800828c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008292:	1c5a      	adds	r2, r3, #1
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f7fe feed 	bl	8007078 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	f003 0301 	and.w	r3, r3, #1
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d10e      	bne.n	80082cc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d109      	bne.n	80082cc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d104      	bne.n	80082cc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d007      	beq.n	80082dc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	685a      	ldr	r2, [r3, #4]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80082da:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082e2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e8:	f003 0304 	and.w	r3, r3, #4
 80082ec:	2b04      	cmp	r3, #4
 80082ee:	d113      	bne.n	8008318 <I2C_ITError+0x254>
 80082f0:	7bfb      	ldrb	r3, [r7, #15]
 80082f2:	2b28      	cmp	r3, #40	; 0x28
 80082f4:	d110      	bne.n	8008318 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	4a0a      	ldr	r2, [pc, #40]	; (8008324 <I2C_ITError+0x260>)
 80082fa:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2200      	movs	r2, #0
 8008300:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2220      	movs	r2, #32
 8008306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2200      	movs	r2, #0
 800830e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f7fe fe92 	bl	800703c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008318:	bf00      	nop
 800831a:	3710      	adds	r7, #16
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}
 8008320:	08008455 	.word	0x08008455
 8008324:	ffff0000 	.word	0xffff0000

08008328 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b088      	sub	sp, #32
 800832c:	af02      	add	r7, sp, #8
 800832e:	60f8      	str	r0, [r7, #12]
 8008330:	4608      	mov	r0, r1
 8008332:	4611      	mov	r1, r2
 8008334:	461a      	mov	r2, r3
 8008336:	4603      	mov	r3, r0
 8008338:	817b      	strh	r3, [r7, #10]
 800833a:	460b      	mov	r3, r1
 800833c:	813b      	strh	r3, [r7, #8]
 800833e:	4613      	mov	r3, r2
 8008340:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	681a      	ldr	r2, [r3, #0]
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008350:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008354:	9300      	str	r3, [sp, #0]
 8008356:	6a3b      	ldr	r3, [r7, #32]
 8008358:	2200      	movs	r2, #0
 800835a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800835e:	68f8      	ldr	r0, [r7, #12]
 8008360:	f000 f920 	bl	80085a4 <I2C_WaitOnFlagUntilTimeout>
 8008364:	4603      	mov	r3, r0
 8008366:	2b00      	cmp	r3, #0
 8008368:	d00d      	beq.n	8008386 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008374:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008378:	d103      	bne.n	8008382 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008380:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008382:	2303      	movs	r3, #3
 8008384:	e05f      	b.n	8008446 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008386:	897b      	ldrh	r3, [r7, #10]
 8008388:	b2db      	uxtb	r3, r3
 800838a:	461a      	mov	r2, r3
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008394:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008398:	6a3a      	ldr	r2, [r7, #32]
 800839a:	492d      	ldr	r1, [pc, #180]	; (8008450 <I2C_RequestMemoryWrite+0x128>)
 800839c:	68f8      	ldr	r0, [r7, #12]
 800839e:	f000 f958 	bl	8008652 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80083a2:	4603      	mov	r3, r0
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d001      	beq.n	80083ac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80083a8:	2301      	movs	r3, #1
 80083aa:	e04c      	b.n	8008446 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80083ac:	2300      	movs	r3, #0
 80083ae:	617b      	str	r3, [r7, #20]
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	695b      	ldr	r3, [r3, #20]
 80083b6:	617b      	str	r3, [r7, #20]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	699b      	ldr	r3, [r3, #24]
 80083be:	617b      	str	r3, [r7, #20]
 80083c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80083c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083c4:	6a39      	ldr	r1, [r7, #32]
 80083c6:	68f8      	ldr	r0, [r7, #12]
 80083c8:	f000 f9c2 	bl	8008750 <I2C_WaitOnTXEFlagUntilTimeout>
 80083cc:	4603      	mov	r3, r0
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d00d      	beq.n	80083ee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083d6:	2b04      	cmp	r3, #4
 80083d8:	d107      	bne.n	80083ea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80083e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	e02b      	b.n	8008446 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80083ee:	88fb      	ldrh	r3, [r7, #6]
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d105      	bne.n	8008400 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80083f4:	893b      	ldrh	r3, [r7, #8]
 80083f6:	b2da      	uxtb	r2, r3
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	611a      	str	r2, [r3, #16]
 80083fe:	e021      	b.n	8008444 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008400:	893b      	ldrh	r3, [r7, #8]
 8008402:	0a1b      	lsrs	r3, r3, #8
 8008404:	b29b      	uxth	r3, r3
 8008406:	b2da      	uxtb	r2, r3
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800840e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008410:	6a39      	ldr	r1, [r7, #32]
 8008412:	68f8      	ldr	r0, [r7, #12]
 8008414:	f000 f99c 	bl	8008750 <I2C_WaitOnTXEFlagUntilTimeout>
 8008418:	4603      	mov	r3, r0
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00d      	beq.n	800843a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008422:	2b04      	cmp	r3, #4
 8008424:	d107      	bne.n	8008436 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	681a      	ldr	r2, [r3, #0]
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008434:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008436:	2301      	movs	r3, #1
 8008438:	e005      	b.n	8008446 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800843a:	893b      	ldrh	r3, [r7, #8]
 800843c:	b2da      	uxtb	r2, r3
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008444:	2300      	movs	r3, #0
}
 8008446:	4618      	mov	r0, r3
 8008448:	3718      	adds	r7, #24
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	00010002 	.word	0x00010002

08008454 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b086      	sub	sp, #24
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800845c:	2300      	movs	r3, #0
 800845e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008464:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800846c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800846e:	4b4b      	ldr	r3, [pc, #300]	; (800859c <I2C_DMAAbort+0x148>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	08db      	lsrs	r3, r3, #3
 8008474:	4a4a      	ldr	r2, [pc, #296]	; (80085a0 <I2C_DMAAbort+0x14c>)
 8008476:	fba2 2303 	umull	r2, r3, r2, r3
 800847a:	0a1a      	lsrs	r2, r3, #8
 800847c:	4613      	mov	r3, r2
 800847e:	009b      	lsls	r3, r3, #2
 8008480:	4413      	add	r3, r2
 8008482:	00da      	lsls	r2, r3, #3
 8008484:	1ad3      	subs	r3, r2, r3
 8008486:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d106      	bne.n	800849c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008492:	f043 0220 	orr.w	r2, r3, #32
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800849a:	e00a      	b.n	80084b2 <I2C_DMAAbort+0x5e>
    }
    count--;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	3b01      	subs	r3, #1
 80084a0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80084ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084b0:	d0ea      	beq.n	8008488 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d003      	beq.n	80084c2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084be:	2200      	movs	r2, #0
 80084c0:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d003      	beq.n	80084d2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ce:	2200      	movs	r2, #0
 80084d0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084e0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	2200      	movs	r2, #0
 80084e6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d003      	beq.n	80084f8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084f4:	2200      	movs	r2, #0
 80084f6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d003      	beq.n	8008508 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008504:	2200      	movs	r2, #0
 8008506:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008508:	697b      	ldr	r3, [r7, #20]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f022 0201 	bic.w	r2, r2, #1
 8008516:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800851e:	b2db      	uxtb	r3, r3
 8008520:	2b60      	cmp	r3, #96	; 0x60
 8008522:	d10e      	bne.n	8008542 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	2220      	movs	r2, #32
 8008528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	2200      	movs	r2, #0
 8008530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	2200      	movs	r2, #0
 8008538:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800853a:	6978      	ldr	r0, [r7, #20]
 800853c:	f7fe fda6 	bl	800708c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008540:	e027      	b.n	8008592 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008542:	7cfb      	ldrb	r3, [r7, #19]
 8008544:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008548:	2b28      	cmp	r3, #40	; 0x28
 800854a:	d117      	bne.n	800857c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	681a      	ldr	r2, [r3, #0]
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f042 0201 	orr.w	r2, r2, #1
 800855a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	681a      	ldr	r2, [r3, #0]
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800856a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	2200      	movs	r2, #0
 8008570:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	2228      	movs	r2, #40	; 0x28
 8008576:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800857a:	e007      	b.n	800858c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	2220      	movs	r2, #32
 8008580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	2200      	movs	r2, #0
 8008588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800858c:	6978      	ldr	r0, [r7, #20]
 800858e:	f7fe fd73 	bl	8007078 <HAL_I2C_ErrorCallback>
}
 8008592:	bf00      	nop
 8008594:	3718      	adds	r7, #24
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}
 800859a:	bf00      	nop
 800859c:	2000006c 	.word	0x2000006c
 80085a0:	14f8b589 	.word	0x14f8b589

080085a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60f8      	str	r0, [r7, #12]
 80085ac:	60b9      	str	r1, [r7, #8]
 80085ae:	603b      	str	r3, [r7, #0]
 80085b0:	4613      	mov	r3, r2
 80085b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80085b4:	e025      	b.n	8008602 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085bc:	d021      	beq.n	8008602 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085be:	f7fc f8d5 	bl	800476c <HAL_GetTick>
 80085c2:	4602      	mov	r2, r0
 80085c4:	69bb      	ldr	r3, [r7, #24]
 80085c6:	1ad3      	subs	r3, r2, r3
 80085c8:	683a      	ldr	r2, [r7, #0]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d302      	bcc.n	80085d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d116      	bne.n	8008602 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2200      	movs	r2, #0
 80085d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2220      	movs	r2, #32
 80085de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2200      	movs	r2, #0
 80085e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ee:	f043 0220 	orr.w	r2, r3, #32
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2200      	movs	r2, #0
 80085fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80085fe:	2301      	movs	r3, #1
 8008600:	e023      	b.n	800864a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	0c1b      	lsrs	r3, r3, #16
 8008606:	b2db      	uxtb	r3, r3
 8008608:	2b01      	cmp	r3, #1
 800860a:	d10d      	bne.n	8008628 <I2C_WaitOnFlagUntilTimeout+0x84>
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	695b      	ldr	r3, [r3, #20]
 8008612:	43da      	mvns	r2, r3
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	4013      	ands	r3, r2
 8008618:	b29b      	uxth	r3, r3
 800861a:	2b00      	cmp	r3, #0
 800861c:	bf0c      	ite	eq
 800861e:	2301      	moveq	r3, #1
 8008620:	2300      	movne	r3, #0
 8008622:	b2db      	uxtb	r3, r3
 8008624:	461a      	mov	r2, r3
 8008626:	e00c      	b.n	8008642 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	699b      	ldr	r3, [r3, #24]
 800862e:	43da      	mvns	r2, r3
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	4013      	ands	r3, r2
 8008634:	b29b      	uxth	r3, r3
 8008636:	2b00      	cmp	r3, #0
 8008638:	bf0c      	ite	eq
 800863a:	2301      	moveq	r3, #1
 800863c:	2300      	movne	r3, #0
 800863e:	b2db      	uxtb	r3, r3
 8008640:	461a      	mov	r2, r3
 8008642:	79fb      	ldrb	r3, [r7, #7]
 8008644:	429a      	cmp	r2, r3
 8008646:	d0b6      	beq.n	80085b6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008648:	2300      	movs	r3, #0
}
 800864a:	4618      	mov	r0, r3
 800864c:	3710      	adds	r7, #16
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}

08008652 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b084      	sub	sp, #16
 8008656:	af00      	add	r7, sp, #0
 8008658:	60f8      	str	r0, [r7, #12]
 800865a:	60b9      	str	r1, [r7, #8]
 800865c:	607a      	str	r2, [r7, #4]
 800865e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008660:	e051      	b.n	8008706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	695b      	ldr	r3, [r3, #20]
 8008668:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800866c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008670:	d123      	bne.n	80086ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008680:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800868a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2200      	movs	r2, #0
 8008690:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	2220      	movs	r2, #32
 8008696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	2200      	movs	r2, #0
 800869e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a6:	f043 0204 	orr.w	r2, r3, #4
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	2200      	movs	r2, #0
 80086b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	e046      	b.n	8008748 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086c0:	d021      	beq.n	8008706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086c2:	f7fc f853 	bl	800476c <HAL_GetTick>
 80086c6:	4602      	mov	r2, r0
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	1ad3      	subs	r3, r2, r3
 80086cc:	687a      	ldr	r2, [r7, #4]
 80086ce:	429a      	cmp	r2, r3
 80086d0:	d302      	bcc.n	80086d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d116      	bne.n	8008706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2200      	movs	r2, #0
 80086dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2220      	movs	r2, #32
 80086e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	2200      	movs	r2, #0
 80086ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086f2:	f043 0220 	orr.w	r2, r3, #32
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2200      	movs	r2, #0
 80086fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008702:	2301      	movs	r3, #1
 8008704:	e020      	b.n	8008748 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	0c1b      	lsrs	r3, r3, #16
 800870a:	b2db      	uxtb	r3, r3
 800870c:	2b01      	cmp	r3, #1
 800870e:	d10c      	bne.n	800872a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	695b      	ldr	r3, [r3, #20]
 8008716:	43da      	mvns	r2, r3
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	4013      	ands	r3, r2
 800871c:	b29b      	uxth	r3, r3
 800871e:	2b00      	cmp	r3, #0
 8008720:	bf14      	ite	ne
 8008722:	2301      	movne	r3, #1
 8008724:	2300      	moveq	r3, #0
 8008726:	b2db      	uxtb	r3, r3
 8008728:	e00b      	b.n	8008742 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	699b      	ldr	r3, [r3, #24]
 8008730:	43da      	mvns	r2, r3
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	4013      	ands	r3, r2
 8008736:	b29b      	uxth	r3, r3
 8008738:	2b00      	cmp	r3, #0
 800873a:	bf14      	ite	ne
 800873c:	2301      	movne	r3, #1
 800873e:	2300      	moveq	r3, #0
 8008740:	b2db      	uxtb	r3, r3
 8008742:	2b00      	cmp	r3, #0
 8008744:	d18d      	bne.n	8008662 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008746:	2300      	movs	r3, #0
}
 8008748:	4618      	mov	r0, r3
 800874a:	3710      	adds	r7, #16
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b084      	sub	sp, #16
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800875c:	e02d      	b.n	80087ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800875e:	68f8      	ldr	r0, [r7, #12]
 8008760:	f000 f8aa 	bl	80088b8 <I2C_IsAcknowledgeFailed>
 8008764:	4603      	mov	r3, r0
 8008766:	2b00      	cmp	r3, #0
 8008768:	d001      	beq.n	800876e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800876a:	2301      	movs	r3, #1
 800876c:	e02d      	b.n	80087ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008774:	d021      	beq.n	80087ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008776:	f7fb fff9 	bl	800476c <HAL_GetTick>
 800877a:	4602      	mov	r2, r0
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	1ad3      	subs	r3, r2, r3
 8008780:	68ba      	ldr	r2, [r7, #8]
 8008782:	429a      	cmp	r2, r3
 8008784:	d302      	bcc.n	800878c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d116      	bne.n	80087ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2200      	movs	r2, #0
 8008790:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	2220      	movs	r2, #32
 8008796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2200      	movs	r2, #0
 800879e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a6:	f043 0220 	orr.w	r2, r3, #32
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2200      	movs	r2, #0
 80087b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80087b6:	2301      	movs	r3, #1
 80087b8:	e007      	b.n	80087ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	695b      	ldr	r3, [r3, #20]
 80087c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087c4:	2b80      	cmp	r3, #128	; 0x80
 80087c6:	d1ca      	bne.n	800875e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80087c8:	2300      	movs	r3, #0
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3710      	adds	r7, #16
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}

080087d2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80087d2:	b580      	push	{r7, lr}
 80087d4:	b084      	sub	sp, #16
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	60f8      	str	r0, [r7, #12]
 80087da:	60b9      	str	r1, [r7, #8]
 80087dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80087de:	e02d      	b.n	800883c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80087e0:	68f8      	ldr	r0, [r7, #12]
 80087e2:	f000 f869 	bl	80088b8 <I2C_IsAcknowledgeFailed>
 80087e6:	4603      	mov	r3, r0
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d001      	beq.n	80087f0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80087ec:	2301      	movs	r3, #1
 80087ee:	e02d      	b.n	800884c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087f6:	d021      	beq.n	800883c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087f8:	f7fb ffb8 	bl	800476c <HAL_GetTick>
 80087fc:	4602      	mov	r2, r0
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	1ad3      	subs	r3, r2, r3
 8008802:	68ba      	ldr	r2, [r7, #8]
 8008804:	429a      	cmp	r2, r3
 8008806:	d302      	bcc.n	800880e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d116      	bne.n	800883c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2220      	movs	r2, #32
 8008818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2200      	movs	r2, #0
 8008820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008828:	f043 0220 	orr.w	r2, r3, #32
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2200      	movs	r2, #0
 8008834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	e007      	b.n	800884c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	695b      	ldr	r3, [r3, #20]
 8008842:	f003 0304 	and.w	r3, r3, #4
 8008846:	2b04      	cmp	r3, #4
 8008848:	d1ca      	bne.n	80087e0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800884a:	2300      	movs	r3, #0
}
 800884c:	4618      	mov	r0, r3
 800884e:	3710      	adds	r7, #16
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}

08008854 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008854:	b480      	push	{r7}
 8008856:	b085      	sub	sp, #20
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800885c:	2300      	movs	r3, #0
 800885e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008860:	4b13      	ldr	r3, [pc, #76]	; (80088b0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	08db      	lsrs	r3, r3, #3
 8008866:	4a13      	ldr	r2, [pc, #76]	; (80088b4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008868:	fba2 2303 	umull	r2, r3, r2, r3
 800886c:	0a1a      	lsrs	r2, r3, #8
 800886e:	4613      	mov	r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	4413      	add	r3, r2
 8008874:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	3b01      	subs	r3, #1
 800887a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d107      	bne.n	8008892 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008886:	f043 0220 	orr.w	r2, r3, #32
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800888e:	2301      	movs	r3, #1
 8008890:	e008      	b.n	80088a4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800889c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088a0:	d0e9      	beq.n	8008876 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80088a2:	2300      	movs	r3, #0
}
 80088a4:	4618      	mov	r0, r3
 80088a6:	3714      	adds	r7, #20
 80088a8:	46bd      	mov	sp, r7
 80088aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ae:	4770      	bx	lr
 80088b0:	2000006c 	.word	0x2000006c
 80088b4:	14f8b589 	.word	0x14f8b589

080088b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80088b8:	b480      	push	{r7}
 80088ba:	b083      	sub	sp, #12
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	695b      	ldr	r3, [r3, #20]
 80088c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088ce:	d11b      	bne.n	8008908 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80088d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2200      	movs	r2, #0
 80088de:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2220      	movs	r2, #32
 80088e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088f4:	f043 0204 	orr.w	r2, r3, #4
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2200      	movs	r2, #0
 8008900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008904:	2301      	movs	r3, #1
 8008906:	e000      	b.n	800890a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	370c      	adds	r7, #12
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr

08008916 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008916:	b480      	push	{r7}
 8008918:	b083      	sub	sp, #12
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008922:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008926:	d103      	bne.n	8008930 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2201      	movs	r2, #1
 800892c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800892e:	e007      	b.n	8008940 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008934:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008938:	d102      	bne.n	8008940 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2208      	movs	r2, #8
 800893e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008940:	bf00      	nop
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr

0800894c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800894c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800894e:	b08f      	sub	sp, #60	; 0x3c
 8008950:	af0a      	add	r7, sp, #40	; 0x28
 8008952:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d101      	bne.n	800895e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800895a:	2301      	movs	r3, #1
 800895c:	e10f      	b.n	8008b7e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800896a:	b2db      	uxtb	r3, r3
 800896c:	2b00      	cmp	r3, #0
 800896e:	d106      	bne.n	800897e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f008 fa39 	bl	8010df0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2203      	movs	r2, #3
 8008982:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800898a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800898e:	2b00      	cmp	r3, #0
 8008990:	d102      	bne.n	8008998 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2200      	movs	r2, #0
 8008996:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4618      	mov	r0, r3
 800899e:	f005 f974 	bl	800dc8a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	603b      	str	r3, [r7, #0]
 80089a8:	687e      	ldr	r6, [r7, #4]
 80089aa:	466d      	mov	r5, sp
 80089ac:	f106 0410 	add.w	r4, r6, #16
 80089b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80089b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80089b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80089b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80089b8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80089bc:	e885 0003 	stmia.w	r5, {r0, r1}
 80089c0:	1d33      	adds	r3, r6, #4
 80089c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80089c4:	6838      	ldr	r0, [r7, #0]
 80089c6:	f005 f84b 	bl	800da60 <USB_CoreInit>
 80089ca:	4603      	mov	r3, r0
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d005      	beq.n	80089dc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2202      	movs	r2, #2
 80089d4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80089d8:	2301      	movs	r3, #1
 80089da:	e0d0      	b.n	8008b7e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	2100      	movs	r1, #0
 80089e2:	4618      	mov	r0, r3
 80089e4:	f005 f962 	bl	800dcac <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80089e8:	2300      	movs	r3, #0
 80089ea:	73fb      	strb	r3, [r7, #15]
 80089ec:	e04a      	b.n	8008a84 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80089ee:	7bfa      	ldrb	r2, [r7, #15]
 80089f0:	6879      	ldr	r1, [r7, #4]
 80089f2:	4613      	mov	r3, r2
 80089f4:	00db      	lsls	r3, r3, #3
 80089f6:	1a9b      	subs	r3, r3, r2
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	440b      	add	r3, r1
 80089fc:	333d      	adds	r3, #61	; 0x3d
 80089fe:	2201      	movs	r2, #1
 8008a00:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008a02:	7bfa      	ldrb	r2, [r7, #15]
 8008a04:	6879      	ldr	r1, [r7, #4]
 8008a06:	4613      	mov	r3, r2
 8008a08:	00db      	lsls	r3, r3, #3
 8008a0a:	1a9b      	subs	r3, r3, r2
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	440b      	add	r3, r1
 8008a10:	333c      	adds	r3, #60	; 0x3c
 8008a12:	7bfa      	ldrb	r2, [r7, #15]
 8008a14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008a16:	7bfa      	ldrb	r2, [r7, #15]
 8008a18:	7bfb      	ldrb	r3, [r7, #15]
 8008a1a:	b298      	uxth	r0, r3
 8008a1c:	6879      	ldr	r1, [r7, #4]
 8008a1e:	4613      	mov	r3, r2
 8008a20:	00db      	lsls	r3, r3, #3
 8008a22:	1a9b      	subs	r3, r3, r2
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	440b      	add	r3, r1
 8008a28:	3342      	adds	r3, #66	; 0x42
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008a2e:	7bfa      	ldrb	r2, [r7, #15]
 8008a30:	6879      	ldr	r1, [r7, #4]
 8008a32:	4613      	mov	r3, r2
 8008a34:	00db      	lsls	r3, r3, #3
 8008a36:	1a9b      	subs	r3, r3, r2
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	440b      	add	r3, r1
 8008a3c:	333f      	adds	r3, #63	; 0x3f
 8008a3e:	2200      	movs	r2, #0
 8008a40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008a42:	7bfa      	ldrb	r2, [r7, #15]
 8008a44:	6879      	ldr	r1, [r7, #4]
 8008a46:	4613      	mov	r3, r2
 8008a48:	00db      	lsls	r3, r3, #3
 8008a4a:	1a9b      	subs	r3, r3, r2
 8008a4c:	009b      	lsls	r3, r3, #2
 8008a4e:	440b      	add	r3, r1
 8008a50:	3344      	adds	r3, #68	; 0x44
 8008a52:	2200      	movs	r2, #0
 8008a54:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008a56:	7bfa      	ldrb	r2, [r7, #15]
 8008a58:	6879      	ldr	r1, [r7, #4]
 8008a5a:	4613      	mov	r3, r2
 8008a5c:	00db      	lsls	r3, r3, #3
 8008a5e:	1a9b      	subs	r3, r3, r2
 8008a60:	009b      	lsls	r3, r3, #2
 8008a62:	440b      	add	r3, r1
 8008a64:	3348      	adds	r3, #72	; 0x48
 8008a66:	2200      	movs	r2, #0
 8008a68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008a6a:	7bfa      	ldrb	r2, [r7, #15]
 8008a6c:	6879      	ldr	r1, [r7, #4]
 8008a6e:	4613      	mov	r3, r2
 8008a70:	00db      	lsls	r3, r3, #3
 8008a72:	1a9b      	subs	r3, r3, r2
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	440b      	add	r3, r1
 8008a78:	3350      	adds	r3, #80	; 0x50
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008a7e:	7bfb      	ldrb	r3, [r7, #15]
 8008a80:	3301      	adds	r3, #1
 8008a82:	73fb      	strb	r3, [r7, #15]
 8008a84:	7bfa      	ldrb	r2, [r7, #15]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	685b      	ldr	r3, [r3, #4]
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d3af      	bcc.n	80089ee <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008a8e:	2300      	movs	r3, #0
 8008a90:	73fb      	strb	r3, [r7, #15]
 8008a92:	e044      	b.n	8008b1e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008a94:	7bfa      	ldrb	r2, [r7, #15]
 8008a96:	6879      	ldr	r1, [r7, #4]
 8008a98:	4613      	mov	r3, r2
 8008a9a:	00db      	lsls	r3, r3, #3
 8008a9c:	1a9b      	subs	r3, r3, r2
 8008a9e:	009b      	lsls	r3, r3, #2
 8008aa0:	440b      	add	r3, r1
 8008aa2:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008aaa:	7bfa      	ldrb	r2, [r7, #15]
 8008aac:	6879      	ldr	r1, [r7, #4]
 8008aae:	4613      	mov	r3, r2
 8008ab0:	00db      	lsls	r3, r3, #3
 8008ab2:	1a9b      	subs	r3, r3, r2
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	440b      	add	r3, r1
 8008ab8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8008abc:	7bfa      	ldrb	r2, [r7, #15]
 8008abe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008ac0:	7bfa      	ldrb	r2, [r7, #15]
 8008ac2:	6879      	ldr	r1, [r7, #4]
 8008ac4:	4613      	mov	r3, r2
 8008ac6:	00db      	lsls	r3, r3, #3
 8008ac8:	1a9b      	subs	r3, r3, r2
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	440b      	add	r3, r1
 8008ace:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008ad6:	7bfa      	ldrb	r2, [r7, #15]
 8008ad8:	6879      	ldr	r1, [r7, #4]
 8008ada:	4613      	mov	r3, r2
 8008adc:	00db      	lsls	r3, r3, #3
 8008ade:	1a9b      	subs	r3, r3, r2
 8008ae0:	009b      	lsls	r3, r3, #2
 8008ae2:	440b      	add	r3, r1
 8008ae4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008ae8:	2200      	movs	r2, #0
 8008aea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008aec:	7bfa      	ldrb	r2, [r7, #15]
 8008aee:	6879      	ldr	r1, [r7, #4]
 8008af0:	4613      	mov	r3, r2
 8008af2:	00db      	lsls	r3, r3, #3
 8008af4:	1a9b      	subs	r3, r3, r2
 8008af6:	009b      	lsls	r3, r3, #2
 8008af8:	440b      	add	r3, r1
 8008afa:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008afe:	2200      	movs	r2, #0
 8008b00:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008b02:	7bfa      	ldrb	r2, [r7, #15]
 8008b04:	6879      	ldr	r1, [r7, #4]
 8008b06:	4613      	mov	r3, r2
 8008b08:	00db      	lsls	r3, r3, #3
 8008b0a:	1a9b      	subs	r3, r3, r2
 8008b0c:	009b      	lsls	r3, r3, #2
 8008b0e:	440b      	add	r3, r1
 8008b10:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008b14:	2200      	movs	r2, #0
 8008b16:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008b18:	7bfb      	ldrb	r3, [r7, #15]
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	73fb      	strb	r3, [r7, #15]
 8008b1e:	7bfa      	ldrb	r2, [r7, #15]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d3b5      	bcc.n	8008a94 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	603b      	str	r3, [r7, #0]
 8008b2e:	687e      	ldr	r6, [r7, #4]
 8008b30:	466d      	mov	r5, sp
 8008b32:	f106 0410 	add.w	r4, r6, #16
 8008b36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008b38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008b3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008b3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008b3e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008b42:	e885 0003 	stmia.w	r5, {r0, r1}
 8008b46:	1d33      	adds	r3, r6, #4
 8008b48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008b4a:	6838      	ldr	r0, [r7, #0]
 8008b4c:	f005 f8d8 	bl	800dd00 <USB_DevInit>
 8008b50:	4603      	mov	r3, r0
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d005      	beq.n	8008b62 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2202      	movs	r2, #2
 8008b5a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008b5e:	2301      	movs	r3, #1
 8008b60:	e00d      	b.n	8008b7e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4618      	mov	r0, r3
 8008b78:	f006 f920 	bl	800edbc <USB_DevDisconnect>

  return HAL_OK;
 8008b7c:	2300      	movs	r3, #0
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3714      	adds	r7, #20
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008b86 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008b86:	b580      	push	{r7, lr}
 8008b88:	b084      	sub	sp, #16
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d101      	bne.n	8008ba2 <HAL_PCD_Start+0x1c>
 8008b9e:	2302      	movs	r3, #2
 8008ba0:	e020      	b.n	8008be4 <HAL_PCD_Start+0x5e>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2201      	movs	r2, #1
 8008ba6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d109      	bne.n	8008bc6 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	d005      	beq.n	8008bc6 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bbe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f005 f84c 	bl	800dc68 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f006 f8d0 	bl	800ed7a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008be2:	2300      	movs	r3, #0
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3710      	adds	r7, #16
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}

08008bec <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008bec:	b590      	push	{r4, r7, lr}
 8008bee:	b08d      	sub	sp, #52	; 0x34
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bfa:	6a3b      	ldr	r3, [r7, #32]
 8008bfc:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4618      	mov	r0, r3
 8008c04:	f006 f98e 	bl	800ef24 <USB_GetMode>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	f040 839d 	bne.w	800934a <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4618      	mov	r0, r3
 8008c16:	f006 f8f2 	bl	800edfe <USB_ReadInterrupts>
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	f000 8393 	beq.w	8009348 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4618      	mov	r0, r3
 8008c28:	f006 f8e9 	bl	800edfe <USB_ReadInterrupts>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	f003 0302 	and.w	r3, r3, #2
 8008c32:	2b02      	cmp	r3, #2
 8008c34:	d107      	bne.n	8008c46 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	695a      	ldr	r2, [r3, #20]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f002 0202 	and.w	r2, r2, #2
 8008c44:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f006 f8d7 	bl	800edfe <USB_ReadInterrupts>
 8008c50:	4603      	mov	r3, r0
 8008c52:	f003 0310 	and.w	r3, r3, #16
 8008c56:	2b10      	cmp	r3, #16
 8008c58:	d161      	bne.n	8008d1e <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	699a      	ldr	r2, [r3, #24]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f022 0210 	bic.w	r2, r2, #16
 8008c68:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8008c6a:	6a3b      	ldr	r3, [r7, #32]
 8008c6c:	6a1b      	ldr	r3, [r3, #32]
 8008c6e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008c70:	69bb      	ldr	r3, [r7, #24]
 8008c72:	f003 020f 	and.w	r2, r3, #15
 8008c76:	4613      	mov	r3, r2
 8008c78:	00db      	lsls	r3, r3, #3
 8008c7a:	1a9b      	subs	r3, r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	4413      	add	r3, r2
 8008c86:	3304      	adds	r3, #4
 8008c88:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008c8a:	69bb      	ldr	r3, [r7, #24]
 8008c8c:	0c5b      	lsrs	r3, r3, #17
 8008c8e:	f003 030f 	and.w	r3, r3, #15
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	d124      	bne.n	8008ce0 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008c96:	69ba      	ldr	r2, [r7, #24]
 8008c98:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008c9c:	4013      	ands	r3, r2
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d035      	beq.n	8008d0e <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008ca6:	69bb      	ldr	r3, [r7, #24]
 8008ca8:	091b      	lsrs	r3, r3, #4
 8008caa:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008cac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	461a      	mov	r2, r3
 8008cb4:	6a38      	ldr	r0, [r7, #32]
 8008cb6:	f005 ff3d 	bl	800eb34 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	68da      	ldr	r2, [r3, #12]
 8008cbe:	69bb      	ldr	r3, [r7, #24]
 8008cc0:	091b      	lsrs	r3, r3, #4
 8008cc2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008cc6:	441a      	add	r2, r3
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	699a      	ldr	r2, [r3, #24]
 8008cd0:	69bb      	ldr	r3, [r7, #24]
 8008cd2:	091b      	lsrs	r3, r3, #4
 8008cd4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008cd8:	441a      	add	r2, r3
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	619a      	str	r2, [r3, #24]
 8008cde:	e016      	b.n	8008d0e <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	0c5b      	lsrs	r3, r3, #17
 8008ce4:	f003 030f 	and.w	r3, r3, #15
 8008ce8:	2b06      	cmp	r3, #6
 8008cea:	d110      	bne.n	8008d0e <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008cf2:	2208      	movs	r2, #8
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	6a38      	ldr	r0, [r7, #32]
 8008cf8:	f005 ff1c 	bl	800eb34 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	699a      	ldr	r2, [r3, #24]
 8008d00:	69bb      	ldr	r3, [r7, #24]
 8008d02:	091b      	lsrs	r3, r3, #4
 8008d04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008d08:	441a      	add	r2, r3
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	699a      	ldr	r2, [r3, #24]
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f042 0210 	orr.w	r2, r2, #16
 8008d1c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4618      	mov	r0, r3
 8008d24:	f006 f86b 	bl	800edfe <USB_ReadInterrupts>
 8008d28:	4603      	mov	r3, r0
 8008d2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008d2e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008d32:	d16e      	bne.n	8008e12 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8008d34:	2300      	movs	r3, #0
 8008d36:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f006 f871 	bl	800ee24 <USB_ReadDevAllOutEpInterrupt>
 8008d42:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008d44:	e062      	b.n	8008e0c <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d48:	f003 0301 	and.w	r3, r3, #1
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d057      	beq.n	8008e00 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d56:	b2d2      	uxtb	r2, r2
 8008d58:	4611      	mov	r1, r2
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f006 f896 	bl	800ee8c <USB_ReadDevOutEPInterrupt>
 8008d60:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	f003 0301 	and.w	r3, r3, #1
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d00c      	beq.n	8008d86 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d6e:	015a      	lsls	r2, r3, #5
 8008d70:	69fb      	ldr	r3, [r7, #28]
 8008d72:	4413      	add	r3, r2
 8008d74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d78:	461a      	mov	r2, r3
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008d7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 fdb1 	bl	80098e8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	f003 0308 	and.w	r3, r3, #8
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d00c      	beq.n	8008daa <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d92:	015a      	lsls	r2, r3, #5
 8008d94:	69fb      	ldr	r3, [r7, #28]
 8008d96:	4413      	add	r3, r2
 8008d98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	2308      	movs	r3, #8
 8008da0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008da2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 feab 	bl	8009b00 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	f003 0310 	and.w	r3, r3, #16
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d008      	beq.n	8008dc6 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db6:	015a      	lsls	r2, r3, #5
 8008db8:	69fb      	ldr	r3, [r7, #28]
 8008dba:	4413      	add	r3, r2
 8008dbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	2310      	movs	r3, #16
 8008dc4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	f003 0320 	and.w	r3, r3, #32
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d008      	beq.n	8008de2 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd2:	015a      	lsls	r2, r3, #5
 8008dd4:	69fb      	ldr	r3, [r7, #28]
 8008dd6:	4413      	add	r3, r2
 8008dd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ddc:	461a      	mov	r2, r3
 8008dde:	2320      	movs	r3, #32
 8008de0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d009      	beq.n	8008e00 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dee:	015a      	lsls	r2, r3, #5
 8008df0:	69fb      	ldr	r3, [r7, #28]
 8008df2:	4413      	add	r3, r2
 8008df4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008df8:	461a      	mov	r2, r3
 8008dfa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008dfe:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e02:	3301      	adds	r3, #1
 8008e04:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e08:	085b      	lsrs	r3, r3, #1
 8008e0a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d199      	bne.n	8008d46 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	4618      	mov	r0, r3
 8008e18:	f005 fff1 	bl	800edfe <USB_ReadInterrupts>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008e22:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008e26:	f040 80c0 	bne.w	8008faa <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f006 f812 	bl	800ee58 <USB_ReadDevAllInEpInterrupt>
 8008e34:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8008e36:	2300      	movs	r3, #0
 8008e38:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008e3a:	e0b2      	b.n	8008fa2 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e3e:	f003 0301 	and.w	r3, r3, #1
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	f000 80a7 	beq.w	8008f96 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e4e:	b2d2      	uxtb	r2, r2
 8008e50:	4611      	mov	r1, r2
 8008e52:	4618      	mov	r0, r3
 8008e54:	f006 f838 	bl	800eec8 <USB_ReadDevInEPInterrupt>
 8008e58:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008e5a:	693b      	ldr	r3, [r7, #16]
 8008e5c:	f003 0301 	and.w	r3, r3, #1
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d057      	beq.n	8008f14 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e66:	f003 030f 	and.w	r3, r3, #15
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e70:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008e72:	69fb      	ldr	r3, [r7, #28]
 8008e74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	43db      	mvns	r3, r3
 8008e7e:	69f9      	ldr	r1, [r7, #28]
 8008e80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008e84:	4013      	ands	r3, r2
 8008e86:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e8a:	015a      	lsls	r2, r3, #5
 8008e8c:	69fb      	ldr	r3, [r7, #28]
 8008e8e:	4413      	add	r3, r2
 8008e90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e94:	461a      	mov	r2, r3
 8008e96:	2301      	movs	r3, #1
 8008e98:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	691b      	ldr	r3, [r3, #16]
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d132      	bne.n	8008f08 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008ea2:	6879      	ldr	r1, [r7, #4]
 8008ea4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ea6:	4613      	mov	r3, r2
 8008ea8:	00db      	lsls	r3, r3, #3
 8008eaa:	1a9b      	subs	r3, r3, r2
 8008eac:	009b      	lsls	r3, r3, #2
 8008eae:	440b      	add	r3, r1
 8008eb0:	3348      	adds	r3, #72	; 0x48
 8008eb2:	6819      	ldr	r1, [r3, #0]
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008eb8:	4613      	mov	r3, r2
 8008eba:	00db      	lsls	r3, r3, #3
 8008ebc:	1a9b      	subs	r3, r3, r2
 8008ebe:	009b      	lsls	r3, r3, #2
 8008ec0:	4403      	add	r3, r0
 8008ec2:	3344      	adds	r3, #68	; 0x44
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4419      	add	r1, r3
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ecc:	4613      	mov	r3, r2
 8008ece:	00db      	lsls	r3, r3, #3
 8008ed0:	1a9b      	subs	r3, r3, r2
 8008ed2:	009b      	lsls	r3, r3, #2
 8008ed4:	4403      	add	r3, r0
 8008ed6:	3348      	adds	r3, #72	; 0x48
 8008ed8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d113      	bne.n	8008f08 <HAL_PCD_IRQHandler+0x31c>
 8008ee0:	6879      	ldr	r1, [r7, #4]
 8008ee2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ee4:	4613      	mov	r3, r2
 8008ee6:	00db      	lsls	r3, r3, #3
 8008ee8:	1a9b      	subs	r3, r3, r2
 8008eea:	009b      	lsls	r3, r3, #2
 8008eec:	440b      	add	r3, r1
 8008eee:	3350      	adds	r3, #80	; 0x50
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d108      	bne.n	8008f08 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6818      	ldr	r0, [r3, #0]
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008f00:	461a      	mov	r2, r3
 8008f02:	2101      	movs	r1, #1
 8008f04:	f006 f840 	bl	800ef88 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	4619      	mov	r1, r3
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f007 fffd 	bl	8010f0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008f14:	693b      	ldr	r3, [r7, #16]
 8008f16:	f003 0308 	and.w	r3, r3, #8
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d008      	beq.n	8008f30 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f20:	015a      	lsls	r2, r3, #5
 8008f22:	69fb      	ldr	r3, [r7, #28]
 8008f24:	4413      	add	r3, r2
 8008f26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	2308      	movs	r3, #8
 8008f2e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	f003 0310 	and.w	r3, r3, #16
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d008      	beq.n	8008f4c <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f3c:	015a      	lsls	r2, r3, #5
 8008f3e:	69fb      	ldr	r3, [r7, #28]
 8008f40:	4413      	add	r3, r2
 8008f42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f46:	461a      	mov	r2, r3
 8008f48:	2310      	movs	r3, #16
 8008f4a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d008      	beq.n	8008f68 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f58:	015a      	lsls	r2, r3, #5
 8008f5a:	69fb      	ldr	r3, [r7, #28]
 8008f5c:	4413      	add	r3, r2
 8008f5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f62:	461a      	mov	r2, r3
 8008f64:	2340      	movs	r3, #64	; 0x40
 8008f66:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	f003 0302 	and.w	r3, r3, #2
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d008      	beq.n	8008f84 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f74:	015a      	lsls	r2, r3, #5
 8008f76:	69fb      	ldr	r3, [r7, #28]
 8008f78:	4413      	add	r3, r2
 8008f7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f7e:	461a      	mov	r2, r3
 8008f80:	2302      	movs	r3, #2
 8008f82:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008f84:	693b      	ldr	r3, [r7, #16]
 8008f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d003      	beq.n	8008f96 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008f8e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f000 fc1b 	bl	80097cc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f98:	3301      	adds	r3, #1
 8008f9a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f9e:	085b      	lsrs	r3, r3, #1
 8008fa0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	f47f af49 	bne.w	8008e3c <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	4618      	mov	r0, r3
 8008fb0:	f005 ff25 	bl	800edfe <USB_ReadInterrupts>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008fba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008fbe:	d122      	bne.n	8009006 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008fc0:	69fb      	ldr	r3, [r7, #28]
 8008fc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fc6:	685b      	ldr	r3, [r3, #4]
 8008fc8:	69fa      	ldr	r2, [r7, #28]
 8008fca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008fce:	f023 0301 	bic.w	r3, r3, #1
 8008fd2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d108      	bne.n	8008ff0 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008fe6:	2100      	movs	r1, #0
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f000 fe27 	bl	8009c3c <HAL_PCDEx_LPM_Callback>
 8008fee:	e002      	b.n	8008ff6 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f008 f803 	bl	8010ffc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	695a      	ldr	r2, [r3, #20]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009004:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4618      	mov	r0, r3
 800900c:	f005 fef7 	bl	800edfe <USB_ReadInterrupts>
 8009010:	4603      	mov	r3, r0
 8009012:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009016:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800901a:	d112      	bne.n	8009042 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800901c:	69fb      	ldr	r3, [r7, #28]
 800901e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009022:	689b      	ldr	r3, [r3, #8]
 8009024:	f003 0301 	and.w	r3, r3, #1
 8009028:	2b01      	cmp	r3, #1
 800902a:	d102      	bne.n	8009032 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f007 ffbf 	bl	8010fb0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	695a      	ldr	r2, [r3, #20]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009040:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4618      	mov	r0, r3
 8009048:	f005 fed9 	bl	800edfe <USB_ReadInterrupts>
 800904c:	4603      	mov	r3, r0
 800904e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009052:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009056:	f040 80c7 	bne.w	80091e8 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800905a:	69fb      	ldr	r3, [r7, #28]
 800905c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009060:	685b      	ldr	r3, [r3, #4]
 8009062:	69fa      	ldr	r2, [r7, #28]
 8009064:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009068:	f023 0301 	bic.w	r3, r3, #1
 800906c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	2110      	movs	r1, #16
 8009074:	4618      	mov	r0, r3
 8009076:	f004 ffa7 	bl	800dfc8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800907a:	2300      	movs	r3, #0
 800907c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800907e:	e056      	b.n	800912e <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009082:	015a      	lsls	r2, r3, #5
 8009084:	69fb      	ldr	r3, [r7, #28]
 8009086:	4413      	add	r3, r2
 8009088:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800908c:	461a      	mov	r2, r3
 800908e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009092:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009096:	015a      	lsls	r2, r3, #5
 8009098:	69fb      	ldr	r3, [r7, #28]
 800909a:	4413      	add	r3, r2
 800909c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80090a4:	0151      	lsls	r1, r2, #5
 80090a6:	69fa      	ldr	r2, [r7, #28]
 80090a8:	440a      	add	r2, r1
 80090aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090ae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80090b2:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80090b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090b6:	015a      	lsls	r2, r3, #5
 80090b8:	69fb      	ldr	r3, [r7, #28]
 80090ba:	4413      	add	r3, r2
 80090bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80090c4:	0151      	lsls	r1, r2, #5
 80090c6:	69fa      	ldr	r2, [r7, #28]
 80090c8:	440a      	add	r2, r1
 80090ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090ce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80090d2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80090d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090d6:	015a      	lsls	r2, r3, #5
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	4413      	add	r3, r2
 80090dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090e0:	461a      	mov	r2, r3
 80090e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80090e6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80090e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090ea:	015a      	lsls	r2, r3, #5
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	4413      	add	r3, r2
 80090f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80090f8:	0151      	lsls	r1, r2, #5
 80090fa:	69fa      	ldr	r2, [r7, #28]
 80090fc:	440a      	add	r2, r1
 80090fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009102:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009106:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800910a:	015a      	lsls	r2, r3, #5
 800910c:	69fb      	ldr	r3, [r7, #28]
 800910e:	4413      	add	r3, r2
 8009110:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009118:	0151      	lsls	r1, r2, #5
 800911a:	69fa      	ldr	r2, [r7, #28]
 800911c:	440a      	add	r2, r1
 800911e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009122:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009126:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800912a:	3301      	adds	r3, #1
 800912c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009134:	429a      	cmp	r2, r3
 8009136:	d3a3      	bcc.n	8009080 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800913e:	69db      	ldr	r3, [r3, #28]
 8009140:	69fa      	ldr	r2, [r7, #28]
 8009142:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009146:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800914a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009150:	2b00      	cmp	r3, #0
 8009152:	d016      	beq.n	8009182 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009154:	69fb      	ldr	r3, [r7, #28]
 8009156:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800915a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800915e:	69fa      	ldr	r2, [r7, #28]
 8009160:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009164:	f043 030b 	orr.w	r3, r3, #11
 8009168:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800916c:	69fb      	ldr	r3, [r7, #28]
 800916e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009174:	69fa      	ldr	r2, [r7, #28]
 8009176:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800917a:	f043 030b 	orr.w	r3, r3, #11
 800917e:	6453      	str	r3, [r2, #68]	; 0x44
 8009180:	e015      	b.n	80091ae <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009182:	69fb      	ldr	r3, [r7, #28]
 8009184:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009188:	695b      	ldr	r3, [r3, #20]
 800918a:	69fa      	ldr	r2, [r7, #28]
 800918c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009190:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009194:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8009198:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800919a:	69fb      	ldr	r3, [r7, #28]
 800919c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091a0:	691b      	ldr	r3, [r3, #16]
 80091a2:	69fa      	ldr	r2, [r7, #28]
 80091a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80091a8:	f043 030b 	orr.w	r3, r3, #11
 80091ac:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80091ae:	69fb      	ldr	r3, [r7, #28]
 80091b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	69fa      	ldr	r2, [r7, #28]
 80091b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80091bc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80091c0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6818      	ldr	r0, [r3, #0]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	691b      	ldr	r3, [r3, #16]
 80091ca:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80091d2:	461a      	mov	r2, r3
 80091d4:	f005 fed8 	bl	800ef88 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	695a      	ldr	r2, [r3, #20]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80091e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4618      	mov	r0, r3
 80091ee:	f005 fe06 	bl	800edfe <USB_ReadInterrupts>
 80091f2:	4603      	mov	r3, r0
 80091f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80091f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091fc:	d124      	bne.n	8009248 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	4618      	mov	r0, r3
 8009204:	f005 fe9c 	bl	800ef40 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	4618      	mov	r0, r3
 800920e:	f004 ff3c 	bl	800e08a <USB_GetDevSpeed>
 8009212:	4603      	mov	r3, r0
 8009214:	461a      	mov	r2, r3
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681c      	ldr	r4, [r3, #0]
 800921e:	f001 f941 	bl	800a4a4 <HAL_RCC_GetHCLKFreq>
 8009222:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009228:	b2db      	uxtb	r3, r3
 800922a:	461a      	mov	r2, r3
 800922c:	4620      	mov	r0, r4
 800922e:	f004 fc79 	bl	800db24 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f007 fe93 	bl	8010f5e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	695a      	ldr	r2, [r3, #20]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009246:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4618      	mov	r0, r3
 800924e:	f005 fdd6 	bl	800edfe <USB_ReadInterrupts>
 8009252:	4603      	mov	r3, r0
 8009254:	f003 0308 	and.w	r3, r3, #8
 8009258:	2b08      	cmp	r3, #8
 800925a:	d10a      	bne.n	8009272 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f007 fe70 	bl	8010f42 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	695a      	ldr	r2, [r3, #20]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f002 0208 	and.w	r2, r2, #8
 8009270:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4618      	mov	r0, r3
 8009278:	f005 fdc1 	bl	800edfe <USB_ReadInterrupts>
 800927c:	4603      	mov	r3, r0
 800927e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009282:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009286:	d10f      	bne.n	80092a8 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009288:	2300      	movs	r3, #0
 800928a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800928c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800928e:	b2db      	uxtb	r3, r3
 8009290:	4619      	mov	r1, r3
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f007 fed2 	bl	801103c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	695a      	ldr	r2, [r3, #20]
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80092a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	4618      	mov	r0, r3
 80092ae:	f005 fda6 	bl	800edfe <USB_ReadInterrupts>
 80092b2:	4603      	mov	r3, r0
 80092b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80092b8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80092bc:	d10f      	bne.n	80092de <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80092be:	2300      	movs	r3, #0
 80092c0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80092c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092c4:	b2db      	uxtb	r3, r3
 80092c6:	4619      	mov	r1, r3
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f007 fea5 	bl	8011018 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	695a      	ldr	r2, [r3, #20]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80092dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4618      	mov	r0, r3
 80092e4:	f005 fd8b 	bl	800edfe <USB_ReadInterrupts>
 80092e8:	4603      	mov	r3, r0
 80092ea:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80092ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092f2:	d10a      	bne.n	800930a <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f007 feb3 	bl	8011060 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	695a      	ldr	r2, [r3, #20]
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8009308:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	4618      	mov	r0, r3
 8009310:	f005 fd75 	bl	800edfe <USB_ReadInterrupts>
 8009314:	4603      	mov	r3, r0
 8009316:	f003 0304 	and.w	r3, r3, #4
 800931a:	2b04      	cmp	r3, #4
 800931c:	d115      	bne.n	800934a <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009326:	69bb      	ldr	r3, [r7, #24]
 8009328:	f003 0304 	and.w	r3, r3, #4
 800932c:	2b00      	cmp	r3, #0
 800932e:	d002      	beq.n	8009336 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f007 fea3 	bl	801107c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	6859      	ldr	r1, [r3, #4]
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	69ba      	ldr	r2, [r7, #24]
 8009342:	430a      	orrs	r2, r1
 8009344:	605a      	str	r2, [r3, #4]
 8009346:	e000      	b.n	800934a <HAL_PCD_IRQHandler+0x75e>
      return;
 8009348:	bf00      	nop
    }
  }
}
 800934a:	3734      	adds	r7, #52	; 0x34
 800934c:	46bd      	mov	sp, r7
 800934e:	bd90      	pop	{r4, r7, pc}

08009350 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b082      	sub	sp, #8
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
 8009358:	460b      	mov	r3, r1
 800935a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009362:	2b01      	cmp	r3, #1
 8009364:	d101      	bne.n	800936a <HAL_PCD_SetAddress+0x1a>
 8009366:	2302      	movs	r3, #2
 8009368:	e013      	b.n	8009392 <HAL_PCD_SetAddress+0x42>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2201      	movs	r2, #1
 800936e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	78fa      	ldrb	r2, [r7, #3]
 8009376:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	78fa      	ldrb	r2, [r7, #3]
 8009380:	4611      	mov	r1, r2
 8009382:	4618      	mov	r0, r3
 8009384:	f005 fcd3 	bl	800ed2e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009390:	2300      	movs	r3, #0
}
 8009392:	4618      	mov	r0, r3
 8009394:	3708      	adds	r7, #8
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}

0800939a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800939a:	b580      	push	{r7, lr}
 800939c:	b084      	sub	sp, #16
 800939e:	af00      	add	r7, sp, #0
 80093a0:	6078      	str	r0, [r7, #4]
 80093a2:	4608      	mov	r0, r1
 80093a4:	4611      	mov	r1, r2
 80093a6:	461a      	mov	r2, r3
 80093a8:	4603      	mov	r3, r0
 80093aa:	70fb      	strb	r3, [r7, #3]
 80093ac:	460b      	mov	r3, r1
 80093ae:	803b      	strh	r3, [r7, #0]
 80093b0:	4613      	mov	r3, r2
 80093b2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80093b4:	2300      	movs	r3, #0
 80093b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80093b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	da0f      	bge.n	80093e0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80093c0:	78fb      	ldrb	r3, [r7, #3]
 80093c2:	f003 020f 	and.w	r2, r3, #15
 80093c6:	4613      	mov	r3, r2
 80093c8:	00db      	lsls	r3, r3, #3
 80093ca:	1a9b      	subs	r3, r3, r2
 80093cc:	009b      	lsls	r3, r3, #2
 80093ce:	3338      	adds	r3, #56	; 0x38
 80093d0:	687a      	ldr	r2, [r7, #4]
 80093d2:	4413      	add	r3, r2
 80093d4:	3304      	adds	r3, #4
 80093d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2201      	movs	r2, #1
 80093dc:	705a      	strb	r2, [r3, #1]
 80093de:	e00f      	b.n	8009400 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80093e0:	78fb      	ldrb	r3, [r7, #3]
 80093e2:	f003 020f 	and.w	r2, r3, #15
 80093e6:	4613      	mov	r3, r2
 80093e8:	00db      	lsls	r3, r3, #3
 80093ea:	1a9b      	subs	r3, r3, r2
 80093ec:	009b      	lsls	r3, r3, #2
 80093ee:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80093f2:	687a      	ldr	r2, [r7, #4]
 80093f4:	4413      	add	r3, r2
 80093f6:	3304      	adds	r3, #4
 80093f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2200      	movs	r2, #0
 80093fe:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009400:	78fb      	ldrb	r3, [r7, #3]
 8009402:	f003 030f 	and.w	r3, r3, #15
 8009406:	b2da      	uxtb	r2, r3
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800940c:	883a      	ldrh	r2, [r7, #0]
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	78ba      	ldrb	r2, [r7, #2]
 8009416:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	785b      	ldrb	r3, [r3, #1]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d004      	beq.n	800942a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	781b      	ldrb	r3, [r3, #0]
 8009424:	b29a      	uxth	r2, r3
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800942a:	78bb      	ldrb	r3, [r7, #2]
 800942c:	2b02      	cmp	r3, #2
 800942e:	d102      	bne.n	8009436 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2200      	movs	r2, #0
 8009434:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800943c:	2b01      	cmp	r3, #1
 800943e:	d101      	bne.n	8009444 <HAL_PCD_EP_Open+0xaa>
 8009440:	2302      	movs	r3, #2
 8009442:	e00e      	b.n	8009462 <HAL_PCD_EP_Open+0xc8>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2201      	movs	r2, #1
 8009448:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	68f9      	ldr	r1, [r7, #12]
 8009452:	4618      	mov	r0, r3
 8009454:	f004 fe3e 	bl	800e0d4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8009460:	7afb      	ldrb	r3, [r7, #11]
}
 8009462:	4618      	mov	r0, r3
 8009464:	3710      	adds	r7, #16
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}

0800946a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800946a:	b580      	push	{r7, lr}
 800946c:	b084      	sub	sp, #16
 800946e:	af00      	add	r7, sp, #0
 8009470:	6078      	str	r0, [r7, #4]
 8009472:	460b      	mov	r3, r1
 8009474:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009476:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800947a:	2b00      	cmp	r3, #0
 800947c:	da0f      	bge.n	800949e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800947e:	78fb      	ldrb	r3, [r7, #3]
 8009480:	f003 020f 	and.w	r2, r3, #15
 8009484:	4613      	mov	r3, r2
 8009486:	00db      	lsls	r3, r3, #3
 8009488:	1a9b      	subs	r3, r3, r2
 800948a:	009b      	lsls	r3, r3, #2
 800948c:	3338      	adds	r3, #56	; 0x38
 800948e:	687a      	ldr	r2, [r7, #4]
 8009490:	4413      	add	r3, r2
 8009492:	3304      	adds	r3, #4
 8009494:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2201      	movs	r2, #1
 800949a:	705a      	strb	r2, [r3, #1]
 800949c:	e00f      	b.n	80094be <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800949e:	78fb      	ldrb	r3, [r7, #3]
 80094a0:	f003 020f 	and.w	r2, r3, #15
 80094a4:	4613      	mov	r3, r2
 80094a6:	00db      	lsls	r3, r3, #3
 80094a8:	1a9b      	subs	r3, r3, r2
 80094aa:	009b      	lsls	r3, r3, #2
 80094ac:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80094b0:	687a      	ldr	r2, [r7, #4]
 80094b2:	4413      	add	r3, r2
 80094b4:	3304      	adds	r3, #4
 80094b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	2200      	movs	r2, #0
 80094bc:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80094be:	78fb      	ldrb	r3, [r7, #3]
 80094c0:	f003 030f 	and.w	r3, r3, #15
 80094c4:	b2da      	uxtb	r2, r3
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d101      	bne.n	80094d8 <HAL_PCD_EP_Close+0x6e>
 80094d4:	2302      	movs	r3, #2
 80094d6:	e00e      	b.n	80094f6 <HAL_PCD_EP_Close+0x8c>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2201      	movs	r2, #1
 80094dc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	68f9      	ldr	r1, [r7, #12]
 80094e6:	4618      	mov	r0, r3
 80094e8:	f004 fe7c 	bl	800e1e4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80094f4:	2300      	movs	r3, #0
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3710      	adds	r7, #16
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}

080094fe <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80094fe:	b580      	push	{r7, lr}
 8009500:	b086      	sub	sp, #24
 8009502:	af00      	add	r7, sp, #0
 8009504:	60f8      	str	r0, [r7, #12]
 8009506:	607a      	str	r2, [r7, #4]
 8009508:	603b      	str	r3, [r7, #0]
 800950a:	460b      	mov	r3, r1
 800950c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800950e:	7afb      	ldrb	r3, [r7, #11]
 8009510:	f003 020f 	and.w	r2, r3, #15
 8009514:	4613      	mov	r3, r2
 8009516:	00db      	lsls	r3, r3, #3
 8009518:	1a9b      	subs	r3, r3, r2
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009520:	68fa      	ldr	r2, [r7, #12]
 8009522:	4413      	add	r3, r2
 8009524:	3304      	adds	r3, #4
 8009526:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	687a      	ldr	r2, [r7, #4]
 800952c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	683a      	ldr	r2, [r7, #0]
 8009532:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009534:	697b      	ldr	r3, [r7, #20]
 8009536:	2200      	movs	r2, #0
 8009538:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	2200      	movs	r2, #0
 800953e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009540:	7afb      	ldrb	r3, [r7, #11]
 8009542:	f003 030f 	and.w	r3, r3, #15
 8009546:	b2da      	uxtb	r2, r3
 8009548:	697b      	ldr	r3, [r7, #20]
 800954a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	691b      	ldr	r3, [r3, #16]
 8009550:	2b01      	cmp	r3, #1
 8009552:	d102      	bne.n	800955a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009554:	687a      	ldr	r2, [r7, #4]
 8009556:	697b      	ldr	r3, [r7, #20]
 8009558:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800955a:	7afb      	ldrb	r3, [r7, #11]
 800955c:	f003 030f 	and.w	r3, r3, #15
 8009560:	2b00      	cmp	r3, #0
 8009562:	d109      	bne.n	8009578 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6818      	ldr	r0, [r3, #0]
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	691b      	ldr	r3, [r3, #16]
 800956c:	b2db      	uxtb	r3, r3
 800956e:	461a      	mov	r2, r3
 8009570:	6979      	ldr	r1, [r7, #20]
 8009572:	f005 f957 	bl	800e824 <USB_EP0StartXfer>
 8009576:	e008      	b.n	800958a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	6818      	ldr	r0, [r3, #0]
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	691b      	ldr	r3, [r3, #16]
 8009580:	b2db      	uxtb	r3, r3
 8009582:	461a      	mov	r2, r3
 8009584:	6979      	ldr	r1, [r7, #20]
 8009586:	f004 ff09 	bl	800e39c <USB_EPStartXfer>
  }

  return HAL_OK;
 800958a:	2300      	movs	r3, #0
}
 800958c:	4618      	mov	r0, r3
 800958e:	3718      	adds	r7, #24
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}

08009594 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009594:	b480      	push	{r7}
 8009596:	b083      	sub	sp, #12
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	460b      	mov	r3, r1
 800959e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80095a0:	78fb      	ldrb	r3, [r7, #3]
 80095a2:	f003 020f 	and.w	r2, r3, #15
 80095a6:	6879      	ldr	r1, [r7, #4]
 80095a8:	4613      	mov	r3, r2
 80095aa:	00db      	lsls	r3, r3, #3
 80095ac:	1a9b      	subs	r3, r3, r2
 80095ae:	009b      	lsls	r3, r3, #2
 80095b0:	440b      	add	r3, r1
 80095b2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80095b6:	681b      	ldr	r3, [r3, #0]
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	370c      	adds	r7, #12
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr

080095c4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b086      	sub	sp, #24
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	60f8      	str	r0, [r7, #12]
 80095cc:	607a      	str	r2, [r7, #4]
 80095ce:	603b      	str	r3, [r7, #0]
 80095d0:	460b      	mov	r3, r1
 80095d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80095d4:	7afb      	ldrb	r3, [r7, #11]
 80095d6:	f003 020f 	and.w	r2, r3, #15
 80095da:	4613      	mov	r3, r2
 80095dc:	00db      	lsls	r3, r3, #3
 80095de:	1a9b      	subs	r3, r3, r2
 80095e0:	009b      	lsls	r3, r3, #2
 80095e2:	3338      	adds	r3, #56	; 0x38
 80095e4:	68fa      	ldr	r2, [r7, #12]
 80095e6:	4413      	add	r3, r2
 80095e8:	3304      	adds	r3, #4
 80095ea:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	687a      	ldr	r2, [r7, #4]
 80095f0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80095f2:	697b      	ldr	r3, [r7, #20]
 80095f4:	683a      	ldr	r2, [r7, #0]
 80095f6:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	2200      	movs	r2, #0
 80095fc:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	2201      	movs	r2, #1
 8009602:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009604:	7afb      	ldrb	r3, [r7, #11]
 8009606:	f003 030f 	and.w	r3, r3, #15
 800960a:	b2da      	uxtb	r2, r3
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	691b      	ldr	r3, [r3, #16]
 8009614:	2b01      	cmp	r3, #1
 8009616:	d102      	bne.n	800961e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009618:	687a      	ldr	r2, [r7, #4]
 800961a:	697b      	ldr	r3, [r7, #20]
 800961c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800961e:	7afb      	ldrb	r3, [r7, #11]
 8009620:	f003 030f 	and.w	r3, r3, #15
 8009624:	2b00      	cmp	r3, #0
 8009626:	d109      	bne.n	800963c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	6818      	ldr	r0, [r3, #0]
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	691b      	ldr	r3, [r3, #16]
 8009630:	b2db      	uxtb	r3, r3
 8009632:	461a      	mov	r2, r3
 8009634:	6979      	ldr	r1, [r7, #20]
 8009636:	f005 f8f5 	bl	800e824 <USB_EP0StartXfer>
 800963a:	e008      	b.n	800964e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	6818      	ldr	r0, [r3, #0]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	691b      	ldr	r3, [r3, #16]
 8009644:	b2db      	uxtb	r3, r3
 8009646:	461a      	mov	r2, r3
 8009648:	6979      	ldr	r1, [r7, #20]
 800964a:	f004 fea7 	bl	800e39c <USB_EPStartXfer>
  }

  return HAL_OK;
 800964e:	2300      	movs	r3, #0
}
 8009650:	4618      	mov	r0, r3
 8009652:	3718      	adds	r7, #24
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}

08009658 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b084      	sub	sp, #16
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
 8009660:	460b      	mov	r3, r1
 8009662:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009664:	78fb      	ldrb	r3, [r7, #3]
 8009666:	f003 020f 	and.w	r2, r3, #15
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	429a      	cmp	r2, r3
 8009670:	d901      	bls.n	8009676 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	e050      	b.n	8009718 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009676:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800967a:	2b00      	cmp	r3, #0
 800967c:	da0f      	bge.n	800969e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800967e:	78fb      	ldrb	r3, [r7, #3]
 8009680:	f003 020f 	and.w	r2, r3, #15
 8009684:	4613      	mov	r3, r2
 8009686:	00db      	lsls	r3, r3, #3
 8009688:	1a9b      	subs	r3, r3, r2
 800968a:	009b      	lsls	r3, r3, #2
 800968c:	3338      	adds	r3, #56	; 0x38
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	4413      	add	r3, r2
 8009692:	3304      	adds	r3, #4
 8009694:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	2201      	movs	r2, #1
 800969a:	705a      	strb	r2, [r3, #1]
 800969c:	e00d      	b.n	80096ba <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800969e:	78fa      	ldrb	r2, [r7, #3]
 80096a0:	4613      	mov	r3, r2
 80096a2:	00db      	lsls	r3, r3, #3
 80096a4:	1a9b      	subs	r3, r3, r2
 80096a6:	009b      	lsls	r3, r3, #2
 80096a8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80096ac:	687a      	ldr	r2, [r7, #4]
 80096ae:	4413      	add	r3, r2
 80096b0:	3304      	adds	r3, #4
 80096b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2200      	movs	r2, #0
 80096b8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	2201      	movs	r2, #1
 80096be:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80096c0:	78fb      	ldrb	r3, [r7, #3]
 80096c2:	f003 030f 	and.w	r3, r3, #15
 80096c6:	b2da      	uxtb	r2, r3
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80096d2:	2b01      	cmp	r3, #1
 80096d4:	d101      	bne.n	80096da <HAL_PCD_EP_SetStall+0x82>
 80096d6:	2302      	movs	r3, #2
 80096d8:	e01e      	b.n	8009718 <HAL_PCD_EP_SetStall+0xc0>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2201      	movs	r2, #1
 80096de:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	68f9      	ldr	r1, [r7, #12]
 80096e8:	4618      	mov	r0, r3
 80096ea:	f005 fa4c 	bl	800eb86 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80096ee:	78fb      	ldrb	r3, [r7, #3]
 80096f0:	f003 030f 	and.w	r3, r3, #15
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d10a      	bne.n	800970e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6818      	ldr	r0, [r3, #0]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	691b      	ldr	r3, [r3, #16]
 8009700:	b2d9      	uxtb	r1, r3
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009708:	461a      	mov	r2, r3
 800970a:	f005 fc3d 	bl	800ef88 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2200      	movs	r2, #0
 8009712:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009716:	2300      	movs	r3, #0
}
 8009718:	4618      	mov	r0, r3
 800971a:	3710      	adds	r7, #16
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b084      	sub	sp, #16
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	460b      	mov	r3, r1
 800972a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800972c:	78fb      	ldrb	r3, [r7, #3]
 800972e:	f003 020f 	and.w	r2, r3, #15
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	685b      	ldr	r3, [r3, #4]
 8009736:	429a      	cmp	r2, r3
 8009738:	d901      	bls.n	800973e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800973a:	2301      	movs	r3, #1
 800973c:	e042      	b.n	80097c4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800973e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009742:	2b00      	cmp	r3, #0
 8009744:	da0f      	bge.n	8009766 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009746:	78fb      	ldrb	r3, [r7, #3]
 8009748:	f003 020f 	and.w	r2, r3, #15
 800974c:	4613      	mov	r3, r2
 800974e:	00db      	lsls	r3, r3, #3
 8009750:	1a9b      	subs	r3, r3, r2
 8009752:	009b      	lsls	r3, r3, #2
 8009754:	3338      	adds	r3, #56	; 0x38
 8009756:	687a      	ldr	r2, [r7, #4]
 8009758:	4413      	add	r3, r2
 800975a:	3304      	adds	r3, #4
 800975c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2201      	movs	r2, #1
 8009762:	705a      	strb	r2, [r3, #1]
 8009764:	e00f      	b.n	8009786 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009766:	78fb      	ldrb	r3, [r7, #3]
 8009768:	f003 020f 	and.w	r2, r3, #15
 800976c:	4613      	mov	r3, r2
 800976e:	00db      	lsls	r3, r3, #3
 8009770:	1a9b      	subs	r3, r3, r2
 8009772:	009b      	lsls	r3, r3, #2
 8009774:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009778:	687a      	ldr	r2, [r7, #4]
 800977a:	4413      	add	r3, r2
 800977c:	3304      	adds	r3, #4
 800977e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	2200      	movs	r2, #0
 8009784:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	2200      	movs	r2, #0
 800978a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800978c:	78fb      	ldrb	r3, [r7, #3]
 800978e:	f003 030f 	and.w	r3, r3, #15
 8009792:	b2da      	uxtb	r2, r3
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800979e:	2b01      	cmp	r3, #1
 80097a0:	d101      	bne.n	80097a6 <HAL_PCD_EP_ClrStall+0x86>
 80097a2:	2302      	movs	r3, #2
 80097a4:	e00e      	b.n	80097c4 <HAL_PCD_EP_ClrStall+0xa4>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2201      	movs	r2, #1
 80097aa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	68f9      	ldr	r1, [r7, #12]
 80097b4:	4618      	mov	r0, r3
 80097b6:	f005 fa54 	bl	800ec62 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2200      	movs	r2, #0
 80097be:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80097c2:	2300      	movs	r3, #0
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3710      	adds	r7, #16
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}

080097cc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b08a      	sub	sp, #40	; 0x28
 80097d0:	af02      	add	r7, sp, #8
 80097d2:	6078      	str	r0, [r7, #4]
 80097d4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80097e0:	683a      	ldr	r2, [r7, #0]
 80097e2:	4613      	mov	r3, r2
 80097e4:	00db      	lsls	r3, r3, #3
 80097e6:	1a9b      	subs	r3, r3, r2
 80097e8:	009b      	lsls	r3, r3, #2
 80097ea:	3338      	adds	r3, #56	; 0x38
 80097ec:	687a      	ldr	r2, [r7, #4]
 80097ee:	4413      	add	r3, r2
 80097f0:	3304      	adds	r3, #4
 80097f2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	699a      	ldr	r2, [r3, #24]
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	695b      	ldr	r3, [r3, #20]
 80097fc:	429a      	cmp	r2, r3
 80097fe:	d901      	bls.n	8009804 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009800:	2301      	movs	r3, #1
 8009802:	e06c      	b.n	80098de <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	695a      	ldr	r2, [r3, #20]
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	699b      	ldr	r3, [r3, #24]
 800980c:	1ad3      	subs	r3, r2, r3
 800980e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	69fa      	ldr	r2, [r7, #28]
 8009816:	429a      	cmp	r2, r3
 8009818:	d902      	bls.n	8009820 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	689b      	ldr	r3, [r3, #8]
 800981e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009820:	69fb      	ldr	r3, [r7, #28]
 8009822:	3303      	adds	r3, #3
 8009824:	089b      	lsrs	r3, r3, #2
 8009826:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009828:	e02b      	b.n	8009882 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	695a      	ldr	r2, [r3, #20]
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	699b      	ldr	r3, [r3, #24]
 8009832:	1ad3      	subs	r3, r2, r3
 8009834:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	689b      	ldr	r3, [r3, #8]
 800983a:	69fa      	ldr	r2, [r7, #28]
 800983c:	429a      	cmp	r2, r3
 800983e:	d902      	bls.n	8009846 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	689b      	ldr	r3, [r3, #8]
 8009844:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009846:	69fb      	ldr	r3, [r7, #28]
 8009848:	3303      	adds	r3, #3
 800984a:	089b      	lsrs	r3, r3, #2
 800984c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	68d9      	ldr	r1, [r3, #12]
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	b2da      	uxtb	r2, r3
 8009856:	69fb      	ldr	r3, [r7, #28]
 8009858:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800985e:	b2db      	uxtb	r3, r3
 8009860:	9300      	str	r3, [sp, #0]
 8009862:	4603      	mov	r3, r0
 8009864:	6978      	ldr	r0, [r7, #20]
 8009866:	f005 f930 	bl	800eaca <USB_WritePacket>

    ep->xfer_buff  += len;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	68da      	ldr	r2, [r3, #12]
 800986e:	69fb      	ldr	r3, [r7, #28]
 8009870:	441a      	add	r2, r3
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	699a      	ldr	r2, [r3, #24]
 800987a:	69fb      	ldr	r3, [r7, #28]
 800987c:	441a      	add	r2, r3
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	015a      	lsls	r2, r3, #5
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	4413      	add	r3, r2
 800988a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800988e:	699b      	ldr	r3, [r3, #24]
 8009890:	b29b      	uxth	r3, r3
 8009892:	69ba      	ldr	r2, [r7, #24]
 8009894:	429a      	cmp	r2, r3
 8009896:	d809      	bhi.n	80098ac <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	699a      	ldr	r2, [r3, #24]
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80098a0:	429a      	cmp	r2, r3
 80098a2:	d203      	bcs.n	80098ac <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	695b      	ldr	r3, [r3, #20]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d1be      	bne.n	800982a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	695a      	ldr	r2, [r3, #20]
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	699b      	ldr	r3, [r3, #24]
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d811      	bhi.n	80098dc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	f003 030f 	and.w	r3, r3, #15
 80098be:	2201      	movs	r2, #1
 80098c0:	fa02 f303 	lsl.w	r3, r2, r3
 80098c4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	43db      	mvns	r3, r3
 80098d2:	6939      	ldr	r1, [r7, #16]
 80098d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80098d8:	4013      	ands	r3, r2
 80098da:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80098dc:	2300      	movs	r3, #0
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3720      	adds	r7, #32
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
	...

080098e8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b086      	sub	sp, #24
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	333c      	adds	r3, #60	; 0x3c
 8009900:	3304      	adds	r3, #4
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	015a      	lsls	r2, r3, #5
 800990a:	693b      	ldr	r3, [r7, #16]
 800990c:	4413      	add	r3, r2
 800990e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009912:	689b      	ldr	r3, [r3, #8]
 8009914:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	691b      	ldr	r3, [r3, #16]
 800991a:	2b01      	cmp	r3, #1
 800991c:	f040 80a0 	bne.w	8009a60 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	f003 0308 	and.w	r3, r3, #8
 8009926:	2b00      	cmp	r3, #0
 8009928:	d015      	beq.n	8009956 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	4a72      	ldr	r2, [pc, #456]	; (8009af8 <PCD_EP_OutXfrComplete_int+0x210>)
 800992e:	4293      	cmp	r3, r2
 8009930:	f240 80dd 	bls.w	8009aee <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800993a:	2b00      	cmp	r3, #0
 800993c:	f000 80d7 	beq.w	8009aee <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	015a      	lsls	r2, r3, #5
 8009944:	693b      	ldr	r3, [r7, #16]
 8009946:	4413      	add	r3, r2
 8009948:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800994c:	461a      	mov	r2, r3
 800994e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009952:	6093      	str	r3, [r2, #8]
 8009954:	e0cb      	b.n	8009aee <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	f003 0320 	and.w	r3, r3, #32
 800995c:	2b00      	cmp	r3, #0
 800995e:	d009      	beq.n	8009974 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	015a      	lsls	r2, r3, #5
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	4413      	add	r3, r2
 8009968:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800996c:	461a      	mov	r2, r3
 800996e:	2320      	movs	r3, #32
 8009970:	6093      	str	r3, [r2, #8]
 8009972:	e0bc      	b.n	8009aee <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800997a:	2b00      	cmp	r3, #0
 800997c:	f040 80b7 	bne.w	8009aee <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	4a5d      	ldr	r2, [pc, #372]	; (8009af8 <PCD_EP_OutXfrComplete_int+0x210>)
 8009984:	4293      	cmp	r3, r2
 8009986:	d90f      	bls.n	80099a8 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800998e:	2b00      	cmp	r3, #0
 8009990:	d00a      	beq.n	80099a8 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	015a      	lsls	r2, r3, #5
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	4413      	add	r3, r2
 800999a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800999e:	461a      	mov	r2, r3
 80099a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80099a4:	6093      	str	r3, [r2, #8]
 80099a6:	e0a2      	b.n	8009aee <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80099a8:	6879      	ldr	r1, [r7, #4]
 80099aa:	683a      	ldr	r2, [r7, #0]
 80099ac:	4613      	mov	r3, r2
 80099ae:	00db      	lsls	r3, r3, #3
 80099b0:	1a9b      	subs	r3, r3, r2
 80099b2:	009b      	lsls	r3, r3, #2
 80099b4:	440b      	add	r3, r1
 80099b6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80099ba:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	0159      	lsls	r1, r3, #5
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	440b      	add	r3, r1
 80099c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099c8:	691b      	ldr	r3, [r3, #16]
 80099ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80099ce:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	683a      	ldr	r2, [r7, #0]
 80099d4:	4613      	mov	r3, r2
 80099d6:	00db      	lsls	r3, r3, #3
 80099d8:	1a9b      	subs	r3, r3, r2
 80099da:	009b      	lsls	r3, r3, #2
 80099dc:	4403      	add	r3, r0
 80099de:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80099e2:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80099e4:	6879      	ldr	r1, [r7, #4]
 80099e6:	683a      	ldr	r2, [r7, #0]
 80099e8:	4613      	mov	r3, r2
 80099ea:	00db      	lsls	r3, r3, #3
 80099ec:	1a9b      	subs	r3, r3, r2
 80099ee:	009b      	lsls	r3, r3, #2
 80099f0:	440b      	add	r3, r1
 80099f2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80099f6:	6819      	ldr	r1, [r3, #0]
 80099f8:	6878      	ldr	r0, [r7, #4]
 80099fa:	683a      	ldr	r2, [r7, #0]
 80099fc:	4613      	mov	r3, r2
 80099fe:	00db      	lsls	r3, r3, #3
 8009a00:	1a9b      	subs	r3, r3, r2
 8009a02:	009b      	lsls	r3, r3, #2
 8009a04:	4403      	add	r3, r0
 8009a06:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4419      	add	r1, r3
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	683a      	ldr	r2, [r7, #0]
 8009a12:	4613      	mov	r3, r2
 8009a14:	00db      	lsls	r3, r3, #3
 8009a16:	1a9b      	subs	r3, r3, r2
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	4403      	add	r3, r0
 8009a1c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009a20:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d114      	bne.n	8009a52 <PCD_EP_OutXfrComplete_int+0x16a>
 8009a28:	6879      	ldr	r1, [r7, #4]
 8009a2a:	683a      	ldr	r2, [r7, #0]
 8009a2c:	4613      	mov	r3, r2
 8009a2e:	00db      	lsls	r3, r3, #3
 8009a30:	1a9b      	subs	r3, r3, r2
 8009a32:	009b      	lsls	r3, r3, #2
 8009a34:	440b      	add	r3, r1
 8009a36:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d108      	bne.n	8009a52 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6818      	ldr	r0, [r3, #0]
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	2101      	movs	r1, #1
 8009a4e:	f005 fa9b 	bl	800ef88 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	b2db      	uxtb	r3, r3
 8009a56:	4619      	mov	r1, r3
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f007 fa3d 	bl	8010ed8 <HAL_PCD_DataOutStageCallback>
 8009a5e:	e046      	b.n	8009aee <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	4a26      	ldr	r2, [pc, #152]	; (8009afc <PCD_EP_OutXfrComplete_int+0x214>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d124      	bne.n	8009ab2 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d00a      	beq.n	8009a88 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	015a      	lsls	r2, r3, #5
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	4413      	add	r3, r2
 8009a7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a7e:	461a      	mov	r2, r3
 8009a80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a84:	6093      	str	r3, [r2, #8]
 8009a86:	e032      	b.n	8009aee <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	f003 0320 	and.w	r3, r3, #32
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d008      	beq.n	8009aa4 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	015a      	lsls	r2, r3, #5
 8009a96:	693b      	ldr	r3, [r7, #16]
 8009a98:	4413      	add	r3, r2
 8009a9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	2320      	movs	r3, #32
 8009aa2:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	b2db      	uxtb	r3, r3
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f007 fa14 	bl	8010ed8 <HAL_PCD_DataOutStageCallback>
 8009ab0:	e01d      	b.n	8009aee <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d114      	bne.n	8009ae2 <PCD_EP_OutXfrComplete_int+0x1fa>
 8009ab8:	6879      	ldr	r1, [r7, #4]
 8009aba:	683a      	ldr	r2, [r7, #0]
 8009abc:	4613      	mov	r3, r2
 8009abe:	00db      	lsls	r3, r3, #3
 8009ac0:	1a9b      	subs	r3, r3, r2
 8009ac2:	009b      	lsls	r3, r3, #2
 8009ac4:	440b      	add	r3, r1
 8009ac6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d108      	bne.n	8009ae2 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6818      	ldr	r0, [r3, #0]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009ada:	461a      	mov	r2, r3
 8009adc:	2100      	movs	r1, #0
 8009ade:	f005 fa53 	bl	800ef88 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	4619      	mov	r1, r3
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f007 f9f5 	bl	8010ed8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009aee:	2300      	movs	r3, #0
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3718      	adds	r7, #24
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd80      	pop	{r7, pc}
 8009af8:	4f54300a 	.word	0x4f54300a
 8009afc:	4f54310a 	.word	0x4f54310a

08009b00 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	b086      	sub	sp, #24
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
 8009b08:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009b14:	697b      	ldr	r3, [r7, #20]
 8009b16:	333c      	adds	r3, #60	; 0x3c
 8009b18:	3304      	adds	r3, #4
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	015a      	lsls	r2, r3, #5
 8009b22:	693b      	ldr	r3, [r7, #16]
 8009b24:	4413      	add	r3, r2
 8009b26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b2a:	689b      	ldr	r3, [r3, #8]
 8009b2c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	4a15      	ldr	r2, [pc, #84]	; (8009b88 <PCD_EP_OutSetupPacket_int+0x88>)
 8009b32:	4293      	cmp	r3, r2
 8009b34:	d90e      	bls.n	8009b54 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d009      	beq.n	8009b54 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	015a      	lsls	r2, r3, #5
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	4413      	add	r3, r2
 8009b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b4c:	461a      	mov	r2, r3
 8009b4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009b52:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f007 f9ad 	bl	8010eb4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	4a0a      	ldr	r2, [pc, #40]	; (8009b88 <PCD_EP_OutSetupPacket_int+0x88>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d90c      	bls.n	8009b7c <PCD_EP_OutSetupPacket_int+0x7c>
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	691b      	ldr	r3, [r3, #16]
 8009b66:	2b01      	cmp	r3, #1
 8009b68:	d108      	bne.n	8009b7c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6818      	ldr	r0, [r3, #0]
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009b74:	461a      	mov	r2, r3
 8009b76:	2101      	movs	r1, #1
 8009b78:	f005 fa06 	bl	800ef88 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009b7c:	2300      	movs	r3, #0
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3718      	adds	r7, #24
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
 8009b86:	bf00      	nop
 8009b88:	4f54300a 	.word	0x4f54300a

08009b8c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b085      	sub	sp, #20
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
 8009b94:	460b      	mov	r3, r1
 8009b96:	70fb      	strb	r3, [r7, #3]
 8009b98:	4613      	mov	r3, r2
 8009b9a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ba2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009ba4:	78fb      	ldrb	r3, [r7, #3]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d107      	bne.n	8009bba <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009baa:	883b      	ldrh	r3, [r7, #0]
 8009bac:	0419      	lsls	r1, r3, #16
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	68ba      	ldr	r2, [r7, #8]
 8009bb4:	430a      	orrs	r2, r1
 8009bb6:	629a      	str	r2, [r3, #40]	; 0x28
 8009bb8:	e028      	b.n	8009c0c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bc0:	0c1b      	lsrs	r3, r3, #16
 8009bc2:	68ba      	ldr	r2, [r7, #8]
 8009bc4:	4413      	add	r3, r2
 8009bc6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009bc8:	2300      	movs	r3, #0
 8009bca:	73fb      	strb	r3, [r7, #15]
 8009bcc:	e00d      	b.n	8009bea <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681a      	ldr	r2, [r3, #0]
 8009bd2:	7bfb      	ldrb	r3, [r7, #15]
 8009bd4:	3340      	adds	r3, #64	; 0x40
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	4413      	add	r3, r2
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	0c1b      	lsrs	r3, r3, #16
 8009bde:	68ba      	ldr	r2, [r7, #8]
 8009be0:	4413      	add	r3, r2
 8009be2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009be4:	7bfb      	ldrb	r3, [r7, #15]
 8009be6:	3301      	adds	r3, #1
 8009be8:	73fb      	strb	r3, [r7, #15]
 8009bea:	7bfa      	ldrb	r2, [r7, #15]
 8009bec:	78fb      	ldrb	r3, [r7, #3]
 8009bee:	3b01      	subs	r3, #1
 8009bf0:	429a      	cmp	r2, r3
 8009bf2:	d3ec      	bcc.n	8009bce <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009bf4:	883b      	ldrh	r3, [r7, #0]
 8009bf6:	0418      	lsls	r0, r3, #16
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6819      	ldr	r1, [r3, #0]
 8009bfc:	78fb      	ldrb	r3, [r7, #3]
 8009bfe:	3b01      	subs	r3, #1
 8009c00:	68ba      	ldr	r2, [r7, #8]
 8009c02:	4302      	orrs	r2, r0
 8009c04:	3340      	adds	r3, #64	; 0x40
 8009c06:	009b      	lsls	r3, r3, #2
 8009c08:	440b      	add	r3, r1
 8009c0a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009c0c:	2300      	movs	r3, #0
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	3714      	adds	r7, #20
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr

08009c1a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009c1a:	b480      	push	{r7}
 8009c1c:	b083      	sub	sp, #12
 8009c1e:	af00      	add	r7, sp, #0
 8009c20:	6078      	str	r0, [r7, #4]
 8009c22:	460b      	mov	r3, r1
 8009c24:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	887a      	ldrh	r2, [r7, #2]
 8009c2c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009c2e:	2300      	movs	r3, #0
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	370c      	adds	r7, #12
 8009c34:	46bd      	mov	sp, r7
 8009c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3a:	4770      	bx	lr

08009c3c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009c3c:	b480      	push	{r7}
 8009c3e:	b083      	sub	sp, #12
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
 8009c44:	460b      	mov	r3, r1
 8009c46:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009c48:	bf00      	nop
 8009c4a:	370c      	adds	r7, #12
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c52:	4770      	bx	lr

08009c54 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8009c54:	b480      	push	{r7}
 8009c56:	b083      	sub	sp, #12
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8009c5c:	4b06      	ldr	r3, [pc, #24]	; (8009c78 <HAL_PWR_DisableWakeUpPin+0x24>)
 8009c5e:	685a      	ldr	r2, [r3, #4]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	43db      	mvns	r3, r3
 8009c64:	4904      	ldr	r1, [pc, #16]	; (8009c78 <HAL_PWR_DisableWakeUpPin+0x24>)
 8009c66:	4013      	ands	r3, r2
 8009c68:	604b      	str	r3, [r1, #4]
}
 8009c6a:	bf00      	nop
 8009c6c:	370c      	adds	r7, #12
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c74:	4770      	bx	lr
 8009c76:	bf00      	nop
 8009c78:	40007000 	.word	0x40007000

08009c7c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b086      	sub	sp, #24
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d101      	bne.n	8009c8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	e25b      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f003 0301 	and.w	r3, r3, #1
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d075      	beq.n	8009d86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009c9a:	4ba3      	ldr	r3, [pc, #652]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	f003 030c 	and.w	r3, r3, #12
 8009ca2:	2b04      	cmp	r3, #4
 8009ca4:	d00c      	beq.n	8009cc0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009ca6:	4ba0      	ldr	r3, [pc, #640]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009ca8:	689b      	ldr	r3, [r3, #8]
 8009caa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009cae:	2b08      	cmp	r3, #8
 8009cb0:	d112      	bne.n	8009cd8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009cb2:	4b9d      	ldr	r3, [pc, #628]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009cb4:	685b      	ldr	r3, [r3, #4]
 8009cb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009cba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009cbe:	d10b      	bne.n	8009cd8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009cc0:	4b99      	ldr	r3, [pc, #612]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d05b      	beq.n	8009d84 <HAL_RCC_OscConfig+0x108>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	685b      	ldr	r3, [r3, #4]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d157      	bne.n	8009d84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	e236      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	685b      	ldr	r3, [r3, #4]
 8009cdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ce0:	d106      	bne.n	8009cf0 <HAL_RCC_OscConfig+0x74>
 8009ce2:	4b91      	ldr	r3, [pc, #580]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4a90      	ldr	r2, [pc, #576]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009ce8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009cec:	6013      	str	r3, [r2, #0]
 8009cee:	e01d      	b.n	8009d2c <HAL_RCC_OscConfig+0xb0>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	685b      	ldr	r3, [r3, #4]
 8009cf4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009cf8:	d10c      	bne.n	8009d14 <HAL_RCC_OscConfig+0x98>
 8009cfa:	4b8b      	ldr	r3, [pc, #556]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a8a      	ldr	r2, [pc, #552]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009d00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009d04:	6013      	str	r3, [r2, #0]
 8009d06:	4b88      	ldr	r3, [pc, #544]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	4a87      	ldr	r2, [pc, #540]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009d0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d10:	6013      	str	r3, [r2, #0]
 8009d12:	e00b      	b.n	8009d2c <HAL_RCC_OscConfig+0xb0>
 8009d14:	4b84      	ldr	r3, [pc, #528]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	4a83      	ldr	r2, [pc, #524]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009d1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009d1e:	6013      	str	r3, [r2, #0]
 8009d20:	4b81      	ldr	r3, [pc, #516]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	4a80      	ldr	r2, [pc, #512]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009d26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009d2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	685b      	ldr	r3, [r3, #4]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d013      	beq.n	8009d5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d34:	f7fa fd1a 	bl	800476c <HAL_GetTick>
 8009d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009d3a:	e008      	b.n	8009d4e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009d3c:	f7fa fd16 	bl	800476c <HAL_GetTick>
 8009d40:	4602      	mov	r2, r0
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	1ad3      	subs	r3, r2, r3
 8009d46:	2b64      	cmp	r3, #100	; 0x64
 8009d48:	d901      	bls.n	8009d4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009d4a:	2303      	movs	r3, #3
 8009d4c:	e1fb      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009d4e:	4b76      	ldr	r3, [pc, #472]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d0f0      	beq.n	8009d3c <HAL_RCC_OscConfig+0xc0>
 8009d5a:	e014      	b.n	8009d86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d5c:	f7fa fd06 	bl	800476c <HAL_GetTick>
 8009d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009d62:	e008      	b.n	8009d76 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009d64:	f7fa fd02 	bl	800476c <HAL_GetTick>
 8009d68:	4602      	mov	r2, r0
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	1ad3      	subs	r3, r2, r3
 8009d6e:	2b64      	cmp	r3, #100	; 0x64
 8009d70:	d901      	bls.n	8009d76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009d72:	2303      	movs	r3, #3
 8009d74:	e1e7      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009d76:	4b6c      	ldr	r3, [pc, #432]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d1f0      	bne.n	8009d64 <HAL_RCC_OscConfig+0xe8>
 8009d82:	e000      	b.n	8009d86 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f003 0302 	and.w	r3, r3, #2
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d063      	beq.n	8009e5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009d92:	4b65      	ldr	r3, [pc, #404]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	f003 030c 	and.w	r3, r3, #12
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d00b      	beq.n	8009db6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009d9e:	4b62      	ldr	r3, [pc, #392]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009da0:	689b      	ldr	r3, [r3, #8]
 8009da2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009da6:	2b08      	cmp	r3, #8
 8009da8:	d11c      	bne.n	8009de4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009daa:	4b5f      	ldr	r3, [pc, #380]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009dac:	685b      	ldr	r3, [r3, #4]
 8009dae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d116      	bne.n	8009de4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009db6:	4b5c      	ldr	r3, [pc, #368]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f003 0302 	and.w	r3, r3, #2
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d005      	beq.n	8009dce <HAL_RCC_OscConfig+0x152>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	68db      	ldr	r3, [r3, #12]
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d001      	beq.n	8009dce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009dca:	2301      	movs	r3, #1
 8009dcc:	e1bb      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009dce:	4b56      	ldr	r3, [pc, #344]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	691b      	ldr	r3, [r3, #16]
 8009dda:	00db      	lsls	r3, r3, #3
 8009ddc:	4952      	ldr	r1, [pc, #328]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009dde:	4313      	orrs	r3, r2
 8009de0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009de2:	e03a      	b.n	8009e5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	68db      	ldr	r3, [r3, #12]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d020      	beq.n	8009e2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009dec:	4b4f      	ldr	r3, [pc, #316]	; (8009f2c <HAL_RCC_OscConfig+0x2b0>)
 8009dee:	2201      	movs	r2, #1
 8009df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009df2:	f7fa fcbb 	bl	800476c <HAL_GetTick>
 8009df6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009df8:	e008      	b.n	8009e0c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009dfa:	f7fa fcb7 	bl	800476c <HAL_GetTick>
 8009dfe:	4602      	mov	r2, r0
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	1ad3      	subs	r3, r2, r3
 8009e04:	2b02      	cmp	r3, #2
 8009e06:	d901      	bls.n	8009e0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009e08:	2303      	movs	r3, #3
 8009e0a:	e19c      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e0c:	4b46      	ldr	r3, [pc, #280]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	f003 0302 	and.w	r3, r3, #2
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d0f0      	beq.n	8009dfa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e18:	4b43      	ldr	r3, [pc, #268]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	691b      	ldr	r3, [r3, #16]
 8009e24:	00db      	lsls	r3, r3, #3
 8009e26:	4940      	ldr	r1, [pc, #256]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009e28:	4313      	orrs	r3, r2
 8009e2a:	600b      	str	r3, [r1, #0]
 8009e2c:	e015      	b.n	8009e5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009e2e:	4b3f      	ldr	r3, [pc, #252]	; (8009f2c <HAL_RCC_OscConfig+0x2b0>)
 8009e30:	2200      	movs	r2, #0
 8009e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e34:	f7fa fc9a 	bl	800476c <HAL_GetTick>
 8009e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009e3a:	e008      	b.n	8009e4e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009e3c:	f7fa fc96 	bl	800476c <HAL_GetTick>
 8009e40:	4602      	mov	r2, r0
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	1ad3      	subs	r3, r2, r3
 8009e46:	2b02      	cmp	r3, #2
 8009e48:	d901      	bls.n	8009e4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009e4a:	2303      	movs	r3, #3
 8009e4c:	e17b      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009e4e:	4b36      	ldr	r3, [pc, #216]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	f003 0302 	and.w	r3, r3, #2
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d1f0      	bne.n	8009e3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f003 0308 	and.w	r3, r3, #8
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d030      	beq.n	8009ec8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	695b      	ldr	r3, [r3, #20]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d016      	beq.n	8009e9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009e6e:	4b30      	ldr	r3, [pc, #192]	; (8009f30 <HAL_RCC_OscConfig+0x2b4>)
 8009e70:	2201      	movs	r2, #1
 8009e72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e74:	f7fa fc7a 	bl	800476c <HAL_GetTick>
 8009e78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009e7a:	e008      	b.n	8009e8e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009e7c:	f7fa fc76 	bl	800476c <HAL_GetTick>
 8009e80:	4602      	mov	r2, r0
 8009e82:	693b      	ldr	r3, [r7, #16]
 8009e84:	1ad3      	subs	r3, r2, r3
 8009e86:	2b02      	cmp	r3, #2
 8009e88:	d901      	bls.n	8009e8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009e8a:	2303      	movs	r3, #3
 8009e8c:	e15b      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009e8e:	4b26      	ldr	r3, [pc, #152]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009e90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e92:	f003 0302 	and.w	r3, r3, #2
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d0f0      	beq.n	8009e7c <HAL_RCC_OscConfig+0x200>
 8009e9a:	e015      	b.n	8009ec8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009e9c:	4b24      	ldr	r3, [pc, #144]	; (8009f30 <HAL_RCC_OscConfig+0x2b4>)
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009ea2:	f7fa fc63 	bl	800476c <HAL_GetTick>
 8009ea6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009ea8:	e008      	b.n	8009ebc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009eaa:	f7fa fc5f 	bl	800476c <HAL_GetTick>
 8009eae:	4602      	mov	r2, r0
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	1ad3      	subs	r3, r2, r3
 8009eb4:	2b02      	cmp	r3, #2
 8009eb6:	d901      	bls.n	8009ebc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009eb8:	2303      	movs	r3, #3
 8009eba:	e144      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009ebc:	4b1a      	ldr	r3, [pc, #104]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009ebe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009ec0:	f003 0302 	and.w	r3, r3, #2
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d1f0      	bne.n	8009eaa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f003 0304 	and.w	r3, r3, #4
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	f000 80a0 	beq.w	800a016 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009eda:	4b13      	ldr	r3, [pc, #76]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d10f      	bne.n	8009f06 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	60bb      	str	r3, [r7, #8]
 8009eea:	4b0f      	ldr	r3, [pc, #60]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eee:	4a0e      	ldr	r2, [pc, #56]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009ef0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009ef4:	6413      	str	r3, [r2, #64]	; 0x40
 8009ef6:	4b0c      	ldr	r3, [pc, #48]	; (8009f28 <HAL_RCC_OscConfig+0x2ac>)
 8009ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009efe:	60bb      	str	r3, [r7, #8]
 8009f00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009f02:	2301      	movs	r3, #1
 8009f04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009f06:	4b0b      	ldr	r3, [pc, #44]	; (8009f34 <HAL_RCC_OscConfig+0x2b8>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d121      	bne.n	8009f56 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009f12:	4b08      	ldr	r3, [pc, #32]	; (8009f34 <HAL_RCC_OscConfig+0x2b8>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a07      	ldr	r2, [pc, #28]	; (8009f34 <HAL_RCC_OscConfig+0x2b8>)
 8009f18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009f1e:	f7fa fc25 	bl	800476c <HAL_GetTick>
 8009f22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009f24:	e011      	b.n	8009f4a <HAL_RCC_OscConfig+0x2ce>
 8009f26:	bf00      	nop
 8009f28:	40023800 	.word	0x40023800
 8009f2c:	42470000 	.word	0x42470000
 8009f30:	42470e80 	.word	0x42470e80
 8009f34:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f38:	f7fa fc18 	bl	800476c <HAL_GetTick>
 8009f3c:	4602      	mov	r2, r0
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	1ad3      	subs	r3, r2, r3
 8009f42:	2b02      	cmp	r3, #2
 8009f44:	d901      	bls.n	8009f4a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009f46:	2303      	movs	r3, #3
 8009f48:	e0fd      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009f4a:	4b81      	ldr	r3, [pc, #516]	; (800a150 <HAL_RCC_OscConfig+0x4d4>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d0f0      	beq.n	8009f38 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	689b      	ldr	r3, [r3, #8]
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d106      	bne.n	8009f6c <HAL_RCC_OscConfig+0x2f0>
 8009f5e:	4b7d      	ldr	r3, [pc, #500]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 8009f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f62:	4a7c      	ldr	r2, [pc, #496]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 8009f64:	f043 0301 	orr.w	r3, r3, #1
 8009f68:	6713      	str	r3, [r2, #112]	; 0x70
 8009f6a:	e01c      	b.n	8009fa6 <HAL_RCC_OscConfig+0x32a>
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	689b      	ldr	r3, [r3, #8]
 8009f70:	2b05      	cmp	r3, #5
 8009f72:	d10c      	bne.n	8009f8e <HAL_RCC_OscConfig+0x312>
 8009f74:	4b77      	ldr	r3, [pc, #476]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 8009f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f78:	4a76      	ldr	r2, [pc, #472]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 8009f7a:	f043 0304 	orr.w	r3, r3, #4
 8009f7e:	6713      	str	r3, [r2, #112]	; 0x70
 8009f80:	4b74      	ldr	r3, [pc, #464]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 8009f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f84:	4a73      	ldr	r2, [pc, #460]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 8009f86:	f043 0301 	orr.w	r3, r3, #1
 8009f8a:	6713      	str	r3, [r2, #112]	; 0x70
 8009f8c:	e00b      	b.n	8009fa6 <HAL_RCC_OscConfig+0x32a>
 8009f8e:	4b71      	ldr	r3, [pc, #452]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 8009f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f92:	4a70      	ldr	r2, [pc, #448]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 8009f94:	f023 0301 	bic.w	r3, r3, #1
 8009f98:	6713      	str	r3, [r2, #112]	; 0x70
 8009f9a:	4b6e      	ldr	r3, [pc, #440]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 8009f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f9e:	4a6d      	ldr	r2, [pc, #436]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 8009fa0:	f023 0304 	bic.w	r3, r3, #4
 8009fa4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	689b      	ldr	r3, [r3, #8]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d015      	beq.n	8009fda <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009fae:	f7fa fbdd 	bl	800476c <HAL_GetTick>
 8009fb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009fb4:	e00a      	b.n	8009fcc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009fb6:	f7fa fbd9 	bl	800476c <HAL_GetTick>
 8009fba:	4602      	mov	r2, r0
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	1ad3      	subs	r3, r2, r3
 8009fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d901      	bls.n	8009fcc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009fc8:	2303      	movs	r3, #3
 8009fca:	e0bc      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009fcc:	4b61      	ldr	r3, [pc, #388]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 8009fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fd0:	f003 0302 	and.w	r3, r3, #2
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d0ee      	beq.n	8009fb6 <HAL_RCC_OscConfig+0x33a>
 8009fd8:	e014      	b.n	800a004 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009fda:	f7fa fbc7 	bl	800476c <HAL_GetTick>
 8009fde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009fe0:	e00a      	b.n	8009ff8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009fe2:	f7fa fbc3 	bl	800476c <HAL_GetTick>
 8009fe6:	4602      	mov	r2, r0
 8009fe8:	693b      	ldr	r3, [r7, #16]
 8009fea:	1ad3      	subs	r3, r2, r3
 8009fec:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d901      	bls.n	8009ff8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009ff4:	2303      	movs	r3, #3
 8009ff6:	e0a6      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009ff8:	4b56      	ldr	r3, [pc, #344]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 8009ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ffc:	f003 0302 	and.w	r3, r3, #2
 800a000:	2b00      	cmp	r3, #0
 800a002:	d1ee      	bne.n	8009fe2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a004:	7dfb      	ldrb	r3, [r7, #23]
 800a006:	2b01      	cmp	r3, #1
 800a008:	d105      	bne.n	800a016 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a00a:	4b52      	ldr	r3, [pc, #328]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 800a00c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a00e:	4a51      	ldr	r2, [pc, #324]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 800a010:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a014:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	699b      	ldr	r3, [r3, #24]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	f000 8092 	beq.w	800a144 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a020:	4b4c      	ldr	r3, [pc, #304]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 800a022:	689b      	ldr	r3, [r3, #8]
 800a024:	f003 030c 	and.w	r3, r3, #12
 800a028:	2b08      	cmp	r3, #8
 800a02a:	d05c      	beq.n	800a0e6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	699b      	ldr	r3, [r3, #24]
 800a030:	2b02      	cmp	r3, #2
 800a032:	d141      	bne.n	800a0b8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a034:	4b48      	ldr	r3, [pc, #288]	; (800a158 <HAL_RCC_OscConfig+0x4dc>)
 800a036:	2200      	movs	r2, #0
 800a038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a03a:	f7fa fb97 	bl	800476c <HAL_GetTick>
 800a03e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a040:	e008      	b.n	800a054 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a042:	f7fa fb93 	bl	800476c <HAL_GetTick>
 800a046:	4602      	mov	r2, r0
 800a048:	693b      	ldr	r3, [r7, #16]
 800a04a:	1ad3      	subs	r3, r2, r3
 800a04c:	2b02      	cmp	r3, #2
 800a04e:	d901      	bls.n	800a054 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800a050:	2303      	movs	r3, #3
 800a052:	e078      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a054:	4b3f      	ldr	r3, [pc, #252]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d1f0      	bne.n	800a042 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	69da      	ldr	r2, [r3, #28]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	6a1b      	ldr	r3, [r3, #32]
 800a068:	431a      	orrs	r2, r3
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a06e:	019b      	lsls	r3, r3, #6
 800a070:	431a      	orrs	r2, r3
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a076:	085b      	lsrs	r3, r3, #1
 800a078:	3b01      	subs	r3, #1
 800a07a:	041b      	lsls	r3, r3, #16
 800a07c:	431a      	orrs	r2, r3
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a082:	061b      	lsls	r3, r3, #24
 800a084:	4933      	ldr	r1, [pc, #204]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 800a086:	4313      	orrs	r3, r2
 800a088:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a08a:	4b33      	ldr	r3, [pc, #204]	; (800a158 <HAL_RCC_OscConfig+0x4dc>)
 800a08c:	2201      	movs	r2, #1
 800a08e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a090:	f7fa fb6c 	bl	800476c <HAL_GetTick>
 800a094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a096:	e008      	b.n	800a0aa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a098:	f7fa fb68 	bl	800476c <HAL_GetTick>
 800a09c:	4602      	mov	r2, r0
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	1ad3      	subs	r3, r2, r3
 800a0a2:	2b02      	cmp	r3, #2
 800a0a4:	d901      	bls.n	800a0aa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800a0a6:	2303      	movs	r3, #3
 800a0a8:	e04d      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a0aa:	4b2a      	ldr	r3, [pc, #168]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d0f0      	beq.n	800a098 <HAL_RCC_OscConfig+0x41c>
 800a0b6:	e045      	b.n	800a144 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a0b8:	4b27      	ldr	r3, [pc, #156]	; (800a158 <HAL_RCC_OscConfig+0x4dc>)
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a0be:	f7fa fb55 	bl	800476c <HAL_GetTick>
 800a0c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a0c4:	e008      	b.n	800a0d8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a0c6:	f7fa fb51 	bl	800476c <HAL_GetTick>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	1ad3      	subs	r3, r2, r3
 800a0d0:	2b02      	cmp	r3, #2
 800a0d2:	d901      	bls.n	800a0d8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800a0d4:	2303      	movs	r3, #3
 800a0d6:	e036      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a0d8:	4b1e      	ldr	r3, [pc, #120]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d1f0      	bne.n	800a0c6 <HAL_RCC_OscConfig+0x44a>
 800a0e4:	e02e      	b.n	800a144 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	699b      	ldr	r3, [r3, #24]
 800a0ea:	2b01      	cmp	r3, #1
 800a0ec:	d101      	bne.n	800a0f2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	e029      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a0f2:	4b18      	ldr	r3, [pc, #96]	; (800a154 <HAL_RCC_OscConfig+0x4d8>)
 800a0f4:	685b      	ldr	r3, [r3, #4]
 800a0f6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	69db      	ldr	r3, [r3, #28]
 800a102:	429a      	cmp	r2, r3
 800a104:	d11c      	bne.n	800a140 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a110:	429a      	cmp	r2, r3
 800a112:	d115      	bne.n	800a140 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a114:	68fa      	ldr	r2, [r7, #12]
 800a116:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a11a:	4013      	ands	r3, r2
 800a11c:	687a      	ldr	r2, [r7, #4]
 800a11e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a120:	4293      	cmp	r3, r2
 800a122:	d10d      	bne.n	800a140 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a12e:	429a      	cmp	r2, r3
 800a130:	d106      	bne.n	800a140 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a13c:	429a      	cmp	r2, r3
 800a13e:	d001      	beq.n	800a144 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800a140:	2301      	movs	r3, #1
 800a142:	e000      	b.n	800a146 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800a144:	2300      	movs	r3, #0
}
 800a146:	4618      	mov	r0, r3
 800a148:	3718      	adds	r7, #24
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}
 800a14e:	bf00      	nop
 800a150:	40007000 	.word	0x40007000
 800a154:	40023800 	.word	0x40023800
 800a158:	42470060 	.word	0x42470060

0800a15c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b084      	sub	sp, #16
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
 800a164:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d101      	bne.n	800a170 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a16c:	2301      	movs	r3, #1
 800a16e:	e0cc      	b.n	800a30a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a170:	4b68      	ldr	r3, [pc, #416]	; (800a314 <HAL_RCC_ClockConfig+0x1b8>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f003 030f 	and.w	r3, r3, #15
 800a178:	683a      	ldr	r2, [r7, #0]
 800a17a:	429a      	cmp	r2, r3
 800a17c:	d90c      	bls.n	800a198 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a17e:	4b65      	ldr	r3, [pc, #404]	; (800a314 <HAL_RCC_ClockConfig+0x1b8>)
 800a180:	683a      	ldr	r2, [r7, #0]
 800a182:	b2d2      	uxtb	r2, r2
 800a184:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a186:	4b63      	ldr	r3, [pc, #396]	; (800a314 <HAL_RCC_ClockConfig+0x1b8>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f003 030f 	and.w	r3, r3, #15
 800a18e:	683a      	ldr	r2, [r7, #0]
 800a190:	429a      	cmp	r2, r3
 800a192:	d001      	beq.n	800a198 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a194:	2301      	movs	r3, #1
 800a196:	e0b8      	b.n	800a30a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f003 0302 	and.w	r3, r3, #2
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d020      	beq.n	800a1e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f003 0304 	and.w	r3, r3, #4
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d005      	beq.n	800a1bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a1b0:	4b59      	ldr	r3, [pc, #356]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a1b2:	689b      	ldr	r3, [r3, #8]
 800a1b4:	4a58      	ldr	r2, [pc, #352]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a1b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a1ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f003 0308 	and.w	r3, r3, #8
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d005      	beq.n	800a1d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a1c8:	4b53      	ldr	r3, [pc, #332]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a1ca:	689b      	ldr	r3, [r3, #8]
 800a1cc:	4a52      	ldr	r2, [pc, #328]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a1ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a1d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a1d4:	4b50      	ldr	r3, [pc, #320]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	689b      	ldr	r3, [r3, #8]
 800a1e0:	494d      	ldr	r1, [pc, #308]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a1e2:	4313      	orrs	r3, r2
 800a1e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f003 0301 	and.w	r3, r3, #1
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d044      	beq.n	800a27c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	2b01      	cmp	r3, #1
 800a1f8:	d107      	bne.n	800a20a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a1fa:	4b47      	ldr	r3, [pc, #284]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a202:	2b00      	cmp	r3, #0
 800a204:	d119      	bne.n	800a23a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a206:	2301      	movs	r3, #1
 800a208:	e07f      	b.n	800a30a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	685b      	ldr	r3, [r3, #4]
 800a20e:	2b02      	cmp	r3, #2
 800a210:	d003      	beq.n	800a21a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a216:	2b03      	cmp	r3, #3
 800a218:	d107      	bne.n	800a22a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a21a:	4b3f      	ldr	r3, [pc, #252]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a222:	2b00      	cmp	r3, #0
 800a224:	d109      	bne.n	800a23a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a226:	2301      	movs	r3, #1
 800a228:	e06f      	b.n	800a30a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a22a:	4b3b      	ldr	r3, [pc, #236]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f003 0302 	and.w	r3, r3, #2
 800a232:	2b00      	cmp	r3, #0
 800a234:	d101      	bne.n	800a23a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a236:	2301      	movs	r3, #1
 800a238:	e067      	b.n	800a30a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a23a:	4b37      	ldr	r3, [pc, #220]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a23c:	689b      	ldr	r3, [r3, #8]
 800a23e:	f023 0203 	bic.w	r2, r3, #3
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	685b      	ldr	r3, [r3, #4]
 800a246:	4934      	ldr	r1, [pc, #208]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a248:	4313      	orrs	r3, r2
 800a24a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a24c:	f7fa fa8e 	bl	800476c <HAL_GetTick>
 800a250:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a252:	e00a      	b.n	800a26a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a254:	f7fa fa8a 	bl	800476c <HAL_GetTick>
 800a258:	4602      	mov	r2, r0
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	1ad3      	subs	r3, r2, r3
 800a25e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a262:	4293      	cmp	r3, r2
 800a264:	d901      	bls.n	800a26a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a266:	2303      	movs	r3, #3
 800a268:	e04f      	b.n	800a30a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a26a:	4b2b      	ldr	r3, [pc, #172]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a26c:	689b      	ldr	r3, [r3, #8]
 800a26e:	f003 020c 	and.w	r2, r3, #12
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	685b      	ldr	r3, [r3, #4]
 800a276:	009b      	lsls	r3, r3, #2
 800a278:	429a      	cmp	r2, r3
 800a27a:	d1eb      	bne.n	800a254 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a27c:	4b25      	ldr	r3, [pc, #148]	; (800a314 <HAL_RCC_ClockConfig+0x1b8>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f003 030f 	and.w	r3, r3, #15
 800a284:	683a      	ldr	r2, [r7, #0]
 800a286:	429a      	cmp	r2, r3
 800a288:	d20c      	bcs.n	800a2a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a28a:	4b22      	ldr	r3, [pc, #136]	; (800a314 <HAL_RCC_ClockConfig+0x1b8>)
 800a28c:	683a      	ldr	r2, [r7, #0]
 800a28e:	b2d2      	uxtb	r2, r2
 800a290:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a292:	4b20      	ldr	r3, [pc, #128]	; (800a314 <HAL_RCC_ClockConfig+0x1b8>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f003 030f 	and.w	r3, r3, #15
 800a29a:	683a      	ldr	r2, [r7, #0]
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d001      	beq.n	800a2a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	e032      	b.n	800a30a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f003 0304 	and.w	r3, r3, #4
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d008      	beq.n	800a2c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a2b0:	4b19      	ldr	r3, [pc, #100]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	68db      	ldr	r3, [r3, #12]
 800a2bc:	4916      	ldr	r1, [pc, #88]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a2be:	4313      	orrs	r3, r2
 800a2c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f003 0308 	and.w	r3, r3, #8
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d009      	beq.n	800a2e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a2ce:	4b12      	ldr	r3, [pc, #72]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a2d0:	689b      	ldr	r3, [r3, #8]
 800a2d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	691b      	ldr	r3, [r3, #16]
 800a2da:	00db      	lsls	r3, r3, #3
 800a2dc:	490e      	ldr	r1, [pc, #56]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a2de:	4313      	orrs	r3, r2
 800a2e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a2e2:	f000 f82d 	bl	800a340 <HAL_RCC_GetSysClockFreq>
 800a2e6:	4601      	mov	r1, r0
 800a2e8:	4b0b      	ldr	r3, [pc, #44]	; (800a318 <HAL_RCC_ClockConfig+0x1bc>)
 800a2ea:	689b      	ldr	r3, [r3, #8]
 800a2ec:	091b      	lsrs	r3, r3, #4
 800a2ee:	f003 030f 	and.w	r3, r3, #15
 800a2f2:	4a0a      	ldr	r2, [pc, #40]	; (800a31c <HAL_RCC_ClockConfig+0x1c0>)
 800a2f4:	5cd3      	ldrb	r3, [r2, r3]
 800a2f6:	fa21 f303 	lsr.w	r3, r1, r3
 800a2fa:	4a09      	ldr	r2, [pc, #36]	; (800a320 <HAL_RCC_ClockConfig+0x1c4>)
 800a2fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a2fe:	4b09      	ldr	r3, [pc, #36]	; (800a324 <HAL_RCC_ClockConfig+0x1c8>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	4618      	mov	r0, r3
 800a304:	f7fa f9ee 	bl	80046e4 <HAL_InitTick>

  return HAL_OK;
 800a308:	2300      	movs	r3, #0
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3710      	adds	r7, #16
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}
 800a312:	bf00      	nop
 800a314:	40023c00 	.word	0x40023c00
 800a318:	40023800 	.word	0x40023800
 800a31c:	08012f7c 	.word	0x08012f7c
 800a320:	2000006c 	.word	0x2000006c
 800a324:	20000070 	.word	0x20000070

0800a328 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800a328:	b480      	push	{r7}
 800a32a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800a32c:	4b03      	ldr	r3, [pc, #12]	; (800a33c <HAL_RCC_EnableCSS+0x14>)
 800a32e:	2201      	movs	r2, #1
 800a330:	601a      	str	r2, [r3, #0]
}
 800a332:	bf00      	nop
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr
 800a33c:	4247004c 	.word	0x4247004c

0800a340 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a340:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a342:	b085      	sub	sp, #20
 800a344:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a346:	2300      	movs	r3, #0
 800a348:	607b      	str	r3, [r7, #4]
 800a34a:	2300      	movs	r3, #0
 800a34c:	60fb      	str	r3, [r7, #12]
 800a34e:	2300      	movs	r3, #0
 800a350:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a352:	2300      	movs	r3, #0
 800a354:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a356:	4b50      	ldr	r3, [pc, #320]	; (800a498 <HAL_RCC_GetSysClockFreq+0x158>)
 800a358:	689b      	ldr	r3, [r3, #8]
 800a35a:	f003 030c 	and.w	r3, r3, #12
 800a35e:	2b04      	cmp	r3, #4
 800a360:	d007      	beq.n	800a372 <HAL_RCC_GetSysClockFreq+0x32>
 800a362:	2b08      	cmp	r3, #8
 800a364:	d008      	beq.n	800a378 <HAL_RCC_GetSysClockFreq+0x38>
 800a366:	2b00      	cmp	r3, #0
 800a368:	f040 808d 	bne.w	800a486 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a36c:	4b4b      	ldr	r3, [pc, #300]	; (800a49c <HAL_RCC_GetSysClockFreq+0x15c>)
 800a36e:	60bb      	str	r3, [r7, #8]
       break;
 800a370:	e08c      	b.n	800a48c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a372:	4b4b      	ldr	r3, [pc, #300]	; (800a4a0 <HAL_RCC_GetSysClockFreq+0x160>)
 800a374:	60bb      	str	r3, [r7, #8]
      break;
 800a376:	e089      	b.n	800a48c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a378:	4b47      	ldr	r3, [pc, #284]	; (800a498 <HAL_RCC_GetSysClockFreq+0x158>)
 800a37a:	685b      	ldr	r3, [r3, #4]
 800a37c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a380:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a382:	4b45      	ldr	r3, [pc, #276]	; (800a498 <HAL_RCC_GetSysClockFreq+0x158>)
 800a384:	685b      	ldr	r3, [r3, #4]
 800a386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d023      	beq.n	800a3d6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a38e:	4b42      	ldr	r3, [pc, #264]	; (800a498 <HAL_RCC_GetSysClockFreq+0x158>)
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	099b      	lsrs	r3, r3, #6
 800a394:	f04f 0400 	mov.w	r4, #0
 800a398:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a39c:	f04f 0200 	mov.w	r2, #0
 800a3a0:	ea03 0501 	and.w	r5, r3, r1
 800a3a4:	ea04 0602 	and.w	r6, r4, r2
 800a3a8:	4a3d      	ldr	r2, [pc, #244]	; (800a4a0 <HAL_RCC_GetSysClockFreq+0x160>)
 800a3aa:	fb02 f106 	mul.w	r1, r2, r6
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	fb02 f205 	mul.w	r2, r2, r5
 800a3b4:	440a      	add	r2, r1
 800a3b6:	493a      	ldr	r1, [pc, #232]	; (800a4a0 <HAL_RCC_GetSysClockFreq+0x160>)
 800a3b8:	fba5 0101 	umull	r0, r1, r5, r1
 800a3bc:	1853      	adds	r3, r2, r1
 800a3be:	4619      	mov	r1, r3
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f04f 0400 	mov.w	r4, #0
 800a3c6:	461a      	mov	r2, r3
 800a3c8:	4623      	mov	r3, r4
 800a3ca:	f7f6 fb47 	bl	8000a5c <__aeabi_uldivmod>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	460c      	mov	r4, r1
 800a3d2:	60fb      	str	r3, [r7, #12]
 800a3d4:	e049      	b.n	800a46a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a3d6:	4b30      	ldr	r3, [pc, #192]	; (800a498 <HAL_RCC_GetSysClockFreq+0x158>)
 800a3d8:	685b      	ldr	r3, [r3, #4]
 800a3da:	099b      	lsrs	r3, r3, #6
 800a3dc:	f04f 0400 	mov.w	r4, #0
 800a3e0:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a3e4:	f04f 0200 	mov.w	r2, #0
 800a3e8:	ea03 0501 	and.w	r5, r3, r1
 800a3ec:	ea04 0602 	and.w	r6, r4, r2
 800a3f0:	4629      	mov	r1, r5
 800a3f2:	4632      	mov	r2, r6
 800a3f4:	f04f 0300 	mov.w	r3, #0
 800a3f8:	f04f 0400 	mov.w	r4, #0
 800a3fc:	0154      	lsls	r4, r2, #5
 800a3fe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a402:	014b      	lsls	r3, r1, #5
 800a404:	4619      	mov	r1, r3
 800a406:	4622      	mov	r2, r4
 800a408:	1b49      	subs	r1, r1, r5
 800a40a:	eb62 0206 	sbc.w	r2, r2, r6
 800a40e:	f04f 0300 	mov.w	r3, #0
 800a412:	f04f 0400 	mov.w	r4, #0
 800a416:	0194      	lsls	r4, r2, #6
 800a418:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a41c:	018b      	lsls	r3, r1, #6
 800a41e:	1a5b      	subs	r3, r3, r1
 800a420:	eb64 0402 	sbc.w	r4, r4, r2
 800a424:	f04f 0100 	mov.w	r1, #0
 800a428:	f04f 0200 	mov.w	r2, #0
 800a42c:	00e2      	lsls	r2, r4, #3
 800a42e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a432:	00d9      	lsls	r1, r3, #3
 800a434:	460b      	mov	r3, r1
 800a436:	4614      	mov	r4, r2
 800a438:	195b      	adds	r3, r3, r5
 800a43a:	eb44 0406 	adc.w	r4, r4, r6
 800a43e:	f04f 0100 	mov.w	r1, #0
 800a442:	f04f 0200 	mov.w	r2, #0
 800a446:	02a2      	lsls	r2, r4, #10
 800a448:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a44c:	0299      	lsls	r1, r3, #10
 800a44e:	460b      	mov	r3, r1
 800a450:	4614      	mov	r4, r2
 800a452:	4618      	mov	r0, r3
 800a454:	4621      	mov	r1, r4
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	f04f 0400 	mov.w	r4, #0
 800a45c:	461a      	mov	r2, r3
 800a45e:	4623      	mov	r3, r4
 800a460:	f7f6 fafc 	bl	8000a5c <__aeabi_uldivmod>
 800a464:	4603      	mov	r3, r0
 800a466:	460c      	mov	r4, r1
 800a468:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a46a:	4b0b      	ldr	r3, [pc, #44]	; (800a498 <HAL_RCC_GetSysClockFreq+0x158>)
 800a46c:	685b      	ldr	r3, [r3, #4]
 800a46e:	0c1b      	lsrs	r3, r3, #16
 800a470:	f003 0303 	and.w	r3, r3, #3
 800a474:	3301      	adds	r3, #1
 800a476:	005b      	lsls	r3, r3, #1
 800a478:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a47a:	68fa      	ldr	r2, [r7, #12]
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a482:	60bb      	str	r3, [r7, #8]
      break;
 800a484:	e002      	b.n	800a48c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a486:	4b05      	ldr	r3, [pc, #20]	; (800a49c <HAL_RCC_GetSysClockFreq+0x15c>)
 800a488:	60bb      	str	r3, [r7, #8]
      break;
 800a48a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a48c:	68bb      	ldr	r3, [r7, #8]
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3714      	adds	r7, #20
 800a492:	46bd      	mov	sp, r7
 800a494:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a496:	bf00      	nop
 800a498:	40023800 	.word	0x40023800
 800a49c:	00f42400 	.word	0x00f42400
 800a4a0:	017d7840 	.word	0x017d7840

0800a4a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a4a8:	4b03      	ldr	r3, [pc, #12]	; (800a4b8 <HAL_RCC_GetHCLKFreq+0x14>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b4:	4770      	bx	lr
 800a4b6:	bf00      	nop
 800a4b8:	2000006c 	.word	0x2000006c

0800a4bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a4c0:	f7ff fff0 	bl	800a4a4 <HAL_RCC_GetHCLKFreq>
 800a4c4:	4601      	mov	r1, r0
 800a4c6:	4b05      	ldr	r3, [pc, #20]	; (800a4dc <HAL_RCC_GetPCLK1Freq+0x20>)
 800a4c8:	689b      	ldr	r3, [r3, #8]
 800a4ca:	0a9b      	lsrs	r3, r3, #10
 800a4cc:	f003 0307 	and.w	r3, r3, #7
 800a4d0:	4a03      	ldr	r2, [pc, #12]	; (800a4e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a4d2:	5cd3      	ldrb	r3, [r2, r3]
 800a4d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	bd80      	pop	{r7, pc}
 800a4dc:	40023800 	.word	0x40023800
 800a4e0:	08012f8c 	.word	0x08012f8c

0800a4e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a4e8:	f7ff ffdc 	bl	800a4a4 <HAL_RCC_GetHCLKFreq>
 800a4ec:	4601      	mov	r1, r0
 800a4ee:	4b05      	ldr	r3, [pc, #20]	; (800a504 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a4f0:	689b      	ldr	r3, [r3, #8]
 800a4f2:	0b5b      	lsrs	r3, r3, #13
 800a4f4:	f003 0307 	and.w	r3, r3, #7
 800a4f8:	4a03      	ldr	r2, [pc, #12]	; (800a508 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a4fa:	5cd3      	ldrb	r3, [r2, r3]
 800a4fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a500:	4618      	mov	r0, r3
 800a502:	bd80      	pop	{r7, pc}
 800a504:	40023800 	.word	0x40023800
 800a508:	08012f8c 	.word	0x08012f8c

0800a50c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800a510:	4b06      	ldr	r3, [pc, #24]	; (800a52c <HAL_RCC_NMI_IRQHandler+0x20>)
 800a512:	68db      	ldr	r3, [r3, #12]
 800a514:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a518:	2b80      	cmp	r3, #128	; 0x80
 800a51a:	d104      	bne.n	800a526 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800a51c:	f000 f80a 	bl	800a534 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800a520:	4b03      	ldr	r3, [pc, #12]	; (800a530 <HAL_RCC_NMI_IRQHandler+0x24>)
 800a522:	2280      	movs	r2, #128	; 0x80
 800a524:	701a      	strb	r2, [r3, #0]
  }
}
 800a526:	bf00      	nop
 800a528:	bd80      	pop	{r7, pc}
 800a52a:	bf00      	nop
 800a52c:	40023800 	.word	0x40023800
 800a530:	4002380e 	.word	0x4002380e

0800a534 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800a534:	b480      	push	{r7}
 800a536:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800a538:	bf00      	nop
 800a53a:	46bd      	mov	sp, r7
 800a53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a540:	4770      	bx	lr
	...

0800a544 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b086      	sub	sp, #24
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a54c:	2300      	movs	r3, #0
 800a54e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a550:	2300      	movs	r3, #0
 800a552:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f003 0301 	and.w	r3, r3, #1
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d105      	bne.n	800a56c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d035      	beq.n	800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a56c:	4b62      	ldr	r3, [pc, #392]	; (800a6f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a56e:	2200      	movs	r2, #0
 800a570:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a572:	f7fa f8fb 	bl	800476c <HAL_GetTick>
 800a576:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a578:	e008      	b.n	800a58c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a57a:	f7fa f8f7 	bl	800476c <HAL_GetTick>
 800a57e:	4602      	mov	r2, r0
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	1ad3      	subs	r3, r2, r3
 800a584:	2b02      	cmp	r3, #2
 800a586:	d901      	bls.n	800a58c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a588:	2303      	movs	r3, #3
 800a58a:	e0b0      	b.n	800a6ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a58c:	4b5b      	ldr	r3, [pc, #364]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a594:	2b00      	cmp	r3, #0
 800a596:	d1f0      	bne.n	800a57a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	019a      	lsls	r2, r3, #6
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	689b      	ldr	r3, [r3, #8]
 800a5a2:	071b      	lsls	r3, r3, #28
 800a5a4:	4955      	ldr	r1, [pc, #340]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a5ac:	4b52      	ldr	r3, [pc, #328]	; (800a6f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a5b2:	f7fa f8db 	bl	800476c <HAL_GetTick>
 800a5b6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a5b8:	e008      	b.n	800a5cc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a5ba:	f7fa f8d7 	bl	800476c <HAL_GetTick>
 800a5be:	4602      	mov	r2, r0
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	1ad3      	subs	r3, r2, r3
 800a5c4:	2b02      	cmp	r3, #2
 800a5c6:	d901      	bls.n	800a5cc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a5c8:	2303      	movs	r3, #3
 800a5ca:	e090      	b.n	800a6ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a5cc:	4b4b      	ldr	r3, [pc, #300]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d0f0      	beq.n	800a5ba <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f003 0302 	and.w	r3, r3, #2
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	f000 8083 	beq.w	800a6ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	60fb      	str	r3, [r7, #12]
 800a5ea:	4b44      	ldr	r3, [pc, #272]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a5ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5ee:	4a43      	ldr	r2, [pc, #268]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a5f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a5f4:	6413      	str	r3, [r2, #64]	; 0x40
 800a5f6:	4b41      	ldr	r3, [pc, #260]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a5f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a5fe:	60fb      	str	r3, [r7, #12]
 800a600:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a602:	4b3f      	ldr	r3, [pc, #252]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	4a3e      	ldr	r2, [pc, #248]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a608:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a60c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a60e:	f7fa f8ad 	bl	800476c <HAL_GetTick>
 800a612:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a614:	e008      	b.n	800a628 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a616:	f7fa f8a9 	bl	800476c <HAL_GetTick>
 800a61a:	4602      	mov	r2, r0
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	1ad3      	subs	r3, r2, r3
 800a620:	2b02      	cmp	r3, #2
 800a622:	d901      	bls.n	800a628 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a624:	2303      	movs	r3, #3
 800a626:	e062      	b.n	800a6ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a628:	4b35      	ldr	r3, [pc, #212]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a630:	2b00      	cmp	r3, #0
 800a632:	d0f0      	beq.n	800a616 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a634:	4b31      	ldr	r3, [pc, #196]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a636:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a638:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a63c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a63e:	693b      	ldr	r3, [r7, #16]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d02f      	beq.n	800a6a4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	68db      	ldr	r3, [r3, #12]
 800a648:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a64c:	693a      	ldr	r2, [r7, #16]
 800a64e:	429a      	cmp	r2, r3
 800a650:	d028      	beq.n	800a6a4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a652:	4b2a      	ldr	r3, [pc, #168]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a656:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a65a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a65c:	4b29      	ldr	r3, [pc, #164]	; (800a704 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a65e:	2201      	movs	r2, #1
 800a660:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a662:	4b28      	ldr	r3, [pc, #160]	; (800a704 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a664:	2200      	movs	r2, #0
 800a666:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a668:	4a24      	ldr	r2, [pc, #144]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a66e:	4b23      	ldr	r3, [pc, #140]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a672:	f003 0301 	and.w	r3, r3, #1
 800a676:	2b01      	cmp	r3, #1
 800a678:	d114      	bne.n	800a6a4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a67a:	f7fa f877 	bl	800476c <HAL_GetTick>
 800a67e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a680:	e00a      	b.n	800a698 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a682:	f7fa f873 	bl	800476c <HAL_GetTick>
 800a686:	4602      	mov	r2, r0
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	1ad3      	subs	r3, r2, r3
 800a68c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a690:	4293      	cmp	r3, r2
 800a692:	d901      	bls.n	800a698 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800a694:	2303      	movs	r3, #3
 800a696:	e02a      	b.n	800a6ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a698:	4b18      	ldr	r3, [pc, #96]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a69a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a69c:	f003 0302 	and.w	r3, r3, #2
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d0ee      	beq.n	800a682 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	68db      	ldr	r3, [r3, #12]
 800a6a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a6ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a6b0:	d10d      	bne.n	800a6ce <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800a6b2:	4b12      	ldr	r3, [pc, #72]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a6b4:	689b      	ldr	r3, [r3, #8]
 800a6b6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	68db      	ldr	r3, [r3, #12]
 800a6be:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a6c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a6c6:	490d      	ldr	r1, [pc, #52]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a6c8:	4313      	orrs	r3, r2
 800a6ca:	608b      	str	r3, [r1, #8]
 800a6cc:	e005      	b.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a6ce:	4b0b      	ldr	r3, [pc, #44]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a6d0:	689b      	ldr	r3, [r3, #8]
 800a6d2:	4a0a      	ldr	r2, [pc, #40]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a6d4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a6d8:	6093      	str	r3, [r2, #8]
 800a6da:	4b08      	ldr	r3, [pc, #32]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a6dc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	68db      	ldr	r3, [r3, #12]
 800a6e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a6e6:	4905      	ldr	r1, [pc, #20]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a6e8:	4313      	orrs	r3, r2
 800a6ea:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800a6ec:	2300      	movs	r3, #0
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3718      	adds	r7, #24
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}
 800a6f6:	bf00      	nop
 800a6f8:	42470068 	.word	0x42470068
 800a6fc:	40023800 	.word	0x40023800
 800a700:	40007000 	.word	0x40007000
 800a704:	42470e40 	.word	0x42470e40

0800a708 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b082      	sub	sp, #8
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d101      	bne.n	800a71a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800a716:	2301      	movs	r3, #1
 800a718:	e083      	b.n	800a822 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	7f5b      	ldrb	r3, [r3, #29]
 800a71e:	b2db      	uxtb	r3, r3
 800a720:	2b00      	cmp	r3, #0
 800a722:	d105      	bne.n	800a730 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2200      	movs	r2, #0
 800a728:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f7f9 fb82 	bl	8003e34 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2202      	movs	r2, #2
 800a734:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	22ca      	movs	r2, #202	; 0xca
 800a73c:	625a      	str	r2, [r3, #36]	; 0x24
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	2253      	movs	r2, #83	; 0x53
 800a744:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f000 f9fb 	bl	800ab42 <RTC_EnterInitMode>
 800a74c:	4603      	mov	r3, r0
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d008      	beq.n	800a764 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	22ff      	movs	r2, #255	; 0xff
 800a758:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	2204      	movs	r2, #4
 800a75e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800a760:	2301      	movs	r3, #1
 800a762:	e05e      	b.n	800a822 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	689b      	ldr	r3, [r3, #8]
 800a76a:	687a      	ldr	r2, [r7, #4]
 800a76c:	6812      	ldr	r2, [r2, #0]
 800a76e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a772:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a776:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	6899      	ldr	r1, [r3, #8]
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	685a      	ldr	r2, [r3, #4]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	691b      	ldr	r3, [r3, #16]
 800a786:	431a      	orrs	r2, r3
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	695b      	ldr	r3, [r3, #20]
 800a78c:	431a      	orrs	r2, r3
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	430a      	orrs	r2, r1
 800a794:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	687a      	ldr	r2, [r7, #4]
 800a79c:	68d2      	ldr	r2, [r2, #12]
 800a79e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	6919      	ldr	r1, [r3, #16]
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	041a      	lsls	r2, r3, #16
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	430a      	orrs	r2, r1
 800a7b2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	68da      	ldr	r2, [r3, #12]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a7c2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	689b      	ldr	r3, [r3, #8]
 800a7ca:	f003 0320 	and.w	r3, r3, #32
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d10e      	bne.n	800a7f0 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 f98d 	bl	800aaf2 <HAL_RTC_WaitForSynchro>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d008      	beq.n	800a7f0 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	22ff      	movs	r2, #255	; 0xff
 800a7e4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	2204      	movs	r2, #4
 800a7ea:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	e018      	b.n	800a822 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a7fe:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	699a      	ldr	r2, [r3, #24]
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	430a      	orrs	r2, r1
 800a810:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	22ff      	movs	r2, #255	; 0xff
 800a818:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2201      	movs	r2, #1
 800a81e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a820:	2300      	movs	r3, #0
  }
}
 800a822:	4618      	mov	r0, r3
 800a824:	3708      	adds	r7, #8
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}

0800a82a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a82a:	b590      	push	{r4, r7, lr}
 800a82c:	b087      	sub	sp, #28
 800a82e:	af00      	add	r7, sp, #0
 800a830:	60f8      	str	r0, [r7, #12]
 800a832:	60b9      	str	r1, [r7, #8]
 800a834:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a836:	2300      	movs	r3, #0
 800a838:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	7f1b      	ldrb	r3, [r3, #28]
 800a83e:	2b01      	cmp	r3, #1
 800a840:	d101      	bne.n	800a846 <HAL_RTC_SetTime+0x1c>
 800a842:	2302      	movs	r3, #2
 800a844:	e0aa      	b.n	800a99c <HAL_RTC_SetTime+0x172>
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2201      	movs	r2, #1
 800a84a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	2202      	movs	r2, #2
 800a850:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d126      	bne.n	800a8a6 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	689b      	ldr	r3, [r3, #8]
 800a85e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a862:	2b00      	cmp	r3, #0
 800a864:	d102      	bne.n	800a86c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	2200      	movs	r2, #0
 800a86a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	781b      	ldrb	r3, [r3, #0]
 800a870:	4618      	mov	r0, r3
 800a872:	f000 f992 	bl	800ab9a <RTC_ByteToBcd2>
 800a876:	4603      	mov	r3, r0
 800a878:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	785b      	ldrb	r3, [r3, #1]
 800a87e:	4618      	mov	r0, r3
 800a880:	f000 f98b 	bl	800ab9a <RTC_ByteToBcd2>
 800a884:	4603      	mov	r3, r0
 800a886:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a888:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800a88a:	68bb      	ldr	r3, [r7, #8]
 800a88c:	789b      	ldrb	r3, [r3, #2]
 800a88e:	4618      	mov	r0, r3
 800a890:	f000 f983 	bl	800ab9a <RTC_ByteToBcd2>
 800a894:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a896:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	78db      	ldrb	r3, [r3, #3]
 800a89e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a8a0:	4313      	orrs	r3, r2
 800a8a2:	617b      	str	r3, [r7, #20]
 800a8a4:	e018      	b.n	800a8d8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	689b      	ldr	r3, [r3, #8]
 800a8ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d102      	bne.n	800a8ba <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	781b      	ldrb	r3, [r3, #0]
 800a8be:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	785b      	ldrb	r3, [r3, #1]
 800a8c4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a8c6:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800a8c8:	68ba      	ldr	r2, [r7, #8]
 800a8ca:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a8cc:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	78db      	ldrb	r3, [r3, #3]
 800a8d2:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a8d4:	4313      	orrs	r3, r2
 800a8d6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	22ca      	movs	r2, #202	; 0xca
 800a8de:	625a      	str	r2, [r3, #36]	; 0x24
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	2253      	movs	r2, #83	; 0x53
 800a8e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a8e8:	68f8      	ldr	r0, [r7, #12]
 800a8ea:	f000 f92a 	bl	800ab42 <RTC_EnterInitMode>
 800a8ee:	4603      	mov	r3, r0
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d00b      	beq.n	800a90c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	22ff      	movs	r2, #255	; 0xff
 800a8fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	2204      	movs	r2, #4
 800a900:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	2200      	movs	r2, #0
 800a906:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a908:	2301      	movs	r3, #1
 800a90a:	e047      	b.n	800a99c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	681a      	ldr	r2, [r3, #0]
 800a910:	697b      	ldr	r3, [r7, #20]
 800a912:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a916:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a91a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	689a      	ldr	r2, [r3, #8]
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a92a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	6899      	ldr	r1, [r3, #8]
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	68da      	ldr	r2, [r3, #12]
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	691b      	ldr	r3, [r3, #16]
 800a93a:	431a      	orrs	r2, r3
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	430a      	orrs	r2, r1
 800a942:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	68da      	ldr	r2, [r3, #12]
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a952:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	689b      	ldr	r3, [r3, #8]
 800a95a:	f003 0320 	and.w	r3, r3, #32
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d111      	bne.n	800a986 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a962:	68f8      	ldr	r0, [r7, #12]
 800a964:	f000 f8c5 	bl	800aaf2 <HAL_RTC_WaitForSynchro>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d00b      	beq.n	800a986 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	22ff      	movs	r2, #255	; 0xff
 800a974:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	2204      	movs	r2, #4
 800a97a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2200      	movs	r2, #0
 800a980:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a982:	2301      	movs	r3, #1
 800a984:	e00a      	b.n	800a99c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	22ff      	movs	r2, #255	; 0xff
 800a98c:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	2201      	movs	r2, #1
 800a992:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	2200      	movs	r2, #0
 800a998:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800a99a:	2300      	movs	r3, #0
  }
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	371c      	adds	r7, #28
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd90      	pop	{r4, r7, pc}

0800a9a4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a9a4:	b590      	push	{r4, r7, lr}
 800a9a6:	b087      	sub	sp, #28
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	60f8      	str	r0, [r7, #12]
 800a9ac:	60b9      	str	r1, [r7, #8]
 800a9ae:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	7f1b      	ldrb	r3, [r3, #28]
 800a9b8:	2b01      	cmp	r3, #1
 800a9ba:	d101      	bne.n	800a9c0 <HAL_RTC_SetDate+0x1c>
 800a9bc:	2302      	movs	r3, #2
 800a9be:	e094      	b.n	800aaea <HAL_RTC_SetDate+0x146>
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	2201      	movs	r2, #1
 800a9c4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	2202      	movs	r2, #2
 800a9ca:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d10e      	bne.n	800a9f0 <HAL_RTC_SetDate+0x4c>
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	785b      	ldrb	r3, [r3, #1]
 800a9d6:	f003 0310 	and.w	r3, r3, #16
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d008      	beq.n	800a9f0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	785b      	ldrb	r3, [r3, #1]
 800a9e2:	f023 0310 	bic.w	r3, r3, #16
 800a9e6:	b2db      	uxtb	r3, r3
 800a9e8:	330a      	adds	r3, #10
 800a9ea:	b2da      	uxtb	r2, r3
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d11c      	bne.n	800aa30 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	78db      	ldrb	r3, [r3, #3]
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	f000 f8cd 	bl	800ab9a <RTC_ByteToBcd2>
 800aa00:	4603      	mov	r3, r0
 800aa02:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	785b      	ldrb	r3, [r3, #1]
 800aa08:	4618      	mov	r0, r3
 800aa0a:	f000 f8c6 	bl	800ab9a <RTC_ByteToBcd2>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800aa12:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	789b      	ldrb	r3, [r3, #2]
 800aa18:	4618      	mov	r0, r3
 800aa1a:	f000 f8be 	bl	800ab9a <RTC_ByteToBcd2>
 800aa1e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800aa20:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	781b      	ldrb	r3, [r3, #0]
 800aa28:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800aa2a:	4313      	orrs	r3, r2
 800aa2c:	617b      	str	r3, [r7, #20]
 800aa2e:	e00e      	b.n	800aa4e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	78db      	ldrb	r3, [r3, #3]
 800aa34:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	785b      	ldrb	r3, [r3, #1]
 800aa3a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800aa3c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800aa3e:	68ba      	ldr	r2, [r7, #8]
 800aa40:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800aa42:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800aa4a:	4313      	orrs	r3, r2
 800aa4c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	22ca      	movs	r2, #202	; 0xca
 800aa54:	625a      	str	r2, [r3, #36]	; 0x24
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	2253      	movs	r2, #83	; 0x53
 800aa5c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800aa5e:	68f8      	ldr	r0, [r7, #12]
 800aa60:	f000 f86f 	bl	800ab42 <RTC_EnterInitMode>
 800aa64:	4603      	mov	r3, r0
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d00b      	beq.n	800aa82 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	22ff      	movs	r2, #255	; 0xff
 800aa70:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	2204      	movs	r2, #4
 800aa76:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800aa7e:	2301      	movs	r3, #1
 800aa80:	e033      	b.n	800aaea <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	697b      	ldr	r3, [r7, #20]
 800aa88:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800aa8c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800aa90:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	68da      	ldr	r2, [r3, #12]
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800aaa0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	689b      	ldr	r3, [r3, #8]
 800aaa8:	f003 0320 	and.w	r3, r3, #32
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d111      	bne.n	800aad4 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800aab0:	68f8      	ldr	r0, [r7, #12]
 800aab2:	f000 f81e 	bl	800aaf2 <HAL_RTC_WaitForSynchro>
 800aab6:	4603      	mov	r3, r0
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d00b      	beq.n	800aad4 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	22ff      	movs	r2, #255	; 0xff
 800aac2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2204      	movs	r2, #4
 800aac8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	2200      	movs	r2, #0
 800aace:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800aad0:	2301      	movs	r3, #1
 800aad2:	e00a      	b.n	800aaea <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	22ff      	movs	r2, #255	; 0xff
 800aada:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	2201      	movs	r2, #1
 800aae0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	2200      	movs	r2, #0
 800aae6:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800aae8:	2300      	movs	r3, #0
  }
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	371c      	adds	r7, #28
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd90      	pop	{r4, r7, pc}

0800aaf2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800aaf2:	b580      	push	{r7, lr}
 800aaf4:	b084      	sub	sp, #16
 800aaf6:	af00      	add	r7, sp, #0
 800aaf8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800aafa:	2300      	movs	r3, #0
 800aafc:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	68da      	ldr	r2, [r3, #12]
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ab0c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ab0e:	f7f9 fe2d 	bl	800476c <HAL_GetTick>
 800ab12:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800ab14:	e009      	b.n	800ab2a <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ab16:	f7f9 fe29 	bl	800476c <HAL_GetTick>
 800ab1a:	4602      	mov	r2, r0
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	1ad3      	subs	r3, r2, r3
 800ab20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ab24:	d901      	bls.n	800ab2a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800ab26:	2303      	movs	r3, #3
 800ab28:	e007      	b.n	800ab3a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	68db      	ldr	r3, [r3, #12]
 800ab30:	f003 0320 	and.w	r3, r3, #32
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d0ee      	beq.n	800ab16 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800ab38:	2300      	movs	r3, #0
}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	3710      	adds	r7, #16
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}

0800ab42 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800ab42:	b580      	push	{r7, lr}
 800ab44:	b084      	sub	sp, #16
 800ab46:	af00      	add	r7, sp, #0
 800ab48:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	68db      	ldr	r3, [r3, #12]
 800ab54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d119      	bne.n	800ab90 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f04f 32ff 	mov.w	r2, #4294967295
 800ab64:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ab66:	f7f9 fe01 	bl	800476c <HAL_GetTick>
 800ab6a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ab6c:	e009      	b.n	800ab82 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ab6e:	f7f9 fdfd 	bl	800476c <HAL_GetTick>
 800ab72:	4602      	mov	r2, r0
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	1ad3      	subs	r3, r2, r3
 800ab78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ab7c:	d901      	bls.n	800ab82 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800ab7e:	2303      	movs	r3, #3
 800ab80:	e007      	b.n	800ab92 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	68db      	ldr	r3, [r3, #12]
 800ab88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d0ee      	beq.n	800ab6e <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800ab90:	2300      	movs	r3, #0
}
 800ab92:	4618      	mov	r0, r3
 800ab94:	3710      	adds	r7, #16
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}

0800ab9a <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800ab9a:	b480      	push	{r7}
 800ab9c:	b085      	sub	sp, #20
 800ab9e:	af00      	add	r7, sp, #0
 800aba0:	4603      	mov	r3, r0
 800aba2:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800aba4:	2300      	movs	r3, #0
 800aba6:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800aba8:	e005      	b.n	800abb6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	3301      	adds	r3, #1
 800abae:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800abb0:	79fb      	ldrb	r3, [r7, #7]
 800abb2:	3b0a      	subs	r3, #10
 800abb4:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800abb6:	79fb      	ldrb	r3, [r7, #7]
 800abb8:	2b09      	cmp	r3, #9
 800abba:	d8f6      	bhi.n	800abaa <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	b2db      	uxtb	r3, r3
 800abc0:	011b      	lsls	r3, r3, #4
 800abc2:	b2da      	uxtb	r2, r3
 800abc4:	79fb      	ldrb	r3, [r7, #7]
 800abc6:	4313      	orrs	r3, r2
 800abc8:	b2db      	uxtb	r3, r3
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3714      	adds	r7, #20
 800abce:	46bd      	mov	sp, r7
 800abd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd4:	4770      	bx	lr

0800abd6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800abd6:	b580      	push	{r7, lr}
 800abd8:	b082      	sub	sp, #8
 800abda:	af00      	add	r7, sp, #0
 800abdc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d101      	bne.n	800abe8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800abe4:	2301      	movs	r3, #1
 800abe6:	e056      	b.n	800ac96 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2200      	movs	r2, #0
 800abec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800abf4:	b2db      	uxtb	r3, r3
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d106      	bne.n	800ac08 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	2200      	movs	r2, #0
 800abfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f7f9 f92c 	bl	8003e60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2202      	movs	r2, #2
 800ac0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	681a      	ldr	r2, [r3, #0]
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	685a      	ldr	r2, [r3, #4]
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	689b      	ldr	r3, [r3, #8]
 800ac28:	431a      	orrs	r2, r3
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	68db      	ldr	r3, [r3, #12]
 800ac2e:	431a      	orrs	r2, r3
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	691b      	ldr	r3, [r3, #16]
 800ac34:	431a      	orrs	r2, r3
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	695b      	ldr	r3, [r3, #20]
 800ac3a:	431a      	orrs	r2, r3
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	699b      	ldr	r3, [r3, #24]
 800ac40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ac44:	431a      	orrs	r2, r3
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	69db      	ldr	r3, [r3, #28]
 800ac4a:	431a      	orrs	r2, r3
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	6a1b      	ldr	r3, [r3, #32]
 800ac50:	ea42 0103 	orr.w	r1, r2, r3
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	430a      	orrs	r2, r1
 800ac5e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	699b      	ldr	r3, [r3, #24]
 800ac64:	0c1b      	lsrs	r3, r3, #16
 800ac66:	f003 0104 	and.w	r1, r3, #4
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	430a      	orrs	r2, r1
 800ac74:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	69da      	ldr	r2, [r3, #28]
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ac84:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2200      	movs	r2, #0
 800ac8a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2201      	movs	r2, #1
 800ac90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800ac94:	2300      	movs	r3, #0
}
 800ac96:	4618      	mov	r0, r3
 800ac98:	3708      	adds	r7, #8
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	bd80      	pop	{r7, pc}

0800ac9e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ac9e:	b580      	push	{r7, lr}
 800aca0:	b088      	sub	sp, #32
 800aca2:	af00      	add	r7, sp, #0
 800aca4:	60f8      	str	r0, [r7, #12]
 800aca6:	60b9      	str	r1, [r7, #8]
 800aca8:	603b      	str	r3, [r7, #0]
 800acaa:	4613      	mov	r3, r2
 800acac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800acae:	2300      	movs	r3, #0
 800acb0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800acb8:	2b01      	cmp	r3, #1
 800acba:	d101      	bne.n	800acc0 <HAL_SPI_Transmit+0x22>
 800acbc:	2302      	movs	r3, #2
 800acbe:	e11e      	b.n	800aefe <HAL_SPI_Transmit+0x260>
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	2201      	movs	r2, #1
 800acc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800acc8:	f7f9 fd50 	bl	800476c <HAL_GetTick>
 800accc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800acce:	88fb      	ldrh	r3, [r7, #6]
 800acd0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800acd8:	b2db      	uxtb	r3, r3
 800acda:	2b01      	cmp	r3, #1
 800acdc:	d002      	beq.n	800ace4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800acde:	2302      	movs	r3, #2
 800ace0:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ace2:	e103      	b.n	800aeec <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d002      	beq.n	800acf0 <HAL_SPI_Transmit+0x52>
 800acea:	88fb      	ldrh	r3, [r7, #6]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d102      	bne.n	800acf6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800acf0:	2301      	movs	r3, #1
 800acf2:	77fb      	strb	r3, [r7, #31]
    goto error;
 800acf4:	e0fa      	b.n	800aeec <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	2203      	movs	r2, #3
 800acfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	2200      	movs	r2, #0
 800ad02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	68ba      	ldr	r2, [r7, #8]
 800ad08:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	88fa      	ldrh	r2, [r7, #6]
 800ad0e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	88fa      	ldrh	r2, [r7, #6]
 800ad14:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	2200      	movs	r2, #0
 800ad1a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	2200      	movs	r2, #0
 800ad20:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2200      	movs	r2, #0
 800ad26:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	2200      	movs	r2, #0
 800ad32:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	689b      	ldr	r3, [r3, #8]
 800ad38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ad3c:	d107      	bne.n	800ad4e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	681a      	ldr	r2, [r3, #0]
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ad4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad58:	2b40      	cmp	r3, #64	; 0x40
 800ad5a:	d007      	beq.n	800ad6c <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	681a      	ldr	r2, [r3, #0]
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ad6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	68db      	ldr	r3, [r3, #12]
 800ad70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ad74:	d14b      	bne.n	800ae0e <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	685b      	ldr	r3, [r3, #4]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d002      	beq.n	800ad84 <HAL_SPI_Transmit+0xe6>
 800ad7e:	8afb      	ldrh	r3, [r7, #22]
 800ad80:	2b01      	cmp	r3, #1
 800ad82:	d13e      	bne.n	800ae02 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad88:	881a      	ldrh	r2, [r3, #0]
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad94:	1c9a      	adds	r2, r3, #2
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	3b01      	subs	r3, #1
 800ada2:	b29a      	uxth	r2, r3
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ada8:	e02b      	b.n	800ae02 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	689b      	ldr	r3, [r3, #8]
 800adb0:	f003 0302 	and.w	r3, r3, #2
 800adb4:	2b02      	cmp	r3, #2
 800adb6:	d112      	bne.n	800adde <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adbc:	881a      	ldrh	r2, [r3, #0]
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adc8:	1c9a      	adds	r2, r3, #2
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800add2:	b29b      	uxth	r3, r3
 800add4:	3b01      	subs	r3, #1
 800add6:	b29a      	uxth	r2, r3
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	86da      	strh	r2, [r3, #54]	; 0x36
 800addc:	e011      	b.n	800ae02 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800adde:	f7f9 fcc5 	bl	800476c <HAL_GetTick>
 800ade2:	4602      	mov	r2, r0
 800ade4:	69bb      	ldr	r3, [r7, #24]
 800ade6:	1ad3      	subs	r3, r2, r3
 800ade8:	683a      	ldr	r2, [r7, #0]
 800adea:	429a      	cmp	r2, r3
 800adec:	d803      	bhi.n	800adf6 <HAL_SPI_Transmit+0x158>
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adf4:	d102      	bne.n	800adfc <HAL_SPI_Transmit+0x15e>
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d102      	bne.n	800ae02 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800adfc:	2303      	movs	r3, #3
 800adfe:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ae00:	e074      	b.n	800aeec <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae06:	b29b      	uxth	r3, r3
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d1ce      	bne.n	800adaa <HAL_SPI_Transmit+0x10c>
 800ae0c:	e04c      	b.n	800aea8 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d002      	beq.n	800ae1c <HAL_SPI_Transmit+0x17e>
 800ae16:	8afb      	ldrh	r3, [r7, #22]
 800ae18:	2b01      	cmp	r3, #1
 800ae1a:	d140      	bne.n	800ae9e <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	330c      	adds	r3, #12
 800ae26:	7812      	ldrb	r2, [r2, #0]
 800ae28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae2e:	1c5a      	adds	r2, r3, #1
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae38:	b29b      	uxth	r3, r3
 800ae3a:	3b01      	subs	r3, #1
 800ae3c:	b29a      	uxth	r2, r3
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800ae42:	e02c      	b.n	800ae9e <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	689b      	ldr	r3, [r3, #8]
 800ae4a:	f003 0302 	and.w	r3, r3, #2
 800ae4e:	2b02      	cmp	r3, #2
 800ae50:	d113      	bne.n	800ae7a <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	330c      	adds	r3, #12
 800ae5c:	7812      	ldrb	r2, [r2, #0]
 800ae5e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae64:	1c5a      	adds	r2, r3, #1
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae6e:	b29b      	uxth	r3, r3
 800ae70:	3b01      	subs	r3, #1
 800ae72:	b29a      	uxth	r2, r3
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	86da      	strh	r2, [r3, #54]	; 0x36
 800ae78:	e011      	b.n	800ae9e <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ae7a:	f7f9 fc77 	bl	800476c <HAL_GetTick>
 800ae7e:	4602      	mov	r2, r0
 800ae80:	69bb      	ldr	r3, [r7, #24]
 800ae82:	1ad3      	subs	r3, r2, r3
 800ae84:	683a      	ldr	r2, [r7, #0]
 800ae86:	429a      	cmp	r2, r3
 800ae88:	d803      	bhi.n	800ae92 <HAL_SPI_Transmit+0x1f4>
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae90:	d102      	bne.n	800ae98 <HAL_SPI_Transmit+0x1fa>
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d102      	bne.n	800ae9e <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800ae98:	2303      	movs	r3, #3
 800ae9a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ae9c:	e026      	b.n	800aeec <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aea2:	b29b      	uxth	r3, r3
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d1cd      	bne.n	800ae44 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aea8:	69ba      	ldr	r2, [r7, #24]
 800aeaa:	6839      	ldr	r1, [r7, #0]
 800aeac:	68f8      	ldr	r0, [r7, #12]
 800aeae:	f000 ffdb 	bl	800be68 <SPI_EndRxTxTransaction>
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d002      	beq.n	800aebe <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	2220      	movs	r2, #32
 800aebc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	689b      	ldr	r3, [r3, #8]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d10a      	bne.n	800aedc <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aec6:	2300      	movs	r3, #0
 800aec8:	613b      	str	r3, [r7, #16]
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	68db      	ldr	r3, [r3, #12]
 800aed0:	613b      	str	r3, [r7, #16]
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	689b      	ldr	r3, [r3, #8]
 800aed8:	613b      	str	r3, [r7, #16]
 800aeda:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d002      	beq.n	800aeea <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800aee4:	2301      	movs	r3, #1
 800aee6:	77fb      	strb	r3, [r7, #31]
 800aee8:	e000      	b.n	800aeec <HAL_SPI_Transmit+0x24e>
  }

error:
 800aeea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	2201      	movs	r2, #1
 800aef0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	2200      	movs	r2, #0
 800aef8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800aefc:	7ffb      	ldrb	r3, [r7, #31]
}
 800aefe:	4618      	mov	r0, r3
 800af00:	3720      	adds	r7, #32
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}

0800af06 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800af06:	b580      	push	{r7, lr}
 800af08:	b088      	sub	sp, #32
 800af0a:	af02      	add	r7, sp, #8
 800af0c:	60f8      	str	r0, [r7, #12]
 800af0e:	60b9      	str	r1, [r7, #8]
 800af10:	603b      	str	r3, [r7, #0]
 800af12:	4613      	mov	r3, r2
 800af14:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800af16:	2300      	movs	r3, #0
 800af18:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	685b      	ldr	r3, [r3, #4]
 800af1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800af22:	d112      	bne.n	800af4a <HAL_SPI_Receive+0x44>
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	689b      	ldr	r3, [r3, #8]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d10e      	bne.n	800af4a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	2204      	movs	r2, #4
 800af30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800af34:	88fa      	ldrh	r2, [r7, #6]
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	9300      	str	r3, [sp, #0]
 800af3a:	4613      	mov	r3, r2
 800af3c:	68ba      	ldr	r2, [r7, #8]
 800af3e:	68b9      	ldr	r1, [r7, #8]
 800af40:	68f8      	ldr	r0, [r7, #12]
 800af42:	f000 f8e9 	bl	800b118 <HAL_SPI_TransmitReceive>
 800af46:	4603      	mov	r3, r0
 800af48:	e0e2      	b.n	800b110 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800af50:	2b01      	cmp	r3, #1
 800af52:	d101      	bne.n	800af58 <HAL_SPI_Receive+0x52>
 800af54:	2302      	movs	r3, #2
 800af56:	e0db      	b.n	800b110 <HAL_SPI_Receive+0x20a>
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	2201      	movs	r2, #1
 800af5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800af60:	f7f9 fc04 	bl	800476c <HAL_GetTick>
 800af64:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	2b01      	cmp	r3, #1
 800af70:	d002      	beq.n	800af78 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800af72:	2302      	movs	r3, #2
 800af74:	75fb      	strb	r3, [r7, #23]
    goto error;
 800af76:	e0c2      	b.n	800b0fe <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d002      	beq.n	800af84 <HAL_SPI_Receive+0x7e>
 800af7e:	88fb      	ldrh	r3, [r7, #6]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d102      	bne.n	800af8a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800af84:	2301      	movs	r3, #1
 800af86:	75fb      	strb	r3, [r7, #23]
    goto error;
 800af88:	e0b9      	b.n	800b0fe <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	2204      	movs	r2, #4
 800af8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	2200      	movs	r2, #0
 800af96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	68ba      	ldr	r2, [r7, #8]
 800af9c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	88fa      	ldrh	r2, [r7, #6]
 800afa2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	88fa      	ldrh	r2, [r7, #6]
 800afa8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	2200      	movs	r2, #0
 800afae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	2200      	movs	r2, #0
 800afb4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	2200      	movs	r2, #0
 800afba:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	2200      	movs	r2, #0
 800afc0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	2200      	movs	r2, #0
 800afc6:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	689b      	ldr	r3, [r3, #8]
 800afcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800afd0:	d107      	bne.n	800afe2 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	681a      	ldr	r2, [r3, #0]
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800afe0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afec:	2b40      	cmp	r3, #64	; 0x40
 800afee:	d007      	beq.n	800b000 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	681a      	ldr	r2, [r3, #0]
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800affe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	68db      	ldr	r3, [r3, #12]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d162      	bne.n	800b0ce <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b008:	e02e      	b.n	800b068 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	689b      	ldr	r3, [r3, #8]
 800b010:	f003 0301 	and.w	r3, r3, #1
 800b014:	2b01      	cmp	r3, #1
 800b016:	d115      	bne.n	800b044 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f103 020c 	add.w	r2, r3, #12
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b024:	7812      	ldrb	r2, [r2, #0]
 800b026:	b2d2      	uxtb	r2, r2
 800b028:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b02e:	1c5a      	adds	r2, r3, #1
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b038:	b29b      	uxth	r3, r3
 800b03a:	3b01      	subs	r3, #1
 800b03c:	b29a      	uxth	r2, r3
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b042:	e011      	b.n	800b068 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b044:	f7f9 fb92 	bl	800476c <HAL_GetTick>
 800b048:	4602      	mov	r2, r0
 800b04a:	693b      	ldr	r3, [r7, #16]
 800b04c:	1ad3      	subs	r3, r2, r3
 800b04e:	683a      	ldr	r2, [r7, #0]
 800b050:	429a      	cmp	r2, r3
 800b052:	d803      	bhi.n	800b05c <HAL_SPI_Receive+0x156>
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b05a:	d102      	bne.n	800b062 <HAL_SPI_Receive+0x15c>
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d102      	bne.n	800b068 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800b062:	2303      	movs	r3, #3
 800b064:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b066:	e04a      	b.n	800b0fe <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b06c:	b29b      	uxth	r3, r3
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d1cb      	bne.n	800b00a <HAL_SPI_Receive+0x104>
 800b072:	e031      	b.n	800b0d8 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	689b      	ldr	r3, [r3, #8]
 800b07a:	f003 0301 	and.w	r3, r3, #1
 800b07e:	2b01      	cmp	r3, #1
 800b080:	d113      	bne.n	800b0aa <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	68da      	ldr	r2, [r3, #12]
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b08c:	b292      	uxth	r2, r2
 800b08e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b094:	1c9a      	adds	r2, r3, #2
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	3b01      	subs	r3, #1
 800b0a2:	b29a      	uxth	r2, r3
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b0a8:	e011      	b.n	800b0ce <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b0aa:	f7f9 fb5f 	bl	800476c <HAL_GetTick>
 800b0ae:	4602      	mov	r2, r0
 800b0b0:	693b      	ldr	r3, [r7, #16]
 800b0b2:	1ad3      	subs	r3, r2, r3
 800b0b4:	683a      	ldr	r2, [r7, #0]
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	d803      	bhi.n	800b0c2 <HAL_SPI_Receive+0x1bc>
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0c0:	d102      	bne.n	800b0c8 <HAL_SPI_Receive+0x1c2>
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d102      	bne.n	800b0ce <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800b0c8:	2303      	movs	r3, #3
 800b0ca:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b0cc:	e017      	b.n	800b0fe <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d1cd      	bne.n	800b074 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b0d8:	693a      	ldr	r2, [r7, #16]
 800b0da:	6839      	ldr	r1, [r7, #0]
 800b0dc:	68f8      	ldr	r0, [r7, #12]
 800b0de:	f000 fe5d 	bl	800bd9c <SPI_EndRxTransaction>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d002      	beq.n	800b0ee <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	2220      	movs	r2, #32
 800b0ec:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d002      	beq.n	800b0fc <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	75fb      	strb	r3, [r7, #23]
 800b0fa:	e000      	b.n	800b0fe <HAL_SPI_Receive+0x1f8>
  }

error :
 800b0fc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	2201      	movs	r2, #1
 800b102:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2200      	movs	r2, #0
 800b10a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b10e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b110:	4618      	mov	r0, r3
 800b112:	3718      	adds	r7, #24
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}

0800b118 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b08c      	sub	sp, #48	; 0x30
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	60f8      	str	r0, [r7, #12]
 800b120:	60b9      	str	r1, [r7, #8]
 800b122:	607a      	str	r2, [r7, #4]
 800b124:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b126:	2301      	movs	r3, #1
 800b128:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b12a:	2300      	movs	r3, #0
 800b12c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b136:	2b01      	cmp	r3, #1
 800b138:	d101      	bne.n	800b13e <HAL_SPI_TransmitReceive+0x26>
 800b13a:	2302      	movs	r3, #2
 800b13c:	e18a      	b.n	800b454 <HAL_SPI_TransmitReceive+0x33c>
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	2201      	movs	r2, #1
 800b142:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b146:	f7f9 fb11 	bl	800476c <HAL_GetTick>
 800b14a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b152:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	685b      	ldr	r3, [r3, #4]
 800b15a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800b15c:	887b      	ldrh	r3, [r7, #2]
 800b15e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b160:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b164:	2b01      	cmp	r3, #1
 800b166:	d00f      	beq.n	800b188 <HAL_SPI_TransmitReceive+0x70>
 800b168:	69fb      	ldr	r3, [r7, #28]
 800b16a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b16e:	d107      	bne.n	800b180 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	689b      	ldr	r3, [r3, #8]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d103      	bne.n	800b180 <HAL_SPI_TransmitReceive+0x68>
 800b178:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b17c:	2b04      	cmp	r3, #4
 800b17e:	d003      	beq.n	800b188 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800b180:	2302      	movs	r3, #2
 800b182:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b186:	e15b      	b.n	800b440 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d005      	beq.n	800b19a <HAL_SPI_TransmitReceive+0x82>
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d002      	beq.n	800b19a <HAL_SPI_TransmitReceive+0x82>
 800b194:	887b      	ldrh	r3, [r7, #2]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d103      	bne.n	800b1a2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800b19a:	2301      	movs	r3, #1
 800b19c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b1a0:	e14e      	b.n	800b440 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b1a8:	b2db      	uxtb	r3, r3
 800b1aa:	2b04      	cmp	r3, #4
 800b1ac:	d003      	beq.n	800b1b6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	2205      	movs	r2, #5
 800b1b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	687a      	ldr	r2, [r7, #4]
 800b1c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	887a      	ldrh	r2, [r7, #2]
 800b1c6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	887a      	ldrh	r2, [r7, #2]
 800b1cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	68ba      	ldr	r2, [r7, #8]
 800b1d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	887a      	ldrh	r2, [r7, #2]
 800b1d8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	887a      	ldrh	r2, [r7, #2]
 800b1de:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1f6:	2b40      	cmp	r3, #64	; 0x40
 800b1f8:	d007      	beq.n	800b20a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	681a      	ldr	r2, [r3, #0]
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b208:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	68db      	ldr	r3, [r3, #12]
 800b20e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b212:	d178      	bne.n	800b306 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	685b      	ldr	r3, [r3, #4]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d002      	beq.n	800b222 <HAL_SPI_TransmitReceive+0x10a>
 800b21c:	8b7b      	ldrh	r3, [r7, #26]
 800b21e:	2b01      	cmp	r3, #1
 800b220:	d166      	bne.n	800b2f0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b226:	881a      	ldrh	r2, [r3, #0]
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b232:	1c9a      	adds	r2, r3, #2
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b23c:	b29b      	uxth	r3, r3
 800b23e:	3b01      	subs	r3, #1
 800b240:	b29a      	uxth	r2, r3
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b246:	e053      	b.n	800b2f0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	689b      	ldr	r3, [r3, #8]
 800b24e:	f003 0302 	and.w	r3, r3, #2
 800b252:	2b02      	cmp	r3, #2
 800b254:	d11b      	bne.n	800b28e <HAL_SPI_TransmitReceive+0x176>
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b25a:	b29b      	uxth	r3, r3
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d016      	beq.n	800b28e <HAL_SPI_TransmitReceive+0x176>
 800b260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b262:	2b01      	cmp	r3, #1
 800b264:	d113      	bne.n	800b28e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b26a:	881a      	ldrh	r2, [r3, #0]
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b276:	1c9a      	adds	r2, r3, #2
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b280:	b29b      	uxth	r3, r3
 800b282:	3b01      	subs	r3, #1
 800b284:	b29a      	uxth	r2, r3
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b28a:	2300      	movs	r3, #0
 800b28c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	689b      	ldr	r3, [r3, #8]
 800b294:	f003 0301 	and.w	r3, r3, #1
 800b298:	2b01      	cmp	r3, #1
 800b29a:	d119      	bne.n	800b2d0 <HAL_SPI_TransmitReceive+0x1b8>
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b2a0:	b29b      	uxth	r3, r3
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d014      	beq.n	800b2d0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	68da      	ldr	r2, [r3, #12]
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2b0:	b292      	uxth	r2, r2
 800b2b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2b8:	1c9a      	adds	r2, r3, #2
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b2c2:	b29b      	uxth	r3, r3
 800b2c4:	3b01      	subs	r3, #1
 800b2c6:	b29a      	uxth	r2, r3
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b2d0:	f7f9 fa4c 	bl	800476c <HAL_GetTick>
 800b2d4:	4602      	mov	r2, r0
 800b2d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2d8:	1ad3      	subs	r3, r2, r3
 800b2da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b2dc:	429a      	cmp	r2, r3
 800b2de:	d807      	bhi.n	800b2f0 <HAL_SPI_TransmitReceive+0x1d8>
 800b2e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2e6:	d003      	beq.n	800b2f0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b2e8:	2303      	movs	r3, #3
 800b2ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b2ee:	e0a7      	b.n	800b440 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b2f4:	b29b      	uxth	r3, r3
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d1a6      	bne.n	800b248 <HAL_SPI_TransmitReceive+0x130>
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b2fe:	b29b      	uxth	r3, r3
 800b300:	2b00      	cmp	r3, #0
 800b302:	d1a1      	bne.n	800b248 <HAL_SPI_TransmitReceive+0x130>
 800b304:	e07c      	b.n	800b400 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d002      	beq.n	800b314 <HAL_SPI_TransmitReceive+0x1fc>
 800b30e:	8b7b      	ldrh	r3, [r7, #26]
 800b310:	2b01      	cmp	r3, #1
 800b312:	d16b      	bne.n	800b3ec <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	330c      	adds	r3, #12
 800b31e:	7812      	ldrb	r2, [r2, #0]
 800b320:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b326:	1c5a      	adds	r2, r3, #1
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b330:	b29b      	uxth	r3, r3
 800b332:	3b01      	subs	r3, #1
 800b334:	b29a      	uxth	r2, r3
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b33a:	e057      	b.n	800b3ec <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	689b      	ldr	r3, [r3, #8]
 800b342:	f003 0302 	and.w	r3, r3, #2
 800b346:	2b02      	cmp	r3, #2
 800b348:	d11c      	bne.n	800b384 <HAL_SPI_TransmitReceive+0x26c>
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b34e:	b29b      	uxth	r3, r3
 800b350:	2b00      	cmp	r3, #0
 800b352:	d017      	beq.n	800b384 <HAL_SPI_TransmitReceive+0x26c>
 800b354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b356:	2b01      	cmp	r3, #1
 800b358:	d114      	bne.n	800b384 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	330c      	adds	r3, #12
 800b364:	7812      	ldrb	r2, [r2, #0]
 800b366:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b36c:	1c5a      	adds	r2, r3, #1
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b376:	b29b      	uxth	r3, r3
 800b378:	3b01      	subs	r3, #1
 800b37a:	b29a      	uxth	r2, r3
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b380:	2300      	movs	r3, #0
 800b382:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	689b      	ldr	r3, [r3, #8]
 800b38a:	f003 0301 	and.w	r3, r3, #1
 800b38e:	2b01      	cmp	r3, #1
 800b390:	d119      	bne.n	800b3c6 <HAL_SPI_TransmitReceive+0x2ae>
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b396:	b29b      	uxth	r3, r3
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d014      	beq.n	800b3c6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	68da      	ldr	r2, [r3, #12]
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3a6:	b2d2      	uxtb	r2, r2
 800b3a8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3ae:	1c5a      	adds	r2, r3, #1
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b3b8:	b29b      	uxth	r3, r3
 800b3ba:	3b01      	subs	r3, #1
 800b3bc:	b29a      	uxth	r2, r3
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b3c6:	f7f9 f9d1 	bl	800476c <HAL_GetTick>
 800b3ca:	4602      	mov	r2, r0
 800b3cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3ce:	1ad3      	subs	r3, r2, r3
 800b3d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b3d2:	429a      	cmp	r2, r3
 800b3d4:	d803      	bhi.n	800b3de <HAL_SPI_TransmitReceive+0x2c6>
 800b3d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3dc:	d102      	bne.n	800b3e4 <HAL_SPI_TransmitReceive+0x2cc>
 800b3de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d103      	bne.n	800b3ec <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b3e4:	2303      	movs	r3, #3
 800b3e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b3ea:	e029      	b.n	800b440 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b3f0:	b29b      	uxth	r3, r3
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d1a2      	bne.n	800b33c <HAL_SPI_TransmitReceive+0x224>
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b3fa:	b29b      	uxth	r3, r3
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d19d      	bne.n	800b33c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b402:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b404:	68f8      	ldr	r0, [r7, #12]
 800b406:	f000 fd2f 	bl	800be68 <SPI_EndRxTxTransaction>
 800b40a:	4603      	mov	r3, r0
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d006      	beq.n	800b41e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800b410:	2301      	movs	r3, #1
 800b412:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	2220      	movs	r2, #32
 800b41a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800b41c:	e010      	b.n	800b440 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	689b      	ldr	r3, [r3, #8]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d10b      	bne.n	800b43e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b426:	2300      	movs	r3, #0
 800b428:	617b      	str	r3, [r7, #20]
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	68db      	ldr	r3, [r3, #12]
 800b430:	617b      	str	r3, [r7, #20]
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	689b      	ldr	r3, [r3, #8]
 800b438:	617b      	str	r3, [r7, #20]
 800b43a:	697b      	ldr	r3, [r7, #20]
 800b43c:	e000      	b.n	800b440 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800b43e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	2201      	movs	r2, #1
 800b444:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	2200      	movs	r2, #0
 800b44c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b450:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800b454:	4618      	mov	r0, r3
 800b456:	3730      	adds	r7, #48	; 0x30
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}

0800b45c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b45c:	b480      	push	{r7}
 800b45e:	b087      	sub	sp, #28
 800b460:	af00      	add	r7, sp, #0
 800b462:	60f8      	str	r0, [r7, #12]
 800b464:	60b9      	str	r1, [r7, #8]
 800b466:	4613      	mov	r3, r2
 800b468:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b46a:	2300      	movs	r3, #0
 800b46c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b474:	2b01      	cmp	r3, #1
 800b476:	d101      	bne.n	800b47c <HAL_SPI_Transmit_IT+0x20>
 800b478:	2302      	movs	r3, #2
 800b47a:	e067      	b.n	800b54c <HAL_SPI_Transmit_IT+0xf0>
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	2201      	movs	r2, #1
 800b480:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d002      	beq.n	800b490 <HAL_SPI_Transmit_IT+0x34>
 800b48a:	88fb      	ldrh	r3, [r7, #6]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d102      	bne.n	800b496 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800b490:	2301      	movs	r3, #1
 800b492:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b494:	e055      	b.n	800b542 <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b49c:	b2db      	uxtb	r3, r3
 800b49e:	2b01      	cmp	r3, #1
 800b4a0:	d002      	beq.n	800b4a8 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800b4a2:	2302      	movs	r3, #2
 800b4a4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b4a6:	e04c      	b.n	800b542 <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	2203      	movs	r2, #3
 800b4ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	68ba      	ldr	r2, [r7, #8]
 800b4ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	88fa      	ldrh	r2, [r7, #6]
 800b4c0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	88fa      	ldrh	r2, [r7, #6]
 800b4c6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	2200      	movs	r2, #0
 800b4de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	68db      	ldr	r3, [r3, #12]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d003      	beq.n	800b4f0 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	4a1b      	ldr	r2, [pc, #108]	; (800b558 <HAL_SPI_Transmit_IT+0xfc>)
 800b4ec:	645a      	str	r2, [r3, #68]	; 0x44
 800b4ee:	e002      	b.n	800b4f6 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	4a1a      	ldr	r2, [pc, #104]	; (800b55c <HAL_SPI_Transmit_IT+0x100>)
 800b4f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	689b      	ldr	r3, [r3, #8]
 800b4fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b4fe:	d107      	bne.n	800b510 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	681a      	ldr	r2, [r3, #0]
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b50e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	685a      	ldr	r2, [r3, #4]
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800b51e:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b52a:	2b40      	cmp	r3, #64	; 0x40
 800b52c:	d008      	beq.n	800b540 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	681a      	ldr	r2, [r3, #0]
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b53c:	601a      	str	r2, [r3, #0]
 800b53e:	e000      	b.n	800b542 <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 800b540:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	2200      	movs	r2, #0
 800b546:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b54a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b54c:	4618      	mov	r0, r3
 800b54e:	371c      	adds	r7, #28
 800b550:	46bd      	mov	sp, r7
 800b552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b556:	4770      	bx	lr
 800b558:	0800bc85 	.word	0x0800bc85
 800b55c:	0800bc3f 	.word	0x0800bc3f

0800b560 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b086      	sub	sp, #24
 800b564:	af00      	add	r7, sp, #0
 800b566:	60f8      	str	r0, [r7, #12]
 800b568:	60b9      	str	r1, [r7, #8]
 800b56a:	4613      	mov	r3, r2
 800b56c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b56e:	2300      	movs	r3, #0
 800b570:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	689b      	ldr	r3, [r3, #8]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d110      	bne.n	800b59c <HAL_SPI_Receive_IT+0x3c>
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	685b      	ldr	r3, [r3, #4]
 800b57e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b582:	d10b      	bne.n	800b59c <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	2204      	movs	r2, #4
 800b588:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800b58c:	88fb      	ldrh	r3, [r7, #6]
 800b58e:	68ba      	ldr	r2, [r7, #8]
 800b590:	68b9      	ldr	r1, [r7, #8]
 800b592:	68f8      	ldr	r0, [r7, #12]
 800b594:	f000 f87a 	bl	800b68c <HAL_SPI_TransmitReceive_IT>
 800b598:	4603      	mov	r3, r0
 800b59a:	e06e      	b.n	800b67a <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b5a2:	2b01      	cmp	r3, #1
 800b5a4:	d101      	bne.n	800b5aa <HAL_SPI_Receive_IT+0x4a>
 800b5a6:	2302      	movs	r3, #2
 800b5a8:	e067      	b.n	800b67a <HAL_SPI_Receive_IT+0x11a>
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2201      	movs	r2, #1
 800b5ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b5b8:	b2db      	uxtb	r3, r3
 800b5ba:	2b01      	cmp	r3, #1
 800b5bc:	d002      	beq.n	800b5c4 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800b5be:	2302      	movs	r3, #2
 800b5c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b5c2:	e055      	b.n	800b670 <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 800b5c4:	68bb      	ldr	r3, [r7, #8]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d002      	beq.n	800b5d0 <HAL_SPI_Receive_IT+0x70>
 800b5ca:	88fb      	ldrh	r3, [r7, #6]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d102      	bne.n	800b5d6 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b5d4:	e04c      	b.n	800b670 <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	2204      	movs	r2, #4
 800b5da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	68ba      	ldr	r2, [r7, #8]
 800b5e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	88fa      	ldrh	r2, [r7, #6]
 800b5ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	88fa      	ldrh	r2, [r7, #6]
 800b5f4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	2200      	movs	r2, #0
 800b600:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	2200      	movs	r2, #0
 800b606:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	2200      	movs	r2, #0
 800b60c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	68db      	ldr	r3, [r3, #12]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d003      	beq.n	800b61e <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	4a1a      	ldr	r2, [pc, #104]	; (800b684 <HAL_SPI_Receive_IT+0x124>)
 800b61a:	641a      	str	r2, [r3, #64]	; 0x40
 800b61c:	e002      	b.n	800b624 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	4a19      	ldr	r2, [pc, #100]	; (800b688 <HAL_SPI_Receive_IT+0x128>)
 800b622:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	689b      	ldr	r3, [r3, #8]
 800b628:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b62c:	d107      	bne.n	800b63e <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	681a      	ldr	r2, [r3, #0]
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b63c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	685a      	ldr	r2, [r3, #4]
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800b64c:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b658:	2b40      	cmp	r3, #64	; 0x40
 800b65a:	d008      	beq.n	800b66e <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	681a      	ldr	r2, [r3, #0]
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b66a:	601a      	str	r2, [r3, #0]
 800b66c:	e000      	b.n	800b670 <HAL_SPI_Receive_IT+0x110>
  }

error :
 800b66e:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	2200      	movs	r2, #0
 800b674:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b678:	7dfb      	ldrb	r3, [r7, #23]
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3718      	adds	r7, #24
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}
 800b682:	bf00      	nop
 800b684:	0800bbf9 	.word	0x0800bbf9
 800b688:	0800bbaf 	.word	0x0800bbaf

0800b68c <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800b68c:	b480      	push	{r7}
 800b68e:	b087      	sub	sp, #28
 800b690:	af00      	add	r7, sp, #0
 800b692:	60f8      	str	r0, [r7, #12]
 800b694:	60b9      	str	r1, [r7, #8]
 800b696:	607a      	str	r2, [r7, #4]
 800b698:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b69a:	2300      	movs	r3, #0
 800b69c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b6a4:	2b01      	cmp	r3, #1
 800b6a6:	d101      	bne.n	800b6ac <HAL_SPI_TransmitReceive_IT+0x20>
 800b6a8:	2302      	movs	r3, #2
 800b6aa:	e075      	b.n	800b798 <HAL_SPI_TransmitReceive_IT+0x10c>
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b6ba:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	685b      	ldr	r3, [r3, #4]
 800b6c0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b6c2:	7dbb      	ldrb	r3, [r7, #22]
 800b6c4:	2b01      	cmp	r3, #1
 800b6c6:	d00d      	beq.n	800b6e4 <HAL_SPI_TransmitReceive_IT+0x58>
 800b6c8:	693b      	ldr	r3, [r7, #16]
 800b6ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b6ce:	d106      	bne.n	800b6de <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	689b      	ldr	r3, [r3, #8]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d102      	bne.n	800b6de <HAL_SPI_TransmitReceive_IT+0x52>
 800b6d8:	7dbb      	ldrb	r3, [r7, #22]
 800b6da:	2b04      	cmp	r3, #4
 800b6dc:	d002      	beq.n	800b6e4 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800b6de:	2302      	movs	r3, #2
 800b6e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b6e2:	e054      	b.n	800b78e <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b6e4:	68bb      	ldr	r3, [r7, #8]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d005      	beq.n	800b6f6 <HAL_SPI_TransmitReceive_IT+0x6a>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d002      	beq.n	800b6f6 <HAL_SPI_TransmitReceive_IT+0x6a>
 800b6f0:	887b      	ldrh	r3, [r7, #2]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d102      	bne.n	800b6fc <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b6fa:	e048      	b.n	800b78e <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b702:	b2db      	uxtb	r3, r3
 800b704:	2b04      	cmp	r3, #4
 800b706:	d003      	beq.n	800b710 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	2205      	movs	r2, #5
 800b70c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	2200      	movs	r2, #0
 800b714:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	68ba      	ldr	r2, [r7, #8]
 800b71a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	887a      	ldrh	r2, [r7, #2]
 800b720:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	887a      	ldrh	r2, [r7, #2]
 800b726:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	687a      	ldr	r2, [r7, #4]
 800b72c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	887a      	ldrh	r2, [r7, #2]
 800b732:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	887a      	ldrh	r2, [r7, #2]
 800b738:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	68db      	ldr	r3, [r3, #12]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d006      	beq.n	800b750 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	4a17      	ldr	r2, [pc, #92]	; (800b7a4 <HAL_SPI_TransmitReceive_IT+0x118>)
 800b746:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	4a17      	ldr	r2, [pc, #92]	; (800b7a8 <HAL_SPI_TransmitReceive_IT+0x11c>)
 800b74c:	645a      	str	r2, [r3, #68]	; 0x44
 800b74e:	e005      	b.n	800b75c <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	4a16      	ldr	r2, [pc, #88]	; (800b7ac <HAL_SPI_TransmitReceive_IT+0x120>)
 800b754:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	4a15      	ldr	r2, [pc, #84]	; (800b7b0 <HAL_SPI_TransmitReceive_IT+0x124>)
 800b75a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	685a      	ldr	r2, [r3, #4]
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800b76a:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b776:	2b40      	cmp	r3, #64	; 0x40
 800b778:	d008      	beq.n	800b78c <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	681a      	ldr	r2, [r3, #0]
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b788:	601a      	str	r2, [r3, #0]
 800b78a:	e000      	b.n	800b78e <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800b78c:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2200      	movs	r2, #0
 800b792:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b796:	7dfb      	ldrb	r3, [r7, #23]
}
 800b798:	4618      	mov	r0, r3
 800b79a:	371c      	adds	r7, #28
 800b79c:	46bd      	mov	sp, r7
 800b79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a2:	4770      	bx	lr
 800b7a4:	0800baf1 	.word	0x0800baf1
 800b7a8:	0800bb51 	.word	0x0800bb51
 800b7ac:	0800ba2d 	.word	0x0800ba2d
 800b7b0:	0800ba91 	.word	0x0800ba91

0800b7b4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b088      	sub	sp, #32
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	685b      	ldr	r3, [r3, #4]
 800b7c2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	689b      	ldr	r3, [r3, #8]
 800b7ca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b7cc:	69bb      	ldr	r3, [r7, #24]
 800b7ce:	099b      	lsrs	r3, r3, #6
 800b7d0:	f003 0301 	and.w	r3, r3, #1
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d10f      	bne.n	800b7f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b7d8:	69bb      	ldr	r3, [r7, #24]
 800b7da:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d00a      	beq.n	800b7f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b7e2:	69fb      	ldr	r3, [r7, #28]
 800b7e4:	099b      	lsrs	r3, r3, #6
 800b7e6:	f003 0301 	and.w	r3, r3, #1
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d004      	beq.n	800b7f8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	4798      	blx	r3
    return;
 800b7f6:	e0d8      	b.n	800b9aa <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800b7f8:	69bb      	ldr	r3, [r7, #24]
 800b7fa:	085b      	lsrs	r3, r3, #1
 800b7fc:	f003 0301 	and.w	r3, r3, #1
 800b800:	2b00      	cmp	r3, #0
 800b802:	d00a      	beq.n	800b81a <HAL_SPI_IRQHandler+0x66>
 800b804:	69fb      	ldr	r3, [r7, #28]
 800b806:	09db      	lsrs	r3, r3, #7
 800b808:	f003 0301 	and.w	r3, r3, #1
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d004      	beq.n	800b81a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b814:	6878      	ldr	r0, [r7, #4]
 800b816:	4798      	blx	r3
    return;
 800b818:	e0c7      	b.n	800b9aa <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b81a:	69bb      	ldr	r3, [r7, #24]
 800b81c:	095b      	lsrs	r3, r3, #5
 800b81e:	f003 0301 	and.w	r3, r3, #1
 800b822:	2b00      	cmp	r3, #0
 800b824:	d10c      	bne.n	800b840 <HAL_SPI_IRQHandler+0x8c>
 800b826:	69bb      	ldr	r3, [r7, #24]
 800b828:	099b      	lsrs	r3, r3, #6
 800b82a:	f003 0301 	and.w	r3, r3, #1
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d106      	bne.n	800b840 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800b832:	69bb      	ldr	r3, [r7, #24]
 800b834:	0a1b      	lsrs	r3, r3, #8
 800b836:	f003 0301 	and.w	r3, r3, #1
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	f000 80b5 	beq.w	800b9aa <HAL_SPI_IRQHandler+0x1f6>
 800b840:	69fb      	ldr	r3, [r7, #28]
 800b842:	095b      	lsrs	r3, r3, #5
 800b844:	f003 0301 	and.w	r3, r3, #1
 800b848:	2b00      	cmp	r3, #0
 800b84a:	f000 80ae 	beq.w	800b9aa <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b84e:	69bb      	ldr	r3, [r7, #24]
 800b850:	099b      	lsrs	r3, r3, #6
 800b852:	f003 0301 	and.w	r3, r3, #1
 800b856:	2b00      	cmp	r3, #0
 800b858:	d023      	beq.n	800b8a2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b860:	b2db      	uxtb	r3, r3
 800b862:	2b03      	cmp	r3, #3
 800b864:	d011      	beq.n	800b88a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b86a:	f043 0204 	orr.w	r2, r3, #4
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b872:	2300      	movs	r3, #0
 800b874:	617b      	str	r3, [r7, #20]
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	68db      	ldr	r3, [r3, #12]
 800b87c:	617b      	str	r3, [r7, #20]
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	689b      	ldr	r3, [r3, #8]
 800b884:	617b      	str	r3, [r7, #20]
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	e00b      	b.n	800b8a2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b88a:	2300      	movs	r3, #0
 800b88c:	613b      	str	r3, [r7, #16]
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	68db      	ldr	r3, [r3, #12]
 800b894:	613b      	str	r3, [r7, #16]
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	689b      	ldr	r3, [r3, #8]
 800b89c:	613b      	str	r3, [r7, #16]
 800b89e:	693b      	ldr	r3, [r7, #16]
        return;
 800b8a0:	e083      	b.n	800b9aa <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800b8a2:	69bb      	ldr	r3, [r7, #24]
 800b8a4:	095b      	lsrs	r3, r3, #5
 800b8a6:	f003 0301 	and.w	r3, r3, #1
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d014      	beq.n	800b8d8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8b2:	f043 0201 	orr.w	r2, r3, #1
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	60fb      	str	r3, [r7, #12]
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	689b      	ldr	r3, [r3, #8]
 800b8c4:	60fb      	str	r3, [r7, #12]
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	681a      	ldr	r2, [r3, #0]
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b8d4:	601a      	str	r2, [r3, #0]
 800b8d6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800b8d8:	69bb      	ldr	r3, [r7, #24]
 800b8da:	0a1b      	lsrs	r3, r3, #8
 800b8dc:	f003 0301 	and.w	r3, r3, #1
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d00c      	beq.n	800b8fe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8e8:	f043 0208 	orr.w	r2, r3, #8
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	60bb      	str	r3, [r7, #8]
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	689b      	ldr	r3, [r3, #8]
 800b8fa:	60bb      	str	r3, [r7, #8]
 800b8fc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b902:	2b00      	cmp	r3, #0
 800b904:	d050      	beq.n	800b9a8 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	685a      	ldr	r2, [r3, #4]
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b914:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2201      	movs	r2, #1
 800b91a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800b91e:	69fb      	ldr	r3, [r7, #28]
 800b920:	f003 0302 	and.w	r3, r3, #2
 800b924:	2b00      	cmp	r3, #0
 800b926:	d104      	bne.n	800b932 <HAL_SPI_IRQHandler+0x17e>
 800b928:	69fb      	ldr	r3, [r7, #28]
 800b92a:	f003 0301 	and.w	r3, r3, #1
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d034      	beq.n	800b99c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	685a      	ldr	r2, [r3, #4]
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	f022 0203 	bic.w	r2, r2, #3
 800b940:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b946:	2b00      	cmp	r3, #0
 800b948:	d011      	beq.n	800b96e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b94e:	4a18      	ldr	r2, [pc, #96]	; (800b9b0 <HAL_SPI_IRQHandler+0x1fc>)
 800b950:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b956:	4618      	mov	r0, r3
 800b958:	f7fa fcdf 	bl	800631a <HAL_DMA_Abort_IT>
 800b95c:	4603      	mov	r3, r0
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d005      	beq.n	800b96e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b966:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b972:	2b00      	cmp	r3, #0
 800b974:	d016      	beq.n	800b9a4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b97a:	4a0d      	ldr	r2, [pc, #52]	; (800b9b0 <HAL_SPI_IRQHandler+0x1fc>)
 800b97c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b982:	4618      	mov	r0, r3
 800b984:	f7fa fcc9 	bl	800631a <HAL_DMA_Abort_IT>
 800b988:	4603      	mov	r3, r0
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d00a      	beq.n	800b9a4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b992:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800b99a:	e003      	b.n	800b9a4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f000 f827 	bl	800b9f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b9a2:	e000      	b.n	800b9a6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800b9a4:	bf00      	nop
    return;
 800b9a6:	bf00      	nop
 800b9a8:	bf00      	nop
  }
}
 800b9aa:	3720      	adds	r7, #32
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	bd80      	pop	{r7, pc}
 800b9b0:	0800ba05 	.word	0x0800ba05

0800b9b4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b9b4:	b480      	push	{r7}
 800b9b6:	b083      	sub	sp, #12
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800b9bc:	bf00      	nop
 800b9be:	370c      	adds	r7, #12
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr

0800b9c8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b9c8:	b480      	push	{r7}
 800b9ca:	b083      	sub	sp, #12
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800b9d0:	bf00      	nop
 800b9d2:	370c      	adds	r7, #12
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9da:	4770      	bx	lr

0800b9dc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b9dc:	b480      	push	{r7}
 800b9de:	b083      	sub	sp, #12
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800b9e4:	bf00      	nop
 800b9e6:	370c      	adds	r7, #12
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ee:	4770      	bx	lr

0800b9f0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b083      	sub	sp, #12
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800b9f8:	bf00      	nop
 800b9fa:	370c      	adds	r7, #12
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba02:	4770      	bx	lr

0800ba04 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b084      	sub	sp, #16
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba10:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	2200      	movs	r2, #0
 800ba16:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ba1e:	68f8      	ldr	r0, [r7, #12]
 800ba20:	f7ff ffe6 	bl	800b9f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ba24:	bf00      	nop
 800ba26:	3710      	adds	r7, #16
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	bd80      	pop	{r7, pc}

0800ba2c <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b082      	sub	sp, #8
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	f103 020c 	add.w	r2, r3, #12
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba40:	7812      	ldrb	r2, [r2, #0]
 800ba42:	b2d2      	uxtb	r2, r2
 800ba44:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba4a:	1c5a      	adds	r2, r3, #1
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba54:	b29b      	uxth	r3, r3
 800ba56:	3b01      	subs	r3, #1
 800ba58:	b29a      	uxth	r2, r3
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba62:	b29b      	uxth	r3, r3
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d10f      	bne.n	800ba88 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	685a      	ldr	r2, [r3, #4]
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800ba76:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba7c:	b29b      	uxth	r3, r3
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d102      	bne.n	800ba88 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800ba82:	6878      	ldr	r0, [r7, #4]
 800ba84:	f000 fa32 	bl	800beec <SPI_CloseRxTx_ISR>
    }
  }
}
 800ba88:	bf00      	nop
 800ba8a:	3708      	adds	r7, #8
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}

0800ba90 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b082      	sub	sp, #8
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	330c      	adds	r3, #12
 800baa2:	7812      	ldrb	r2, [r2, #0]
 800baa4:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800baaa:	1c5a      	adds	r2, r3, #1
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bab4:	b29b      	uxth	r3, r3
 800bab6:	3b01      	subs	r3, #1
 800bab8:	b29a      	uxth	r2, r3
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bac2:	b29b      	uxth	r3, r3
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d10f      	bne.n	800bae8 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	685a      	ldr	r2, [r3, #4]
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bad6:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800badc:	b29b      	uxth	r3, r3
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d102      	bne.n	800bae8 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f000 fa02 	bl	800beec <SPI_CloseRxTx_ISR>
    }
  }
}
 800bae8:	bf00      	nop
 800baea:	3708      	adds	r7, #8
 800baec:	46bd      	mov	sp, r7
 800baee:	bd80      	pop	{r7, pc}

0800baf0 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800baf0:	b580      	push	{r7, lr}
 800baf2:	b082      	sub	sp, #8
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	68da      	ldr	r2, [r3, #12]
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb02:	b292      	uxth	r2, r2
 800bb04:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb0a:	1c9a      	adds	r2, r3, #2
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb14:	b29b      	uxth	r3, r3
 800bb16:	3b01      	subs	r3, #1
 800bb18:	b29a      	uxth	r2, r3
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb22:	b29b      	uxth	r3, r3
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d10f      	bne.n	800bb48 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	685a      	ldr	r2, [r3, #4]
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bb36:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb3c:	b29b      	uxth	r3, r3
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d102      	bne.n	800bb48 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f000 f9d2 	bl	800beec <SPI_CloseRxTx_ISR>
    }
  }
}
 800bb48:	bf00      	nop
 800bb4a:	3708      	adds	r7, #8
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	bd80      	pop	{r7, pc}

0800bb50 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b082      	sub	sp, #8
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb5c:	881a      	ldrh	r2, [r3, #0]
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb68:	1c9a      	adds	r2, r3, #2
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb72:	b29b      	uxth	r3, r3
 800bb74:	3b01      	subs	r3, #1
 800bb76:	b29a      	uxth	r2, r3
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb80:	b29b      	uxth	r3, r3
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d10f      	bne.n	800bba6 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	685a      	ldr	r2, [r3, #4]
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bb94:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb9a:	b29b      	uxth	r3, r3
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d102      	bne.n	800bba6 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f000 f9a3 	bl	800beec <SPI_CloseRxTx_ISR>
    }
  }
}
 800bba6:	bf00      	nop
 800bba8:	3708      	adds	r7, #8
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	bd80      	pop	{r7, pc}

0800bbae <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bbae:	b580      	push	{r7, lr}
 800bbb0:	b082      	sub	sp, #8
 800bbb2:	af00      	add	r7, sp, #0
 800bbb4:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	f103 020c 	add.w	r2, r3, #12
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbc2:	7812      	ldrb	r2, [r2, #0]
 800bbc4:	b2d2      	uxtb	r2, r2
 800bbc6:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbcc:	1c5a      	adds	r2, r3, #1
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbd6:	b29b      	uxth	r3, r3
 800bbd8:	3b01      	subs	r3, #1
 800bbda:	b29a      	uxth	r2, r3
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbe4:	b29b      	uxth	r3, r3
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d102      	bne.n	800bbf0 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800bbea:	6878      	ldr	r0, [r7, #4]
 800bbec:	f000 f9f2 	bl	800bfd4 <SPI_CloseRx_ISR>
  }
}
 800bbf0:	bf00      	nop
 800bbf2:	3708      	adds	r7, #8
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}

0800bbf8 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b082      	sub	sp, #8
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	68da      	ldr	r2, [r3, #12]
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc0a:	b292      	uxth	r2, r2
 800bc0c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc12:	1c9a      	adds	r2, r3, #2
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc1c:	b29b      	uxth	r3, r3
 800bc1e:	3b01      	subs	r3, #1
 800bc20:	b29a      	uxth	r2, r3
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d102      	bne.n	800bc36 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	f000 f9cf 	bl	800bfd4 <SPI_CloseRx_ISR>
  }
}
 800bc36:	bf00      	nop
 800bc38:	3708      	adds	r7, #8
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd80      	pop	{r7, pc}

0800bc3e <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bc3e:	b580      	push	{r7, lr}
 800bc40:	b082      	sub	sp, #8
 800bc42:	af00      	add	r7, sp, #0
 800bc44:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	330c      	adds	r3, #12
 800bc50:	7812      	ldrb	r2, [r2, #0]
 800bc52:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc58:	1c5a      	adds	r2, r3, #1
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc62:	b29b      	uxth	r3, r3
 800bc64:	3b01      	subs	r3, #1
 800bc66:	b29a      	uxth	r2, r3
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc70:	b29b      	uxth	r3, r3
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d102      	bne.n	800bc7c <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800bc76:	6878      	ldr	r0, [r7, #4]
 800bc78:	f000 f9ec 	bl	800c054 <SPI_CloseTx_ISR>
  }
}
 800bc7c:	bf00      	nop
 800bc7e:	3708      	adds	r7, #8
 800bc80:	46bd      	mov	sp, r7
 800bc82:	bd80      	pop	{r7, pc}

0800bc84 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b082      	sub	sp, #8
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc90:	881a      	ldrh	r2, [r3, #0]
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc9c:	1c9a      	adds	r2, r3, #2
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bca6:	b29b      	uxth	r3, r3
 800bca8:	3b01      	subs	r3, #1
 800bcaa:	b29a      	uxth	r2, r3
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bcb4:	b29b      	uxth	r3, r3
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d102      	bne.n	800bcc0 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f000 f9ca 	bl	800c054 <SPI_CloseTx_ISR>
  }
}
 800bcc0:	bf00      	nop
 800bcc2:	3708      	adds	r7, #8
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}

0800bcc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b084      	sub	sp, #16
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	60f8      	str	r0, [r7, #12]
 800bcd0:	60b9      	str	r1, [r7, #8]
 800bcd2:	603b      	str	r3, [r7, #0]
 800bcd4:	4613      	mov	r3, r2
 800bcd6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bcd8:	e04c      	b.n	800bd74 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bce0:	d048      	beq.n	800bd74 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800bce2:	f7f8 fd43 	bl	800476c <HAL_GetTick>
 800bce6:	4602      	mov	r2, r0
 800bce8:	69bb      	ldr	r3, [r7, #24]
 800bcea:	1ad3      	subs	r3, r2, r3
 800bcec:	683a      	ldr	r2, [r7, #0]
 800bcee:	429a      	cmp	r2, r3
 800bcf0:	d902      	bls.n	800bcf8 <SPI_WaitFlagStateUntilTimeout+0x30>
 800bcf2:	683b      	ldr	r3, [r7, #0]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d13d      	bne.n	800bd74 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	685a      	ldr	r2, [r3, #4]
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bd06:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	685b      	ldr	r3, [r3, #4]
 800bd0c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bd10:	d111      	bne.n	800bd36 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	689b      	ldr	r3, [r3, #8]
 800bd16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bd1a:	d004      	beq.n	800bd26 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	689b      	ldr	r3, [r3, #8]
 800bd20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd24:	d107      	bne.n	800bd36 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	681a      	ldr	r2, [r3, #0]
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bd34:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bd3e:	d10f      	bne.n	800bd60 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	681a      	ldr	r2, [r3, #0]
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bd4e:	601a      	str	r2, [r3, #0]
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	681a      	ldr	r2, [r3, #0]
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bd5e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	2201      	movs	r2, #1
 800bd64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800bd70:	2303      	movs	r3, #3
 800bd72:	e00f      	b.n	800bd94 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	689a      	ldr	r2, [r3, #8]
 800bd7a:	68bb      	ldr	r3, [r7, #8]
 800bd7c:	4013      	ands	r3, r2
 800bd7e:	68ba      	ldr	r2, [r7, #8]
 800bd80:	429a      	cmp	r2, r3
 800bd82:	bf0c      	ite	eq
 800bd84:	2301      	moveq	r3, #1
 800bd86:	2300      	movne	r3, #0
 800bd88:	b2db      	uxtb	r3, r3
 800bd8a:	461a      	mov	r2, r3
 800bd8c:	79fb      	ldrb	r3, [r7, #7]
 800bd8e:	429a      	cmp	r2, r3
 800bd90:	d1a3      	bne.n	800bcda <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800bd92:	2300      	movs	r3, #0
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	3710      	adds	r7, #16
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd80      	pop	{r7, pc}

0800bd9c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b086      	sub	sp, #24
 800bda0:	af02      	add	r7, sp, #8
 800bda2:	60f8      	str	r0, [r7, #12]
 800bda4:	60b9      	str	r1, [r7, #8]
 800bda6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	685b      	ldr	r3, [r3, #4]
 800bdac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bdb0:	d111      	bne.n	800bdd6 <SPI_EndRxTransaction+0x3a>
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	689b      	ldr	r3, [r3, #8]
 800bdb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bdba:	d004      	beq.n	800bdc6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	689b      	ldr	r3, [r3, #8]
 800bdc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bdc4:	d107      	bne.n	800bdd6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	681a      	ldr	r2, [r3, #0]
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bdd4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	685b      	ldr	r3, [r3, #4]
 800bdda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bdde:	d12a      	bne.n	800be36 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	689b      	ldr	r3, [r3, #8]
 800bde4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bde8:	d012      	beq.n	800be10 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	9300      	str	r3, [sp, #0]
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	2180      	movs	r1, #128	; 0x80
 800bdf4:	68f8      	ldr	r0, [r7, #12]
 800bdf6:	f7ff ff67 	bl	800bcc8 <SPI_WaitFlagStateUntilTimeout>
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d02d      	beq.n	800be5c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be04:	f043 0220 	orr.w	r2, r3, #32
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800be0c:	2303      	movs	r3, #3
 800be0e:	e026      	b.n	800be5e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	9300      	str	r3, [sp, #0]
 800be14:	68bb      	ldr	r3, [r7, #8]
 800be16:	2200      	movs	r2, #0
 800be18:	2101      	movs	r1, #1
 800be1a:	68f8      	ldr	r0, [r7, #12]
 800be1c:	f7ff ff54 	bl	800bcc8 <SPI_WaitFlagStateUntilTimeout>
 800be20:	4603      	mov	r3, r0
 800be22:	2b00      	cmp	r3, #0
 800be24:	d01a      	beq.n	800be5c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be2a:	f043 0220 	orr.w	r2, r3, #32
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800be32:	2303      	movs	r3, #3
 800be34:	e013      	b.n	800be5e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	9300      	str	r3, [sp, #0]
 800be3a:	68bb      	ldr	r3, [r7, #8]
 800be3c:	2200      	movs	r2, #0
 800be3e:	2101      	movs	r1, #1
 800be40:	68f8      	ldr	r0, [r7, #12]
 800be42:	f7ff ff41 	bl	800bcc8 <SPI_WaitFlagStateUntilTimeout>
 800be46:	4603      	mov	r3, r0
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d007      	beq.n	800be5c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be50:	f043 0220 	orr.w	r2, r3, #32
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800be58:	2303      	movs	r3, #3
 800be5a:	e000      	b.n	800be5e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800be5c:	2300      	movs	r3, #0
}
 800be5e:	4618      	mov	r0, r3
 800be60:	3710      	adds	r7, #16
 800be62:	46bd      	mov	sp, r7
 800be64:	bd80      	pop	{r7, pc}
	...

0800be68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b088      	sub	sp, #32
 800be6c:	af02      	add	r7, sp, #8
 800be6e:	60f8      	str	r0, [r7, #12]
 800be70:	60b9      	str	r1, [r7, #8]
 800be72:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800be74:	4b1b      	ldr	r3, [pc, #108]	; (800bee4 <SPI_EndRxTxTransaction+0x7c>)
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	4a1b      	ldr	r2, [pc, #108]	; (800bee8 <SPI_EndRxTxTransaction+0x80>)
 800be7a:	fba2 2303 	umull	r2, r3, r2, r3
 800be7e:	0d5b      	lsrs	r3, r3, #21
 800be80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800be84:	fb02 f303 	mul.w	r3, r2, r3
 800be88:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	685b      	ldr	r3, [r3, #4]
 800be8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800be92:	d112      	bne.n	800beba <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	9300      	str	r3, [sp, #0]
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	2200      	movs	r2, #0
 800be9c:	2180      	movs	r1, #128	; 0x80
 800be9e:	68f8      	ldr	r0, [r7, #12]
 800bea0:	f7ff ff12 	bl	800bcc8 <SPI_WaitFlagStateUntilTimeout>
 800bea4:	4603      	mov	r3, r0
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d016      	beq.n	800bed8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800beae:	f043 0220 	orr.w	r2, r3, #32
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800beb6:	2303      	movs	r3, #3
 800beb8:	e00f      	b.n	800beda <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d00a      	beq.n	800bed6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800bec0:	697b      	ldr	r3, [r7, #20]
 800bec2:	3b01      	subs	r3, #1
 800bec4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	689b      	ldr	r3, [r3, #8]
 800becc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bed0:	2b80      	cmp	r3, #128	; 0x80
 800bed2:	d0f2      	beq.n	800beba <SPI_EndRxTxTransaction+0x52>
 800bed4:	e000      	b.n	800bed8 <SPI_EndRxTxTransaction+0x70>
        break;
 800bed6:	bf00      	nop
  }

  return HAL_OK;
 800bed8:	2300      	movs	r3, #0
}
 800beda:	4618      	mov	r0, r3
 800bedc:	3718      	adds	r7, #24
 800bede:	46bd      	mov	sp, r7
 800bee0:	bd80      	pop	{r7, pc}
 800bee2:	bf00      	nop
 800bee4:	2000006c 	.word	0x2000006c
 800bee8:	165e9f81 	.word	0x165e9f81

0800beec <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b086      	sub	sp, #24
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800bef4:	4b35      	ldr	r3, [pc, #212]	; (800bfcc <SPI_CloseRxTx_ISR+0xe0>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	4a35      	ldr	r2, [pc, #212]	; (800bfd0 <SPI_CloseRxTx_ISR+0xe4>)
 800befa:	fba2 2303 	umull	r2, r3, r2, r3
 800befe:	0a5b      	lsrs	r3, r3, #9
 800bf00:	2264      	movs	r2, #100	; 0x64
 800bf02:	fb02 f303 	mul.w	r3, r2, r3
 800bf06:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800bf08:	f7f8 fc30 	bl	800476c <HAL_GetTick>
 800bf0c:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	685a      	ldr	r2, [r3, #4]
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	f022 0220 	bic.w	r2, r2, #32
 800bf1c:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800bf1e:	693b      	ldr	r3, [r7, #16]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d106      	bne.n	800bf32 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf28:	f043 0220 	orr.w	r2, r3, #32
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800bf30:	e009      	b.n	800bf46 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800bf32:	693b      	ldr	r3, [r7, #16]
 800bf34:	3b01      	subs	r3, #1
 800bf36:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	689b      	ldr	r3, [r3, #8]
 800bf3e:	f003 0302 	and.w	r3, r3, #2
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d0eb      	beq.n	800bf1e <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800bf46:	697a      	ldr	r2, [r7, #20]
 800bf48:	2164      	movs	r1, #100	; 0x64
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	f7ff ff8c 	bl	800be68 <SPI_EndRxTxTransaction>
 800bf50:	4603      	mov	r3, r0
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d005      	beq.n	800bf62 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf5a:	f043 0220 	orr.w	r2, r3, #32
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	689b      	ldr	r3, [r3, #8]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d10a      	bne.n	800bf80 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	60fb      	str	r3, [r7, #12]
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	68db      	ldr	r3, [r3, #12]
 800bf74:	60fb      	str	r3, [r7, #12]
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	689b      	ldr	r3, [r3, #8]
 800bf7c:	60fb      	str	r3, [r7, #12]
 800bf7e:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d115      	bne.n	800bfb4 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bf8e:	b2db      	uxtb	r3, r3
 800bf90:	2b04      	cmp	r3, #4
 800bf92:	d107      	bne.n	800bfa4 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2201      	movs	r2, #1
 800bf98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f7ff fd13 	bl	800b9c8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800bfa2:	e00e      	b.n	800bfc2 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	2201      	movs	r2, #1
 800bfa8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f7ff fd15 	bl	800b9dc <HAL_SPI_TxRxCpltCallback>
}
 800bfb2:	e006      	b.n	800bfc2 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2201      	movs	r2, #1
 800bfb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800bfbc:	6878      	ldr	r0, [r7, #4]
 800bfbe:	f7ff fd17 	bl	800b9f0 <HAL_SPI_ErrorCallback>
}
 800bfc2:	bf00      	nop
 800bfc4:	3718      	adds	r7, #24
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	bd80      	pop	{r7, pc}
 800bfca:	bf00      	nop
 800bfcc:	2000006c 	.word	0x2000006c
 800bfd0:	057619f1 	.word	0x057619f1

0800bfd4 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b084      	sub	sp, #16
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	685a      	ldr	r2, [r3, #4]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800bfea:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800bfec:	f7f8 fbbe 	bl	800476c <HAL_GetTick>
 800bff0:	4603      	mov	r3, r0
 800bff2:	461a      	mov	r2, r3
 800bff4:	2164      	movs	r1, #100	; 0x64
 800bff6:	6878      	ldr	r0, [r7, #4]
 800bff8:	f7ff fed0 	bl	800bd9c <SPI_EndRxTransaction>
 800bffc:	4603      	mov	r3, r0
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d005      	beq.n	800c00e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c006:	f043 0220 	orr.w	r2, r3, #32
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	689b      	ldr	r3, [r3, #8]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d10a      	bne.n	800c02c <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c016:	2300      	movs	r3, #0
 800c018:	60fb      	str	r3, [r7, #12]
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	68db      	ldr	r3, [r3, #12]
 800c020:	60fb      	str	r3, [r7, #12]
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	689b      	ldr	r3, [r3, #8]
 800c028:	60fb      	str	r3, [r7, #12]
 800c02a:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	2201      	movs	r2, #1
 800c030:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d103      	bne.n	800c044 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800c03c:	6878      	ldr	r0, [r7, #4]
 800c03e:	f7ff fcc3 	bl	800b9c8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800c042:	e002      	b.n	800c04a <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 800c044:	6878      	ldr	r0, [r7, #4]
 800c046:	f7ff fcd3 	bl	800b9f0 <HAL_SPI_ErrorCallback>
}
 800c04a:	bf00      	nop
 800c04c:	3710      	adds	r7, #16
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}
	...

0800c054 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b086      	sub	sp, #24
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800c05c:	4b2c      	ldr	r3, [pc, #176]	; (800c110 <SPI_CloseTx_ISR+0xbc>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	4a2c      	ldr	r2, [pc, #176]	; (800c114 <SPI_CloseTx_ISR+0xc0>)
 800c062:	fba2 2303 	umull	r2, r3, r2, r3
 800c066:	0a5b      	lsrs	r3, r3, #9
 800c068:	2264      	movs	r2, #100	; 0x64
 800c06a:	fb02 f303 	mul.w	r3, r2, r3
 800c06e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c070:	f7f8 fb7c 	bl	800476c <HAL_GetTick>
 800c074:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800c076:	693b      	ldr	r3, [r7, #16]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d106      	bne.n	800c08a <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c080:	f043 0220 	orr.w	r2, r3, #32
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c088:	e009      	b.n	800c09e <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	3b01      	subs	r3, #1
 800c08e:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	689b      	ldr	r3, [r3, #8]
 800c096:	f003 0302 	and.w	r3, r3, #2
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d0eb      	beq.n	800c076 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	685a      	ldr	r2, [r3, #4]
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800c0ac:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c0ae:	697a      	ldr	r2, [r7, #20]
 800c0b0:	2164      	movs	r1, #100	; 0x64
 800c0b2:	6878      	ldr	r0, [r7, #4]
 800c0b4:	f7ff fed8 	bl	800be68 <SPI_EndRxTxTransaction>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d005      	beq.n	800c0ca <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0c2:	f043 0220 	orr.w	r2, r3, #32
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	689b      	ldr	r3, [r3, #8]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d10a      	bne.n	800c0e8 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	60fb      	str	r3, [r7, #12]
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	68db      	ldr	r3, [r3, #12]
 800c0dc:	60fb      	str	r3, [r7, #12]
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	689b      	ldr	r3, [r3, #8]
 800c0e4:	60fb      	str	r3, [r7, #12]
 800c0e6:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	2201      	movs	r2, #1
 800c0ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d003      	beq.n	800c100 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800c0f8:	6878      	ldr	r0, [r7, #4]
 800c0fa:	f7ff fc79 	bl	800b9f0 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800c0fe:	e002      	b.n	800c106 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 800c100:	6878      	ldr	r0, [r7, #4]
 800c102:	f7ff fc57 	bl	800b9b4 <HAL_SPI_TxCpltCallback>
}
 800c106:	bf00      	nop
 800c108:	3718      	adds	r7, #24
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}
 800c10e:	bf00      	nop
 800c110:	2000006c 	.word	0x2000006c
 800c114:	057619f1 	.word	0x057619f1

0800c118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b082      	sub	sp, #8
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d101      	bne.n	800c12a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c126:	2301      	movs	r3, #1
 800c128:	e01d      	b.n	800c166 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c130:	b2db      	uxtb	r3, r3
 800c132:	2b00      	cmp	r3, #0
 800c134:	d106      	bne.n	800c144 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	2200      	movs	r2, #0
 800c13a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f7f7 ff34 	bl	8003fac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2202      	movs	r2, #2
 800c148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681a      	ldr	r2, [r3, #0]
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	3304      	adds	r3, #4
 800c154:	4619      	mov	r1, r3
 800c156:	4610      	mov	r0, r2
 800c158:	f000 fcc6 	bl	800cae8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2201      	movs	r2, #1
 800c160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c164:	2300      	movs	r3, #0
}
 800c166:	4618      	mov	r0, r3
 800c168:	3708      	adds	r7, #8
 800c16a:	46bd      	mov	sp, r7
 800c16c:	bd80      	pop	{r7, pc}

0800c16e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c16e:	b480      	push	{r7}
 800c170:	b085      	sub	sp, #20
 800c172:	af00      	add	r7, sp, #0
 800c174:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	2202      	movs	r2, #2
 800c17a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	689b      	ldr	r3, [r3, #8]
 800c184:	f003 0307 	and.w	r3, r3, #7
 800c188:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	2b06      	cmp	r3, #6
 800c18e:	d007      	beq.n	800c1a0 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	681a      	ldr	r2, [r3, #0]
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	f042 0201 	orr.w	r2, r2, #1
 800c19e:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2201      	movs	r2, #1
 800c1a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800c1a8:	2300      	movs	r3, #0
}
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	3714      	adds	r7, #20
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b4:	4770      	bx	lr

0800c1b6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c1b6:	b480      	push	{r7}
 800c1b8:	b085      	sub	sp, #20
 800c1ba:	af00      	add	r7, sp, #0
 800c1bc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	68da      	ldr	r2, [r3, #12]
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	f042 0201 	orr.w	r2, r2, #1
 800c1cc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	689b      	ldr	r3, [r3, #8]
 800c1d4:	f003 0307 	and.w	r3, r3, #7
 800c1d8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2b06      	cmp	r3, #6
 800c1de:	d007      	beq.n	800c1f0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	681a      	ldr	r2, [r3, #0]
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	f042 0201 	orr.w	r2, r2, #1
 800c1ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c1f0:	2300      	movs	r3, #0
}
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	3714      	adds	r7, #20
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fc:	4770      	bx	lr

0800c1fe <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c1fe:	b480      	push	{r7}
 800c200:	b083      	sub	sp, #12
 800c202:	af00      	add	r7, sp, #0
 800c204:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	68da      	ldr	r2, [r3, #12]
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	f022 0201 	bic.w	r2, r2, #1
 800c214:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	6a1a      	ldr	r2, [r3, #32]
 800c21c:	f241 1311 	movw	r3, #4369	; 0x1111
 800c220:	4013      	ands	r3, r2
 800c222:	2b00      	cmp	r3, #0
 800c224:	d10f      	bne.n	800c246 <HAL_TIM_Base_Stop_IT+0x48>
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	6a1a      	ldr	r2, [r3, #32]
 800c22c:	f240 4344 	movw	r3, #1092	; 0x444
 800c230:	4013      	ands	r3, r2
 800c232:	2b00      	cmp	r3, #0
 800c234:	d107      	bne.n	800c246 <HAL_TIM_Base_Stop_IT+0x48>
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	681a      	ldr	r2, [r3, #0]
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	f022 0201 	bic.w	r2, r2, #1
 800c244:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c246:	2300      	movs	r3, #0
}
 800c248:	4618      	mov	r0, r3
 800c24a:	370c      	adds	r7, #12
 800c24c:	46bd      	mov	sp, r7
 800c24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c252:	4770      	bx	lr

0800c254 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800c254:	b580      	push	{r7, lr}
 800c256:	b082      	sub	sp, #8
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d101      	bne.n	800c266 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800c262:	2301      	movs	r3, #1
 800c264:	e01d      	b.n	800c2a2 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c26c:	b2db      	uxtb	r3, r3
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d106      	bne.n	800c280 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	2200      	movs	r2, #0
 800c276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f000 f815 	bl	800c2aa <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2202      	movs	r2, #2
 800c284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681a      	ldr	r2, [r3, #0]
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	3304      	adds	r3, #4
 800c290:	4619      	mov	r1, r3
 800c292:	4610      	mov	r0, r2
 800c294:	f000 fc28 	bl	800cae8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	2201      	movs	r2, #1
 800c29c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c2a0:	2300      	movs	r3, #0
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	3708      	adds	r7, #8
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}

0800c2aa <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800c2aa:	b480      	push	{r7}
 800c2ac:	b083      	sub	sp, #12
 800c2ae:	af00      	add	r7, sp, #0
 800c2b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800c2b2:	bf00      	nop
 800c2b4:	370c      	adds	r7, #12
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2bc:	4770      	bx	lr
	...

0800c2c0 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b084      	sub	sp, #16
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
 800c2c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	2201      	movs	r2, #1
 800c2d0:	6839      	ldr	r1, [r7, #0]
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f000 fef2 	bl	800d0bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	4a15      	ldr	r2, [pc, #84]	; (800c334 <HAL_TIM_OC_Start+0x74>)
 800c2de:	4293      	cmp	r3, r2
 800c2e0:	d004      	beq.n	800c2ec <HAL_TIM_OC_Start+0x2c>
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	4a14      	ldr	r2, [pc, #80]	; (800c338 <HAL_TIM_OC_Start+0x78>)
 800c2e8:	4293      	cmp	r3, r2
 800c2ea:	d101      	bne.n	800c2f0 <HAL_TIM_OC_Start+0x30>
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	e000      	b.n	800c2f2 <HAL_TIM_OC_Start+0x32>
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d007      	beq.n	800c306 <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c304:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	689b      	ldr	r3, [r3, #8]
 800c30c:	f003 0307 	and.w	r3, r3, #7
 800c310:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	2b06      	cmp	r3, #6
 800c316:	d007      	beq.n	800c328 <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	681a      	ldr	r2, [r3, #0]
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	f042 0201 	orr.w	r2, r2, #1
 800c326:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c328:	2300      	movs	r3, #0
}
 800c32a:	4618      	mov	r0, r3
 800c32c:	3710      	adds	r7, #16
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd80      	pop	{r7, pc}
 800c332:	bf00      	nop
 800c334:	40010000 	.word	0x40010000
 800c338:	40010400 	.word	0x40010400

0800c33c <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b082      	sub	sp, #8
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	2200      	movs	r2, #0
 800c34c:	6839      	ldr	r1, [r7, #0]
 800c34e:	4618      	mov	r0, r3
 800c350:	f000 feb4 	bl	800d0bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	4a20      	ldr	r2, [pc, #128]	; (800c3dc <HAL_TIM_OC_Stop+0xa0>)
 800c35a:	4293      	cmp	r3, r2
 800c35c:	d004      	beq.n	800c368 <HAL_TIM_OC_Stop+0x2c>
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	4a1f      	ldr	r2, [pc, #124]	; (800c3e0 <HAL_TIM_OC_Stop+0xa4>)
 800c364:	4293      	cmp	r3, r2
 800c366:	d101      	bne.n	800c36c <HAL_TIM_OC_Stop+0x30>
 800c368:	2301      	movs	r3, #1
 800c36a:	e000      	b.n	800c36e <HAL_TIM_OC_Stop+0x32>
 800c36c:	2300      	movs	r3, #0
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d017      	beq.n	800c3a2 <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	6a1a      	ldr	r2, [r3, #32]
 800c378:	f241 1311 	movw	r3, #4369	; 0x1111
 800c37c:	4013      	ands	r3, r2
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d10f      	bne.n	800c3a2 <HAL_TIM_OC_Stop+0x66>
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	6a1a      	ldr	r2, [r3, #32]
 800c388:	f240 4344 	movw	r3, #1092	; 0x444
 800c38c:	4013      	ands	r3, r2
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d107      	bne.n	800c3a2 <HAL_TIM_OC_Stop+0x66>
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c3a0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	6a1a      	ldr	r2, [r3, #32]
 800c3a8:	f241 1311 	movw	r3, #4369	; 0x1111
 800c3ac:	4013      	ands	r3, r2
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d10f      	bne.n	800c3d2 <HAL_TIM_OC_Stop+0x96>
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	6a1a      	ldr	r2, [r3, #32]
 800c3b8:	f240 4344 	movw	r3, #1092	; 0x444
 800c3bc:	4013      	ands	r3, r2
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d107      	bne.n	800c3d2 <HAL_TIM_OC_Stop+0x96>
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	681a      	ldr	r2, [r3, #0]
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	f022 0201 	bic.w	r2, r2, #1
 800c3d0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c3d2:	2300      	movs	r3, #0
}
 800c3d4:	4618      	mov	r0, r3
 800c3d6:	3708      	adds	r7, #8
 800c3d8:	46bd      	mov	sp, r7
 800c3da:	bd80      	pop	{r7, pc}
 800c3dc:	40010000 	.word	0x40010000
 800c3e0:	40010400 	.word	0x40010400

0800c3e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c3e4:	b580      	push	{r7, lr}
 800c3e6:	b082      	sub	sp, #8
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d101      	bne.n	800c3f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c3f2:	2301      	movs	r3, #1
 800c3f4:	e01d      	b.n	800c432 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c3fc:	b2db      	uxtb	r3, r3
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d106      	bne.n	800c410 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	2200      	movs	r2, #0
 800c406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c40a:	6878      	ldr	r0, [r7, #4]
 800c40c:	f000 f815 	bl	800c43a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	2202      	movs	r2, #2
 800c414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681a      	ldr	r2, [r3, #0]
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	3304      	adds	r3, #4
 800c420:	4619      	mov	r1, r3
 800c422:	4610      	mov	r0, r2
 800c424:	f000 fb60 	bl	800cae8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2201      	movs	r2, #1
 800c42c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c430:	2300      	movs	r3, #0
}
 800c432:	4618      	mov	r0, r3
 800c434:	3708      	adds	r7, #8
 800c436:	46bd      	mov	sp, r7
 800c438:	bd80      	pop	{r7, pc}

0800c43a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c43a:	b480      	push	{r7}
 800c43c:	b083      	sub	sp, #12
 800c43e:	af00      	add	r7, sp, #0
 800c440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c442:	bf00      	nop
 800c444:	370c      	adds	r7, #12
 800c446:	46bd      	mov	sp, r7
 800c448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44c:	4770      	bx	lr
	...

0800c450 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
 800c458:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	2201      	movs	r2, #1
 800c460:	6839      	ldr	r1, [r7, #0]
 800c462:	4618      	mov	r0, r3
 800c464:	f000 fe2a 	bl	800d0bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	4a15      	ldr	r2, [pc, #84]	; (800c4c4 <HAL_TIM_PWM_Start+0x74>)
 800c46e:	4293      	cmp	r3, r2
 800c470:	d004      	beq.n	800c47c <HAL_TIM_PWM_Start+0x2c>
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	4a14      	ldr	r2, [pc, #80]	; (800c4c8 <HAL_TIM_PWM_Start+0x78>)
 800c478:	4293      	cmp	r3, r2
 800c47a:	d101      	bne.n	800c480 <HAL_TIM_PWM_Start+0x30>
 800c47c:	2301      	movs	r3, #1
 800c47e:	e000      	b.n	800c482 <HAL_TIM_PWM_Start+0x32>
 800c480:	2300      	movs	r3, #0
 800c482:	2b00      	cmp	r3, #0
 800c484:	d007      	beq.n	800c496 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c494:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	689b      	ldr	r3, [r3, #8]
 800c49c:	f003 0307 	and.w	r3, r3, #7
 800c4a0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	2b06      	cmp	r3, #6
 800c4a6:	d007      	beq.n	800c4b8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	681a      	ldr	r2, [r3, #0]
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	f042 0201 	orr.w	r2, r2, #1
 800c4b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c4b8:	2300      	movs	r3, #0
}
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	3710      	adds	r7, #16
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	bd80      	pop	{r7, pc}
 800c4c2:	bf00      	nop
 800c4c4:	40010000 	.word	0x40010000
 800c4c8:	40010400 	.word	0x40010400

0800c4cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c4cc:	b580      	push	{r7, lr}
 800c4ce:	b082      	sub	sp, #8
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	691b      	ldr	r3, [r3, #16]
 800c4da:	f003 0302 	and.w	r3, r3, #2
 800c4de:	2b02      	cmp	r3, #2
 800c4e0:	d122      	bne.n	800c528 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	68db      	ldr	r3, [r3, #12]
 800c4e8:	f003 0302 	and.w	r3, r3, #2
 800c4ec:	2b02      	cmp	r3, #2
 800c4ee:	d11b      	bne.n	800c528 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	f06f 0202 	mvn.w	r2, #2
 800c4f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	2201      	movs	r2, #1
 800c4fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	699b      	ldr	r3, [r3, #24]
 800c506:	f003 0303 	and.w	r3, r3, #3
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d003      	beq.n	800c516 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c50e:	6878      	ldr	r0, [r7, #4]
 800c510:	f000 facb 	bl	800caaa <HAL_TIM_IC_CaptureCallback>
 800c514:	e005      	b.n	800c522 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c516:	6878      	ldr	r0, [r7, #4]
 800c518:	f000 fabd 	bl	800ca96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f000 face 	bl	800cabe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	2200      	movs	r2, #0
 800c526:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	691b      	ldr	r3, [r3, #16]
 800c52e:	f003 0304 	and.w	r3, r3, #4
 800c532:	2b04      	cmp	r3, #4
 800c534:	d122      	bne.n	800c57c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	68db      	ldr	r3, [r3, #12]
 800c53c:	f003 0304 	and.w	r3, r3, #4
 800c540:	2b04      	cmp	r3, #4
 800c542:	d11b      	bne.n	800c57c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	f06f 0204 	mvn.w	r2, #4
 800c54c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	2202      	movs	r2, #2
 800c552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	699b      	ldr	r3, [r3, #24]
 800c55a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d003      	beq.n	800c56a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c562:	6878      	ldr	r0, [r7, #4]
 800c564:	f000 faa1 	bl	800caaa <HAL_TIM_IC_CaptureCallback>
 800c568:	e005      	b.n	800c576 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f000 fa93 	bl	800ca96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c570:	6878      	ldr	r0, [r7, #4]
 800c572:	f000 faa4 	bl	800cabe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	2200      	movs	r2, #0
 800c57a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	691b      	ldr	r3, [r3, #16]
 800c582:	f003 0308 	and.w	r3, r3, #8
 800c586:	2b08      	cmp	r3, #8
 800c588:	d122      	bne.n	800c5d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	68db      	ldr	r3, [r3, #12]
 800c590:	f003 0308 	and.w	r3, r3, #8
 800c594:	2b08      	cmp	r3, #8
 800c596:	d11b      	bne.n	800c5d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	f06f 0208 	mvn.w	r2, #8
 800c5a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	2204      	movs	r2, #4
 800c5a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	69db      	ldr	r3, [r3, #28]
 800c5ae:	f003 0303 	and.w	r3, r3, #3
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d003      	beq.n	800c5be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c5b6:	6878      	ldr	r0, [r7, #4]
 800c5b8:	f000 fa77 	bl	800caaa <HAL_TIM_IC_CaptureCallback>
 800c5bc:	e005      	b.n	800c5ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	f000 fa69 	bl	800ca96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c5c4:	6878      	ldr	r0, [r7, #4]
 800c5c6:	f000 fa7a 	bl	800cabe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	691b      	ldr	r3, [r3, #16]
 800c5d6:	f003 0310 	and.w	r3, r3, #16
 800c5da:	2b10      	cmp	r3, #16
 800c5dc:	d122      	bne.n	800c624 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	68db      	ldr	r3, [r3, #12]
 800c5e4:	f003 0310 	and.w	r3, r3, #16
 800c5e8:	2b10      	cmp	r3, #16
 800c5ea:	d11b      	bne.n	800c624 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	f06f 0210 	mvn.w	r2, #16
 800c5f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	2208      	movs	r2, #8
 800c5fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	69db      	ldr	r3, [r3, #28]
 800c602:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c606:	2b00      	cmp	r3, #0
 800c608:	d003      	beq.n	800c612 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	f000 fa4d 	bl	800caaa <HAL_TIM_IC_CaptureCallback>
 800c610:	e005      	b.n	800c61e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f000 fa3f 	bl	800ca96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c618:	6878      	ldr	r0, [r7, #4]
 800c61a:	f000 fa50 	bl	800cabe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	2200      	movs	r2, #0
 800c622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	691b      	ldr	r3, [r3, #16]
 800c62a:	f003 0301 	and.w	r3, r3, #1
 800c62e:	2b01      	cmp	r3, #1
 800c630:	d10e      	bne.n	800c650 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	68db      	ldr	r3, [r3, #12]
 800c638:	f003 0301 	and.w	r3, r3, #1
 800c63c:	2b01      	cmp	r3, #1
 800c63e:	d107      	bne.n	800c650 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	f06f 0201 	mvn.w	r2, #1
 800c648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c64a:	6878      	ldr	r0, [r7, #4]
 800c64c:	f7f6 fac0 	bl	8002bd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	691b      	ldr	r3, [r3, #16]
 800c656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c65a:	2b80      	cmp	r3, #128	; 0x80
 800c65c:	d10e      	bne.n	800c67c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	68db      	ldr	r3, [r3, #12]
 800c664:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c668:	2b80      	cmp	r3, #128	; 0x80
 800c66a:	d107      	bne.n	800c67c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c674:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c676:	6878      	ldr	r0, [r7, #4]
 800c678:	f000 fe1e 	bl	800d2b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	691b      	ldr	r3, [r3, #16]
 800c682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c686:	2b40      	cmp	r3, #64	; 0x40
 800c688:	d10e      	bne.n	800c6a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	68db      	ldr	r3, [r3, #12]
 800c690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c694:	2b40      	cmp	r3, #64	; 0x40
 800c696:	d107      	bne.n	800c6a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c6a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f000 fa15 	bl	800cad2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	691b      	ldr	r3, [r3, #16]
 800c6ae:	f003 0320 	and.w	r3, r3, #32
 800c6b2:	2b20      	cmp	r3, #32
 800c6b4:	d10e      	bne.n	800c6d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	68db      	ldr	r3, [r3, #12]
 800c6bc:	f003 0320 	and.w	r3, r3, #32
 800c6c0:	2b20      	cmp	r3, #32
 800c6c2:	d107      	bne.n	800c6d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	f06f 0220 	mvn.w	r2, #32
 800c6cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c6ce:	6878      	ldr	r0, [r7, #4]
 800c6d0:	f000 fde8 	bl	800d2a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c6d4:	bf00      	nop
 800c6d6:	3708      	adds	r7, #8
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	bd80      	pop	{r7, pc}

0800c6dc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b084      	sub	sp, #16
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	60f8      	str	r0, [r7, #12]
 800c6e4:	60b9      	str	r1, [r7, #8]
 800c6e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c6ee:	2b01      	cmp	r3, #1
 800c6f0:	d101      	bne.n	800c6f6 <HAL_TIM_OC_ConfigChannel+0x1a>
 800c6f2:	2302      	movs	r3, #2
 800c6f4:	e04e      	b.n	800c794 <HAL_TIM_OC_ConfigChannel+0xb8>
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	2201      	movs	r2, #1
 800c6fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	2202      	movs	r2, #2
 800c702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	2b0c      	cmp	r3, #12
 800c70a:	d839      	bhi.n	800c780 <HAL_TIM_OC_ConfigChannel+0xa4>
 800c70c:	a201      	add	r2, pc, #4	; (adr r2, 800c714 <HAL_TIM_OC_ConfigChannel+0x38>)
 800c70e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c712:	bf00      	nop
 800c714:	0800c749 	.word	0x0800c749
 800c718:	0800c781 	.word	0x0800c781
 800c71c:	0800c781 	.word	0x0800c781
 800c720:	0800c781 	.word	0x0800c781
 800c724:	0800c757 	.word	0x0800c757
 800c728:	0800c781 	.word	0x0800c781
 800c72c:	0800c781 	.word	0x0800c781
 800c730:	0800c781 	.word	0x0800c781
 800c734:	0800c765 	.word	0x0800c765
 800c738:	0800c781 	.word	0x0800c781
 800c73c:	0800c781 	.word	0x0800c781
 800c740:	0800c781 	.word	0x0800c781
 800c744:	0800c773 	.word	0x0800c773
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	68b9      	ldr	r1, [r7, #8]
 800c74e:	4618      	mov	r0, r3
 800c750:	f000 fa6a 	bl	800cc28 <TIM_OC1_SetConfig>
      break;
 800c754:	e015      	b.n	800c782 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	68b9      	ldr	r1, [r7, #8]
 800c75c:	4618      	mov	r0, r3
 800c75e:	f000 fad3 	bl	800cd08 <TIM_OC2_SetConfig>
      break;
 800c762:	e00e      	b.n	800c782 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	68b9      	ldr	r1, [r7, #8]
 800c76a:	4618      	mov	r0, r3
 800c76c:	f000 fb42 	bl	800cdf4 <TIM_OC3_SetConfig>
      break;
 800c770:	e007      	b.n	800c782 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	68b9      	ldr	r1, [r7, #8]
 800c778:	4618      	mov	r0, r3
 800c77a:	f000 fbaf 	bl	800cedc <TIM_OC4_SetConfig>
      break;
 800c77e:	e000      	b.n	800c782 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800c780:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	2201      	movs	r2, #1
 800c786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	2200      	movs	r2, #0
 800c78e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c792:	2300      	movs	r3, #0
}
 800c794:	4618      	mov	r0, r3
 800c796:	3710      	adds	r7, #16
 800c798:	46bd      	mov	sp, r7
 800c79a:	bd80      	pop	{r7, pc}

0800c79c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c79c:	b580      	push	{r7, lr}
 800c79e:	b084      	sub	sp, #16
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	60f8      	str	r0, [r7, #12]
 800c7a4:	60b9      	str	r1, [r7, #8]
 800c7a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c7ae:	2b01      	cmp	r3, #1
 800c7b0:	d101      	bne.n	800c7b6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c7b2:	2302      	movs	r3, #2
 800c7b4:	e0b4      	b.n	800c920 <HAL_TIM_PWM_ConfigChannel+0x184>
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	2201      	movs	r2, #1
 800c7ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	2202      	movs	r2, #2
 800c7c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	2b0c      	cmp	r3, #12
 800c7ca:	f200 809f 	bhi.w	800c90c <HAL_TIM_PWM_ConfigChannel+0x170>
 800c7ce:	a201      	add	r2, pc, #4	; (adr r2, 800c7d4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800c7d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7d4:	0800c809 	.word	0x0800c809
 800c7d8:	0800c90d 	.word	0x0800c90d
 800c7dc:	0800c90d 	.word	0x0800c90d
 800c7e0:	0800c90d 	.word	0x0800c90d
 800c7e4:	0800c849 	.word	0x0800c849
 800c7e8:	0800c90d 	.word	0x0800c90d
 800c7ec:	0800c90d 	.word	0x0800c90d
 800c7f0:	0800c90d 	.word	0x0800c90d
 800c7f4:	0800c88b 	.word	0x0800c88b
 800c7f8:	0800c90d 	.word	0x0800c90d
 800c7fc:	0800c90d 	.word	0x0800c90d
 800c800:	0800c90d 	.word	0x0800c90d
 800c804:	0800c8cb 	.word	0x0800c8cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	68b9      	ldr	r1, [r7, #8]
 800c80e:	4618      	mov	r0, r3
 800c810:	f000 fa0a 	bl	800cc28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	699a      	ldr	r2, [r3, #24]
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f042 0208 	orr.w	r2, r2, #8
 800c822:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	699a      	ldr	r2, [r3, #24]
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	f022 0204 	bic.w	r2, r2, #4
 800c832:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	6999      	ldr	r1, [r3, #24]
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	691a      	ldr	r2, [r3, #16]
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	430a      	orrs	r2, r1
 800c844:	619a      	str	r2, [r3, #24]
      break;
 800c846:	e062      	b.n	800c90e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	68b9      	ldr	r1, [r7, #8]
 800c84e:	4618      	mov	r0, r3
 800c850:	f000 fa5a 	bl	800cd08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	699a      	ldr	r2, [r3, #24]
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c862:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	699a      	ldr	r2, [r3, #24]
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c872:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	6999      	ldr	r1, [r3, #24]
 800c87a:	68bb      	ldr	r3, [r7, #8]
 800c87c:	691b      	ldr	r3, [r3, #16]
 800c87e:	021a      	lsls	r2, r3, #8
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	430a      	orrs	r2, r1
 800c886:	619a      	str	r2, [r3, #24]
      break;
 800c888:	e041      	b.n	800c90e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	68b9      	ldr	r1, [r7, #8]
 800c890:	4618      	mov	r0, r3
 800c892:	f000 faaf 	bl	800cdf4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	69da      	ldr	r2, [r3, #28]
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	f042 0208 	orr.w	r2, r2, #8
 800c8a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	69da      	ldr	r2, [r3, #28]
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	f022 0204 	bic.w	r2, r2, #4
 800c8b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	69d9      	ldr	r1, [r3, #28]
 800c8bc:	68bb      	ldr	r3, [r7, #8]
 800c8be:	691a      	ldr	r2, [r3, #16]
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	430a      	orrs	r2, r1
 800c8c6:	61da      	str	r2, [r3, #28]
      break;
 800c8c8:	e021      	b.n	800c90e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	68b9      	ldr	r1, [r7, #8]
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	f000 fb03 	bl	800cedc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	69da      	ldr	r2, [r3, #28]
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c8e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	69da      	ldr	r2, [r3, #28]
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c8f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	69d9      	ldr	r1, [r3, #28]
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	691b      	ldr	r3, [r3, #16]
 800c900:	021a      	lsls	r2, r3, #8
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	430a      	orrs	r2, r1
 800c908:	61da      	str	r2, [r3, #28]
      break;
 800c90a:	e000      	b.n	800c90e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800c90c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	2201      	movs	r2, #1
 800c912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	2200      	movs	r2, #0
 800c91a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c91e:	2300      	movs	r3, #0
}
 800c920:	4618      	mov	r0, r3
 800c922:	3710      	adds	r7, #16
 800c924:	46bd      	mov	sp, r7
 800c926:	bd80      	pop	{r7, pc}

0800c928 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b084      	sub	sp, #16
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
 800c930:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c938:	2b01      	cmp	r3, #1
 800c93a:	d101      	bne.n	800c940 <HAL_TIM_ConfigClockSource+0x18>
 800c93c:	2302      	movs	r3, #2
 800c93e:	e0a6      	b.n	800ca8e <HAL_TIM_ConfigClockSource+0x166>
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	2201      	movs	r2, #1
 800c944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	2202      	movs	r2, #2
 800c94c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	689b      	ldr	r3, [r3, #8]
 800c956:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c95e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c966:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	68fa      	ldr	r2, [r7, #12]
 800c96e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	2b40      	cmp	r3, #64	; 0x40
 800c976:	d067      	beq.n	800ca48 <HAL_TIM_ConfigClockSource+0x120>
 800c978:	2b40      	cmp	r3, #64	; 0x40
 800c97a:	d80b      	bhi.n	800c994 <HAL_TIM_ConfigClockSource+0x6c>
 800c97c:	2b10      	cmp	r3, #16
 800c97e:	d073      	beq.n	800ca68 <HAL_TIM_ConfigClockSource+0x140>
 800c980:	2b10      	cmp	r3, #16
 800c982:	d802      	bhi.n	800c98a <HAL_TIM_ConfigClockSource+0x62>
 800c984:	2b00      	cmp	r3, #0
 800c986:	d06f      	beq.n	800ca68 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800c988:	e078      	b.n	800ca7c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c98a:	2b20      	cmp	r3, #32
 800c98c:	d06c      	beq.n	800ca68 <HAL_TIM_ConfigClockSource+0x140>
 800c98e:	2b30      	cmp	r3, #48	; 0x30
 800c990:	d06a      	beq.n	800ca68 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800c992:	e073      	b.n	800ca7c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c994:	2b70      	cmp	r3, #112	; 0x70
 800c996:	d00d      	beq.n	800c9b4 <HAL_TIM_ConfigClockSource+0x8c>
 800c998:	2b70      	cmp	r3, #112	; 0x70
 800c99a:	d804      	bhi.n	800c9a6 <HAL_TIM_ConfigClockSource+0x7e>
 800c99c:	2b50      	cmp	r3, #80	; 0x50
 800c99e:	d033      	beq.n	800ca08 <HAL_TIM_ConfigClockSource+0xe0>
 800c9a0:	2b60      	cmp	r3, #96	; 0x60
 800c9a2:	d041      	beq.n	800ca28 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800c9a4:	e06a      	b.n	800ca7c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c9a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c9aa:	d066      	beq.n	800ca7a <HAL_TIM_ConfigClockSource+0x152>
 800c9ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c9b0:	d017      	beq.n	800c9e2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800c9b2:	e063      	b.n	800ca7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	6818      	ldr	r0, [r3, #0]
 800c9b8:	683b      	ldr	r3, [r7, #0]
 800c9ba:	6899      	ldr	r1, [r3, #8]
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	685a      	ldr	r2, [r3, #4]
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	68db      	ldr	r3, [r3, #12]
 800c9c4:	f000 fb5a 	bl	800d07c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	689b      	ldr	r3, [r3, #8]
 800c9ce:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c9d6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	68fa      	ldr	r2, [r7, #12]
 800c9de:	609a      	str	r2, [r3, #8]
      break;
 800c9e0:	e04c      	b.n	800ca7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	6818      	ldr	r0, [r3, #0]
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	6899      	ldr	r1, [r3, #8]
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	685a      	ldr	r2, [r3, #4]
 800c9ee:	683b      	ldr	r3, [r7, #0]
 800c9f0:	68db      	ldr	r3, [r3, #12]
 800c9f2:	f000 fb43 	bl	800d07c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	689a      	ldr	r2, [r3, #8]
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ca04:	609a      	str	r2, [r3, #8]
      break;
 800ca06:	e039      	b.n	800ca7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	6818      	ldr	r0, [r3, #0]
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	6859      	ldr	r1, [r3, #4]
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	68db      	ldr	r3, [r3, #12]
 800ca14:	461a      	mov	r2, r3
 800ca16:	f000 fab7 	bl	800cf88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	2150      	movs	r1, #80	; 0x50
 800ca20:	4618      	mov	r0, r3
 800ca22:	f000 fb10 	bl	800d046 <TIM_ITRx_SetConfig>
      break;
 800ca26:	e029      	b.n	800ca7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	6818      	ldr	r0, [r3, #0]
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	6859      	ldr	r1, [r3, #4]
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	68db      	ldr	r3, [r3, #12]
 800ca34:	461a      	mov	r2, r3
 800ca36:	f000 fad6 	bl	800cfe6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	2160      	movs	r1, #96	; 0x60
 800ca40:	4618      	mov	r0, r3
 800ca42:	f000 fb00 	bl	800d046 <TIM_ITRx_SetConfig>
      break;
 800ca46:	e019      	b.n	800ca7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	6818      	ldr	r0, [r3, #0]
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	6859      	ldr	r1, [r3, #4]
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	68db      	ldr	r3, [r3, #12]
 800ca54:	461a      	mov	r2, r3
 800ca56:	f000 fa97 	bl	800cf88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	2140      	movs	r1, #64	; 0x40
 800ca60:	4618      	mov	r0, r3
 800ca62:	f000 faf0 	bl	800d046 <TIM_ITRx_SetConfig>
      break;
 800ca66:	e009      	b.n	800ca7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681a      	ldr	r2, [r3, #0]
 800ca6c:	683b      	ldr	r3, [r7, #0]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	4619      	mov	r1, r3
 800ca72:	4610      	mov	r0, r2
 800ca74:	f000 fae7 	bl	800d046 <TIM_ITRx_SetConfig>
      break;
 800ca78:	e000      	b.n	800ca7c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800ca7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	2201      	movs	r2, #1
 800ca80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	2200      	movs	r2, #0
 800ca88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ca8c:	2300      	movs	r3, #0
}
 800ca8e:	4618      	mov	r0, r3
 800ca90:	3710      	adds	r7, #16
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}

0800ca96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ca96:	b480      	push	{r7}
 800ca98:	b083      	sub	sp, #12
 800ca9a:	af00      	add	r7, sp, #0
 800ca9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ca9e:	bf00      	nop
 800caa0:	370c      	adds	r7, #12
 800caa2:	46bd      	mov	sp, r7
 800caa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa8:	4770      	bx	lr

0800caaa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800caaa:	b480      	push	{r7}
 800caac:	b083      	sub	sp, #12
 800caae:	af00      	add	r7, sp, #0
 800cab0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cab2:	bf00      	nop
 800cab4:	370c      	adds	r7, #12
 800cab6:	46bd      	mov	sp, r7
 800cab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cabc:	4770      	bx	lr

0800cabe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cabe:	b480      	push	{r7}
 800cac0:	b083      	sub	sp, #12
 800cac2:	af00      	add	r7, sp, #0
 800cac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cac6:	bf00      	nop
 800cac8:	370c      	adds	r7, #12
 800caca:	46bd      	mov	sp, r7
 800cacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad0:	4770      	bx	lr

0800cad2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cad2:	b480      	push	{r7}
 800cad4:	b083      	sub	sp, #12
 800cad6:	af00      	add	r7, sp, #0
 800cad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cada:	bf00      	nop
 800cadc:	370c      	adds	r7, #12
 800cade:	46bd      	mov	sp, r7
 800cae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae4:	4770      	bx	lr
	...

0800cae8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800cae8:	b480      	push	{r7}
 800caea:	b085      	sub	sp, #20
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
 800caf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	4a40      	ldr	r2, [pc, #256]	; (800cbfc <TIM_Base_SetConfig+0x114>)
 800cafc:	4293      	cmp	r3, r2
 800cafe:	d013      	beq.n	800cb28 <TIM_Base_SetConfig+0x40>
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb06:	d00f      	beq.n	800cb28 <TIM_Base_SetConfig+0x40>
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	4a3d      	ldr	r2, [pc, #244]	; (800cc00 <TIM_Base_SetConfig+0x118>)
 800cb0c:	4293      	cmp	r3, r2
 800cb0e:	d00b      	beq.n	800cb28 <TIM_Base_SetConfig+0x40>
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	4a3c      	ldr	r2, [pc, #240]	; (800cc04 <TIM_Base_SetConfig+0x11c>)
 800cb14:	4293      	cmp	r3, r2
 800cb16:	d007      	beq.n	800cb28 <TIM_Base_SetConfig+0x40>
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	4a3b      	ldr	r2, [pc, #236]	; (800cc08 <TIM_Base_SetConfig+0x120>)
 800cb1c:	4293      	cmp	r3, r2
 800cb1e:	d003      	beq.n	800cb28 <TIM_Base_SetConfig+0x40>
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	4a3a      	ldr	r2, [pc, #232]	; (800cc0c <TIM_Base_SetConfig+0x124>)
 800cb24:	4293      	cmp	r3, r2
 800cb26:	d108      	bne.n	800cb3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	685b      	ldr	r3, [r3, #4]
 800cb34:	68fa      	ldr	r2, [r7, #12]
 800cb36:	4313      	orrs	r3, r2
 800cb38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	4a2f      	ldr	r2, [pc, #188]	; (800cbfc <TIM_Base_SetConfig+0x114>)
 800cb3e:	4293      	cmp	r3, r2
 800cb40:	d02b      	beq.n	800cb9a <TIM_Base_SetConfig+0xb2>
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb48:	d027      	beq.n	800cb9a <TIM_Base_SetConfig+0xb2>
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	4a2c      	ldr	r2, [pc, #176]	; (800cc00 <TIM_Base_SetConfig+0x118>)
 800cb4e:	4293      	cmp	r3, r2
 800cb50:	d023      	beq.n	800cb9a <TIM_Base_SetConfig+0xb2>
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	4a2b      	ldr	r2, [pc, #172]	; (800cc04 <TIM_Base_SetConfig+0x11c>)
 800cb56:	4293      	cmp	r3, r2
 800cb58:	d01f      	beq.n	800cb9a <TIM_Base_SetConfig+0xb2>
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	4a2a      	ldr	r2, [pc, #168]	; (800cc08 <TIM_Base_SetConfig+0x120>)
 800cb5e:	4293      	cmp	r3, r2
 800cb60:	d01b      	beq.n	800cb9a <TIM_Base_SetConfig+0xb2>
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	4a29      	ldr	r2, [pc, #164]	; (800cc0c <TIM_Base_SetConfig+0x124>)
 800cb66:	4293      	cmp	r3, r2
 800cb68:	d017      	beq.n	800cb9a <TIM_Base_SetConfig+0xb2>
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	4a28      	ldr	r2, [pc, #160]	; (800cc10 <TIM_Base_SetConfig+0x128>)
 800cb6e:	4293      	cmp	r3, r2
 800cb70:	d013      	beq.n	800cb9a <TIM_Base_SetConfig+0xb2>
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	4a27      	ldr	r2, [pc, #156]	; (800cc14 <TIM_Base_SetConfig+0x12c>)
 800cb76:	4293      	cmp	r3, r2
 800cb78:	d00f      	beq.n	800cb9a <TIM_Base_SetConfig+0xb2>
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	4a26      	ldr	r2, [pc, #152]	; (800cc18 <TIM_Base_SetConfig+0x130>)
 800cb7e:	4293      	cmp	r3, r2
 800cb80:	d00b      	beq.n	800cb9a <TIM_Base_SetConfig+0xb2>
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	4a25      	ldr	r2, [pc, #148]	; (800cc1c <TIM_Base_SetConfig+0x134>)
 800cb86:	4293      	cmp	r3, r2
 800cb88:	d007      	beq.n	800cb9a <TIM_Base_SetConfig+0xb2>
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	4a24      	ldr	r2, [pc, #144]	; (800cc20 <TIM_Base_SetConfig+0x138>)
 800cb8e:	4293      	cmp	r3, r2
 800cb90:	d003      	beq.n	800cb9a <TIM_Base_SetConfig+0xb2>
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	4a23      	ldr	r2, [pc, #140]	; (800cc24 <TIM_Base_SetConfig+0x13c>)
 800cb96:	4293      	cmp	r3, r2
 800cb98:	d108      	bne.n	800cbac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cba0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	68db      	ldr	r3, [r3, #12]
 800cba6:	68fa      	ldr	r2, [r7, #12]
 800cba8:	4313      	orrs	r3, r2
 800cbaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	695b      	ldr	r3, [r3, #20]
 800cbb6:	4313      	orrs	r3, r2
 800cbb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	68fa      	ldr	r2, [r7, #12]
 800cbbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cbc0:	683b      	ldr	r3, [r7, #0]
 800cbc2:	689a      	ldr	r2, [r3, #8]
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	681a      	ldr	r2, [r3, #0]
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	4a0a      	ldr	r2, [pc, #40]	; (800cbfc <TIM_Base_SetConfig+0x114>)
 800cbd4:	4293      	cmp	r3, r2
 800cbd6:	d003      	beq.n	800cbe0 <TIM_Base_SetConfig+0xf8>
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	4a0c      	ldr	r2, [pc, #48]	; (800cc0c <TIM_Base_SetConfig+0x124>)
 800cbdc:	4293      	cmp	r3, r2
 800cbde:	d103      	bne.n	800cbe8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cbe0:	683b      	ldr	r3, [r7, #0]
 800cbe2:	691a      	ldr	r2, [r3, #16]
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	2201      	movs	r2, #1
 800cbec:	615a      	str	r2, [r3, #20]
}
 800cbee:	bf00      	nop
 800cbf0:	3714      	adds	r7, #20
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf8:	4770      	bx	lr
 800cbfa:	bf00      	nop
 800cbfc:	40010000 	.word	0x40010000
 800cc00:	40000400 	.word	0x40000400
 800cc04:	40000800 	.word	0x40000800
 800cc08:	40000c00 	.word	0x40000c00
 800cc0c:	40010400 	.word	0x40010400
 800cc10:	40014000 	.word	0x40014000
 800cc14:	40014400 	.word	0x40014400
 800cc18:	40014800 	.word	0x40014800
 800cc1c:	40001800 	.word	0x40001800
 800cc20:	40001c00 	.word	0x40001c00
 800cc24:	40002000 	.word	0x40002000

0800cc28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cc28:	b480      	push	{r7}
 800cc2a:	b087      	sub	sp, #28
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
 800cc30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	6a1b      	ldr	r3, [r3, #32]
 800cc36:	f023 0201 	bic.w	r2, r3, #1
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	6a1b      	ldr	r3, [r3, #32]
 800cc42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	685b      	ldr	r3, [r3, #4]
 800cc48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	699b      	ldr	r3, [r3, #24]
 800cc4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	f023 0303 	bic.w	r3, r3, #3
 800cc5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	68fa      	ldr	r2, [r7, #12]
 800cc66:	4313      	orrs	r3, r2
 800cc68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cc6a:	697b      	ldr	r3, [r7, #20]
 800cc6c:	f023 0302 	bic.w	r3, r3, #2
 800cc70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cc72:	683b      	ldr	r3, [r7, #0]
 800cc74:	689b      	ldr	r3, [r3, #8]
 800cc76:	697a      	ldr	r2, [r7, #20]
 800cc78:	4313      	orrs	r3, r2
 800cc7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	4a20      	ldr	r2, [pc, #128]	; (800cd00 <TIM_OC1_SetConfig+0xd8>)
 800cc80:	4293      	cmp	r3, r2
 800cc82:	d003      	beq.n	800cc8c <TIM_OC1_SetConfig+0x64>
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	4a1f      	ldr	r2, [pc, #124]	; (800cd04 <TIM_OC1_SetConfig+0xdc>)
 800cc88:	4293      	cmp	r3, r2
 800cc8a:	d10c      	bne.n	800cca6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cc8c:	697b      	ldr	r3, [r7, #20]
 800cc8e:	f023 0308 	bic.w	r3, r3, #8
 800cc92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	68db      	ldr	r3, [r3, #12]
 800cc98:	697a      	ldr	r2, [r7, #20]
 800cc9a:	4313      	orrs	r3, r2
 800cc9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cc9e:	697b      	ldr	r3, [r7, #20]
 800cca0:	f023 0304 	bic.w	r3, r3, #4
 800cca4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	4a15      	ldr	r2, [pc, #84]	; (800cd00 <TIM_OC1_SetConfig+0xd8>)
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	d003      	beq.n	800ccb6 <TIM_OC1_SetConfig+0x8e>
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	4a14      	ldr	r2, [pc, #80]	; (800cd04 <TIM_OC1_SetConfig+0xdc>)
 800ccb2:	4293      	cmp	r3, r2
 800ccb4:	d111      	bne.n	800ccda <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ccb6:	693b      	ldr	r3, [r7, #16]
 800ccb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ccbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ccbe:	693b      	ldr	r3, [r7, #16]
 800ccc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ccc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ccc6:	683b      	ldr	r3, [r7, #0]
 800ccc8:	695b      	ldr	r3, [r3, #20]
 800ccca:	693a      	ldr	r2, [r7, #16]
 800cccc:	4313      	orrs	r3, r2
 800ccce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ccd0:	683b      	ldr	r3, [r7, #0]
 800ccd2:	699b      	ldr	r3, [r3, #24]
 800ccd4:	693a      	ldr	r2, [r7, #16]
 800ccd6:	4313      	orrs	r3, r2
 800ccd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	693a      	ldr	r2, [r7, #16]
 800ccde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	68fa      	ldr	r2, [r7, #12]
 800cce4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cce6:	683b      	ldr	r3, [r7, #0]
 800cce8:	685a      	ldr	r2, [r3, #4]
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	697a      	ldr	r2, [r7, #20]
 800ccf2:	621a      	str	r2, [r3, #32]
}
 800ccf4:	bf00      	nop
 800ccf6:	371c      	adds	r7, #28
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr
 800cd00:	40010000 	.word	0x40010000
 800cd04:	40010400 	.word	0x40010400

0800cd08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cd08:	b480      	push	{r7}
 800cd0a:	b087      	sub	sp, #28
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
 800cd10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	6a1b      	ldr	r3, [r3, #32]
 800cd16:	f023 0210 	bic.w	r2, r3, #16
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	6a1b      	ldr	r3, [r3, #32]
 800cd22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	685b      	ldr	r3, [r3, #4]
 800cd28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	699b      	ldr	r3, [r3, #24]
 800cd2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cd36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cd3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	021b      	lsls	r3, r3, #8
 800cd46:	68fa      	ldr	r2, [r7, #12]
 800cd48:	4313      	orrs	r3, r2
 800cd4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	f023 0320 	bic.w	r3, r3, #32
 800cd52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	689b      	ldr	r3, [r3, #8]
 800cd58:	011b      	lsls	r3, r3, #4
 800cd5a:	697a      	ldr	r2, [r7, #20]
 800cd5c:	4313      	orrs	r3, r2
 800cd5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	4a22      	ldr	r2, [pc, #136]	; (800cdec <TIM_OC2_SetConfig+0xe4>)
 800cd64:	4293      	cmp	r3, r2
 800cd66:	d003      	beq.n	800cd70 <TIM_OC2_SetConfig+0x68>
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	4a21      	ldr	r2, [pc, #132]	; (800cdf0 <TIM_OC2_SetConfig+0xe8>)
 800cd6c:	4293      	cmp	r3, r2
 800cd6e:	d10d      	bne.n	800cd8c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cd70:	697b      	ldr	r3, [r7, #20]
 800cd72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cd76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	68db      	ldr	r3, [r3, #12]
 800cd7c:	011b      	lsls	r3, r3, #4
 800cd7e:	697a      	ldr	r2, [r7, #20]
 800cd80:	4313      	orrs	r3, r2
 800cd82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cd84:	697b      	ldr	r3, [r7, #20]
 800cd86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cd8a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	4a17      	ldr	r2, [pc, #92]	; (800cdec <TIM_OC2_SetConfig+0xe4>)
 800cd90:	4293      	cmp	r3, r2
 800cd92:	d003      	beq.n	800cd9c <TIM_OC2_SetConfig+0x94>
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	4a16      	ldr	r2, [pc, #88]	; (800cdf0 <TIM_OC2_SetConfig+0xe8>)
 800cd98:	4293      	cmp	r3, r2
 800cd9a:	d113      	bne.n	800cdc4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cd9c:	693b      	ldr	r3, [r7, #16]
 800cd9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cda2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cda4:	693b      	ldr	r3, [r7, #16]
 800cda6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cdaa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cdac:	683b      	ldr	r3, [r7, #0]
 800cdae:	695b      	ldr	r3, [r3, #20]
 800cdb0:	009b      	lsls	r3, r3, #2
 800cdb2:	693a      	ldr	r2, [r7, #16]
 800cdb4:	4313      	orrs	r3, r2
 800cdb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	699b      	ldr	r3, [r3, #24]
 800cdbc:	009b      	lsls	r3, r3, #2
 800cdbe:	693a      	ldr	r2, [r7, #16]
 800cdc0:	4313      	orrs	r3, r2
 800cdc2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	693a      	ldr	r2, [r7, #16]
 800cdc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	68fa      	ldr	r2, [r7, #12]
 800cdce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cdd0:	683b      	ldr	r3, [r7, #0]
 800cdd2:	685a      	ldr	r2, [r3, #4]
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	697a      	ldr	r2, [r7, #20]
 800cddc:	621a      	str	r2, [r3, #32]
}
 800cdde:	bf00      	nop
 800cde0:	371c      	adds	r7, #28
 800cde2:	46bd      	mov	sp, r7
 800cde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde8:	4770      	bx	lr
 800cdea:	bf00      	nop
 800cdec:	40010000 	.word	0x40010000
 800cdf0:	40010400 	.word	0x40010400

0800cdf4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cdf4:	b480      	push	{r7}
 800cdf6:	b087      	sub	sp, #28
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
 800cdfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	6a1b      	ldr	r3, [r3, #32]
 800ce02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	6a1b      	ldr	r3, [r3, #32]
 800ce0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	685b      	ldr	r3, [r3, #4]
 800ce14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	69db      	ldr	r3, [r3, #28]
 800ce1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	f023 0303 	bic.w	r3, r3, #3
 800ce2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	68fa      	ldr	r2, [r7, #12]
 800ce32:	4313      	orrs	r3, r2
 800ce34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ce36:	697b      	ldr	r3, [r7, #20]
 800ce38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ce3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ce3e:	683b      	ldr	r3, [r7, #0]
 800ce40:	689b      	ldr	r3, [r3, #8]
 800ce42:	021b      	lsls	r3, r3, #8
 800ce44:	697a      	ldr	r2, [r7, #20]
 800ce46:	4313      	orrs	r3, r2
 800ce48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	4a21      	ldr	r2, [pc, #132]	; (800ced4 <TIM_OC3_SetConfig+0xe0>)
 800ce4e:	4293      	cmp	r3, r2
 800ce50:	d003      	beq.n	800ce5a <TIM_OC3_SetConfig+0x66>
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	4a20      	ldr	r2, [pc, #128]	; (800ced8 <TIM_OC3_SetConfig+0xe4>)
 800ce56:	4293      	cmp	r3, r2
 800ce58:	d10d      	bne.n	800ce76 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ce5a:	697b      	ldr	r3, [r7, #20]
 800ce5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ce60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	68db      	ldr	r3, [r3, #12]
 800ce66:	021b      	lsls	r3, r3, #8
 800ce68:	697a      	ldr	r2, [r7, #20]
 800ce6a:	4313      	orrs	r3, r2
 800ce6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ce6e:	697b      	ldr	r3, [r7, #20]
 800ce70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ce74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	4a16      	ldr	r2, [pc, #88]	; (800ced4 <TIM_OC3_SetConfig+0xe0>)
 800ce7a:	4293      	cmp	r3, r2
 800ce7c:	d003      	beq.n	800ce86 <TIM_OC3_SetConfig+0x92>
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	4a15      	ldr	r2, [pc, #84]	; (800ced8 <TIM_OC3_SetConfig+0xe4>)
 800ce82:	4293      	cmp	r3, r2
 800ce84:	d113      	bne.n	800ceae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ce86:	693b      	ldr	r3, [r7, #16]
 800ce88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ce8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ce8e:	693b      	ldr	r3, [r7, #16]
 800ce90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ce94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ce96:	683b      	ldr	r3, [r7, #0]
 800ce98:	695b      	ldr	r3, [r3, #20]
 800ce9a:	011b      	lsls	r3, r3, #4
 800ce9c:	693a      	ldr	r2, [r7, #16]
 800ce9e:	4313      	orrs	r3, r2
 800cea0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	699b      	ldr	r3, [r3, #24]
 800cea6:	011b      	lsls	r3, r3, #4
 800cea8:	693a      	ldr	r2, [r7, #16]
 800ceaa:	4313      	orrs	r3, r2
 800ceac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	693a      	ldr	r2, [r7, #16]
 800ceb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	68fa      	ldr	r2, [r7, #12]
 800ceb8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	685a      	ldr	r2, [r3, #4]
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	697a      	ldr	r2, [r7, #20]
 800cec6:	621a      	str	r2, [r3, #32]
}
 800cec8:	bf00      	nop
 800ceca:	371c      	adds	r7, #28
 800cecc:	46bd      	mov	sp, r7
 800cece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced2:	4770      	bx	lr
 800ced4:	40010000 	.word	0x40010000
 800ced8:	40010400 	.word	0x40010400

0800cedc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cedc:	b480      	push	{r7}
 800cede:	b087      	sub	sp, #28
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
 800cee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	6a1b      	ldr	r3, [r3, #32]
 800ceea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	6a1b      	ldr	r3, [r3, #32]
 800cef6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	685b      	ldr	r3, [r3, #4]
 800cefc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	69db      	ldr	r3, [r3, #28]
 800cf02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cf0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cf12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	021b      	lsls	r3, r3, #8
 800cf1a:	68fa      	ldr	r2, [r7, #12]
 800cf1c:	4313      	orrs	r3, r2
 800cf1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cf20:	693b      	ldr	r3, [r7, #16]
 800cf22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cf26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cf28:	683b      	ldr	r3, [r7, #0]
 800cf2a:	689b      	ldr	r3, [r3, #8]
 800cf2c:	031b      	lsls	r3, r3, #12
 800cf2e:	693a      	ldr	r2, [r7, #16]
 800cf30:	4313      	orrs	r3, r2
 800cf32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	4a12      	ldr	r2, [pc, #72]	; (800cf80 <TIM_OC4_SetConfig+0xa4>)
 800cf38:	4293      	cmp	r3, r2
 800cf3a:	d003      	beq.n	800cf44 <TIM_OC4_SetConfig+0x68>
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	4a11      	ldr	r2, [pc, #68]	; (800cf84 <TIM_OC4_SetConfig+0xa8>)
 800cf40:	4293      	cmp	r3, r2
 800cf42:	d109      	bne.n	800cf58 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cf44:	697b      	ldr	r3, [r7, #20]
 800cf46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cf4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	695b      	ldr	r3, [r3, #20]
 800cf50:	019b      	lsls	r3, r3, #6
 800cf52:	697a      	ldr	r2, [r7, #20]
 800cf54:	4313      	orrs	r3, r2
 800cf56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	697a      	ldr	r2, [r7, #20]
 800cf5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	68fa      	ldr	r2, [r7, #12]
 800cf62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cf64:	683b      	ldr	r3, [r7, #0]
 800cf66:	685a      	ldr	r2, [r3, #4]
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	693a      	ldr	r2, [r7, #16]
 800cf70:	621a      	str	r2, [r3, #32]
}
 800cf72:	bf00      	nop
 800cf74:	371c      	adds	r7, #28
 800cf76:	46bd      	mov	sp, r7
 800cf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7c:	4770      	bx	lr
 800cf7e:	bf00      	nop
 800cf80:	40010000 	.word	0x40010000
 800cf84:	40010400 	.word	0x40010400

0800cf88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cf88:	b480      	push	{r7}
 800cf8a:	b087      	sub	sp, #28
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	60f8      	str	r0, [r7, #12]
 800cf90:	60b9      	str	r1, [r7, #8]
 800cf92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	6a1b      	ldr	r3, [r3, #32]
 800cf98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	6a1b      	ldr	r3, [r3, #32]
 800cf9e:	f023 0201 	bic.w	r2, r3, #1
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	699b      	ldr	r3, [r3, #24]
 800cfaa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cfac:	693b      	ldr	r3, [r7, #16]
 800cfae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cfb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	011b      	lsls	r3, r3, #4
 800cfb8:	693a      	ldr	r2, [r7, #16]
 800cfba:	4313      	orrs	r3, r2
 800cfbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cfbe:	697b      	ldr	r3, [r7, #20]
 800cfc0:	f023 030a 	bic.w	r3, r3, #10
 800cfc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cfc6:	697a      	ldr	r2, [r7, #20]
 800cfc8:	68bb      	ldr	r3, [r7, #8]
 800cfca:	4313      	orrs	r3, r2
 800cfcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	693a      	ldr	r2, [r7, #16]
 800cfd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	697a      	ldr	r2, [r7, #20]
 800cfd8:	621a      	str	r2, [r3, #32]
}
 800cfda:	bf00      	nop
 800cfdc:	371c      	adds	r7, #28
 800cfde:	46bd      	mov	sp, r7
 800cfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe4:	4770      	bx	lr

0800cfe6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cfe6:	b480      	push	{r7}
 800cfe8:	b087      	sub	sp, #28
 800cfea:	af00      	add	r7, sp, #0
 800cfec:	60f8      	str	r0, [r7, #12]
 800cfee:	60b9      	str	r1, [r7, #8]
 800cff0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	6a1b      	ldr	r3, [r3, #32]
 800cff6:	f023 0210 	bic.w	r2, r3, #16
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	699b      	ldr	r3, [r3, #24]
 800d002:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	6a1b      	ldr	r3, [r3, #32]
 800d008:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d00a:	697b      	ldr	r3, [r7, #20]
 800d00c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d010:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	031b      	lsls	r3, r3, #12
 800d016:	697a      	ldr	r2, [r7, #20]
 800d018:	4313      	orrs	r3, r2
 800d01a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d01c:	693b      	ldr	r3, [r7, #16]
 800d01e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d022:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d024:	68bb      	ldr	r3, [r7, #8]
 800d026:	011b      	lsls	r3, r3, #4
 800d028:	693a      	ldr	r2, [r7, #16]
 800d02a:	4313      	orrs	r3, r2
 800d02c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	697a      	ldr	r2, [r7, #20]
 800d032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	693a      	ldr	r2, [r7, #16]
 800d038:	621a      	str	r2, [r3, #32]
}
 800d03a:	bf00      	nop
 800d03c:	371c      	adds	r7, #28
 800d03e:	46bd      	mov	sp, r7
 800d040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d044:	4770      	bx	lr

0800d046 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d046:	b480      	push	{r7}
 800d048:	b085      	sub	sp, #20
 800d04a:	af00      	add	r7, sp, #0
 800d04c:	6078      	str	r0, [r7, #4]
 800d04e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	689b      	ldr	r3, [r3, #8]
 800d054:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d05c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d05e:	683a      	ldr	r2, [r7, #0]
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	4313      	orrs	r3, r2
 800d064:	f043 0307 	orr.w	r3, r3, #7
 800d068:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	68fa      	ldr	r2, [r7, #12]
 800d06e:	609a      	str	r2, [r3, #8]
}
 800d070:	bf00      	nop
 800d072:	3714      	adds	r7, #20
 800d074:	46bd      	mov	sp, r7
 800d076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07a:	4770      	bx	lr

0800d07c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d07c:	b480      	push	{r7}
 800d07e:	b087      	sub	sp, #28
 800d080:	af00      	add	r7, sp, #0
 800d082:	60f8      	str	r0, [r7, #12]
 800d084:	60b9      	str	r1, [r7, #8]
 800d086:	607a      	str	r2, [r7, #4]
 800d088:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	689b      	ldr	r3, [r3, #8]
 800d08e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d090:	697b      	ldr	r3, [r7, #20]
 800d092:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d096:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	021a      	lsls	r2, r3, #8
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	431a      	orrs	r2, r3
 800d0a0:	68bb      	ldr	r3, [r7, #8]
 800d0a2:	4313      	orrs	r3, r2
 800d0a4:	697a      	ldr	r2, [r7, #20]
 800d0a6:	4313      	orrs	r3, r2
 800d0a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	697a      	ldr	r2, [r7, #20]
 800d0ae:	609a      	str	r2, [r3, #8]
}
 800d0b0:	bf00      	nop
 800d0b2:	371c      	adds	r7, #28
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ba:	4770      	bx	lr

0800d0bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d0bc:	b480      	push	{r7}
 800d0be:	b087      	sub	sp, #28
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	60f8      	str	r0, [r7, #12]
 800d0c4:	60b9      	str	r1, [r7, #8]
 800d0c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d0c8:	68bb      	ldr	r3, [r7, #8]
 800d0ca:	f003 031f 	and.w	r3, r3, #31
 800d0ce:	2201      	movs	r2, #1
 800d0d0:	fa02 f303 	lsl.w	r3, r2, r3
 800d0d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	6a1a      	ldr	r2, [r3, #32]
 800d0da:	697b      	ldr	r3, [r7, #20]
 800d0dc:	43db      	mvns	r3, r3
 800d0de:	401a      	ands	r2, r3
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	6a1a      	ldr	r2, [r3, #32]
 800d0e8:	68bb      	ldr	r3, [r7, #8]
 800d0ea:	f003 031f 	and.w	r3, r3, #31
 800d0ee:	6879      	ldr	r1, [r7, #4]
 800d0f0:	fa01 f303 	lsl.w	r3, r1, r3
 800d0f4:	431a      	orrs	r2, r3
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	621a      	str	r2, [r3, #32]
}
 800d0fa:	bf00      	nop
 800d0fc:	371c      	adds	r7, #28
 800d0fe:	46bd      	mov	sp, r7
 800d100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d104:	4770      	bx	lr
	...

0800d108 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d108:	b480      	push	{r7}
 800d10a:	b085      	sub	sp, #20
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
 800d110:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d118:	2b01      	cmp	r3, #1
 800d11a:	d101      	bne.n	800d120 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d11c:	2302      	movs	r3, #2
 800d11e:	e05a      	b.n	800d1d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	2201      	movs	r2, #1
 800d124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	2202      	movs	r2, #2
 800d12c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	685b      	ldr	r3, [r3, #4]
 800d136:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	689b      	ldr	r3, [r3, #8]
 800d13e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d146:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	68fa      	ldr	r2, [r7, #12]
 800d14e:	4313      	orrs	r3, r2
 800d150:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	68fa      	ldr	r2, [r7, #12]
 800d158:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	4a21      	ldr	r2, [pc, #132]	; (800d1e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d160:	4293      	cmp	r3, r2
 800d162:	d022      	beq.n	800d1aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d16c:	d01d      	beq.n	800d1aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	4a1d      	ldr	r2, [pc, #116]	; (800d1e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d174:	4293      	cmp	r3, r2
 800d176:	d018      	beq.n	800d1aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	4a1b      	ldr	r2, [pc, #108]	; (800d1ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d17e:	4293      	cmp	r3, r2
 800d180:	d013      	beq.n	800d1aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	4a1a      	ldr	r2, [pc, #104]	; (800d1f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d188:	4293      	cmp	r3, r2
 800d18a:	d00e      	beq.n	800d1aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	4a18      	ldr	r2, [pc, #96]	; (800d1f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d192:	4293      	cmp	r3, r2
 800d194:	d009      	beq.n	800d1aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	4a17      	ldr	r2, [pc, #92]	; (800d1f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d19c:	4293      	cmp	r3, r2
 800d19e:	d004      	beq.n	800d1aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	4a15      	ldr	r2, [pc, #84]	; (800d1fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d1a6:	4293      	cmp	r3, r2
 800d1a8:	d10c      	bne.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d1aa:	68bb      	ldr	r3, [r7, #8]
 800d1ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d1b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d1b2:	683b      	ldr	r3, [r7, #0]
 800d1b4:	685b      	ldr	r3, [r3, #4]
 800d1b6:	68ba      	ldr	r2, [r7, #8]
 800d1b8:	4313      	orrs	r3, r2
 800d1ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	68ba      	ldr	r2, [r7, #8]
 800d1c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	2201      	movs	r2, #1
 800d1c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d1d4:	2300      	movs	r3, #0
}
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	3714      	adds	r7, #20
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e0:	4770      	bx	lr
 800d1e2:	bf00      	nop
 800d1e4:	40010000 	.word	0x40010000
 800d1e8:	40000400 	.word	0x40000400
 800d1ec:	40000800 	.word	0x40000800
 800d1f0:	40000c00 	.word	0x40000c00
 800d1f4:	40010400 	.word	0x40010400
 800d1f8:	40014000 	.word	0x40014000
 800d1fc:	40001800 	.word	0x40001800

0800d200 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d200:	b480      	push	{r7}
 800d202:	b085      	sub	sp, #20
 800d204:	af00      	add	r7, sp, #0
 800d206:	6078      	str	r0, [r7, #4]
 800d208:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d20a:	2300      	movs	r3, #0
 800d20c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d214:	2b01      	cmp	r3, #1
 800d216:	d101      	bne.n	800d21c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d218:	2302      	movs	r3, #2
 800d21a:	e03d      	b.n	800d298 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	2201      	movs	r2, #1
 800d220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d22a:	683b      	ldr	r3, [r7, #0]
 800d22c:	68db      	ldr	r3, [r3, #12]
 800d22e:	4313      	orrs	r3, r2
 800d230:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d238:	683b      	ldr	r3, [r7, #0]
 800d23a:	689b      	ldr	r3, [r3, #8]
 800d23c:	4313      	orrs	r3, r2
 800d23e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d246:	683b      	ldr	r3, [r7, #0]
 800d248:	685b      	ldr	r3, [r3, #4]
 800d24a:	4313      	orrs	r3, r2
 800d24c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d254:	683b      	ldr	r3, [r7, #0]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	4313      	orrs	r3, r2
 800d25a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	691b      	ldr	r3, [r3, #16]
 800d266:	4313      	orrs	r3, r2
 800d268:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	695b      	ldr	r3, [r3, #20]
 800d274:	4313      	orrs	r3, r2
 800d276:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d27e:	683b      	ldr	r3, [r7, #0]
 800d280:	69db      	ldr	r3, [r3, #28]
 800d282:	4313      	orrs	r3, r2
 800d284:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	68fa      	ldr	r2, [r7, #12]
 800d28c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	2200      	movs	r2, #0
 800d292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d296:	2300      	movs	r3, #0
}
 800d298:	4618      	mov	r0, r3
 800d29a:	3714      	adds	r7, #20
 800d29c:	46bd      	mov	sp, r7
 800d29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a2:	4770      	bx	lr

0800d2a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d2a4:	b480      	push	{r7}
 800d2a6:	b083      	sub	sp, #12
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d2ac:	bf00      	nop
 800d2ae:	370c      	adds	r7, #12
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b6:	4770      	bx	lr

0800d2b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d2b8:	b480      	push	{r7}
 800d2ba:	b083      	sub	sp, #12
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d2c0:	bf00      	nop
 800d2c2:	370c      	adds	r7, #12
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ca:	4770      	bx	lr

0800d2cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d2cc:	b580      	push	{r7, lr}
 800d2ce:	b082      	sub	sp, #8
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d101      	bne.n	800d2de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d2da:	2301      	movs	r3, #1
 800d2dc:	e03f      	b.n	800d35e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d2e4:	b2db      	uxtb	r3, r3
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d106      	bne.n	800d2f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d2f2:	6878      	ldr	r0, [r7, #4]
 800d2f4:	f7f6 ff98 	bl	8004228 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2224      	movs	r2, #36	; 0x24
 800d2fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	68da      	ldr	r2, [r3, #12]
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d30e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	f000 f829 	bl	800d368 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	691a      	ldr	r2, [r3, #16]
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d324:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	695a      	ldr	r2, [r3, #20]
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d334:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	68da      	ldr	r2, [r3, #12]
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d344:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2200      	movs	r2, #0
 800d34a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2220      	movs	r2, #32
 800d350:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	2220      	movs	r2, #32
 800d358:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800d35c:	2300      	movs	r3, #0
}
 800d35e:	4618      	mov	r0, r3
 800d360:	3708      	adds	r7, #8
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}
	...

0800d368 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d36c:	b085      	sub	sp, #20
 800d36e:	af00      	add	r7, sp, #0
 800d370:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	691b      	ldr	r3, [r3, #16]
 800d378:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	68da      	ldr	r2, [r3, #12]
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	430a      	orrs	r2, r1
 800d386:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	689a      	ldr	r2, [r3, #8]
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	691b      	ldr	r3, [r3, #16]
 800d390:	431a      	orrs	r2, r3
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	695b      	ldr	r3, [r3, #20]
 800d396:	431a      	orrs	r2, r3
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	69db      	ldr	r3, [r3, #28]
 800d39c:	4313      	orrs	r3, r2
 800d39e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	68db      	ldr	r3, [r3, #12]
 800d3a6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800d3aa:	f023 030c 	bic.w	r3, r3, #12
 800d3ae:	687a      	ldr	r2, [r7, #4]
 800d3b0:	6812      	ldr	r2, [r2, #0]
 800d3b2:	68f9      	ldr	r1, [r7, #12]
 800d3b4:	430b      	orrs	r3, r1
 800d3b6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	695b      	ldr	r3, [r3, #20]
 800d3be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	699a      	ldr	r2, [r3, #24]
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	430a      	orrs	r2, r1
 800d3cc:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	69db      	ldr	r3, [r3, #28]
 800d3d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d3d6:	f040 818b 	bne.w	800d6f0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	4ac1      	ldr	r2, [pc, #772]	; (800d6e4 <UART_SetConfig+0x37c>)
 800d3e0:	4293      	cmp	r3, r2
 800d3e2:	d005      	beq.n	800d3f0 <UART_SetConfig+0x88>
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	4abf      	ldr	r2, [pc, #764]	; (800d6e8 <UART_SetConfig+0x380>)
 800d3ea:	4293      	cmp	r3, r2
 800d3ec:	f040 80bd 	bne.w	800d56a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d3f0:	f7fd f878 	bl	800a4e4 <HAL_RCC_GetPCLK2Freq>
 800d3f4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d3f6:	68bb      	ldr	r3, [r7, #8]
 800d3f8:	461d      	mov	r5, r3
 800d3fa:	f04f 0600 	mov.w	r6, #0
 800d3fe:	46a8      	mov	r8, r5
 800d400:	46b1      	mov	r9, r6
 800d402:	eb18 0308 	adds.w	r3, r8, r8
 800d406:	eb49 0409 	adc.w	r4, r9, r9
 800d40a:	4698      	mov	r8, r3
 800d40c:	46a1      	mov	r9, r4
 800d40e:	eb18 0805 	adds.w	r8, r8, r5
 800d412:	eb49 0906 	adc.w	r9, r9, r6
 800d416:	f04f 0100 	mov.w	r1, #0
 800d41a:	f04f 0200 	mov.w	r2, #0
 800d41e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d422:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d426:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d42a:	4688      	mov	r8, r1
 800d42c:	4691      	mov	r9, r2
 800d42e:	eb18 0005 	adds.w	r0, r8, r5
 800d432:	eb49 0106 	adc.w	r1, r9, r6
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	685b      	ldr	r3, [r3, #4]
 800d43a:	461d      	mov	r5, r3
 800d43c:	f04f 0600 	mov.w	r6, #0
 800d440:	196b      	adds	r3, r5, r5
 800d442:	eb46 0406 	adc.w	r4, r6, r6
 800d446:	461a      	mov	r2, r3
 800d448:	4623      	mov	r3, r4
 800d44a:	f7f3 fb07 	bl	8000a5c <__aeabi_uldivmod>
 800d44e:	4603      	mov	r3, r0
 800d450:	460c      	mov	r4, r1
 800d452:	461a      	mov	r2, r3
 800d454:	4ba5      	ldr	r3, [pc, #660]	; (800d6ec <UART_SetConfig+0x384>)
 800d456:	fba3 2302 	umull	r2, r3, r3, r2
 800d45a:	095b      	lsrs	r3, r3, #5
 800d45c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d460:	68bb      	ldr	r3, [r7, #8]
 800d462:	461d      	mov	r5, r3
 800d464:	f04f 0600 	mov.w	r6, #0
 800d468:	46a9      	mov	r9, r5
 800d46a:	46b2      	mov	sl, r6
 800d46c:	eb19 0309 	adds.w	r3, r9, r9
 800d470:	eb4a 040a 	adc.w	r4, sl, sl
 800d474:	4699      	mov	r9, r3
 800d476:	46a2      	mov	sl, r4
 800d478:	eb19 0905 	adds.w	r9, r9, r5
 800d47c:	eb4a 0a06 	adc.w	sl, sl, r6
 800d480:	f04f 0100 	mov.w	r1, #0
 800d484:	f04f 0200 	mov.w	r2, #0
 800d488:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d48c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d490:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d494:	4689      	mov	r9, r1
 800d496:	4692      	mov	sl, r2
 800d498:	eb19 0005 	adds.w	r0, r9, r5
 800d49c:	eb4a 0106 	adc.w	r1, sl, r6
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	685b      	ldr	r3, [r3, #4]
 800d4a4:	461d      	mov	r5, r3
 800d4a6:	f04f 0600 	mov.w	r6, #0
 800d4aa:	196b      	adds	r3, r5, r5
 800d4ac:	eb46 0406 	adc.w	r4, r6, r6
 800d4b0:	461a      	mov	r2, r3
 800d4b2:	4623      	mov	r3, r4
 800d4b4:	f7f3 fad2 	bl	8000a5c <__aeabi_uldivmod>
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	460c      	mov	r4, r1
 800d4bc:	461a      	mov	r2, r3
 800d4be:	4b8b      	ldr	r3, [pc, #556]	; (800d6ec <UART_SetConfig+0x384>)
 800d4c0:	fba3 1302 	umull	r1, r3, r3, r2
 800d4c4:	095b      	lsrs	r3, r3, #5
 800d4c6:	2164      	movs	r1, #100	; 0x64
 800d4c8:	fb01 f303 	mul.w	r3, r1, r3
 800d4cc:	1ad3      	subs	r3, r2, r3
 800d4ce:	00db      	lsls	r3, r3, #3
 800d4d0:	3332      	adds	r3, #50	; 0x32
 800d4d2:	4a86      	ldr	r2, [pc, #536]	; (800d6ec <UART_SetConfig+0x384>)
 800d4d4:	fba2 2303 	umull	r2, r3, r2, r3
 800d4d8:	095b      	lsrs	r3, r3, #5
 800d4da:	005b      	lsls	r3, r3, #1
 800d4dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d4e0:	4498      	add	r8, r3
 800d4e2:	68bb      	ldr	r3, [r7, #8]
 800d4e4:	461d      	mov	r5, r3
 800d4e6:	f04f 0600 	mov.w	r6, #0
 800d4ea:	46a9      	mov	r9, r5
 800d4ec:	46b2      	mov	sl, r6
 800d4ee:	eb19 0309 	adds.w	r3, r9, r9
 800d4f2:	eb4a 040a 	adc.w	r4, sl, sl
 800d4f6:	4699      	mov	r9, r3
 800d4f8:	46a2      	mov	sl, r4
 800d4fa:	eb19 0905 	adds.w	r9, r9, r5
 800d4fe:	eb4a 0a06 	adc.w	sl, sl, r6
 800d502:	f04f 0100 	mov.w	r1, #0
 800d506:	f04f 0200 	mov.w	r2, #0
 800d50a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d50e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d512:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d516:	4689      	mov	r9, r1
 800d518:	4692      	mov	sl, r2
 800d51a:	eb19 0005 	adds.w	r0, r9, r5
 800d51e:	eb4a 0106 	adc.w	r1, sl, r6
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	685b      	ldr	r3, [r3, #4]
 800d526:	461d      	mov	r5, r3
 800d528:	f04f 0600 	mov.w	r6, #0
 800d52c:	196b      	adds	r3, r5, r5
 800d52e:	eb46 0406 	adc.w	r4, r6, r6
 800d532:	461a      	mov	r2, r3
 800d534:	4623      	mov	r3, r4
 800d536:	f7f3 fa91 	bl	8000a5c <__aeabi_uldivmod>
 800d53a:	4603      	mov	r3, r0
 800d53c:	460c      	mov	r4, r1
 800d53e:	461a      	mov	r2, r3
 800d540:	4b6a      	ldr	r3, [pc, #424]	; (800d6ec <UART_SetConfig+0x384>)
 800d542:	fba3 1302 	umull	r1, r3, r3, r2
 800d546:	095b      	lsrs	r3, r3, #5
 800d548:	2164      	movs	r1, #100	; 0x64
 800d54a:	fb01 f303 	mul.w	r3, r1, r3
 800d54e:	1ad3      	subs	r3, r2, r3
 800d550:	00db      	lsls	r3, r3, #3
 800d552:	3332      	adds	r3, #50	; 0x32
 800d554:	4a65      	ldr	r2, [pc, #404]	; (800d6ec <UART_SetConfig+0x384>)
 800d556:	fba2 2303 	umull	r2, r3, r2, r3
 800d55a:	095b      	lsrs	r3, r3, #5
 800d55c:	f003 0207 	and.w	r2, r3, #7
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	4442      	add	r2, r8
 800d566:	609a      	str	r2, [r3, #8]
 800d568:	e26f      	b.n	800da4a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d56a:	f7fc ffa7 	bl	800a4bc <HAL_RCC_GetPCLK1Freq>
 800d56e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	461d      	mov	r5, r3
 800d574:	f04f 0600 	mov.w	r6, #0
 800d578:	46a8      	mov	r8, r5
 800d57a:	46b1      	mov	r9, r6
 800d57c:	eb18 0308 	adds.w	r3, r8, r8
 800d580:	eb49 0409 	adc.w	r4, r9, r9
 800d584:	4698      	mov	r8, r3
 800d586:	46a1      	mov	r9, r4
 800d588:	eb18 0805 	adds.w	r8, r8, r5
 800d58c:	eb49 0906 	adc.w	r9, r9, r6
 800d590:	f04f 0100 	mov.w	r1, #0
 800d594:	f04f 0200 	mov.w	r2, #0
 800d598:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d59c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d5a0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d5a4:	4688      	mov	r8, r1
 800d5a6:	4691      	mov	r9, r2
 800d5a8:	eb18 0005 	adds.w	r0, r8, r5
 800d5ac:	eb49 0106 	adc.w	r1, r9, r6
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	685b      	ldr	r3, [r3, #4]
 800d5b4:	461d      	mov	r5, r3
 800d5b6:	f04f 0600 	mov.w	r6, #0
 800d5ba:	196b      	adds	r3, r5, r5
 800d5bc:	eb46 0406 	adc.w	r4, r6, r6
 800d5c0:	461a      	mov	r2, r3
 800d5c2:	4623      	mov	r3, r4
 800d5c4:	f7f3 fa4a 	bl	8000a5c <__aeabi_uldivmod>
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	460c      	mov	r4, r1
 800d5cc:	461a      	mov	r2, r3
 800d5ce:	4b47      	ldr	r3, [pc, #284]	; (800d6ec <UART_SetConfig+0x384>)
 800d5d0:	fba3 2302 	umull	r2, r3, r3, r2
 800d5d4:	095b      	lsrs	r3, r3, #5
 800d5d6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d5da:	68bb      	ldr	r3, [r7, #8]
 800d5dc:	461d      	mov	r5, r3
 800d5de:	f04f 0600 	mov.w	r6, #0
 800d5e2:	46a9      	mov	r9, r5
 800d5e4:	46b2      	mov	sl, r6
 800d5e6:	eb19 0309 	adds.w	r3, r9, r9
 800d5ea:	eb4a 040a 	adc.w	r4, sl, sl
 800d5ee:	4699      	mov	r9, r3
 800d5f0:	46a2      	mov	sl, r4
 800d5f2:	eb19 0905 	adds.w	r9, r9, r5
 800d5f6:	eb4a 0a06 	adc.w	sl, sl, r6
 800d5fa:	f04f 0100 	mov.w	r1, #0
 800d5fe:	f04f 0200 	mov.w	r2, #0
 800d602:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d606:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d60a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d60e:	4689      	mov	r9, r1
 800d610:	4692      	mov	sl, r2
 800d612:	eb19 0005 	adds.w	r0, r9, r5
 800d616:	eb4a 0106 	adc.w	r1, sl, r6
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	685b      	ldr	r3, [r3, #4]
 800d61e:	461d      	mov	r5, r3
 800d620:	f04f 0600 	mov.w	r6, #0
 800d624:	196b      	adds	r3, r5, r5
 800d626:	eb46 0406 	adc.w	r4, r6, r6
 800d62a:	461a      	mov	r2, r3
 800d62c:	4623      	mov	r3, r4
 800d62e:	f7f3 fa15 	bl	8000a5c <__aeabi_uldivmod>
 800d632:	4603      	mov	r3, r0
 800d634:	460c      	mov	r4, r1
 800d636:	461a      	mov	r2, r3
 800d638:	4b2c      	ldr	r3, [pc, #176]	; (800d6ec <UART_SetConfig+0x384>)
 800d63a:	fba3 1302 	umull	r1, r3, r3, r2
 800d63e:	095b      	lsrs	r3, r3, #5
 800d640:	2164      	movs	r1, #100	; 0x64
 800d642:	fb01 f303 	mul.w	r3, r1, r3
 800d646:	1ad3      	subs	r3, r2, r3
 800d648:	00db      	lsls	r3, r3, #3
 800d64a:	3332      	adds	r3, #50	; 0x32
 800d64c:	4a27      	ldr	r2, [pc, #156]	; (800d6ec <UART_SetConfig+0x384>)
 800d64e:	fba2 2303 	umull	r2, r3, r2, r3
 800d652:	095b      	lsrs	r3, r3, #5
 800d654:	005b      	lsls	r3, r3, #1
 800d656:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d65a:	4498      	add	r8, r3
 800d65c:	68bb      	ldr	r3, [r7, #8]
 800d65e:	461d      	mov	r5, r3
 800d660:	f04f 0600 	mov.w	r6, #0
 800d664:	46a9      	mov	r9, r5
 800d666:	46b2      	mov	sl, r6
 800d668:	eb19 0309 	adds.w	r3, r9, r9
 800d66c:	eb4a 040a 	adc.w	r4, sl, sl
 800d670:	4699      	mov	r9, r3
 800d672:	46a2      	mov	sl, r4
 800d674:	eb19 0905 	adds.w	r9, r9, r5
 800d678:	eb4a 0a06 	adc.w	sl, sl, r6
 800d67c:	f04f 0100 	mov.w	r1, #0
 800d680:	f04f 0200 	mov.w	r2, #0
 800d684:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d688:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d68c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d690:	4689      	mov	r9, r1
 800d692:	4692      	mov	sl, r2
 800d694:	eb19 0005 	adds.w	r0, r9, r5
 800d698:	eb4a 0106 	adc.w	r1, sl, r6
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	685b      	ldr	r3, [r3, #4]
 800d6a0:	461d      	mov	r5, r3
 800d6a2:	f04f 0600 	mov.w	r6, #0
 800d6a6:	196b      	adds	r3, r5, r5
 800d6a8:	eb46 0406 	adc.w	r4, r6, r6
 800d6ac:	461a      	mov	r2, r3
 800d6ae:	4623      	mov	r3, r4
 800d6b0:	f7f3 f9d4 	bl	8000a5c <__aeabi_uldivmod>
 800d6b4:	4603      	mov	r3, r0
 800d6b6:	460c      	mov	r4, r1
 800d6b8:	461a      	mov	r2, r3
 800d6ba:	4b0c      	ldr	r3, [pc, #48]	; (800d6ec <UART_SetConfig+0x384>)
 800d6bc:	fba3 1302 	umull	r1, r3, r3, r2
 800d6c0:	095b      	lsrs	r3, r3, #5
 800d6c2:	2164      	movs	r1, #100	; 0x64
 800d6c4:	fb01 f303 	mul.w	r3, r1, r3
 800d6c8:	1ad3      	subs	r3, r2, r3
 800d6ca:	00db      	lsls	r3, r3, #3
 800d6cc:	3332      	adds	r3, #50	; 0x32
 800d6ce:	4a07      	ldr	r2, [pc, #28]	; (800d6ec <UART_SetConfig+0x384>)
 800d6d0:	fba2 2303 	umull	r2, r3, r2, r3
 800d6d4:	095b      	lsrs	r3, r3, #5
 800d6d6:	f003 0207 	and.w	r2, r3, #7
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	4442      	add	r2, r8
 800d6e0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800d6e2:	e1b2      	b.n	800da4a <UART_SetConfig+0x6e2>
 800d6e4:	40011000 	.word	0x40011000
 800d6e8:	40011400 	.word	0x40011400
 800d6ec:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	4ad7      	ldr	r2, [pc, #860]	; (800da54 <UART_SetConfig+0x6ec>)
 800d6f6:	4293      	cmp	r3, r2
 800d6f8:	d005      	beq.n	800d706 <UART_SetConfig+0x39e>
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	4ad6      	ldr	r2, [pc, #856]	; (800da58 <UART_SetConfig+0x6f0>)
 800d700:	4293      	cmp	r3, r2
 800d702:	f040 80d1 	bne.w	800d8a8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800d706:	f7fc feed 	bl	800a4e4 <HAL_RCC_GetPCLK2Freq>
 800d70a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d70c:	68bb      	ldr	r3, [r7, #8]
 800d70e:	469a      	mov	sl, r3
 800d710:	f04f 0b00 	mov.w	fp, #0
 800d714:	46d0      	mov	r8, sl
 800d716:	46d9      	mov	r9, fp
 800d718:	eb18 0308 	adds.w	r3, r8, r8
 800d71c:	eb49 0409 	adc.w	r4, r9, r9
 800d720:	4698      	mov	r8, r3
 800d722:	46a1      	mov	r9, r4
 800d724:	eb18 080a 	adds.w	r8, r8, sl
 800d728:	eb49 090b 	adc.w	r9, r9, fp
 800d72c:	f04f 0100 	mov.w	r1, #0
 800d730:	f04f 0200 	mov.w	r2, #0
 800d734:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d738:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d73c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d740:	4688      	mov	r8, r1
 800d742:	4691      	mov	r9, r2
 800d744:	eb1a 0508 	adds.w	r5, sl, r8
 800d748:	eb4b 0609 	adc.w	r6, fp, r9
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	685b      	ldr	r3, [r3, #4]
 800d750:	4619      	mov	r1, r3
 800d752:	f04f 0200 	mov.w	r2, #0
 800d756:	f04f 0300 	mov.w	r3, #0
 800d75a:	f04f 0400 	mov.w	r4, #0
 800d75e:	0094      	lsls	r4, r2, #2
 800d760:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d764:	008b      	lsls	r3, r1, #2
 800d766:	461a      	mov	r2, r3
 800d768:	4623      	mov	r3, r4
 800d76a:	4628      	mov	r0, r5
 800d76c:	4631      	mov	r1, r6
 800d76e:	f7f3 f975 	bl	8000a5c <__aeabi_uldivmod>
 800d772:	4603      	mov	r3, r0
 800d774:	460c      	mov	r4, r1
 800d776:	461a      	mov	r2, r3
 800d778:	4bb8      	ldr	r3, [pc, #736]	; (800da5c <UART_SetConfig+0x6f4>)
 800d77a:	fba3 2302 	umull	r2, r3, r3, r2
 800d77e:	095b      	lsrs	r3, r3, #5
 800d780:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d784:	68bb      	ldr	r3, [r7, #8]
 800d786:	469b      	mov	fp, r3
 800d788:	f04f 0c00 	mov.w	ip, #0
 800d78c:	46d9      	mov	r9, fp
 800d78e:	46e2      	mov	sl, ip
 800d790:	eb19 0309 	adds.w	r3, r9, r9
 800d794:	eb4a 040a 	adc.w	r4, sl, sl
 800d798:	4699      	mov	r9, r3
 800d79a:	46a2      	mov	sl, r4
 800d79c:	eb19 090b 	adds.w	r9, r9, fp
 800d7a0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d7a4:	f04f 0100 	mov.w	r1, #0
 800d7a8:	f04f 0200 	mov.w	r2, #0
 800d7ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d7b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d7b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d7b8:	4689      	mov	r9, r1
 800d7ba:	4692      	mov	sl, r2
 800d7bc:	eb1b 0509 	adds.w	r5, fp, r9
 800d7c0:	eb4c 060a 	adc.w	r6, ip, sl
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	685b      	ldr	r3, [r3, #4]
 800d7c8:	4619      	mov	r1, r3
 800d7ca:	f04f 0200 	mov.w	r2, #0
 800d7ce:	f04f 0300 	mov.w	r3, #0
 800d7d2:	f04f 0400 	mov.w	r4, #0
 800d7d6:	0094      	lsls	r4, r2, #2
 800d7d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d7dc:	008b      	lsls	r3, r1, #2
 800d7de:	461a      	mov	r2, r3
 800d7e0:	4623      	mov	r3, r4
 800d7e2:	4628      	mov	r0, r5
 800d7e4:	4631      	mov	r1, r6
 800d7e6:	f7f3 f939 	bl	8000a5c <__aeabi_uldivmod>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	460c      	mov	r4, r1
 800d7ee:	461a      	mov	r2, r3
 800d7f0:	4b9a      	ldr	r3, [pc, #616]	; (800da5c <UART_SetConfig+0x6f4>)
 800d7f2:	fba3 1302 	umull	r1, r3, r3, r2
 800d7f6:	095b      	lsrs	r3, r3, #5
 800d7f8:	2164      	movs	r1, #100	; 0x64
 800d7fa:	fb01 f303 	mul.w	r3, r1, r3
 800d7fe:	1ad3      	subs	r3, r2, r3
 800d800:	011b      	lsls	r3, r3, #4
 800d802:	3332      	adds	r3, #50	; 0x32
 800d804:	4a95      	ldr	r2, [pc, #596]	; (800da5c <UART_SetConfig+0x6f4>)
 800d806:	fba2 2303 	umull	r2, r3, r2, r3
 800d80a:	095b      	lsrs	r3, r3, #5
 800d80c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d810:	4498      	add	r8, r3
 800d812:	68bb      	ldr	r3, [r7, #8]
 800d814:	469b      	mov	fp, r3
 800d816:	f04f 0c00 	mov.w	ip, #0
 800d81a:	46d9      	mov	r9, fp
 800d81c:	46e2      	mov	sl, ip
 800d81e:	eb19 0309 	adds.w	r3, r9, r9
 800d822:	eb4a 040a 	adc.w	r4, sl, sl
 800d826:	4699      	mov	r9, r3
 800d828:	46a2      	mov	sl, r4
 800d82a:	eb19 090b 	adds.w	r9, r9, fp
 800d82e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d832:	f04f 0100 	mov.w	r1, #0
 800d836:	f04f 0200 	mov.w	r2, #0
 800d83a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d83e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d842:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d846:	4689      	mov	r9, r1
 800d848:	4692      	mov	sl, r2
 800d84a:	eb1b 0509 	adds.w	r5, fp, r9
 800d84e:	eb4c 060a 	adc.w	r6, ip, sl
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	685b      	ldr	r3, [r3, #4]
 800d856:	4619      	mov	r1, r3
 800d858:	f04f 0200 	mov.w	r2, #0
 800d85c:	f04f 0300 	mov.w	r3, #0
 800d860:	f04f 0400 	mov.w	r4, #0
 800d864:	0094      	lsls	r4, r2, #2
 800d866:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d86a:	008b      	lsls	r3, r1, #2
 800d86c:	461a      	mov	r2, r3
 800d86e:	4623      	mov	r3, r4
 800d870:	4628      	mov	r0, r5
 800d872:	4631      	mov	r1, r6
 800d874:	f7f3 f8f2 	bl	8000a5c <__aeabi_uldivmod>
 800d878:	4603      	mov	r3, r0
 800d87a:	460c      	mov	r4, r1
 800d87c:	461a      	mov	r2, r3
 800d87e:	4b77      	ldr	r3, [pc, #476]	; (800da5c <UART_SetConfig+0x6f4>)
 800d880:	fba3 1302 	umull	r1, r3, r3, r2
 800d884:	095b      	lsrs	r3, r3, #5
 800d886:	2164      	movs	r1, #100	; 0x64
 800d888:	fb01 f303 	mul.w	r3, r1, r3
 800d88c:	1ad3      	subs	r3, r2, r3
 800d88e:	011b      	lsls	r3, r3, #4
 800d890:	3332      	adds	r3, #50	; 0x32
 800d892:	4a72      	ldr	r2, [pc, #456]	; (800da5c <UART_SetConfig+0x6f4>)
 800d894:	fba2 2303 	umull	r2, r3, r2, r3
 800d898:	095b      	lsrs	r3, r3, #5
 800d89a:	f003 020f 	and.w	r2, r3, #15
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	4442      	add	r2, r8
 800d8a4:	609a      	str	r2, [r3, #8]
 800d8a6:	e0d0      	b.n	800da4a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800d8a8:	f7fc fe08 	bl	800a4bc <HAL_RCC_GetPCLK1Freq>
 800d8ac:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d8ae:	68bb      	ldr	r3, [r7, #8]
 800d8b0:	469a      	mov	sl, r3
 800d8b2:	f04f 0b00 	mov.w	fp, #0
 800d8b6:	46d0      	mov	r8, sl
 800d8b8:	46d9      	mov	r9, fp
 800d8ba:	eb18 0308 	adds.w	r3, r8, r8
 800d8be:	eb49 0409 	adc.w	r4, r9, r9
 800d8c2:	4698      	mov	r8, r3
 800d8c4:	46a1      	mov	r9, r4
 800d8c6:	eb18 080a 	adds.w	r8, r8, sl
 800d8ca:	eb49 090b 	adc.w	r9, r9, fp
 800d8ce:	f04f 0100 	mov.w	r1, #0
 800d8d2:	f04f 0200 	mov.w	r2, #0
 800d8d6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d8da:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d8de:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d8e2:	4688      	mov	r8, r1
 800d8e4:	4691      	mov	r9, r2
 800d8e6:	eb1a 0508 	adds.w	r5, sl, r8
 800d8ea:	eb4b 0609 	adc.w	r6, fp, r9
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	685b      	ldr	r3, [r3, #4]
 800d8f2:	4619      	mov	r1, r3
 800d8f4:	f04f 0200 	mov.w	r2, #0
 800d8f8:	f04f 0300 	mov.w	r3, #0
 800d8fc:	f04f 0400 	mov.w	r4, #0
 800d900:	0094      	lsls	r4, r2, #2
 800d902:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d906:	008b      	lsls	r3, r1, #2
 800d908:	461a      	mov	r2, r3
 800d90a:	4623      	mov	r3, r4
 800d90c:	4628      	mov	r0, r5
 800d90e:	4631      	mov	r1, r6
 800d910:	f7f3 f8a4 	bl	8000a5c <__aeabi_uldivmod>
 800d914:	4603      	mov	r3, r0
 800d916:	460c      	mov	r4, r1
 800d918:	461a      	mov	r2, r3
 800d91a:	4b50      	ldr	r3, [pc, #320]	; (800da5c <UART_SetConfig+0x6f4>)
 800d91c:	fba3 2302 	umull	r2, r3, r3, r2
 800d920:	095b      	lsrs	r3, r3, #5
 800d922:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d926:	68bb      	ldr	r3, [r7, #8]
 800d928:	469b      	mov	fp, r3
 800d92a:	f04f 0c00 	mov.w	ip, #0
 800d92e:	46d9      	mov	r9, fp
 800d930:	46e2      	mov	sl, ip
 800d932:	eb19 0309 	adds.w	r3, r9, r9
 800d936:	eb4a 040a 	adc.w	r4, sl, sl
 800d93a:	4699      	mov	r9, r3
 800d93c:	46a2      	mov	sl, r4
 800d93e:	eb19 090b 	adds.w	r9, r9, fp
 800d942:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d946:	f04f 0100 	mov.w	r1, #0
 800d94a:	f04f 0200 	mov.w	r2, #0
 800d94e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d952:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d956:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d95a:	4689      	mov	r9, r1
 800d95c:	4692      	mov	sl, r2
 800d95e:	eb1b 0509 	adds.w	r5, fp, r9
 800d962:	eb4c 060a 	adc.w	r6, ip, sl
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	685b      	ldr	r3, [r3, #4]
 800d96a:	4619      	mov	r1, r3
 800d96c:	f04f 0200 	mov.w	r2, #0
 800d970:	f04f 0300 	mov.w	r3, #0
 800d974:	f04f 0400 	mov.w	r4, #0
 800d978:	0094      	lsls	r4, r2, #2
 800d97a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d97e:	008b      	lsls	r3, r1, #2
 800d980:	461a      	mov	r2, r3
 800d982:	4623      	mov	r3, r4
 800d984:	4628      	mov	r0, r5
 800d986:	4631      	mov	r1, r6
 800d988:	f7f3 f868 	bl	8000a5c <__aeabi_uldivmod>
 800d98c:	4603      	mov	r3, r0
 800d98e:	460c      	mov	r4, r1
 800d990:	461a      	mov	r2, r3
 800d992:	4b32      	ldr	r3, [pc, #200]	; (800da5c <UART_SetConfig+0x6f4>)
 800d994:	fba3 1302 	umull	r1, r3, r3, r2
 800d998:	095b      	lsrs	r3, r3, #5
 800d99a:	2164      	movs	r1, #100	; 0x64
 800d99c:	fb01 f303 	mul.w	r3, r1, r3
 800d9a0:	1ad3      	subs	r3, r2, r3
 800d9a2:	011b      	lsls	r3, r3, #4
 800d9a4:	3332      	adds	r3, #50	; 0x32
 800d9a6:	4a2d      	ldr	r2, [pc, #180]	; (800da5c <UART_SetConfig+0x6f4>)
 800d9a8:	fba2 2303 	umull	r2, r3, r2, r3
 800d9ac:	095b      	lsrs	r3, r3, #5
 800d9ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d9b2:	4498      	add	r8, r3
 800d9b4:	68bb      	ldr	r3, [r7, #8]
 800d9b6:	469b      	mov	fp, r3
 800d9b8:	f04f 0c00 	mov.w	ip, #0
 800d9bc:	46d9      	mov	r9, fp
 800d9be:	46e2      	mov	sl, ip
 800d9c0:	eb19 0309 	adds.w	r3, r9, r9
 800d9c4:	eb4a 040a 	adc.w	r4, sl, sl
 800d9c8:	4699      	mov	r9, r3
 800d9ca:	46a2      	mov	sl, r4
 800d9cc:	eb19 090b 	adds.w	r9, r9, fp
 800d9d0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d9d4:	f04f 0100 	mov.w	r1, #0
 800d9d8:	f04f 0200 	mov.w	r2, #0
 800d9dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d9e0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d9e4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d9e8:	4689      	mov	r9, r1
 800d9ea:	4692      	mov	sl, r2
 800d9ec:	eb1b 0509 	adds.w	r5, fp, r9
 800d9f0:	eb4c 060a 	adc.w	r6, ip, sl
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	685b      	ldr	r3, [r3, #4]
 800d9f8:	4619      	mov	r1, r3
 800d9fa:	f04f 0200 	mov.w	r2, #0
 800d9fe:	f04f 0300 	mov.w	r3, #0
 800da02:	f04f 0400 	mov.w	r4, #0
 800da06:	0094      	lsls	r4, r2, #2
 800da08:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800da0c:	008b      	lsls	r3, r1, #2
 800da0e:	461a      	mov	r2, r3
 800da10:	4623      	mov	r3, r4
 800da12:	4628      	mov	r0, r5
 800da14:	4631      	mov	r1, r6
 800da16:	f7f3 f821 	bl	8000a5c <__aeabi_uldivmod>
 800da1a:	4603      	mov	r3, r0
 800da1c:	460c      	mov	r4, r1
 800da1e:	461a      	mov	r2, r3
 800da20:	4b0e      	ldr	r3, [pc, #56]	; (800da5c <UART_SetConfig+0x6f4>)
 800da22:	fba3 1302 	umull	r1, r3, r3, r2
 800da26:	095b      	lsrs	r3, r3, #5
 800da28:	2164      	movs	r1, #100	; 0x64
 800da2a:	fb01 f303 	mul.w	r3, r1, r3
 800da2e:	1ad3      	subs	r3, r2, r3
 800da30:	011b      	lsls	r3, r3, #4
 800da32:	3332      	adds	r3, #50	; 0x32
 800da34:	4a09      	ldr	r2, [pc, #36]	; (800da5c <UART_SetConfig+0x6f4>)
 800da36:	fba2 2303 	umull	r2, r3, r2, r3
 800da3a:	095b      	lsrs	r3, r3, #5
 800da3c:	f003 020f 	and.w	r2, r3, #15
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	4442      	add	r2, r8
 800da46:	609a      	str	r2, [r3, #8]
}
 800da48:	e7ff      	b.n	800da4a <UART_SetConfig+0x6e2>
 800da4a:	bf00      	nop
 800da4c:	3714      	adds	r7, #20
 800da4e:	46bd      	mov	sp, r7
 800da50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da54:	40011000 	.word	0x40011000
 800da58:	40011400 	.word	0x40011400
 800da5c:	51eb851f 	.word	0x51eb851f

0800da60 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800da60:	b084      	sub	sp, #16
 800da62:	b580      	push	{r7, lr}
 800da64:	b084      	sub	sp, #16
 800da66:	af00      	add	r7, sp, #0
 800da68:	6078      	str	r0, [r7, #4]
 800da6a:	f107 001c 	add.w	r0, r7, #28
 800da6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800da72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da74:	2b01      	cmp	r3, #1
 800da76:	d122      	bne.n	800dabe <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da7c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	68db      	ldr	r3, [r3, #12]
 800da88:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800da8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800da90:	687a      	ldr	r2, [r7, #4]
 800da92:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	68db      	ldr	r3, [r3, #12]
 800da98:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800daa0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800daa2:	2b01      	cmp	r3, #1
 800daa4:	d105      	bne.n	800dab2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	68db      	ldr	r3, [r3, #12]
 800daaa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800dab2:	6878      	ldr	r0, [r7, #4]
 800dab4:	f001 fac6 	bl	800f044 <USB_CoreReset>
 800dab8:	4603      	mov	r3, r0
 800daba:	73fb      	strb	r3, [r7, #15]
 800dabc:	e01a      	b.n	800daf4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	68db      	ldr	r3, [r3, #12]
 800dac2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800daca:	6878      	ldr	r0, [r7, #4]
 800dacc:	f001 faba 	bl	800f044 <USB_CoreReset>
 800dad0:	4603      	mov	r3, r0
 800dad2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800dad4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d106      	bne.n	800dae8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dade:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	639a      	str	r2, [r3, #56]	; 0x38
 800dae6:	e005      	b.n	800daf4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800daec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800daf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800daf6:	2b01      	cmp	r3, #1
 800daf8:	d10b      	bne.n	800db12 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	689b      	ldr	r3, [r3, #8]
 800dafe:	f043 0206 	orr.w	r2, r3, #6
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	689b      	ldr	r3, [r3, #8]
 800db0a:	f043 0220 	orr.w	r2, r3, #32
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800db12:	7bfb      	ldrb	r3, [r7, #15]
}
 800db14:	4618      	mov	r0, r3
 800db16:	3710      	adds	r7, #16
 800db18:	46bd      	mov	sp, r7
 800db1a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800db1e:	b004      	add	sp, #16
 800db20:	4770      	bx	lr
	...

0800db24 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800db24:	b480      	push	{r7}
 800db26:	b087      	sub	sp, #28
 800db28:	af00      	add	r7, sp, #0
 800db2a:	60f8      	str	r0, [r7, #12]
 800db2c:	60b9      	str	r1, [r7, #8]
 800db2e:	4613      	mov	r3, r2
 800db30:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800db32:	79fb      	ldrb	r3, [r7, #7]
 800db34:	2b02      	cmp	r3, #2
 800db36:	d165      	bne.n	800dc04 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	4a41      	ldr	r2, [pc, #260]	; (800dc40 <USB_SetTurnaroundTime+0x11c>)
 800db3c:	4293      	cmp	r3, r2
 800db3e:	d906      	bls.n	800db4e <USB_SetTurnaroundTime+0x2a>
 800db40:	68bb      	ldr	r3, [r7, #8]
 800db42:	4a40      	ldr	r2, [pc, #256]	; (800dc44 <USB_SetTurnaroundTime+0x120>)
 800db44:	4293      	cmp	r3, r2
 800db46:	d802      	bhi.n	800db4e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800db48:	230f      	movs	r3, #15
 800db4a:	617b      	str	r3, [r7, #20]
 800db4c:	e062      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800db4e:	68bb      	ldr	r3, [r7, #8]
 800db50:	4a3c      	ldr	r2, [pc, #240]	; (800dc44 <USB_SetTurnaroundTime+0x120>)
 800db52:	4293      	cmp	r3, r2
 800db54:	d906      	bls.n	800db64 <USB_SetTurnaroundTime+0x40>
 800db56:	68bb      	ldr	r3, [r7, #8]
 800db58:	4a3b      	ldr	r2, [pc, #236]	; (800dc48 <USB_SetTurnaroundTime+0x124>)
 800db5a:	4293      	cmp	r3, r2
 800db5c:	d802      	bhi.n	800db64 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800db5e:	230e      	movs	r3, #14
 800db60:	617b      	str	r3, [r7, #20]
 800db62:	e057      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800db64:	68bb      	ldr	r3, [r7, #8]
 800db66:	4a38      	ldr	r2, [pc, #224]	; (800dc48 <USB_SetTurnaroundTime+0x124>)
 800db68:	4293      	cmp	r3, r2
 800db6a:	d906      	bls.n	800db7a <USB_SetTurnaroundTime+0x56>
 800db6c:	68bb      	ldr	r3, [r7, #8]
 800db6e:	4a37      	ldr	r2, [pc, #220]	; (800dc4c <USB_SetTurnaroundTime+0x128>)
 800db70:	4293      	cmp	r3, r2
 800db72:	d802      	bhi.n	800db7a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800db74:	230d      	movs	r3, #13
 800db76:	617b      	str	r3, [r7, #20]
 800db78:	e04c      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800db7a:	68bb      	ldr	r3, [r7, #8]
 800db7c:	4a33      	ldr	r2, [pc, #204]	; (800dc4c <USB_SetTurnaroundTime+0x128>)
 800db7e:	4293      	cmp	r3, r2
 800db80:	d906      	bls.n	800db90 <USB_SetTurnaroundTime+0x6c>
 800db82:	68bb      	ldr	r3, [r7, #8]
 800db84:	4a32      	ldr	r2, [pc, #200]	; (800dc50 <USB_SetTurnaroundTime+0x12c>)
 800db86:	4293      	cmp	r3, r2
 800db88:	d802      	bhi.n	800db90 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800db8a:	230c      	movs	r3, #12
 800db8c:	617b      	str	r3, [r7, #20]
 800db8e:	e041      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800db90:	68bb      	ldr	r3, [r7, #8]
 800db92:	4a2f      	ldr	r2, [pc, #188]	; (800dc50 <USB_SetTurnaroundTime+0x12c>)
 800db94:	4293      	cmp	r3, r2
 800db96:	d906      	bls.n	800dba6 <USB_SetTurnaroundTime+0x82>
 800db98:	68bb      	ldr	r3, [r7, #8]
 800db9a:	4a2e      	ldr	r2, [pc, #184]	; (800dc54 <USB_SetTurnaroundTime+0x130>)
 800db9c:	4293      	cmp	r3, r2
 800db9e:	d802      	bhi.n	800dba6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800dba0:	230b      	movs	r3, #11
 800dba2:	617b      	str	r3, [r7, #20]
 800dba4:	e036      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800dba6:	68bb      	ldr	r3, [r7, #8]
 800dba8:	4a2a      	ldr	r2, [pc, #168]	; (800dc54 <USB_SetTurnaroundTime+0x130>)
 800dbaa:	4293      	cmp	r3, r2
 800dbac:	d906      	bls.n	800dbbc <USB_SetTurnaroundTime+0x98>
 800dbae:	68bb      	ldr	r3, [r7, #8]
 800dbb0:	4a29      	ldr	r2, [pc, #164]	; (800dc58 <USB_SetTurnaroundTime+0x134>)
 800dbb2:	4293      	cmp	r3, r2
 800dbb4:	d802      	bhi.n	800dbbc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800dbb6:	230a      	movs	r3, #10
 800dbb8:	617b      	str	r3, [r7, #20]
 800dbba:	e02b      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800dbbc:	68bb      	ldr	r3, [r7, #8]
 800dbbe:	4a26      	ldr	r2, [pc, #152]	; (800dc58 <USB_SetTurnaroundTime+0x134>)
 800dbc0:	4293      	cmp	r3, r2
 800dbc2:	d906      	bls.n	800dbd2 <USB_SetTurnaroundTime+0xae>
 800dbc4:	68bb      	ldr	r3, [r7, #8]
 800dbc6:	4a25      	ldr	r2, [pc, #148]	; (800dc5c <USB_SetTurnaroundTime+0x138>)
 800dbc8:	4293      	cmp	r3, r2
 800dbca:	d802      	bhi.n	800dbd2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800dbcc:	2309      	movs	r3, #9
 800dbce:	617b      	str	r3, [r7, #20]
 800dbd0:	e020      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800dbd2:	68bb      	ldr	r3, [r7, #8]
 800dbd4:	4a21      	ldr	r2, [pc, #132]	; (800dc5c <USB_SetTurnaroundTime+0x138>)
 800dbd6:	4293      	cmp	r3, r2
 800dbd8:	d906      	bls.n	800dbe8 <USB_SetTurnaroundTime+0xc4>
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	4a20      	ldr	r2, [pc, #128]	; (800dc60 <USB_SetTurnaroundTime+0x13c>)
 800dbde:	4293      	cmp	r3, r2
 800dbe0:	d802      	bhi.n	800dbe8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800dbe2:	2308      	movs	r3, #8
 800dbe4:	617b      	str	r3, [r7, #20]
 800dbe6:	e015      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800dbe8:	68bb      	ldr	r3, [r7, #8]
 800dbea:	4a1d      	ldr	r2, [pc, #116]	; (800dc60 <USB_SetTurnaroundTime+0x13c>)
 800dbec:	4293      	cmp	r3, r2
 800dbee:	d906      	bls.n	800dbfe <USB_SetTurnaroundTime+0xda>
 800dbf0:	68bb      	ldr	r3, [r7, #8]
 800dbf2:	4a1c      	ldr	r2, [pc, #112]	; (800dc64 <USB_SetTurnaroundTime+0x140>)
 800dbf4:	4293      	cmp	r3, r2
 800dbf6:	d802      	bhi.n	800dbfe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800dbf8:	2307      	movs	r3, #7
 800dbfa:	617b      	str	r3, [r7, #20]
 800dbfc:	e00a      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800dbfe:	2306      	movs	r3, #6
 800dc00:	617b      	str	r3, [r7, #20]
 800dc02:	e007      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800dc04:	79fb      	ldrb	r3, [r7, #7]
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d102      	bne.n	800dc10 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800dc0a:	2309      	movs	r3, #9
 800dc0c:	617b      	str	r3, [r7, #20]
 800dc0e:	e001      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800dc10:	2309      	movs	r3, #9
 800dc12:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	68db      	ldr	r3, [r3, #12]
 800dc18:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	68da      	ldr	r2, [r3, #12]
 800dc24:	697b      	ldr	r3, [r7, #20]
 800dc26:	029b      	lsls	r3, r3, #10
 800dc28:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800dc2c:	431a      	orrs	r2, r3
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800dc32:	2300      	movs	r3, #0
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	371c      	adds	r7, #28
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc3e:	4770      	bx	lr
 800dc40:	00d8acbf 	.word	0x00d8acbf
 800dc44:	00e4e1bf 	.word	0x00e4e1bf
 800dc48:	00f423ff 	.word	0x00f423ff
 800dc4c:	0106737f 	.word	0x0106737f
 800dc50:	011a499f 	.word	0x011a499f
 800dc54:	01312cff 	.word	0x01312cff
 800dc58:	014ca43f 	.word	0x014ca43f
 800dc5c:	016e35ff 	.word	0x016e35ff
 800dc60:	01a6ab1f 	.word	0x01a6ab1f
 800dc64:	01e847ff 	.word	0x01e847ff

0800dc68 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dc68:	b480      	push	{r7}
 800dc6a:	b083      	sub	sp, #12
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	689b      	ldr	r3, [r3, #8]
 800dc74:	f043 0201 	orr.w	r2, r3, #1
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dc7c:	2300      	movs	r3, #0
}
 800dc7e:	4618      	mov	r0, r3
 800dc80:	370c      	adds	r7, #12
 800dc82:	46bd      	mov	sp, r7
 800dc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc88:	4770      	bx	lr

0800dc8a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dc8a:	b480      	push	{r7}
 800dc8c:	b083      	sub	sp, #12
 800dc8e:	af00      	add	r7, sp, #0
 800dc90:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	689b      	ldr	r3, [r3, #8]
 800dc96:	f023 0201 	bic.w	r2, r3, #1
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dc9e:	2300      	movs	r3, #0
}
 800dca0:	4618      	mov	r0, r3
 800dca2:	370c      	adds	r7, #12
 800dca4:	46bd      	mov	sp, r7
 800dca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcaa:	4770      	bx	lr

0800dcac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b082      	sub	sp, #8
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
 800dcb4:	460b      	mov	r3, r1
 800dcb6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	68db      	ldr	r3, [r3, #12]
 800dcbc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800dcc4:	78fb      	ldrb	r3, [r7, #3]
 800dcc6:	2b01      	cmp	r3, #1
 800dcc8:	d106      	bne.n	800dcd8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	68db      	ldr	r3, [r3, #12]
 800dcce:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	60da      	str	r2, [r3, #12]
 800dcd6:	e00b      	b.n	800dcf0 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800dcd8:	78fb      	ldrb	r3, [r7, #3]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d106      	bne.n	800dcec <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	68db      	ldr	r3, [r3, #12]
 800dce2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	60da      	str	r2, [r3, #12]
 800dcea:	e001      	b.n	800dcf0 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800dcec:	2301      	movs	r3, #1
 800dcee:	e003      	b.n	800dcf8 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800dcf0:	2032      	movs	r0, #50	; 0x32
 800dcf2:	f7f6 fd47 	bl	8004784 <HAL_Delay>

  return HAL_OK;
 800dcf6:	2300      	movs	r3, #0
}
 800dcf8:	4618      	mov	r0, r3
 800dcfa:	3708      	adds	r7, #8
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	bd80      	pop	{r7, pc}

0800dd00 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800dd00:	b084      	sub	sp, #16
 800dd02:	b580      	push	{r7, lr}
 800dd04:	b086      	sub	sp, #24
 800dd06:	af00      	add	r7, sp, #0
 800dd08:	6078      	str	r0, [r7, #4]
 800dd0a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800dd0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800dd12:	2300      	movs	r3, #0
 800dd14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	613b      	str	r3, [r7, #16]
 800dd1e:	e009      	b.n	800dd34 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800dd20:	687a      	ldr	r2, [r7, #4]
 800dd22:	693b      	ldr	r3, [r7, #16]
 800dd24:	3340      	adds	r3, #64	; 0x40
 800dd26:	009b      	lsls	r3, r3, #2
 800dd28:	4413      	add	r3, r2
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800dd2e:	693b      	ldr	r3, [r7, #16]
 800dd30:	3301      	adds	r3, #1
 800dd32:	613b      	str	r3, [r7, #16]
 800dd34:	693b      	ldr	r3, [r7, #16]
 800dd36:	2b0e      	cmp	r3, #14
 800dd38:	d9f2      	bls.n	800dd20 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800dd3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d11c      	bne.n	800dd7a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dd46:	685b      	ldr	r3, [r3, #4]
 800dd48:	68fa      	ldr	r2, [r7, #12]
 800dd4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800dd4e:	f043 0302 	orr.w	r3, r3, #2
 800dd52:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd58:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd64:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd70:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	639a      	str	r2, [r3, #56]	; 0x38
 800dd78:	e00b      	b.n	800dd92 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd7e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd8a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800dd98:	461a      	mov	r2, r3
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dda4:	4619      	mov	r1, r3
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ddac:	461a      	mov	r2, r3
 800ddae:	680b      	ldr	r3, [r1, #0]
 800ddb0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ddb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddb4:	2b01      	cmp	r3, #1
 800ddb6:	d10c      	bne.n	800ddd2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ddb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d104      	bne.n	800ddc8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ddbe:	2100      	movs	r1, #0
 800ddc0:	6878      	ldr	r0, [r7, #4]
 800ddc2:	f000 f949 	bl	800e058 <USB_SetDevSpeed>
 800ddc6:	e008      	b.n	800ddda <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ddc8:	2101      	movs	r1, #1
 800ddca:	6878      	ldr	r0, [r7, #4]
 800ddcc:	f000 f944 	bl	800e058 <USB_SetDevSpeed>
 800ddd0:	e003      	b.n	800ddda <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ddd2:	2103      	movs	r1, #3
 800ddd4:	6878      	ldr	r0, [r7, #4]
 800ddd6:	f000 f93f 	bl	800e058 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ddda:	2110      	movs	r1, #16
 800dddc:	6878      	ldr	r0, [r7, #4]
 800ddde:	f000 f8f3 	bl	800dfc8 <USB_FlushTxFifo>
 800dde2:	4603      	mov	r3, r0
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d001      	beq.n	800ddec <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800dde8:	2301      	movs	r3, #1
 800ddea:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ddec:	6878      	ldr	r0, [r7, #4]
 800ddee:	f000 f911 	bl	800e014 <USB_FlushRxFifo>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d001      	beq.n	800ddfc <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800ddf8:	2301      	movs	r3, #1
 800ddfa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800de02:	461a      	mov	r2, r3
 800de04:	2300      	movs	r3, #0
 800de06:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800de0e:	461a      	mov	r2, r3
 800de10:	2300      	movs	r3, #0
 800de12:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800de1a:	461a      	mov	r2, r3
 800de1c:	2300      	movs	r3, #0
 800de1e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800de20:	2300      	movs	r3, #0
 800de22:	613b      	str	r3, [r7, #16]
 800de24:	e043      	b.n	800deae <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800de26:	693b      	ldr	r3, [r7, #16]
 800de28:	015a      	lsls	r2, r3, #5
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	4413      	add	r3, r2
 800de2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800de38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800de3c:	d118      	bne.n	800de70 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800de3e:	693b      	ldr	r3, [r7, #16]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d10a      	bne.n	800de5a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800de44:	693b      	ldr	r3, [r7, #16]
 800de46:	015a      	lsls	r2, r3, #5
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	4413      	add	r3, r2
 800de4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800de50:	461a      	mov	r2, r3
 800de52:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800de56:	6013      	str	r3, [r2, #0]
 800de58:	e013      	b.n	800de82 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800de5a:	693b      	ldr	r3, [r7, #16]
 800de5c:	015a      	lsls	r2, r3, #5
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	4413      	add	r3, r2
 800de62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800de66:	461a      	mov	r2, r3
 800de68:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800de6c:	6013      	str	r3, [r2, #0]
 800de6e:	e008      	b.n	800de82 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800de70:	693b      	ldr	r3, [r7, #16]
 800de72:	015a      	lsls	r2, r3, #5
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	4413      	add	r3, r2
 800de78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800de7c:	461a      	mov	r2, r3
 800de7e:	2300      	movs	r3, #0
 800de80:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800de82:	693b      	ldr	r3, [r7, #16]
 800de84:	015a      	lsls	r2, r3, #5
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	4413      	add	r3, r2
 800de8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800de8e:	461a      	mov	r2, r3
 800de90:	2300      	movs	r3, #0
 800de92:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	015a      	lsls	r2, r3, #5
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	4413      	add	r3, r2
 800de9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dea0:	461a      	mov	r2, r3
 800dea2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800dea6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dea8:	693b      	ldr	r3, [r7, #16]
 800deaa:	3301      	adds	r3, #1
 800deac:	613b      	str	r3, [r7, #16]
 800deae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deb0:	693a      	ldr	r2, [r7, #16]
 800deb2:	429a      	cmp	r2, r3
 800deb4:	d3b7      	bcc.n	800de26 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800deb6:	2300      	movs	r3, #0
 800deb8:	613b      	str	r3, [r7, #16]
 800deba:	e043      	b.n	800df44 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800debc:	693b      	ldr	r3, [r7, #16]
 800debe:	015a      	lsls	r2, r3, #5
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	4413      	add	r3, r2
 800dec4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dece:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ded2:	d118      	bne.n	800df06 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800ded4:	693b      	ldr	r3, [r7, #16]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d10a      	bne.n	800def0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800deda:	693b      	ldr	r3, [r7, #16]
 800dedc:	015a      	lsls	r2, r3, #5
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	4413      	add	r3, r2
 800dee2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dee6:	461a      	mov	r2, r3
 800dee8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800deec:	6013      	str	r3, [r2, #0]
 800deee:	e013      	b.n	800df18 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800def0:	693b      	ldr	r3, [r7, #16]
 800def2:	015a      	lsls	r2, r3, #5
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	4413      	add	r3, r2
 800def8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800defc:	461a      	mov	r2, r3
 800defe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800df02:	6013      	str	r3, [r2, #0]
 800df04:	e008      	b.n	800df18 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800df06:	693b      	ldr	r3, [r7, #16]
 800df08:	015a      	lsls	r2, r3, #5
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	4413      	add	r3, r2
 800df0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df12:	461a      	mov	r2, r3
 800df14:	2300      	movs	r3, #0
 800df16:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800df18:	693b      	ldr	r3, [r7, #16]
 800df1a:	015a      	lsls	r2, r3, #5
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	4413      	add	r3, r2
 800df20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df24:	461a      	mov	r2, r3
 800df26:	2300      	movs	r3, #0
 800df28:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800df2a:	693b      	ldr	r3, [r7, #16]
 800df2c:	015a      	lsls	r2, r3, #5
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	4413      	add	r3, r2
 800df32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df36:	461a      	mov	r2, r3
 800df38:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800df3c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800df3e:	693b      	ldr	r3, [r7, #16]
 800df40:	3301      	adds	r3, #1
 800df42:	613b      	str	r3, [r7, #16]
 800df44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df46:	693a      	ldr	r2, [r7, #16]
 800df48:	429a      	cmp	r2, r3
 800df4a:	d3b7      	bcc.n	800debc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800df52:	691b      	ldr	r3, [r3, #16]
 800df54:	68fa      	ldr	r2, [r7, #12]
 800df56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800df5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800df5e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	2200      	movs	r2, #0
 800df64:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800df6c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800df6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df70:	2b00      	cmp	r3, #0
 800df72:	d105      	bne.n	800df80 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	699b      	ldr	r3, [r3, #24]
 800df78:	f043 0210 	orr.w	r2, r3, #16
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	699a      	ldr	r2, [r3, #24]
 800df84:	4b0f      	ldr	r3, [pc, #60]	; (800dfc4 <USB_DevInit+0x2c4>)
 800df86:	4313      	orrs	r3, r2
 800df88:	687a      	ldr	r2, [r7, #4]
 800df8a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800df8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d005      	beq.n	800df9e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	699b      	ldr	r3, [r3, #24]
 800df96:	f043 0208 	orr.w	r2, r3, #8
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800df9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dfa0:	2b01      	cmp	r3, #1
 800dfa2:	d107      	bne.n	800dfb4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	699b      	ldr	r3, [r3, #24]
 800dfa8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800dfac:	f043 0304 	orr.w	r3, r3, #4
 800dfb0:	687a      	ldr	r2, [r7, #4]
 800dfb2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800dfb4:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfb6:	4618      	mov	r0, r3
 800dfb8:	3718      	adds	r7, #24
 800dfba:	46bd      	mov	sp, r7
 800dfbc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dfc0:	b004      	add	sp, #16
 800dfc2:	4770      	bx	lr
 800dfc4:	803c3800 	.word	0x803c3800

0800dfc8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800dfc8:	b480      	push	{r7}
 800dfca:	b085      	sub	sp, #20
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]
 800dfd0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800dfd6:	683b      	ldr	r3, [r7, #0]
 800dfd8:	019b      	lsls	r3, r3, #6
 800dfda:	f043 0220 	orr.w	r2, r3, #32
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	3301      	adds	r3, #1
 800dfe6:	60fb      	str	r3, [r7, #12]
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	4a09      	ldr	r2, [pc, #36]	; (800e010 <USB_FlushTxFifo+0x48>)
 800dfec:	4293      	cmp	r3, r2
 800dfee:	d901      	bls.n	800dff4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800dff0:	2303      	movs	r3, #3
 800dff2:	e006      	b.n	800e002 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	691b      	ldr	r3, [r3, #16]
 800dff8:	f003 0320 	and.w	r3, r3, #32
 800dffc:	2b20      	cmp	r3, #32
 800dffe:	d0f0      	beq.n	800dfe2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800e000:	2300      	movs	r3, #0
}
 800e002:	4618      	mov	r0, r3
 800e004:	3714      	adds	r7, #20
 800e006:	46bd      	mov	sp, r7
 800e008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00c:	4770      	bx	lr
 800e00e:	bf00      	nop
 800e010:	00030d40 	.word	0x00030d40

0800e014 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e014:	b480      	push	{r7}
 800e016:	b085      	sub	sp, #20
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800e01c:	2300      	movs	r3, #0
 800e01e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	2210      	movs	r2, #16
 800e024:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	3301      	adds	r3, #1
 800e02a:	60fb      	str	r3, [r7, #12]
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	4a09      	ldr	r2, [pc, #36]	; (800e054 <USB_FlushRxFifo+0x40>)
 800e030:	4293      	cmp	r3, r2
 800e032:	d901      	bls.n	800e038 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800e034:	2303      	movs	r3, #3
 800e036:	e006      	b.n	800e046 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	691b      	ldr	r3, [r3, #16]
 800e03c:	f003 0310 	and.w	r3, r3, #16
 800e040:	2b10      	cmp	r3, #16
 800e042:	d0f0      	beq.n	800e026 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800e044:	2300      	movs	r3, #0
}
 800e046:	4618      	mov	r0, r3
 800e048:	3714      	adds	r7, #20
 800e04a:	46bd      	mov	sp, r7
 800e04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e050:	4770      	bx	lr
 800e052:	bf00      	nop
 800e054:	00030d40 	.word	0x00030d40

0800e058 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800e058:	b480      	push	{r7}
 800e05a:	b085      	sub	sp, #20
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	6078      	str	r0, [r7, #4]
 800e060:	460b      	mov	r3, r1
 800e062:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e06e:	681a      	ldr	r2, [r3, #0]
 800e070:	78fb      	ldrb	r3, [r7, #3]
 800e072:	68f9      	ldr	r1, [r7, #12]
 800e074:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e078:	4313      	orrs	r3, r2
 800e07a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800e07c:	2300      	movs	r3, #0
}
 800e07e:	4618      	mov	r0, r3
 800e080:	3714      	adds	r7, #20
 800e082:	46bd      	mov	sp, r7
 800e084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e088:	4770      	bx	lr

0800e08a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800e08a:	b480      	push	{r7}
 800e08c:	b087      	sub	sp, #28
 800e08e:	af00      	add	r7, sp, #0
 800e090:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e096:	693b      	ldr	r3, [r7, #16]
 800e098:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e09c:	689b      	ldr	r3, [r3, #8]
 800e09e:	f003 0306 	and.w	r3, r3, #6
 800e0a2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d102      	bne.n	800e0b0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	75fb      	strb	r3, [r7, #23]
 800e0ae:	e00a      	b.n	800e0c6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	2b02      	cmp	r3, #2
 800e0b4:	d002      	beq.n	800e0bc <USB_GetDevSpeed+0x32>
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	2b06      	cmp	r3, #6
 800e0ba:	d102      	bne.n	800e0c2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800e0bc:	2302      	movs	r3, #2
 800e0be:	75fb      	strb	r3, [r7, #23]
 800e0c0:	e001      	b.n	800e0c6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800e0c2:	230f      	movs	r3, #15
 800e0c4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800e0c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	371c      	adds	r7, #28
 800e0cc:	46bd      	mov	sp, r7
 800e0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d2:	4770      	bx	lr

0800e0d4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e0d4:	b480      	push	{r7}
 800e0d6:	b085      	sub	sp, #20
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	6078      	str	r0, [r7, #4]
 800e0dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e0e2:	683b      	ldr	r3, [r7, #0]
 800e0e4:	781b      	ldrb	r3, [r3, #0]
 800e0e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e0e8:	683b      	ldr	r3, [r7, #0]
 800e0ea:	785b      	ldrb	r3, [r3, #1]
 800e0ec:	2b01      	cmp	r3, #1
 800e0ee:	d13a      	bne.n	800e166 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e0f6:	69da      	ldr	r2, [r3, #28]
 800e0f8:	683b      	ldr	r3, [r7, #0]
 800e0fa:	781b      	ldrb	r3, [r3, #0]
 800e0fc:	f003 030f 	and.w	r3, r3, #15
 800e100:	2101      	movs	r1, #1
 800e102:	fa01 f303 	lsl.w	r3, r1, r3
 800e106:	b29b      	uxth	r3, r3
 800e108:	68f9      	ldr	r1, [r7, #12]
 800e10a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e10e:	4313      	orrs	r3, r2
 800e110:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e112:	68bb      	ldr	r3, [r7, #8]
 800e114:	015a      	lsls	r2, r3, #5
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	4413      	add	r3, r2
 800e11a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e124:	2b00      	cmp	r3, #0
 800e126:	d155      	bne.n	800e1d4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e128:	68bb      	ldr	r3, [r7, #8]
 800e12a:	015a      	lsls	r2, r3, #5
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	4413      	add	r3, r2
 800e130:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e134:	681a      	ldr	r2, [r3, #0]
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	689b      	ldr	r3, [r3, #8]
 800e13a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	78db      	ldrb	r3, [r3, #3]
 800e142:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e144:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e146:	68bb      	ldr	r3, [r7, #8]
 800e148:	059b      	lsls	r3, r3, #22
 800e14a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e14c:	4313      	orrs	r3, r2
 800e14e:	68ba      	ldr	r2, [r7, #8]
 800e150:	0151      	lsls	r1, r2, #5
 800e152:	68fa      	ldr	r2, [r7, #12]
 800e154:	440a      	add	r2, r1
 800e156:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e15a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e15e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e162:	6013      	str	r3, [r2, #0]
 800e164:	e036      	b.n	800e1d4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e16c:	69da      	ldr	r2, [r3, #28]
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	781b      	ldrb	r3, [r3, #0]
 800e172:	f003 030f 	and.w	r3, r3, #15
 800e176:	2101      	movs	r1, #1
 800e178:	fa01 f303 	lsl.w	r3, r1, r3
 800e17c:	041b      	lsls	r3, r3, #16
 800e17e:	68f9      	ldr	r1, [r7, #12]
 800e180:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e184:	4313      	orrs	r3, r2
 800e186:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e188:	68bb      	ldr	r3, [r7, #8]
 800e18a:	015a      	lsls	r2, r3, #5
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	4413      	add	r3, r2
 800e190:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d11a      	bne.n	800e1d4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e19e:	68bb      	ldr	r3, [r7, #8]
 800e1a0:	015a      	lsls	r2, r3, #5
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	4413      	add	r3, r2
 800e1a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e1aa:	681a      	ldr	r2, [r3, #0]
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	689b      	ldr	r3, [r3, #8]
 800e1b0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	78db      	ldrb	r3, [r3, #3]
 800e1b8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e1ba:	430b      	orrs	r3, r1
 800e1bc:	4313      	orrs	r3, r2
 800e1be:	68ba      	ldr	r2, [r7, #8]
 800e1c0:	0151      	lsls	r1, r2, #5
 800e1c2:	68fa      	ldr	r2, [r7, #12]
 800e1c4:	440a      	add	r2, r1
 800e1c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e1ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e1ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e1d2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800e1d4:	2300      	movs	r3, #0
}
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	3714      	adds	r7, #20
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e0:	4770      	bx	lr
	...

0800e1e4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e1e4:	b480      	push	{r7}
 800e1e6:	b085      	sub	sp, #20
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	6078      	str	r0, [r7, #4]
 800e1ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e1f2:	683b      	ldr	r3, [r7, #0]
 800e1f4:	781b      	ldrb	r3, [r3, #0]
 800e1f6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800e1f8:	683b      	ldr	r3, [r7, #0]
 800e1fa:	785b      	ldrb	r3, [r3, #1]
 800e1fc:	2b01      	cmp	r3, #1
 800e1fe:	d161      	bne.n	800e2c4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e200:	68bb      	ldr	r3, [r7, #8]
 800e202:	015a      	lsls	r2, r3, #5
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	4413      	add	r3, r2
 800e208:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e212:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e216:	d11f      	bne.n	800e258 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e218:	68bb      	ldr	r3, [r7, #8]
 800e21a:	015a      	lsls	r2, r3, #5
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	4413      	add	r3, r2
 800e220:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	68ba      	ldr	r2, [r7, #8]
 800e228:	0151      	lsls	r1, r2, #5
 800e22a:	68fa      	ldr	r2, [r7, #12]
 800e22c:	440a      	add	r2, r1
 800e22e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e232:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e236:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e238:	68bb      	ldr	r3, [r7, #8]
 800e23a:	015a      	lsls	r2, r3, #5
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	4413      	add	r3, r2
 800e240:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	68ba      	ldr	r2, [r7, #8]
 800e248:	0151      	lsls	r1, r2, #5
 800e24a:	68fa      	ldr	r2, [r7, #12]
 800e24c:	440a      	add	r2, r1
 800e24e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e252:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e256:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e25e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	781b      	ldrb	r3, [r3, #0]
 800e264:	f003 030f 	and.w	r3, r3, #15
 800e268:	2101      	movs	r1, #1
 800e26a:	fa01 f303 	lsl.w	r3, r1, r3
 800e26e:	b29b      	uxth	r3, r3
 800e270:	43db      	mvns	r3, r3
 800e272:	68f9      	ldr	r1, [r7, #12]
 800e274:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e278:	4013      	ands	r3, r2
 800e27a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e282:	69da      	ldr	r2, [r3, #28]
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	781b      	ldrb	r3, [r3, #0]
 800e288:	f003 030f 	and.w	r3, r3, #15
 800e28c:	2101      	movs	r1, #1
 800e28e:	fa01 f303 	lsl.w	r3, r1, r3
 800e292:	b29b      	uxth	r3, r3
 800e294:	43db      	mvns	r3, r3
 800e296:	68f9      	ldr	r1, [r7, #12]
 800e298:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e29c:	4013      	ands	r3, r2
 800e29e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e2a0:	68bb      	ldr	r3, [r7, #8]
 800e2a2:	015a      	lsls	r2, r3, #5
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	4413      	add	r3, r2
 800e2a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e2ac:	681a      	ldr	r2, [r3, #0]
 800e2ae:	68bb      	ldr	r3, [r7, #8]
 800e2b0:	0159      	lsls	r1, r3, #5
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	440b      	add	r3, r1
 800e2b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e2ba:	4619      	mov	r1, r3
 800e2bc:	4b35      	ldr	r3, [pc, #212]	; (800e394 <USB_DeactivateEndpoint+0x1b0>)
 800e2be:	4013      	ands	r3, r2
 800e2c0:	600b      	str	r3, [r1, #0]
 800e2c2:	e060      	b.n	800e386 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e2c4:	68bb      	ldr	r3, [r7, #8]
 800e2c6:	015a      	lsls	r2, r3, #5
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	4413      	add	r3, r2
 800e2cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e2d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e2da:	d11f      	bne.n	800e31c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e2dc:	68bb      	ldr	r3, [r7, #8]
 800e2de:	015a      	lsls	r2, r3, #5
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	4413      	add	r3, r2
 800e2e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	68ba      	ldr	r2, [r7, #8]
 800e2ec:	0151      	lsls	r1, r2, #5
 800e2ee:	68fa      	ldr	r2, [r7, #12]
 800e2f0:	440a      	add	r2, r1
 800e2f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e2f6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e2fa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e2fc:	68bb      	ldr	r3, [r7, #8]
 800e2fe:	015a      	lsls	r2, r3, #5
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	4413      	add	r3, r2
 800e304:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	68ba      	ldr	r2, [r7, #8]
 800e30c:	0151      	lsls	r1, r2, #5
 800e30e:	68fa      	ldr	r2, [r7, #12]
 800e310:	440a      	add	r2, r1
 800e312:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e316:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e31a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e322:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e324:	683b      	ldr	r3, [r7, #0]
 800e326:	781b      	ldrb	r3, [r3, #0]
 800e328:	f003 030f 	and.w	r3, r3, #15
 800e32c:	2101      	movs	r1, #1
 800e32e:	fa01 f303 	lsl.w	r3, r1, r3
 800e332:	041b      	lsls	r3, r3, #16
 800e334:	43db      	mvns	r3, r3
 800e336:	68f9      	ldr	r1, [r7, #12]
 800e338:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e33c:	4013      	ands	r3, r2
 800e33e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e346:	69da      	ldr	r2, [r3, #28]
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	781b      	ldrb	r3, [r3, #0]
 800e34c:	f003 030f 	and.w	r3, r3, #15
 800e350:	2101      	movs	r1, #1
 800e352:	fa01 f303 	lsl.w	r3, r1, r3
 800e356:	041b      	lsls	r3, r3, #16
 800e358:	43db      	mvns	r3, r3
 800e35a:	68f9      	ldr	r1, [r7, #12]
 800e35c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e360:	4013      	ands	r3, r2
 800e362:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e364:	68bb      	ldr	r3, [r7, #8]
 800e366:	015a      	lsls	r2, r3, #5
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	4413      	add	r3, r2
 800e36c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e370:	681a      	ldr	r2, [r3, #0]
 800e372:	68bb      	ldr	r3, [r7, #8]
 800e374:	0159      	lsls	r1, r3, #5
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	440b      	add	r3, r1
 800e37a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e37e:	4619      	mov	r1, r3
 800e380:	4b05      	ldr	r3, [pc, #20]	; (800e398 <USB_DeactivateEndpoint+0x1b4>)
 800e382:	4013      	ands	r3, r2
 800e384:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800e386:	2300      	movs	r3, #0
}
 800e388:	4618      	mov	r0, r3
 800e38a:	3714      	adds	r7, #20
 800e38c:	46bd      	mov	sp, r7
 800e38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e392:	4770      	bx	lr
 800e394:	ec337800 	.word	0xec337800
 800e398:	eff37800 	.word	0xeff37800

0800e39c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e39c:	b580      	push	{r7, lr}
 800e39e:	b08a      	sub	sp, #40	; 0x28
 800e3a0:	af02      	add	r7, sp, #8
 800e3a2:	60f8      	str	r0, [r7, #12]
 800e3a4:	60b9      	str	r1, [r7, #8]
 800e3a6:	4613      	mov	r3, r2
 800e3a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800e3ae:	68bb      	ldr	r3, [r7, #8]
 800e3b0:	781b      	ldrb	r3, [r3, #0]
 800e3b2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e3b4:	68bb      	ldr	r3, [r7, #8]
 800e3b6:	785b      	ldrb	r3, [r3, #1]
 800e3b8:	2b01      	cmp	r3, #1
 800e3ba:	f040 815c 	bne.w	800e676 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e3be:	68bb      	ldr	r3, [r7, #8]
 800e3c0:	695b      	ldr	r3, [r3, #20]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d132      	bne.n	800e42c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e3c6:	69bb      	ldr	r3, [r7, #24]
 800e3c8:	015a      	lsls	r2, r3, #5
 800e3ca:	69fb      	ldr	r3, [r7, #28]
 800e3cc:	4413      	add	r3, r2
 800e3ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e3d2:	691b      	ldr	r3, [r3, #16]
 800e3d4:	69ba      	ldr	r2, [r7, #24]
 800e3d6:	0151      	lsls	r1, r2, #5
 800e3d8:	69fa      	ldr	r2, [r7, #28]
 800e3da:	440a      	add	r2, r1
 800e3dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e3e0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e3e4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e3e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e3ea:	69bb      	ldr	r3, [r7, #24]
 800e3ec:	015a      	lsls	r2, r3, #5
 800e3ee:	69fb      	ldr	r3, [r7, #28]
 800e3f0:	4413      	add	r3, r2
 800e3f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e3f6:	691b      	ldr	r3, [r3, #16]
 800e3f8:	69ba      	ldr	r2, [r7, #24]
 800e3fa:	0151      	lsls	r1, r2, #5
 800e3fc:	69fa      	ldr	r2, [r7, #28]
 800e3fe:	440a      	add	r2, r1
 800e400:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e404:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e408:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e40a:	69bb      	ldr	r3, [r7, #24]
 800e40c:	015a      	lsls	r2, r3, #5
 800e40e:	69fb      	ldr	r3, [r7, #28]
 800e410:	4413      	add	r3, r2
 800e412:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e416:	691b      	ldr	r3, [r3, #16]
 800e418:	69ba      	ldr	r2, [r7, #24]
 800e41a:	0151      	lsls	r1, r2, #5
 800e41c:	69fa      	ldr	r2, [r7, #28]
 800e41e:	440a      	add	r2, r1
 800e420:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e424:	0cdb      	lsrs	r3, r3, #19
 800e426:	04db      	lsls	r3, r3, #19
 800e428:	6113      	str	r3, [r2, #16]
 800e42a:	e074      	b.n	800e516 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e42c:	69bb      	ldr	r3, [r7, #24]
 800e42e:	015a      	lsls	r2, r3, #5
 800e430:	69fb      	ldr	r3, [r7, #28]
 800e432:	4413      	add	r3, r2
 800e434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e438:	691b      	ldr	r3, [r3, #16]
 800e43a:	69ba      	ldr	r2, [r7, #24]
 800e43c:	0151      	lsls	r1, r2, #5
 800e43e:	69fa      	ldr	r2, [r7, #28]
 800e440:	440a      	add	r2, r1
 800e442:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e446:	0cdb      	lsrs	r3, r3, #19
 800e448:	04db      	lsls	r3, r3, #19
 800e44a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e44c:	69bb      	ldr	r3, [r7, #24]
 800e44e:	015a      	lsls	r2, r3, #5
 800e450:	69fb      	ldr	r3, [r7, #28]
 800e452:	4413      	add	r3, r2
 800e454:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e458:	691b      	ldr	r3, [r3, #16]
 800e45a:	69ba      	ldr	r2, [r7, #24]
 800e45c:	0151      	lsls	r1, r2, #5
 800e45e:	69fa      	ldr	r2, [r7, #28]
 800e460:	440a      	add	r2, r1
 800e462:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e466:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e46a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e46e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e470:	69bb      	ldr	r3, [r7, #24]
 800e472:	015a      	lsls	r2, r3, #5
 800e474:	69fb      	ldr	r3, [r7, #28]
 800e476:	4413      	add	r3, r2
 800e478:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e47c:	691a      	ldr	r2, [r3, #16]
 800e47e:	68bb      	ldr	r3, [r7, #8]
 800e480:	6959      	ldr	r1, [r3, #20]
 800e482:	68bb      	ldr	r3, [r7, #8]
 800e484:	689b      	ldr	r3, [r3, #8]
 800e486:	440b      	add	r3, r1
 800e488:	1e59      	subs	r1, r3, #1
 800e48a:	68bb      	ldr	r3, [r7, #8]
 800e48c:	689b      	ldr	r3, [r3, #8]
 800e48e:	fbb1 f3f3 	udiv	r3, r1, r3
 800e492:	04d9      	lsls	r1, r3, #19
 800e494:	4b9d      	ldr	r3, [pc, #628]	; (800e70c <USB_EPStartXfer+0x370>)
 800e496:	400b      	ands	r3, r1
 800e498:	69b9      	ldr	r1, [r7, #24]
 800e49a:	0148      	lsls	r0, r1, #5
 800e49c:	69f9      	ldr	r1, [r7, #28]
 800e49e:	4401      	add	r1, r0
 800e4a0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e4a4:	4313      	orrs	r3, r2
 800e4a6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e4a8:	69bb      	ldr	r3, [r7, #24]
 800e4aa:	015a      	lsls	r2, r3, #5
 800e4ac:	69fb      	ldr	r3, [r7, #28]
 800e4ae:	4413      	add	r3, r2
 800e4b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e4b4:	691a      	ldr	r2, [r3, #16]
 800e4b6:	68bb      	ldr	r3, [r7, #8]
 800e4b8:	695b      	ldr	r3, [r3, #20]
 800e4ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e4be:	69b9      	ldr	r1, [r7, #24]
 800e4c0:	0148      	lsls	r0, r1, #5
 800e4c2:	69f9      	ldr	r1, [r7, #28]
 800e4c4:	4401      	add	r1, r0
 800e4c6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e4ca:	4313      	orrs	r3, r2
 800e4cc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800e4ce:	68bb      	ldr	r3, [r7, #8]
 800e4d0:	78db      	ldrb	r3, [r3, #3]
 800e4d2:	2b01      	cmp	r3, #1
 800e4d4:	d11f      	bne.n	800e516 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e4d6:	69bb      	ldr	r3, [r7, #24]
 800e4d8:	015a      	lsls	r2, r3, #5
 800e4da:	69fb      	ldr	r3, [r7, #28]
 800e4dc:	4413      	add	r3, r2
 800e4de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e4e2:	691b      	ldr	r3, [r3, #16]
 800e4e4:	69ba      	ldr	r2, [r7, #24]
 800e4e6:	0151      	lsls	r1, r2, #5
 800e4e8:	69fa      	ldr	r2, [r7, #28]
 800e4ea:	440a      	add	r2, r1
 800e4ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e4f0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800e4f4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800e4f6:	69bb      	ldr	r3, [r7, #24]
 800e4f8:	015a      	lsls	r2, r3, #5
 800e4fa:	69fb      	ldr	r3, [r7, #28]
 800e4fc:	4413      	add	r3, r2
 800e4fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e502:	691b      	ldr	r3, [r3, #16]
 800e504:	69ba      	ldr	r2, [r7, #24]
 800e506:	0151      	lsls	r1, r2, #5
 800e508:	69fa      	ldr	r2, [r7, #28]
 800e50a:	440a      	add	r2, r1
 800e50c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e510:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e514:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800e516:	79fb      	ldrb	r3, [r7, #7]
 800e518:	2b01      	cmp	r3, #1
 800e51a:	d14b      	bne.n	800e5b4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e51c:	68bb      	ldr	r3, [r7, #8]
 800e51e:	691b      	ldr	r3, [r3, #16]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d009      	beq.n	800e538 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e524:	69bb      	ldr	r3, [r7, #24]
 800e526:	015a      	lsls	r2, r3, #5
 800e528:	69fb      	ldr	r3, [r7, #28]
 800e52a:	4413      	add	r3, r2
 800e52c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e530:	461a      	mov	r2, r3
 800e532:	68bb      	ldr	r3, [r7, #8]
 800e534:	691b      	ldr	r3, [r3, #16]
 800e536:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800e538:	68bb      	ldr	r3, [r7, #8]
 800e53a:	78db      	ldrb	r3, [r3, #3]
 800e53c:	2b01      	cmp	r3, #1
 800e53e:	d128      	bne.n	800e592 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e540:	69fb      	ldr	r3, [r7, #28]
 800e542:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e546:	689b      	ldr	r3, [r3, #8]
 800e548:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d110      	bne.n	800e572 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e550:	69bb      	ldr	r3, [r7, #24]
 800e552:	015a      	lsls	r2, r3, #5
 800e554:	69fb      	ldr	r3, [r7, #28]
 800e556:	4413      	add	r3, r2
 800e558:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	69ba      	ldr	r2, [r7, #24]
 800e560:	0151      	lsls	r1, r2, #5
 800e562:	69fa      	ldr	r2, [r7, #28]
 800e564:	440a      	add	r2, r1
 800e566:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e56a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e56e:	6013      	str	r3, [r2, #0]
 800e570:	e00f      	b.n	800e592 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e572:	69bb      	ldr	r3, [r7, #24]
 800e574:	015a      	lsls	r2, r3, #5
 800e576:	69fb      	ldr	r3, [r7, #28]
 800e578:	4413      	add	r3, r2
 800e57a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	69ba      	ldr	r2, [r7, #24]
 800e582:	0151      	lsls	r1, r2, #5
 800e584:	69fa      	ldr	r2, [r7, #28]
 800e586:	440a      	add	r2, r1
 800e588:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e58c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e590:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e592:	69bb      	ldr	r3, [r7, #24]
 800e594:	015a      	lsls	r2, r3, #5
 800e596:	69fb      	ldr	r3, [r7, #28]
 800e598:	4413      	add	r3, r2
 800e59a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	69ba      	ldr	r2, [r7, #24]
 800e5a2:	0151      	lsls	r1, r2, #5
 800e5a4:	69fa      	ldr	r2, [r7, #28]
 800e5a6:	440a      	add	r2, r1
 800e5a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e5ac:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e5b0:	6013      	str	r3, [r2, #0]
 800e5b2:	e12f      	b.n	800e814 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e5b4:	69bb      	ldr	r3, [r7, #24]
 800e5b6:	015a      	lsls	r2, r3, #5
 800e5b8:	69fb      	ldr	r3, [r7, #28]
 800e5ba:	4413      	add	r3, r2
 800e5bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	69ba      	ldr	r2, [r7, #24]
 800e5c4:	0151      	lsls	r1, r2, #5
 800e5c6:	69fa      	ldr	r2, [r7, #28]
 800e5c8:	440a      	add	r2, r1
 800e5ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e5ce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e5d2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e5d4:	68bb      	ldr	r3, [r7, #8]
 800e5d6:	78db      	ldrb	r3, [r3, #3]
 800e5d8:	2b01      	cmp	r3, #1
 800e5da:	d015      	beq.n	800e608 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800e5dc:	68bb      	ldr	r3, [r7, #8]
 800e5de:	695b      	ldr	r3, [r3, #20]
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	f000 8117 	beq.w	800e814 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e5e6:	69fb      	ldr	r3, [r7, #28]
 800e5e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e5ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e5ee:	68bb      	ldr	r3, [r7, #8]
 800e5f0:	781b      	ldrb	r3, [r3, #0]
 800e5f2:	f003 030f 	and.w	r3, r3, #15
 800e5f6:	2101      	movs	r1, #1
 800e5f8:	fa01 f303 	lsl.w	r3, r1, r3
 800e5fc:	69f9      	ldr	r1, [r7, #28]
 800e5fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e602:	4313      	orrs	r3, r2
 800e604:	634b      	str	r3, [r1, #52]	; 0x34
 800e606:	e105      	b.n	800e814 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e608:	69fb      	ldr	r3, [r7, #28]
 800e60a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e60e:	689b      	ldr	r3, [r3, #8]
 800e610:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e614:	2b00      	cmp	r3, #0
 800e616:	d110      	bne.n	800e63a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e618:	69bb      	ldr	r3, [r7, #24]
 800e61a:	015a      	lsls	r2, r3, #5
 800e61c:	69fb      	ldr	r3, [r7, #28]
 800e61e:	4413      	add	r3, r2
 800e620:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	69ba      	ldr	r2, [r7, #24]
 800e628:	0151      	lsls	r1, r2, #5
 800e62a:	69fa      	ldr	r2, [r7, #28]
 800e62c:	440a      	add	r2, r1
 800e62e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e632:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e636:	6013      	str	r3, [r2, #0]
 800e638:	e00f      	b.n	800e65a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e63a:	69bb      	ldr	r3, [r7, #24]
 800e63c:	015a      	lsls	r2, r3, #5
 800e63e:	69fb      	ldr	r3, [r7, #28]
 800e640:	4413      	add	r3, r2
 800e642:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	69ba      	ldr	r2, [r7, #24]
 800e64a:	0151      	lsls	r1, r2, #5
 800e64c:	69fa      	ldr	r2, [r7, #28]
 800e64e:	440a      	add	r2, r1
 800e650:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e658:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800e65a:	68bb      	ldr	r3, [r7, #8]
 800e65c:	68d9      	ldr	r1, [r3, #12]
 800e65e:	68bb      	ldr	r3, [r7, #8]
 800e660:	781a      	ldrb	r2, [r3, #0]
 800e662:	68bb      	ldr	r3, [r7, #8]
 800e664:	695b      	ldr	r3, [r3, #20]
 800e666:	b298      	uxth	r0, r3
 800e668:	79fb      	ldrb	r3, [r7, #7]
 800e66a:	9300      	str	r3, [sp, #0]
 800e66c:	4603      	mov	r3, r0
 800e66e:	68f8      	ldr	r0, [r7, #12]
 800e670:	f000 fa2b 	bl	800eaca <USB_WritePacket>
 800e674:	e0ce      	b.n	800e814 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e676:	69bb      	ldr	r3, [r7, #24]
 800e678:	015a      	lsls	r2, r3, #5
 800e67a:	69fb      	ldr	r3, [r7, #28]
 800e67c:	4413      	add	r3, r2
 800e67e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e682:	691b      	ldr	r3, [r3, #16]
 800e684:	69ba      	ldr	r2, [r7, #24]
 800e686:	0151      	lsls	r1, r2, #5
 800e688:	69fa      	ldr	r2, [r7, #28]
 800e68a:	440a      	add	r2, r1
 800e68c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e690:	0cdb      	lsrs	r3, r3, #19
 800e692:	04db      	lsls	r3, r3, #19
 800e694:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e696:	69bb      	ldr	r3, [r7, #24]
 800e698:	015a      	lsls	r2, r3, #5
 800e69a:	69fb      	ldr	r3, [r7, #28]
 800e69c:	4413      	add	r3, r2
 800e69e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e6a2:	691b      	ldr	r3, [r3, #16]
 800e6a4:	69ba      	ldr	r2, [r7, #24]
 800e6a6:	0151      	lsls	r1, r2, #5
 800e6a8:	69fa      	ldr	r2, [r7, #28]
 800e6aa:	440a      	add	r2, r1
 800e6ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e6b0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e6b4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e6b8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800e6ba:	68bb      	ldr	r3, [r7, #8]
 800e6bc:	695b      	ldr	r3, [r3, #20]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d126      	bne.n	800e710 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e6c2:	69bb      	ldr	r3, [r7, #24]
 800e6c4:	015a      	lsls	r2, r3, #5
 800e6c6:	69fb      	ldr	r3, [r7, #28]
 800e6c8:	4413      	add	r3, r2
 800e6ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e6ce:	691a      	ldr	r2, [r3, #16]
 800e6d0:	68bb      	ldr	r3, [r7, #8]
 800e6d2:	689b      	ldr	r3, [r3, #8]
 800e6d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e6d8:	69b9      	ldr	r1, [r7, #24]
 800e6da:	0148      	lsls	r0, r1, #5
 800e6dc:	69f9      	ldr	r1, [r7, #28]
 800e6de:	4401      	add	r1, r0
 800e6e0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e6e4:	4313      	orrs	r3, r2
 800e6e6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e6e8:	69bb      	ldr	r3, [r7, #24]
 800e6ea:	015a      	lsls	r2, r3, #5
 800e6ec:	69fb      	ldr	r3, [r7, #28]
 800e6ee:	4413      	add	r3, r2
 800e6f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e6f4:	691b      	ldr	r3, [r3, #16]
 800e6f6:	69ba      	ldr	r2, [r7, #24]
 800e6f8:	0151      	lsls	r1, r2, #5
 800e6fa:	69fa      	ldr	r2, [r7, #28]
 800e6fc:	440a      	add	r2, r1
 800e6fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e702:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e706:	6113      	str	r3, [r2, #16]
 800e708:	e036      	b.n	800e778 <USB_EPStartXfer+0x3dc>
 800e70a:	bf00      	nop
 800e70c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e710:	68bb      	ldr	r3, [r7, #8]
 800e712:	695a      	ldr	r2, [r3, #20]
 800e714:	68bb      	ldr	r3, [r7, #8]
 800e716:	689b      	ldr	r3, [r3, #8]
 800e718:	4413      	add	r3, r2
 800e71a:	1e5a      	subs	r2, r3, #1
 800e71c:	68bb      	ldr	r3, [r7, #8]
 800e71e:	689b      	ldr	r3, [r3, #8]
 800e720:	fbb2 f3f3 	udiv	r3, r2, r3
 800e724:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e726:	69bb      	ldr	r3, [r7, #24]
 800e728:	015a      	lsls	r2, r3, #5
 800e72a:	69fb      	ldr	r3, [r7, #28]
 800e72c:	4413      	add	r3, r2
 800e72e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e732:	691a      	ldr	r2, [r3, #16]
 800e734:	8afb      	ldrh	r3, [r7, #22]
 800e736:	04d9      	lsls	r1, r3, #19
 800e738:	4b39      	ldr	r3, [pc, #228]	; (800e820 <USB_EPStartXfer+0x484>)
 800e73a:	400b      	ands	r3, r1
 800e73c:	69b9      	ldr	r1, [r7, #24]
 800e73e:	0148      	lsls	r0, r1, #5
 800e740:	69f9      	ldr	r1, [r7, #28]
 800e742:	4401      	add	r1, r0
 800e744:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e748:	4313      	orrs	r3, r2
 800e74a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800e74c:	69bb      	ldr	r3, [r7, #24]
 800e74e:	015a      	lsls	r2, r3, #5
 800e750:	69fb      	ldr	r3, [r7, #28]
 800e752:	4413      	add	r3, r2
 800e754:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e758:	691a      	ldr	r2, [r3, #16]
 800e75a:	68bb      	ldr	r3, [r7, #8]
 800e75c:	689b      	ldr	r3, [r3, #8]
 800e75e:	8af9      	ldrh	r1, [r7, #22]
 800e760:	fb01 f303 	mul.w	r3, r1, r3
 800e764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e768:	69b9      	ldr	r1, [r7, #24]
 800e76a:	0148      	lsls	r0, r1, #5
 800e76c:	69f9      	ldr	r1, [r7, #28]
 800e76e:	4401      	add	r1, r0
 800e770:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e774:	4313      	orrs	r3, r2
 800e776:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800e778:	79fb      	ldrb	r3, [r7, #7]
 800e77a:	2b01      	cmp	r3, #1
 800e77c:	d10d      	bne.n	800e79a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800e77e:	68bb      	ldr	r3, [r7, #8]
 800e780:	68db      	ldr	r3, [r3, #12]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d009      	beq.n	800e79a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800e786:	68bb      	ldr	r3, [r7, #8]
 800e788:	68d9      	ldr	r1, [r3, #12]
 800e78a:	69bb      	ldr	r3, [r7, #24]
 800e78c:	015a      	lsls	r2, r3, #5
 800e78e:	69fb      	ldr	r3, [r7, #28]
 800e790:	4413      	add	r3, r2
 800e792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e796:	460a      	mov	r2, r1
 800e798:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800e79a:	68bb      	ldr	r3, [r7, #8]
 800e79c:	78db      	ldrb	r3, [r3, #3]
 800e79e:	2b01      	cmp	r3, #1
 800e7a0:	d128      	bne.n	800e7f4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e7a2:	69fb      	ldr	r3, [r7, #28]
 800e7a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e7a8:	689b      	ldr	r3, [r3, #8]
 800e7aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d110      	bne.n	800e7d4 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800e7b2:	69bb      	ldr	r3, [r7, #24]
 800e7b4:	015a      	lsls	r2, r3, #5
 800e7b6:	69fb      	ldr	r3, [r7, #28]
 800e7b8:	4413      	add	r3, r2
 800e7ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	69ba      	ldr	r2, [r7, #24]
 800e7c2:	0151      	lsls	r1, r2, #5
 800e7c4:	69fa      	ldr	r2, [r7, #28]
 800e7c6:	440a      	add	r2, r1
 800e7c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e7cc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e7d0:	6013      	str	r3, [r2, #0]
 800e7d2:	e00f      	b.n	800e7f4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800e7d4:	69bb      	ldr	r3, [r7, #24]
 800e7d6:	015a      	lsls	r2, r3, #5
 800e7d8:	69fb      	ldr	r3, [r7, #28]
 800e7da:	4413      	add	r3, r2
 800e7dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	69ba      	ldr	r2, [r7, #24]
 800e7e4:	0151      	lsls	r1, r2, #5
 800e7e6:	69fa      	ldr	r2, [r7, #28]
 800e7e8:	440a      	add	r2, r1
 800e7ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e7ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e7f2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800e7f4:	69bb      	ldr	r3, [r7, #24]
 800e7f6:	015a      	lsls	r2, r3, #5
 800e7f8:	69fb      	ldr	r3, [r7, #28]
 800e7fa:	4413      	add	r3, r2
 800e7fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	69ba      	ldr	r2, [r7, #24]
 800e804:	0151      	lsls	r1, r2, #5
 800e806:	69fa      	ldr	r2, [r7, #28]
 800e808:	440a      	add	r2, r1
 800e80a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e80e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e812:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e814:	2300      	movs	r3, #0
}
 800e816:	4618      	mov	r0, r3
 800e818:	3720      	adds	r7, #32
 800e81a:	46bd      	mov	sp, r7
 800e81c:	bd80      	pop	{r7, pc}
 800e81e:	bf00      	nop
 800e820:	1ff80000 	.word	0x1ff80000

0800e824 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e824:	b480      	push	{r7}
 800e826:	b087      	sub	sp, #28
 800e828:	af00      	add	r7, sp, #0
 800e82a:	60f8      	str	r0, [r7, #12]
 800e82c:	60b9      	str	r1, [r7, #8]
 800e82e:	4613      	mov	r3, r2
 800e830:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800e836:	68bb      	ldr	r3, [r7, #8]
 800e838:	781b      	ldrb	r3, [r3, #0]
 800e83a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e83c:	68bb      	ldr	r3, [r7, #8]
 800e83e:	785b      	ldrb	r3, [r3, #1]
 800e840:	2b01      	cmp	r3, #1
 800e842:	f040 80cd 	bne.w	800e9e0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e846:	68bb      	ldr	r3, [r7, #8]
 800e848:	695b      	ldr	r3, [r3, #20]
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d132      	bne.n	800e8b4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e84e:	693b      	ldr	r3, [r7, #16]
 800e850:	015a      	lsls	r2, r3, #5
 800e852:	697b      	ldr	r3, [r7, #20]
 800e854:	4413      	add	r3, r2
 800e856:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e85a:	691b      	ldr	r3, [r3, #16]
 800e85c:	693a      	ldr	r2, [r7, #16]
 800e85e:	0151      	lsls	r1, r2, #5
 800e860:	697a      	ldr	r2, [r7, #20]
 800e862:	440a      	add	r2, r1
 800e864:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e868:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e86c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e870:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e872:	693b      	ldr	r3, [r7, #16]
 800e874:	015a      	lsls	r2, r3, #5
 800e876:	697b      	ldr	r3, [r7, #20]
 800e878:	4413      	add	r3, r2
 800e87a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e87e:	691b      	ldr	r3, [r3, #16]
 800e880:	693a      	ldr	r2, [r7, #16]
 800e882:	0151      	lsls	r1, r2, #5
 800e884:	697a      	ldr	r2, [r7, #20]
 800e886:	440a      	add	r2, r1
 800e888:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e88c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e890:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e892:	693b      	ldr	r3, [r7, #16]
 800e894:	015a      	lsls	r2, r3, #5
 800e896:	697b      	ldr	r3, [r7, #20]
 800e898:	4413      	add	r3, r2
 800e89a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e89e:	691b      	ldr	r3, [r3, #16]
 800e8a0:	693a      	ldr	r2, [r7, #16]
 800e8a2:	0151      	lsls	r1, r2, #5
 800e8a4:	697a      	ldr	r2, [r7, #20]
 800e8a6:	440a      	add	r2, r1
 800e8a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e8ac:	0cdb      	lsrs	r3, r3, #19
 800e8ae:	04db      	lsls	r3, r3, #19
 800e8b0:	6113      	str	r3, [r2, #16]
 800e8b2:	e04e      	b.n	800e952 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e8b4:	693b      	ldr	r3, [r7, #16]
 800e8b6:	015a      	lsls	r2, r3, #5
 800e8b8:	697b      	ldr	r3, [r7, #20]
 800e8ba:	4413      	add	r3, r2
 800e8bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e8c0:	691b      	ldr	r3, [r3, #16]
 800e8c2:	693a      	ldr	r2, [r7, #16]
 800e8c4:	0151      	lsls	r1, r2, #5
 800e8c6:	697a      	ldr	r2, [r7, #20]
 800e8c8:	440a      	add	r2, r1
 800e8ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e8ce:	0cdb      	lsrs	r3, r3, #19
 800e8d0:	04db      	lsls	r3, r3, #19
 800e8d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e8d4:	693b      	ldr	r3, [r7, #16]
 800e8d6:	015a      	lsls	r2, r3, #5
 800e8d8:	697b      	ldr	r3, [r7, #20]
 800e8da:	4413      	add	r3, r2
 800e8dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e8e0:	691b      	ldr	r3, [r3, #16]
 800e8e2:	693a      	ldr	r2, [r7, #16]
 800e8e4:	0151      	lsls	r1, r2, #5
 800e8e6:	697a      	ldr	r2, [r7, #20]
 800e8e8:	440a      	add	r2, r1
 800e8ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e8ee:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e8f2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e8f6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800e8f8:	68bb      	ldr	r3, [r7, #8]
 800e8fa:	695a      	ldr	r2, [r3, #20]
 800e8fc:	68bb      	ldr	r3, [r7, #8]
 800e8fe:	689b      	ldr	r3, [r3, #8]
 800e900:	429a      	cmp	r2, r3
 800e902:	d903      	bls.n	800e90c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800e904:	68bb      	ldr	r3, [r7, #8]
 800e906:	689a      	ldr	r2, [r3, #8]
 800e908:	68bb      	ldr	r3, [r7, #8]
 800e90a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e90c:	693b      	ldr	r3, [r7, #16]
 800e90e:	015a      	lsls	r2, r3, #5
 800e910:	697b      	ldr	r3, [r7, #20]
 800e912:	4413      	add	r3, r2
 800e914:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e918:	691b      	ldr	r3, [r3, #16]
 800e91a:	693a      	ldr	r2, [r7, #16]
 800e91c:	0151      	lsls	r1, r2, #5
 800e91e:	697a      	ldr	r2, [r7, #20]
 800e920:	440a      	add	r2, r1
 800e922:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e926:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e92a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e92c:	693b      	ldr	r3, [r7, #16]
 800e92e:	015a      	lsls	r2, r3, #5
 800e930:	697b      	ldr	r3, [r7, #20]
 800e932:	4413      	add	r3, r2
 800e934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e938:	691a      	ldr	r2, [r3, #16]
 800e93a:	68bb      	ldr	r3, [r7, #8]
 800e93c:	695b      	ldr	r3, [r3, #20]
 800e93e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e942:	6939      	ldr	r1, [r7, #16]
 800e944:	0148      	lsls	r0, r1, #5
 800e946:	6979      	ldr	r1, [r7, #20]
 800e948:	4401      	add	r1, r0
 800e94a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e94e:	4313      	orrs	r3, r2
 800e950:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800e952:	79fb      	ldrb	r3, [r7, #7]
 800e954:	2b01      	cmp	r3, #1
 800e956:	d11e      	bne.n	800e996 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e958:	68bb      	ldr	r3, [r7, #8]
 800e95a:	691b      	ldr	r3, [r3, #16]
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d009      	beq.n	800e974 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e960:	693b      	ldr	r3, [r7, #16]
 800e962:	015a      	lsls	r2, r3, #5
 800e964:	697b      	ldr	r3, [r7, #20]
 800e966:	4413      	add	r3, r2
 800e968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e96c:	461a      	mov	r2, r3
 800e96e:	68bb      	ldr	r3, [r7, #8]
 800e970:	691b      	ldr	r3, [r3, #16]
 800e972:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e974:	693b      	ldr	r3, [r7, #16]
 800e976:	015a      	lsls	r2, r3, #5
 800e978:	697b      	ldr	r3, [r7, #20]
 800e97a:	4413      	add	r3, r2
 800e97c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	693a      	ldr	r2, [r7, #16]
 800e984:	0151      	lsls	r1, r2, #5
 800e986:	697a      	ldr	r2, [r7, #20]
 800e988:	440a      	add	r2, r1
 800e98a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e98e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e992:	6013      	str	r3, [r2, #0]
 800e994:	e092      	b.n	800eabc <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e996:	693b      	ldr	r3, [r7, #16]
 800e998:	015a      	lsls	r2, r3, #5
 800e99a:	697b      	ldr	r3, [r7, #20]
 800e99c:	4413      	add	r3, r2
 800e99e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	693a      	ldr	r2, [r7, #16]
 800e9a6:	0151      	lsls	r1, r2, #5
 800e9a8:	697a      	ldr	r2, [r7, #20]
 800e9aa:	440a      	add	r2, r1
 800e9ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e9b0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e9b4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800e9b6:	68bb      	ldr	r3, [r7, #8]
 800e9b8:	695b      	ldr	r3, [r3, #20]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d07e      	beq.n	800eabc <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e9be:	697b      	ldr	r3, [r7, #20]
 800e9c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e9c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e9c6:	68bb      	ldr	r3, [r7, #8]
 800e9c8:	781b      	ldrb	r3, [r3, #0]
 800e9ca:	f003 030f 	and.w	r3, r3, #15
 800e9ce:	2101      	movs	r1, #1
 800e9d0:	fa01 f303 	lsl.w	r3, r1, r3
 800e9d4:	6979      	ldr	r1, [r7, #20]
 800e9d6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e9da:	4313      	orrs	r3, r2
 800e9dc:	634b      	str	r3, [r1, #52]	; 0x34
 800e9de:	e06d      	b.n	800eabc <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e9e0:	693b      	ldr	r3, [r7, #16]
 800e9e2:	015a      	lsls	r2, r3, #5
 800e9e4:	697b      	ldr	r3, [r7, #20]
 800e9e6:	4413      	add	r3, r2
 800e9e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9ec:	691b      	ldr	r3, [r3, #16]
 800e9ee:	693a      	ldr	r2, [r7, #16]
 800e9f0:	0151      	lsls	r1, r2, #5
 800e9f2:	697a      	ldr	r2, [r7, #20]
 800e9f4:	440a      	add	r2, r1
 800e9f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e9fa:	0cdb      	lsrs	r3, r3, #19
 800e9fc:	04db      	lsls	r3, r3, #19
 800e9fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ea00:	693b      	ldr	r3, [r7, #16]
 800ea02:	015a      	lsls	r2, r3, #5
 800ea04:	697b      	ldr	r3, [r7, #20]
 800ea06:	4413      	add	r3, r2
 800ea08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea0c:	691b      	ldr	r3, [r3, #16]
 800ea0e:	693a      	ldr	r2, [r7, #16]
 800ea10:	0151      	lsls	r1, r2, #5
 800ea12:	697a      	ldr	r2, [r7, #20]
 800ea14:	440a      	add	r2, r1
 800ea16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ea1a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ea1e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ea22:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800ea24:	68bb      	ldr	r3, [r7, #8]
 800ea26:	695b      	ldr	r3, [r3, #20]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d003      	beq.n	800ea34 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800ea2c:	68bb      	ldr	r3, [r7, #8]
 800ea2e:	689a      	ldr	r2, [r3, #8]
 800ea30:	68bb      	ldr	r3, [r7, #8]
 800ea32:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ea34:	693b      	ldr	r3, [r7, #16]
 800ea36:	015a      	lsls	r2, r3, #5
 800ea38:	697b      	ldr	r3, [r7, #20]
 800ea3a:	4413      	add	r3, r2
 800ea3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea40:	691b      	ldr	r3, [r3, #16]
 800ea42:	693a      	ldr	r2, [r7, #16]
 800ea44:	0151      	lsls	r1, r2, #5
 800ea46:	697a      	ldr	r2, [r7, #20]
 800ea48:	440a      	add	r2, r1
 800ea4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ea4e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ea52:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800ea54:	693b      	ldr	r3, [r7, #16]
 800ea56:	015a      	lsls	r2, r3, #5
 800ea58:	697b      	ldr	r3, [r7, #20]
 800ea5a:	4413      	add	r3, r2
 800ea5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea60:	691a      	ldr	r2, [r3, #16]
 800ea62:	68bb      	ldr	r3, [r7, #8]
 800ea64:	689b      	ldr	r3, [r3, #8]
 800ea66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ea6a:	6939      	ldr	r1, [r7, #16]
 800ea6c:	0148      	lsls	r0, r1, #5
 800ea6e:	6979      	ldr	r1, [r7, #20]
 800ea70:	4401      	add	r1, r0
 800ea72:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ea76:	4313      	orrs	r3, r2
 800ea78:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800ea7a:	79fb      	ldrb	r3, [r7, #7]
 800ea7c:	2b01      	cmp	r3, #1
 800ea7e:	d10d      	bne.n	800ea9c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ea80:	68bb      	ldr	r3, [r7, #8]
 800ea82:	68db      	ldr	r3, [r3, #12]
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d009      	beq.n	800ea9c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ea88:	68bb      	ldr	r3, [r7, #8]
 800ea8a:	68d9      	ldr	r1, [r3, #12]
 800ea8c:	693b      	ldr	r3, [r7, #16]
 800ea8e:	015a      	lsls	r2, r3, #5
 800ea90:	697b      	ldr	r3, [r7, #20]
 800ea92:	4413      	add	r3, r2
 800ea94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea98:	460a      	mov	r2, r1
 800ea9a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ea9c:	693b      	ldr	r3, [r7, #16]
 800ea9e:	015a      	lsls	r2, r3, #5
 800eaa0:	697b      	ldr	r3, [r7, #20]
 800eaa2:	4413      	add	r3, r2
 800eaa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	693a      	ldr	r2, [r7, #16]
 800eaac:	0151      	lsls	r1, r2, #5
 800eaae:	697a      	ldr	r2, [r7, #20]
 800eab0:	440a      	add	r2, r1
 800eab2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eab6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800eaba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800eabc:	2300      	movs	r3, #0
}
 800eabe:	4618      	mov	r0, r3
 800eac0:	371c      	adds	r7, #28
 800eac2:	46bd      	mov	sp, r7
 800eac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac8:	4770      	bx	lr

0800eaca <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800eaca:	b480      	push	{r7}
 800eacc:	b089      	sub	sp, #36	; 0x24
 800eace:	af00      	add	r7, sp, #0
 800ead0:	60f8      	str	r0, [r7, #12]
 800ead2:	60b9      	str	r1, [r7, #8]
 800ead4:	4611      	mov	r1, r2
 800ead6:	461a      	mov	r2, r3
 800ead8:	460b      	mov	r3, r1
 800eada:	71fb      	strb	r3, [r7, #7]
 800eadc:	4613      	mov	r3, r2
 800eade:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800eae4:	68bb      	ldr	r3, [r7, #8]
 800eae6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800eae8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d11a      	bne.n	800eb26 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800eaf0:	88bb      	ldrh	r3, [r7, #4]
 800eaf2:	3303      	adds	r3, #3
 800eaf4:	089b      	lsrs	r3, r3, #2
 800eaf6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800eaf8:	2300      	movs	r3, #0
 800eafa:	61bb      	str	r3, [r7, #24]
 800eafc:	e00f      	b.n	800eb1e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800eafe:	79fb      	ldrb	r3, [r7, #7]
 800eb00:	031a      	lsls	r2, r3, #12
 800eb02:	697b      	ldr	r3, [r7, #20]
 800eb04:	4413      	add	r3, r2
 800eb06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800eb0a:	461a      	mov	r2, r3
 800eb0c:	69fb      	ldr	r3, [r7, #28]
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	6013      	str	r3, [r2, #0]
      pSrc++;
 800eb12:	69fb      	ldr	r3, [r7, #28]
 800eb14:	3304      	adds	r3, #4
 800eb16:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800eb18:	69bb      	ldr	r3, [r7, #24]
 800eb1a:	3301      	adds	r3, #1
 800eb1c:	61bb      	str	r3, [r7, #24]
 800eb1e:	69ba      	ldr	r2, [r7, #24]
 800eb20:	693b      	ldr	r3, [r7, #16]
 800eb22:	429a      	cmp	r2, r3
 800eb24:	d3eb      	bcc.n	800eafe <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800eb26:	2300      	movs	r3, #0
}
 800eb28:	4618      	mov	r0, r3
 800eb2a:	3724      	adds	r7, #36	; 0x24
 800eb2c:	46bd      	mov	sp, r7
 800eb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb32:	4770      	bx	lr

0800eb34 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800eb34:	b480      	push	{r7}
 800eb36:	b089      	sub	sp, #36	; 0x24
 800eb38:	af00      	add	r7, sp, #0
 800eb3a:	60f8      	str	r0, [r7, #12]
 800eb3c:	60b9      	str	r1, [r7, #8]
 800eb3e:	4613      	mov	r3, r2
 800eb40:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800eb46:	68bb      	ldr	r3, [r7, #8]
 800eb48:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800eb4a:	88fb      	ldrh	r3, [r7, #6]
 800eb4c:	3303      	adds	r3, #3
 800eb4e:	089b      	lsrs	r3, r3, #2
 800eb50:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800eb52:	2300      	movs	r3, #0
 800eb54:	61bb      	str	r3, [r7, #24]
 800eb56:	e00b      	b.n	800eb70 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800eb58:	697b      	ldr	r3, [r7, #20]
 800eb5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800eb5e:	681a      	ldr	r2, [r3, #0]
 800eb60:	69fb      	ldr	r3, [r7, #28]
 800eb62:	601a      	str	r2, [r3, #0]
    pDest++;
 800eb64:	69fb      	ldr	r3, [r7, #28]
 800eb66:	3304      	adds	r3, #4
 800eb68:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800eb6a:	69bb      	ldr	r3, [r7, #24]
 800eb6c:	3301      	adds	r3, #1
 800eb6e:	61bb      	str	r3, [r7, #24]
 800eb70:	69ba      	ldr	r2, [r7, #24]
 800eb72:	693b      	ldr	r3, [r7, #16]
 800eb74:	429a      	cmp	r2, r3
 800eb76:	d3ef      	bcc.n	800eb58 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800eb78:	69fb      	ldr	r3, [r7, #28]
}
 800eb7a:	4618      	mov	r0, r3
 800eb7c:	3724      	adds	r7, #36	; 0x24
 800eb7e:	46bd      	mov	sp, r7
 800eb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb84:	4770      	bx	lr

0800eb86 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800eb86:	b480      	push	{r7}
 800eb88:	b085      	sub	sp, #20
 800eb8a:	af00      	add	r7, sp, #0
 800eb8c:	6078      	str	r0, [r7, #4]
 800eb8e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800eb94:	683b      	ldr	r3, [r7, #0]
 800eb96:	781b      	ldrb	r3, [r3, #0]
 800eb98:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	785b      	ldrb	r3, [r3, #1]
 800eb9e:	2b01      	cmp	r3, #1
 800eba0:	d12c      	bne.n	800ebfc <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800eba2:	68bb      	ldr	r3, [r7, #8]
 800eba4:	015a      	lsls	r2, r3, #5
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	4413      	add	r3, r2
 800ebaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	db12      	blt.n	800ebda <USB_EPSetStall+0x54>
 800ebb4:	68bb      	ldr	r3, [r7, #8]
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d00f      	beq.n	800ebda <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ebba:	68bb      	ldr	r3, [r7, #8]
 800ebbc:	015a      	lsls	r2, r3, #5
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	4413      	add	r3, r2
 800ebc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	68ba      	ldr	r2, [r7, #8]
 800ebca:	0151      	lsls	r1, r2, #5
 800ebcc:	68fa      	ldr	r2, [r7, #12]
 800ebce:	440a      	add	r2, r1
 800ebd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ebd4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ebd8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ebda:	68bb      	ldr	r3, [r7, #8]
 800ebdc:	015a      	lsls	r2, r3, #5
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	4413      	add	r3, r2
 800ebe2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	68ba      	ldr	r2, [r7, #8]
 800ebea:	0151      	lsls	r1, r2, #5
 800ebec:	68fa      	ldr	r2, [r7, #12]
 800ebee:	440a      	add	r2, r1
 800ebf0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ebf4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ebf8:	6013      	str	r3, [r2, #0]
 800ebfa:	e02b      	b.n	800ec54 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ebfc:	68bb      	ldr	r3, [r7, #8]
 800ebfe:	015a      	lsls	r2, r3, #5
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	4413      	add	r3, r2
 800ec04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	db12      	blt.n	800ec34 <USB_EPSetStall+0xae>
 800ec0e:	68bb      	ldr	r3, [r7, #8]
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d00f      	beq.n	800ec34 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ec14:	68bb      	ldr	r3, [r7, #8]
 800ec16:	015a      	lsls	r2, r3, #5
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	4413      	add	r3, r2
 800ec1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	68ba      	ldr	r2, [r7, #8]
 800ec24:	0151      	lsls	r1, r2, #5
 800ec26:	68fa      	ldr	r2, [r7, #12]
 800ec28:	440a      	add	r2, r1
 800ec2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ec2e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ec32:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ec34:	68bb      	ldr	r3, [r7, #8]
 800ec36:	015a      	lsls	r2, r3, #5
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	4413      	add	r3, r2
 800ec3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	68ba      	ldr	r2, [r7, #8]
 800ec44:	0151      	lsls	r1, r2, #5
 800ec46:	68fa      	ldr	r2, [r7, #12]
 800ec48:	440a      	add	r2, r1
 800ec4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ec4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ec52:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ec54:	2300      	movs	r3, #0
}
 800ec56:	4618      	mov	r0, r3
 800ec58:	3714      	adds	r7, #20
 800ec5a:	46bd      	mov	sp, r7
 800ec5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec60:	4770      	bx	lr

0800ec62 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ec62:	b480      	push	{r7}
 800ec64:	b085      	sub	sp, #20
 800ec66:	af00      	add	r7, sp, #0
 800ec68:	6078      	str	r0, [r7, #4]
 800ec6a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ec70:	683b      	ldr	r3, [r7, #0]
 800ec72:	781b      	ldrb	r3, [r3, #0]
 800ec74:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	785b      	ldrb	r3, [r3, #1]
 800ec7a:	2b01      	cmp	r3, #1
 800ec7c:	d128      	bne.n	800ecd0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ec7e:	68bb      	ldr	r3, [r7, #8]
 800ec80:	015a      	lsls	r2, r3, #5
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	4413      	add	r3, r2
 800ec86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	68ba      	ldr	r2, [r7, #8]
 800ec8e:	0151      	lsls	r1, r2, #5
 800ec90:	68fa      	ldr	r2, [r7, #12]
 800ec92:	440a      	add	r2, r1
 800ec94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ec98:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ec9c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ec9e:	683b      	ldr	r3, [r7, #0]
 800eca0:	78db      	ldrb	r3, [r3, #3]
 800eca2:	2b03      	cmp	r3, #3
 800eca4:	d003      	beq.n	800ecae <USB_EPClearStall+0x4c>
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	78db      	ldrb	r3, [r3, #3]
 800ecaa:	2b02      	cmp	r3, #2
 800ecac:	d138      	bne.n	800ed20 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ecae:	68bb      	ldr	r3, [r7, #8]
 800ecb0:	015a      	lsls	r2, r3, #5
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	4413      	add	r3, r2
 800ecb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	68ba      	ldr	r2, [r7, #8]
 800ecbe:	0151      	lsls	r1, r2, #5
 800ecc0:	68fa      	ldr	r2, [r7, #12]
 800ecc2:	440a      	add	r2, r1
 800ecc4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ecc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800eccc:	6013      	str	r3, [r2, #0]
 800ecce:	e027      	b.n	800ed20 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ecd0:	68bb      	ldr	r3, [r7, #8]
 800ecd2:	015a      	lsls	r2, r3, #5
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	4413      	add	r3, r2
 800ecd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	68ba      	ldr	r2, [r7, #8]
 800ece0:	0151      	lsls	r1, r2, #5
 800ece2:	68fa      	ldr	r2, [r7, #12]
 800ece4:	440a      	add	r2, r1
 800ece6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ecea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ecee:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ecf0:	683b      	ldr	r3, [r7, #0]
 800ecf2:	78db      	ldrb	r3, [r3, #3]
 800ecf4:	2b03      	cmp	r3, #3
 800ecf6:	d003      	beq.n	800ed00 <USB_EPClearStall+0x9e>
 800ecf8:	683b      	ldr	r3, [r7, #0]
 800ecfa:	78db      	ldrb	r3, [r3, #3]
 800ecfc:	2b02      	cmp	r3, #2
 800ecfe:	d10f      	bne.n	800ed20 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ed00:	68bb      	ldr	r3, [r7, #8]
 800ed02:	015a      	lsls	r2, r3, #5
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	4413      	add	r3, r2
 800ed08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	68ba      	ldr	r2, [r7, #8]
 800ed10:	0151      	lsls	r1, r2, #5
 800ed12:	68fa      	ldr	r2, [r7, #12]
 800ed14:	440a      	add	r2, r1
 800ed16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ed1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ed1e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ed20:	2300      	movs	r3, #0
}
 800ed22:	4618      	mov	r0, r3
 800ed24:	3714      	adds	r7, #20
 800ed26:	46bd      	mov	sp, r7
 800ed28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed2c:	4770      	bx	lr

0800ed2e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ed2e:	b480      	push	{r7}
 800ed30:	b085      	sub	sp, #20
 800ed32:	af00      	add	r7, sp, #0
 800ed34:	6078      	str	r0, [r7, #4]
 800ed36:	460b      	mov	r3, r1
 800ed38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	68fa      	ldr	r2, [r7, #12]
 800ed48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ed4c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800ed50:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed58:	681a      	ldr	r2, [r3, #0]
 800ed5a:	78fb      	ldrb	r3, [r7, #3]
 800ed5c:	011b      	lsls	r3, r3, #4
 800ed5e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800ed62:	68f9      	ldr	r1, [r7, #12]
 800ed64:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ed68:	4313      	orrs	r3, r2
 800ed6a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ed6c:	2300      	movs	r3, #0
}
 800ed6e:	4618      	mov	r0, r3
 800ed70:	3714      	adds	r7, #20
 800ed72:	46bd      	mov	sp, r7
 800ed74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed78:	4770      	bx	lr

0800ed7a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ed7a:	b480      	push	{r7}
 800ed7c:	b085      	sub	sp, #20
 800ed7e:	af00      	add	r7, sp, #0
 800ed80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	68fa      	ldr	r2, [r7, #12]
 800ed90:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ed94:	f023 0303 	bic.w	r3, r3, #3
 800ed98:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eda0:	685b      	ldr	r3, [r3, #4]
 800eda2:	68fa      	ldr	r2, [r7, #12]
 800eda4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800eda8:	f023 0302 	bic.w	r3, r3, #2
 800edac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800edae:	2300      	movs	r3, #0
}
 800edb0:	4618      	mov	r0, r3
 800edb2:	3714      	adds	r7, #20
 800edb4:	46bd      	mov	sp, r7
 800edb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edba:	4770      	bx	lr

0800edbc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800edbc:	b480      	push	{r7}
 800edbe:	b085      	sub	sp, #20
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	68fa      	ldr	r2, [r7, #12]
 800edd2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800edd6:	f023 0303 	bic.w	r3, r3, #3
 800edda:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ede2:	685b      	ldr	r3, [r3, #4]
 800ede4:	68fa      	ldr	r2, [r7, #12]
 800ede6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800edea:	f043 0302 	orr.w	r3, r3, #2
 800edee:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800edf0:	2300      	movs	r3, #0
}
 800edf2:	4618      	mov	r0, r3
 800edf4:	3714      	adds	r7, #20
 800edf6:	46bd      	mov	sp, r7
 800edf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edfc:	4770      	bx	lr

0800edfe <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800edfe:	b480      	push	{r7}
 800ee00:	b085      	sub	sp, #20
 800ee02:	af00      	add	r7, sp, #0
 800ee04:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	695b      	ldr	r3, [r3, #20]
 800ee0a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	699b      	ldr	r3, [r3, #24]
 800ee10:	68fa      	ldr	r2, [r7, #12]
 800ee12:	4013      	ands	r3, r2
 800ee14:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ee16:	68fb      	ldr	r3, [r7, #12]
}
 800ee18:	4618      	mov	r0, r3
 800ee1a:	3714      	adds	r7, #20
 800ee1c:	46bd      	mov	sp, r7
 800ee1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee22:	4770      	bx	lr

0800ee24 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ee24:	b480      	push	{r7}
 800ee26:	b085      	sub	sp, #20
 800ee28:	af00      	add	r7, sp, #0
 800ee2a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee36:	699b      	ldr	r3, [r3, #24]
 800ee38:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee40:	69db      	ldr	r3, [r3, #28]
 800ee42:	68ba      	ldr	r2, [r7, #8]
 800ee44:	4013      	ands	r3, r2
 800ee46:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800ee48:	68bb      	ldr	r3, [r7, #8]
 800ee4a:	0c1b      	lsrs	r3, r3, #16
}
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	3714      	adds	r7, #20
 800ee50:	46bd      	mov	sp, r7
 800ee52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee56:	4770      	bx	lr

0800ee58 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ee58:	b480      	push	{r7}
 800ee5a:	b085      	sub	sp, #20
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee6a:	699b      	ldr	r3, [r3, #24]
 800ee6c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee74:	69db      	ldr	r3, [r3, #28]
 800ee76:	68ba      	ldr	r2, [r7, #8]
 800ee78:	4013      	ands	r3, r2
 800ee7a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ee7c:	68bb      	ldr	r3, [r7, #8]
 800ee7e:	b29b      	uxth	r3, r3
}
 800ee80:	4618      	mov	r0, r3
 800ee82:	3714      	adds	r7, #20
 800ee84:	46bd      	mov	sp, r7
 800ee86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee8a:	4770      	bx	lr

0800ee8c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ee8c:	b480      	push	{r7}
 800ee8e:	b085      	sub	sp, #20
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	6078      	str	r0, [r7, #4]
 800ee94:	460b      	mov	r3, r1
 800ee96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ee9c:	78fb      	ldrb	r3, [r7, #3]
 800ee9e:	015a      	lsls	r2, r3, #5
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	4413      	add	r3, r2
 800eea4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eea8:	689b      	ldr	r3, [r3, #8]
 800eeaa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eeb2:	695b      	ldr	r3, [r3, #20]
 800eeb4:	68ba      	ldr	r2, [r7, #8]
 800eeb6:	4013      	ands	r3, r2
 800eeb8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800eeba:	68bb      	ldr	r3, [r7, #8]
}
 800eebc:	4618      	mov	r0, r3
 800eebe:	3714      	adds	r7, #20
 800eec0:	46bd      	mov	sp, r7
 800eec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec6:	4770      	bx	lr

0800eec8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800eec8:	b480      	push	{r7}
 800eeca:	b087      	sub	sp, #28
 800eecc:	af00      	add	r7, sp, #0
 800eece:	6078      	str	r0, [r7, #4]
 800eed0:	460b      	mov	r3, r1
 800eed2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800eed8:	697b      	ldr	r3, [r7, #20]
 800eeda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eede:	691b      	ldr	r3, [r3, #16]
 800eee0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800eee2:	697b      	ldr	r3, [r7, #20]
 800eee4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eee8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eeea:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800eeec:	78fb      	ldrb	r3, [r7, #3]
 800eeee:	f003 030f 	and.w	r3, r3, #15
 800eef2:	68fa      	ldr	r2, [r7, #12]
 800eef4:	fa22 f303 	lsr.w	r3, r2, r3
 800eef8:	01db      	lsls	r3, r3, #7
 800eefa:	b2db      	uxtb	r3, r3
 800eefc:	693a      	ldr	r2, [r7, #16]
 800eefe:	4313      	orrs	r3, r2
 800ef00:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ef02:	78fb      	ldrb	r3, [r7, #3]
 800ef04:	015a      	lsls	r2, r3, #5
 800ef06:	697b      	ldr	r3, [r7, #20]
 800ef08:	4413      	add	r3, r2
 800ef0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef0e:	689b      	ldr	r3, [r3, #8]
 800ef10:	693a      	ldr	r2, [r7, #16]
 800ef12:	4013      	ands	r3, r2
 800ef14:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ef16:	68bb      	ldr	r3, [r7, #8]
}
 800ef18:	4618      	mov	r0, r3
 800ef1a:	371c      	adds	r7, #28
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef22:	4770      	bx	lr

0800ef24 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800ef24:	b480      	push	{r7}
 800ef26:	b083      	sub	sp, #12
 800ef28:	af00      	add	r7, sp, #0
 800ef2a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	695b      	ldr	r3, [r3, #20]
 800ef30:	f003 0301 	and.w	r3, r3, #1
}
 800ef34:	4618      	mov	r0, r3
 800ef36:	370c      	adds	r7, #12
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3e:	4770      	bx	lr

0800ef40 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800ef40:	b480      	push	{r7}
 800ef42:	b085      	sub	sp, #20
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	68fa      	ldr	r2, [r7, #12]
 800ef56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ef5a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800ef5e:	f023 0307 	bic.w	r3, r3, #7
 800ef62:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ef6a:	685b      	ldr	r3, [r3, #4]
 800ef6c:	68fa      	ldr	r2, [r7, #12]
 800ef6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ef72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ef76:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ef78:	2300      	movs	r3, #0
}
 800ef7a:	4618      	mov	r0, r3
 800ef7c:	3714      	adds	r7, #20
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef84:	4770      	bx	lr
	...

0800ef88 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800ef88:	b480      	push	{r7}
 800ef8a:	b087      	sub	sp, #28
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	60f8      	str	r0, [r7, #12]
 800ef90:	460b      	mov	r3, r1
 800ef92:	607a      	str	r2, [r7, #4]
 800ef94:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	333c      	adds	r3, #60	; 0x3c
 800ef9e:	3304      	adds	r3, #4
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800efa4:	693b      	ldr	r3, [r7, #16]
 800efa6:	4a26      	ldr	r2, [pc, #152]	; (800f040 <USB_EP0_OutStart+0xb8>)
 800efa8:	4293      	cmp	r3, r2
 800efaa:	d90a      	bls.n	800efc2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800efac:	697b      	ldr	r3, [r7, #20]
 800efae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800efb8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800efbc:	d101      	bne.n	800efc2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800efbe:	2300      	movs	r3, #0
 800efc0:	e037      	b.n	800f032 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800efc2:	697b      	ldr	r3, [r7, #20]
 800efc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800efc8:	461a      	mov	r2, r3
 800efca:	2300      	movs	r3, #0
 800efcc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800efce:	697b      	ldr	r3, [r7, #20]
 800efd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800efd4:	691b      	ldr	r3, [r3, #16]
 800efd6:	697a      	ldr	r2, [r7, #20]
 800efd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800efdc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800efe0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800efe2:	697b      	ldr	r3, [r7, #20]
 800efe4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800efe8:	691b      	ldr	r3, [r3, #16]
 800efea:	697a      	ldr	r2, [r7, #20]
 800efec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eff0:	f043 0318 	orr.w	r3, r3, #24
 800eff4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800eff6:	697b      	ldr	r3, [r7, #20]
 800eff8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800effc:	691b      	ldr	r3, [r3, #16]
 800effe:	697a      	ldr	r2, [r7, #20]
 800f000:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f004:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800f008:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800f00a:	7afb      	ldrb	r3, [r7, #11]
 800f00c:	2b01      	cmp	r3, #1
 800f00e:	d10f      	bne.n	800f030 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800f010:	697b      	ldr	r3, [r7, #20]
 800f012:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f016:	461a      	mov	r2, r3
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800f01c:	697b      	ldr	r3, [r7, #20]
 800f01e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	697a      	ldr	r2, [r7, #20]
 800f026:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f02a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800f02e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f030:	2300      	movs	r3, #0
}
 800f032:	4618      	mov	r0, r3
 800f034:	371c      	adds	r7, #28
 800f036:	46bd      	mov	sp, r7
 800f038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f03c:	4770      	bx	lr
 800f03e:	bf00      	nop
 800f040:	4f54300a 	.word	0x4f54300a

0800f044 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f044:	b480      	push	{r7}
 800f046:	b085      	sub	sp, #20
 800f048:	af00      	add	r7, sp, #0
 800f04a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800f04c:	2300      	movs	r3, #0
 800f04e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	3301      	adds	r3, #1
 800f054:	60fb      	str	r3, [r7, #12]
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	4a13      	ldr	r2, [pc, #76]	; (800f0a8 <USB_CoreReset+0x64>)
 800f05a:	4293      	cmp	r3, r2
 800f05c:	d901      	bls.n	800f062 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f05e:	2303      	movs	r3, #3
 800f060:	e01b      	b.n	800f09a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	691b      	ldr	r3, [r3, #16]
 800f066:	2b00      	cmp	r3, #0
 800f068:	daf2      	bge.n	800f050 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f06a:	2300      	movs	r3, #0
 800f06c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	691b      	ldr	r3, [r3, #16]
 800f072:	f043 0201 	orr.w	r2, r3, #1
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	3301      	adds	r3, #1
 800f07e:	60fb      	str	r3, [r7, #12]
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	4a09      	ldr	r2, [pc, #36]	; (800f0a8 <USB_CoreReset+0x64>)
 800f084:	4293      	cmp	r3, r2
 800f086:	d901      	bls.n	800f08c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f088:	2303      	movs	r3, #3
 800f08a:	e006      	b.n	800f09a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	691b      	ldr	r3, [r3, #16]
 800f090:	f003 0301 	and.w	r3, r3, #1
 800f094:	2b01      	cmp	r3, #1
 800f096:	d0f0      	beq.n	800f07a <USB_CoreReset+0x36>

  return HAL_OK;
 800f098:	2300      	movs	r3, #0
}
 800f09a:	4618      	mov	r0, r3
 800f09c:	3714      	adds	r7, #20
 800f09e:	46bd      	mov	sp, r7
 800f0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a4:	4770      	bx	lr
 800f0a6:	bf00      	nop
 800f0a8:	00030d40 	.word	0x00030d40

0800f0ac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b084      	sub	sp, #16
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
 800f0b4:	460b      	mov	r3, r1
 800f0b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f0b8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800f0bc:	f002 f9fc 	bl	80114b8 <malloc>
 800f0c0:	4603      	mov	r3, r0
 800f0c2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d105      	bne.n	800f0d6 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	2200      	movs	r2, #0
 800f0ce:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800f0d2:	2302      	movs	r3, #2
 800f0d4:	e066      	b.n	800f1a4 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	68fa      	ldr	r2, [r7, #12]
 800f0da:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	7c1b      	ldrb	r3, [r3, #16]
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d119      	bne.n	800f11a <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f0e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f0ea:	2202      	movs	r2, #2
 800f0ec:	2181      	movs	r1, #129	; 0x81
 800f0ee:	6878      	ldr	r0, [r7, #4]
 800f0f0:	f002 f839 	bl	8011166 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	2201      	movs	r2, #1
 800f0f8:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f0fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f0fe:	2202      	movs	r2, #2
 800f100:	2101      	movs	r1, #1
 800f102:	6878      	ldr	r0, [r7, #4]
 800f104:	f002 f82f 	bl	8011166 <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	2201      	movs	r2, #1
 800f10c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	2210      	movs	r2, #16
 800f114:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800f118:	e016      	b.n	800f148 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f11a:	2340      	movs	r3, #64	; 0x40
 800f11c:	2202      	movs	r2, #2
 800f11e:	2181      	movs	r1, #129	; 0x81
 800f120:	6878      	ldr	r0, [r7, #4]
 800f122:	f002 f820 	bl	8011166 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	2201      	movs	r2, #1
 800f12a:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f12c:	2340      	movs	r3, #64	; 0x40
 800f12e:	2202      	movs	r2, #2
 800f130:	2101      	movs	r1, #1
 800f132:	6878      	ldr	r0, [r7, #4]
 800f134:	f002 f817 	bl	8011166 <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	2201      	movs	r2, #1
 800f13c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	2210      	movs	r2, #16
 800f144:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f148:	2308      	movs	r3, #8
 800f14a:	2203      	movs	r2, #3
 800f14c:	2182      	movs	r1, #130	; 0x82
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f002 f809 	bl	8011166 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	2201      	movs	r2, #1
 800f158:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	2200      	movs	r2, #0
 800f16a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	2200      	movs	r2, #0
 800f172:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	7c1b      	ldrb	r3, [r3, #16]
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d109      	bne.n	800f192 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f184:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f188:	2101      	movs	r1, #1
 800f18a:	6878      	ldr	r0, [r7, #4]
 800f18c:	f002 f8da 	bl	8011344 <USBD_LL_PrepareReceive>
 800f190:	e007      	b.n	800f1a2 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f198:	2340      	movs	r3, #64	; 0x40
 800f19a:	2101      	movs	r1, #1
 800f19c:	6878      	ldr	r0, [r7, #4]
 800f19e:	f002 f8d1 	bl	8011344 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f1a2:	2300      	movs	r3, #0
}
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	3710      	adds	r7, #16
 800f1a8:	46bd      	mov	sp, r7
 800f1aa:	bd80      	pop	{r7, pc}

0800f1ac <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f1ac:	b580      	push	{r7, lr}
 800f1ae:	b084      	sub	sp, #16
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	6078      	str	r0, [r7, #4]
 800f1b4:	460b      	mov	r3, r1
 800f1b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800f1b8:	2300      	movs	r3, #0
 800f1ba:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800f1bc:	2181      	movs	r1, #129	; 0x81
 800f1be:	6878      	ldr	r0, [r7, #4]
 800f1c0:	f001 fff7 	bl	80111b2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	2200      	movs	r2, #0
 800f1c8:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800f1ca:	2101      	movs	r1, #1
 800f1cc:	6878      	ldr	r0, [r7, #4]
 800f1ce:	f001 fff0 	bl	80111b2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	2200      	movs	r2, #0
 800f1d6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800f1da:	2182      	movs	r1, #130	; 0x82
 800f1dc:	6878      	ldr	r0, [r7, #4]
 800f1de:	f001 ffe8 	bl	80111b2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	2200      	movs	r2, #0
 800f1e6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	2200      	movs	r2, #0
 800f1ee:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d00e      	beq.n	800f21a <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f202:	685b      	ldr	r3, [r3, #4]
 800f204:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f20c:	4618      	mov	r0, r3
 800f20e:	f002 f95b 	bl	80114c8 <free>
    pdev->pClassData = NULL;
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	2200      	movs	r2, #0
 800f216:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800f21a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f21c:	4618      	mov	r0, r3
 800f21e:	3710      	adds	r7, #16
 800f220:	46bd      	mov	sp, r7
 800f222:	bd80      	pop	{r7, pc}

0800f224 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800f224:	b580      	push	{r7, lr}
 800f226:	b086      	sub	sp, #24
 800f228:	af00      	add	r7, sp, #0
 800f22a:	6078      	str	r0, [r7, #4]
 800f22c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f234:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800f236:	2300      	movs	r3, #0
 800f238:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800f23a:	2300      	movs	r3, #0
 800f23c:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800f23e:	2300      	movs	r3, #0
 800f240:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f242:	683b      	ldr	r3, [r7, #0]
 800f244:	781b      	ldrb	r3, [r3, #0]
 800f246:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d03a      	beq.n	800f2c4 <USBD_CDC_Setup+0xa0>
 800f24e:	2b20      	cmp	r3, #32
 800f250:	f040 8097 	bne.w	800f382 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	88db      	ldrh	r3, [r3, #6]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d029      	beq.n	800f2b0 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800f25c:	683b      	ldr	r3, [r7, #0]
 800f25e:	781b      	ldrb	r3, [r3, #0]
 800f260:	b25b      	sxtb	r3, r3
 800f262:	2b00      	cmp	r3, #0
 800f264:	da11      	bge.n	800f28a <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f26c:	689b      	ldr	r3, [r3, #8]
 800f26e:	683a      	ldr	r2, [r7, #0]
 800f270:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800f272:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f274:	683a      	ldr	r2, [r7, #0]
 800f276:	88d2      	ldrh	r2, [r2, #6]
 800f278:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f27a:	6939      	ldr	r1, [r7, #16]
 800f27c:	683b      	ldr	r3, [r7, #0]
 800f27e:	88db      	ldrh	r3, [r3, #6]
 800f280:	461a      	mov	r2, r3
 800f282:	6878      	ldr	r0, [r7, #4]
 800f284:	f001 fa9d 	bl	80107c2 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800f288:	e082      	b.n	800f390 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800f28a:	683b      	ldr	r3, [r7, #0]
 800f28c:	785a      	ldrb	r2, [r3, #1]
 800f28e:	693b      	ldr	r3, [r7, #16]
 800f290:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800f294:	683b      	ldr	r3, [r7, #0]
 800f296:	88db      	ldrh	r3, [r3, #6]
 800f298:	b2da      	uxtb	r2, r3
 800f29a:	693b      	ldr	r3, [r7, #16]
 800f29c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f2a0:	6939      	ldr	r1, [r7, #16]
 800f2a2:	683b      	ldr	r3, [r7, #0]
 800f2a4:	88db      	ldrh	r3, [r3, #6]
 800f2a6:	461a      	mov	r2, r3
 800f2a8:	6878      	ldr	r0, [r7, #4]
 800f2aa:	f001 fab6 	bl	801081a <USBD_CtlPrepareRx>
    break;
 800f2ae:	e06f      	b.n	800f390 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f2b6:	689b      	ldr	r3, [r3, #8]
 800f2b8:	683a      	ldr	r2, [r7, #0]
 800f2ba:	7850      	ldrb	r0, [r2, #1]
 800f2bc:	2200      	movs	r2, #0
 800f2be:	6839      	ldr	r1, [r7, #0]
 800f2c0:	4798      	blx	r3
    break;
 800f2c2:	e065      	b.n	800f390 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800f2c4:	683b      	ldr	r3, [r7, #0]
 800f2c6:	785b      	ldrb	r3, [r3, #1]
 800f2c8:	2b0b      	cmp	r3, #11
 800f2ca:	d84f      	bhi.n	800f36c <USBD_CDC_Setup+0x148>
 800f2cc:	a201      	add	r2, pc, #4	; (adr r2, 800f2d4 <USBD_CDC_Setup+0xb0>)
 800f2ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2d2:	bf00      	nop
 800f2d4:	0800f305 	.word	0x0800f305
 800f2d8:	0800f37b 	.word	0x0800f37b
 800f2dc:	0800f36d 	.word	0x0800f36d
 800f2e0:	0800f36d 	.word	0x0800f36d
 800f2e4:	0800f36d 	.word	0x0800f36d
 800f2e8:	0800f36d 	.word	0x0800f36d
 800f2ec:	0800f36d 	.word	0x0800f36d
 800f2f0:	0800f36d 	.word	0x0800f36d
 800f2f4:	0800f36d 	.word	0x0800f36d
 800f2f8:	0800f36d 	.word	0x0800f36d
 800f2fc:	0800f32d 	.word	0x0800f32d
 800f300:	0800f355 	.word	0x0800f355
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f30a:	2b03      	cmp	r3, #3
 800f30c:	d107      	bne.n	800f31e <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f30e:	f107 030c 	add.w	r3, r7, #12
 800f312:	2202      	movs	r2, #2
 800f314:	4619      	mov	r1, r3
 800f316:	6878      	ldr	r0, [r7, #4]
 800f318:	f001 fa53 	bl	80107c2 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f31c:	e030      	b.n	800f380 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800f31e:	6839      	ldr	r1, [r7, #0]
 800f320:	6878      	ldr	r0, [r7, #4]
 800f322:	f001 f9dd 	bl	80106e0 <USBD_CtlError>
        ret = USBD_FAIL;
 800f326:	2303      	movs	r3, #3
 800f328:	75fb      	strb	r3, [r7, #23]
      break;
 800f32a:	e029      	b.n	800f380 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f332:	2b03      	cmp	r3, #3
 800f334:	d107      	bne.n	800f346 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800f336:	f107 030f 	add.w	r3, r7, #15
 800f33a:	2201      	movs	r2, #1
 800f33c:	4619      	mov	r1, r3
 800f33e:	6878      	ldr	r0, [r7, #4]
 800f340:	f001 fa3f 	bl	80107c2 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f344:	e01c      	b.n	800f380 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800f346:	6839      	ldr	r1, [r7, #0]
 800f348:	6878      	ldr	r0, [r7, #4]
 800f34a:	f001 f9c9 	bl	80106e0 <USBD_CtlError>
        ret = USBD_FAIL;
 800f34e:	2303      	movs	r3, #3
 800f350:	75fb      	strb	r3, [r7, #23]
      break;
 800f352:	e015      	b.n	800f380 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f35a:	2b03      	cmp	r3, #3
 800f35c:	d00f      	beq.n	800f37e <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800f35e:	6839      	ldr	r1, [r7, #0]
 800f360:	6878      	ldr	r0, [r7, #4]
 800f362:	f001 f9bd 	bl	80106e0 <USBD_CtlError>
        ret = USBD_FAIL;
 800f366:	2303      	movs	r3, #3
 800f368:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800f36a:	e008      	b.n	800f37e <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800f36c:	6839      	ldr	r1, [r7, #0]
 800f36e:	6878      	ldr	r0, [r7, #4]
 800f370:	f001 f9b6 	bl	80106e0 <USBD_CtlError>
      ret = USBD_FAIL;
 800f374:	2303      	movs	r3, #3
 800f376:	75fb      	strb	r3, [r7, #23]
      break;
 800f378:	e002      	b.n	800f380 <USBD_CDC_Setup+0x15c>
      break;
 800f37a:	bf00      	nop
 800f37c:	e008      	b.n	800f390 <USBD_CDC_Setup+0x16c>
      break;
 800f37e:	bf00      	nop
    }
    break;
 800f380:	e006      	b.n	800f390 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800f382:	6839      	ldr	r1, [r7, #0]
 800f384:	6878      	ldr	r0, [r7, #4]
 800f386:	f001 f9ab 	bl	80106e0 <USBD_CtlError>
    ret = USBD_FAIL;
 800f38a:	2303      	movs	r3, #3
 800f38c:	75fb      	strb	r3, [r7, #23]
    break;
 800f38e:	bf00      	nop
  }

  return (uint8_t)ret;
 800f390:	7dfb      	ldrb	r3, [r7, #23]
}
 800f392:	4618      	mov	r0, r3
 800f394:	3718      	adds	r7, #24
 800f396:	46bd      	mov	sp, r7
 800f398:	bd80      	pop	{r7, pc}
 800f39a:	bf00      	nop

0800f39c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f39c:	b580      	push	{r7, lr}
 800f39e:	b084      	sub	sp, #16
 800f3a0:	af00      	add	r7, sp, #0
 800f3a2:	6078      	str	r0, [r7, #4]
 800f3a4:	460b      	mov	r3, r1
 800f3a6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f3ae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d101      	bne.n	800f3be <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f3ba:	2303      	movs	r3, #3
 800f3bc:	e049      	b.n	800f452 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f3c4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f3c6:	78fa      	ldrb	r2, [r7, #3]
 800f3c8:	6879      	ldr	r1, [r7, #4]
 800f3ca:	4613      	mov	r3, r2
 800f3cc:	009b      	lsls	r3, r3, #2
 800f3ce:	4413      	add	r3, r2
 800f3d0:	009b      	lsls	r3, r3, #2
 800f3d2:	440b      	add	r3, r1
 800f3d4:	3318      	adds	r3, #24
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d029      	beq.n	800f430 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800f3dc:	78fa      	ldrb	r2, [r7, #3]
 800f3de:	6879      	ldr	r1, [r7, #4]
 800f3e0:	4613      	mov	r3, r2
 800f3e2:	009b      	lsls	r3, r3, #2
 800f3e4:	4413      	add	r3, r2
 800f3e6:	009b      	lsls	r3, r3, #2
 800f3e8:	440b      	add	r3, r1
 800f3ea:	3318      	adds	r3, #24
 800f3ec:	681a      	ldr	r2, [r3, #0]
 800f3ee:	78f9      	ldrb	r1, [r7, #3]
 800f3f0:	68f8      	ldr	r0, [r7, #12]
 800f3f2:	460b      	mov	r3, r1
 800f3f4:	00db      	lsls	r3, r3, #3
 800f3f6:	1a5b      	subs	r3, r3, r1
 800f3f8:	009b      	lsls	r3, r3, #2
 800f3fa:	4403      	add	r3, r0
 800f3fc:	3344      	adds	r3, #68	; 0x44
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	fbb2 f1f3 	udiv	r1, r2, r3
 800f404:	fb03 f301 	mul.w	r3, r3, r1
 800f408:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d110      	bne.n	800f430 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800f40e:	78fa      	ldrb	r2, [r7, #3]
 800f410:	6879      	ldr	r1, [r7, #4]
 800f412:	4613      	mov	r3, r2
 800f414:	009b      	lsls	r3, r3, #2
 800f416:	4413      	add	r3, r2
 800f418:	009b      	lsls	r3, r3, #2
 800f41a:	440b      	add	r3, r1
 800f41c:	3318      	adds	r3, #24
 800f41e:	2200      	movs	r2, #0
 800f420:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f422:	78f9      	ldrb	r1, [r7, #3]
 800f424:	2300      	movs	r3, #0
 800f426:	2200      	movs	r2, #0
 800f428:	6878      	ldr	r0, [r7, #4]
 800f42a:	f001 ff6a 	bl	8011302 <USBD_LL_Transmit>
 800f42e:	e00f      	b.n	800f450 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800f430:	68bb      	ldr	r3, [r7, #8]
 800f432:	2200      	movs	r2, #0
 800f434:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f43e:	691b      	ldr	r3, [r3, #16]
 800f440:	68ba      	ldr	r2, [r7, #8]
 800f442:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800f446:	68ba      	ldr	r2, [r7, #8]
 800f448:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800f44c:	78fa      	ldrb	r2, [r7, #3]
 800f44e:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800f450:	2300      	movs	r3, #0
}
 800f452:	4618      	mov	r0, r3
 800f454:	3710      	adds	r7, #16
 800f456:	46bd      	mov	sp, r7
 800f458:	bd80      	pop	{r7, pc}

0800f45a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f45a:	b580      	push	{r7, lr}
 800f45c:	b084      	sub	sp, #16
 800f45e:	af00      	add	r7, sp, #0
 800f460:	6078      	str	r0, [r7, #4]
 800f462:	460b      	mov	r3, r1
 800f464:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f46c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f474:	2b00      	cmp	r3, #0
 800f476:	d101      	bne.n	800f47c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f478:	2303      	movs	r3, #3
 800f47a:	e015      	b.n	800f4a8 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f47c:	78fb      	ldrb	r3, [r7, #3]
 800f47e:	4619      	mov	r1, r3
 800f480:	6878      	ldr	r0, [r7, #4]
 800f482:	f001 ff80 	bl	8011386 <USBD_LL_GetRxDataSize>
 800f486:	4602      	mov	r2, r0
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f494:	68db      	ldr	r3, [r3, #12]
 800f496:	68fa      	ldr	r2, [r7, #12]
 800f498:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800f49c:	68fa      	ldr	r2, [r7, #12]
 800f49e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800f4a2:	4611      	mov	r1, r2
 800f4a4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800f4a6:	2300      	movs	r3, #0
}
 800f4a8:	4618      	mov	r0, r3
 800f4aa:	3710      	adds	r7, #16
 800f4ac:	46bd      	mov	sp, r7
 800f4ae:	bd80      	pop	{r7, pc}

0800f4b0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f4b0:	b580      	push	{r7, lr}
 800f4b2:	b084      	sub	sp, #16
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f4be:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d015      	beq.n	800f4f6 <USBD_CDC_EP0_RxReady+0x46>
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f4d0:	2bff      	cmp	r3, #255	; 0xff
 800f4d2:	d010      	beq.n	800f4f6 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f4da:	689b      	ldr	r3, [r3, #8]
 800f4dc:	68fa      	ldr	r2, [r7, #12]
 800f4de:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800f4e2:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800f4e4:	68fa      	ldr	r2, [r7, #12]
 800f4e6:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f4ea:	b292      	uxth	r2, r2
 800f4ec:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	22ff      	movs	r2, #255	; 0xff
 800f4f2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800f4f6:	2300      	movs	r3, #0
}
 800f4f8:	4618      	mov	r0, r3
 800f4fa:	3710      	adds	r7, #16
 800f4fc:	46bd      	mov	sp, r7
 800f4fe:	bd80      	pop	{r7, pc}

0800f500 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800f500:	b480      	push	{r7}
 800f502:	b083      	sub	sp, #12
 800f504:	af00      	add	r7, sp, #0
 800f506:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	2243      	movs	r2, #67	; 0x43
 800f50c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800f50e:	4b03      	ldr	r3, [pc, #12]	; (800f51c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800f510:	4618      	mov	r0, r3
 800f512:	370c      	adds	r7, #12
 800f514:	46bd      	mov	sp, r7
 800f516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f51a:	4770      	bx	lr
 800f51c:	20000100 	.word	0x20000100

0800f520 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800f520:	b480      	push	{r7}
 800f522:	b083      	sub	sp, #12
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	2243      	movs	r2, #67	; 0x43
 800f52c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800f52e:	4b03      	ldr	r3, [pc, #12]	; (800f53c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800f530:	4618      	mov	r0, r3
 800f532:	370c      	adds	r7, #12
 800f534:	46bd      	mov	sp, r7
 800f536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f53a:	4770      	bx	lr
 800f53c:	200000bc 	.word	0x200000bc

0800f540 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f540:	b480      	push	{r7}
 800f542:	b083      	sub	sp, #12
 800f544:	af00      	add	r7, sp, #0
 800f546:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	2243      	movs	r2, #67	; 0x43
 800f54c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800f54e:	4b03      	ldr	r3, [pc, #12]	; (800f55c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800f550:	4618      	mov	r0, r3
 800f552:	370c      	adds	r7, #12
 800f554:	46bd      	mov	sp, r7
 800f556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f55a:	4770      	bx	lr
 800f55c:	20000144 	.word	0x20000144

0800f560 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f560:	b480      	push	{r7}
 800f562:	b083      	sub	sp, #12
 800f564:	af00      	add	r7, sp, #0
 800f566:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	220a      	movs	r2, #10
 800f56c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800f56e:	4b03      	ldr	r3, [pc, #12]	; (800f57c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f570:	4618      	mov	r0, r3
 800f572:	370c      	adds	r7, #12
 800f574:	46bd      	mov	sp, r7
 800f576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f57a:	4770      	bx	lr
 800f57c:	20000078 	.word	0x20000078

0800f580 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800f580:	b480      	push	{r7}
 800f582:	b083      	sub	sp, #12
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
 800f588:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f58a:	683b      	ldr	r3, [r7, #0]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d101      	bne.n	800f594 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800f590:	2303      	movs	r3, #3
 800f592:	e004      	b.n	800f59e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	683a      	ldr	r2, [r7, #0]
 800f598:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800f59c:	2300      	movs	r3, #0
}
 800f59e:	4618      	mov	r0, r3
 800f5a0:	370c      	adds	r7, #12
 800f5a2:	46bd      	mov	sp, r7
 800f5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a8:	4770      	bx	lr

0800f5aa <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800f5aa:	b480      	push	{r7}
 800f5ac:	b087      	sub	sp, #28
 800f5ae:	af00      	add	r7, sp, #0
 800f5b0:	60f8      	str	r0, [r7, #12]
 800f5b2:	60b9      	str	r1, [r7, #8]
 800f5b4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f5bc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800f5be:	697b      	ldr	r3, [r7, #20]
 800f5c0:	68ba      	ldr	r2, [r7, #8]
 800f5c2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800f5c6:	697b      	ldr	r3, [r7, #20]
 800f5c8:	687a      	ldr	r2, [r7, #4]
 800f5ca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800f5ce:	2300      	movs	r3, #0
}
 800f5d0:	4618      	mov	r0, r3
 800f5d2:	371c      	adds	r7, #28
 800f5d4:	46bd      	mov	sp, r7
 800f5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5da:	4770      	bx	lr

0800f5dc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800f5dc:	b480      	push	{r7}
 800f5de:	b085      	sub	sp, #20
 800f5e0:	af00      	add	r7, sp, #0
 800f5e2:	6078      	str	r0, [r7, #4]
 800f5e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f5ec:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	683a      	ldr	r2, [r7, #0]
 800f5f2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800f5f6:	2300      	movs	r3, #0
}
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	3714      	adds	r7, #20
 800f5fc:	46bd      	mov	sp, r7
 800f5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f602:	4770      	bx	lr

0800f604 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800f604:	b580      	push	{r7, lr}
 800f606:	b084      	sub	sp, #16
 800f608:	af00      	add	r7, sp, #0
 800f60a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f612:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800f614:	2301      	movs	r3, #1
 800f616:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d101      	bne.n	800f626 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f622:	2303      	movs	r3, #3
 800f624:	e01a      	b.n	800f65c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800f626:	68bb      	ldr	r3, [r7, #8]
 800f628:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d114      	bne.n	800f65a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800f630:	68bb      	ldr	r3, [r7, #8]
 800f632:	2201      	movs	r2, #1
 800f634:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800f638:	68bb      	ldr	r3, [r7, #8]
 800f63a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800f642:	68bb      	ldr	r3, [r7, #8]
 800f644:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f64e:	2181      	movs	r1, #129	; 0x81
 800f650:	6878      	ldr	r0, [r7, #4]
 800f652:	f001 fe56 	bl	8011302 <USBD_LL_Transmit>

    ret = USBD_OK;
 800f656:	2300      	movs	r3, #0
 800f658:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800f65a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f65c:	4618      	mov	r0, r3
 800f65e:	3710      	adds	r7, #16
 800f660:	46bd      	mov	sp, r7
 800f662:	bd80      	pop	{r7, pc}

0800f664 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f664:	b580      	push	{r7, lr}
 800f666:	b084      	sub	sp, #16
 800f668:	af00      	add	r7, sp, #0
 800f66a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f672:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d101      	bne.n	800f682 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f67e:	2303      	movs	r3, #3
 800f680:	e016      	b.n	800f6b0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	7c1b      	ldrb	r3, [r3, #16]
 800f686:	2b00      	cmp	r3, #0
 800f688:	d109      	bne.n	800f69e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f690:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f694:	2101      	movs	r1, #1
 800f696:	6878      	ldr	r0, [r7, #4]
 800f698:	f001 fe54 	bl	8011344 <USBD_LL_PrepareReceive>
 800f69c:	e007      	b.n	800f6ae <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f6a4:	2340      	movs	r3, #64	; 0x40
 800f6a6:	2101      	movs	r1, #1
 800f6a8:	6878      	ldr	r0, [r7, #4]
 800f6aa:	f001 fe4b 	bl	8011344 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f6ae:	2300      	movs	r3, #0
}
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	3710      	adds	r7, #16
 800f6b4:	46bd      	mov	sp, r7
 800f6b6:	bd80      	pop	{r7, pc}

0800f6b8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f6b8:	b580      	push	{r7, lr}
 800f6ba:	b086      	sub	sp, #24
 800f6bc:	af00      	add	r7, sp, #0
 800f6be:	60f8      	str	r0, [r7, #12]
 800f6c0:	60b9      	str	r1, [r7, #8]
 800f6c2:	4613      	mov	r3, r2
 800f6c4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d101      	bne.n	800f6d0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800f6cc:	2303      	movs	r3, #3
 800f6ce:	e025      	b.n	800f71c <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d003      	beq.n	800f6e2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	2200      	movs	r2, #0
 800f6de:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d003      	beq.n	800f6f4 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	2200      	movs	r2, #0
 800f6f0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f6f4:	68bb      	ldr	r3, [r7, #8]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d003      	beq.n	800f702 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	68ba      	ldr	r2, [r7, #8]
 800f6fe:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	2201      	movs	r2, #1
 800f706:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	79fa      	ldrb	r2, [r7, #7]
 800f70e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800f710:	68f8      	ldr	r0, [r7, #12]
 800f712:	f001 fcc1 	bl	8011098 <USBD_LL_Init>
 800f716:	4603      	mov	r3, r0
 800f718:	75fb      	strb	r3, [r7, #23]

  return ret;
 800f71a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f71c:	4618      	mov	r0, r3
 800f71e:	3718      	adds	r7, #24
 800f720:	46bd      	mov	sp, r7
 800f722:	bd80      	pop	{r7, pc}

0800f724 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f724:	b580      	push	{r7, lr}
 800f726:	b084      	sub	sp, #16
 800f728:	af00      	add	r7, sp, #0
 800f72a:	6078      	str	r0, [r7, #4]
 800f72c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f72e:	2300      	movs	r3, #0
 800f730:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800f732:	683b      	ldr	r3, [r7, #0]
 800f734:	2b00      	cmp	r3, #0
 800f736:	d101      	bne.n	800f73c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800f738:	2303      	movs	r3, #3
 800f73a:	e010      	b.n	800f75e <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	683a      	ldr	r2, [r7, #0]
 800f740:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f74a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f74c:	f107 020e 	add.w	r2, r7, #14
 800f750:	4610      	mov	r0, r2
 800f752:	4798      	blx	r3
 800f754:	4602      	mov	r2, r0
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800f75c:	2300      	movs	r3, #0
}
 800f75e:	4618      	mov	r0, r3
 800f760:	3710      	adds	r7, #16
 800f762:	46bd      	mov	sp, r7
 800f764:	bd80      	pop	{r7, pc}

0800f766 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800f766:	b580      	push	{r7, lr}
 800f768:	b082      	sub	sp, #8
 800f76a:	af00      	add	r7, sp, #0
 800f76c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800f76e:	6878      	ldr	r0, [r7, #4]
 800f770:	f001 fcde 	bl	8011130 <USBD_LL_Start>
 800f774:	4603      	mov	r3, r0
}
 800f776:	4618      	mov	r0, r3
 800f778:	3708      	adds	r7, #8
 800f77a:	46bd      	mov	sp, r7
 800f77c:	bd80      	pop	{r7, pc}

0800f77e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800f77e:	b480      	push	{r7}
 800f780:	b083      	sub	sp, #12
 800f782:	af00      	add	r7, sp, #0
 800f784:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f786:	2300      	movs	r3, #0
}
 800f788:	4618      	mov	r0, r3
 800f78a:	370c      	adds	r7, #12
 800f78c:	46bd      	mov	sp, r7
 800f78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f792:	4770      	bx	lr

0800f794 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f794:	b580      	push	{r7, lr}
 800f796:	b084      	sub	sp, #16
 800f798:	af00      	add	r7, sp, #0
 800f79a:	6078      	str	r0, [r7, #4]
 800f79c:	460b      	mov	r3, r1
 800f79e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800f7a0:	2303      	movs	r3, #3
 800f7a2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d009      	beq.n	800f7c2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	78fa      	ldrb	r2, [r7, #3]
 800f7b8:	4611      	mov	r1, r2
 800f7ba:	6878      	ldr	r0, [r7, #4]
 800f7bc:	4798      	blx	r3
 800f7be:	4603      	mov	r3, r0
 800f7c0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800f7c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7c4:	4618      	mov	r0, r3
 800f7c6:	3710      	adds	r7, #16
 800f7c8:	46bd      	mov	sp, r7
 800f7ca:	bd80      	pop	{r7, pc}

0800f7cc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b082      	sub	sp, #8
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
 800f7d4:	460b      	mov	r3, r1
 800f7d6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d007      	beq.n	800f7f2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f7e8:	685b      	ldr	r3, [r3, #4]
 800f7ea:	78fa      	ldrb	r2, [r7, #3]
 800f7ec:	4611      	mov	r1, r2
 800f7ee:	6878      	ldr	r0, [r7, #4]
 800f7f0:	4798      	blx	r3
  }

  return USBD_OK;
 800f7f2:	2300      	movs	r3, #0
}
 800f7f4:	4618      	mov	r0, r3
 800f7f6:	3708      	adds	r7, #8
 800f7f8:	46bd      	mov	sp, r7
 800f7fa:	bd80      	pop	{r7, pc}

0800f7fc <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f7fc:	b580      	push	{r7, lr}
 800f7fe:	b084      	sub	sp, #16
 800f800:	af00      	add	r7, sp, #0
 800f802:	6078      	str	r0, [r7, #4]
 800f804:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f80c:	6839      	ldr	r1, [r7, #0]
 800f80e:	4618      	mov	r0, r3
 800f810:	f000 ff2c 	bl	801066c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	2201      	movs	r2, #1
 800f818:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800f822:	461a      	mov	r2, r3
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f830:	f003 031f 	and.w	r3, r3, #31
 800f834:	2b01      	cmp	r3, #1
 800f836:	d00e      	beq.n	800f856 <USBD_LL_SetupStage+0x5a>
 800f838:	2b01      	cmp	r3, #1
 800f83a:	d302      	bcc.n	800f842 <USBD_LL_SetupStage+0x46>
 800f83c:	2b02      	cmp	r3, #2
 800f83e:	d014      	beq.n	800f86a <USBD_LL_SetupStage+0x6e>
 800f840:	e01d      	b.n	800f87e <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f848:	4619      	mov	r1, r3
 800f84a:	6878      	ldr	r0, [r7, #4]
 800f84c:	f000 fa18 	bl	800fc80 <USBD_StdDevReq>
 800f850:	4603      	mov	r3, r0
 800f852:	73fb      	strb	r3, [r7, #15]
      break;
 800f854:	e020      	b.n	800f898 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f85c:	4619      	mov	r1, r3
 800f85e:	6878      	ldr	r0, [r7, #4]
 800f860:	f000 fa7c 	bl	800fd5c <USBD_StdItfReq>
 800f864:	4603      	mov	r3, r0
 800f866:	73fb      	strb	r3, [r7, #15]
      break;
 800f868:	e016      	b.n	800f898 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f870:	4619      	mov	r1, r3
 800f872:	6878      	ldr	r0, [r7, #4]
 800f874:	f000 fab8 	bl	800fde8 <USBD_StdEPReq>
 800f878:	4603      	mov	r3, r0
 800f87a:	73fb      	strb	r3, [r7, #15]
      break;
 800f87c:	e00c      	b.n	800f898 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f884:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f888:	b2db      	uxtb	r3, r3
 800f88a:	4619      	mov	r1, r3
 800f88c:	6878      	ldr	r0, [r7, #4]
 800f88e:	f001 fcaf 	bl	80111f0 <USBD_LL_StallEP>
 800f892:	4603      	mov	r3, r0
 800f894:	73fb      	strb	r3, [r7, #15]
      break;
 800f896:	bf00      	nop
  }

  return ret;
 800f898:	7bfb      	ldrb	r3, [r7, #15]
}
 800f89a:	4618      	mov	r0, r3
 800f89c:	3710      	adds	r7, #16
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	bd80      	pop	{r7, pc}

0800f8a2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f8a2:	b580      	push	{r7, lr}
 800f8a4:	b086      	sub	sp, #24
 800f8a6:	af00      	add	r7, sp, #0
 800f8a8:	60f8      	str	r0, [r7, #12]
 800f8aa:	460b      	mov	r3, r1
 800f8ac:	607a      	str	r2, [r7, #4]
 800f8ae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f8b0:	7afb      	ldrb	r3, [r7, #11]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d137      	bne.n	800f926 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800f8bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f8c4:	2b03      	cmp	r3, #3
 800f8c6:	d14a      	bne.n	800f95e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800f8c8:	693b      	ldr	r3, [r7, #16]
 800f8ca:	689a      	ldr	r2, [r3, #8]
 800f8cc:	693b      	ldr	r3, [r7, #16]
 800f8ce:	68db      	ldr	r3, [r3, #12]
 800f8d0:	429a      	cmp	r2, r3
 800f8d2:	d913      	bls.n	800f8fc <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f8d4:	693b      	ldr	r3, [r7, #16]
 800f8d6:	689a      	ldr	r2, [r3, #8]
 800f8d8:	693b      	ldr	r3, [r7, #16]
 800f8da:	68db      	ldr	r3, [r3, #12]
 800f8dc:	1ad2      	subs	r2, r2, r3
 800f8de:	693b      	ldr	r3, [r7, #16]
 800f8e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f8e2:	693b      	ldr	r3, [r7, #16]
 800f8e4:	68da      	ldr	r2, [r3, #12]
 800f8e6:	693b      	ldr	r3, [r7, #16]
 800f8e8:	689b      	ldr	r3, [r3, #8]
 800f8ea:	4293      	cmp	r3, r2
 800f8ec:	bf28      	it	cs
 800f8ee:	4613      	movcs	r3, r2
 800f8f0:	461a      	mov	r2, r3
 800f8f2:	6879      	ldr	r1, [r7, #4]
 800f8f4:	68f8      	ldr	r0, [r7, #12]
 800f8f6:	f000 ffad 	bl	8010854 <USBD_CtlContinueRx>
 800f8fa:	e030      	b.n	800f95e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f902:	691b      	ldr	r3, [r3, #16]
 800f904:	2b00      	cmp	r3, #0
 800f906:	d00a      	beq.n	800f91e <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800f90e:	2b03      	cmp	r3, #3
 800f910:	d105      	bne.n	800f91e <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f918:	691b      	ldr	r3, [r3, #16]
 800f91a:	68f8      	ldr	r0, [r7, #12]
 800f91c:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800f91e:	68f8      	ldr	r0, [r7, #12]
 800f920:	f000 ffa9 	bl	8010876 <USBD_CtlSendStatus>
 800f924:	e01b      	b.n	800f95e <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f92c:	699b      	ldr	r3, [r3, #24]
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d013      	beq.n	800f95a <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800f938:	2b03      	cmp	r3, #3
 800f93a:	d10e      	bne.n	800f95a <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f942:	699b      	ldr	r3, [r3, #24]
 800f944:	7afa      	ldrb	r2, [r7, #11]
 800f946:	4611      	mov	r1, r2
 800f948:	68f8      	ldr	r0, [r7, #12]
 800f94a:	4798      	blx	r3
 800f94c:	4603      	mov	r3, r0
 800f94e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800f950:	7dfb      	ldrb	r3, [r7, #23]
 800f952:	2b00      	cmp	r3, #0
 800f954:	d003      	beq.n	800f95e <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800f956:	7dfb      	ldrb	r3, [r7, #23]
 800f958:	e002      	b.n	800f960 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800f95a:	2303      	movs	r3, #3
 800f95c:	e000      	b.n	800f960 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800f95e:	2300      	movs	r3, #0
}
 800f960:	4618      	mov	r0, r3
 800f962:	3718      	adds	r7, #24
 800f964:	46bd      	mov	sp, r7
 800f966:	bd80      	pop	{r7, pc}

0800f968 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800f968:	b580      	push	{r7, lr}
 800f96a:	b086      	sub	sp, #24
 800f96c:	af00      	add	r7, sp, #0
 800f96e:	60f8      	str	r0, [r7, #12]
 800f970:	460b      	mov	r3, r1
 800f972:	607a      	str	r2, [r7, #4]
 800f974:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f976:	7afb      	ldrb	r3, [r7, #11]
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d16a      	bne.n	800fa52 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	3314      	adds	r3, #20
 800f980:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f988:	2b02      	cmp	r3, #2
 800f98a:	d155      	bne.n	800fa38 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800f98c:	693b      	ldr	r3, [r7, #16]
 800f98e:	689a      	ldr	r2, [r3, #8]
 800f990:	693b      	ldr	r3, [r7, #16]
 800f992:	68db      	ldr	r3, [r3, #12]
 800f994:	429a      	cmp	r2, r3
 800f996:	d914      	bls.n	800f9c2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f998:	693b      	ldr	r3, [r7, #16]
 800f99a:	689a      	ldr	r2, [r3, #8]
 800f99c:	693b      	ldr	r3, [r7, #16]
 800f99e:	68db      	ldr	r3, [r3, #12]
 800f9a0:	1ad2      	subs	r2, r2, r3
 800f9a2:	693b      	ldr	r3, [r7, #16]
 800f9a4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800f9a6:	693b      	ldr	r3, [r7, #16]
 800f9a8:	689b      	ldr	r3, [r3, #8]
 800f9aa:	461a      	mov	r2, r3
 800f9ac:	6879      	ldr	r1, [r7, #4]
 800f9ae:	68f8      	ldr	r0, [r7, #12]
 800f9b0:	f000 ff22 	bl	80107f8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f9b4:	2300      	movs	r3, #0
 800f9b6:	2200      	movs	r2, #0
 800f9b8:	2100      	movs	r1, #0
 800f9ba:	68f8      	ldr	r0, [r7, #12]
 800f9bc:	f001 fcc2 	bl	8011344 <USBD_LL_PrepareReceive>
 800f9c0:	e03a      	b.n	800fa38 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800f9c2:	693b      	ldr	r3, [r7, #16]
 800f9c4:	68da      	ldr	r2, [r3, #12]
 800f9c6:	693b      	ldr	r3, [r7, #16]
 800f9c8:	689b      	ldr	r3, [r3, #8]
 800f9ca:	429a      	cmp	r2, r3
 800f9cc:	d11c      	bne.n	800fa08 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800f9ce:	693b      	ldr	r3, [r7, #16]
 800f9d0:	685a      	ldr	r2, [r3, #4]
 800f9d2:	693b      	ldr	r3, [r7, #16]
 800f9d4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800f9d6:	429a      	cmp	r2, r3
 800f9d8:	d316      	bcc.n	800fa08 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800f9da:	693b      	ldr	r3, [r7, #16]
 800f9dc:	685a      	ldr	r2, [r3, #4]
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800f9e4:	429a      	cmp	r2, r3
 800f9e6:	d20f      	bcs.n	800fa08 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800f9e8:	2200      	movs	r2, #0
 800f9ea:	2100      	movs	r1, #0
 800f9ec:	68f8      	ldr	r0, [r7, #12]
 800f9ee:	f000 ff03 	bl	80107f8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	2200      	movs	r2, #0
 800f9f6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f9fa:	2300      	movs	r3, #0
 800f9fc:	2200      	movs	r2, #0
 800f9fe:	2100      	movs	r1, #0
 800fa00:	68f8      	ldr	r0, [r7, #12]
 800fa02:	f001 fc9f 	bl	8011344 <USBD_LL_PrepareReceive>
 800fa06:	e017      	b.n	800fa38 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa0e:	68db      	ldr	r3, [r3, #12]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d00a      	beq.n	800fa2a <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800fa1a:	2b03      	cmp	r3, #3
 800fa1c:	d105      	bne.n	800fa2a <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa24:	68db      	ldr	r3, [r3, #12]
 800fa26:	68f8      	ldr	r0, [r7, #12]
 800fa28:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fa2a:	2180      	movs	r1, #128	; 0x80
 800fa2c:	68f8      	ldr	r0, [r7, #12]
 800fa2e:	f001 fbdf 	bl	80111f0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800fa32:	68f8      	ldr	r0, [r7, #12]
 800fa34:	f000 ff32 	bl	801089c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800fa3e:	2b01      	cmp	r3, #1
 800fa40:	d123      	bne.n	800fa8a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800fa42:	68f8      	ldr	r0, [r7, #12]
 800fa44:	f7ff fe9b 	bl	800f77e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	2200      	movs	r2, #0
 800fa4c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800fa50:	e01b      	b.n	800fa8a <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa58:	695b      	ldr	r3, [r3, #20]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d013      	beq.n	800fa86 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800fa64:	2b03      	cmp	r3, #3
 800fa66:	d10e      	bne.n	800fa86 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa6e:	695b      	ldr	r3, [r3, #20]
 800fa70:	7afa      	ldrb	r2, [r7, #11]
 800fa72:	4611      	mov	r1, r2
 800fa74:	68f8      	ldr	r0, [r7, #12]
 800fa76:	4798      	blx	r3
 800fa78:	4603      	mov	r3, r0
 800fa7a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800fa7c:	7dfb      	ldrb	r3, [r7, #23]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d003      	beq.n	800fa8a <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800fa82:	7dfb      	ldrb	r3, [r7, #23]
 800fa84:	e002      	b.n	800fa8c <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800fa86:	2303      	movs	r3, #3
 800fa88:	e000      	b.n	800fa8c <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800fa8a:	2300      	movs	r3, #0
}
 800fa8c:	4618      	mov	r0, r3
 800fa8e:	3718      	adds	r7, #24
 800fa90:	46bd      	mov	sp, r7
 800fa92:	bd80      	pop	{r7, pc}

0800fa94 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800fa94:	b580      	push	{r7, lr}
 800fa96:	b082      	sub	sp, #8
 800fa98:	af00      	add	r7, sp, #0
 800fa9a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	2201      	movs	r2, #1
 800faa0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	2200      	movs	r2, #0
 800faa8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	2200      	movs	r2, #0
 800fab0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	2200      	movs	r2, #0
 800fab6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d009      	beq.n	800fad8 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800faca:	685b      	ldr	r3, [r3, #4]
 800facc:	687a      	ldr	r2, [r7, #4]
 800face:	6852      	ldr	r2, [r2, #4]
 800fad0:	b2d2      	uxtb	r2, r2
 800fad2:	4611      	mov	r1, r2
 800fad4:	6878      	ldr	r0, [r7, #4]
 800fad6:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fad8:	2340      	movs	r3, #64	; 0x40
 800fada:	2200      	movs	r2, #0
 800fadc:	2100      	movs	r1, #0
 800fade:	6878      	ldr	r0, [r7, #4]
 800fae0:	f001 fb41 	bl	8011166 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	2201      	movs	r2, #1
 800fae8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	2240      	movs	r2, #64	; 0x40
 800faf0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800faf4:	2340      	movs	r3, #64	; 0x40
 800faf6:	2200      	movs	r2, #0
 800faf8:	2180      	movs	r1, #128	; 0x80
 800fafa:	6878      	ldr	r0, [r7, #4]
 800fafc:	f001 fb33 	bl	8011166 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	2201      	movs	r2, #1
 800fb04:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	2240      	movs	r2, #64	; 0x40
 800fb0a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800fb0c:	2300      	movs	r3, #0
}
 800fb0e:	4618      	mov	r0, r3
 800fb10:	3708      	adds	r7, #8
 800fb12:	46bd      	mov	sp, r7
 800fb14:	bd80      	pop	{r7, pc}

0800fb16 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800fb16:	b480      	push	{r7}
 800fb18:	b083      	sub	sp, #12
 800fb1a:	af00      	add	r7, sp, #0
 800fb1c:	6078      	str	r0, [r7, #4]
 800fb1e:	460b      	mov	r3, r1
 800fb20:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	78fa      	ldrb	r2, [r7, #3]
 800fb26:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800fb28:	2300      	movs	r3, #0
}
 800fb2a:	4618      	mov	r0, r3
 800fb2c:	370c      	adds	r7, #12
 800fb2e:	46bd      	mov	sp, r7
 800fb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb34:	4770      	bx	lr

0800fb36 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800fb36:	b480      	push	{r7}
 800fb38:	b083      	sub	sp, #12
 800fb3a:	af00      	add	r7, sp, #0
 800fb3c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	2204      	movs	r2, #4
 800fb4e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800fb52:	2300      	movs	r3, #0
}
 800fb54:	4618      	mov	r0, r3
 800fb56:	370c      	adds	r7, #12
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5e:	4770      	bx	lr

0800fb60 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800fb60:	b480      	push	{r7}
 800fb62:	b083      	sub	sp, #12
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fb6e:	2b04      	cmp	r3, #4
 800fb70:	d105      	bne.n	800fb7e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800fb7e:	2300      	movs	r3, #0
}
 800fb80:	4618      	mov	r0, r3
 800fb82:	370c      	adds	r7, #12
 800fb84:	46bd      	mov	sp, r7
 800fb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb8a:	4770      	bx	lr

0800fb8c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800fb8c:	b580      	push	{r7, lr}
 800fb8e:	b082      	sub	sp, #8
 800fb90:	af00      	add	r7, sp, #0
 800fb92:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fb9a:	2b03      	cmp	r3, #3
 800fb9c:	d10b      	bne.n	800fbb6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fba4:	69db      	ldr	r3, [r3, #28]
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d005      	beq.n	800fbb6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fbb0:	69db      	ldr	r3, [r3, #28]
 800fbb2:	6878      	ldr	r0, [r7, #4]
 800fbb4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800fbb6:	2300      	movs	r3, #0
}
 800fbb8:	4618      	mov	r0, r3
 800fbba:	3708      	adds	r7, #8
 800fbbc:	46bd      	mov	sp, r7
 800fbbe:	bd80      	pop	{r7, pc}

0800fbc0 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800fbc0:	b480      	push	{r7}
 800fbc2:	b083      	sub	sp, #12
 800fbc4:	af00      	add	r7, sp, #0
 800fbc6:	6078      	str	r0, [r7, #4]
 800fbc8:	460b      	mov	r3, r1
 800fbca:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800fbcc:	2300      	movs	r3, #0
}
 800fbce:	4618      	mov	r0, r3
 800fbd0:	370c      	adds	r7, #12
 800fbd2:	46bd      	mov	sp, r7
 800fbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd8:	4770      	bx	lr

0800fbda <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800fbda:	b480      	push	{r7}
 800fbdc:	b083      	sub	sp, #12
 800fbde:	af00      	add	r7, sp, #0
 800fbe0:	6078      	str	r0, [r7, #4]
 800fbe2:	460b      	mov	r3, r1
 800fbe4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800fbe6:	2300      	movs	r3, #0
}
 800fbe8:	4618      	mov	r0, r3
 800fbea:	370c      	adds	r7, #12
 800fbec:	46bd      	mov	sp, r7
 800fbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf2:	4770      	bx	lr

0800fbf4 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800fbf4:	b480      	push	{r7}
 800fbf6:	b083      	sub	sp, #12
 800fbf8:	af00      	add	r7, sp, #0
 800fbfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800fbfc:	2300      	movs	r3, #0
}
 800fbfe:	4618      	mov	r0, r3
 800fc00:	370c      	adds	r7, #12
 800fc02:	46bd      	mov	sp, r7
 800fc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc08:	4770      	bx	lr

0800fc0a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800fc0a:	b580      	push	{r7, lr}
 800fc0c:	b082      	sub	sp, #8
 800fc0e:	af00      	add	r7, sp, #0
 800fc10:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	2201      	movs	r2, #1
 800fc16:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d009      	beq.n	800fc38 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc2a:	685b      	ldr	r3, [r3, #4]
 800fc2c:	687a      	ldr	r2, [r7, #4]
 800fc2e:	6852      	ldr	r2, [r2, #4]
 800fc30:	b2d2      	uxtb	r2, r2
 800fc32:	4611      	mov	r1, r2
 800fc34:	6878      	ldr	r0, [r7, #4]
 800fc36:	4798      	blx	r3
  }

  return USBD_OK;
 800fc38:	2300      	movs	r3, #0
}
 800fc3a:	4618      	mov	r0, r3
 800fc3c:	3708      	adds	r7, #8
 800fc3e:	46bd      	mov	sp, r7
 800fc40:	bd80      	pop	{r7, pc}

0800fc42 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800fc42:	b480      	push	{r7}
 800fc44:	b087      	sub	sp, #28
 800fc46:	af00      	add	r7, sp, #0
 800fc48:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800fc4e:	697b      	ldr	r3, [r7, #20]
 800fc50:	781b      	ldrb	r3, [r3, #0]
 800fc52:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800fc54:	697b      	ldr	r3, [r7, #20]
 800fc56:	3301      	adds	r3, #1
 800fc58:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800fc5a:	697b      	ldr	r3, [r7, #20]
 800fc5c:	781b      	ldrb	r3, [r3, #0]
 800fc5e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800fc60:	8a3b      	ldrh	r3, [r7, #16]
 800fc62:	021b      	lsls	r3, r3, #8
 800fc64:	b21a      	sxth	r2, r3
 800fc66:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fc6a:	4313      	orrs	r3, r2
 800fc6c:	b21b      	sxth	r3, r3
 800fc6e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800fc70:	89fb      	ldrh	r3, [r7, #14]
}
 800fc72:	4618      	mov	r0, r3
 800fc74:	371c      	adds	r7, #28
 800fc76:	46bd      	mov	sp, r7
 800fc78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7c:	4770      	bx	lr
	...

0800fc80 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc80:	b580      	push	{r7, lr}
 800fc82:	b084      	sub	sp, #16
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	6078      	str	r0, [r7, #4]
 800fc88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fc8a:	2300      	movs	r3, #0
 800fc8c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fc8e:	683b      	ldr	r3, [r7, #0]
 800fc90:	781b      	ldrb	r3, [r3, #0]
 800fc92:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fc96:	2b20      	cmp	r3, #32
 800fc98:	d004      	beq.n	800fca4 <USBD_StdDevReq+0x24>
 800fc9a:	2b40      	cmp	r3, #64	; 0x40
 800fc9c:	d002      	beq.n	800fca4 <USBD_StdDevReq+0x24>
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d00a      	beq.n	800fcb8 <USBD_StdDevReq+0x38>
 800fca2:	e050      	b.n	800fd46 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fcaa:	689b      	ldr	r3, [r3, #8]
 800fcac:	6839      	ldr	r1, [r7, #0]
 800fcae:	6878      	ldr	r0, [r7, #4]
 800fcb0:	4798      	blx	r3
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	73fb      	strb	r3, [r7, #15]
    break;
 800fcb6:	e04b      	b.n	800fd50 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800fcb8:	683b      	ldr	r3, [r7, #0]
 800fcba:	785b      	ldrb	r3, [r3, #1]
 800fcbc:	2b09      	cmp	r3, #9
 800fcbe:	d83c      	bhi.n	800fd3a <USBD_StdDevReq+0xba>
 800fcc0:	a201      	add	r2, pc, #4	; (adr r2, 800fcc8 <USBD_StdDevReq+0x48>)
 800fcc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcc6:	bf00      	nop
 800fcc8:	0800fd1d 	.word	0x0800fd1d
 800fccc:	0800fd31 	.word	0x0800fd31
 800fcd0:	0800fd3b 	.word	0x0800fd3b
 800fcd4:	0800fd27 	.word	0x0800fd27
 800fcd8:	0800fd3b 	.word	0x0800fd3b
 800fcdc:	0800fcfb 	.word	0x0800fcfb
 800fce0:	0800fcf1 	.word	0x0800fcf1
 800fce4:	0800fd3b 	.word	0x0800fd3b
 800fce8:	0800fd13 	.word	0x0800fd13
 800fcec:	0800fd05 	.word	0x0800fd05
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800fcf0:	6839      	ldr	r1, [r7, #0]
 800fcf2:	6878      	ldr	r0, [r7, #4]
 800fcf4:	f000 f9ce 	bl	8010094 <USBD_GetDescriptor>
      break;
 800fcf8:	e024      	b.n	800fd44 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800fcfa:	6839      	ldr	r1, [r7, #0]
 800fcfc:	6878      	ldr	r0, [r7, #4]
 800fcfe:	f000 fb33 	bl	8010368 <USBD_SetAddress>
      break;
 800fd02:	e01f      	b.n	800fd44 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800fd04:	6839      	ldr	r1, [r7, #0]
 800fd06:	6878      	ldr	r0, [r7, #4]
 800fd08:	f000 fb70 	bl	80103ec <USBD_SetConfig>
 800fd0c:	4603      	mov	r3, r0
 800fd0e:	73fb      	strb	r3, [r7, #15]
      break;
 800fd10:	e018      	b.n	800fd44 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800fd12:	6839      	ldr	r1, [r7, #0]
 800fd14:	6878      	ldr	r0, [r7, #4]
 800fd16:	f000 fc0d 	bl	8010534 <USBD_GetConfig>
      break;
 800fd1a:	e013      	b.n	800fd44 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800fd1c:	6839      	ldr	r1, [r7, #0]
 800fd1e:	6878      	ldr	r0, [r7, #4]
 800fd20:	f000 fc3c 	bl	801059c <USBD_GetStatus>
      break;
 800fd24:	e00e      	b.n	800fd44 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800fd26:	6839      	ldr	r1, [r7, #0]
 800fd28:	6878      	ldr	r0, [r7, #4]
 800fd2a:	f000 fc6a 	bl	8010602 <USBD_SetFeature>
      break;
 800fd2e:	e009      	b.n	800fd44 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800fd30:	6839      	ldr	r1, [r7, #0]
 800fd32:	6878      	ldr	r0, [r7, #4]
 800fd34:	f000 fc79 	bl	801062a <USBD_ClrFeature>
      break;
 800fd38:	e004      	b.n	800fd44 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800fd3a:	6839      	ldr	r1, [r7, #0]
 800fd3c:	6878      	ldr	r0, [r7, #4]
 800fd3e:	f000 fccf 	bl	80106e0 <USBD_CtlError>
      break;
 800fd42:	bf00      	nop
    }
    break;
 800fd44:	e004      	b.n	800fd50 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800fd46:	6839      	ldr	r1, [r7, #0]
 800fd48:	6878      	ldr	r0, [r7, #4]
 800fd4a:	f000 fcc9 	bl	80106e0 <USBD_CtlError>
    break;
 800fd4e:	bf00      	nop
  }

  return ret;
 800fd50:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd52:	4618      	mov	r0, r3
 800fd54:	3710      	adds	r7, #16
 800fd56:	46bd      	mov	sp, r7
 800fd58:	bd80      	pop	{r7, pc}
 800fd5a:	bf00      	nop

0800fd5c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b084      	sub	sp, #16
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
 800fd64:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fd66:	2300      	movs	r3, #0
 800fd68:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fd6a:	683b      	ldr	r3, [r7, #0]
 800fd6c:	781b      	ldrb	r3, [r3, #0]
 800fd6e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fd72:	2b20      	cmp	r3, #32
 800fd74:	d003      	beq.n	800fd7e <USBD_StdItfReq+0x22>
 800fd76:	2b40      	cmp	r3, #64	; 0x40
 800fd78:	d001      	beq.n	800fd7e <USBD_StdItfReq+0x22>
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d12a      	bne.n	800fdd4 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fd84:	3b01      	subs	r3, #1
 800fd86:	2b02      	cmp	r3, #2
 800fd88:	d81d      	bhi.n	800fdc6 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800fd8a:	683b      	ldr	r3, [r7, #0]
 800fd8c:	889b      	ldrh	r3, [r3, #4]
 800fd8e:	b2db      	uxtb	r3, r3
 800fd90:	2b01      	cmp	r3, #1
 800fd92:	d813      	bhi.n	800fdbc <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd9a:	689b      	ldr	r3, [r3, #8]
 800fd9c:	6839      	ldr	r1, [r7, #0]
 800fd9e:	6878      	ldr	r0, [r7, #4]
 800fda0:	4798      	blx	r3
 800fda2:	4603      	mov	r3, r0
 800fda4:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800fda6:	683b      	ldr	r3, [r7, #0]
 800fda8:	88db      	ldrh	r3, [r3, #6]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d110      	bne.n	800fdd0 <USBD_StdItfReq+0x74>
 800fdae:	7bfb      	ldrb	r3, [r7, #15]
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d10d      	bne.n	800fdd0 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800fdb4:	6878      	ldr	r0, [r7, #4]
 800fdb6:	f000 fd5e 	bl	8010876 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800fdba:	e009      	b.n	800fdd0 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800fdbc:	6839      	ldr	r1, [r7, #0]
 800fdbe:	6878      	ldr	r0, [r7, #4]
 800fdc0:	f000 fc8e 	bl	80106e0 <USBD_CtlError>
      break;
 800fdc4:	e004      	b.n	800fdd0 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800fdc6:	6839      	ldr	r1, [r7, #0]
 800fdc8:	6878      	ldr	r0, [r7, #4]
 800fdca:	f000 fc89 	bl	80106e0 <USBD_CtlError>
      break;
 800fdce:	e000      	b.n	800fdd2 <USBD_StdItfReq+0x76>
      break;
 800fdd0:	bf00      	nop
    }
    break;
 800fdd2:	e004      	b.n	800fdde <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800fdd4:	6839      	ldr	r1, [r7, #0]
 800fdd6:	6878      	ldr	r0, [r7, #4]
 800fdd8:	f000 fc82 	bl	80106e0 <USBD_CtlError>
    break;
 800fddc:	bf00      	nop
  }

  return ret;
 800fdde:	7bfb      	ldrb	r3, [r7, #15]
}
 800fde0:	4618      	mov	r0, r3
 800fde2:	3710      	adds	r7, #16
 800fde4:	46bd      	mov	sp, r7
 800fde6:	bd80      	pop	{r7, pc}

0800fde8 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fde8:	b580      	push	{r7, lr}
 800fdea:	b084      	sub	sp, #16
 800fdec:	af00      	add	r7, sp, #0
 800fdee:	6078      	str	r0, [r7, #4]
 800fdf0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800fdf2:	2300      	movs	r3, #0
 800fdf4:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800fdf6:	683b      	ldr	r3, [r7, #0]
 800fdf8:	889b      	ldrh	r3, [r3, #4]
 800fdfa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fdfc:	683b      	ldr	r3, [r7, #0]
 800fdfe:	781b      	ldrb	r3, [r3, #0]
 800fe00:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fe04:	2b20      	cmp	r3, #32
 800fe06:	d004      	beq.n	800fe12 <USBD_StdEPReq+0x2a>
 800fe08:	2b40      	cmp	r3, #64	; 0x40
 800fe0a:	d002      	beq.n	800fe12 <USBD_StdEPReq+0x2a>
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d00a      	beq.n	800fe26 <USBD_StdEPReq+0x3e>
 800fe10:	e135      	b.n	801007e <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fe18:	689b      	ldr	r3, [r3, #8]
 800fe1a:	6839      	ldr	r1, [r7, #0]
 800fe1c:	6878      	ldr	r0, [r7, #4]
 800fe1e:	4798      	blx	r3
 800fe20:	4603      	mov	r3, r0
 800fe22:	73fb      	strb	r3, [r7, #15]
    break;
 800fe24:	e130      	b.n	8010088 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800fe26:	683b      	ldr	r3, [r7, #0]
 800fe28:	785b      	ldrb	r3, [r3, #1]
 800fe2a:	2b01      	cmp	r3, #1
 800fe2c:	d03e      	beq.n	800feac <USBD_StdEPReq+0xc4>
 800fe2e:	2b03      	cmp	r3, #3
 800fe30:	d002      	beq.n	800fe38 <USBD_StdEPReq+0x50>
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d077      	beq.n	800ff26 <USBD_StdEPReq+0x13e>
 800fe36:	e11c      	b.n	8010072 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fe3e:	2b02      	cmp	r3, #2
 800fe40:	d002      	beq.n	800fe48 <USBD_StdEPReq+0x60>
 800fe42:	2b03      	cmp	r3, #3
 800fe44:	d015      	beq.n	800fe72 <USBD_StdEPReq+0x8a>
 800fe46:	e02b      	b.n	800fea0 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fe48:	7bbb      	ldrb	r3, [r7, #14]
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d00c      	beq.n	800fe68 <USBD_StdEPReq+0x80>
 800fe4e:	7bbb      	ldrb	r3, [r7, #14]
 800fe50:	2b80      	cmp	r3, #128	; 0x80
 800fe52:	d009      	beq.n	800fe68 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800fe54:	7bbb      	ldrb	r3, [r7, #14]
 800fe56:	4619      	mov	r1, r3
 800fe58:	6878      	ldr	r0, [r7, #4]
 800fe5a:	f001 f9c9 	bl	80111f0 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fe5e:	2180      	movs	r1, #128	; 0x80
 800fe60:	6878      	ldr	r0, [r7, #4]
 800fe62:	f001 f9c5 	bl	80111f0 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800fe66:	e020      	b.n	800feaa <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800fe68:	6839      	ldr	r1, [r7, #0]
 800fe6a:	6878      	ldr	r0, [r7, #4]
 800fe6c:	f000 fc38 	bl	80106e0 <USBD_CtlError>
        break;
 800fe70:	e01b      	b.n	800feaa <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800fe72:	683b      	ldr	r3, [r7, #0]
 800fe74:	885b      	ldrh	r3, [r3, #2]
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d10e      	bne.n	800fe98 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800fe7a:	7bbb      	ldrb	r3, [r7, #14]
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d00b      	beq.n	800fe98 <USBD_StdEPReq+0xb0>
 800fe80:	7bbb      	ldrb	r3, [r7, #14]
 800fe82:	2b80      	cmp	r3, #128	; 0x80
 800fe84:	d008      	beq.n	800fe98 <USBD_StdEPReq+0xb0>
 800fe86:	683b      	ldr	r3, [r7, #0]
 800fe88:	88db      	ldrh	r3, [r3, #6]
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d104      	bne.n	800fe98 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800fe8e:	7bbb      	ldrb	r3, [r7, #14]
 800fe90:	4619      	mov	r1, r3
 800fe92:	6878      	ldr	r0, [r7, #4]
 800fe94:	f001 f9ac 	bl	80111f0 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800fe98:	6878      	ldr	r0, [r7, #4]
 800fe9a:	f000 fcec 	bl	8010876 <USBD_CtlSendStatus>

        break;
 800fe9e:	e004      	b.n	800feaa <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800fea0:	6839      	ldr	r1, [r7, #0]
 800fea2:	6878      	ldr	r0, [r7, #4]
 800fea4:	f000 fc1c 	bl	80106e0 <USBD_CtlError>
        break;
 800fea8:	bf00      	nop
      }
      break;
 800feaa:	e0e7      	b.n	801007c <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800feb2:	2b02      	cmp	r3, #2
 800feb4:	d002      	beq.n	800febc <USBD_StdEPReq+0xd4>
 800feb6:	2b03      	cmp	r3, #3
 800feb8:	d015      	beq.n	800fee6 <USBD_StdEPReq+0xfe>
 800feba:	e02d      	b.n	800ff18 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800febc:	7bbb      	ldrb	r3, [r7, #14]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d00c      	beq.n	800fedc <USBD_StdEPReq+0xf4>
 800fec2:	7bbb      	ldrb	r3, [r7, #14]
 800fec4:	2b80      	cmp	r3, #128	; 0x80
 800fec6:	d009      	beq.n	800fedc <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800fec8:	7bbb      	ldrb	r3, [r7, #14]
 800feca:	4619      	mov	r1, r3
 800fecc:	6878      	ldr	r0, [r7, #4]
 800fece:	f001 f98f 	bl	80111f0 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fed2:	2180      	movs	r1, #128	; 0x80
 800fed4:	6878      	ldr	r0, [r7, #4]
 800fed6:	f001 f98b 	bl	80111f0 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800feda:	e023      	b.n	800ff24 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800fedc:	6839      	ldr	r1, [r7, #0]
 800fede:	6878      	ldr	r0, [r7, #4]
 800fee0:	f000 fbfe 	bl	80106e0 <USBD_CtlError>
        break;
 800fee4:	e01e      	b.n	800ff24 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800fee6:	683b      	ldr	r3, [r7, #0]
 800fee8:	885b      	ldrh	r3, [r3, #2]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d119      	bne.n	800ff22 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800feee:	7bbb      	ldrb	r3, [r7, #14]
 800fef0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d004      	beq.n	800ff02 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800fef8:	7bbb      	ldrb	r3, [r7, #14]
 800fefa:	4619      	mov	r1, r3
 800fefc:	6878      	ldr	r0, [r7, #4]
 800fefe:	f001 f996 	bl	801122e <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800ff02:	6878      	ldr	r0, [r7, #4]
 800ff04:	f000 fcb7 	bl	8010876 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ff0e:	689b      	ldr	r3, [r3, #8]
 800ff10:	6839      	ldr	r1, [r7, #0]
 800ff12:	6878      	ldr	r0, [r7, #4]
 800ff14:	4798      	blx	r3
        }
        break;
 800ff16:	e004      	b.n	800ff22 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800ff18:	6839      	ldr	r1, [r7, #0]
 800ff1a:	6878      	ldr	r0, [r7, #4]
 800ff1c:	f000 fbe0 	bl	80106e0 <USBD_CtlError>
        break;
 800ff20:	e000      	b.n	800ff24 <USBD_StdEPReq+0x13c>
        break;
 800ff22:	bf00      	nop
      }
      break;
 800ff24:	e0aa      	b.n	801007c <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ff2c:	2b02      	cmp	r3, #2
 800ff2e:	d002      	beq.n	800ff36 <USBD_StdEPReq+0x14e>
 800ff30:	2b03      	cmp	r3, #3
 800ff32:	d032      	beq.n	800ff9a <USBD_StdEPReq+0x1b2>
 800ff34:	e097      	b.n	8010066 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ff36:	7bbb      	ldrb	r3, [r7, #14]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d007      	beq.n	800ff4c <USBD_StdEPReq+0x164>
 800ff3c:	7bbb      	ldrb	r3, [r7, #14]
 800ff3e:	2b80      	cmp	r3, #128	; 0x80
 800ff40:	d004      	beq.n	800ff4c <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800ff42:	6839      	ldr	r1, [r7, #0]
 800ff44:	6878      	ldr	r0, [r7, #4]
 800ff46:	f000 fbcb 	bl	80106e0 <USBD_CtlError>
          break;
 800ff4a:	e091      	b.n	8010070 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ff4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	da0b      	bge.n	800ff6c <USBD_StdEPReq+0x184>
 800ff54:	7bbb      	ldrb	r3, [r7, #14]
 800ff56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ff5a:	4613      	mov	r3, r2
 800ff5c:	009b      	lsls	r3, r3, #2
 800ff5e:	4413      	add	r3, r2
 800ff60:	009b      	lsls	r3, r3, #2
 800ff62:	3310      	adds	r3, #16
 800ff64:	687a      	ldr	r2, [r7, #4]
 800ff66:	4413      	add	r3, r2
 800ff68:	3304      	adds	r3, #4
 800ff6a:	e00b      	b.n	800ff84 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800ff6c:	7bbb      	ldrb	r3, [r7, #14]
 800ff6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ff72:	4613      	mov	r3, r2
 800ff74:	009b      	lsls	r3, r3, #2
 800ff76:	4413      	add	r3, r2
 800ff78:	009b      	lsls	r3, r3, #2
 800ff7a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ff7e:	687a      	ldr	r2, [r7, #4]
 800ff80:	4413      	add	r3, r2
 800ff82:	3304      	adds	r3, #4
 800ff84:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800ff86:	68bb      	ldr	r3, [r7, #8]
 800ff88:	2200      	movs	r2, #0
 800ff8a:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ff8c:	68bb      	ldr	r3, [r7, #8]
 800ff8e:	2202      	movs	r2, #2
 800ff90:	4619      	mov	r1, r3
 800ff92:	6878      	ldr	r0, [r7, #4]
 800ff94:	f000 fc15 	bl	80107c2 <USBD_CtlSendData>
        break;
 800ff98:	e06a      	b.n	8010070 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800ff9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	da11      	bge.n	800ffc6 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ffa2:	7bbb      	ldrb	r3, [r7, #14]
 800ffa4:	f003 020f 	and.w	r2, r3, #15
 800ffa8:	6879      	ldr	r1, [r7, #4]
 800ffaa:	4613      	mov	r3, r2
 800ffac:	009b      	lsls	r3, r3, #2
 800ffae:	4413      	add	r3, r2
 800ffb0:	009b      	lsls	r3, r3, #2
 800ffb2:	440b      	add	r3, r1
 800ffb4:	3324      	adds	r3, #36	; 0x24
 800ffb6:	881b      	ldrh	r3, [r3, #0]
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d117      	bne.n	800ffec <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800ffbc:	6839      	ldr	r1, [r7, #0]
 800ffbe:	6878      	ldr	r0, [r7, #4]
 800ffc0:	f000 fb8e 	bl	80106e0 <USBD_CtlError>
            break;
 800ffc4:	e054      	b.n	8010070 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ffc6:	7bbb      	ldrb	r3, [r7, #14]
 800ffc8:	f003 020f 	and.w	r2, r3, #15
 800ffcc:	6879      	ldr	r1, [r7, #4]
 800ffce:	4613      	mov	r3, r2
 800ffd0:	009b      	lsls	r3, r3, #2
 800ffd2:	4413      	add	r3, r2
 800ffd4:	009b      	lsls	r3, r3, #2
 800ffd6:	440b      	add	r3, r1
 800ffd8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ffdc:	881b      	ldrh	r3, [r3, #0]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d104      	bne.n	800ffec <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800ffe2:	6839      	ldr	r1, [r7, #0]
 800ffe4:	6878      	ldr	r0, [r7, #4]
 800ffe6:	f000 fb7b 	bl	80106e0 <USBD_CtlError>
            break;
 800ffea:	e041      	b.n	8010070 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ffec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	da0b      	bge.n	801000c <USBD_StdEPReq+0x224>
 800fff4:	7bbb      	ldrb	r3, [r7, #14]
 800fff6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fffa:	4613      	mov	r3, r2
 800fffc:	009b      	lsls	r3, r3, #2
 800fffe:	4413      	add	r3, r2
 8010000:	009b      	lsls	r3, r3, #2
 8010002:	3310      	adds	r3, #16
 8010004:	687a      	ldr	r2, [r7, #4]
 8010006:	4413      	add	r3, r2
 8010008:	3304      	adds	r3, #4
 801000a:	e00b      	b.n	8010024 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 801000c:	7bbb      	ldrb	r3, [r7, #14]
 801000e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010012:	4613      	mov	r3, r2
 8010014:	009b      	lsls	r3, r3, #2
 8010016:	4413      	add	r3, r2
 8010018:	009b      	lsls	r3, r3, #2
 801001a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 801001e:	687a      	ldr	r2, [r7, #4]
 8010020:	4413      	add	r3, r2
 8010022:	3304      	adds	r3, #4
 8010024:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010026:	7bbb      	ldrb	r3, [r7, #14]
 8010028:	2b00      	cmp	r3, #0
 801002a:	d002      	beq.n	8010032 <USBD_StdEPReq+0x24a>
 801002c:	7bbb      	ldrb	r3, [r7, #14]
 801002e:	2b80      	cmp	r3, #128	; 0x80
 8010030:	d103      	bne.n	801003a <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8010032:	68bb      	ldr	r3, [r7, #8]
 8010034:	2200      	movs	r2, #0
 8010036:	601a      	str	r2, [r3, #0]
 8010038:	e00e      	b.n	8010058 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801003a:	7bbb      	ldrb	r3, [r7, #14]
 801003c:	4619      	mov	r1, r3
 801003e:	6878      	ldr	r0, [r7, #4]
 8010040:	f001 f914 	bl	801126c <USBD_LL_IsStallEP>
 8010044:	4603      	mov	r3, r0
 8010046:	2b00      	cmp	r3, #0
 8010048:	d003      	beq.n	8010052 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 801004a:	68bb      	ldr	r3, [r7, #8]
 801004c:	2201      	movs	r2, #1
 801004e:	601a      	str	r2, [r3, #0]
 8010050:	e002      	b.n	8010058 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8010052:	68bb      	ldr	r3, [r7, #8]
 8010054:	2200      	movs	r2, #0
 8010056:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010058:	68bb      	ldr	r3, [r7, #8]
 801005a:	2202      	movs	r2, #2
 801005c:	4619      	mov	r1, r3
 801005e:	6878      	ldr	r0, [r7, #4]
 8010060:	f000 fbaf 	bl	80107c2 <USBD_CtlSendData>
          break;
 8010064:	e004      	b.n	8010070 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8010066:	6839      	ldr	r1, [r7, #0]
 8010068:	6878      	ldr	r0, [r7, #4]
 801006a:	f000 fb39 	bl	80106e0 <USBD_CtlError>
        break;
 801006e:	bf00      	nop
      }
      break;
 8010070:	e004      	b.n	801007c <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8010072:	6839      	ldr	r1, [r7, #0]
 8010074:	6878      	ldr	r0, [r7, #4]
 8010076:	f000 fb33 	bl	80106e0 <USBD_CtlError>
      break;
 801007a:	bf00      	nop
    }
    break;
 801007c:	e004      	b.n	8010088 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 801007e:	6839      	ldr	r1, [r7, #0]
 8010080:	6878      	ldr	r0, [r7, #4]
 8010082:	f000 fb2d 	bl	80106e0 <USBD_CtlError>
    break;
 8010086:	bf00      	nop
  }

  return ret;
 8010088:	7bfb      	ldrb	r3, [r7, #15]
}
 801008a:	4618      	mov	r0, r3
 801008c:	3710      	adds	r7, #16
 801008e:	46bd      	mov	sp, r7
 8010090:	bd80      	pop	{r7, pc}
	...

08010094 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010094:	b580      	push	{r7, lr}
 8010096:	b084      	sub	sp, #16
 8010098:	af00      	add	r7, sp, #0
 801009a:	6078      	str	r0, [r7, #4]
 801009c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801009e:	2300      	movs	r3, #0
 80100a0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80100a2:	2300      	movs	r3, #0
 80100a4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80100a6:	2300      	movs	r3, #0
 80100a8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80100aa:	683b      	ldr	r3, [r7, #0]
 80100ac:	885b      	ldrh	r3, [r3, #2]
 80100ae:	0a1b      	lsrs	r3, r3, #8
 80100b0:	b29b      	uxth	r3, r3
 80100b2:	3b01      	subs	r3, #1
 80100b4:	2b06      	cmp	r3, #6
 80100b6:	f200 8128 	bhi.w	801030a <USBD_GetDescriptor+0x276>
 80100ba:	a201      	add	r2, pc, #4	; (adr r2, 80100c0 <USBD_GetDescriptor+0x2c>)
 80100bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100c0:	080100dd 	.word	0x080100dd
 80100c4:	080100f5 	.word	0x080100f5
 80100c8:	08010135 	.word	0x08010135
 80100cc:	0801030b 	.word	0x0801030b
 80100d0:	0801030b 	.word	0x0801030b
 80100d4:	080102ab 	.word	0x080102ab
 80100d8:	080102d7 	.word	0x080102d7
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	687a      	ldr	r2, [r7, #4]
 80100e6:	7c12      	ldrb	r2, [r2, #16]
 80100e8:	f107 0108 	add.w	r1, r7, #8
 80100ec:	4610      	mov	r0, r2
 80100ee:	4798      	blx	r3
 80100f0:	60f8      	str	r0, [r7, #12]
    break;
 80100f2:	e112      	b.n	801031a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	7c1b      	ldrb	r3, [r3, #16]
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d10d      	bne.n	8010118 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010104:	f107 0208 	add.w	r2, r7, #8
 8010108:	4610      	mov	r0, r2
 801010a:	4798      	blx	r3
 801010c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	3301      	adds	r3, #1
 8010112:	2202      	movs	r2, #2
 8010114:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8010116:	e100      	b.n	801031a <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801011e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010120:	f107 0208 	add.w	r2, r7, #8
 8010124:	4610      	mov	r0, r2
 8010126:	4798      	blx	r3
 8010128:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	3301      	adds	r3, #1
 801012e:	2202      	movs	r2, #2
 8010130:	701a      	strb	r2, [r3, #0]
    break;
 8010132:	e0f2      	b.n	801031a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8010134:	683b      	ldr	r3, [r7, #0]
 8010136:	885b      	ldrh	r3, [r3, #2]
 8010138:	b2db      	uxtb	r3, r3
 801013a:	2b05      	cmp	r3, #5
 801013c:	f200 80ac 	bhi.w	8010298 <USBD_GetDescriptor+0x204>
 8010140:	a201      	add	r2, pc, #4	; (adr r2, 8010148 <USBD_GetDescriptor+0xb4>)
 8010142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010146:	bf00      	nop
 8010148:	08010161 	.word	0x08010161
 801014c:	08010195 	.word	0x08010195
 8010150:	080101c9 	.word	0x080101c9
 8010154:	080101fd 	.word	0x080101fd
 8010158:	08010231 	.word	0x08010231
 801015c:	08010265 	.word	0x08010265
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010166:	685b      	ldr	r3, [r3, #4]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d00b      	beq.n	8010184 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010172:	685b      	ldr	r3, [r3, #4]
 8010174:	687a      	ldr	r2, [r7, #4]
 8010176:	7c12      	ldrb	r2, [r2, #16]
 8010178:	f107 0108 	add.w	r1, r7, #8
 801017c:	4610      	mov	r0, r2
 801017e:	4798      	blx	r3
 8010180:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010182:	e091      	b.n	80102a8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010184:	6839      	ldr	r1, [r7, #0]
 8010186:	6878      	ldr	r0, [r7, #4]
 8010188:	f000 faaa 	bl	80106e0 <USBD_CtlError>
        err++;
 801018c:	7afb      	ldrb	r3, [r7, #11]
 801018e:	3301      	adds	r3, #1
 8010190:	72fb      	strb	r3, [r7, #11]
      break;
 8010192:	e089      	b.n	80102a8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801019a:	689b      	ldr	r3, [r3, #8]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d00b      	beq.n	80101b8 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80101a6:	689b      	ldr	r3, [r3, #8]
 80101a8:	687a      	ldr	r2, [r7, #4]
 80101aa:	7c12      	ldrb	r2, [r2, #16]
 80101ac:	f107 0108 	add.w	r1, r7, #8
 80101b0:	4610      	mov	r0, r2
 80101b2:	4798      	blx	r3
 80101b4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80101b6:	e077      	b.n	80102a8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80101b8:	6839      	ldr	r1, [r7, #0]
 80101ba:	6878      	ldr	r0, [r7, #4]
 80101bc:	f000 fa90 	bl	80106e0 <USBD_CtlError>
        err++;
 80101c0:	7afb      	ldrb	r3, [r7, #11]
 80101c2:	3301      	adds	r3, #1
 80101c4:	72fb      	strb	r3, [r7, #11]
      break;
 80101c6:	e06f      	b.n	80102a8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80101ce:	68db      	ldr	r3, [r3, #12]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d00b      	beq.n	80101ec <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80101da:	68db      	ldr	r3, [r3, #12]
 80101dc:	687a      	ldr	r2, [r7, #4]
 80101de:	7c12      	ldrb	r2, [r2, #16]
 80101e0:	f107 0108 	add.w	r1, r7, #8
 80101e4:	4610      	mov	r0, r2
 80101e6:	4798      	blx	r3
 80101e8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80101ea:	e05d      	b.n	80102a8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80101ec:	6839      	ldr	r1, [r7, #0]
 80101ee:	6878      	ldr	r0, [r7, #4]
 80101f0:	f000 fa76 	bl	80106e0 <USBD_CtlError>
        err++;
 80101f4:	7afb      	ldrb	r3, [r7, #11]
 80101f6:	3301      	adds	r3, #1
 80101f8:	72fb      	strb	r3, [r7, #11]
      break;
 80101fa:	e055      	b.n	80102a8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010202:	691b      	ldr	r3, [r3, #16]
 8010204:	2b00      	cmp	r3, #0
 8010206:	d00b      	beq.n	8010220 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801020e:	691b      	ldr	r3, [r3, #16]
 8010210:	687a      	ldr	r2, [r7, #4]
 8010212:	7c12      	ldrb	r2, [r2, #16]
 8010214:	f107 0108 	add.w	r1, r7, #8
 8010218:	4610      	mov	r0, r2
 801021a:	4798      	blx	r3
 801021c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801021e:	e043      	b.n	80102a8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010220:	6839      	ldr	r1, [r7, #0]
 8010222:	6878      	ldr	r0, [r7, #4]
 8010224:	f000 fa5c 	bl	80106e0 <USBD_CtlError>
        err++;
 8010228:	7afb      	ldrb	r3, [r7, #11]
 801022a:	3301      	adds	r3, #1
 801022c:	72fb      	strb	r3, [r7, #11]
      break;
 801022e:	e03b      	b.n	80102a8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010236:	695b      	ldr	r3, [r3, #20]
 8010238:	2b00      	cmp	r3, #0
 801023a:	d00b      	beq.n	8010254 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010242:	695b      	ldr	r3, [r3, #20]
 8010244:	687a      	ldr	r2, [r7, #4]
 8010246:	7c12      	ldrb	r2, [r2, #16]
 8010248:	f107 0108 	add.w	r1, r7, #8
 801024c:	4610      	mov	r0, r2
 801024e:	4798      	blx	r3
 8010250:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010252:	e029      	b.n	80102a8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010254:	6839      	ldr	r1, [r7, #0]
 8010256:	6878      	ldr	r0, [r7, #4]
 8010258:	f000 fa42 	bl	80106e0 <USBD_CtlError>
        err++;
 801025c:	7afb      	ldrb	r3, [r7, #11]
 801025e:	3301      	adds	r3, #1
 8010260:	72fb      	strb	r3, [r7, #11]
      break;
 8010262:	e021      	b.n	80102a8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801026a:	699b      	ldr	r3, [r3, #24]
 801026c:	2b00      	cmp	r3, #0
 801026e:	d00b      	beq.n	8010288 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010276:	699b      	ldr	r3, [r3, #24]
 8010278:	687a      	ldr	r2, [r7, #4]
 801027a:	7c12      	ldrb	r2, [r2, #16]
 801027c:	f107 0108 	add.w	r1, r7, #8
 8010280:	4610      	mov	r0, r2
 8010282:	4798      	blx	r3
 8010284:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010286:	e00f      	b.n	80102a8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010288:	6839      	ldr	r1, [r7, #0]
 801028a:	6878      	ldr	r0, [r7, #4]
 801028c:	f000 fa28 	bl	80106e0 <USBD_CtlError>
        err++;
 8010290:	7afb      	ldrb	r3, [r7, #11]
 8010292:	3301      	adds	r3, #1
 8010294:	72fb      	strb	r3, [r7, #11]
      break;
 8010296:	e007      	b.n	80102a8 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8010298:	6839      	ldr	r1, [r7, #0]
 801029a:	6878      	ldr	r0, [r7, #4]
 801029c:	f000 fa20 	bl	80106e0 <USBD_CtlError>
      err++;
 80102a0:	7afb      	ldrb	r3, [r7, #11]
 80102a2:	3301      	adds	r3, #1
 80102a4:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 80102a6:	bf00      	nop
    }
    break;
 80102a8:	e037      	b.n	801031a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	7c1b      	ldrb	r3, [r3, #16]
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d109      	bne.n	80102c6 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80102b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80102ba:	f107 0208 	add.w	r2, r7, #8
 80102be:	4610      	mov	r0, r2
 80102c0:	4798      	blx	r3
 80102c2:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80102c4:	e029      	b.n	801031a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 80102c6:	6839      	ldr	r1, [r7, #0]
 80102c8:	6878      	ldr	r0, [r7, #4]
 80102ca:	f000 fa09 	bl	80106e0 <USBD_CtlError>
      err++;
 80102ce:	7afb      	ldrb	r3, [r7, #11]
 80102d0:	3301      	adds	r3, #1
 80102d2:	72fb      	strb	r3, [r7, #11]
    break;
 80102d4:	e021      	b.n	801031a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	7c1b      	ldrb	r3, [r3, #16]
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d10d      	bne.n	80102fa <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80102e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80102e6:	f107 0208 	add.w	r2, r7, #8
 80102ea:	4610      	mov	r0, r2
 80102ec:	4798      	blx	r3
 80102ee:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	3301      	adds	r3, #1
 80102f4:	2207      	movs	r2, #7
 80102f6:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80102f8:	e00f      	b.n	801031a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 80102fa:	6839      	ldr	r1, [r7, #0]
 80102fc:	6878      	ldr	r0, [r7, #4]
 80102fe:	f000 f9ef 	bl	80106e0 <USBD_CtlError>
      err++;
 8010302:	7afb      	ldrb	r3, [r7, #11]
 8010304:	3301      	adds	r3, #1
 8010306:	72fb      	strb	r3, [r7, #11]
    break;
 8010308:	e007      	b.n	801031a <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 801030a:	6839      	ldr	r1, [r7, #0]
 801030c:	6878      	ldr	r0, [r7, #4]
 801030e:	f000 f9e7 	bl	80106e0 <USBD_CtlError>
    err++;
 8010312:	7afb      	ldrb	r3, [r7, #11]
 8010314:	3301      	adds	r3, #1
 8010316:	72fb      	strb	r3, [r7, #11]
    break;
 8010318:	bf00      	nop
  }

  if (err != 0U)
 801031a:	7afb      	ldrb	r3, [r7, #11]
 801031c:	2b00      	cmp	r3, #0
 801031e:	d11e      	bne.n	801035e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8010320:	683b      	ldr	r3, [r7, #0]
 8010322:	88db      	ldrh	r3, [r3, #6]
 8010324:	2b00      	cmp	r3, #0
 8010326:	d016      	beq.n	8010356 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8010328:	893b      	ldrh	r3, [r7, #8]
 801032a:	2b00      	cmp	r3, #0
 801032c:	d00e      	beq.n	801034c <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 801032e:	683b      	ldr	r3, [r7, #0]
 8010330:	88da      	ldrh	r2, [r3, #6]
 8010332:	893b      	ldrh	r3, [r7, #8]
 8010334:	4293      	cmp	r3, r2
 8010336:	bf28      	it	cs
 8010338:	4613      	movcs	r3, r2
 801033a:	b29b      	uxth	r3, r3
 801033c:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 801033e:	893b      	ldrh	r3, [r7, #8]
 8010340:	461a      	mov	r2, r3
 8010342:	68f9      	ldr	r1, [r7, #12]
 8010344:	6878      	ldr	r0, [r7, #4]
 8010346:	f000 fa3c 	bl	80107c2 <USBD_CtlSendData>
 801034a:	e009      	b.n	8010360 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 801034c:	6839      	ldr	r1, [r7, #0]
 801034e:	6878      	ldr	r0, [r7, #4]
 8010350:	f000 f9c6 	bl	80106e0 <USBD_CtlError>
 8010354:	e004      	b.n	8010360 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8010356:	6878      	ldr	r0, [r7, #4]
 8010358:	f000 fa8d 	bl	8010876 <USBD_CtlSendStatus>
 801035c:	e000      	b.n	8010360 <USBD_GetDescriptor+0x2cc>
    return;
 801035e:	bf00      	nop
    }
  }
}
 8010360:	3710      	adds	r7, #16
 8010362:	46bd      	mov	sp, r7
 8010364:	bd80      	pop	{r7, pc}
 8010366:	bf00      	nop

08010368 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010368:	b580      	push	{r7, lr}
 801036a:	b084      	sub	sp, #16
 801036c:	af00      	add	r7, sp, #0
 801036e:	6078      	str	r0, [r7, #4]
 8010370:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010372:	683b      	ldr	r3, [r7, #0]
 8010374:	889b      	ldrh	r3, [r3, #4]
 8010376:	2b00      	cmp	r3, #0
 8010378:	d130      	bne.n	80103dc <USBD_SetAddress+0x74>
 801037a:	683b      	ldr	r3, [r7, #0]
 801037c:	88db      	ldrh	r3, [r3, #6]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d12c      	bne.n	80103dc <USBD_SetAddress+0x74>
 8010382:	683b      	ldr	r3, [r7, #0]
 8010384:	885b      	ldrh	r3, [r3, #2]
 8010386:	2b7f      	cmp	r3, #127	; 0x7f
 8010388:	d828      	bhi.n	80103dc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801038a:	683b      	ldr	r3, [r7, #0]
 801038c:	885b      	ldrh	r3, [r3, #2]
 801038e:	b2db      	uxtb	r3, r3
 8010390:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010394:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801039c:	2b03      	cmp	r3, #3
 801039e:	d104      	bne.n	80103aa <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80103a0:	6839      	ldr	r1, [r7, #0]
 80103a2:	6878      	ldr	r0, [r7, #4]
 80103a4:	f000 f99c 	bl	80106e0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80103a8:	e01c      	b.n	80103e4 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	7bfa      	ldrb	r2, [r7, #15]
 80103ae:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80103b2:	7bfb      	ldrb	r3, [r7, #15]
 80103b4:	4619      	mov	r1, r3
 80103b6:	6878      	ldr	r0, [r7, #4]
 80103b8:	f000 ff84 	bl	80112c4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80103bc:	6878      	ldr	r0, [r7, #4]
 80103be:	f000 fa5a 	bl	8010876 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80103c2:	7bfb      	ldrb	r3, [r7, #15]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d004      	beq.n	80103d2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	2202      	movs	r2, #2
 80103cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80103d0:	e008      	b.n	80103e4 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	2201      	movs	r2, #1
 80103d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80103da:	e003      	b.n	80103e4 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80103dc:	6839      	ldr	r1, [r7, #0]
 80103de:	6878      	ldr	r0, [r7, #4]
 80103e0:	f000 f97e 	bl	80106e0 <USBD_CtlError>
  }
}
 80103e4:	bf00      	nop
 80103e6:	3710      	adds	r7, #16
 80103e8:	46bd      	mov	sp, r7
 80103ea:	bd80      	pop	{r7, pc}

080103ec <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80103ec:	b580      	push	{r7, lr}
 80103ee:	b084      	sub	sp, #16
 80103f0:	af00      	add	r7, sp, #0
 80103f2:	6078      	str	r0, [r7, #4]
 80103f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80103f6:	2300      	movs	r3, #0
 80103f8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80103fa:	683b      	ldr	r3, [r7, #0]
 80103fc:	885b      	ldrh	r3, [r3, #2]
 80103fe:	b2da      	uxtb	r2, r3
 8010400:	4b4b      	ldr	r3, [pc, #300]	; (8010530 <USBD_SetConfig+0x144>)
 8010402:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010404:	4b4a      	ldr	r3, [pc, #296]	; (8010530 <USBD_SetConfig+0x144>)
 8010406:	781b      	ldrb	r3, [r3, #0]
 8010408:	2b01      	cmp	r3, #1
 801040a:	d905      	bls.n	8010418 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801040c:	6839      	ldr	r1, [r7, #0]
 801040e:	6878      	ldr	r0, [r7, #4]
 8010410:	f000 f966 	bl	80106e0 <USBD_CtlError>
    return USBD_FAIL;
 8010414:	2303      	movs	r3, #3
 8010416:	e087      	b.n	8010528 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801041e:	2b02      	cmp	r3, #2
 8010420:	d002      	beq.n	8010428 <USBD_SetConfig+0x3c>
 8010422:	2b03      	cmp	r3, #3
 8010424:	d025      	beq.n	8010472 <USBD_SetConfig+0x86>
 8010426:	e071      	b.n	801050c <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8010428:	4b41      	ldr	r3, [pc, #260]	; (8010530 <USBD_SetConfig+0x144>)
 801042a:	781b      	ldrb	r3, [r3, #0]
 801042c:	2b00      	cmp	r3, #0
 801042e:	d01c      	beq.n	801046a <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8010430:	4b3f      	ldr	r3, [pc, #252]	; (8010530 <USBD_SetConfig+0x144>)
 8010432:	781b      	ldrb	r3, [r3, #0]
 8010434:	461a      	mov	r2, r3
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 801043a:	4b3d      	ldr	r3, [pc, #244]	; (8010530 <USBD_SetConfig+0x144>)
 801043c:	781b      	ldrb	r3, [r3, #0]
 801043e:	4619      	mov	r1, r3
 8010440:	6878      	ldr	r0, [r7, #4]
 8010442:	f7ff f9a7 	bl	800f794 <USBD_SetClassConfig>
 8010446:	4603      	mov	r3, r0
 8010448:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 801044a:	7bfb      	ldrb	r3, [r7, #15]
 801044c:	2b00      	cmp	r3, #0
 801044e:	d004      	beq.n	801045a <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8010450:	6839      	ldr	r1, [r7, #0]
 8010452:	6878      	ldr	r0, [r7, #4]
 8010454:	f000 f944 	bl	80106e0 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8010458:	e065      	b.n	8010526 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 801045a:	6878      	ldr	r0, [r7, #4]
 801045c:	f000 fa0b 	bl	8010876 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	2203      	movs	r2, #3
 8010464:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8010468:	e05d      	b.n	8010526 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 801046a:	6878      	ldr	r0, [r7, #4]
 801046c:	f000 fa03 	bl	8010876 <USBD_CtlSendStatus>
    break;
 8010470:	e059      	b.n	8010526 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8010472:	4b2f      	ldr	r3, [pc, #188]	; (8010530 <USBD_SetConfig+0x144>)
 8010474:	781b      	ldrb	r3, [r3, #0]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d112      	bne.n	80104a0 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	2202      	movs	r2, #2
 801047e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8010482:	4b2b      	ldr	r3, [pc, #172]	; (8010530 <USBD_SetConfig+0x144>)
 8010484:	781b      	ldrb	r3, [r3, #0]
 8010486:	461a      	mov	r2, r3
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801048c:	4b28      	ldr	r3, [pc, #160]	; (8010530 <USBD_SetConfig+0x144>)
 801048e:	781b      	ldrb	r3, [r3, #0]
 8010490:	4619      	mov	r1, r3
 8010492:	6878      	ldr	r0, [r7, #4]
 8010494:	f7ff f99a 	bl	800f7cc <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8010498:	6878      	ldr	r0, [r7, #4]
 801049a:	f000 f9ec 	bl	8010876 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 801049e:	e042      	b.n	8010526 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 80104a0:	4b23      	ldr	r3, [pc, #140]	; (8010530 <USBD_SetConfig+0x144>)
 80104a2:	781b      	ldrb	r3, [r3, #0]
 80104a4:	461a      	mov	r2, r3
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	685b      	ldr	r3, [r3, #4]
 80104aa:	429a      	cmp	r2, r3
 80104ac:	d02a      	beq.n	8010504 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	685b      	ldr	r3, [r3, #4]
 80104b2:	b2db      	uxtb	r3, r3
 80104b4:	4619      	mov	r1, r3
 80104b6:	6878      	ldr	r0, [r7, #4]
 80104b8:	f7ff f988 	bl	800f7cc <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 80104bc:	4b1c      	ldr	r3, [pc, #112]	; (8010530 <USBD_SetConfig+0x144>)
 80104be:	781b      	ldrb	r3, [r3, #0]
 80104c0:	461a      	mov	r2, r3
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 80104c6:	4b1a      	ldr	r3, [pc, #104]	; (8010530 <USBD_SetConfig+0x144>)
 80104c8:	781b      	ldrb	r3, [r3, #0]
 80104ca:	4619      	mov	r1, r3
 80104cc:	6878      	ldr	r0, [r7, #4]
 80104ce:	f7ff f961 	bl	800f794 <USBD_SetClassConfig>
 80104d2:	4603      	mov	r3, r0
 80104d4:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 80104d6:	7bfb      	ldrb	r3, [r7, #15]
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d00f      	beq.n	80104fc <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 80104dc:	6839      	ldr	r1, [r7, #0]
 80104de:	6878      	ldr	r0, [r7, #4]
 80104e0:	f000 f8fe 	bl	80106e0 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	685b      	ldr	r3, [r3, #4]
 80104e8:	b2db      	uxtb	r3, r3
 80104ea:	4619      	mov	r1, r3
 80104ec:	6878      	ldr	r0, [r7, #4]
 80104ee:	f7ff f96d 	bl	800f7cc <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	2202      	movs	r2, #2
 80104f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80104fa:	e014      	b.n	8010526 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80104fc:	6878      	ldr	r0, [r7, #4]
 80104fe:	f000 f9ba 	bl	8010876 <USBD_CtlSendStatus>
    break;
 8010502:	e010      	b.n	8010526 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8010504:	6878      	ldr	r0, [r7, #4]
 8010506:	f000 f9b6 	bl	8010876 <USBD_CtlSendStatus>
    break;
 801050a:	e00c      	b.n	8010526 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 801050c:	6839      	ldr	r1, [r7, #0]
 801050e:	6878      	ldr	r0, [r7, #4]
 8010510:	f000 f8e6 	bl	80106e0 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010514:	4b06      	ldr	r3, [pc, #24]	; (8010530 <USBD_SetConfig+0x144>)
 8010516:	781b      	ldrb	r3, [r3, #0]
 8010518:	4619      	mov	r1, r3
 801051a:	6878      	ldr	r0, [r7, #4]
 801051c:	f7ff f956 	bl	800f7cc <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8010520:	2303      	movs	r3, #3
 8010522:	73fb      	strb	r3, [r7, #15]
    break;
 8010524:	bf00      	nop
  }

  return ret;
 8010526:	7bfb      	ldrb	r3, [r7, #15]
}
 8010528:	4618      	mov	r0, r3
 801052a:	3710      	adds	r7, #16
 801052c:	46bd      	mov	sp, r7
 801052e:	bd80      	pop	{r7, pc}
 8010530:	20000690 	.word	0x20000690

08010534 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010534:	b580      	push	{r7, lr}
 8010536:	b082      	sub	sp, #8
 8010538:	af00      	add	r7, sp, #0
 801053a:	6078      	str	r0, [r7, #4]
 801053c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801053e:	683b      	ldr	r3, [r7, #0]
 8010540:	88db      	ldrh	r3, [r3, #6]
 8010542:	2b01      	cmp	r3, #1
 8010544:	d004      	beq.n	8010550 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8010546:	6839      	ldr	r1, [r7, #0]
 8010548:	6878      	ldr	r0, [r7, #4]
 801054a:	f000 f8c9 	bl	80106e0 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 801054e:	e021      	b.n	8010594 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010556:	2b01      	cmp	r3, #1
 8010558:	db17      	blt.n	801058a <USBD_GetConfig+0x56>
 801055a:	2b02      	cmp	r3, #2
 801055c:	dd02      	ble.n	8010564 <USBD_GetConfig+0x30>
 801055e:	2b03      	cmp	r3, #3
 8010560:	d00b      	beq.n	801057a <USBD_GetConfig+0x46>
 8010562:	e012      	b.n	801058a <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	2200      	movs	r2, #0
 8010568:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	3308      	adds	r3, #8
 801056e:	2201      	movs	r2, #1
 8010570:	4619      	mov	r1, r3
 8010572:	6878      	ldr	r0, [r7, #4]
 8010574:	f000 f925 	bl	80107c2 <USBD_CtlSendData>
      break;
 8010578:	e00c      	b.n	8010594 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	3304      	adds	r3, #4
 801057e:	2201      	movs	r2, #1
 8010580:	4619      	mov	r1, r3
 8010582:	6878      	ldr	r0, [r7, #4]
 8010584:	f000 f91d 	bl	80107c2 <USBD_CtlSendData>
      break;
 8010588:	e004      	b.n	8010594 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 801058a:	6839      	ldr	r1, [r7, #0]
 801058c:	6878      	ldr	r0, [r7, #4]
 801058e:	f000 f8a7 	bl	80106e0 <USBD_CtlError>
      break;
 8010592:	bf00      	nop
}
 8010594:	bf00      	nop
 8010596:	3708      	adds	r7, #8
 8010598:	46bd      	mov	sp, r7
 801059a:	bd80      	pop	{r7, pc}

0801059c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801059c:	b580      	push	{r7, lr}
 801059e:	b082      	sub	sp, #8
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	6078      	str	r0, [r7, #4]
 80105a4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80105ac:	3b01      	subs	r3, #1
 80105ae:	2b02      	cmp	r3, #2
 80105b0:	d81e      	bhi.n	80105f0 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 80105b2:	683b      	ldr	r3, [r7, #0]
 80105b4:	88db      	ldrh	r3, [r3, #6]
 80105b6:	2b02      	cmp	r3, #2
 80105b8:	d004      	beq.n	80105c4 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 80105ba:	6839      	ldr	r1, [r7, #0]
 80105bc:	6878      	ldr	r0, [r7, #4]
 80105be:	f000 f88f 	bl	80106e0 <USBD_CtlError>
      break;
 80105c2:	e01a      	b.n	80105fa <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	2201      	movs	r2, #1
 80105c8:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d005      	beq.n	80105e0 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	68db      	ldr	r3, [r3, #12]
 80105d8:	f043 0202 	orr.w	r2, r3, #2
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	330c      	adds	r3, #12
 80105e4:	2202      	movs	r2, #2
 80105e6:	4619      	mov	r1, r3
 80105e8:	6878      	ldr	r0, [r7, #4]
 80105ea:	f000 f8ea 	bl	80107c2 <USBD_CtlSendData>
    break;
 80105ee:	e004      	b.n	80105fa <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 80105f0:	6839      	ldr	r1, [r7, #0]
 80105f2:	6878      	ldr	r0, [r7, #4]
 80105f4:	f000 f874 	bl	80106e0 <USBD_CtlError>
    break;
 80105f8:	bf00      	nop
  }
}
 80105fa:	bf00      	nop
 80105fc:	3708      	adds	r7, #8
 80105fe:	46bd      	mov	sp, r7
 8010600:	bd80      	pop	{r7, pc}

08010602 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010602:	b580      	push	{r7, lr}
 8010604:	b082      	sub	sp, #8
 8010606:	af00      	add	r7, sp, #0
 8010608:	6078      	str	r0, [r7, #4]
 801060a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801060c:	683b      	ldr	r3, [r7, #0]
 801060e:	885b      	ldrh	r3, [r3, #2]
 8010610:	2b01      	cmp	r3, #1
 8010612:	d106      	bne.n	8010622 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	2201      	movs	r2, #1
 8010618:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801061c:	6878      	ldr	r0, [r7, #4]
 801061e:	f000 f92a 	bl	8010876 <USBD_CtlSendStatus>
  }
}
 8010622:	bf00      	nop
 8010624:	3708      	adds	r7, #8
 8010626:	46bd      	mov	sp, r7
 8010628:	bd80      	pop	{r7, pc}

0801062a <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801062a:	b580      	push	{r7, lr}
 801062c:	b082      	sub	sp, #8
 801062e:	af00      	add	r7, sp, #0
 8010630:	6078      	str	r0, [r7, #4]
 8010632:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801063a:	3b01      	subs	r3, #1
 801063c:	2b02      	cmp	r3, #2
 801063e:	d80b      	bhi.n	8010658 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010640:	683b      	ldr	r3, [r7, #0]
 8010642:	885b      	ldrh	r3, [r3, #2]
 8010644:	2b01      	cmp	r3, #1
 8010646:	d10c      	bne.n	8010662 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	2200      	movs	r2, #0
 801064c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010650:	6878      	ldr	r0, [r7, #4]
 8010652:	f000 f910 	bl	8010876 <USBD_CtlSendStatus>
      }
      break;
 8010656:	e004      	b.n	8010662 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8010658:	6839      	ldr	r1, [r7, #0]
 801065a:	6878      	ldr	r0, [r7, #4]
 801065c:	f000 f840 	bl	80106e0 <USBD_CtlError>
      break;
 8010660:	e000      	b.n	8010664 <USBD_ClrFeature+0x3a>
      break;
 8010662:	bf00      	nop
  }
}
 8010664:	bf00      	nop
 8010666:	3708      	adds	r7, #8
 8010668:	46bd      	mov	sp, r7
 801066a:	bd80      	pop	{r7, pc}

0801066c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801066c:	b580      	push	{r7, lr}
 801066e:	b084      	sub	sp, #16
 8010670:	af00      	add	r7, sp, #0
 8010672:	6078      	str	r0, [r7, #4]
 8010674:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8010676:	683b      	ldr	r3, [r7, #0]
 8010678:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	781a      	ldrb	r2, [r3, #0]
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	3301      	adds	r3, #1
 8010686:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8010688:	68fb      	ldr	r3, [r7, #12]
 801068a:	781a      	ldrb	r2, [r3, #0]
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	3301      	adds	r3, #1
 8010694:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8010696:	68f8      	ldr	r0, [r7, #12]
 8010698:	f7ff fad3 	bl	800fc42 <SWAPBYTE>
 801069c:	4603      	mov	r3, r0
 801069e:	461a      	mov	r2, r3
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	3301      	adds	r3, #1
 80106a8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	3301      	adds	r3, #1
 80106ae:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80106b0:	68f8      	ldr	r0, [r7, #12]
 80106b2:	f7ff fac6 	bl	800fc42 <SWAPBYTE>
 80106b6:	4603      	mov	r3, r0
 80106b8:	461a      	mov	r2, r3
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	3301      	adds	r3, #1
 80106c2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	3301      	adds	r3, #1
 80106c8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80106ca:	68f8      	ldr	r0, [r7, #12]
 80106cc:	f7ff fab9 	bl	800fc42 <SWAPBYTE>
 80106d0:	4603      	mov	r3, r0
 80106d2:	461a      	mov	r2, r3
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	80da      	strh	r2, [r3, #6]
}
 80106d8:	bf00      	nop
 80106da:	3710      	adds	r7, #16
 80106dc:	46bd      	mov	sp, r7
 80106de:	bd80      	pop	{r7, pc}

080106e0 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	b082      	sub	sp, #8
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	6078      	str	r0, [r7, #4]
 80106e8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80106ea:	2180      	movs	r1, #128	; 0x80
 80106ec:	6878      	ldr	r0, [r7, #4]
 80106ee:	f000 fd7f 	bl	80111f0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80106f2:	2100      	movs	r1, #0
 80106f4:	6878      	ldr	r0, [r7, #4]
 80106f6:	f000 fd7b 	bl	80111f0 <USBD_LL_StallEP>
}
 80106fa:	bf00      	nop
 80106fc:	3708      	adds	r7, #8
 80106fe:	46bd      	mov	sp, r7
 8010700:	bd80      	pop	{r7, pc}

08010702 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010702:	b580      	push	{r7, lr}
 8010704:	b086      	sub	sp, #24
 8010706:	af00      	add	r7, sp, #0
 8010708:	60f8      	str	r0, [r7, #12]
 801070a:	60b9      	str	r1, [r7, #8]
 801070c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801070e:	2300      	movs	r3, #0
 8010710:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	2b00      	cmp	r3, #0
 8010716:	d036      	beq.n	8010786 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801071c:	6938      	ldr	r0, [r7, #16]
 801071e:	f000 f836 	bl	801078e <USBD_GetLen>
 8010722:	4603      	mov	r3, r0
 8010724:	3301      	adds	r3, #1
 8010726:	b29b      	uxth	r3, r3
 8010728:	005b      	lsls	r3, r3, #1
 801072a:	b29a      	uxth	r2, r3
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010730:	7dfb      	ldrb	r3, [r7, #23]
 8010732:	68ba      	ldr	r2, [r7, #8]
 8010734:	4413      	add	r3, r2
 8010736:	687a      	ldr	r2, [r7, #4]
 8010738:	7812      	ldrb	r2, [r2, #0]
 801073a:	701a      	strb	r2, [r3, #0]
  idx++;
 801073c:	7dfb      	ldrb	r3, [r7, #23]
 801073e:	3301      	adds	r3, #1
 8010740:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010742:	7dfb      	ldrb	r3, [r7, #23]
 8010744:	68ba      	ldr	r2, [r7, #8]
 8010746:	4413      	add	r3, r2
 8010748:	2203      	movs	r2, #3
 801074a:	701a      	strb	r2, [r3, #0]
  idx++;
 801074c:	7dfb      	ldrb	r3, [r7, #23]
 801074e:	3301      	adds	r3, #1
 8010750:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8010752:	e013      	b.n	801077c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8010754:	7dfb      	ldrb	r3, [r7, #23]
 8010756:	68ba      	ldr	r2, [r7, #8]
 8010758:	4413      	add	r3, r2
 801075a:	693a      	ldr	r2, [r7, #16]
 801075c:	7812      	ldrb	r2, [r2, #0]
 801075e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010760:	693b      	ldr	r3, [r7, #16]
 8010762:	3301      	adds	r3, #1
 8010764:	613b      	str	r3, [r7, #16]
    idx++;
 8010766:	7dfb      	ldrb	r3, [r7, #23]
 8010768:	3301      	adds	r3, #1
 801076a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801076c:	7dfb      	ldrb	r3, [r7, #23]
 801076e:	68ba      	ldr	r2, [r7, #8]
 8010770:	4413      	add	r3, r2
 8010772:	2200      	movs	r2, #0
 8010774:	701a      	strb	r2, [r3, #0]
    idx++;
 8010776:	7dfb      	ldrb	r3, [r7, #23]
 8010778:	3301      	adds	r3, #1
 801077a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801077c:	693b      	ldr	r3, [r7, #16]
 801077e:	781b      	ldrb	r3, [r3, #0]
 8010780:	2b00      	cmp	r3, #0
 8010782:	d1e7      	bne.n	8010754 <USBD_GetString+0x52>
 8010784:	e000      	b.n	8010788 <USBD_GetString+0x86>
    return;
 8010786:	bf00      	nop
  }
}
 8010788:	3718      	adds	r7, #24
 801078a:	46bd      	mov	sp, r7
 801078c:	bd80      	pop	{r7, pc}

0801078e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801078e:	b480      	push	{r7}
 8010790:	b085      	sub	sp, #20
 8010792:	af00      	add	r7, sp, #0
 8010794:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010796:	2300      	movs	r3, #0
 8010798:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801079e:	e005      	b.n	80107ac <USBD_GetLen+0x1e>
  {
    len++;
 80107a0:	7bfb      	ldrb	r3, [r7, #15]
 80107a2:	3301      	adds	r3, #1
 80107a4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80107a6:	68bb      	ldr	r3, [r7, #8]
 80107a8:	3301      	adds	r3, #1
 80107aa:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80107ac:	68bb      	ldr	r3, [r7, #8]
 80107ae:	781b      	ldrb	r3, [r3, #0]
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d1f5      	bne.n	80107a0 <USBD_GetLen+0x12>
  }

  return len;
 80107b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80107b6:	4618      	mov	r0, r3
 80107b8:	3714      	adds	r7, #20
 80107ba:	46bd      	mov	sp, r7
 80107bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107c0:	4770      	bx	lr

080107c2 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80107c2:	b580      	push	{r7, lr}
 80107c4:	b084      	sub	sp, #16
 80107c6:	af00      	add	r7, sp, #0
 80107c8:	60f8      	str	r0, [r7, #12]
 80107ca:	60b9      	str	r1, [r7, #8]
 80107cc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	2202      	movs	r2, #2
 80107d2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80107d6:	68fb      	ldr	r3, [r7, #12]
 80107d8:	687a      	ldr	r2, [r7, #4]
 80107da:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	687a      	ldr	r2, [r7, #4]
 80107e0:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	68ba      	ldr	r2, [r7, #8]
 80107e6:	2100      	movs	r1, #0
 80107e8:	68f8      	ldr	r0, [r7, #12]
 80107ea:	f000 fd8a 	bl	8011302 <USBD_LL_Transmit>

  return USBD_OK;
 80107ee:	2300      	movs	r3, #0
}
 80107f0:	4618      	mov	r0, r3
 80107f2:	3710      	adds	r7, #16
 80107f4:	46bd      	mov	sp, r7
 80107f6:	bd80      	pop	{r7, pc}

080107f8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80107f8:	b580      	push	{r7, lr}
 80107fa:	b084      	sub	sp, #16
 80107fc:	af00      	add	r7, sp, #0
 80107fe:	60f8      	str	r0, [r7, #12]
 8010800:	60b9      	str	r1, [r7, #8]
 8010802:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	68ba      	ldr	r2, [r7, #8]
 8010808:	2100      	movs	r1, #0
 801080a:	68f8      	ldr	r0, [r7, #12]
 801080c:	f000 fd79 	bl	8011302 <USBD_LL_Transmit>

  return USBD_OK;
 8010810:	2300      	movs	r3, #0
}
 8010812:	4618      	mov	r0, r3
 8010814:	3710      	adds	r7, #16
 8010816:	46bd      	mov	sp, r7
 8010818:	bd80      	pop	{r7, pc}

0801081a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801081a:	b580      	push	{r7, lr}
 801081c:	b084      	sub	sp, #16
 801081e:	af00      	add	r7, sp, #0
 8010820:	60f8      	str	r0, [r7, #12]
 8010822:	60b9      	str	r1, [r7, #8]
 8010824:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	2203      	movs	r2, #3
 801082a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	687a      	ldr	r2, [r7, #4]
 8010832:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	687a      	ldr	r2, [r7, #4]
 801083a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	68ba      	ldr	r2, [r7, #8]
 8010842:	2100      	movs	r1, #0
 8010844:	68f8      	ldr	r0, [r7, #12]
 8010846:	f000 fd7d 	bl	8011344 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801084a:	2300      	movs	r3, #0
}
 801084c:	4618      	mov	r0, r3
 801084e:	3710      	adds	r7, #16
 8010850:	46bd      	mov	sp, r7
 8010852:	bd80      	pop	{r7, pc}

08010854 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010854:	b580      	push	{r7, lr}
 8010856:	b084      	sub	sp, #16
 8010858:	af00      	add	r7, sp, #0
 801085a:	60f8      	str	r0, [r7, #12]
 801085c:	60b9      	str	r1, [r7, #8]
 801085e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	68ba      	ldr	r2, [r7, #8]
 8010864:	2100      	movs	r1, #0
 8010866:	68f8      	ldr	r0, [r7, #12]
 8010868:	f000 fd6c 	bl	8011344 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801086c:	2300      	movs	r3, #0
}
 801086e:	4618      	mov	r0, r3
 8010870:	3710      	adds	r7, #16
 8010872:	46bd      	mov	sp, r7
 8010874:	bd80      	pop	{r7, pc}

08010876 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010876:	b580      	push	{r7, lr}
 8010878:	b082      	sub	sp, #8
 801087a:	af00      	add	r7, sp, #0
 801087c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	2204      	movs	r2, #4
 8010882:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010886:	2300      	movs	r3, #0
 8010888:	2200      	movs	r2, #0
 801088a:	2100      	movs	r1, #0
 801088c:	6878      	ldr	r0, [r7, #4]
 801088e:	f000 fd38 	bl	8011302 <USBD_LL_Transmit>

  return USBD_OK;
 8010892:	2300      	movs	r3, #0
}
 8010894:	4618      	mov	r0, r3
 8010896:	3708      	adds	r7, #8
 8010898:	46bd      	mov	sp, r7
 801089a:	bd80      	pop	{r7, pc}

0801089c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b082      	sub	sp, #8
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	2205      	movs	r2, #5
 80108a8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80108ac:	2300      	movs	r3, #0
 80108ae:	2200      	movs	r2, #0
 80108b0:	2100      	movs	r1, #0
 80108b2:	6878      	ldr	r0, [r7, #4]
 80108b4:	f000 fd46 	bl	8011344 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80108b8:	2300      	movs	r3, #0
}
 80108ba:	4618      	mov	r0, r3
 80108bc:	3708      	adds	r7, #8
 80108be:	46bd      	mov	sp, r7
 80108c0:	bd80      	pop	{r7, pc}
	...

080108c4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80108c4:	b580      	push	{r7, lr}
 80108c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80108c8:	2200      	movs	r2, #0
 80108ca:	4912      	ldr	r1, [pc, #72]	; (8010914 <MX_USB_DEVICE_Init+0x50>)
 80108cc:	4812      	ldr	r0, [pc, #72]	; (8010918 <MX_USB_DEVICE_Init+0x54>)
 80108ce:	f7fe fef3 	bl	800f6b8 <USBD_Init>
 80108d2:	4603      	mov	r3, r0
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d001      	beq.n	80108dc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80108d8:	f7f2 febe 	bl	8003658 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80108dc:	490f      	ldr	r1, [pc, #60]	; (801091c <MX_USB_DEVICE_Init+0x58>)
 80108de:	480e      	ldr	r0, [pc, #56]	; (8010918 <MX_USB_DEVICE_Init+0x54>)
 80108e0:	f7fe ff20 	bl	800f724 <USBD_RegisterClass>
 80108e4:	4603      	mov	r3, r0
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d001      	beq.n	80108ee <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80108ea:	f7f2 feb5 	bl	8003658 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80108ee:	490c      	ldr	r1, [pc, #48]	; (8010920 <MX_USB_DEVICE_Init+0x5c>)
 80108f0:	4809      	ldr	r0, [pc, #36]	; (8010918 <MX_USB_DEVICE_Init+0x54>)
 80108f2:	f7fe fe45 	bl	800f580 <USBD_CDC_RegisterInterface>
 80108f6:	4603      	mov	r3, r0
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d001      	beq.n	8010900 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80108fc:	f7f2 feac 	bl	8003658 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010900:	4805      	ldr	r0, [pc, #20]	; (8010918 <MX_USB_DEVICE_Init+0x54>)
 8010902:	f7fe ff30 	bl	800f766 <USBD_Start>
 8010906:	4603      	mov	r3, r0
 8010908:	2b00      	cmp	r3, #0
 801090a:	d001      	beq.n	8010910 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801090c:	f7f2 fea4 	bl	8003658 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010910:	bf00      	nop
 8010912:	bd80      	pop	{r7, pc}
 8010914:	2000019c 	.word	0x2000019c
 8010918:	20000b0c 	.word	0x20000b0c
 801091c:	20000084 	.word	0x20000084
 8010920:	20000188 	.word	0x20000188

08010924 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8010924:	b480      	push	{r7}
 8010926:	b083      	sub	sp, #12
 8010928:	af00      	add	r7, sp, #0
 801092a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 801092c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010930:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8010934:	f003 0301 	and.w	r3, r3, #1
 8010938:	2b00      	cmp	r3, #0
 801093a:	d013      	beq.n	8010964 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 801093c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010940:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8010944:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8010948:	2b00      	cmp	r3, #0
 801094a:	d00b      	beq.n	8010964 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 801094c:	e000      	b.n	8010950 <ITM_SendChar+0x2c>
    {
      __NOP();
 801094e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8010950:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010954:	681b      	ldr	r3, [r3, #0]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d0f9      	beq.n	801094e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 801095a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 801095e:	687a      	ldr	r2, [r7, #4]
 8010960:	b2d2      	uxtb	r2, r2
 8010962:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8010964:	687b      	ldr	r3, [r7, #4]
}
 8010966:	4618      	mov	r0, r3
 8010968:	370c      	adds	r7, #12
 801096a:	46bd      	mov	sp, r7
 801096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010970:	4770      	bx	lr

08010972 <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 8010972:	b580      	push	{r7, lr}
 8010974:	b084      	sub	sp, #16
 8010976:	af00      	add	r7, sp, #0
 8010978:	6078      	str	r0, [r7, #4]
 801097a:	460b      	mov	r3, r1
 801097c:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 801097e:	2300      	movs	r3, #0
 8010980:	81fb      	strh	r3, [r7, #14]
 8010982:	e007      	b.n	8010994 <Debug_write+0x22>
		ITM_SendChar(*ptr);
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	781b      	ldrb	r3, [r3, #0]
 8010988:	4618      	mov	r0, r3
 801098a:	f7ff ffcb 	bl	8010924 <ITM_SendChar>
	for(i=0; i<len; i++){
 801098e:	89fb      	ldrh	r3, [r7, #14]
 8010990:	3301      	adds	r3, #1
 8010992:	81fb      	strh	r3, [r7, #14]
 8010994:	89fa      	ldrh	r2, [r7, #14]
 8010996:	887b      	ldrh	r3, [r7, #2]
 8010998:	429a      	cmp	r2, r3
 801099a:	d3f3      	bcc.n	8010984 <Debug_write+0x12>
	}
	return i;
 801099c:	89fb      	ldrh	r3, [r7, #14]
}
 801099e:	4618      	mov	r0, r3
 80109a0:	3710      	adds	r7, #16
 80109a2:	46bd      	mov	sp, r7
 80109a4:	bd80      	pop	{r7, pc}
	...

080109a8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80109a8:	b580      	push	{r7, lr}
 80109aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80109ac:	2200      	movs	r2, #0
 80109ae:	4905      	ldr	r1, [pc, #20]	; (80109c4 <CDC_Init_FS+0x1c>)
 80109b0:	4805      	ldr	r0, [pc, #20]	; (80109c8 <CDC_Init_FS+0x20>)
 80109b2:	f7fe fdfa 	bl	800f5aa <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80109b6:	4905      	ldr	r1, [pc, #20]	; (80109cc <CDC_Init_FS+0x24>)
 80109b8:	4803      	ldr	r0, [pc, #12]	; (80109c8 <CDC_Init_FS+0x20>)
 80109ba:	f7fe fe0f 	bl	800f5dc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80109be:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80109c0:	4618      	mov	r0, r3
 80109c2:	bd80      	pop	{r7, pc}
 80109c4:	200015dc 	.word	0x200015dc
 80109c8:	20000b0c 	.word	0x20000b0c
 80109cc:	20000ddc 	.word	0x20000ddc

080109d0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80109d0:	b480      	push	{r7}
 80109d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80109d4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80109d6:	4618      	mov	r0, r3
 80109d8:	46bd      	mov	sp, r7
 80109da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109de:	4770      	bx	lr

080109e0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80109e0:	b480      	push	{r7}
 80109e2:	b083      	sub	sp, #12
 80109e4:	af00      	add	r7, sp, #0
 80109e6:	4603      	mov	r3, r0
 80109e8:	6039      	str	r1, [r7, #0]
 80109ea:	71fb      	strb	r3, [r7, #7]
 80109ec:	4613      	mov	r3, r2
 80109ee:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80109f0:	79fb      	ldrb	r3, [r7, #7]
 80109f2:	2b23      	cmp	r3, #35	; 0x23
 80109f4:	f200 808c 	bhi.w	8010b10 <CDC_Control_FS+0x130>
 80109f8:	a201      	add	r2, pc, #4	; (adr r2, 8010a00 <CDC_Control_FS+0x20>)
 80109fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109fe:	bf00      	nop
 8010a00:	08010b11 	.word	0x08010b11
 8010a04:	08010b11 	.word	0x08010b11
 8010a08:	08010b11 	.word	0x08010b11
 8010a0c:	08010b11 	.word	0x08010b11
 8010a10:	08010b11 	.word	0x08010b11
 8010a14:	08010b11 	.word	0x08010b11
 8010a18:	08010b11 	.word	0x08010b11
 8010a1c:	08010b11 	.word	0x08010b11
 8010a20:	08010b11 	.word	0x08010b11
 8010a24:	08010b11 	.word	0x08010b11
 8010a28:	08010b11 	.word	0x08010b11
 8010a2c:	08010b11 	.word	0x08010b11
 8010a30:	08010b11 	.word	0x08010b11
 8010a34:	08010b11 	.word	0x08010b11
 8010a38:	08010b11 	.word	0x08010b11
 8010a3c:	08010b11 	.word	0x08010b11
 8010a40:	08010b11 	.word	0x08010b11
 8010a44:	08010b11 	.word	0x08010b11
 8010a48:	08010b11 	.word	0x08010b11
 8010a4c:	08010b11 	.word	0x08010b11
 8010a50:	08010b11 	.word	0x08010b11
 8010a54:	08010b11 	.word	0x08010b11
 8010a58:	08010b11 	.word	0x08010b11
 8010a5c:	08010b11 	.word	0x08010b11
 8010a60:	08010b11 	.word	0x08010b11
 8010a64:	08010b11 	.word	0x08010b11
 8010a68:	08010b11 	.word	0x08010b11
 8010a6c:	08010b11 	.word	0x08010b11
 8010a70:	08010b11 	.word	0x08010b11
 8010a74:	08010b11 	.word	0x08010b11
 8010a78:	08010b11 	.word	0x08010b11
 8010a7c:	08010b11 	.word	0x08010b11
 8010a80:	08010a91 	.word	0x08010a91
 8010a84:	08010acb 	.word	0x08010acb
 8010a88:	08010b11 	.word	0x08010b11
 8010a8c:	08010b11 	.word	0x08010b11
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 8010a90:	683b      	ldr	r3, [r7, #0]
 8010a92:	781a      	ldrb	r2, [r3, #0]
 8010a94:	4b22      	ldr	r3, [pc, #136]	; (8010b20 <CDC_Control_FS+0x140>)
 8010a96:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 8010a98:	683b      	ldr	r3, [r7, #0]
 8010a9a:	785a      	ldrb	r2, [r3, #1]
 8010a9c:	4b20      	ldr	r3, [pc, #128]	; (8010b20 <CDC_Control_FS+0x140>)
 8010a9e:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 8010aa0:	683b      	ldr	r3, [r7, #0]
 8010aa2:	789a      	ldrb	r2, [r3, #2]
 8010aa4:	4b1e      	ldr	r3, [pc, #120]	; (8010b20 <CDC_Control_FS+0x140>)
 8010aa6:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 8010aa8:	683b      	ldr	r3, [r7, #0]
 8010aaa:	78da      	ldrb	r2, [r3, #3]
 8010aac:	4b1c      	ldr	r3, [pc, #112]	; (8010b20 <CDC_Control_FS+0x140>)
 8010aae:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 8010ab0:	683b      	ldr	r3, [r7, #0]
 8010ab2:	791a      	ldrb	r2, [r3, #4]
 8010ab4:	4b1a      	ldr	r3, [pc, #104]	; (8010b20 <CDC_Control_FS+0x140>)
 8010ab6:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 8010ab8:	683b      	ldr	r3, [r7, #0]
 8010aba:	795a      	ldrb	r2, [r3, #5]
 8010abc:	4b18      	ldr	r3, [pc, #96]	; (8010b20 <CDC_Control_FS+0x140>)
 8010abe:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 8010ac0:	683b      	ldr	r3, [r7, #0]
 8010ac2:	799a      	ldrb	r2, [r3, #6]
 8010ac4:	4b16      	ldr	r3, [pc, #88]	; (8010b20 <CDC_Control_FS+0x140>)
 8010ac6:	719a      	strb	r2, [r3, #6]
    break;
 8010ac8:	e023      	b.n	8010b12 <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 8010aca:	4b15      	ldr	r3, [pc, #84]	; (8010b20 <CDC_Control_FS+0x140>)
 8010acc:	781a      	ldrb	r2, [r3, #0]
 8010ace:	683b      	ldr	r3, [r7, #0]
 8010ad0:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 8010ad2:	683b      	ldr	r3, [r7, #0]
 8010ad4:	3301      	adds	r3, #1
 8010ad6:	4a12      	ldr	r2, [pc, #72]	; (8010b20 <CDC_Control_FS+0x140>)
 8010ad8:	7852      	ldrb	r2, [r2, #1]
 8010ada:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 8010adc:	683b      	ldr	r3, [r7, #0]
 8010ade:	3302      	adds	r3, #2
 8010ae0:	4a0f      	ldr	r2, [pc, #60]	; (8010b20 <CDC_Control_FS+0x140>)
 8010ae2:	7892      	ldrb	r2, [r2, #2]
 8010ae4:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 8010ae6:	683b      	ldr	r3, [r7, #0]
 8010ae8:	3303      	adds	r3, #3
 8010aea:	4a0d      	ldr	r2, [pc, #52]	; (8010b20 <CDC_Control_FS+0x140>)
 8010aec:	78d2      	ldrb	r2, [r2, #3]
 8010aee:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 8010af0:	683b      	ldr	r3, [r7, #0]
 8010af2:	3304      	adds	r3, #4
 8010af4:	4a0a      	ldr	r2, [pc, #40]	; (8010b20 <CDC_Control_FS+0x140>)
 8010af6:	7912      	ldrb	r2, [r2, #4]
 8010af8:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 8010afa:	683b      	ldr	r3, [r7, #0]
 8010afc:	3305      	adds	r3, #5
 8010afe:	4a08      	ldr	r2, [pc, #32]	; (8010b20 <CDC_Control_FS+0x140>)
 8010b00:	7952      	ldrb	r2, [r2, #5]
 8010b02:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 8010b04:	683b      	ldr	r3, [r7, #0]
 8010b06:	3306      	adds	r3, #6
 8010b08:	4a05      	ldr	r2, [pc, #20]	; (8010b20 <CDC_Control_FS+0x140>)
 8010b0a:	7992      	ldrb	r2, [r2, #6]
 8010b0c:	701a      	strb	r2, [r3, #0]
    break;
 8010b0e:	e000      	b.n	8010b12 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010b10:	bf00      	nop
  }

  return (USBD_OK);
 8010b12:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010b14:	4618      	mov	r0, r3
 8010b16:	370c      	adds	r7, #12
 8010b18:	46bd      	mov	sp, r7
 8010b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b1e:	4770      	bx	lr
 8010b20:	20001ddc 	.word	0x20001ddc

08010b24 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010b24:	b580      	push	{r7, lr}
 8010b26:	b082      	sub	sp, #8
 8010b28:	af00      	add	r7, sp, #0
 8010b2a:	6078      	str	r0, [r7, #4]
 8010b2c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010b2e:	6879      	ldr	r1, [r7, #4]
 8010b30:	480a      	ldr	r0, [pc, #40]	; (8010b5c <CDC_Receive_FS+0x38>)
 8010b32:	f7fe fd53 	bl	800f5dc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010b36:	4809      	ldr	r0, [pc, #36]	; (8010b5c <CDC_Receive_FS+0x38>)
 8010b38:	f7fe fd94 	bl	800f664 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 8010b3c:	683b      	ldr	r3, [r7, #0]
 8010b3e:	681b      	ldr	r3, [r3, #0]
 8010b40:	b29b      	uxth	r3, r3
 8010b42:	4619      	mov	r1, r3
 8010b44:	6878      	ldr	r0, [r7, #4]
 8010b46:	f000 f80d 	bl	8010b64 <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 8010b4a:	2107      	movs	r1, #7
 8010b4c:	4804      	ldr	r0, [pc, #16]	; (8010b60 <CDC_Receive_FS+0x3c>)
 8010b4e:	f7ff ff10 	bl	8010972 <Debug_write>
  return (USBD_OK);
 8010b52:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010b54:	4618      	mov	r0, r3
 8010b56:	3708      	adds	r7, #8
 8010b58:	46bd      	mov	sp, r7
 8010b5a:	bd80      	pop	{r7, pc}
 8010b5c:	20000b0c 	.word	0x20000b0c
 8010b60:	0801288c 	.word	0x0801288c

08010b64 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	b084      	sub	sp, #16
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	6078      	str	r0, [r7, #4]
 8010b6c:	460b      	mov	r3, r1
 8010b6e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010b70:	2300      	movs	r3, #0
 8010b72:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010b74:	4b0d      	ldr	r3, [pc, #52]	; (8010bac <CDC_Transmit_FS+0x48>)
 8010b76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010b7a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8010b7c:	68bb      	ldr	r3, [r7, #8]
 8010b7e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d001      	beq.n	8010b8a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010b86:	2301      	movs	r3, #1
 8010b88:	e00b      	b.n	8010ba2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010b8a:	887b      	ldrh	r3, [r7, #2]
 8010b8c:	461a      	mov	r2, r3
 8010b8e:	6879      	ldr	r1, [r7, #4]
 8010b90:	4806      	ldr	r0, [pc, #24]	; (8010bac <CDC_Transmit_FS+0x48>)
 8010b92:	f7fe fd0a 	bl	800f5aa <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010b96:	4805      	ldr	r0, [pc, #20]	; (8010bac <CDC_Transmit_FS+0x48>)
 8010b98:	f7fe fd34 	bl	800f604 <USBD_CDC_TransmitPacket>
 8010b9c:	4603      	mov	r3, r0
 8010b9e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ba2:	4618      	mov	r0, r3
 8010ba4:	3710      	adds	r7, #16
 8010ba6:	46bd      	mov	sp, r7
 8010ba8:	bd80      	pop	{r7, pc}
 8010baa:	bf00      	nop
 8010bac:	20000b0c 	.word	0x20000b0c

08010bb0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010bb0:	b480      	push	{r7}
 8010bb2:	b087      	sub	sp, #28
 8010bb4:	af00      	add	r7, sp, #0
 8010bb6:	60f8      	str	r0, [r7, #12]
 8010bb8:	60b9      	str	r1, [r7, #8]
 8010bba:	4613      	mov	r3, r2
 8010bbc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8010bbe:	2300      	movs	r3, #0
 8010bc0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010bc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010bc6:	4618      	mov	r0, r3
 8010bc8:	371c      	adds	r7, #28
 8010bca:	46bd      	mov	sp, r7
 8010bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bd0:	4770      	bx	lr
	...

08010bd4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010bd4:	b480      	push	{r7}
 8010bd6:	b083      	sub	sp, #12
 8010bd8:	af00      	add	r7, sp, #0
 8010bda:	4603      	mov	r3, r0
 8010bdc:	6039      	str	r1, [r7, #0]
 8010bde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010be0:	683b      	ldr	r3, [r7, #0]
 8010be2:	2212      	movs	r2, #18
 8010be4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010be6:	4b03      	ldr	r3, [pc, #12]	; (8010bf4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010be8:	4618      	mov	r0, r3
 8010bea:	370c      	adds	r7, #12
 8010bec:	46bd      	mov	sp, r7
 8010bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bf2:	4770      	bx	lr
 8010bf4:	200001b8 	.word	0x200001b8

08010bf8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010bf8:	b480      	push	{r7}
 8010bfa:	b083      	sub	sp, #12
 8010bfc:	af00      	add	r7, sp, #0
 8010bfe:	4603      	mov	r3, r0
 8010c00:	6039      	str	r1, [r7, #0]
 8010c02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010c04:	683b      	ldr	r3, [r7, #0]
 8010c06:	2204      	movs	r2, #4
 8010c08:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010c0a:	4b03      	ldr	r3, [pc, #12]	; (8010c18 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	370c      	adds	r7, #12
 8010c10:	46bd      	mov	sp, r7
 8010c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c16:	4770      	bx	lr
 8010c18:	200001cc 	.word	0x200001cc

08010c1c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010c1c:	b580      	push	{r7, lr}
 8010c1e:	b082      	sub	sp, #8
 8010c20:	af00      	add	r7, sp, #0
 8010c22:	4603      	mov	r3, r0
 8010c24:	6039      	str	r1, [r7, #0]
 8010c26:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010c28:	79fb      	ldrb	r3, [r7, #7]
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d105      	bne.n	8010c3a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010c2e:	683a      	ldr	r2, [r7, #0]
 8010c30:	4907      	ldr	r1, [pc, #28]	; (8010c50 <USBD_FS_ProductStrDescriptor+0x34>)
 8010c32:	4808      	ldr	r0, [pc, #32]	; (8010c54 <USBD_FS_ProductStrDescriptor+0x38>)
 8010c34:	f7ff fd65 	bl	8010702 <USBD_GetString>
 8010c38:	e004      	b.n	8010c44 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010c3a:	683a      	ldr	r2, [r7, #0]
 8010c3c:	4904      	ldr	r1, [pc, #16]	; (8010c50 <USBD_FS_ProductStrDescriptor+0x34>)
 8010c3e:	4805      	ldr	r0, [pc, #20]	; (8010c54 <USBD_FS_ProductStrDescriptor+0x38>)
 8010c40:	f7ff fd5f 	bl	8010702 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010c44:	4b02      	ldr	r3, [pc, #8]	; (8010c50 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010c46:	4618      	mov	r0, r3
 8010c48:	3708      	adds	r7, #8
 8010c4a:	46bd      	mov	sp, r7
 8010c4c:	bd80      	pop	{r7, pc}
 8010c4e:	bf00      	nop
 8010c50:	20001de4 	.word	0x20001de4
 8010c54:	08012894 	.word	0x08012894

08010c58 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010c58:	b580      	push	{r7, lr}
 8010c5a:	b082      	sub	sp, #8
 8010c5c:	af00      	add	r7, sp, #0
 8010c5e:	4603      	mov	r3, r0
 8010c60:	6039      	str	r1, [r7, #0]
 8010c62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010c64:	683a      	ldr	r2, [r7, #0]
 8010c66:	4904      	ldr	r1, [pc, #16]	; (8010c78 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010c68:	4804      	ldr	r0, [pc, #16]	; (8010c7c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010c6a:	f7ff fd4a 	bl	8010702 <USBD_GetString>
  return USBD_StrDesc;
 8010c6e:	4b02      	ldr	r3, [pc, #8]	; (8010c78 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010c70:	4618      	mov	r0, r3
 8010c72:	3708      	adds	r7, #8
 8010c74:	46bd      	mov	sp, r7
 8010c76:	bd80      	pop	{r7, pc}
 8010c78:	20001de4 	.word	0x20001de4
 8010c7c:	080128ac 	.word	0x080128ac

08010c80 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010c80:	b580      	push	{r7, lr}
 8010c82:	b082      	sub	sp, #8
 8010c84:	af00      	add	r7, sp, #0
 8010c86:	4603      	mov	r3, r0
 8010c88:	6039      	str	r1, [r7, #0]
 8010c8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010c8c:	683b      	ldr	r3, [r7, #0]
 8010c8e:	221a      	movs	r2, #26
 8010c90:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010c92:	f000 f843 	bl	8010d1c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010c96:	4b02      	ldr	r3, [pc, #8]	; (8010ca0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010c98:	4618      	mov	r0, r3
 8010c9a:	3708      	adds	r7, #8
 8010c9c:	46bd      	mov	sp, r7
 8010c9e:	bd80      	pop	{r7, pc}
 8010ca0:	200001d0 	.word	0x200001d0

08010ca4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010ca4:	b580      	push	{r7, lr}
 8010ca6:	b082      	sub	sp, #8
 8010ca8:	af00      	add	r7, sp, #0
 8010caa:	4603      	mov	r3, r0
 8010cac:	6039      	str	r1, [r7, #0]
 8010cae:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010cb0:	79fb      	ldrb	r3, [r7, #7]
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d105      	bne.n	8010cc2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010cb6:	683a      	ldr	r2, [r7, #0]
 8010cb8:	4907      	ldr	r1, [pc, #28]	; (8010cd8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010cba:	4808      	ldr	r0, [pc, #32]	; (8010cdc <USBD_FS_ConfigStrDescriptor+0x38>)
 8010cbc:	f7ff fd21 	bl	8010702 <USBD_GetString>
 8010cc0:	e004      	b.n	8010ccc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010cc2:	683a      	ldr	r2, [r7, #0]
 8010cc4:	4904      	ldr	r1, [pc, #16]	; (8010cd8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010cc6:	4805      	ldr	r0, [pc, #20]	; (8010cdc <USBD_FS_ConfigStrDescriptor+0x38>)
 8010cc8:	f7ff fd1b 	bl	8010702 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010ccc:	4b02      	ldr	r3, [pc, #8]	; (8010cd8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8010cce:	4618      	mov	r0, r3
 8010cd0:	3708      	adds	r7, #8
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	bd80      	pop	{r7, pc}
 8010cd6:	bf00      	nop
 8010cd8:	20001de4 	.word	0x20001de4
 8010cdc:	080128c0 	.word	0x080128c0

08010ce0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010ce0:	b580      	push	{r7, lr}
 8010ce2:	b082      	sub	sp, #8
 8010ce4:	af00      	add	r7, sp, #0
 8010ce6:	4603      	mov	r3, r0
 8010ce8:	6039      	str	r1, [r7, #0]
 8010cea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010cec:	79fb      	ldrb	r3, [r7, #7]
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d105      	bne.n	8010cfe <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010cf2:	683a      	ldr	r2, [r7, #0]
 8010cf4:	4907      	ldr	r1, [pc, #28]	; (8010d14 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010cf6:	4808      	ldr	r0, [pc, #32]	; (8010d18 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010cf8:	f7ff fd03 	bl	8010702 <USBD_GetString>
 8010cfc:	e004      	b.n	8010d08 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010cfe:	683a      	ldr	r2, [r7, #0]
 8010d00:	4904      	ldr	r1, [pc, #16]	; (8010d14 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010d02:	4805      	ldr	r0, [pc, #20]	; (8010d18 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010d04:	f7ff fcfd 	bl	8010702 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010d08:	4b02      	ldr	r3, [pc, #8]	; (8010d14 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	3708      	adds	r7, #8
 8010d0e:	46bd      	mov	sp, r7
 8010d10:	bd80      	pop	{r7, pc}
 8010d12:	bf00      	nop
 8010d14:	20001de4 	.word	0x20001de4
 8010d18:	080128cc 	.word	0x080128cc

08010d1c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010d1c:	b580      	push	{r7, lr}
 8010d1e:	b084      	sub	sp, #16
 8010d20:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010d22:	4b0f      	ldr	r3, [pc, #60]	; (8010d60 <Get_SerialNum+0x44>)
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010d28:	4b0e      	ldr	r3, [pc, #56]	; (8010d64 <Get_SerialNum+0x48>)
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010d2e:	4b0e      	ldr	r3, [pc, #56]	; (8010d68 <Get_SerialNum+0x4c>)
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010d34:	68fa      	ldr	r2, [r7, #12]
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	4413      	add	r3, r2
 8010d3a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d009      	beq.n	8010d56 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010d42:	2208      	movs	r2, #8
 8010d44:	4909      	ldr	r1, [pc, #36]	; (8010d6c <Get_SerialNum+0x50>)
 8010d46:	68f8      	ldr	r0, [r7, #12]
 8010d48:	f000 f814 	bl	8010d74 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010d4c:	2204      	movs	r2, #4
 8010d4e:	4908      	ldr	r1, [pc, #32]	; (8010d70 <Get_SerialNum+0x54>)
 8010d50:	68b8      	ldr	r0, [r7, #8]
 8010d52:	f000 f80f 	bl	8010d74 <IntToUnicode>
  }
}
 8010d56:	bf00      	nop
 8010d58:	3710      	adds	r7, #16
 8010d5a:	46bd      	mov	sp, r7
 8010d5c:	bd80      	pop	{r7, pc}
 8010d5e:	bf00      	nop
 8010d60:	1fff7a10 	.word	0x1fff7a10
 8010d64:	1fff7a14 	.word	0x1fff7a14
 8010d68:	1fff7a18 	.word	0x1fff7a18
 8010d6c:	200001d2 	.word	0x200001d2
 8010d70:	200001e2 	.word	0x200001e2

08010d74 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010d74:	b480      	push	{r7}
 8010d76:	b087      	sub	sp, #28
 8010d78:	af00      	add	r7, sp, #0
 8010d7a:	60f8      	str	r0, [r7, #12]
 8010d7c:	60b9      	str	r1, [r7, #8]
 8010d7e:	4613      	mov	r3, r2
 8010d80:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010d82:	2300      	movs	r3, #0
 8010d84:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010d86:	2300      	movs	r3, #0
 8010d88:	75fb      	strb	r3, [r7, #23]
 8010d8a:	e027      	b.n	8010ddc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	0f1b      	lsrs	r3, r3, #28
 8010d90:	2b09      	cmp	r3, #9
 8010d92:	d80b      	bhi.n	8010dac <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	0f1b      	lsrs	r3, r3, #28
 8010d98:	b2da      	uxtb	r2, r3
 8010d9a:	7dfb      	ldrb	r3, [r7, #23]
 8010d9c:	005b      	lsls	r3, r3, #1
 8010d9e:	4619      	mov	r1, r3
 8010da0:	68bb      	ldr	r3, [r7, #8]
 8010da2:	440b      	add	r3, r1
 8010da4:	3230      	adds	r2, #48	; 0x30
 8010da6:	b2d2      	uxtb	r2, r2
 8010da8:	701a      	strb	r2, [r3, #0]
 8010daa:	e00a      	b.n	8010dc2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010dac:	68fb      	ldr	r3, [r7, #12]
 8010dae:	0f1b      	lsrs	r3, r3, #28
 8010db0:	b2da      	uxtb	r2, r3
 8010db2:	7dfb      	ldrb	r3, [r7, #23]
 8010db4:	005b      	lsls	r3, r3, #1
 8010db6:	4619      	mov	r1, r3
 8010db8:	68bb      	ldr	r3, [r7, #8]
 8010dba:	440b      	add	r3, r1
 8010dbc:	3237      	adds	r2, #55	; 0x37
 8010dbe:	b2d2      	uxtb	r2, r2
 8010dc0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	011b      	lsls	r3, r3, #4
 8010dc6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010dc8:	7dfb      	ldrb	r3, [r7, #23]
 8010dca:	005b      	lsls	r3, r3, #1
 8010dcc:	3301      	adds	r3, #1
 8010dce:	68ba      	ldr	r2, [r7, #8]
 8010dd0:	4413      	add	r3, r2
 8010dd2:	2200      	movs	r2, #0
 8010dd4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010dd6:	7dfb      	ldrb	r3, [r7, #23]
 8010dd8:	3301      	adds	r3, #1
 8010dda:	75fb      	strb	r3, [r7, #23]
 8010ddc:	7dfa      	ldrb	r2, [r7, #23]
 8010dde:	79fb      	ldrb	r3, [r7, #7]
 8010de0:	429a      	cmp	r2, r3
 8010de2:	d3d3      	bcc.n	8010d8c <IntToUnicode+0x18>
  }
}
 8010de4:	bf00      	nop
 8010de6:	371c      	adds	r7, #28
 8010de8:	46bd      	mov	sp, r7
 8010dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dee:	4770      	bx	lr

08010df0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010df0:	b580      	push	{r7, lr}
 8010df2:	b08a      	sub	sp, #40	; 0x28
 8010df4:	af00      	add	r7, sp, #0
 8010df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010df8:	f107 0314 	add.w	r3, r7, #20
 8010dfc:	2200      	movs	r2, #0
 8010dfe:	601a      	str	r2, [r3, #0]
 8010e00:	605a      	str	r2, [r3, #4]
 8010e02:	609a      	str	r2, [r3, #8]
 8010e04:	60da      	str	r2, [r3, #12]
 8010e06:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010e10:	d147      	bne.n	8010ea2 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010e12:	2300      	movs	r3, #0
 8010e14:	613b      	str	r3, [r7, #16]
 8010e16:	4b25      	ldr	r3, [pc, #148]	; (8010eac <HAL_PCD_MspInit+0xbc>)
 8010e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e1a:	4a24      	ldr	r2, [pc, #144]	; (8010eac <HAL_PCD_MspInit+0xbc>)
 8010e1c:	f043 0301 	orr.w	r3, r3, #1
 8010e20:	6313      	str	r3, [r2, #48]	; 0x30
 8010e22:	4b22      	ldr	r3, [pc, #136]	; (8010eac <HAL_PCD_MspInit+0xbc>)
 8010e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e26:	f003 0301 	and.w	r3, r3, #1
 8010e2a:	613b      	str	r3, [r7, #16]
 8010e2c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010e2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010e32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010e34:	2300      	movs	r3, #0
 8010e36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010e38:	2300      	movs	r3, #0
 8010e3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010e3c:	f107 0314 	add.w	r3, r7, #20
 8010e40:	4619      	mov	r1, r3
 8010e42:	481b      	ldr	r0, [pc, #108]	; (8010eb0 <HAL_PCD_MspInit+0xc0>)
 8010e44:	f7f5 fa9a 	bl	800637c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010e48:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8010e4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010e4e:	2302      	movs	r3, #2
 8010e50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010e52:	2300      	movs	r3, #0
 8010e54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010e56:	2303      	movs	r3, #3
 8010e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010e5a:	230a      	movs	r3, #10
 8010e5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010e5e:	f107 0314 	add.w	r3, r7, #20
 8010e62:	4619      	mov	r1, r3
 8010e64:	4812      	ldr	r0, [pc, #72]	; (8010eb0 <HAL_PCD_MspInit+0xc0>)
 8010e66:	f7f5 fa89 	bl	800637c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010e6a:	4b10      	ldr	r3, [pc, #64]	; (8010eac <HAL_PCD_MspInit+0xbc>)
 8010e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e6e:	4a0f      	ldr	r2, [pc, #60]	; (8010eac <HAL_PCD_MspInit+0xbc>)
 8010e70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010e74:	6353      	str	r3, [r2, #52]	; 0x34
 8010e76:	2300      	movs	r3, #0
 8010e78:	60fb      	str	r3, [r7, #12]
 8010e7a:	4b0c      	ldr	r3, [pc, #48]	; (8010eac <HAL_PCD_MspInit+0xbc>)
 8010e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e7e:	4a0b      	ldr	r2, [pc, #44]	; (8010eac <HAL_PCD_MspInit+0xbc>)
 8010e80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010e84:	6453      	str	r3, [r2, #68]	; 0x44
 8010e86:	4b09      	ldr	r3, [pc, #36]	; (8010eac <HAL_PCD_MspInit+0xbc>)
 8010e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010e8e:	60fb      	str	r3, [r7, #12]
 8010e90:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8010e92:	2200      	movs	r2, #0
 8010e94:	2100      	movs	r1, #0
 8010e96:	2043      	movs	r0, #67	; 0x43
 8010e98:	f7f4 fa4d 	bl	8005336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010e9c:	2043      	movs	r0, #67	; 0x43
 8010e9e:	f7f4 fa66 	bl	800536e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010ea2:	bf00      	nop
 8010ea4:	3728      	adds	r7, #40	; 0x28
 8010ea6:	46bd      	mov	sp, r7
 8010ea8:	bd80      	pop	{r7, pc}
 8010eaa:	bf00      	nop
 8010eac:	40023800 	.word	0x40023800
 8010eb0:	40020000 	.word	0x40020000

08010eb4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010eb4:	b580      	push	{r7, lr}
 8010eb6:	b082      	sub	sp, #8
 8010eb8:	af00      	add	r7, sp, #0
 8010eba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8010ec8:	4619      	mov	r1, r3
 8010eca:	4610      	mov	r0, r2
 8010ecc:	f7fe fc96 	bl	800f7fc <USBD_LL_SetupStage>
}
 8010ed0:	bf00      	nop
 8010ed2:	3708      	adds	r7, #8
 8010ed4:	46bd      	mov	sp, r7
 8010ed6:	bd80      	pop	{r7, pc}

08010ed8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ed8:	b580      	push	{r7, lr}
 8010eda:	b082      	sub	sp, #8
 8010edc:	af00      	add	r7, sp, #0
 8010ede:	6078      	str	r0, [r7, #4]
 8010ee0:	460b      	mov	r3, r1
 8010ee2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8010eea:	78fa      	ldrb	r2, [r7, #3]
 8010eec:	6879      	ldr	r1, [r7, #4]
 8010eee:	4613      	mov	r3, r2
 8010ef0:	00db      	lsls	r3, r3, #3
 8010ef2:	1a9b      	subs	r3, r3, r2
 8010ef4:	009b      	lsls	r3, r3, #2
 8010ef6:	440b      	add	r3, r1
 8010ef8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010efc:	681a      	ldr	r2, [r3, #0]
 8010efe:	78fb      	ldrb	r3, [r7, #3]
 8010f00:	4619      	mov	r1, r3
 8010f02:	f7fe fcce 	bl	800f8a2 <USBD_LL_DataOutStage>
}
 8010f06:	bf00      	nop
 8010f08:	3708      	adds	r7, #8
 8010f0a:	46bd      	mov	sp, r7
 8010f0c:	bd80      	pop	{r7, pc}

08010f0e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010f0e:	b580      	push	{r7, lr}
 8010f10:	b082      	sub	sp, #8
 8010f12:	af00      	add	r7, sp, #0
 8010f14:	6078      	str	r0, [r7, #4]
 8010f16:	460b      	mov	r3, r1
 8010f18:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8010f20:	78fa      	ldrb	r2, [r7, #3]
 8010f22:	6879      	ldr	r1, [r7, #4]
 8010f24:	4613      	mov	r3, r2
 8010f26:	00db      	lsls	r3, r3, #3
 8010f28:	1a9b      	subs	r3, r3, r2
 8010f2a:	009b      	lsls	r3, r3, #2
 8010f2c:	440b      	add	r3, r1
 8010f2e:	3348      	adds	r3, #72	; 0x48
 8010f30:	681a      	ldr	r2, [r3, #0]
 8010f32:	78fb      	ldrb	r3, [r7, #3]
 8010f34:	4619      	mov	r1, r3
 8010f36:	f7fe fd17 	bl	800f968 <USBD_LL_DataInStage>
}
 8010f3a:	bf00      	nop
 8010f3c:	3708      	adds	r7, #8
 8010f3e:	46bd      	mov	sp, r7
 8010f40:	bd80      	pop	{r7, pc}

08010f42 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010f42:	b580      	push	{r7, lr}
 8010f44:	b082      	sub	sp, #8
 8010f46:	af00      	add	r7, sp, #0
 8010f48:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010f50:	4618      	mov	r0, r3
 8010f52:	f7fe fe1b 	bl	800fb8c <USBD_LL_SOF>
}
 8010f56:	bf00      	nop
 8010f58:	3708      	adds	r7, #8
 8010f5a:	46bd      	mov	sp, r7
 8010f5c:	bd80      	pop	{r7, pc}

08010f5e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010f5e:	b580      	push	{r7, lr}
 8010f60:	b084      	sub	sp, #16
 8010f62:	af00      	add	r7, sp, #0
 8010f64:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010f66:	2301      	movs	r3, #1
 8010f68:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	68db      	ldr	r3, [r3, #12]
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d102      	bne.n	8010f78 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8010f72:	2300      	movs	r3, #0
 8010f74:	73fb      	strb	r3, [r7, #15]
 8010f76:	e008      	b.n	8010f8a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	68db      	ldr	r3, [r3, #12]
 8010f7c:	2b02      	cmp	r3, #2
 8010f7e:	d102      	bne.n	8010f86 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010f80:	2301      	movs	r3, #1
 8010f82:	73fb      	strb	r3, [r7, #15]
 8010f84:	e001      	b.n	8010f8a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010f86:	f7f2 fb67 	bl	8003658 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010f90:	7bfa      	ldrb	r2, [r7, #15]
 8010f92:	4611      	mov	r1, r2
 8010f94:	4618      	mov	r0, r3
 8010f96:	f7fe fdbe 	bl	800fb16 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010fa0:	4618      	mov	r0, r3
 8010fa2:	f7fe fd77 	bl	800fa94 <USBD_LL_Reset>
}
 8010fa6:	bf00      	nop
 8010fa8:	3710      	adds	r7, #16
 8010faa:	46bd      	mov	sp, r7
 8010fac:	bd80      	pop	{r7, pc}
	...

08010fb0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010fb0:	b580      	push	{r7, lr}
 8010fb2:	b082      	sub	sp, #8
 8010fb4:	af00      	add	r7, sp, #0
 8010fb6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010fbe:	4618      	mov	r0, r3
 8010fc0:	f7fe fdb9 	bl	800fb36 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	687a      	ldr	r2, [r7, #4]
 8010fd0:	6812      	ldr	r2, [r2, #0]
 8010fd2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010fd6:	f043 0301 	orr.w	r3, r3, #1
 8010fda:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	6a1b      	ldr	r3, [r3, #32]
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d005      	beq.n	8010ff0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010fe4:	4b04      	ldr	r3, [pc, #16]	; (8010ff8 <HAL_PCD_SuspendCallback+0x48>)
 8010fe6:	691b      	ldr	r3, [r3, #16]
 8010fe8:	4a03      	ldr	r2, [pc, #12]	; (8010ff8 <HAL_PCD_SuspendCallback+0x48>)
 8010fea:	f043 0306 	orr.w	r3, r3, #6
 8010fee:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8010ff0:	bf00      	nop
 8010ff2:	3708      	adds	r7, #8
 8010ff4:	46bd      	mov	sp, r7
 8010ff6:	bd80      	pop	{r7, pc}
 8010ff8:	e000ed00 	.word	0xe000ed00

08010ffc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ffc:	b580      	push	{r7, lr}
 8010ffe:	b082      	sub	sp, #8
 8011000:	af00      	add	r7, sp, #0
 8011002:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801100a:	4618      	mov	r0, r3
 801100c:	f7fe fda8 	bl	800fb60 <USBD_LL_Resume>
}
 8011010:	bf00      	nop
 8011012:	3708      	adds	r7, #8
 8011014:	46bd      	mov	sp, r7
 8011016:	bd80      	pop	{r7, pc}

08011018 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011018:	b580      	push	{r7, lr}
 801101a:	b082      	sub	sp, #8
 801101c:	af00      	add	r7, sp, #0
 801101e:	6078      	str	r0, [r7, #4]
 8011020:	460b      	mov	r3, r1
 8011022:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801102a:	78fa      	ldrb	r2, [r7, #3]
 801102c:	4611      	mov	r1, r2
 801102e:	4618      	mov	r0, r3
 8011030:	f7fe fdd3 	bl	800fbda <USBD_LL_IsoOUTIncomplete>
}
 8011034:	bf00      	nop
 8011036:	3708      	adds	r7, #8
 8011038:	46bd      	mov	sp, r7
 801103a:	bd80      	pop	{r7, pc}

0801103c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801103c:	b580      	push	{r7, lr}
 801103e:	b082      	sub	sp, #8
 8011040:	af00      	add	r7, sp, #0
 8011042:	6078      	str	r0, [r7, #4]
 8011044:	460b      	mov	r3, r1
 8011046:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801104e:	78fa      	ldrb	r2, [r7, #3]
 8011050:	4611      	mov	r1, r2
 8011052:	4618      	mov	r0, r3
 8011054:	f7fe fdb4 	bl	800fbc0 <USBD_LL_IsoINIncomplete>
}
 8011058:	bf00      	nop
 801105a:	3708      	adds	r7, #8
 801105c:	46bd      	mov	sp, r7
 801105e:	bd80      	pop	{r7, pc}

08011060 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011060:	b580      	push	{r7, lr}
 8011062:	b082      	sub	sp, #8
 8011064:	af00      	add	r7, sp, #0
 8011066:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801106e:	4618      	mov	r0, r3
 8011070:	f7fe fdc0 	bl	800fbf4 <USBD_LL_DevConnected>
}
 8011074:	bf00      	nop
 8011076:	3708      	adds	r7, #8
 8011078:	46bd      	mov	sp, r7
 801107a:	bd80      	pop	{r7, pc}

0801107c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801107c:	b580      	push	{r7, lr}
 801107e:	b082      	sub	sp, #8
 8011080:	af00      	add	r7, sp, #0
 8011082:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801108a:	4618      	mov	r0, r3
 801108c:	f7fe fdbd 	bl	800fc0a <USBD_LL_DevDisconnected>
}
 8011090:	bf00      	nop
 8011092:	3708      	adds	r7, #8
 8011094:	46bd      	mov	sp, r7
 8011096:	bd80      	pop	{r7, pc}

08011098 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011098:	b580      	push	{r7, lr}
 801109a:	b082      	sub	sp, #8
 801109c:	af00      	add	r7, sp, #0
 801109e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	781b      	ldrb	r3, [r3, #0]
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	d13c      	bne.n	8011122 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80110a8:	4a20      	ldr	r2, [pc, #128]	; (801112c <USBD_LL_Init+0x94>)
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	4a1e      	ldr	r2, [pc, #120]	; (801112c <USBD_LL_Init+0x94>)
 80110b4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80110b8:	4b1c      	ldr	r3, [pc, #112]	; (801112c <USBD_LL_Init+0x94>)
 80110ba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80110be:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80110c0:	4b1a      	ldr	r3, [pc, #104]	; (801112c <USBD_LL_Init+0x94>)
 80110c2:	2204      	movs	r2, #4
 80110c4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80110c6:	4b19      	ldr	r3, [pc, #100]	; (801112c <USBD_LL_Init+0x94>)
 80110c8:	2202      	movs	r2, #2
 80110ca:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80110cc:	4b17      	ldr	r3, [pc, #92]	; (801112c <USBD_LL_Init+0x94>)
 80110ce:	2200      	movs	r2, #0
 80110d0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80110d2:	4b16      	ldr	r3, [pc, #88]	; (801112c <USBD_LL_Init+0x94>)
 80110d4:	2202      	movs	r2, #2
 80110d6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80110d8:	4b14      	ldr	r3, [pc, #80]	; (801112c <USBD_LL_Init+0x94>)
 80110da:	2200      	movs	r2, #0
 80110dc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80110de:	4b13      	ldr	r3, [pc, #76]	; (801112c <USBD_LL_Init+0x94>)
 80110e0:	2200      	movs	r2, #0
 80110e2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80110e4:	4b11      	ldr	r3, [pc, #68]	; (801112c <USBD_LL_Init+0x94>)
 80110e6:	2200      	movs	r2, #0
 80110e8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80110ea:	4b10      	ldr	r3, [pc, #64]	; (801112c <USBD_LL_Init+0x94>)
 80110ec:	2201      	movs	r2, #1
 80110ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80110f0:	4b0e      	ldr	r3, [pc, #56]	; (801112c <USBD_LL_Init+0x94>)
 80110f2:	2200      	movs	r2, #0
 80110f4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80110f6:	480d      	ldr	r0, [pc, #52]	; (801112c <USBD_LL_Init+0x94>)
 80110f8:	f7f7 fc28 	bl	800894c <HAL_PCD_Init>
 80110fc:	4603      	mov	r3, r0
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d001      	beq.n	8011106 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8011102:	f7f2 faa9 	bl	8003658 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011106:	2180      	movs	r1, #128	; 0x80
 8011108:	4808      	ldr	r0, [pc, #32]	; (801112c <USBD_LL_Init+0x94>)
 801110a:	f7f8 fd86 	bl	8009c1a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801110e:	2240      	movs	r2, #64	; 0x40
 8011110:	2100      	movs	r1, #0
 8011112:	4806      	ldr	r0, [pc, #24]	; (801112c <USBD_LL_Init+0x94>)
 8011114:	f7f8 fd3a 	bl	8009b8c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011118:	2280      	movs	r2, #128	; 0x80
 801111a:	2101      	movs	r1, #1
 801111c:	4803      	ldr	r0, [pc, #12]	; (801112c <USBD_LL_Init+0x94>)
 801111e:	f7f8 fd35 	bl	8009b8c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011122:	2300      	movs	r3, #0
}
 8011124:	4618      	mov	r0, r3
 8011126:	3708      	adds	r7, #8
 8011128:	46bd      	mov	sp, r7
 801112a:	bd80      	pop	{r7, pc}
 801112c:	20001fe4 	.word	0x20001fe4

08011130 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011130:	b580      	push	{r7, lr}
 8011132:	b084      	sub	sp, #16
 8011134:	af00      	add	r7, sp, #0
 8011136:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011138:	2300      	movs	r3, #0
 801113a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801113c:	2300      	movs	r3, #0
 801113e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011146:	4618      	mov	r0, r3
 8011148:	f7f7 fd1d 	bl	8008b86 <HAL_PCD_Start>
 801114c:	4603      	mov	r3, r0
 801114e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011150:	7bfb      	ldrb	r3, [r7, #15]
 8011152:	4618      	mov	r0, r3
 8011154:	f000 f92a 	bl	80113ac <USBD_Get_USB_Status>
 8011158:	4603      	mov	r3, r0
 801115a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801115c:	7bbb      	ldrb	r3, [r7, #14]
}
 801115e:	4618      	mov	r0, r3
 8011160:	3710      	adds	r7, #16
 8011162:	46bd      	mov	sp, r7
 8011164:	bd80      	pop	{r7, pc}

08011166 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011166:	b580      	push	{r7, lr}
 8011168:	b084      	sub	sp, #16
 801116a:	af00      	add	r7, sp, #0
 801116c:	6078      	str	r0, [r7, #4]
 801116e:	4608      	mov	r0, r1
 8011170:	4611      	mov	r1, r2
 8011172:	461a      	mov	r2, r3
 8011174:	4603      	mov	r3, r0
 8011176:	70fb      	strb	r3, [r7, #3]
 8011178:	460b      	mov	r3, r1
 801117a:	70bb      	strb	r3, [r7, #2]
 801117c:	4613      	mov	r3, r2
 801117e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011180:	2300      	movs	r3, #0
 8011182:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011184:	2300      	movs	r3, #0
 8011186:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801118e:	78bb      	ldrb	r3, [r7, #2]
 8011190:	883a      	ldrh	r2, [r7, #0]
 8011192:	78f9      	ldrb	r1, [r7, #3]
 8011194:	f7f8 f901 	bl	800939a <HAL_PCD_EP_Open>
 8011198:	4603      	mov	r3, r0
 801119a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801119c:	7bfb      	ldrb	r3, [r7, #15]
 801119e:	4618      	mov	r0, r3
 80111a0:	f000 f904 	bl	80113ac <USBD_Get_USB_Status>
 80111a4:	4603      	mov	r3, r0
 80111a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80111a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80111aa:	4618      	mov	r0, r3
 80111ac:	3710      	adds	r7, #16
 80111ae:	46bd      	mov	sp, r7
 80111b0:	bd80      	pop	{r7, pc}

080111b2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80111b2:	b580      	push	{r7, lr}
 80111b4:	b084      	sub	sp, #16
 80111b6:	af00      	add	r7, sp, #0
 80111b8:	6078      	str	r0, [r7, #4]
 80111ba:	460b      	mov	r3, r1
 80111bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80111be:	2300      	movs	r3, #0
 80111c0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80111c2:	2300      	movs	r3, #0
 80111c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80111cc:	78fa      	ldrb	r2, [r7, #3]
 80111ce:	4611      	mov	r1, r2
 80111d0:	4618      	mov	r0, r3
 80111d2:	f7f8 f94a 	bl	800946a <HAL_PCD_EP_Close>
 80111d6:	4603      	mov	r3, r0
 80111d8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80111da:	7bfb      	ldrb	r3, [r7, #15]
 80111dc:	4618      	mov	r0, r3
 80111de:	f000 f8e5 	bl	80113ac <USBD_Get_USB_Status>
 80111e2:	4603      	mov	r3, r0
 80111e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80111e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80111e8:	4618      	mov	r0, r3
 80111ea:	3710      	adds	r7, #16
 80111ec:	46bd      	mov	sp, r7
 80111ee:	bd80      	pop	{r7, pc}

080111f0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80111f0:	b580      	push	{r7, lr}
 80111f2:	b084      	sub	sp, #16
 80111f4:	af00      	add	r7, sp, #0
 80111f6:	6078      	str	r0, [r7, #4]
 80111f8:	460b      	mov	r3, r1
 80111fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80111fc:	2300      	movs	r3, #0
 80111fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011200:	2300      	movs	r3, #0
 8011202:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801120a:	78fa      	ldrb	r2, [r7, #3]
 801120c:	4611      	mov	r1, r2
 801120e:	4618      	mov	r0, r3
 8011210:	f7f8 fa22 	bl	8009658 <HAL_PCD_EP_SetStall>
 8011214:	4603      	mov	r3, r0
 8011216:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011218:	7bfb      	ldrb	r3, [r7, #15]
 801121a:	4618      	mov	r0, r3
 801121c:	f000 f8c6 	bl	80113ac <USBD_Get_USB_Status>
 8011220:	4603      	mov	r3, r0
 8011222:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011224:	7bbb      	ldrb	r3, [r7, #14]
}
 8011226:	4618      	mov	r0, r3
 8011228:	3710      	adds	r7, #16
 801122a:	46bd      	mov	sp, r7
 801122c:	bd80      	pop	{r7, pc}

0801122e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801122e:	b580      	push	{r7, lr}
 8011230:	b084      	sub	sp, #16
 8011232:	af00      	add	r7, sp, #0
 8011234:	6078      	str	r0, [r7, #4]
 8011236:	460b      	mov	r3, r1
 8011238:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801123a:	2300      	movs	r3, #0
 801123c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801123e:	2300      	movs	r3, #0
 8011240:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011248:	78fa      	ldrb	r2, [r7, #3]
 801124a:	4611      	mov	r1, r2
 801124c:	4618      	mov	r0, r3
 801124e:	f7f8 fa67 	bl	8009720 <HAL_PCD_EP_ClrStall>
 8011252:	4603      	mov	r3, r0
 8011254:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011256:	7bfb      	ldrb	r3, [r7, #15]
 8011258:	4618      	mov	r0, r3
 801125a:	f000 f8a7 	bl	80113ac <USBD_Get_USB_Status>
 801125e:	4603      	mov	r3, r0
 8011260:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011262:	7bbb      	ldrb	r3, [r7, #14]
}
 8011264:	4618      	mov	r0, r3
 8011266:	3710      	adds	r7, #16
 8011268:	46bd      	mov	sp, r7
 801126a:	bd80      	pop	{r7, pc}

0801126c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801126c:	b480      	push	{r7}
 801126e:	b085      	sub	sp, #20
 8011270:	af00      	add	r7, sp, #0
 8011272:	6078      	str	r0, [r7, #4]
 8011274:	460b      	mov	r3, r1
 8011276:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801127e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011280:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011284:	2b00      	cmp	r3, #0
 8011286:	da0b      	bge.n	80112a0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011288:	78fb      	ldrb	r3, [r7, #3]
 801128a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801128e:	68f9      	ldr	r1, [r7, #12]
 8011290:	4613      	mov	r3, r2
 8011292:	00db      	lsls	r3, r3, #3
 8011294:	1a9b      	subs	r3, r3, r2
 8011296:	009b      	lsls	r3, r3, #2
 8011298:	440b      	add	r3, r1
 801129a:	333e      	adds	r3, #62	; 0x3e
 801129c:	781b      	ldrb	r3, [r3, #0]
 801129e:	e00b      	b.n	80112b8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80112a0:	78fb      	ldrb	r3, [r7, #3]
 80112a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80112a6:	68f9      	ldr	r1, [r7, #12]
 80112a8:	4613      	mov	r3, r2
 80112aa:	00db      	lsls	r3, r3, #3
 80112ac:	1a9b      	subs	r3, r3, r2
 80112ae:	009b      	lsls	r3, r3, #2
 80112b0:	440b      	add	r3, r1
 80112b2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80112b6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80112b8:	4618      	mov	r0, r3
 80112ba:	3714      	adds	r7, #20
 80112bc:	46bd      	mov	sp, r7
 80112be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112c2:	4770      	bx	lr

080112c4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80112c4:	b580      	push	{r7, lr}
 80112c6:	b084      	sub	sp, #16
 80112c8:	af00      	add	r7, sp, #0
 80112ca:	6078      	str	r0, [r7, #4]
 80112cc:	460b      	mov	r3, r1
 80112ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80112d0:	2300      	movs	r3, #0
 80112d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80112d4:	2300      	movs	r3, #0
 80112d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80112de:	78fa      	ldrb	r2, [r7, #3]
 80112e0:	4611      	mov	r1, r2
 80112e2:	4618      	mov	r0, r3
 80112e4:	f7f8 f834 	bl	8009350 <HAL_PCD_SetAddress>
 80112e8:	4603      	mov	r3, r0
 80112ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80112ec:	7bfb      	ldrb	r3, [r7, #15]
 80112ee:	4618      	mov	r0, r3
 80112f0:	f000 f85c 	bl	80113ac <USBD_Get_USB_Status>
 80112f4:	4603      	mov	r3, r0
 80112f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80112f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80112fa:	4618      	mov	r0, r3
 80112fc:	3710      	adds	r7, #16
 80112fe:	46bd      	mov	sp, r7
 8011300:	bd80      	pop	{r7, pc}

08011302 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011302:	b580      	push	{r7, lr}
 8011304:	b086      	sub	sp, #24
 8011306:	af00      	add	r7, sp, #0
 8011308:	60f8      	str	r0, [r7, #12]
 801130a:	607a      	str	r2, [r7, #4]
 801130c:	603b      	str	r3, [r7, #0]
 801130e:	460b      	mov	r3, r1
 8011310:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011312:	2300      	movs	r3, #0
 8011314:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011316:	2300      	movs	r3, #0
 8011318:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801131a:	68fb      	ldr	r3, [r7, #12]
 801131c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011320:	7af9      	ldrb	r1, [r7, #11]
 8011322:	683b      	ldr	r3, [r7, #0]
 8011324:	687a      	ldr	r2, [r7, #4]
 8011326:	f7f8 f94d 	bl	80095c4 <HAL_PCD_EP_Transmit>
 801132a:	4603      	mov	r3, r0
 801132c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801132e:	7dfb      	ldrb	r3, [r7, #23]
 8011330:	4618      	mov	r0, r3
 8011332:	f000 f83b 	bl	80113ac <USBD_Get_USB_Status>
 8011336:	4603      	mov	r3, r0
 8011338:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801133a:	7dbb      	ldrb	r3, [r7, #22]
}
 801133c:	4618      	mov	r0, r3
 801133e:	3718      	adds	r7, #24
 8011340:	46bd      	mov	sp, r7
 8011342:	bd80      	pop	{r7, pc}

08011344 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011344:	b580      	push	{r7, lr}
 8011346:	b086      	sub	sp, #24
 8011348:	af00      	add	r7, sp, #0
 801134a:	60f8      	str	r0, [r7, #12]
 801134c:	607a      	str	r2, [r7, #4]
 801134e:	603b      	str	r3, [r7, #0]
 8011350:	460b      	mov	r3, r1
 8011352:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011354:	2300      	movs	r3, #0
 8011356:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011358:	2300      	movs	r3, #0
 801135a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801135c:	68fb      	ldr	r3, [r7, #12]
 801135e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011362:	7af9      	ldrb	r1, [r7, #11]
 8011364:	683b      	ldr	r3, [r7, #0]
 8011366:	687a      	ldr	r2, [r7, #4]
 8011368:	f7f8 f8c9 	bl	80094fe <HAL_PCD_EP_Receive>
 801136c:	4603      	mov	r3, r0
 801136e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011370:	7dfb      	ldrb	r3, [r7, #23]
 8011372:	4618      	mov	r0, r3
 8011374:	f000 f81a 	bl	80113ac <USBD_Get_USB_Status>
 8011378:	4603      	mov	r3, r0
 801137a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801137c:	7dbb      	ldrb	r3, [r7, #22]
}
 801137e:	4618      	mov	r0, r3
 8011380:	3718      	adds	r7, #24
 8011382:	46bd      	mov	sp, r7
 8011384:	bd80      	pop	{r7, pc}

08011386 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011386:	b580      	push	{r7, lr}
 8011388:	b082      	sub	sp, #8
 801138a:	af00      	add	r7, sp, #0
 801138c:	6078      	str	r0, [r7, #4]
 801138e:	460b      	mov	r3, r1
 8011390:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011398:	78fa      	ldrb	r2, [r7, #3]
 801139a:	4611      	mov	r1, r2
 801139c:	4618      	mov	r0, r3
 801139e:	f7f8 f8f9 	bl	8009594 <HAL_PCD_EP_GetRxCount>
 80113a2:	4603      	mov	r3, r0
}
 80113a4:	4618      	mov	r0, r3
 80113a6:	3708      	adds	r7, #8
 80113a8:	46bd      	mov	sp, r7
 80113aa:	bd80      	pop	{r7, pc}

080113ac <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80113ac:	b480      	push	{r7}
 80113ae:	b085      	sub	sp, #20
 80113b0:	af00      	add	r7, sp, #0
 80113b2:	4603      	mov	r3, r0
 80113b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80113b6:	2300      	movs	r3, #0
 80113b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80113ba:	79fb      	ldrb	r3, [r7, #7]
 80113bc:	2b03      	cmp	r3, #3
 80113be:	d817      	bhi.n	80113f0 <USBD_Get_USB_Status+0x44>
 80113c0:	a201      	add	r2, pc, #4	; (adr r2, 80113c8 <USBD_Get_USB_Status+0x1c>)
 80113c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113c6:	bf00      	nop
 80113c8:	080113d9 	.word	0x080113d9
 80113cc:	080113df 	.word	0x080113df
 80113d0:	080113e5 	.word	0x080113e5
 80113d4:	080113eb 	.word	0x080113eb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80113d8:	2300      	movs	r3, #0
 80113da:	73fb      	strb	r3, [r7, #15]
    break;
 80113dc:	e00b      	b.n	80113f6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80113de:	2303      	movs	r3, #3
 80113e0:	73fb      	strb	r3, [r7, #15]
    break;
 80113e2:	e008      	b.n	80113f6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80113e4:	2301      	movs	r3, #1
 80113e6:	73fb      	strb	r3, [r7, #15]
    break;
 80113e8:	e005      	b.n	80113f6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80113ea:	2303      	movs	r3, #3
 80113ec:	73fb      	strb	r3, [r7, #15]
    break;
 80113ee:	e002      	b.n	80113f6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80113f0:	2303      	movs	r3, #3
 80113f2:	73fb      	strb	r3, [r7, #15]
    break;
 80113f4:	bf00      	nop
  }
  return usb_status;
 80113f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80113f8:	4618      	mov	r0, r3
 80113fa:	3714      	adds	r7, #20
 80113fc:	46bd      	mov	sp, r7
 80113fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011402:	4770      	bx	lr

08011404 <__assert_func>:
 8011404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011406:	461c      	mov	r4, r3
 8011408:	4b09      	ldr	r3, [pc, #36]	; (8011430 <__assert_func+0x2c>)
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	4605      	mov	r5, r0
 801140e:	68d8      	ldr	r0, [r3, #12]
 8011410:	b152      	cbz	r2, 8011428 <__assert_func+0x24>
 8011412:	4b08      	ldr	r3, [pc, #32]	; (8011434 <__assert_func+0x30>)
 8011414:	9100      	str	r1, [sp, #0]
 8011416:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801141a:	4907      	ldr	r1, [pc, #28]	; (8011438 <__assert_func+0x34>)
 801141c:	462b      	mov	r3, r5
 801141e:	4622      	mov	r2, r4
 8011420:	f000 f814 	bl	801144c <fiprintf>
 8011424:	f000 fccc 	bl	8011dc0 <abort>
 8011428:	4b04      	ldr	r3, [pc, #16]	; (801143c <__assert_func+0x38>)
 801142a:	461a      	mov	r2, r3
 801142c:	e7f2      	b.n	8011414 <__assert_func+0x10>
 801142e:	bf00      	nop
 8011430:	200001ec 	.word	0x200001ec
 8011434:	08012f94 	.word	0x08012f94
 8011438:	08012fa1 	.word	0x08012fa1
 801143c:	08012fcf 	.word	0x08012fcf

08011440 <__errno>:
 8011440:	4b01      	ldr	r3, [pc, #4]	; (8011448 <__errno+0x8>)
 8011442:	6818      	ldr	r0, [r3, #0]
 8011444:	4770      	bx	lr
 8011446:	bf00      	nop
 8011448:	200001ec 	.word	0x200001ec

0801144c <fiprintf>:
 801144c:	b40e      	push	{r1, r2, r3}
 801144e:	b503      	push	{r0, r1, lr}
 8011450:	4601      	mov	r1, r0
 8011452:	ab03      	add	r3, sp, #12
 8011454:	4805      	ldr	r0, [pc, #20]	; (801146c <fiprintf+0x20>)
 8011456:	f853 2b04 	ldr.w	r2, [r3], #4
 801145a:	6800      	ldr	r0, [r0, #0]
 801145c:	9301      	str	r3, [sp, #4]
 801145e:	f000 f921 	bl	80116a4 <_vfiprintf_r>
 8011462:	b002      	add	sp, #8
 8011464:	f85d eb04 	ldr.w	lr, [sp], #4
 8011468:	b003      	add	sp, #12
 801146a:	4770      	bx	lr
 801146c:	200001ec 	.word	0x200001ec

08011470 <__libc_init_array>:
 8011470:	b570      	push	{r4, r5, r6, lr}
 8011472:	4e0d      	ldr	r6, [pc, #52]	; (80114a8 <__libc_init_array+0x38>)
 8011474:	4c0d      	ldr	r4, [pc, #52]	; (80114ac <__libc_init_array+0x3c>)
 8011476:	1ba4      	subs	r4, r4, r6
 8011478:	10a4      	asrs	r4, r4, #2
 801147a:	2500      	movs	r5, #0
 801147c:	42a5      	cmp	r5, r4
 801147e:	d109      	bne.n	8011494 <__libc_init_array+0x24>
 8011480:	4e0b      	ldr	r6, [pc, #44]	; (80114b0 <__libc_init_array+0x40>)
 8011482:	4c0c      	ldr	r4, [pc, #48]	; (80114b4 <__libc_init_array+0x44>)
 8011484:	f001 f958 	bl	8012738 <_init>
 8011488:	1ba4      	subs	r4, r4, r6
 801148a:	10a4      	asrs	r4, r4, #2
 801148c:	2500      	movs	r5, #0
 801148e:	42a5      	cmp	r5, r4
 8011490:	d105      	bne.n	801149e <__libc_init_array+0x2e>
 8011492:	bd70      	pop	{r4, r5, r6, pc}
 8011494:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011498:	4798      	blx	r3
 801149a:	3501      	adds	r5, #1
 801149c:	e7ee      	b.n	801147c <__libc_init_array+0xc>
 801149e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80114a2:	4798      	blx	r3
 80114a4:	3501      	adds	r5, #1
 80114a6:	e7f2      	b.n	801148e <__libc_init_array+0x1e>
 80114a8:	08013070 	.word	0x08013070
 80114ac:	08013070 	.word	0x08013070
 80114b0:	08013070 	.word	0x08013070
 80114b4:	08013074 	.word	0x08013074

080114b8 <malloc>:
 80114b8:	4b02      	ldr	r3, [pc, #8]	; (80114c4 <malloc+0xc>)
 80114ba:	4601      	mov	r1, r0
 80114bc:	6818      	ldr	r0, [r3, #0]
 80114be:	f000 b86d 	b.w	801159c <_malloc_r>
 80114c2:	bf00      	nop
 80114c4:	200001ec 	.word	0x200001ec

080114c8 <free>:
 80114c8:	4b02      	ldr	r3, [pc, #8]	; (80114d4 <free+0xc>)
 80114ca:	4601      	mov	r1, r0
 80114cc:	6818      	ldr	r0, [r3, #0]
 80114ce:	f000 b817 	b.w	8011500 <_free_r>
 80114d2:	bf00      	nop
 80114d4:	200001ec 	.word	0x200001ec

080114d8 <memcpy>:
 80114d8:	b510      	push	{r4, lr}
 80114da:	1e43      	subs	r3, r0, #1
 80114dc:	440a      	add	r2, r1
 80114de:	4291      	cmp	r1, r2
 80114e0:	d100      	bne.n	80114e4 <memcpy+0xc>
 80114e2:	bd10      	pop	{r4, pc}
 80114e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80114e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80114ec:	e7f7      	b.n	80114de <memcpy+0x6>

080114ee <memset>:
 80114ee:	4402      	add	r2, r0
 80114f0:	4603      	mov	r3, r0
 80114f2:	4293      	cmp	r3, r2
 80114f4:	d100      	bne.n	80114f8 <memset+0xa>
 80114f6:	4770      	bx	lr
 80114f8:	f803 1b01 	strb.w	r1, [r3], #1
 80114fc:	e7f9      	b.n	80114f2 <memset+0x4>
	...

08011500 <_free_r>:
 8011500:	b538      	push	{r3, r4, r5, lr}
 8011502:	4605      	mov	r5, r0
 8011504:	2900      	cmp	r1, #0
 8011506:	d045      	beq.n	8011594 <_free_r+0x94>
 8011508:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801150c:	1f0c      	subs	r4, r1, #4
 801150e:	2b00      	cmp	r3, #0
 8011510:	bfb8      	it	lt
 8011512:	18e4      	addlt	r4, r4, r3
 8011514:	f000 fe53 	bl	80121be <__malloc_lock>
 8011518:	4a1f      	ldr	r2, [pc, #124]	; (8011598 <_free_r+0x98>)
 801151a:	6813      	ldr	r3, [r2, #0]
 801151c:	4610      	mov	r0, r2
 801151e:	b933      	cbnz	r3, 801152e <_free_r+0x2e>
 8011520:	6063      	str	r3, [r4, #4]
 8011522:	6014      	str	r4, [r2, #0]
 8011524:	4628      	mov	r0, r5
 8011526:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801152a:	f000 be49 	b.w	80121c0 <__malloc_unlock>
 801152e:	42a3      	cmp	r3, r4
 8011530:	d90c      	bls.n	801154c <_free_r+0x4c>
 8011532:	6821      	ldr	r1, [r4, #0]
 8011534:	1862      	adds	r2, r4, r1
 8011536:	4293      	cmp	r3, r2
 8011538:	bf04      	itt	eq
 801153a:	681a      	ldreq	r2, [r3, #0]
 801153c:	685b      	ldreq	r3, [r3, #4]
 801153e:	6063      	str	r3, [r4, #4]
 8011540:	bf04      	itt	eq
 8011542:	1852      	addeq	r2, r2, r1
 8011544:	6022      	streq	r2, [r4, #0]
 8011546:	6004      	str	r4, [r0, #0]
 8011548:	e7ec      	b.n	8011524 <_free_r+0x24>
 801154a:	4613      	mov	r3, r2
 801154c:	685a      	ldr	r2, [r3, #4]
 801154e:	b10a      	cbz	r2, 8011554 <_free_r+0x54>
 8011550:	42a2      	cmp	r2, r4
 8011552:	d9fa      	bls.n	801154a <_free_r+0x4a>
 8011554:	6819      	ldr	r1, [r3, #0]
 8011556:	1858      	adds	r0, r3, r1
 8011558:	42a0      	cmp	r0, r4
 801155a:	d10b      	bne.n	8011574 <_free_r+0x74>
 801155c:	6820      	ldr	r0, [r4, #0]
 801155e:	4401      	add	r1, r0
 8011560:	1858      	adds	r0, r3, r1
 8011562:	4282      	cmp	r2, r0
 8011564:	6019      	str	r1, [r3, #0]
 8011566:	d1dd      	bne.n	8011524 <_free_r+0x24>
 8011568:	6810      	ldr	r0, [r2, #0]
 801156a:	6852      	ldr	r2, [r2, #4]
 801156c:	605a      	str	r2, [r3, #4]
 801156e:	4401      	add	r1, r0
 8011570:	6019      	str	r1, [r3, #0]
 8011572:	e7d7      	b.n	8011524 <_free_r+0x24>
 8011574:	d902      	bls.n	801157c <_free_r+0x7c>
 8011576:	230c      	movs	r3, #12
 8011578:	602b      	str	r3, [r5, #0]
 801157a:	e7d3      	b.n	8011524 <_free_r+0x24>
 801157c:	6820      	ldr	r0, [r4, #0]
 801157e:	1821      	adds	r1, r4, r0
 8011580:	428a      	cmp	r2, r1
 8011582:	bf04      	itt	eq
 8011584:	6811      	ldreq	r1, [r2, #0]
 8011586:	6852      	ldreq	r2, [r2, #4]
 8011588:	6062      	str	r2, [r4, #4]
 801158a:	bf04      	itt	eq
 801158c:	1809      	addeq	r1, r1, r0
 801158e:	6021      	streq	r1, [r4, #0]
 8011590:	605c      	str	r4, [r3, #4]
 8011592:	e7c7      	b.n	8011524 <_free_r+0x24>
 8011594:	bd38      	pop	{r3, r4, r5, pc}
 8011596:	bf00      	nop
 8011598:	20000694 	.word	0x20000694

0801159c <_malloc_r>:
 801159c:	b570      	push	{r4, r5, r6, lr}
 801159e:	1ccd      	adds	r5, r1, #3
 80115a0:	f025 0503 	bic.w	r5, r5, #3
 80115a4:	3508      	adds	r5, #8
 80115a6:	2d0c      	cmp	r5, #12
 80115a8:	bf38      	it	cc
 80115aa:	250c      	movcc	r5, #12
 80115ac:	2d00      	cmp	r5, #0
 80115ae:	4606      	mov	r6, r0
 80115b0:	db01      	blt.n	80115b6 <_malloc_r+0x1a>
 80115b2:	42a9      	cmp	r1, r5
 80115b4:	d903      	bls.n	80115be <_malloc_r+0x22>
 80115b6:	230c      	movs	r3, #12
 80115b8:	6033      	str	r3, [r6, #0]
 80115ba:	2000      	movs	r0, #0
 80115bc:	bd70      	pop	{r4, r5, r6, pc}
 80115be:	f000 fdfe 	bl	80121be <__malloc_lock>
 80115c2:	4a21      	ldr	r2, [pc, #132]	; (8011648 <_malloc_r+0xac>)
 80115c4:	6814      	ldr	r4, [r2, #0]
 80115c6:	4621      	mov	r1, r4
 80115c8:	b991      	cbnz	r1, 80115f0 <_malloc_r+0x54>
 80115ca:	4c20      	ldr	r4, [pc, #128]	; (801164c <_malloc_r+0xb0>)
 80115cc:	6823      	ldr	r3, [r4, #0]
 80115ce:	b91b      	cbnz	r3, 80115d8 <_malloc_r+0x3c>
 80115d0:	4630      	mov	r0, r6
 80115d2:	f000 fb05 	bl	8011be0 <_sbrk_r>
 80115d6:	6020      	str	r0, [r4, #0]
 80115d8:	4629      	mov	r1, r5
 80115da:	4630      	mov	r0, r6
 80115dc:	f000 fb00 	bl	8011be0 <_sbrk_r>
 80115e0:	1c43      	adds	r3, r0, #1
 80115e2:	d124      	bne.n	801162e <_malloc_r+0x92>
 80115e4:	230c      	movs	r3, #12
 80115e6:	6033      	str	r3, [r6, #0]
 80115e8:	4630      	mov	r0, r6
 80115ea:	f000 fde9 	bl	80121c0 <__malloc_unlock>
 80115ee:	e7e4      	b.n	80115ba <_malloc_r+0x1e>
 80115f0:	680b      	ldr	r3, [r1, #0]
 80115f2:	1b5b      	subs	r3, r3, r5
 80115f4:	d418      	bmi.n	8011628 <_malloc_r+0x8c>
 80115f6:	2b0b      	cmp	r3, #11
 80115f8:	d90f      	bls.n	801161a <_malloc_r+0x7e>
 80115fa:	600b      	str	r3, [r1, #0]
 80115fc:	50cd      	str	r5, [r1, r3]
 80115fe:	18cc      	adds	r4, r1, r3
 8011600:	4630      	mov	r0, r6
 8011602:	f000 fddd 	bl	80121c0 <__malloc_unlock>
 8011606:	f104 000b 	add.w	r0, r4, #11
 801160a:	1d23      	adds	r3, r4, #4
 801160c:	f020 0007 	bic.w	r0, r0, #7
 8011610:	1ac3      	subs	r3, r0, r3
 8011612:	d0d3      	beq.n	80115bc <_malloc_r+0x20>
 8011614:	425a      	negs	r2, r3
 8011616:	50e2      	str	r2, [r4, r3]
 8011618:	e7d0      	b.n	80115bc <_malloc_r+0x20>
 801161a:	428c      	cmp	r4, r1
 801161c:	684b      	ldr	r3, [r1, #4]
 801161e:	bf16      	itet	ne
 8011620:	6063      	strne	r3, [r4, #4]
 8011622:	6013      	streq	r3, [r2, #0]
 8011624:	460c      	movne	r4, r1
 8011626:	e7eb      	b.n	8011600 <_malloc_r+0x64>
 8011628:	460c      	mov	r4, r1
 801162a:	6849      	ldr	r1, [r1, #4]
 801162c:	e7cc      	b.n	80115c8 <_malloc_r+0x2c>
 801162e:	1cc4      	adds	r4, r0, #3
 8011630:	f024 0403 	bic.w	r4, r4, #3
 8011634:	42a0      	cmp	r0, r4
 8011636:	d005      	beq.n	8011644 <_malloc_r+0xa8>
 8011638:	1a21      	subs	r1, r4, r0
 801163a:	4630      	mov	r0, r6
 801163c:	f000 fad0 	bl	8011be0 <_sbrk_r>
 8011640:	3001      	adds	r0, #1
 8011642:	d0cf      	beq.n	80115e4 <_malloc_r+0x48>
 8011644:	6025      	str	r5, [r4, #0]
 8011646:	e7db      	b.n	8011600 <_malloc_r+0x64>
 8011648:	20000694 	.word	0x20000694
 801164c:	20000698 	.word	0x20000698

08011650 <__sfputc_r>:
 8011650:	6893      	ldr	r3, [r2, #8]
 8011652:	3b01      	subs	r3, #1
 8011654:	2b00      	cmp	r3, #0
 8011656:	b410      	push	{r4}
 8011658:	6093      	str	r3, [r2, #8]
 801165a:	da08      	bge.n	801166e <__sfputc_r+0x1e>
 801165c:	6994      	ldr	r4, [r2, #24]
 801165e:	42a3      	cmp	r3, r4
 8011660:	db01      	blt.n	8011666 <__sfputc_r+0x16>
 8011662:	290a      	cmp	r1, #10
 8011664:	d103      	bne.n	801166e <__sfputc_r+0x1e>
 8011666:	f85d 4b04 	ldr.w	r4, [sp], #4
 801166a:	f000 bae9 	b.w	8011c40 <__swbuf_r>
 801166e:	6813      	ldr	r3, [r2, #0]
 8011670:	1c58      	adds	r0, r3, #1
 8011672:	6010      	str	r0, [r2, #0]
 8011674:	7019      	strb	r1, [r3, #0]
 8011676:	4608      	mov	r0, r1
 8011678:	f85d 4b04 	ldr.w	r4, [sp], #4
 801167c:	4770      	bx	lr

0801167e <__sfputs_r>:
 801167e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011680:	4606      	mov	r6, r0
 8011682:	460f      	mov	r7, r1
 8011684:	4614      	mov	r4, r2
 8011686:	18d5      	adds	r5, r2, r3
 8011688:	42ac      	cmp	r4, r5
 801168a:	d101      	bne.n	8011690 <__sfputs_r+0x12>
 801168c:	2000      	movs	r0, #0
 801168e:	e007      	b.n	80116a0 <__sfputs_r+0x22>
 8011690:	463a      	mov	r2, r7
 8011692:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011696:	4630      	mov	r0, r6
 8011698:	f7ff ffda 	bl	8011650 <__sfputc_r>
 801169c:	1c43      	adds	r3, r0, #1
 801169e:	d1f3      	bne.n	8011688 <__sfputs_r+0xa>
 80116a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080116a4 <_vfiprintf_r>:
 80116a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116a8:	460c      	mov	r4, r1
 80116aa:	b09d      	sub	sp, #116	; 0x74
 80116ac:	4617      	mov	r7, r2
 80116ae:	461d      	mov	r5, r3
 80116b0:	4606      	mov	r6, r0
 80116b2:	b118      	cbz	r0, 80116bc <_vfiprintf_r+0x18>
 80116b4:	6983      	ldr	r3, [r0, #24]
 80116b6:	b90b      	cbnz	r3, 80116bc <_vfiprintf_r+0x18>
 80116b8:	f000 fc7a 	bl	8011fb0 <__sinit>
 80116bc:	4b7c      	ldr	r3, [pc, #496]	; (80118b0 <_vfiprintf_r+0x20c>)
 80116be:	429c      	cmp	r4, r3
 80116c0:	d158      	bne.n	8011774 <_vfiprintf_r+0xd0>
 80116c2:	6874      	ldr	r4, [r6, #4]
 80116c4:	89a3      	ldrh	r3, [r4, #12]
 80116c6:	0718      	lsls	r0, r3, #28
 80116c8:	d55e      	bpl.n	8011788 <_vfiprintf_r+0xe4>
 80116ca:	6923      	ldr	r3, [r4, #16]
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d05b      	beq.n	8011788 <_vfiprintf_r+0xe4>
 80116d0:	2300      	movs	r3, #0
 80116d2:	9309      	str	r3, [sp, #36]	; 0x24
 80116d4:	2320      	movs	r3, #32
 80116d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80116da:	2330      	movs	r3, #48	; 0x30
 80116dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80116e0:	9503      	str	r5, [sp, #12]
 80116e2:	f04f 0b01 	mov.w	fp, #1
 80116e6:	46b8      	mov	r8, r7
 80116e8:	4645      	mov	r5, r8
 80116ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 80116ee:	b10b      	cbz	r3, 80116f4 <_vfiprintf_r+0x50>
 80116f0:	2b25      	cmp	r3, #37	; 0x25
 80116f2:	d154      	bne.n	801179e <_vfiprintf_r+0xfa>
 80116f4:	ebb8 0a07 	subs.w	sl, r8, r7
 80116f8:	d00b      	beq.n	8011712 <_vfiprintf_r+0x6e>
 80116fa:	4653      	mov	r3, sl
 80116fc:	463a      	mov	r2, r7
 80116fe:	4621      	mov	r1, r4
 8011700:	4630      	mov	r0, r6
 8011702:	f7ff ffbc 	bl	801167e <__sfputs_r>
 8011706:	3001      	adds	r0, #1
 8011708:	f000 80c2 	beq.w	8011890 <_vfiprintf_r+0x1ec>
 801170c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801170e:	4453      	add	r3, sl
 8011710:	9309      	str	r3, [sp, #36]	; 0x24
 8011712:	f898 3000 	ldrb.w	r3, [r8]
 8011716:	2b00      	cmp	r3, #0
 8011718:	f000 80ba 	beq.w	8011890 <_vfiprintf_r+0x1ec>
 801171c:	2300      	movs	r3, #0
 801171e:	f04f 32ff 	mov.w	r2, #4294967295
 8011722:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011726:	9304      	str	r3, [sp, #16]
 8011728:	9307      	str	r3, [sp, #28]
 801172a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801172e:	931a      	str	r3, [sp, #104]	; 0x68
 8011730:	46a8      	mov	r8, r5
 8011732:	2205      	movs	r2, #5
 8011734:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011738:	485e      	ldr	r0, [pc, #376]	; (80118b4 <_vfiprintf_r+0x210>)
 801173a:	f7ee fd51 	bl	80001e0 <memchr>
 801173e:	9b04      	ldr	r3, [sp, #16]
 8011740:	bb78      	cbnz	r0, 80117a2 <_vfiprintf_r+0xfe>
 8011742:	06d9      	lsls	r1, r3, #27
 8011744:	bf44      	itt	mi
 8011746:	2220      	movmi	r2, #32
 8011748:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801174c:	071a      	lsls	r2, r3, #28
 801174e:	bf44      	itt	mi
 8011750:	222b      	movmi	r2, #43	; 0x2b
 8011752:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011756:	782a      	ldrb	r2, [r5, #0]
 8011758:	2a2a      	cmp	r2, #42	; 0x2a
 801175a:	d02a      	beq.n	80117b2 <_vfiprintf_r+0x10e>
 801175c:	9a07      	ldr	r2, [sp, #28]
 801175e:	46a8      	mov	r8, r5
 8011760:	2000      	movs	r0, #0
 8011762:	250a      	movs	r5, #10
 8011764:	4641      	mov	r1, r8
 8011766:	f811 3b01 	ldrb.w	r3, [r1], #1
 801176a:	3b30      	subs	r3, #48	; 0x30
 801176c:	2b09      	cmp	r3, #9
 801176e:	d969      	bls.n	8011844 <_vfiprintf_r+0x1a0>
 8011770:	b360      	cbz	r0, 80117cc <_vfiprintf_r+0x128>
 8011772:	e024      	b.n	80117be <_vfiprintf_r+0x11a>
 8011774:	4b50      	ldr	r3, [pc, #320]	; (80118b8 <_vfiprintf_r+0x214>)
 8011776:	429c      	cmp	r4, r3
 8011778:	d101      	bne.n	801177e <_vfiprintf_r+0xda>
 801177a:	68b4      	ldr	r4, [r6, #8]
 801177c:	e7a2      	b.n	80116c4 <_vfiprintf_r+0x20>
 801177e:	4b4f      	ldr	r3, [pc, #316]	; (80118bc <_vfiprintf_r+0x218>)
 8011780:	429c      	cmp	r4, r3
 8011782:	bf08      	it	eq
 8011784:	68f4      	ldreq	r4, [r6, #12]
 8011786:	e79d      	b.n	80116c4 <_vfiprintf_r+0x20>
 8011788:	4621      	mov	r1, r4
 801178a:	4630      	mov	r0, r6
 801178c:	f000 faaa 	bl	8011ce4 <__swsetup_r>
 8011790:	2800      	cmp	r0, #0
 8011792:	d09d      	beq.n	80116d0 <_vfiprintf_r+0x2c>
 8011794:	f04f 30ff 	mov.w	r0, #4294967295
 8011798:	b01d      	add	sp, #116	; 0x74
 801179a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801179e:	46a8      	mov	r8, r5
 80117a0:	e7a2      	b.n	80116e8 <_vfiprintf_r+0x44>
 80117a2:	4a44      	ldr	r2, [pc, #272]	; (80118b4 <_vfiprintf_r+0x210>)
 80117a4:	1a80      	subs	r0, r0, r2
 80117a6:	fa0b f000 	lsl.w	r0, fp, r0
 80117aa:	4318      	orrs	r0, r3
 80117ac:	9004      	str	r0, [sp, #16]
 80117ae:	4645      	mov	r5, r8
 80117b0:	e7be      	b.n	8011730 <_vfiprintf_r+0x8c>
 80117b2:	9a03      	ldr	r2, [sp, #12]
 80117b4:	1d11      	adds	r1, r2, #4
 80117b6:	6812      	ldr	r2, [r2, #0]
 80117b8:	9103      	str	r1, [sp, #12]
 80117ba:	2a00      	cmp	r2, #0
 80117bc:	db01      	blt.n	80117c2 <_vfiprintf_r+0x11e>
 80117be:	9207      	str	r2, [sp, #28]
 80117c0:	e004      	b.n	80117cc <_vfiprintf_r+0x128>
 80117c2:	4252      	negs	r2, r2
 80117c4:	f043 0302 	orr.w	r3, r3, #2
 80117c8:	9207      	str	r2, [sp, #28]
 80117ca:	9304      	str	r3, [sp, #16]
 80117cc:	f898 3000 	ldrb.w	r3, [r8]
 80117d0:	2b2e      	cmp	r3, #46	; 0x2e
 80117d2:	d10e      	bne.n	80117f2 <_vfiprintf_r+0x14e>
 80117d4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80117d8:	2b2a      	cmp	r3, #42	; 0x2a
 80117da:	d138      	bne.n	801184e <_vfiprintf_r+0x1aa>
 80117dc:	9b03      	ldr	r3, [sp, #12]
 80117de:	1d1a      	adds	r2, r3, #4
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	9203      	str	r2, [sp, #12]
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	bfb8      	it	lt
 80117e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80117ec:	f108 0802 	add.w	r8, r8, #2
 80117f0:	9305      	str	r3, [sp, #20]
 80117f2:	4d33      	ldr	r5, [pc, #204]	; (80118c0 <_vfiprintf_r+0x21c>)
 80117f4:	f898 1000 	ldrb.w	r1, [r8]
 80117f8:	2203      	movs	r2, #3
 80117fa:	4628      	mov	r0, r5
 80117fc:	f7ee fcf0 	bl	80001e0 <memchr>
 8011800:	b140      	cbz	r0, 8011814 <_vfiprintf_r+0x170>
 8011802:	2340      	movs	r3, #64	; 0x40
 8011804:	1b40      	subs	r0, r0, r5
 8011806:	fa03 f000 	lsl.w	r0, r3, r0
 801180a:	9b04      	ldr	r3, [sp, #16]
 801180c:	4303      	orrs	r3, r0
 801180e:	f108 0801 	add.w	r8, r8, #1
 8011812:	9304      	str	r3, [sp, #16]
 8011814:	f898 1000 	ldrb.w	r1, [r8]
 8011818:	482a      	ldr	r0, [pc, #168]	; (80118c4 <_vfiprintf_r+0x220>)
 801181a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801181e:	2206      	movs	r2, #6
 8011820:	f108 0701 	add.w	r7, r8, #1
 8011824:	f7ee fcdc 	bl	80001e0 <memchr>
 8011828:	2800      	cmp	r0, #0
 801182a:	d037      	beq.n	801189c <_vfiprintf_r+0x1f8>
 801182c:	4b26      	ldr	r3, [pc, #152]	; (80118c8 <_vfiprintf_r+0x224>)
 801182e:	bb1b      	cbnz	r3, 8011878 <_vfiprintf_r+0x1d4>
 8011830:	9b03      	ldr	r3, [sp, #12]
 8011832:	3307      	adds	r3, #7
 8011834:	f023 0307 	bic.w	r3, r3, #7
 8011838:	3308      	adds	r3, #8
 801183a:	9303      	str	r3, [sp, #12]
 801183c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801183e:	444b      	add	r3, r9
 8011840:	9309      	str	r3, [sp, #36]	; 0x24
 8011842:	e750      	b.n	80116e6 <_vfiprintf_r+0x42>
 8011844:	fb05 3202 	mla	r2, r5, r2, r3
 8011848:	2001      	movs	r0, #1
 801184a:	4688      	mov	r8, r1
 801184c:	e78a      	b.n	8011764 <_vfiprintf_r+0xc0>
 801184e:	2300      	movs	r3, #0
 8011850:	f108 0801 	add.w	r8, r8, #1
 8011854:	9305      	str	r3, [sp, #20]
 8011856:	4619      	mov	r1, r3
 8011858:	250a      	movs	r5, #10
 801185a:	4640      	mov	r0, r8
 801185c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011860:	3a30      	subs	r2, #48	; 0x30
 8011862:	2a09      	cmp	r2, #9
 8011864:	d903      	bls.n	801186e <_vfiprintf_r+0x1ca>
 8011866:	2b00      	cmp	r3, #0
 8011868:	d0c3      	beq.n	80117f2 <_vfiprintf_r+0x14e>
 801186a:	9105      	str	r1, [sp, #20]
 801186c:	e7c1      	b.n	80117f2 <_vfiprintf_r+0x14e>
 801186e:	fb05 2101 	mla	r1, r5, r1, r2
 8011872:	2301      	movs	r3, #1
 8011874:	4680      	mov	r8, r0
 8011876:	e7f0      	b.n	801185a <_vfiprintf_r+0x1b6>
 8011878:	ab03      	add	r3, sp, #12
 801187a:	9300      	str	r3, [sp, #0]
 801187c:	4622      	mov	r2, r4
 801187e:	4b13      	ldr	r3, [pc, #76]	; (80118cc <_vfiprintf_r+0x228>)
 8011880:	a904      	add	r1, sp, #16
 8011882:	4630      	mov	r0, r6
 8011884:	f3af 8000 	nop.w
 8011888:	f1b0 3fff 	cmp.w	r0, #4294967295
 801188c:	4681      	mov	r9, r0
 801188e:	d1d5      	bne.n	801183c <_vfiprintf_r+0x198>
 8011890:	89a3      	ldrh	r3, [r4, #12]
 8011892:	065b      	lsls	r3, r3, #25
 8011894:	f53f af7e 	bmi.w	8011794 <_vfiprintf_r+0xf0>
 8011898:	9809      	ldr	r0, [sp, #36]	; 0x24
 801189a:	e77d      	b.n	8011798 <_vfiprintf_r+0xf4>
 801189c:	ab03      	add	r3, sp, #12
 801189e:	9300      	str	r3, [sp, #0]
 80118a0:	4622      	mov	r2, r4
 80118a2:	4b0a      	ldr	r3, [pc, #40]	; (80118cc <_vfiprintf_r+0x228>)
 80118a4:	a904      	add	r1, sp, #16
 80118a6:	4630      	mov	r0, r6
 80118a8:	f000 f888 	bl	80119bc <_printf_i>
 80118ac:	e7ec      	b.n	8011888 <_vfiprintf_r+0x1e4>
 80118ae:	bf00      	nop
 80118b0:	08013028 	.word	0x08013028
 80118b4:	08012fd4 	.word	0x08012fd4
 80118b8:	08013048 	.word	0x08013048
 80118bc:	08013008 	.word	0x08013008
 80118c0:	08012fda 	.word	0x08012fda
 80118c4:	08012fde 	.word	0x08012fde
 80118c8:	00000000 	.word	0x00000000
 80118cc:	0801167f 	.word	0x0801167f

080118d0 <_printf_common>:
 80118d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80118d4:	4691      	mov	r9, r2
 80118d6:	461f      	mov	r7, r3
 80118d8:	688a      	ldr	r2, [r1, #8]
 80118da:	690b      	ldr	r3, [r1, #16]
 80118dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80118e0:	4293      	cmp	r3, r2
 80118e2:	bfb8      	it	lt
 80118e4:	4613      	movlt	r3, r2
 80118e6:	f8c9 3000 	str.w	r3, [r9]
 80118ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80118ee:	4606      	mov	r6, r0
 80118f0:	460c      	mov	r4, r1
 80118f2:	b112      	cbz	r2, 80118fa <_printf_common+0x2a>
 80118f4:	3301      	adds	r3, #1
 80118f6:	f8c9 3000 	str.w	r3, [r9]
 80118fa:	6823      	ldr	r3, [r4, #0]
 80118fc:	0699      	lsls	r1, r3, #26
 80118fe:	bf42      	ittt	mi
 8011900:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011904:	3302      	addmi	r3, #2
 8011906:	f8c9 3000 	strmi.w	r3, [r9]
 801190a:	6825      	ldr	r5, [r4, #0]
 801190c:	f015 0506 	ands.w	r5, r5, #6
 8011910:	d107      	bne.n	8011922 <_printf_common+0x52>
 8011912:	f104 0a19 	add.w	sl, r4, #25
 8011916:	68e3      	ldr	r3, [r4, #12]
 8011918:	f8d9 2000 	ldr.w	r2, [r9]
 801191c:	1a9b      	subs	r3, r3, r2
 801191e:	42ab      	cmp	r3, r5
 8011920:	dc28      	bgt.n	8011974 <_printf_common+0xa4>
 8011922:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011926:	6822      	ldr	r2, [r4, #0]
 8011928:	3300      	adds	r3, #0
 801192a:	bf18      	it	ne
 801192c:	2301      	movne	r3, #1
 801192e:	0692      	lsls	r2, r2, #26
 8011930:	d42d      	bmi.n	801198e <_printf_common+0xbe>
 8011932:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011936:	4639      	mov	r1, r7
 8011938:	4630      	mov	r0, r6
 801193a:	47c0      	blx	r8
 801193c:	3001      	adds	r0, #1
 801193e:	d020      	beq.n	8011982 <_printf_common+0xb2>
 8011940:	6823      	ldr	r3, [r4, #0]
 8011942:	68e5      	ldr	r5, [r4, #12]
 8011944:	f8d9 2000 	ldr.w	r2, [r9]
 8011948:	f003 0306 	and.w	r3, r3, #6
 801194c:	2b04      	cmp	r3, #4
 801194e:	bf08      	it	eq
 8011950:	1aad      	subeq	r5, r5, r2
 8011952:	68a3      	ldr	r3, [r4, #8]
 8011954:	6922      	ldr	r2, [r4, #16]
 8011956:	bf0c      	ite	eq
 8011958:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801195c:	2500      	movne	r5, #0
 801195e:	4293      	cmp	r3, r2
 8011960:	bfc4      	itt	gt
 8011962:	1a9b      	subgt	r3, r3, r2
 8011964:	18ed      	addgt	r5, r5, r3
 8011966:	f04f 0900 	mov.w	r9, #0
 801196a:	341a      	adds	r4, #26
 801196c:	454d      	cmp	r5, r9
 801196e:	d11a      	bne.n	80119a6 <_printf_common+0xd6>
 8011970:	2000      	movs	r0, #0
 8011972:	e008      	b.n	8011986 <_printf_common+0xb6>
 8011974:	2301      	movs	r3, #1
 8011976:	4652      	mov	r2, sl
 8011978:	4639      	mov	r1, r7
 801197a:	4630      	mov	r0, r6
 801197c:	47c0      	blx	r8
 801197e:	3001      	adds	r0, #1
 8011980:	d103      	bne.n	801198a <_printf_common+0xba>
 8011982:	f04f 30ff 	mov.w	r0, #4294967295
 8011986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801198a:	3501      	adds	r5, #1
 801198c:	e7c3      	b.n	8011916 <_printf_common+0x46>
 801198e:	18e1      	adds	r1, r4, r3
 8011990:	1c5a      	adds	r2, r3, #1
 8011992:	2030      	movs	r0, #48	; 0x30
 8011994:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011998:	4422      	add	r2, r4
 801199a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801199e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80119a2:	3302      	adds	r3, #2
 80119a4:	e7c5      	b.n	8011932 <_printf_common+0x62>
 80119a6:	2301      	movs	r3, #1
 80119a8:	4622      	mov	r2, r4
 80119aa:	4639      	mov	r1, r7
 80119ac:	4630      	mov	r0, r6
 80119ae:	47c0      	blx	r8
 80119b0:	3001      	adds	r0, #1
 80119b2:	d0e6      	beq.n	8011982 <_printf_common+0xb2>
 80119b4:	f109 0901 	add.w	r9, r9, #1
 80119b8:	e7d8      	b.n	801196c <_printf_common+0x9c>
	...

080119bc <_printf_i>:
 80119bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80119c0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80119c4:	460c      	mov	r4, r1
 80119c6:	7e09      	ldrb	r1, [r1, #24]
 80119c8:	b085      	sub	sp, #20
 80119ca:	296e      	cmp	r1, #110	; 0x6e
 80119cc:	4617      	mov	r7, r2
 80119ce:	4606      	mov	r6, r0
 80119d0:	4698      	mov	r8, r3
 80119d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80119d4:	f000 80b3 	beq.w	8011b3e <_printf_i+0x182>
 80119d8:	d822      	bhi.n	8011a20 <_printf_i+0x64>
 80119da:	2963      	cmp	r1, #99	; 0x63
 80119dc:	d036      	beq.n	8011a4c <_printf_i+0x90>
 80119de:	d80a      	bhi.n	80119f6 <_printf_i+0x3a>
 80119e0:	2900      	cmp	r1, #0
 80119e2:	f000 80b9 	beq.w	8011b58 <_printf_i+0x19c>
 80119e6:	2958      	cmp	r1, #88	; 0x58
 80119e8:	f000 8083 	beq.w	8011af2 <_printf_i+0x136>
 80119ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80119f0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80119f4:	e032      	b.n	8011a5c <_printf_i+0xa0>
 80119f6:	2964      	cmp	r1, #100	; 0x64
 80119f8:	d001      	beq.n	80119fe <_printf_i+0x42>
 80119fa:	2969      	cmp	r1, #105	; 0x69
 80119fc:	d1f6      	bne.n	80119ec <_printf_i+0x30>
 80119fe:	6820      	ldr	r0, [r4, #0]
 8011a00:	6813      	ldr	r3, [r2, #0]
 8011a02:	0605      	lsls	r5, r0, #24
 8011a04:	f103 0104 	add.w	r1, r3, #4
 8011a08:	d52a      	bpl.n	8011a60 <_printf_i+0xa4>
 8011a0a:	681b      	ldr	r3, [r3, #0]
 8011a0c:	6011      	str	r1, [r2, #0]
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	da03      	bge.n	8011a1a <_printf_i+0x5e>
 8011a12:	222d      	movs	r2, #45	; 0x2d
 8011a14:	425b      	negs	r3, r3
 8011a16:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011a1a:	486f      	ldr	r0, [pc, #444]	; (8011bd8 <_printf_i+0x21c>)
 8011a1c:	220a      	movs	r2, #10
 8011a1e:	e039      	b.n	8011a94 <_printf_i+0xd8>
 8011a20:	2973      	cmp	r1, #115	; 0x73
 8011a22:	f000 809d 	beq.w	8011b60 <_printf_i+0x1a4>
 8011a26:	d808      	bhi.n	8011a3a <_printf_i+0x7e>
 8011a28:	296f      	cmp	r1, #111	; 0x6f
 8011a2a:	d020      	beq.n	8011a6e <_printf_i+0xb2>
 8011a2c:	2970      	cmp	r1, #112	; 0x70
 8011a2e:	d1dd      	bne.n	80119ec <_printf_i+0x30>
 8011a30:	6823      	ldr	r3, [r4, #0]
 8011a32:	f043 0320 	orr.w	r3, r3, #32
 8011a36:	6023      	str	r3, [r4, #0]
 8011a38:	e003      	b.n	8011a42 <_printf_i+0x86>
 8011a3a:	2975      	cmp	r1, #117	; 0x75
 8011a3c:	d017      	beq.n	8011a6e <_printf_i+0xb2>
 8011a3e:	2978      	cmp	r1, #120	; 0x78
 8011a40:	d1d4      	bne.n	80119ec <_printf_i+0x30>
 8011a42:	2378      	movs	r3, #120	; 0x78
 8011a44:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011a48:	4864      	ldr	r0, [pc, #400]	; (8011bdc <_printf_i+0x220>)
 8011a4a:	e055      	b.n	8011af8 <_printf_i+0x13c>
 8011a4c:	6813      	ldr	r3, [r2, #0]
 8011a4e:	1d19      	adds	r1, r3, #4
 8011a50:	681b      	ldr	r3, [r3, #0]
 8011a52:	6011      	str	r1, [r2, #0]
 8011a54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011a58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011a5c:	2301      	movs	r3, #1
 8011a5e:	e08c      	b.n	8011b7a <_printf_i+0x1be>
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	6011      	str	r1, [r2, #0]
 8011a64:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011a68:	bf18      	it	ne
 8011a6a:	b21b      	sxthne	r3, r3
 8011a6c:	e7cf      	b.n	8011a0e <_printf_i+0x52>
 8011a6e:	6813      	ldr	r3, [r2, #0]
 8011a70:	6825      	ldr	r5, [r4, #0]
 8011a72:	1d18      	adds	r0, r3, #4
 8011a74:	6010      	str	r0, [r2, #0]
 8011a76:	0628      	lsls	r0, r5, #24
 8011a78:	d501      	bpl.n	8011a7e <_printf_i+0xc2>
 8011a7a:	681b      	ldr	r3, [r3, #0]
 8011a7c:	e002      	b.n	8011a84 <_printf_i+0xc8>
 8011a7e:	0668      	lsls	r0, r5, #25
 8011a80:	d5fb      	bpl.n	8011a7a <_printf_i+0xbe>
 8011a82:	881b      	ldrh	r3, [r3, #0]
 8011a84:	4854      	ldr	r0, [pc, #336]	; (8011bd8 <_printf_i+0x21c>)
 8011a86:	296f      	cmp	r1, #111	; 0x6f
 8011a88:	bf14      	ite	ne
 8011a8a:	220a      	movne	r2, #10
 8011a8c:	2208      	moveq	r2, #8
 8011a8e:	2100      	movs	r1, #0
 8011a90:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011a94:	6865      	ldr	r5, [r4, #4]
 8011a96:	60a5      	str	r5, [r4, #8]
 8011a98:	2d00      	cmp	r5, #0
 8011a9a:	f2c0 8095 	blt.w	8011bc8 <_printf_i+0x20c>
 8011a9e:	6821      	ldr	r1, [r4, #0]
 8011aa0:	f021 0104 	bic.w	r1, r1, #4
 8011aa4:	6021      	str	r1, [r4, #0]
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d13d      	bne.n	8011b26 <_printf_i+0x16a>
 8011aaa:	2d00      	cmp	r5, #0
 8011aac:	f040 808e 	bne.w	8011bcc <_printf_i+0x210>
 8011ab0:	4665      	mov	r5, ip
 8011ab2:	2a08      	cmp	r2, #8
 8011ab4:	d10b      	bne.n	8011ace <_printf_i+0x112>
 8011ab6:	6823      	ldr	r3, [r4, #0]
 8011ab8:	07db      	lsls	r3, r3, #31
 8011aba:	d508      	bpl.n	8011ace <_printf_i+0x112>
 8011abc:	6923      	ldr	r3, [r4, #16]
 8011abe:	6862      	ldr	r2, [r4, #4]
 8011ac0:	429a      	cmp	r2, r3
 8011ac2:	bfde      	ittt	le
 8011ac4:	2330      	movle	r3, #48	; 0x30
 8011ac6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011aca:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011ace:	ebac 0305 	sub.w	r3, ip, r5
 8011ad2:	6123      	str	r3, [r4, #16]
 8011ad4:	f8cd 8000 	str.w	r8, [sp]
 8011ad8:	463b      	mov	r3, r7
 8011ada:	aa03      	add	r2, sp, #12
 8011adc:	4621      	mov	r1, r4
 8011ade:	4630      	mov	r0, r6
 8011ae0:	f7ff fef6 	bl	80118d0 <_printf_common>
 8011ae4:	3001      	adds	r0, #1
 8011ae6:	d14d      	bne.n	8011b84 <_printf_i+0x1c8>
 8011ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8011aec:	b005      	add	sp, #20
 8011aee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011af2:	4839      	ldr	r0, [pc, #228]	; (8011bd8 <_printf_i+0x21c>)
 8011af4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011af8:	6813      	ldr	r3, [r2, #0]
 8011afa:	6821      	ldr	r1, [r4, #0]
 8011afc:	1d1d      	adds	r5, r3, #4
 8011afe:	681b      	ldr	r3, [r3, #0]
 8011b00:	6015      	str	r5, [r2, #0]
 8011b02:	060a      	lsls	r2, r1, #24
 8011b04:	d50b      	bpl.n	8011b1e <_printf_i+0x162>
 8011b06:	07ca      	lsls	r2, r1, #31
 8011b08:	bf44      	itt	mi
 8011b0a:	f041 0120 	orrmi.w	r1, r1, #32
 8011b0e:	6021      	strmi	r1, [r4, #0]
 8011b10:	b91b      	cbnz	r3, 8011b1a <_printf_i+0x15e>
 8011b12:	6822      	ldr	r2, [r4, #0]
 8011b14:	f022 0220 	bic.w	r2, r2, #32
 8011b18:	6022      	str	r2, [r4, #0]
 8011b1a:	2210      	movs	r2, #16
 8011b1c:	e7b7      	b.n	8011a8e <_printf_i+0xd2>
 8011b1e:	064d      	lsls	r5, r1, #25
 8011b20:	bf48      	it	mi
 8011b22:	b29b      	uxthmi	r3, r3
 8011b24:	e7ef      	b.n	8011b06 <_printf_i+0x14a>
 8011b26:	4665      	mov	r5, ip
 8011b28:	fbb3 f1f2 	udiv	r1, r3, r2
 8011b2c:	fb02 3311 	mls	r3, r2, r1, r3
 8011b30:	5cc3      	ldrb	r3, [r0, r3]
 8011b32:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011b36:	460b      	mov	r3, r1
 8011b38:	2900      	cmp	r1, #0
 8011b3a:	d1f5      	bne.n	8011b28 <_printf_i+0x16c>
 8011b3c:	e7b9      	b.n	8011ab2 <_printf_i+0xf6>
 8011b3e:	6813      	ldr	r3, [r2, #0]
 8011b40:	6825      	ldr	r5, [r4, #0]
 8011b42:	6961      	ldr	r1, [r4, #20]
 8011b44:	1d18      	adds	r0, r3, #4
 8011b46:	6010      	str	r0, [r2, #0]
 8011b48:	0628      	lsls	r0, r5, #24
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	d501      	bpl.n	8011b52 <_printf_i+0x196>
 8011b4e:	6019      	str	r1, [r3, #0]
 8011b50:	e002      	b.n	8011b58 <_printf_i+0x19c>
 8011b52:	066a      	lsls	r2, r5, #25
 8011b54:	d5fb      	bpl.n	8011b4e <_printf_i+0x192>
 8011b56:	8019      	strh	r1, [r3, #0]
 8011b58:	2300      	movs	r3, #0
 8011b5a:	6123      	str	r3, [r4, #16]
 8011b5c:	4665      	mov	r5, ip
 8011b5e:	e7b9      	b.n	8011ad4 <_printf_i+0x118>
 8011b60:	6813      	ldr	r3, [r2, #0]
 8011b62:	1d19      	adds	r1, r3, #4
 8011b64:	6011      	str	r1, [r2, #0]
 8011b66:	681d      	ldr	r5, [r3, #0]
 8011b68:	6862      	ldr	r2, [r4, #4]
 8011b6a:	2100      	movs	r1, #0
 8011b6c:	4628      	mov	r0, r5
 8011b6e:	f7ee fb37 	bl	80001e0 <memchr>
 8011b72:	b108      	cbz	r0, 8011b78 <_printf_i+0x1bc>
 8011b74:	1b40      	subs	r0, r0, r5
 8011b76:	6060      	str	r0, [r4, #4]
 8011b78:	6863      	ldr	r3, [r4, #4]
 8011b7a:	6123      	str	r3, [r4, #16]
 8011b7c:	2300      	movs	r3, #0
 8011b7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011b82:	e7a7      	b.n	8011ad4 <_printf_i+0x118>
 8011b84:	6923      	ldr	r3, [r4, #16]
 8011b86:	462a      	mov	r2, r5
 8011b88:	4639      	mov	r1, r7
 8011b8a:	4630      	mov	r0, r6
 8011b8c:	47c0      	blx	r8
 8011b8e:	3001      	adds	r0, #1
 8011b90:	d0aa      	beq.n	8011ae8 <_printf_i+0x12c>
 8011b92:	6823      	ldr	r3, [r4, #0]
 8011b94:	079b      	lsls	r3, r3, #30
 8011b96:	d413      	bmi.n	8011bc0 <_printf_i+0x204>
 8011b98:	68e0      	ldr	r0, [r4, #12]
 8011b9a:	9b03      	ldr	r3, [sp, #12]
 8011b9c:	4298      	cmp	r0, r3
 8011b9e:	bfb8      	it	lt
 8011ba0:	4618      	movlt	r0, r3
 8011ba2:	e7a3      	b.n	8011aec <_printf_i+0x130>
 8011ba4:	2301      	movs	r3, #1
 8011ba6:	464a      	mov	r2, r9
 8011ba8:	4639      	mov	r1, r7
 8011baa:	4630      	mov	r0, r6
 8011bac:	47c0      	blx	r8
 8011bae:	3001      	adds	r0, #1
 8011bb0:	d09a      	beq.n	8011ae8 <_printf_i+0x12c>
 8011bb2:	3501      	adds	r5, #1
 8011bb4:	68e3      	ldr	r3, [r4, #12]
 8011bb6:	9a03      	ldr	r2, [sp, #12]
 8011bb8:	1a9b      	subs	r3, r3, r2
 8011bba:	42ab      	cmp	r3, r5
 8011bbc:	dcf2      	bgt.n	8011ba4 <_printf_i+0x1e8>
 8011bbe:	e7eb      	b.n	8011b98 <_printf_i+0x1dc>
 8011bc0:	2500      	movs	r5, #0
 8011bc2:	f104 0919 	add.w	r9, r4, #25
 8011bc6:	e7f5      	b.n	8011bb4 <_printf_i+0x1f8>
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d1ac      	bne.n	8011b26 <_printf_i+0x16a>
 8011bcc:	7803      	ldrb	r3, [r0, #0]
 8011bce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011bd2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011bd6:	e76c      	b.n	8011ab2 <_printf_i+0xf6>
 8011bd8:	08012fe5 	.word	0x08012fe5
 8011bdc:	08012ff6 	.word	0x08012ff6

08011be0 <_sbrk_r>:
 8011be0:	b538      	push	{r3, r4, r5, lr}
 8011be2:	4c06      	ldr	r4, [pc, #24]	; (8011bfc <_sbrk_r+0x1c>)
 8011be4:	2300      	movs	r3, #0
 8011be6:	4605      	mov	r5, r0
 8011be8:	4608      	mov	r0, r1
 8011bea:	6023      	str	r3, [r4, #0]
 8011bec:	f7f2 fce2 	bl	80045b4 <_sbrk>
 8011bf0:	1c43      	adds	r3, r0, #1
 8011bf2:	d102      	bne.n	8011bfa <_sbrk_r+0x1a>
 8011bf4:	6823      	ldr	r3, [r4, #0]
 8011bf6:	b103      	cbz	r3, 8011bfa <_sbrk_r+0x1a>
 8011bf8:	602b      	str	r3, [r5, #0]
 8011bfa:	bd38      	pop	{r3, r4, r5, pc}
 8011bfc:	200023ec 	.word	0x200023ec

08011c00 <siprintf>:
 8011c00:	b40e      	push	{r1, r2, r3}
 8011c02:	b500      	push	{lr}
 8011c04:	b09c      	sub	sp, #112	; 0x70
 8011c06:	ab1d      	add	r3, sp, #116	; 0x74
 8011c08:	9002      	str	r0, [sp, #8]
 8011c0a:	9006      	str	r0, [sp, #24]
 8011c0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011c10:	4809      	ldr	r0, [pc, #36]	; (8011c38 <siprintf+0x38>)
 8011c12:	9107      	str	r1, [sp, #28]
 8011c14:	9104      	str	r1, [sp, #16]
 8011c16:	4909      	ldr	r1, [pc, #36]	; (8011c3c <siprintf+0x3c>)
 8011c18:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c1c:	9105      	str	r1, [sp, #20]
 8011c1e:	6800      	ldr	r0, [r0, #0]
 8011c20:	9301      	str	r3, [sp, #4]
 8011c22:	a902      	add	r1, sp, #8
 8011c24:	f000 fb4e 	bl	80122c4 <_svfiprintf_r>
 8011c28:	9b02      	ldr	r3, [sp, #8]
 8011c2a:	2200      	movs	r2, #0
 8011c2c:	701a      	strb	r2, [r3, #0]
 8011c2e:	b01c      	add	sp, #112	; 0x70
 8011c30:	f85d eb04 	ldr.w	lr, [sp], #4
 8011c34:	b003      	add	sp, #12
 8011c36:	4770      	bx	lr
 8011c38:	200001ec 	.word	0x200001ec
 8011c3c:	ffff0208 	.word	0xffff0208

08011c40 <__swbuf_r>:
 8011c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c42:	460e      	mov	r6, r1
 8011c44:	4614      	mov	r4, r2
 8011c46:	4605      	mov	r5, r0
 8011c48:	b118      	cbz	r0, 8011c52 <__swbuf_r+0x12>
 8011c4a:	6983      	ldr	r3, [r0, #24]
 8011c4c:	b90b      	cbnz	r3, 8011c52 <__swbuf_r+0x12>
 8011c4e:	f000 f9af 	bl	8011fb0 <__sinit>
 8011c52:	4b21      	ldr	r3, [pc, #132]	; (8011cd8 <__swbuf_r+0x98>)
 8011c54:	429c      	cmp	r4, r3
 8011c56:	d12a      	bne.n	8011cae <__swbuf_r+0x6e>
 8011c58:	686c      	ldr	r4, [r5, #4]
 8011c5a:	69a3      	ldr	r3, [r4, #24]
 8011c5c:	60a3      	str	r3, [r4, #8]
 8011c5e:	89a3      	ldrh	r3, [r4, #12]
 8011c60:	071a      	lsls	r2, r3, #28
 8011c62:	d52e      	bpl.n	8011cc2 <__swbuf_r+0x82>
 8011c64:	6923      	ldr	r3, [r4, #16]
 8011c66:	b363      	cbz	r3, 8011cc2 <__swbuf_r+0x82>
 8011c68:	6923      	ldr	r3, [r4, #16]
 8011c6a:	6820      	ldr	r0, [r4, #0]
 8011c6c:	1ac0      	subs	r0, r0, r3
 8011c6e:	6963      	ldr	r3, [r4, #20]
 8011c70:	b2f6      	uxtb	r6, r6
 8011c72:	4283      	cmp	r3, r0
 8011c74:	4637      	mov	r7, r6
 8011c76:	dc04      	bgt.n	8011c82 <__swbuf_r+0x42>
 8011c78:	4621      	mov	r1, r4
 8011c7a:	4628      	mov	r0, r5
 8011c7c:	f000 f92e 	bl	8011edc <_fflush_r>
 8011c80:	bb28      	cbnz	r0, 8011cce <__swbuf_r+0x8e>
 8011c82:	68a3      	ldr	r3, [r4, #8]
 8011c84:	3b01      	subs	r3, #1
 8011c86:	60a3      	str	r3, [r4, #8]
 8011c88:	6823      	ldr	r3, [r4, #0]
 8011c8a:	1c5a      	adds	r2, r3, #1
 8011c8c:	6022      	str	r2, [r4, #0]
 8011c8e:	701e      	strb	r6, [r3, #0]
 8011c90:	6963      	ldr	r3, [r4, #20]
 8011c92:	3001      	adds	r0, #1
 8011c94:	4283      	cmp	r3, r0
 8011c96:	d004      	beq.n	8011ca2 <__swbuf_r+0x62>
 8011c98:	89a3      	ldrh	r3, [r4, #12]
 8011c9a:	07db      	lsls	r3, r3, #31
 8011c9c:	d519      	bpl.n	8011cd2 <__swbuf_r+0x92>
 8011c9e:	2e0a      	cmp	r6, #10
 8011ca0:	d117      	bne.n	8011cd2 <__swbuf_r+0x92>
 8011ca2:	4621      	mov	r1, r4
 8011ca4:	4628      	mov	r0, r5
 8011ca6:	f000 f919 	bl	8011edc <_fflush_r>
 8011caa:	b190      	cbz	r0, 8011cd2 <__swbuf_r+0x92>
 8011cac:	e00f      	b.n	8011cce <__swbuf_r+0x8e>
 8011cae:	4b0b      	ldr	r3, [pc, #44]	; (8011cdc <__swbuf_r+0x9c>)
 8011cb0:	429c      	cmp	r4, r3
 8011cb2:	d101      	bne.n	8011cb8 <__swbuf_r+0x78>
 8011cb4:	68ac      	ldr	r4, [r5, #8]
 8011cb6:	e7d0      	b.n	8011c5a <__swbuf_r+0x1a>
 8011cb8:	4b09      	ldr	r3, [pc, #36]	; (8011ce0 <__swbuf_r+0xa0>)
 8011cba:	429c      	cmp	r4, r3
 8011cbc:	bf08      	it	eq
 8011cbe:	68ec      	ldreq	r4, [r5, #12]
 8011cc0:	e7cb      	b.n	8011c5a <__swbuf_r+0x1a>
 8011cc2:	4621      	mov	r1, r4
 8011cc4:	4628      	mov	r0, r5
 8011cc6:	f000 f80d 	bl	8011ce4 <__swsetup_r>
 8011cca:	2800      	cmp	r0, #0
 8011ccc:	d0cc      	beq.n	8011c68 <__swbuf_r+0x28>
 8011cce:	f04f 37ff 	mov.w	r7, #4294967295
 8011cd2:	4638      	mov	r0, r7
 8011cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011cd6:	bf00      	nop
 8011cd8:	08013028 	.word	0x08013028
 8011cdc:	08013048 	.word	0x08013048
 8011ce0:	08013008 	.word	0x08013008

08011ce4 <__swsetup_r>:
 8011ce4:	4b32      	ldr	r3, [pc, #200]	; (8011db0 <__swsetup_r+0xcc>)
 8011ce6:	b570      	push	{r4, r5, r6, lr}
 8011ce8:	681d      	ldr	r5, [r3, #0]
 8011cea:	4606      	mov	r6, r0
 8011cec:	460c      	mov	r4, r1
 8011cee:	b125      	cbz	r5, 8011cfa <__swsetup_r+0x16>
 8011cf0:	69ab      	ldr	r3, [r5, #24]
 8011cf2:	b913      	cbnz	r3, 8011cfa <__swsetup_r+0x16>
 8011cf4:	4628      	mov	r0, r5
 8011cf6:	f000 f95b 	bl	8011fb0 <__sinit>
 8011cfa:	4b2e      	ldr	r3, [pc, #184]	; (8011db4 <__swsetup_r+0xd0>)
 8011cfc:	429c      	cmp	r4, r3
 8011cfe:	d10f      	bne.n	8011d20 <__swsetup_r+0x3c>
 8011d00:	686c      	ldr	r4, [r5, #4]
 8011d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d06:	b29a      	uxth	r2, r3
 8011d08:	0715      	lsls	r5, r2, #28
 8011d0a:	d42c      	bmi.n	8011d66 <__swsetup_r+0x82>
 8011d0c:	06d0      	lsls	r0, r2, #27
 8011d0e:	d411      	bmi.n	8011d34 <__swsetup_r+0x50>
 8011d10:	2209      	movs	r2, #9
 8011d12:	6032      	str	r2, [r6, #0]
 8011d14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d18:	81a3      	strh	r3, [r4, #12]
 8011d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8011d1e:	e03e      	b.n	8011d9e <__swsetup_r+0xba>
 8011d20:	4b25      	ldr	r3, [pc, #148]	; (8011db8 <__swsetup_r+0xd4>)
 8011d22:	429c      	cmp	r4, r3
 8011d24:	d101      	bne.n	8011d2a <__swsetup_r+0x46>
 8011d26:	68ac      	ldr	r4, [r5, #8]
 8011d28:	e7eb      	b.n	8011d02 <__swsetup_r+0x1e>
 8011d2a:	4b24      	ldr	r3, [pc, #144]	; (8011dbc <__swsetup_r+0xd8>)
 8011d2c:	429c      	cmp	r4, r3
 8011d2e:	bf08      	it	eq
 8011d30:	68ec      	ldreq	r4, [r5, #12]
 8011d32:	e7e6      	b.n	8011d02 <__swsetup_r+0x1e>
 8011d34:	0751      	lsls	r1, r2, #29
 8011d36:	d512      	bpl.n	8011d5e <__swsetup_r+0x7a>
 8011d38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011d3a:	b141      	cbz	r1, 8011d4e <__swsetup_r+0x6a>
 8011d3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011d40:	4299      	cmp	r1, r3
 8011d42:	d002      	beq.n	8011d4a <__swsetup_r+0x66>
 8011d44:	4630      	mov	r0, r6
 8011d46:	f7ff fbdb 	bl	8011500 <_free_r>
 8011d4a:	2300      	movs	r3, #0
 8011d4c:	6363      	str	r3, [r4, #52]	; 0x34
 8011d4e:	89a3      	ldrh	r3, [r4, #12]
 8011d50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011d54:	81a3      	strh	r3, [r4, #12]
 8011d56:	2300      	movs	r3, #0
 8011d58:	6063      	str	r3, [r4, #4]
 8011d5a:	6923      	ldr	r3, [r4, #16]
 8011d5c:	6023      	str	r3, [r4, #0]
 8011d5e:	89a3      	ldrh	r3, [r4, #12]
 8011d60:	f043 0308 	orr.w	r3, r3, #8
 8011d64:	81a3      	strh	r3, [r4, #12]
 8011d66:	6923      	ldr	r3, [r4, #16]
 8011d68:	b94b      	cbnz	r3, 8011d7e <__swsetup_r+0x9a>
 8011d6a:	89a3      	ldrh	r3, [r4, #12]
 8011d6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011d70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011d74:	d003      	beq.n	8011d7e <__swsetup_r+0x9a>
 8011d76:	4621      	mov	r1, r4
 8011d78:	4630      	mov	r0, r6
 8011d7a:	f000 f9c7 	bl	801210c <__smakebuf_r>
 8011d7e:	89a2      	ldrh	r2, [r4, #12]
 8011d80:	f012 0301 	ands.w	r3, r2, #1
 8011d84:	d00c      	beq.n	8011da0 <__swsetup_r+0xbc>
 8011d86:	2300      	movs	r3, #0
 8011d88:	60a3      	str	r3, [r4, #8]
 8011d8a:	6963      	ldr	r3, [r4, #20]
 8011d8c:	425b      	negs	r3, r3
 8011d8e:	61a3      	str	r3, [r4, #24]
 8011d90:	6923      	ldr	r3, [r4, #16]
 8011d92:	b953      	cbnz	r3, 8011daa <__swsetup_r+0xc6>
 8011d94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d98:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8011d9c:	d1ba      	bne.n	8011d14 <__swsetup_r+0x30>
 8011d9e:	bd70      	pop	{r4, r5, r6, pc}
 8011da0:	0792      	lsls	r2, r2, #30
 8011da2:	bf58      	it	pl
 8011da4:	6963      	ldrpl	r3, [r4, #20]
 8011da6:	60a3      	str	r3, [r4, #8]
 8011da8:	e7f2      	b.n	8011d90 <__swsetup_r+0xac>
 8011daa:	2000      	movs	r0, #0
 8011dac:	e7f7      	b.n	8011d9e <__swsetup_r+0xba>
 8011dae:	bf00      	nop
 8011db0:	200001ec 	.word	0x200001ec
 8011db4:	08013028 	.word	0x08013028
 8011db8:	08013048 	.word	0x08013048
 8011dbc:	08013008 	.word	0x08013008

08011dc0 <abort>:
 8011dc0:	b508      	push	{r3, lr}
 8011dc2:	2006      	movs	r0, #6
 8011dc4:	f000 fb9e 	bl	8012504 <raise>
 8011dc8:	2001      	movs	r0, #1
 8011dca:	f7f2 fb7b 	bl	80044c4 <_exit>
	...

08011dd0 <__sflush_r>:
 8011dd0:	898a      	ldrh	r2, [r1, #12]
 8011dd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dd6:	4605      	mov	r5, r0
 8011dd8:	0710      	lsls	r0, r2, #28
 8011dda:	460c      	mov	r4, r1
 8011ddc:	d458      	bmi.n	8011e90 <__sflush_r+0xc0>
 8011dde:	684b      	ldr	r3, [r1, #4]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	dc05      	bgt.n	8011df0 <__sflush_r+0x20>
 8011de4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	dc02      	bgt.n	8011df0 <__sflush_r+0x20>
 8011dea:	2000      	movs	r0, #0
 8011dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011df0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011df2:	2e00      	cmp	r6, #0
 8011df4:	d0f9      	beq.n	8011dea <__sflush_r+0x1a>
 8011df6:	2300      	movs	r3, #0
 8011df8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011dfc:	682f      	ldr	r7, [r5, #0]
 8011dfe:	6a21      	ldr	r1, [r4, #32]
 8011e00:	602b      	str	r3, [r5, #0]
 8011e02:	d032      	beq.n	8011e6a <__sflush_r+0x9a>
 8011e04:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011e06:	89a3      	ldrh	r3, [r4, #12]
 8011e08:	075a      	lsls	r2, r3, #29
 8011e0a:	d505      	bpl.n	8011e18 <__sflush_r+0x48>
 8011e0c:	6863      	ldr	r3, [r4, #4]
 8011e0e:	1ac0      	subs	r0, r0, r3
 8011e10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011e12:	b10b      	cbz	r3, 8011e18 <__sflush_r+0x48>
 8011e14:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011e16:	1ac0      	subs	r0, r0, r3
 8011e18:	2300      	movs	r3, #0
 8011e1a:	4602      	mov	r2, r0
 8011e1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011e1e:	6a21      	ldr	r1, [r4, #32]
 8011e20:	4628      	mov	r0, r5
 8011e22:	47b0      	blx	r6
 8011e24:	1c43      	adds	r3, r0, #1
 8011e26:	89a3      	ldrh	r3, [r4, #12]
 8011e28:	d106      	bne.n	8011e38 <__sflush_r+0x68>
 8011e2a:	6829      	ldr	r1, [r5, #0]
 8011e2c:	291d      	cmp	r1, #29
 8011e2e:	d848      	bhi.n	8011ec2 <__sflush_r+0xf2>
 8011e30:	4a29      	ldr	r2, [pc, #164]	; (8011ed8 <__sflush_r+0x108>)
 8011e32:	40ca      	lsrs	r2, r1
 8011e34:	07d6      	lsls	r6, r2, #31
 8011e36:	d544      	bpl.n	8011ec2 <__sflush_r+0xf2>
 8011e38:	2200      	movs	r2, #0
 8011e3a:	6062      	str	r2, [r4, #4]
 8011e3c:	04d9      	lsls	r1, r3, #19
 8011e3e:	6922      	ldr	r2, [r4, #16]
 8011e40:	6022      	str	r2, [r4, #0]
 8011e42:	d504      	bpl.n	8011e4e <__sflush_r+0x7e>
 8011e44:	1c42      	adds	r2, r0, #1
 8011e46:	d101      	bne.n	8011e4c <__sflush_r+0x7c>
 8011e48:	682b      	ldr	r3, [r5, #0]
 8011e4a:	b903      	cbnz	r3, 8011e4e <__sflush_r+0x7e>
 8011e4c:	6560      	str	r0, [r4, #84]	; 0x54
 8011e4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011e50:	602f      	str	r7, [r5, #0]
 8011e52:	2900      	cmp	r1, #0
 8011e54:	d0c9      	beq.n	8011dea <__sflush_r+0x1a>
 8011e56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011e5a:	4299      	cmp	r1, r3
 8011e5c:	d002      	beq.n	8011e64 <__sflush_r+0x94>
 8011e5e:	4628      	mov	r0, r5
 8011e60:	f7ff fb4e 	bl	8011500 <_free_r>
 8011e64:	2000      	movs	r0, #0
 8011e66:	6360      	str	r0, [r4, #52]	; 0x34
 8011e68:	e7c0      	b.n	8011dec <__sflush_r+0x1c>
 8011e6a:	2301      	movs	r3, #1
 8011e6c:	4628      	mov	r0, r5
 8011e6e:	47b0      	blx	r6
 8011e70:	1c41      	adds	r1, r0, #1
 8011e72:	d1c8      	bne.n	8011e06 <__sflush_r+0x36>
 8011e74:	682b      	ldr	r3, [r5, #0]
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d0c5      	beq.n	8011e06 <__sflush_r+0x36>
 8011e7a:	2b1d      	cmp	r3, #29
 8011e7c:	d001      	beq.n	8011e82 <__sflush_r+0xb2>
 8011e7e:	2b16      	cmp	r3, #22
 8011e80:	d101      	bne.n	8011e86 <__sflush_r+0xb6>
 8011e82:	602f      	str	r7, [r5, #0]
 8011e84:	e7b1      	b.n	8011dea <__sflush_r+0x1a>
 8011e86:	89a3      	ldrh	r3, [r4, #12]
 8011e88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011e8c:	81a3      	strh	r3, [r4, #12]
 8011e8e:	e7ad      	b.n	8011dec <__sflush_r+0x1c>
 8011e90:	690f      	ldr	r7, [r1, #16]
 8011e92:	2f00      	cmp	r7, #0
 8011e94:	d0a9      	beq.n	8011dea <__sflush_r+0x1a>
 8011e96:	0793      	lsls	r3, r2, #30
 8011e98:	680e      	ldr	r6, [r1, #0]
 8011e9a:	bf08      	it	eq
 8011e9c:	694b      	ldreq	r3, [r1, #20]
 8011e9e:	600f      	str	r7, [r1, #0]
 8011ea0:	bf18      	it	ne
 8011ea2:	2300      	movne	r3, #0
 8011ea4:	eba6 0807 	sub.w	r8, r6, r7
 8011ea8:	608b      	str	r3, [r1, #8]
 8011eaa:	f1b8 0f00 	cmp.w	r8, #0
 8011eae:	dd9c      	ble.n	8011dea <__sflush_r+0x1a>
 8011eb0:	4643      	mov	r3, r8
 8011eb2:	463a      	mov	r2, r7
 8011eb4:	6a21      	ldr	r1, [r4, #32]
 8011eb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011eb8:	4628      	mov	r0, r5
 8011eba:	47b0      	blx	r6
 8011ebc:	2800      	cmp	r0, #0
 8011ebe:	dc06      	bgt.n	8011ece <__sflush_r+0xfe>
 8011ec0:	89a3      	ldrh	r3, [r4, #12]
 8011ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011ec6:	81a3      	strh	r3, [r4, #12]
 8011ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8011ecc:	e78e      	b.n	8011dec <__sflush_r+0x1c>
 8011ece:	4407      	add	r7, r0
 8011ed0:	eba8 0800 	sub.w	r8, r8, r0
 8011ed4:	e7e9      	b.n	8011eaa <__sflush_r+0xda>
 8011ed6:	bf00      	nop
 8011ed8:	20400001 	.word	0x20400001

08011edc <_fflush_r>:
 8011edc:	b538      	push	{r3, r4, r5, lr}
 8011ede:	690b      	ldr	r3, [r1, #16]
 8011ee0:	4605      	mov	r5, r0
 8011ee2:	460c      	mov	r4, r1
 8011ee4:	b1db      	cbz	r3, 8011f1e <_fflush_r+0x42>
 8011ee6:	b118      	cbz	r0, 8011ef0 <_fflush_r+0x14>
 8011ee8:	6983      	ldr	r3, [r0, #24]
 8011eea:	b90b      	cbnz	r3, 8011ef0 <_fflush_r+0x14>
 8011eec:	f000 f860 	bl	8011fb0 <__sinit>
 8011ef0:	4b0c      	ldr	r3, [pc, #48]	; (8011f24 <_fflush_r+0x48>)
 8011ef2:	429c      	cmp	r4, r3
 8011ef4:	d109      	bne.n	8011f0a <_fflush_r+0x2e>
 8011ef6:	686c      	ldr	r4, [r5, #4]
 8011ef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011efc:	b17b      	cbz	r3, 8011f1e <_fflush_r+0x42>
 8011efe:	4621      	mov	r1, r4
 8011f00:	4628      	mov	r0, r5
 8011f02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011f06:	f7ff bf63 	b.w	8011dd0 <__sflush_r>
 8011f0a:	4b07      	ldr	r3, [pc, #28]	; (8011f28 <_fflush_r+0x4c>)
 8011f0c:	429c      	cmp	r4, r3
 8011f0e:	d101      	bne.n	8011f14 <_fflush_r+0x38>
 8011f10:	68ac      	ldr	r4, [r5, #8]
 8011f12:	e7f1      	b.n	8011ef8 <_fflush_r+0x1c>
 8011f14:	4b05      	ldr	r3, [pc, #20]	; (8011f2c <_fflush_r+0x50>)
 8011f16:	429c      	cmp	r4, r3
 8011f18:	bf08      	it	eq
 8011f1a:	68ec      	ldreq	r4, [r5, #12]
 8011f1c:	e7ec      	b.n	8011ef8 <_fflush_r+0x1c>
 8011f1e:	2000      	movs	r0, #0
 8011f20:	bd38      	pop	{r3, r4, r5, pc}
 8011f22:	bf00      	nop
 8011f24:	08013028 	.word	0x08013028
 8011f28:	08013048 	.word	0x08013048
 8011f2c:	08013008 	.word	0x08013008

08011f30 <std>:
 8011f30:	2300      	movs	r3, #0
 8011f32:	b510      	push	{r4, lr}
 8011f34:	4604      	mov	r4, r0
 8011f36:	e9c0 3300 	strd	r3, r3, [r0]
 8011f3a:	6083      	str	r3, [r0, #8]
 8011f3c:	8181      	strh	r1, [r0, #12]
 8011f3e:	6643      	str	r3, [r0, #100]	; 0x64
 8011f40:	81c2      	strh	r2, [r0, #14]
 8011f42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011f46:	6183      	str	r3, [r0, #24]
 8011f48:	4619      	mov	r1, r3
 8011f4a:	2208      	movs	r2, #8
 8011f4c:	305c      	adds	r0, #92	; 0x5c
 8011f4e:	f7ff face 	bl	80114ee <memset>
 8011f52:	4b05      	ldr	r3, [pc, #20]	; (8011f68 <std+0x38>)
 8011f54:	6263      	str	r3, [r4, #36]	; 0x24
 8011f56:	4b05      	ldr	r3, [pc, #20]	; (8011f6c <std+0x3c>)
 8011f58:	62a3      	str	r3, [r4, #40]	; 0x28
 8011f5a:	4b05      	ldr	r3, [pc, #20]	; (8011f70 <std+0x40>)
 8011f5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011f5e:	4b05      	ldr	r3, [pc, #20]	; (8011f74 <std+0x44>)
 8011f60:	6224      	str	r4, [r4, #32]
 8011f62:	6323      	str	r3, [r4, #48]	; 0x30
 8011f64:	bd10      	pop	{r4, pc}
 8011f66:	bf00      	nop
 8011f68:	0801253d 	.word	0x0801253d
 8011f6c:	0801255f 	.word	0x0801255f
 8011f70:	08012597 	.word	0x08012597
 8011f74:	080125bb 	.word	0x080125bb

08011f78 <_cleanup_r>:
 8011f78:	4901      	ldr	r1, [pc, #4]	; (8011f80 <_cleanup_r+0x8>)
 8011f7a:	f000 b885 	b.w	8012088 <_fwalk_reent>
 8011f7e:	bf00      	nop
 8011f80:	08011edd 	.word	0x08011edd

08011f84 <__sfmoreglue>:
 8011f84:	b570      	push	{r4, r5, r6, lr}
 8011f86:	1e4a      	subs	r2, r1, #1
 8011f88:	2568      	movs	r5, #104	; 0x68
 8011f8a:	4355      	muls	r5, r2
 8011f8c:	460e      	mov	r6, r1
 8011f8e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011f92:	f7ff fb03 	bl	801159c <_malloc_r>
 8011f96:	4604      	mov	r4, r0
 8011f98:	b140      	cbz	r0, 8011fac <__sfmoreglue+0x28>
 8011f9a:	2100      	movs	r1, #0
 8011f9c:	e9c0 1600 	strd	r1, r6, [r0]
 8011fa0:	300c      	adds	r0, #12
 8011fa2:	60a0      	str	r0, [r4, #8]
 8011fa4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011fa8:	f7ff faa1 	bl	80114ee <memset>
 8011fac:	4620      	mov	r0, r4
 8011fae:	bd70      	pop	{r4, r5, r6, pc}

08011fb0 <__sinit>:
 8011fb0:	6983      	ldr	r3, [r0, #24]
 8011fb2:	b510      	push	{r4, lr}
 8011fb4:	4604      	mov	r4, r0
 8011fb6:	bb33      	cbnz	r3, 8012006 <__sinit+0x56>
 8011fb8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8011fbc:	6503      	str	r3, [r0, #80]	; 0x50
 8011fbe:	4b12      	ldr	r3, [pc, #72]	; (8012008 <__sinit+0x58>)
 8011fc0:	4a12      	ldr	r2, [pc, #72]	; (801200c <__sinit+0x5c>)
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	6282      	str	r2, [r0, #40]	; 0x28
 8011fc6:	4298      	cmp	r0, r3
 8011fc8:	bf04      	itt	eq
 8011fca:	2301      	moveq	r3, #1
 8011fcc:	6183      	streq	r3, [r0, #24]
 8011fce:	f000 f81f 	bl	8012010 <__sfp>
 8011fd2:	6060      	str	r0, [r4, #4]
 8011fd4:	4620      	mov	r0, r4
 8011fd6:	f000 f81b 	bl	8012010 <__sfp>
 8011fda:	60a0      	str	r0, [r4, #8]
 8011fdc:	4620      	mov	r0, r4
 8011fde:	f000 f817 	bl	8012010 <__sfp>
 8011fe2:	2200      	movs	r2, #0
 8011fe4:	60e0      	str	r0, [r4, #12]
 8011fe6:	2104      	movs	r1, #4
 8011fe8:	6860      	ldr	r0, [r4, #4]
 8011fea:	f7ff ffa1 	bl	8011f30 <std>
 8011fee:	2201      	movs	r2, #1
 8011ff0:	2109      	movs	r1, #9
 8011ff2:	68a0      	ldr	r0, [r4, #8]
 8011ff4:	f7ff ff9c 	bl	8011f30 <std>
 8011ff8:	2202      	movs	r2, #2
 8011ffa:	2112      	movs	r1, #18
 8011ffc:	68e0      	ldr	r0, [r4, #12]
 8011ffe:	f7ff ff97 	bl	8011f30 <std>
 8012002:	2301      	movs	r3, #1
 8012004:	61a3      	str	r3, [r4, #24]
 8012006:	bd10      	pop	{r4, pc}
 8012008:	08012fd0 	.word	0x08012fd0
 801200c:	08011f79 	.word	0x08011f79

08012010 <__sfp>:
 8012010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012012:	4b1b      	ldr	r3, [pc, #108]	; (8012080 <__sfp+0x70>)
 8012014:	681e      	ldr	r6, [r3, #0]
 8012016:	69b3      	ldr	r3, [r6, #24]
 8012018:	4607      	mov	r7, r0
 801201a:	b913      	cbnz	r3, 8012022 <__sfp+0x12>
 801201c:	4630      	mov	r0, r6
 801201e:	f7ff ffc7 	bl	8011fb0 <__sinit>
 8012022:	3648      	adds	r6, #72	; 0x48
 8012024:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012028:	3b01      	subs	r3, #1
 801202a:	d503      	bpl.n	8012034 <__sfp+0x24>
 801202c:	6833      	ldr	r3, [r6, #0]
 801202e:	b133      	cbz	r3, 801203e <__sfp+0x2e>
 8012030:	6836      	ldr	r6, [r6, #0]
 8012032:	e7f7      	b.n	8012024 <__sfp+0x14>
 8012034:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012038:	b16d      	cbz	r5, 8012056 <__sfp+0x46>
 801203a:	3468      	adds	r4, #104	; 0x68
 801203c:	e7f4      	b.n	8012028 <__sfp+0x18>
 801203e:	2104      	movs	r1, #4
 8012040:	4638      	mov	r0, r7
 8012042:	f7ff ff9f 	bl	8011f84 <__sfmoreglue>
 8012046:	6030      	str	r0, [r6, #0]
 8012048:	2800      	cmp	r0, #0
 801204a:	d1f1      	bne.n	8012030 <__sfp+0x20>
 801204c:	230c      	movs	r3, #12
 801204e:	603b      	str	r3, [r7, #0]
 8012050:	4604      	mov	r4, r0
 8012052:	4620      	mov	r0, r4
 8012054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012056:	4b0b      	ldr	r3, [pc, #44]	; (8012084 <__sfp+0x74>)
 8012058:	6665      	str	r5, [r4, #100]	; 0x64
 801205a:	e9c4 5500 	strd	r5, r5, [r4]
 801205e:	60a5      	str	r5, [r4, #8]
 8012060:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8012064:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8012068:	2208      	movs	r2, #8
 801206a:	4629      	mov	r1, r5
 801206c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012070:	f7ff fa3d 	bl	80114ee <memset>
 8012074:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012078:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801207c:	e7e9      	b.n	8012052 <__sfp+0x42>
 801207e:	bf00      	nop
 8012080:	08012fd0 	.word	0x08012fd0
 8012084:	ffff0001 	.word	0xffff0001

08012088 <_fwalk_reent>:
 8012088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801208c:	4680      	mov	r8, r0
 801208e:	4689      	mov	r9, r1
 8012090:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012094:	2600      	movs	r6, #0
 8012096:	b914      	cbnz	r4, 801209e <_fwalk_reent+0x16>
 8012098:	4630      	mov	r0, r6
 801209a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801209e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80120a2:	3f01      	subs	r7, #1
 80120a4:	d501      	bpl.n	80120aa <_fwalk_reent+0x22>
 80120a6:	6824      	ldr	r4, [r4, #0]
 80120a8:	e7f5      	b.n	8012096 <_fwalk_reent+0xe>
 80120aa:	89ab      	ldrh	r3, [r5, #12]
 80120ac:	2b01      	cmp	r3, #1
 80120ae:	d907      	bls.n	80120c0 <_fwalk_reent+0x38>
 80120b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80120b4:	3301      	adds	r3, #1
 80120b6:	d003      	beq.n	80120c0 <_fwalk_reent+0x38>
 80120b8:	4629      	mov	r1, r5
 80120ba:	4640      	mov	r0, r8
 80120bc:	47c8      	blx	r9
 80120be:	4306      	orrs	r6, r0
 80120c0:	3568      	adds	r5, #104	; 0x68
 80120c2:	e7ee      	b.n	80120a2 <_fwalk_reent+0x1a>

080120c4 <__swhatbuf_r>:
 80120c4:	b570      	push	{r4, r5, r6, lr}
 80120c6:	460e      	mov	r6, r1
 80120c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120cc:	2900      	cmp	r1, #0
 80120ce:	b096      	sub	sp, #88	; 0x58
 80120d0:	4614      	mov	r4, r2
 80120d2:	461d      	mov	r5, r3
 80120d4:	da07      	bge.n	80120e6 <__swhatbuf_r+0x22>
 80120d6:	2300      	movs	r3, #0
 80120d8:	602b      	str	r3, [r5, #0]
 80120da:	89b3      	ldrh	r3, [r6, #12]
 80120dc:	061a      	lsls	r2, r3, #24
 80120de:	d410      	bmi.n	8012102 <__swhatbuf_r+0x3e>
 80120e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80120e4:	e00e      	b.n	8012104 <__swhatbuf_r+0x40>
 80120e6:	466a      	mov	r2, sp
 80120e8:	f000 fa8e 	bl	8012608 <_fstat_r>
 80120ec:	2800      	cmp	r0, #0
 80120ee:	dbf2      	blt.n	80120d6 <__swhatbuf_r+0x12>
 80120f0:	9a01      	ldr	r2, [sp, #4]
 80120f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80120f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80120fa:	425a      	negs	r2, r3
 80120fc:	415a      	adcs	r2, r3
 80120fe:	602a      	str	r2, [r5, #0]
 8012100:	e7ee      	b.n	80120e0 <__swhatbuf_r+0x1c>
 8012102:	2340      	movs	r3, #64	; 0x40
 8012104:	2000      	movs	r0, #0
 8012106:	6023      	str	r3, [r4, #0]
 8012108:	b016      	add	sp, #88	; 0x58
 801210a:	bd70      	pop	{r4, r5, r6, pc}

0801210c <__smakebuf_r>:
 801210c:	898b      	ldrh	r3, [r1, #12]
 801210e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012110:	079d      	lsls	r5, r3, #30
 8012112:	4606      	mov	r6, r0
 8012114:	460c      	mov	r4, r1
 8012116:	d507      	bpl.n	8012128 <__smakebuf_r+0x1c>
 8012118:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801211c:	6023      	str	r3, [r4, #0]
 801211e:	6123      	str	r3, [r4, #16]
 8012120:	2301      	movs	r3, #1
 8012122:	6163      	str	r3, [r4, #20]
 8012124:	b002      	add	sp, #8
 8012126:	bd70      	pop	{r4, r5, r6, pc}
 8012128:	ab01      	add	r3, sp, #4
 801212a:	466a      	mov	r2, sp
 801212c:	f7ff ffca 	bl	80120c4 <__swhatbuf_r>
 8012130:	9900      	ldr	r1, [sp, #0]
 8012132:	4605      	mov	r5, r0
 8012134:	4630      	mov	r0, r6
 8012136:	f7ff fa31 	bl	801159c <_malloc_r>
 801213a:	b948      	cbnz	r0, 8012150 <__smakebuf_r+0x44>
 801213c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012140:	059a      	lsls	r2, r3, #22
 8012142:	d4ef      	bmi.n	8012124 <__smakebuf_r+0x18>
 8012144:	f023 0303 	bic.w	r3, r3, #3
 8012148:	f043 0302 	orr.w	r3, r3, #2
 801214c:	81a3      	strh	r3, [r4, #12]
 801214e:	e7e3      	b.n	8012118 <__smakebuf_r+0xc>
 8012150:	4b0d      	ldr	r3, [pc, #52]	; (8012188 <__smakebuf_r+0x7c>)
 8012152:	62b3      	str	r3, [r6, #40]	; 0x28
 8012154:	89a3      	ldrh	r3, [r4, #12]
 8012156:	6020      	str	r0, [r4, #0]
 8012158:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801215c:	81a3      	strh	r3, [r4, #12]
 801215e:	9b00      	ldr	r3, [sp, #0]
 8012160:	6163      	str	r3, [r4, #20]
 8012162:	9b01      	ldr	r3, [sp, #4]
 8012164:	6120      	str	r0, [r4, #16]
 8012166:	b15b      	cbz	r3, 8012180 <__smakebuf_r+0x74>
 8012168:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801216c:	4630      	mov	r0, r6
 801216e:	f000 fa5d 	bl	801262c <_isatty_r>
 8012172:	b128      	cbz	r0, 8012180 <__smakebuf_r+0x74>
 8012174:	89a3      	ldrh	r3, [r4, #12]
 8012176:	f023 0303 	bic.w	r3, r3, #3
 801217a:	f043 0301 	orr.w	r3, r3, #1
 801217e:	81a3      	strh	r3, [r4, #12]
 8012180:	89a3      	ldrh	r3, [r4, #12]
 8012182:	431d      	orrs	r5, r3
 8012184:	81a5      	strh	r5, [r4, #12]
 8012186:	e7cd      	b.n	8012124 <__smakebuf_r+0x18>
 8012188:	08011f79 	.word	0x08011f79

0801218c <memmove>:
 801218c:	4288      	cmp	r0, r1
 801218e:	b510      	push	{r4, lr}
 8012190:	eb01 0302 	add.w	r3, r1, r2
 8012194:	d807      	bhi.n	80121a6 <memmove+0x1a>
 8012196:	1e42      	subs	r2, r0, #1
 8012198:	4299      	cmp	r1, r3
 801219a:	d00a      	beq.n	80121b2 <memmove+0x26>
 801219c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80121a0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80121a4:	e7f8      	b.n	8012198 <memmove+0xc>
 80121a6:	4283      	cmp	r3, r0
 80121a8:	d9f5      	bls.n	8012196 <memmove+0xa>
 80121aa:	1881      	adds	r1, r0, r2
 80121ac:	1ad2      	subs	r2, r2, r3
 80121ae:	42d3      	cmn	r3, r2
 80121b0:	d100      	bne.n	80121b4 <memmove+0x28>
 80121b2:	bd10      	pop	{r4, pc}
 80121b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80121b8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80121bc:	e7f7      	b.n	80121ae <memmove+0x22>

080121be <__malloc_lock>:
 80121be:	4770      	bx	lr

080121c0 <__malloc_unlock>:
 80121c0:	4770      	bx	lr

080121c2 <_realloc_r>:
 80121c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121c4:	4607      	mov	r7, r0
 80121c6:	4614      	mov	r4, r2
 80121c8:	460e      	mov	r6, r1
 80121ca:	b921      	cbnz	r1, 80121d6 <_realloc_r+0x14>
 80121cc:	4611      	mov	r1, r2
 80121ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80121d2:	f7ff b9e3 	b.w	801159c <_malloc_r>
 80121d6:	b922      	cbnz	r2, 80121e2 <_realloc_r+0x20>
 80121d8:	f7ff f992 	bl	8011500 <_free_r>
 80121dc:	4625      	mov	r5, r4
 80121de:	4628      	mov	r0, r5
 80121e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121e2:	f000 fa45 	bl	8012670 <_malloc_usable_size_r>
 80121e6:	42a0      	cmp	r0, r4
 80121e8:	d20f      	bcs.n	801220a <_realloc_r+0x48>
 80121ea:	4621      	mov	r1, r4
 80121ec:	4638      	mov	r0, r7
 80121ee:	f7ff f9d5 	bl	801159c <_malloc_r>
 80121f2:	4605      	mov	r5, r0
 80121f4:	2800      	cmp	r0, #0
 80121f6:	d0f2      	beq.n	80121de <_realloc_r+0x1c>
 80121f8:	4631      	mov	r1, r6
 80121fa:	4622      	mov	r2, r4
 80121fc:	f7ff f96c 	bl	80114d8 <memcpy>
 8012200:	4631      	mov	r1, r6
 8012202:	4638      	mov	r0, r7
 8012204:	f7ff f97c 	bl	8011500 <_free_r>
 8012208:	e7e9      	b.n	80121de <_realloc_r+0x1c>
 801220a:	4635      	mov	r5, r6
 801220c:	e7e7      	b.n	80121de <_realloc_r+0x1c>

0801220e <__ssputs_r>:
 801220e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012212:	688e      	ldr	r6, [r1, #8]
 8012214:	429e      	cmp	r6, r3
 8012216:	4682      	mov	sl, r0
 8012218:	460c      	mov	r4, r1
 801221a:	4690      	mov	r8, r2
 801221c:	4699      	mov	r9, r3
 801221e:	d837      	bhi.n	8012290 <__ssputs_r+0x82>
 8012220:	898a      	ldrh	r2, [r1, #12]
 8012222:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012226:	d031      	beq.n	801228c <__ssputs_r+0x7e>
 8012228:	6825      	ldr	r5, [r4, #0]
 801222a:	6909      	ldr	r1, [r1, #16]
 801222c:	1a6f      	subs	r7, r5, r1
 801222e:	6965      	ldr	r5, [r4, #20]
 8012230:	2302      	movs	r3, #2
 8012232:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012236:	fb95 f5f3 	sdiv	r5, r5, r3
 801223a:	f109 0301 	add.w	r3, r9, #1
 801223e:	443b      	add	r3, r7
 8012240:	429d      	cmp	r5, r3
 8012242:	bf38      	it	cc
 8012244:	461d      	movcc	r5, r3
 8012246:	0553      	lsls	r3, r2, #21
 8012248:	d530      	bpl.n	80122ac <__ssputs_r+0x9e>
 801224a:	4629      	mov	r1, r5
 801224c:	f7ff f9a6 	bl	801159c <_malloc_r>
 8012250:	4606      	mov	r6, r0
 8012252:	b950      	cbnz	r0, 801226a <__ssputs_r+0x5c>
 8012254:	230c      	movs	r3, #12
 8012256:	f8ca 3000 	str.w	r3, [sl]
 801225a:	89a3      	ldrh	r3, [r4, #12]
 801225c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012260:	81a3      	strh	r3, [r4, #12]
 8012262:	f04f 30ff 	mov.w	r0, #4294967295
 8012266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801226a:	463a      	mov	r2, r7
 801226c:	6921      	ldr	r1, [r4, #16]
 801226e:	f7ff f933 	bl	80114d8 <memcpy>
 8012272:	89a3      	ldrh	r3, [r4, #12]
 8012274:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012278:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801227c:	81a3      	strh	r3, [r4, #12]
 801227e:	6126      	str	r6, [r4, #16]
 8012280:	6165      	str	r5, [r4, #20]
 8012282:	443e      	add	r6, r7
 8012284:	1bed      	subs	r5, r5, r7
 8012286:	6026      	str	r6, [r4, #0]
 8012288:	60a5      	str	r5, [r4, #8]
 801228a:	464e      	mov	r6, r9
 801228c:	454e      	cmp	r6, r9
 801228e:	d900      	bls.n	8012292 <__ssputs_r+0x84>
 8012290:	464e      	mov	r6, r9
 8012292:	4632      	mov	r2, r6
 8012294:	4641      	mov	r1, r8
 8012296:	6820      	ldr	r0, [r4, #0]
 8012298:	f7ff ff78 	bl	801218c <memmove>
 801229c:	68a3      	ldr	r3, [r4, #8]
 801229e:	1b9b      	subs	r3, r3, r6
 80122a0:	60a3      	str	r3, [r4, #8]
 80122a2:	6823      	ldr	r3, [r4, #0]
 80122a4:	441e      	add	r6, r3
 80122a6:	6026      	str	r6, [r4, #0]
 80122a8:	2000      	movs	r0, #0
 80122aa:	e7dc      	b.n	8012266 <__ssputs_r+0x58>
 80122ac:	462a      	mov	r2, r5
 80122ae:	f7ff ff88 	bl	80121c2 <_realloc_r>
 80122b2:	4606      	mov	r6, r0
 80122b4:	2800      	cmp	r0, #0
 80122b6:	d1e2      	bne.n	801227e <__ssputs_r+0x70>
 80122b8:	6921      	ldr	r1, [r4, #16]
 80122ba:	4650      	mov	r0, sl
 80122bc:	f7ff f920 	bl	8011500 <_free_r>
 80122c0:	e7c8      	b.n	8012254 <__ssputs_r+0x46>
	...

080122c4 <_svfiprintf_r>:
 80122c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122c8:	461d      	mov	r5, r3
 80122ca:	898b      	ldrh	r3, [r1, #12]
 80122cc:	061f      	lsls	r7, r3, #24
 80122ce:	b09d      	sub	sp, #116	; 0x74
 80122d0:	4680      	mov	r8, r0
 80122d2:	460c      	mov	r4, r1
 80122d4:	4616      	mov	r6, r2
 80122d6:	d50f      	bpl.n	80122f8 <_svfiprintf_r+0x34>
 80122d8:	690b      	ldr	r3, [r1, #16]
 80122da:	b96b      	cbnz	r3, 80122f8 <_svfiprintf_r+0x34>
 80122dc:	2140      	movs	r1, #64	; 0x40
 80122de:	f7ff f95d 	bl	801159c <_malloc_r>
 80122e2:	6020      	str	r0, [r4, #0]
 80122e4:	6120      	str	r0, [r4, #16]
 80122e6:	b928      	cbnz	r0, 80122f4 <_svfiprintf_r+0x30>
 80122e8:	230c      	movs	r3, #12
 80122ea:	f8c8 3000 	str.w	r3, [r8]
 80122ee:	f04f 30ff 	mov.w	r0, #4294967295
 80122f2:	e0c8      	b.n	8012486 <_svfiprintf_r+0x1c2>
 80122f4:	2340      	movs	r3, #64	; 0x40
 80122f6:	6163      	str	r3, [r4, #20]
 80122f8:	2300      	movs	r3, #0
 80122fa:	9309      	str	r3, [sp, #36]	; 0x24
 80122fc:	2320      	movs	r3, #32
 80122fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012302:	2330      	movs	r3, #48	; 0x30
 8012304:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012308:	9503      	str	r5, [sp, #12]
 801230a:	f04f 0b01 	mov.w	fp, #1
 801230e:	4637      	mov	r7, r6
 8012310:	463d      	mov	r5, r7
 8012312:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012316:	b10b      	cbz	r3, 801231c <_svfiprintf_r+0x58>
 8012318:	2b25      	cmp	r3, #37	; 0x25
 801231a:	d13e      	bne.n	801239a <_svfiprintf_r+0xd6>
 801231c:	ebb7 0a06 	subs.w	sl, r7, r6
 8012320:	d00b      	beq.n	801233a <_svfiprintf_r+0x76>
 8012322:	4653      	mov	r3, sl
 8012324:	4632      	mov	r2, r6
 8012326:	4621      	mov	r1, r4
 8012328:	4640      	mov	r0, r8
 801232a:	f7ff ff70 	bl	801220e <__ssputs_r>
 801232e:	3001      	adds	r0, #1
 8012330:	f000 80a4 	beq.w	801247c <_svfiprintf_r+0x1b8>
 8012334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012336:	4453      	add	r3, sl
 8012338:	9309      	str	r3, [sp, #36]	; 0x24
 801233a:	783b      	ldrb	r3, [r7, #0]
 801233c:	2b00      	cmp	r3, #0
 801233e:	f000 809d 	beq.w	801247c <_svfiprintf_r+0x1b8>
 8012342:	2300      	movs	r3, #0
 8012344:	f04f 32ff 	mov.w	r2, #4294967295
 8012348:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801234c:	9304      	str	r3, [sp, #16]
 801234e:	9307      	str	r3, [sp, #28]
 8012350:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012354:	931a      	str	r3, [sp, #104]	; 0x68
 8012356:	462f      	mov	r7, r5
 8012358:	2205      	movs	r2, #5
 801235a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801235e:	4850      	ldr	r0, [pc, #320]	; (80124a0 <_svfiprintf_r+0x1dc>)
 8012360:	f7ed ff3e 	bl	80001e0 <memchr>
 8012364:	9b04      	ldr	r3, [sp, #16]
 8012366:	b9d0      	cbnz	r0, 801239e <_svfiprintf_r+0xda>
 8012368:	06d9      	lsls	r1, r3, #27
 801236a:	bf44      	itt	mi
 801236c:	2220      	movmi	r2, #32
 801236e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012372:	071a      	lsls	r2, r3, #28
 8012374:	bf44      	itt	mi
 8012376:	222b      	movmi	r2, #43	; 0x2b
 8012378:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801237c:	782a      	ldrb	r2, [r5, #0]
 801237e:	2a2a      	cmp	r2, #42	; 0x2a
 8012380:	d015      	beq.n	80123ae <_svfiprintf_r+0xea>
 8012382:	9a07      	ldr	r2, [sp, #28]
 8012384:	462f      	mov	r7, r5
 8012386:	2000      	movs	r0, #0
 8012388:	250a      	movs	r5, #10
 801238a:	4639      	mov	r1, r7
 801238c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012390:	3b30      	subs	r3, #48	; 0x30
 8012392:	2b09      	cmp	r3, #9
 8012394:	d94d      	bls.n	8012432 <_svfiprintf_r+0x16e>
 8012396:	b1b8      	cbz	r0, 80123c8 <_svfiprintf_r+0x104>
 8012398:	e00f      	b.n	80123ba <_svfiprintf_r+0xf6>
 801239a:	462f      	mov	r7, r5
 801239c:	e7b8      	b.n	8012310 <_svfiprintf_r+0x4c>
 801239e:	4a40      	ldr	r2, [pc, #256]	; (80124a0 <_svfiprintf_r+0x1dc>)
 80123a0:	1a80      	subs	r0, r0, r2
 80123a2:	fa0b f000 	lsl.w	r0, fp, r0
 80123a6:	4318      	orrs	r0, r3
 80123a8:	9004      	str	r0, [sp, #16]
 80123aa:	463d      	mov	r5, r7
 80123ac:	e7d3      	b.n	8012356 <_svfiprintf_r+0x92>
 80123ae:	9a03      	ldr	r2, [sp, #12]
 80123b0:	1d11      	adds	r1, r2, #4
 80123b2:	6812      	ldr	r2, [r2, #0]
 80123b4:	9103      	str	r1, [sp, #12]
 80123b6:	2a00      	cmp	r2, #0
 80123b8:	db01      	blt.n	80123be <_svfiprintf_r+0xfa>
 80123ba:	9207      	str	r2, [sp, #28]
 80123bc:	e004      	b.n	80123c8 <_svfiprintf_r+0x104>
 80123be:	4252      	negs	r2, r2
 80123c0:	f043 0302 	orr.w	r3, r3, #2
 80123c4:	9207      	str	r2, [sp, #28]
 80123c6:	9304      	str	r3, [sp, #16]
 80123c8:	783b      	ldrb	r3, [r7, #0]
 80123ca:	2b2e      	cmp	r3, #46	; 0x2e
 80123cc:	d10c      	bne.n	80123e8 <_svfiprintf_r+0x124>
 80123ce:	787b      	ldrb	r3, [r7, #1]
 80123d0:	2b2a      	cmp	r3, #42	; 0x2a
 80123d2:	d133      	bne.n	801243c <_svfiprintf_r+0x178>
 80123d4:	9b03      	ldr	r3, [sp, #12]
 80123d6:	1d1a      	adds	r2, r3, #4
 80123d8:	681b      	ldr	r3, [r3, #0]
 80123da:	9203      	str	r2, [sp, #12]
 80123dc:	2b00      	cmp	r3, #0
 80123de:	bfb8      	it	lt
 80123e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80123e4:	3702      	adds	r7, #2
 80123e6:	9305      	str	r3, [sp, #20]
 80123e8:	4d2e      	ldr	r5, [pc, #184]	; (80124a4 <_svfiprintf_r+0x1e0>)
 80123ea:	7839      	ldrb	r1, [r7, #0]
 80123ec:	2203      	movs	r2, #3
 80123ee:	4628      	mov	r0, r5
 80123f0:	f7ed fef6 	bl	80001e0 <memchr>
 80123f4:	b138      	cbz	r0, 8012406 <_svfiprintf_r+0x142>
 80123f6:	2340      	movs	r3, #64	; 0x40
 80123f8:	1b40      	subs	r0, r0, r5
 80123fa:	fa03 f000 	lsl.w	r0, r3, r0
 80123fe:	9b04      	ldr	r3, [sp, #16]
 8012400:	4303      	orrs	r3, r0
 8012402:	3701      	adds	r7, #1
 8012404:	9304      	str	r3, [sp, #16]
 8012406:	7839      	ldrb	r1, [r7, #0]
 8012408:	4827      	ldr	r0, [pc, #156]	; (80124a8 <_svfiprintf_r+0x1e4>)
 801240a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801240e:	2206      	movs	r2, #6
 8012410:	1c7e      	adds	r6, r7, #1
 8012412:	f7ed fee5 	bl	80001e0 <memchr>
 8012416:	2800      	cmp	r0, #0
 8012418:	d038      	beq.n	801248c <_svfiprintf_r+0x1c8>
 801241a:	4b24      	ldr	r3, [pc, #144]	; (80124ac <_svfiprintf_r+0x1e8>)
 801241c:	bb13      	cbnz	r3, 8012464 <_svfiprintf_r+0x1a0>
 801241e:	9b03      	ldr	r3, [sp, #12]
 8012420:	3307      	adds	r3, #7
 8012422:	f023 0307 	bic.w	r3, r3, #7
 8012426:	3308      	adds	r3, #8
 8012428:	9303      	str	r3, [sp, #12]
 801242a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801242c:	444b      	add	r3, r9
 801242e:	9309      	str	r3, [sp, #36]	; 0x24
 8012430:	e76d      	b.n	801230e <_svfiprintf_r+0x4a>
 8012432:	fb05 3202 	mla	r2, r5, r2, r3
 8012436:	2001      	movs	r0, #1
 8012438:	460f      	mov	r7, r1
 801243a:	e7a6      	b.n	801238a <_svfiprintf_r+0xc6>
 801243c:	2300      	movs	r3, #0
 801243e:	3701      	adds	r7, #1
 8012440:	9305      	str	r3, [sp, #20]
 8012442:	4619      	mov	r1, r3
 8012444:	250a      	movs	r5, #10
 8012446:	4638      	mov	r0, r7
 8012448:	f810 2b01 	ldrb.w	r2, [r0], #1
 801244c:	3a30      	subs	r2, #48	; 0x30
 801244e:	2a09      	cmp	r2, #9
 8012450:	d903      	bls.n	801245a <_svfiprintf_r+0x196>
 8012452:	2b00      	cmp	r3, #0
 8012454:	d0c8      	beq.n	80123e8 <_svfiprintf_r+0x124>
 8012456:	9105      	str	r1, [sp, #20]
 8012458:	e7c6      	b.n	80123e8 <_svfiprintf_r+0x124>
 801245a:	fb05 2101 	mla	r1, r5, r1, r2
 801245e:	2301      	movs	r3, #1
 8012460:	4607      	mov	r7, r0
 8012462:	e7f0      	b.n	8012446 <_svfiprintf_r+0x182>
 8012464:	ab03      	add	r3, sp, #12
 8012466:	9300      	str	r3, [sp, #0]
 8012468:	4622      	mov	r2, r4
 801246a:	4b11      	ldr	r3, [pc, #68]	; (80124b0 <_svfiprintf_r+0x1ec>)
 801246c:	a904      	add	r1, sp, #16
 801246e:	4640      	mov	r0, r8
 8012470:	f3af 8000 	nop.w
 8012474:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012478:	4681      	mov	r9, r0
 801247a:	d1d6      	bne.n	801242a <_svfiprintf_r+0x166>
 801247c:	89a3      	ldrh	r3, [r4, #12]
 801247e:	065b      	lsls	r3, r3, #25
 8012480:	f53f af35 	bmi.w	80122ee <_svfiprintf_r+0x2a>
 8012484:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012486:	b01d      	add	sp, #116	; 0x74
 8012488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801248c:	ab03      	add	r3, sp, #12
 801248e:	9300      	str	r3, [sp, #0]
 8012490:	4622      	mov	r2, r4
 8012492:	4b07      	ldr	r3, [pc, #28]	; (80124b0 <_svfiprintf_r+0x1ec>)
 8012494:	a904      	add	r1, sp, #16
 8012496:	4640      	mov	r0, r8
 8012498:	f7ff fa90 	bl	80119bc <_printf_i>
 801249c:	e7ea      	b.n	8012474 <_svfiprintf_r+0x1b0>
 801249e:	bf00      	nop
 80124a0:	08012fd4 	.word	0x08012fd4
 80124a4:	08012fda 	.word	0x08012fda
 80124a8:	08012fde 	.word	0x08012fde
 80124ac:	00000000 	.word	0x00000000
 80124b0:	0801220f 	.word	0x0801220f

080124b4 <_raise_r>:
 80124b4:	291f      	cmp	r1, #31
 80124b6:	b538      	push	{r3, r4, r5, lr}
 80124b8:	4604      	mov	r4, r0
 80124ba:	460d      	mov	r5, r1
 80124bc:	d904      	bls.n	80124c8 <_raise_r+0x14>
 80124be:	2316      	movs	r3, #22
 80124c0:	6003      	str	r3, [r0, #0]
 80124c2:	f04f 30ff 	mov.w	r0, #4294967295
 80124c6:	bd38      	pop	{r3, r4, r5, pc}
 80124c8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80124ca:	b112      	cbz	r2, 80124d2 <_raise_r+0x1e>
 80124cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80124d0:	b94b      	cbnz	r3, 80124e6 <_raise_r+0x32>
 80124d2:	4620      	mov	r0, r4
 80124d4:	f000 f830 	bl	8012538 <_getpid_r>
 80124d8:	462a      	mov	r2, r5
 80124da:	4601      	mov	r1, r0
 80124dc:	4620      	mov	r0, r4
 80124de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80124e2:	f000 b817 	b.w	8012514 <_kill_r>
 80124e6:	2b01      	cmp	r3, #1
 80124e8:	d00a      	beq.n	8012500 <_raise_r+0x4c>
 80124ea:	1c59      	adds	r1, r3, #1
 80124ec:	d103      	bne.n	80124f6 <_raise_r+0x42>
 80124ee:	2316      	movs	r3, #22
 80124f0:	6003      	str	r3, [r0, #0]
 80124f2:	2001      	movs	r0, #1
 80124f4:	e7e7      	b.n	80124c6 <_raise_r+0x12>
 80124f6:	2400      	movs	r4, #0
 80124f8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80124fc:	4628      	mov	r0, r5
 80124fe:	4798      	blx	r3
 8012500:	2000      	movs	r0, #0
 8012502:	e7e0      	b.n	80124c6 <_raise_r+0x12>

08012504 <raise>:
 8012504:	4b02      	ldr	r3, [pc, #8]	; (8012510 <raise+0xc>)
 8012506:	4601      	mov	r1, r0
 8012508:	6818      	ldr	r0, [r3, #0]
 801250a:	f7ff bfd3 	b.w	80124b4 <_raise_r>
 801250e:	bf00      	nop
 8012510:	200001ec 	.word	0x200001ec

08012514 <_kill_r>:
 8012514:	b538      	push	{r3, r4, r5, lr}
 8012516:	4c07      	ldr	r4, [pc, #28]	; (8012534 <_kill_r+0x20>)
 8012518:	2300      	movs	r3, #0
 801251a:	4605      	mov	r5, r0
 801251c:	4608      	mov	r0, r1
 801251e:	4611      	mov	r1, r2
 8012520:	6023      	str	r3, [r4, #0]
 8012522:	f7f1 ffbf 	bl	80044a4 <_kill>
 8012526:	1c43      	adds	r3, r0, #1
 8012528:	d102      	bne.n	8012530 <_kill_r+0x1c>
 801252a:	6823      	ldr	r3, [r4, #0]
 801252c:	b103      	cbz	r3, 8012530 <_kill_r+0x1c>
 801252e:	602b      	str	r3, [r5, #0]
 8012530:	bd38      	pop	{r3, r4, r5, pc}
 8012532:	bf00      	nop
 8012534:	200023ec 	.word	0x200023ec

08012538 <_getpid_r>:
 8012538:	f7f1 bfac 	b.w	8004494 <_getpid>

0801253c <__sread>:
 801253c:	b510      	push	{r4, lr}
 801253e:	460c      	mov	r4, r1
 8012540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012544:	f000 f89c 	bl	8012680 <_read_r>
 8012548:	2800      	cmp	r0, #0
 801254a:	bfab      	itete	ge
 801254c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801254e:	89a3      	ldrhlt	r3, [r4, #12]
 8012550:	181b      	addge	r3, r3, r0
 8012552:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012556:	bfac      	ite	ge
 8012558:	6563      	strge	r3, [r4, #84]	; 0x54
 801255a:	81a3      	strhlt	r3, [r4, #12]
 801255c:	bd10      	pop	{r4, pc}

0801255e <__swrite>:
 801255e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012562:	461f      	mov	r7, r3
 8012564:	898b      	ldrh	r3, [r1, #12]
 8012566:	05db      	lsls	r3, r3, #23
 8012568:	4605      	mov	r5, r0
 801256a:	460c      	mov	r4, r1
 801256c:	4616      	mov	r6, r2
 801256e:	d505      	bpl.n	801257c <__swrite+0x1e>
 8012570:	2302      	movs	r3, #2
 8012572:	2200      	movs	r2, #0
 8012574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012578:	f000 f868 	bl	801264c <_lseek_r>
 801257c:	89a3      	ldrh	r3, [r4, #12]
 801257e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012582:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012586:	81a3      	strh	r3, [r4, #12]
 8012588:	4632      	mov	r2, r6
 801258a:	463b      	mov	r3, r7
 801258c:	4628      	mov	r0, r5
 801258e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012592:	f000 b817 	b.w	80125c4 <_write_r>

08012596 <__sseek>:
 8012596:	b510      	push	{r4, lr}
 8012598:	460c      	mov	r4, r1
 801259a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801259e:	f000 f855 	bl	801264c <_lseek_r>
 80125a2:	1c43      	adds	r3, r0, #1
 80125a4:	89a3      	ldrh	r3, [r4, #12]
 80125a6:	bf15      	itete	ne
 80125a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80125aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80125ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80125b2:	81a3      	strheq	r3, [r4, #12]
 80125b4:	bf18      	it	ne
 80125b6:	81a3      	strhne	r3, [r4, #12]
 80125b8:	bd10      	pop	{r4, pc}

080125ba <__sclose>:
 80125ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125be:	f000 b813 	b.w	80125e8 <_close_r>
	...

080125c4 <_write_r>:
 80125c4:	b538      	push	{r3, r4, r5, lr}
 80125c6:	4c07      	ldr	r4, [pc, #28]	; (80125e4 <_write_r+0x20>)
 80125c8:	4605      	mov	r5, r0
 80125ca:	4608      	mov	r0, r1
 80125cc:	4611      	mov	r1, r2
 80125ce:	2200      	movs	r2, #0
 80125d0:	6022      	str	r2, [r4, #0]
 80125d2:	461a      	mov	r2, r3
 80125d4:	f7f1 ff9d 	bl	8004512 <_write>
 80125d8:	1c43      	adds	r3, r0, #1
 80125da:	d102      	bne.n	80125e2 <_write_r+0x1e>
 80125dc:	6823      	ldr	r3, [r4, #0]
 80125de:	b103      	cbz	r3, 80125e2 <_write_r+0x1e>
 80125e0:	602b      	str	r3, [r5, #0]
 80125e2:	bd38      	pop	{r3, r4, r5, pc}
 80125e4:	200023ec 	.word	0x200023ec

080125e8 <_close_r>:
 80125e8:	b538      	push	{r3, r4, r5, lr}
 80125ea:	4c06      	ldr	r4, [pc, #24]	; (8012604 <_close_r+0x1c>)
 80125ec:	2300      	movs	r3, #0
 80125ee:	4605      	mov	r5, r0
 80125f0:	4608      	mov	r0, r1
 80125f2:	6023      	str	r3, [r4, #0]
 80125f4:	f7f1 ffa9 	bl	800454a <_close>
 80125f8:	1c43      	adds	r3, r0, #1
 80125fa:	d102      	bne.n	8012602 <_close_r+0x1a>
 80125fc:	6823      	ldr	r3, [r4, #0]
 80125fe:	b103      	cbz	r3, 8012602 <_close_r+0x1a>
 8012600:	602b      	str	r3, [r5, #0]
 8012602:	bd38      	pop	{r3, r4, r5, pc}
 8012604:	200023ec 	.word	0x200023ec

08012608 <_fstat_r>:
 8012608:	b538      	push	{r3, r4, r5, lr}
 801260a:	4c07      	ldr	r4, [pc, #28]	; (8012628 <_fstat_r+0x20>)
 801260c:	2300      	movs	r3, #0
 801260e:	4605      	mov	r5, r0
 8012610:	4608      	mov	r0, r1
 8012612:	4611      	mov	r1, r2
 8012614:	6023      	str	r3, [r4, #0]
 8012616:	f7f1 ffa4 	bl	8004562 <_fstat>
 801261a:	1c43      	adds	r3, r0, #1
 801261c:	d102      	bne.n	8012624 <_fstat_r+0x1c>
 801261e:	6823      	ldr	r3, [r4, #0]
 8012620:	b103      	cbz	r3, 8012624 <_fstat_r+0x1c>
 8012622:	602b      	str	r3, [r5, #0]
 8012624:	bd38      	pop	{r3, r4, r5, pc}
 8012626:	bf00      	nop
 8012628:	200023ec 	.word	0x200023ec

0801262c <_isatty_r>:
 801262c:	b538      	push	{r3, r4, r5, lr}
 801262e:	4c06      	ldr	r4, [pc, #24]	; (8012648 <_isatty_r+0x1c>)
 8012630:	2300      	movs	r3, #0
 8012632:	4605      	mov	r5, r0
 8012634:	4608      	mov	r0, r1
 8012636:	6023      	str	r3, [r4, #0]
 8012638:	f7f1 ffa3 	bl	8004582 <_isatty>
 801263c:	1c43      	adds	r3, r0, #1
 801263e:	d102      	bne.n	8012646 <_isatty_r+0x1a>
 8012640:	6823      	ldr	r3, [r4, #0]
 8012642:	b103      	cbz	r3, 8012646 <_isatty_r+0x1a>
 8012644:	602b      	str	r3, [r5, #0]
 8012646:	bd38      	pop	{r3, r4, r5, pc}
 8012648:	200023ec 	.word	0x200023ec

0801264c <_lseek_r>:
 801264c:	b538      	push	{r3, r4, r5, lr}
 801264e:	4c07      	ldr	r4, [pc, #28]	; (801266c <_lseek_r+0x20>)
 8012650:	4605      	mov	r5, r0
 8012652:	4608      	mov	r0, r1
 8012654:	4611      	mov	r1, r2
 8012656:	2200      	movs	r2, #0
 8012658:	6022      	str	r2, [r4, #0]
 801265a:	461a      	mov	r2, r3
 801265c:	f7f1 ff9c 	bl	8004598 <_lseek>
 8012660:	1c43      	adds	r3, r0, #1
 8012662:	d102      	bne.n	801266a <_lseek_r+0x1e>
 8012664:	6823      	ldr	r3, [r4, #0]
 8012666:	b103      	cbz	r3, 801266a <_lseek_r+0x1e>
 8012668:	602b      	str	r3, [r5, #0]
 801266a:	bd38      	pop	{r3, r4, r5, pc}
 801266c:	200023ec 	.word	0x200023ec

08012670 <_malloc_usable_size_r>:
 8012670:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012674:	1f18      	subs	r0, r3, #4
 8012676:	2b00      	cmp	r3, #0
 8012678:	bfbc      	itt	lt
 801267a:	580b      	ldrlt	r3, [r1, r0]
 801267c:	18c0      	addlt	r0, r0, r3
 801267e:	4770      	bx	lr

08012680 <_read_r>:
 8012680:	b538      	push	{r3, r4, r5, lr}
 8012682:	4c07      	ldr	r4, [pc, #28]	; (80126a0 <_read_r+0x20>)
 8012684:	4605      	mov	r5, r0
 8012686:	4608      	mov	r0, r1
 8012688:	4611      	mov	r1, r2
 801268a:	2200      	movs	r2, #0
 801268c:	6022      	str	r2, [r4, #0]
 801268e:	461a      	mov	r2, r3
 8012690:	f7f1 ff22 	bl	80044d8 <_read>
 8012694:	1c43      	adds	r3, r0, #1
 8012696:	d102      	bne.n	801269e <_read_r+0x1e>
 8012698:	6823      	ldr	r3, [r4, #0]
 801269a:	b103      	cbz	r3, 801269e <_read_r+0x1e>
 801269c:	602b      	str	r3, [r5, #0]
 801269e:	bd38      	pop	{r3, r4, r5, pc}
 80126a0:	200023ec 	.word	0x200023ec

080126a4 <round>:
 80126a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126a6:	ec57 6b10 	vmov	r6, r7, d0
 80126aa:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80126ae:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80126b2:	2c13      	cmp	r4, #19
 80126b4:	463b      	mov	r3, r7
 80126b6:	463d      	mov	r5, r7
 80126b8:	dc17      	bgt.n	80126ea <round+0x46>
 80126ba:	2c00      	cmp	r4, #0
 80126bc:	da09      	bge.n	80126d2 <round+0x2e>
 80126be:	3401      	adds	r4, #1
 80126c0:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80126c4:	d103      	bne.n	80126ce <round+0x2a>
 80126c6:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80126ca:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80126ce:	2100      	movs	r1, #0
 80126d0:	e02c      	b.n	801272c <round+0x88>
 80126d2:	4a18      	ldr	r2, [pc, #96]	; (8012734 <round+0x90>)
 80126d4:	4122      	asrs	r2, r4
 80126d6:	4217      	tst	r7, r2
 80126d8:	d100      	bne.n	80126dc <round+0x38>
 80126da:	b19e      	cbz	r6, 8012704 <round+0x60>
 80126dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80126e0:	4123      	asrs	r3, r4
 80126e2:	442b      	add	r3, r5
 80126e4:	ea23 0302 	bic.w	r3, r3, r2
 80126e8:	e7f1      	b.n	80126ce <round+0x2a>
 80126ea:	2c33      	cmp	r4, #51	; 0x33
 80126ec:	dd0d      	ble.n	801270a <round+0x66>
 80126ee:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80126f2:	d107      	bne.n	8012704 <round+0x60>
 80126f4:	4630      	mov	r0, r6
 80126f6:	4639      	mov	r1, r7
 80126f8:	ee10 2a10 	vmov	r2, s0
 80126fc:	f7ed fdc6 	bl	800028c <__adddf3>
 8012700:	4606      	mov	r6, r0
 8012702:	460f      	mov	r7, r1
 8012704:	ec47 6b10 	vmov	d0, r6, r7
 8012708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801270a:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 801270e:	f04f 30ff 	mov.w	r0, #4294967295
 8012712:	40d0      	lsrs	r0, r2
 8012714:	4206      	tst	r6, r0
 8012716:	d0f5      	beq.n	8012704 <round+0x60>
 8012718:	2201      	movs	r2, #1
 801271a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 801271e:	fa02 f404 	lsl.w	r4, r2, r4
 8012722:	1931      	adds	r1, r6, r4
 8012724:	bf28      	it	cs
 8012726:	189b      	addcs	r3, r3, r2
 8012728:	ea21 0100 	bic.w	r1, r1, r0
 801272c:	461f      	mov	r7, r3
 801272e:	460e      	mov	r6, r1
 8012730:	e7e8      	b.n	8012704 <round+0x60>
 8012732:	bf00      	nop
 8012734:	000fffff 	.word	0x000fffff

08012738 <_init>:
 8012738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801273a:	bf00      	nop
 801273c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801273e:	bc08      	pop	{r3}
 8012740:	469e      	mov	lr, r3
 8012742:	4770      	bx	lr

08012744 <_fini>:
 8012744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012746:	bf00      	nop
 8012748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801274a:	bc08      	pop	{r3}
 801274c:	469e      	mov	lr, r3
 801274e:	4770      	bx	lr
