//
//Written by GowinSynthesis
//Tool Version "V1.9.9.01 (64-bit)"
//Mon Mar  4 10:50:36 2024

//Source file index table:
//file0 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/fpgatech_lib/GOWIN/fpga_iddr.sv"
//file1 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/fpgatech_lib/GOWIN/fpga_ilvds.sv"
//file2 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/fpgatech_lib/GOWIN/fpga_iobuf.sv"
//file3 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/fpgatech_lib/GOWIN/fpga_iser8.sv"
//file4 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/fpgatech_lib/GOWIN/fpga_obuf.sv"
//file5 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/fpgatech_lib/GOWIN/fpga_oddr.sv"
//file6 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/fpgatech_lib/GOWIN/fpga_olvds.sv"
//file7 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/fpgatech_lib/GOWIN/fpga_oser10.sv"
//file8 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/fpgatech_lib/GOWIN/fpga_pll.sv"
//file9 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.cpu/cpu.PICORV32/picorv32.CHILI.sv"
//file10 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.cpu/imem.sv"
//file11 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.cpu/soc_cpu.PICORV32.sv"
//file12 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.csr/csr_if.sv"
//file13 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.csr/csr_pkg.sv"
//file14 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.csr/soc_csr.sv"
//file15 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.infra/debounce.sv"
//file16 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.infra/soc_fabric.sv"
//file17 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.infra/soc_if.sv"
//file18 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.infra/soc_pkg.sv"
//file19 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.infra/soc_ram.sv"
//file20 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.infra/uart.sv"
//file21 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.sdram/sdram_ctrl.sv"
//file22 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.sdram/sdram_if.sv"
//file23 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.sdram/sdram_pkg.sv"
//file24 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/ip.sdram/soc_sdram.sv"
//file25 "\C:/0.PROJECTS/0.Bosna/0.Git-Repo/eduSOC/1.hw/top.sv"
`timescale 100 ps/100 ps
module fpga_pll (
  clk_27_d,
  key_clean,
  clk_54,
  srst54_n
)
;
input clk_27_d;
input [2:2] key_clean;
output clk_54;
output srst54_n;
wire final_rst;
wire srst_n_pipe;
wire clk_108;
wire u_pll_2_CLKOUTP;
wire u_pll_2_CLKOUTD;
wire u_pll_2_CLKOUTD3;
wire pll_lock;
wire VCC;
wire GND;
  LUT2 final_rst_s0 (
    .F(final_rst),
    .I0(key_clean[2]),
    .I1(pll_lock) 
);
defparam final_rst_s0.INIT=4'hB;
  DFFC srst_n_s0 (
    .Q(srst54_n),
    .D(srst_n_pipe),
    .CLK(clk_54),
    .CLEAR(final_rst) 
);
  DFFC srst_n_pipe_s0 (
    .Q(srst_n_pipe),
    .D(VCC),
    .CLK(clk_54),
    .CLEAR(final_rst) 
);
  rPLL u_pll_s1 (
    .CLKOUT(clk_108),
    .CLKOUTP(u_pll_2_CLKOUTP),
    .CLKOUTD(u_pll_2_CLKOUTD),
    .CLKOUTD3(u_pll_2_CLKOUTD3),
    .LOCK(pll_lock),
    .CLKIN(clk_27_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam u_pll_s1.CLKFB_SEL="internal";
defparam u_pll_s1.CLKOUTD3_SRC="CLKOUT";
defparam u_pll_s1.CLKOUTD_BYPASS="false";
defparam u_pll_s1.CLKOUTD_SRC="CLKOUT";
defparam u_pll_s1.CLKOUTP_BYPASS="false";
defparam u_pll_s1.CLKOUTP_DLY_STEP=0;
defparam u_pll_s1.CLKOUTP_FT_DIR=1'b1;
defparam u_pll_s1.CLKOUT_BYPASS="false";
defparam u_pll_s1.CLKOUT_DLY_STEP=0;
defparam u_pll_s1.CLKOUT_FT_DIR=1'b1;
defparam u_pll_s1.DEVICE="GW2AR-18C";
defparam u_pll_s1.DUTYDA_SEL="1000";
defparam u_pll_s1.DYN_DA_EN="true";
defparam u_pll_s1.DYN_FBDIV_SEL="false";
defparam u_pll_s1.DYN_IDIV_SEL="false";
defparam u_pll_s1.DYN_ODIV_SEL="false";
defparam u_pll_s1.DYN_SDIV_SEL=2;
defparam u_pll_s1.FBDIV_SEL=3;
defparam u_pll_s1.FCLKIN="27";
defparam u_pll_s1.IDIV_SEL=0;
defparam u_pll_s1.ODIV_SEL=8;
defparam u_pll_s1.PSDA_SEL="0000";
  CLKDIV u_clkdiv (
    .CLKOUT(clk_54),
    .CALIB(GND),
    .HCLKIN(clk_108),
    .RESETN(pll_lock) 
);
defparam u_clkdiv.DIV_MODE="2";
defparam u_clkdiv.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_pll */
module debounce (
  clk_54,
  tick_cca15us_Z,
  srst54_n,
  key_d,
  n6_6,
  key_clean
)
;
input clk_54;
input tick_cca15us_Z;
input srst54_n;
input [2:2] key_d;
output n6_6;
output [2:2] key_clean;
wire n11_3;
wire [2:0] pipe;
wire VCC;
wire GND;
  LUT3 n11_s0 (
    .F(n11_3),
    .I0(pipe[0]),
    .I1(pipe[1]),
    .I2(pipe[2]) 
);
defparam n11_s0.INIT=8'h80;
  DFFCE pipe_1_s0 (
    .Q(pipe[1]),
    .D(pipe[0]),
    .CLK(clk_54),
    .CE(tick_cca15us_Z),
    .CLEAR(n6_6) 
);
  DFFCE pipe_0_s0 (
    .Q(pipe[0]),
    .D(key_d[2]),
    .CLK(clk_54),
    .CE(tick_cca15us_Z),
    .CLEAR(n6_6) 
);
  DFFCE out_s0 (
    .Q(key_clean[2]),
    .D(n11_3),
    .CLK(clk_54),
    .CE(tick_cca15us_Z),
    .CLEAR(n6_6) 
);
  DFFCE pipe_2_s0 (
    .Q(pipe[2]),
    .D(pipe[1]),
    .CLK(clk_54),
    .CE(tick_cca15us_Z),
    .CLEAR(n6_6) 
);
  INV n6_s2 (
    .O(n6_6),
    .I(srst54_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* debounce */
module debounce_0 (
  clk_54,
  tick_cca15us_Z,
  n6_6,
  key_d,
  key_clean
)
;
input clk_54;
input tick_cca15us_Z;
input n6_6;
input [1:1] key_d;
output [1:1] key_clean;
wire n11_3;
wire [2:0] pipe;
wire VCC;
wire GND;
  LUT3 n11_s0 (
    .F(n11_3),
    .I0(pipe[0]),
    .I1(pipe[1]),
    .I2(pipe[2]) 
);
defparam n11_s0.INIT=8'h80;
  DFFCE pipe_1_s0 (
    .Q(pipe[1]),
    .D(pipe[0]),
    .CLK(clk_54),
    .CE(tick_cca15us_Z),
    .CLEAR(n6_6) 
);
  DFFCE pipe_0_s0 (
    .Q(pipe[0]),
    .D(key_d[1]),
    .CLK(clk_54),
    .CE(tick_cca15us_Z),
    .CLEAR(n6_6) 
);
  DFFCE out_s0 (
    .Q(key_clean[1]),
    .D(n11_3),
    .CLK(clk_54),
    .CE(tick_cca15us_Z),
    .CLEAR(n6_6) 
);
  DFFCE pipe_2_s0 (
    .Q(pipe[2]),
    .D(pipe[1]),
    .CLK(clk_54),
    .CE(tick_cca15us_Z),
    .CLEAR(n6_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* debounce_0 */
module picorv32 (
  clk_54,
  n6_6,
  srst54_n,
  n137_5,
  rdy_rd,
  \bus_sdram.rdy ,
  imem_rdy,
  cpu_rdata_31_4,
  cpu_rdata_10_4,
  cpu_rdata_11_4,
  cpu_rdata_12_4,
  cpu_rdata_13_4,
  cpu_rdata_14_4,
  cpu_rdata_15_4,
  cpu_rdata_8_4,
  cpu_rdata_9_4,
  cpu_rdata,
  imem_rdat_8,
  imem_rdat_9,
  imem_rdat_10,
  imem_rdat_11,
  imem_rdat_12,
  imem_rdat_13,
  imem_rdat_14,
  imem_rdat_15,
  imem_rdat_31,
  cpu_instr,
  cpu_valid,
  \bus_cpu.addr ,
  \bus_sdram.addr ,
  \bus_sdram.we ,
  \bus_sdram.wdat ,
  \csr.uart_tx_data 
)
;
input clk_54;
input n6_6;
input srst54_n;
input n137_5;
input rdy_rd;
input \bus_sdram.rdy ;
input imem_rdy;
input cpu_rdata_31_4;
input cpu_rdata_10_4;
input cpu_rdata_11_4;
input cpu_rdata_12_4;
input cpu_rdata_13_4;
input cpu_rdata_14_4;
input cpu_rdata_15_4;
input cpu_rdata_8_4;
input cpu_rdata_9_4;
input [31:0] cpu_rdata;
input imem_rdat_8;
input imem_rdat_9;
input imem_rdat_10;
input imem_rdat_11;
input imem_rdat_12;
input imem_rdat_13;
input imem_rdat_14;
input imem_rdat_15;
input imem_rdat_31;
output cpu_instr;
output cpu_valid;
output [31:29] \bus_cpu.addr ;
output [22:2] \bus_sdram.addr ;
output [3:0] \bus_sdram.we ;
output [31:8] \bus_sdram.wdat ;
output [7:0] \csr.uart_tx_data ;
wire mem_xfer;
wire n244_3;
wire n5731_4;
wire n633_3;
wire n635_3;
wire n894_3;
wire n895_3;
wire n896_3;
wire n897_3;
wire n898_3;
wire n899_3;
wire n900_3;
wire n926_3;
wire n956_6;
wire n961_7;
wire n1035_3;
wire n1051_3;
wire n1056_3;
wire n1064_3;
wire n1079_3;
wire n1084_3;
wire n1088_3;
wire n1095_3;
wire n1100_3;
wire n1105_3;
wire n1111_3;
wire n1118_3;
wire n1122_3;
wire n1127_3;
wire n1132_3;
wire n1137_3;
wire n1143_3;
wire n1161_3;
wire n1167_3;
wire n1174_3;
wire n1305_3;
wire n1340_3;
wire n2814_3;
wire n2816_3;
wire n2817_3;
wire n2818_3;
wire n2819_3;
wire n2820_3;
wire n2821_3;
wire n2822_3;
wire n2823_3;
wire n2824_3;
wire n2825_3;
wire n2826_3;
wire n2827_3;
wire n2828_3;
wire n2829_3;
wire n2830_3;
wire n2831_3;
wire n2832_3;
wire n2833_3;
wire n2834_3;
wire n2835_3;
wire n2836_3;
wire n2837_3;
wire n2838_3;
wire n2839_3;
wire n2840_3;
wire n2841_3;
wire n2842_3;
wire n2843_3;
wire n718_4;
wire n4151_5;
wire n4247_4;
wire n3683_17;
wire n3686_14;
wire n3687_13;
wire n3688_13;
wire n3689_13;
wire n3690_13;
wire n3691_13;
wire n3692_13;
wire n3693_13;
wire n3694_13;
wire n3695_13;
wire n3696_13;
wire n3697_13;
wire n3698_13;
wire n3699_13;
wire n3700_13;
wire n3701_13;
wire n3702_13;
wire n3703_13;
wire n3704_13;
wire n3705_13;
wire n3706_13;
wire n3707_13;
wire n3708_13;
wire n3709_13;
wire n3710_13;
wire n3711_13;
wire n3712_13;
wire n3713_13;
wire n3714_13;
wire n3715_13;
wire n3716_13;
wire n3717_13;
wire n3719_10;
wire n3720_10;
wire n3721_10;
wire n3722_10;
wire n3723_10;
wire n3724_10;
wire n3725_10;
wire n3726_10;
wire n3727_10;
wire n3728_10;
wire n3729_10;
wire n3730_10;
wire n3731_10;
wire n3732_10;
wire n3733_10;
wire n3734_10;
wire n3735_10;
wire n3736_10;
wire n3737_10;
wire n3738_10;
wire n3739_10;
wire n3740_10;
wire n3741_10;
wire n3742_10;
wire n3743_10;
wire n3744_10;
wire n3745_10;
wire n3746_10;
wire n3747_10;
wire n3748_10;
wire n3749_10;
wire n3750_10;
wire n3758_10;
wire n3759_10;
wire n3760_10;
wire n3761_10;
wire n3762_10;
wire n3768_13;
wire n3771_15;
wire n3772_13;
wire n3773_13;
wire n3774_13;
wire n3775_13;
wire n3776_13;
wire n3777_13;
wire n3778_13;
wire n3779_13;
wire n3780_13;
wire n3781_13;
wire n3782_13;
wire n3783_13;
wire n3784_13;
wire n3785_13;
wire n3786_13;
wire n3787_13;
wire n3788_13;
wire n3789_13;
wire n3790_13;
wire n3791_13;
wire n3792_13;
wire n3793_13;
wire n3794_13;
wire n3795_13;
wire n3796_13;
wire n3797_13;
wire n3798_13;
wire n3799_13;
wire n3800_13;
wire n3801_13;
wire n3802_13;
wire n3835_8;
wire n4156_4;
wire latched_stalu_8;
wire latched_branch_8;
wire reg_op1_31_6;
wire cpu_state_1_7;
wire n1364_9;
wire n1366_9;
wire n1368_9;
wire n1370_9;
wire n1372_9;
wire n1374_9;
wire n1376_9;
wire n1378_9;
wire n1380_9;
wire n1382_9;
wire n1384_9;
wire n1386_9;
wire n1388_9;
wire n1390_9;
wire n1392_9;
wire n1394_9;
wire n1396_9;
wire n1398_9;
wire n1400_9;
wire n1403_9;
wire n1424_9;
wire n1427_9;
wire n1430_9;
wire n1433_9;
wire n1362_10;
wire n1406_10;
wire n1409_10;
wire n1412_10;
wire n1415_10;
wire n1418_10;
wire n1421_10;
wire n1435_11;
wire cpuregs_n2454_DOAL_G_0_7;
wire cpuregs_n2389_DOAL_G_0_7;
wire cpuregs_7;
wire n3902_11;
wire mem_wordsize_1_7;
wire latched_store_8;
wire cpu_state_0_8;
wire mem_state_1_10;
wire mem_valid_7;
wire n3754_22;
wire n3680_23;
wire n743_10;
wire n742_12;
wire n3682_15;
wire n3681_17;
wire n3753_24;
wire n3767_17;
wire n3766_17;
wire n3765_17;
wire n3764_17;
wire n3763_18;
wire n3685_16;
wire n3684_16;
wire n3683_19;
wire n3752_15;
wire n4150_5;
wire n4249_8;
wire n4115_10;
wire mem_xfer_5;
wire n5731_5;
wire n633_4;
wire n633_5;
wire n634_4;
wire n635_4;
wire n895_4;
wire n899_4;
wire n900_4;
wire n906_9;
wire n906_10;
wire n906_11;
wire n911_8;
wire n918_10;
wire n926_4;
wire n945_8;
wire n956_7;
wire n1037_4;
wire n1040_4;
wire n1105_4;
wire n1118_4;
wire n1137_4;
wire n1305_4;
wire cpuregs_wrdata_31_4;
wire cpuregs_wrdata_31_5;
wire cpuregs_wrdata_30_4;
wire cpuregs_wrdata_30_5;
wire cpuregs_wrdata_29_4;
wire cpuregs_wrdata_29_5;
wire cpuregs_wrdata_28_4;
wire cpuregs_wrdata_28_5;
wire cpuregs_wrdata_27_4;
wire cpuregs_wrdata_27_5;
wire cpuregs_wrdata_26_4;
wire cpuregs_wrdata_26_5;
wire cpuregs_wrdata_25_4;
wire cpuregs_wrdata_25_5;
wire cpuregs_wrdata_24_4;
wire cpuregs_wrdata_24_5;
wire cpuregs_wrdata_23_4;
wire cpuregs_wrdata_22_4;
wire cpuregs_wrdata_22_5;
wire cpuregs_wrdata_21_4;
wire cpuregs_wrdata_20_4;
wire cpuregs_wrdata_20_5;
wire cpuregs_wrdata_19_4;
wire cpuregs_wrdata_19_5;
wire cpuregs_wrdata_18_4;
wire cpuregs_wrdata_18_5;
wire cpuregs_wrdata_17_4;
wire cpuregs_wrdata_17_5;
wire cpuregs_wrdata_16_4;
wire cpuregs_wrdata_16_5;
wire cpuregs_wrdata_15_4;
wire cpuregs_wrdata_15_5;
wire cpuregs_wrdata_14_4;
wire cpuregs_wrdata_14_5;
wire cpuregs_wrdata_13_4;
wire cpuregs_wrdata_13_5;
wire cpuregs_wrdata_12_4;
wire cpuregs_wrdata_12_5;
wire cpuregs_wrdata_11_4;
wire cpuregs_wrdata_11_5;
wire cpuregs_wrdata_10_4;
wire cpuregs_wrdata_10_5;
wire cpuregs_wrdata_9_4;
wire cpuregs_wrdata_9_5;
wire cpuregs_wrdata_8_4;
wire cpuregs_wrdata_8_5;
wire cpuregs_wrdata_7_4;
wire cpuregs_wrdata_7_5;
wire cpuregs_wrdata_6_4;
wire cpuregs_wrdata_6_5;
wire cpuregs_wrdata_5_4;
wire cpuregs_wrdata_5_5;
wire cpuregs_wrdata_4_4;
wire cpuregs_wrdata_4_5;
wire cpuregs_wrdata_3_4;
wire cpuregs_wrdata_2_4;
wire cpuregs_wrdata_1_4;
wire n2600_4;
wire n2814_4;
wire n2814_5;
wire n2814_6;
wire n2814_7;
wire n2815_4;
wire n2815_5;
wire n2816_4;
wire n2816_5;
wire n2817_4;
wire n2818_4;
wire n2818_5;
wire n2821_4;
wire n2822_4;
wire n2823_4;
wire n2823_5;
wire n2824_4;
wire n2825_4;
wire n2826_4;
wire n2826_5;
wire n2827_4;
wire n2827_5;
wire n2828_4;
wire n2829_4;
wire n2830_5;
wire n2831_4;
wire n2832_5;
wire n2833_4;
wire n2834_4;
wire n2835_4;
wire n2836_4;
wire n2837_4;
wire n2838_5;
wire n2839_4;
wire n2839_5;
wire n2840_4;
wire n2841_4;
wire n2842_4;
wire n4151_6;
wire n4151_7;
wire mem_la_wdata_15_10;
wire n3683_20;
wire n3686_15;
wire n3686_16;
wire n3686_17;
wire n3687_14;
wire n3687_15;
wire n3688_14;
wire n3688_15;
wire n3689_14;
wire n3689_15;
wire n3690_14;
wire n3690_15;
wire n3691_14;
wire n3691_15;
wire n3692_14;
wire n3692_15;
wire n3693_14;
wire n3693_15;
wire n3694_14;
wire n3694_15;
wire n3695_14;
wire n3695_15;
wire n3696_14;
wire n3696_15;
wire n3697_14;
wire n3697_15;
wire n3698_14;
wire n3698_15;
wire n3699_14;
wire n3699_15;
wire n3700_14;
wire n3700_15;
wire n3701_14;
wire n3701_15;
wire n3702_14;
wire n3702_15;
wire n3703_14;
wire n3703_15;
wire n3704_14;
wire n3704_15;
wire n3705_14;
wire n3705_15;
wire n3706_14;
wire n3706_15;
wire n3707_14;
wire n3707_15;
wire n3708_14;
wire n3708_15;
wire n3709_14;
wire n3709_15;
wire n3710_14;
wire n3710_15;
wire n3711_14;
wire n3711_15;
wire n3712_14;
wire n3712_15;
wire n3713_14;
wire n3713_15;
wire n3714_14;
wire n3714_15;
wire n3715_14;
wire n3715_15;
wire n3716_14;
wire n3716_15;
wire n3717_14;
wire n3717_15;
wire n3717_16;
wire n3719_11;
wire n3719_12;
wire n3719_13;
wire n3719_14;
wire n3720_11;
wire n3720_12;
wire n3720_13;
wire n3721_11;
wire n3721_12;
wire n3722_11;
wire n3722_12;
wire n3723_11;
wire n3723_12;
wire n3724_11;
wire n3724_12;
wire n3725_11;
wire n3725_12;
wire n3726_11;
wire n3726_12;
wire n3727_11;
wire n3727_12;
wire n3728_11;
wire n3728_12;
wire n3729_11;
wire n3729_12;
wire n3730_11;
wire n3730_12;
wire n3731_11;
wire n3731_12;
wire n3732_11;
wire n3732_12;
wire n3733_11;
wire n3733_12;
wire n3734_11;
wire n3734_12;
wire n3735_11;
wire n3735_12;
wire n3736_11;
wire n3736_12;
wire n3737_11;
wire n3737_12;
wire n3738_11;
wire n3738_12;
wire n3739_11;
wire n3739_12;
wire n3740_11;
wire n3740_12;
wire n3741_11;
wire n3741_12;
wire n3742_11;
wire n3742_12;
wire n3743_11;
wire n3743_12;
wire n3744_11;
wire n3744_12;
wire n3745_11;
wire n3745_12;
wire n3745_13;
wire n3746_11;
wire n3746_12;
wire n3746_13;
wire n3747_11;
wire n3747_12;
wire n3747_13;
wire n3748_11;
wire n3748_12;
wire n3748_13;
wire n3749_11;
wire n3749_12;
wire n3750_11;
wire n3750_12;
wire n3750_13;
wire n3758_11;
wire n3758_12;
wire n3759_11;
wire n3759_12;
wire n3759_13;
wire n3760_11;
wire n3761_11;
wire n3762_11;
wire n3768_14;
wire n3771_16;
wire n3771_17;
wire n3772_14;
wire n3773_14;
wire n3774_14;
wire n3775_14;
wire n3776_14;
wire n3777_14;
wire n3778_14;
wire n3779_14;
wire n3780_14;
wire n3781_14;
wire n3782_14;
wire n3783_14;
wire n3784_14;
wire n3785_14;
wire n3786_14;
wire n3787_14;
wire n3788_14;
wire n3789_14;
wire n3790_14;
wire n3791_14;
wire n3792_14;
wire n3793_14;
wire n3794_14;
wire n3795_14;
wire n3796_14;
wire n3797_14;
wire n3798_14;
wire n3799_14;
wire n3800_14;
wire n3801_14;
wire n3802_14;
wire reg_sh_1_9;
wire latched_rdst_4_13;
wire reg_op1_31_7;
wire reg_op1_31_8;
wire reg_op1_31_9;
wire cpu_state_2_10;
wire cpu_state_2_11;
wire n1364_10;
wire n1364_11;
wire n1364_12;
wire n1403_10;
wire n1424_10;
wire n1424_11;
wire n1427_10;
wire n1430_10;
wire n1433_10;
wire alu_out_31_11;
wire alu_out_31_12;
wire alu_out_30_11;
wire alu_out_29_11;
wire alu_out_29_12;
wire alu_out_28_11;
wire alu_out_28_12;
wire alu_out_27_11;
wire alu_out_27_12;
wire alu_out_26_11;
wire alu_out_26_12;
wire alu_out_25_11;
wire alu_out_25_12;
wire alu_out_24_11;
wire alu_out_24_12;
wire alu_out_23_11;
wire alu_out_23_12;
wire alu_out_22_11;
wire alu_out_22_12;
wire alu_out_21_11;
wire alu_out_21_12;
wire alu_out_20_11;
wire alu_out_20_12;
wire alu_out_19_11;
wire alu_out_19_12;
wire alu_out_18_11;
wire alu_out_18_12;
wire alu_out_17_11;
wire alu_out_17_12;
wire alu_out_16_11;
wire alu_out_16_12;
wire alu_out_15_11;
wire alu_out_15_12;
wire alu_out_14_11;
wire alu_out_14_12;
wire alu_out_13_11;
wire alu_out_13_12;
wire alu_out_12_11;
wire alu_out_12_12;
wire alu_out_11_11;
wire alu_out_11_12;
wire alu_out_10_11;
wire alu_out_10_12;
wire alu_out_9_11;
wire alu_out_9_12;
wire alu_out_8_11;
wire alu_out_8_12;
wire alu_out_7_11;
wire alu_out_7_12;
wire alu_out_6_11;
wire alu_out_6_12;
wire alu_out_5_11;
wire alu_out_5_12;
wire alu_out_4_11;
wire alu_out_4_12;
wire alu_out_3_11;
wire alu_out_3_12;
wire alu_out_2_11;
wire alu_out_2_12;
wire alu_out_1_11;
wire alu_out_1_12;
wire alu_out_0_11;
wire n1435_12;
wire n1435_13;
wire cpuregs_n2454_DOAL_G_0_8;
wire cpuregs_n2454_DOAL_G_0_9;
wire cpuregs_n2389_DOAL_G_0_8;
wire cpuregs_n2389_DOAL_G_0_9;
wire cpuregs_8;
wire cpuregs_9;
wire mem_do_rinst_10;
wire mem_state_1_11;
wire n744_12;
wire n3682_16;
wire n3682_17;
wire n3681_18;
wire n3681_19;
wire n3753_25;
wire n3752_16;
wire n4249_9;
wire n4249_10;
wire n4249_11;
wire n4115_11;
wire mem_xfer_6;
wire mem_xfer_7;
wire mem_xfer_8;
wire n900_5;
wire n956_9;
wire n1105_5;
wire cpuregs_wrdata_31_6;
wire cpuregs_wrdata_31_7;
wire cpuregs_wrdata_29_6;
wire cpuregs_wrdata_24_6;
wire cpuregs_wrdata_24_7;
wire cpuregs_wrdata_20_6;
wire n2814_8;
wire n2814_10;
wire n2816_6;
wire n2816_7;
wire n2816_8;
wire n2817_5;
wire n2818_6;
wire n2821_5;
wire n2822_5;
wire n2826_6;
wire n2829_5;
wire n2829_6;
wire n2832_6;
wire n2839_6;
wire n2839_7;
wire n4151_8;
wire n5970_6;
wire n3686_18;
wire n3686_19;
wire n3686_20;
wire n3686_21;
wire n3687_16;
wire n3687_17;
wire n3687_18;
wire n3688_16;
wire n3688_17;
wire n3689_16;
wire n3689_17;
wire n3690_16;
wire n3690_17;
wire n3690_18;
wire n3691_16;
wire n3691_17;
wire n3691_18;
wire n3692_16;
wire n3692_17;
wire n3692_18;
wire n3693_16;
wire n3693_17;
wire n3693_18;
wire n3694_16;
wire n3694_17;
wire n3694_18;
wire n3695_16;
wire n3695_17;
wire n3695_18;
wire n3696_16;
wire n3696_17;
wire n3696_18;
wire n3697_16;
wire n3697_17;
wire n3697_18;
wire n3698_16;
wire n3698_17;
wire n3698_18;
wire n3699_16;
wire n3699_17;
wire n3700_16;
wire n3700_17;
wire n3700_18;
wire n3701_16;
wire n3701_17;
wire n3701_18;
wire n3702_16;
wire n3702_17;
wire n3703_16;
wire n3703_17;
wire n3703_18;
wire n3704_16;
wire n3704_17;
wire n3704_18;
wire n3705_16;
wire n3705_17;
wire n3706_16;
wire n3706_17;
wire n3706_18;
wire n3707_16;
wire n3707_17;
wire n3707_18;
wire n3708_16;
wire n3708_17;
wire n3708_18;
wire n3709_16;
wire n3709_17;
wire n3709_18;
wire n3710_16;
wire n3710_17;
wire n3710_18;
wire n3711_16;
wire n3711_17;
wire n3711_18;
wire n3712_16;
wire n3712_17;
wire n3712_18;
wire n3713_16;
wire n3713_17;
wire n3713_18;
wire n3714_16;
wire n3714_17;
wire n3714_18;
wire n3715_16;
wire n3715_17;
wire n3715_18;
wire n3716_16;
wire n3716_17;
wire n3716_18;
wire n3717_17;
wire n3717_18;
wire n3717_19;
wire n3719_16;
wire n3719_17;
wire n3719_18;
wire n3720_14;
wire n3720_15;
wire n3744_13;
wire n3744_14;
wire n3744_15;
wire n3745_15;
wire n3749_14;
wire n3758_13;
wire n3758_14;
wire n3771_19;
wire cpu_state_2_13;
wire n1403_11;
wire n1403_12;
wire alu_out_31_13;
wire alu_out_31_14;
wire alu_out_30_12;
wire alu_out_29_13;
wire alu_out_29_14;
wire alu_out_0_12;
wire alu_out_0_13;
wire cpuregs_n2454_DOAL_G_0_10;
wire cpuregs_n2389_DOAL_G_0_10;
wire n3754_24;
wire n3682_18;
wire n3681_20;
wire n4249_12;
wire n4249_13;
wire n4249_14;
wire n4249_15;
wire n4115_13;
wire n4115_14;
wire n2814_11;
wire n2814_12;
wire n2816_9;
wire n2818_7;
wire n2826_7;
wire n2832_7;
wire n2839_8;
wire n2839_9;
wire n4151_9;
wire n4151_10;
wire n4151_11;
wire n5970_7;
wire n3686_22;
wire n3686_23;
wire n3687_20;
wire n3687_21;
wire n3688_18;
wire n3689_18;
wire n3690_19;
wire n3691_19;
wire n3692_19;
wire n3693_19;
wire n3694_19;
wire n3695_19;
wire n3696_19;
wire n3697_19;
wire n3698_19;
wire n3699_18;
wire n3700_19;
wire n3701_19;
wire n3702_18;
wire n3703_19;
wire n3704_19;
wire n3705_18;
wire n3706_19;
wire n3707_19;
wire n3708_19;
wire n3709_19;
wire n3710_19;
wire n3711_19;
wire n3712_19;
wire n3713_19;
wire n3717_20;
wire n3717_21;
wire n3717_22;
wire n3717_23;
wire n3717_24;
wire n3771_21;
wire alu_out_29_15;
wire n4249_16;
wire n2814_13;
wire n4151_12;
wire n4151_13;
wire n4151_14;
wire n3687_22;
wire n3688_19;
wire n3689_19;
wire n3699_19;
wire n3699_20;
wire n3702_19;
wire n3702_20;
wire n3705_19;
wire n3705_20;
wire n3717_25;
wire n3717_26;
wire n2838_7;
wire n4153_8;
wire n4155_7;
wire n5966_5;
wire n5970_9;
wire cpuregs_wrdata_23_7;
wire n3758_17;
wire n3771_23;
wire n744_14;
wire n945_10;
wire n3740_15;
wire n3739_15;
wire n3738_15;
wire n3737_15;
wire n3736_15;
wire n3719_22;
wire n3742_15;
wire n3749_16;
wire n3741_15;
wire mem_do_rinst_12;
wire n4153_10;
wire cpuregs_wrdata_21_7;
wire n1362_13;
wire n4115_16;
wire n3754_26;
wire n4150_8;
wire reg_sh_1_11;
wire n1154_5;
wire n1148_5;
wire cpu_state_2_15;
wire n2819_7;
wire n4221_6;
wire mem_state_1_14;
wire mem_instr_6;
wire n1091_5;
wire n1081_5;
wire n1073_5;
wire n1067_5;
wire n1058_5;
wire n1043_5;
wire n1037_6;
wire n2819_9;
wire n2844_6;
wire n2815_7;
wire n3719_24;
wire n1323_5;
wire n1076_5;
wire n1071_5;
wire n1061_5;
wire n1047_5;
wire n1040_6;
wire n3745_18;
wire n3745_20;
wire n3719_26;
wire n634_7;
wire n1400_12;
wire n1398_12;
wire n1396_12;
wire n1394_12;
wire n1392_12;
wire n1390_12;
wire n1388_12;
wire n1386_12;
wire mem_la_wdata_16_9;
wire mem_la_wdata_17_9;
wire mem_la_wdata_18_9;
wire mem_la_wdata_19_9;
wire mem_la_wdata_20_9;
wire mem_la_wdata_21_9;
wire mem_la_wdata_22_9;
wire mem_la_wdata_23_9;
wire mem_la_wdata_24_10;
wire mem_la_wdata_25_10;
wire mem_la_wdata_26_10;
wire mem_la_wdata_27_10;
wire mem_la_wdata_28_10;
wire mem_la_wdata_29_10;
wire mem_la_wdata_30_10;
wire mem_la_wdata_31_11;
wire n636_5;
wire n634_9;
wire n3716_21;
wire n3715_21;
wire n3714_21;
wire n3690_22;
wire n3687_24;
wire mem_la_addr_2_8;
wire mem_la_addr_3_8;
wire mem_la_addr_4_8;
wire mem_la_addr_5_8;
wire mem_la_addr_6_8;
wire mem_la_addr_7_8;
wire mem_la_addr_8_8;
wire mem_la_addr_9_8;
wire mem_la_addr_10_8;
wire mem_la_addr_11_8;
wire mem_la_addr_12_8;
wire mem_la_addr_13_8;
wire mem_la_addr_14_8;
wire mem_la_addr_15_8;
wire mem_la_addr_16_8;
wire mem_la_addr_17_8;
wire mem_la_addr_18_8;
wire mem_la_addr_19_8;
wire mem_la_addr_20_8;
wire mem_la_addr_21_8;
wire mem_la_addr_22_8;
wire mem_la_addr_29_8;
wire mem_la_addr_30_8;
wire mem_la_addr_31_8;
wire n2630_5;
wire n2629_5;
wire n2628_5;
wire n2627_5;
wire n2626_5;
wire n2625_5;
wire n2624_5;
wire n2623_5;
wire n2622_5;
wire n2621_5;
wire n2620_5;
wire n2619_5;
wire n2618_5;
wire n2617_5;
wire n2616_5;
wire n2615_5;
wire n2614_5;
wire n2613_5;
wire n2612_5;
wire n2611_5;
wire n2610_5;
wire n2609_5;
wire n2608_5;
wire n2607_5;
wire n2606_5;
wire n2605_5;
wire n2604_5;
wire n2603_5;
wire n2602_5;
wire n2601_5;
wire n2600_6;
wire n906_15;
wire n906_17;
wire n956_11;
wire n948_8;
wire n918_12;
wire latched_rdst_4_15;
wire n5859_6;
wire n2814_15;
wire n2830_7;
wire n952_8;
wire n906_19;
wire n948_10;
wire n911_10;
wire n918_14;
wire n2832_9;
wire is_lui_auipc_jal;
wire is_lui_auipc_jal_jalr_addi_add_sub;
wire is_slti_blt_slt;
wire is_sltiu_bltu_sltu;
wire is_lbu_lhu_lw;
wire is_compare;
wire instr_lui;
wire instr_auipc;
wire instr_jal;
wire instr_jalr;
wire is_beq_bne_blt_bge_bltu_bgeu;
wire is_lb_lh_lw_lbu_lhu;
wire is_sb_sh_sw;
wire is_alu_reg_imm;
wire is_alu_reg_reg;
wire instr_beq;
wire instr_bne;
wire instr_blt;
wire instr_bge;
wire instr_bltu;
wire instr_bgeu;
wire instr_lb;
wire instr_lh;
wire instr_lw;
wire instr_lbu;
wire instr_lhu;
wire instr_sb;
wire instr_sh;
wire instr_sw;
wire instr_addi;
wire instr_slti;
wire instr_sltiu;
wire instr_xori;
wire instr_ori;
wire instr_andi;
wire instr_slli;
wire instr_srli;
wire instr_srai;
wire instr_add;
wire instr_sub;
wire instr_sll;
wire instr_slt;
wire instr_sltu;
wire instr_xor;
wire instr_srl;
wire instr_sra;
wire instr_or;
wire instr_and;
wire is_slli_srli_srai;
wire is_jalr_addi_slti_sltiu_xori_ori_andi;
wire is_sll_srl_sra;
wire trap;
wire decoder_trigger;
wire decoder_pseudo_trigger;
wire mem_do_prefetch;
wire mem_do_rdata;
wire mem_do_wdata;
wire latched_stalu;
wire latched_branch;
wire latched_is_lu;
wire latched_is_lh;
wire latched_is_lb;
wire cpuregs_1821_REDUCAREG_G;
wire cpuregs_1787_REDUCAREG_G;
wire latched_store;
wire mem_do_rinst;
wire n2358_2;
wire n2359_1;
wire n2360_1;
wire n2361_1;
wire n2362_1;
wire n2363_1;
wire n2364_1;
wire n2365_1;
wire n2366_1;
wire n2367_1;
wire n2368_1;
wire n2369_1;
wire n2370_1;
wire n2371_1;
wire n2372_1;
wire n2373_1;
wire n2374_1;
wire n2375_1;
wire n2376_1;
wire n2377_1;
wire n2378_1;
wire n2379_1;
wire n2380_1;
wire n2381_1;
wire n2382_1;
wire n2383_1;
wire n2384_1;
wire n2385_1;
wire n2386_1;
wire n2387_1;
wire n2388_1;
wire n2389_1;
wire n2423_2;
wire n2424_1;
wire n2425_1;
wire n2426_1;
wire n2427_1;
wire n2428_1;
wire n2429_1;
wire n2430_1;
wire n2431_1;
wire n2432_1;
wire n2433_1;
wire n2434_1;
wire n2435_1;
wire n2436_1;
wire n2437_1;
wire n2438_1;
wire n2439_1;
wire n2440_1;
wire n2441_1;
wire n2442_1;
wire n2443_1;
wire n2444_1;
wire n2445_1;
wire n2446_1;
wire n2447_1;
wire n2448_1;
wire n2449_1;
wire n2450_1;
wire n2451_1;
wire n2452_1;
wire n2453_1;
wire n2454_1;
wire alu_lts_65_SUM;
wire alu_lts_68;
wire alu_ltu_65_SUM;
wire alu_ltu_68;
wire alu_lts_66_SUM;
wire alu_lts_70;
wire alu_ltu_66_SUM;
wire alu_ltu_70;
wire alu_lts_67_SUM;
wire alu_lts_72;
wire alu_ltu_67_SUM;
wire alu_ltu_72;
wire alu_lts_68_SUM;
wire alu_lts_74;
wire alu_ltu_68_SUM;
wire alu_ltu_74;
wire alu_lts_69_SUM;
wire alu_lts_76;
wire alu_ltu_69_SUM;
wire alu_ltu_76;
wire alu_lts_70_SUM;
wire alu_lts_78;
wire alu_ltu_70_SUM;
wire alu_ltu_78;
wire alu_lts_71_SUM;
wire alu_lts_80;
wire alu_ltu_71_SUM;
wire alu_ltu_80;
wire alu_lts_72_SUM;
wire alu_lts_82;
wire alu_ltu_72_SUM;
wire alu_ltu_82;
wire alu_lts_73_SUM;
wire alu_lts_84;
wire alu_ltu_73_SUM;
wire alu_ltu_84;
wire alu_lts_74_SUM;
wire alu_lts_86;
wire alu_ltu_74_SUM;
wire alu_ltu_86;
wire alu_lts_75_SUM;
wire alu_lts_88;
wire alu_ltu_75_SUM;
wire alu_ltu_88;
wire alu_lts_76_SUM;
wire alu_lts_90;
wire alu_ltu_76_SUM;
wire alu_ltu_90;
wire alu_lts_77_SUM;
wire alu_lts_92;
wire alu_ltu_77_SUM;
wire alu_ltu_92;
wire alu_lts_78_SUM;
wire alu_lts_94;
wire alu_ltu_78_SUM;
wire alu_ltu_94;
wire alu_lts_79_SUM;
wire alu_lts_96;
wire alu_ltu_79_SUM;
wire alu_ltu_96;
wire \alu_add_sub[0]_1_1 ;
wire \alu_add_sub[1]_1_1 ;
wire \alu_add_sub[2]_1_1 ;
wire \alu_add_sub[3]_1_1 ;
wire \alu_add_sub[4]_1_1 ;
wire \alu_add_sub[5]_1_1 ;
wire \alu_add_sub[6]_1_1 ;
wire \alu_add_sub[7]_1_1 ;
wire \alu_add_sub[8]_1_1 ;
wire \alu_add_sub[9]_1_1 ;
wire \alu_add_sub[10]_1_1 ;
wire \alu_add_sub[11]_1_1 ;
wire \alu_add_sub[12]_1_1 ;
wire \alu_add_sub[13]_1_1 ;
wire \alu_add_sub[14]_1_1 ;
wire \alu_add_sub[15]_1_1 ;
wire \alu_add_sub[16]_1_1 ;
wire \alu_add_sub[17]_1_1 ;
wire \alu_add_sub[18]_1_1 ;
wire \alu_add_sub[19]_1_1 ;
wire \alu_add_sub[20]_1_1 ;
wire \alu_add_sub[21]_1_1 ;
wire \alu_add_sub[22]_1_1 ;
wire \alu_add_sub[23]_1_1 ;
wire \alu_add_sub[24]_1_1 ;
wire \alu_add_sub[25]_1_1 ;
wire \alu_add_sub[26]_1_1 ;
wire \alu_add_sub[27]_1_1 ;
wire \alu_add_sub[28]_1_1 ;
wire \alu_add_sub[29]_1_1 ;
wire \alu_add_sub[30]_1_1 ;
wire \alu_add_sub[31]_1_0_COUT ;
wire n2770_1;
wire n2770_2;
wire n2769_1;
wire n2769_2;
wire n2768_1;
wire n2768_2;
wire n2767_1;
wire n2767_2;
wire n2766_1;
wire n2766_2;
wire n2765_1;
wire n2765_2;
wire n2764_1;
wire n2764_2;
wire n2763_1;
wire n2763_2;
wire n2762_1;
wire n2762_2;
wire n2761_1;
wire n2761_2;
wire n2760_1;
wire n2760_2;
wire n2759_1;
wire n2759_2;
wire n2758_1;
wire n2758_2;
wire n2757_1;
wire n2757_2;
wire n2756_1;
wire n2756_2;
wire n2755_1;
wire n2755_2;
wire n2754_1;
wire n2754_2;
wire n2753_1;
wire n2753_2;
wire n2752_1;
wire n2752_2;
wire n2751_1;
wire n2751_2;
wire n2750_1;
wire n2750_2;
wire n2749_1;
wire n2749_2;
wire n2748_1;
wire n2748_2;
wire n2747_1;
wire n2747_2;
wire n2746_1;
wire n2746_2;
wire n2745_1;
wire n2745_2;
wire n2744_1;
wire n2744_2;
wire n2743_1;
wire n2743_2;
wire n2742_1;
wire n2742_2;
wire n2741_1;
wire n2741_2;
wire n2740_1;
wire n2740_0_COUT;
wire n3064_1;
wire n3064_2;
wire n3063_1;
wire n3063_2;
wire n3062_1;
wire n3062_2;
wire n3061_1;
wire n3061_2;
wire n3060_1;
wire n3060_2;
wire n3059_1;
wire n3059_2;
wire n3058_1;
wire n3058_2;
wire n3057_1;
wire n3057_2;
wire n3056_1;
wire n3056_2;
wire n3055_1;
wire n3055_2;
wire n3054_1;
wire n3054_2;
wire n3053_1;
wire n3053_2;
wire n3052_1;
wire n3052_2;
wire n3051_1;
wire n3051_2;
wire n3050_1;
wire n3050_2;
wire n3049_1;
wire n3049_2;
wire n3048_1;
wire n3048_2;
wire n3047_1;
wire n3047_2;
wire n3046_1;
wire n3046_2;
wire n3045_1;
wire n3045_2;
wire n3044_1;
wire n3044_2;
wire n3043_1;
wire n3043_2;
wire n3042_1;
wire n3042_2;
wire n3041_1;
wire n3041_2;
wire n3040_1;
wire n3040_2;
wire n3039_1;
wire n3039_2;
wire n3038_1;
wire n3038_2;
wire n3037_1;
wire n3037_2;
wire n3036_1;
wire n3036_2;
wire n3035_1;
wire n3035_2;
wire n3034_1;
wire n3034_0_COUT;
wire n3423_2;
wire n3423_3;
wire n3422_2;
wire n3422_3;
wire n3421_2;
wire n3421_3;
wire n3420_2;
wire n3420_3;
wire n3419_2;
wire n3419_3;
wire n3418_2;
wire n3418_3;
wire n3417_2;
wire n3417_3;
wire n3416_2;
wire n3416_3;
wire n3415_2;
wire n3415_3;
wire n3414_2;
wire n3414_3;
wire n3413_2;
wire n3413_3;
wire n3412_2;
wire n3412_3;
wire n3411_2;
wire n3411_3;
wire n3410_2;
wire n3410_3;
wire n3409_2;
wire n3409_3;
wire n3408_2;
wire n3408_3;
wire n3407_2;
wire n3407_3;
wire n3406_2;
wire n3406_3;
wire n3405_2;
wire n3405_3;
wire n3404_2;
wire n3404_3;
wire n3403_2;
wire n3403_3;
wire n3402_2;
wire n3402_3;
wire n3401_2;
wire n3401_3;
wire n3400_2;
wire n3400_3;
wire n3399_2;
wire n3399_3;
wire n3398_2;
wire n3398_3;
wire n3397_2;
wire n3397_3;
wire n3396_2;
wire n3396_3;
wire n3395_2;
wire n3395_3;
wire n3394_2;
wire n3394_3;
wire n3393_2;
wire n3393_3;
wire n3392_2;
wire n3392_0_COUT;
wire n1845_1_SUM;
wire n1845_3;
wire n1846_1_SUM;
wire n1846_3;
wire n1847_1_SUM;
wire n1847_3;
wire n1848_1_SUM;
wire n1848_3;
wire n1849_1_SUM;
wire n1849_3;
wire n1850_1_SUM;
wire n1850_3;
wire n1851_1_SUM;
wire n1851_3;
wire n1852_1_SUM;
wire n1852_3;
wire n1853_1_SUM;
wire n1853_3;
wire n1854_1_SUM;
wire n1854_3;
wire n1855_1_SUM;
wire n1855_3;
wire n1856_1_SUM;
wire n1856_3;
wire n1857_1_SUM;
wire n1857_3;
wire n1858_1_SUM;
wire n1858_3;
wire n1859_1_SUM;
wire n1859_3;
wire n1860_1_SUM;
wire n1860_3;
wire n1861_1_SUM;
wire n1861_3;
wire n1862_1_SUM;
wire n1862_3;
wire n1863_1_SUM;
wire n1863_3;
wire n1864_1_SUM;
wire n1864_3;
wire n1865_1_SUM;
wire n1865_3;
wire n1866_1_SUM;
wire n1866_3;
wire n1867_1_SUM;
wire n1867_3;
wire n1868_1_SUM;
wire n1868_3;
wire n1869_1_SUM;
wire n1869_3;
wire n1870_1_SUM;
wire n1870_3;
wire n1871_1_SUM;
wire n1871_3;
wire n1872_1_SUM;
wire n1872_3;
wire n1873_1_SUM;
wire n1873_3;
wire n1874_1_SUM;
wire n1874_3;
wire n1875_1_SUM;
wire n1875_3;
wire n1876_1_SUM;
wire n1876_3;
wire n2774_5;
wire instr_sub_3_3;
wire [31:0] cpuregs_wrdata;
wire [31:0] alu_out;
wire [19:1] decoded_imm_uj_c;
wire [15:8] mem_la_wdata;
wire [31:2] mem_la_addr;
wire [31:7] mem_rdata_latched_noshuffle;
wire [31:0] mem_rdata_q;
wire [31:1] decoded_imm_uj;
wire [4:0] decoded_rdst;
wire [31:0] decoded_imm;
wire [4:0] reg_sh;
wire [31:0] reg_out;
wire [31:0] alu_out_q;
wire [31:1] reg_pc;
wire [31:1] reg_next_pc;
wire [1:0] mem_wordsize;
wire [31:0] reg_op1;
wire [31:0] reg_op2;
wire [4:0] latched_rdst;
wire [2:0] cpu_state;
wire [19:1] decoded_imm_uj_b;
wire [31:0] cpuregs_1821_DIAREG_G;
wire [1:0] mem_state;
wire [31:0] alu_add_sub;
wire VCC;
wire GND;
  LUT2 mem_xfer_s0 (
    .F(mem_xfer),
    .I0(mem_xfer_5),
    .I1(cpu_valid) 
);
defparam mem_xfer_s0.INIT=4'h4;
  LUT2 n244_s0 (
    .F(n244_3),
    .I0(mem_do_rinst),
    .I1(mem_do_prefetch) 
);
defparam n244_s0.INIT=4'hE;
  LUT4 n5731_s1 (
    .F(n5731_4),
    .I0(mem_do_prefetch),
    .I1(mem_do_wdata),
    .I2(n5731_5),
    .I3(n744_14) 
);
defparam n5731_s1.INIT=16'hEF00;
  LUT2 n633_s0 (
    .F(n633_3),
    .I0(n633_4),
    .I1(n633_5) 
);
defparam n633_s0.INIT=4'h8;
  LUT2 n635_s0 (
    .F(n635_3),
    .I0(n635_4),
    .I1(n633_4) 
);
defparam n635_s0.INIT=4'h8;
  LUT3 n894_s0 (
    .F(n894_3),
    .I0(instr_jal),
    .I1(instr_auipc),
    .I2(instr_lui) 
);
defparam n894_s0.INIT=8'hFE;
  LUT2 n895_s0 (
    .F(n895_3),
    .I0(instr_addi),
    .I1(n895_4) 
);
defparam n895_s0.INIT=4'hB;
  LUT3 n896_s0 (
    .F(n896_3),
    .I0(instr_slt),
    .I1(instr_slti),
    .I2(instr_blt) 
);
defparam n896_s0.INIT=8'hFE;
  LUT3 n897_s0 (
    .F(n897_3),
    .I0(instr_sltu),
    .I1(instr_sltiu),
    .I2(instr_bltu) 
);
defparam n897_s0.INIT=8'hFE;
  LUT3 n898_s0 (
    .F(n898_3),
    .I0(instr_lhu),
    .I1(instr_lbu),
    .I2(instr_lw) 
);
defparam n898_s0.INIT=8'hFE;
  LUT2 n899_s0 (
    .F(n899_3),
    .I0(is_beq_bne_blt_bge_bltu_bgeu),
    .I1(n899_4) 
);
defparam n899_s0.INIT=4'hB;
  LUT3 n900_s0 (
    .F(n900_3),
    .I0(n900_4),
    .I1(srst54_n),
    .I2(mem_do_rinst) 
);
defparam n900_s0.INIT=8'h40;
  LUT4 n926_s0 (
    .F(n926_3),
    .I0(mem_rdata_latched_noshuffle[14]),
    .I1(n926_4),
    .I2(n906_9),
    .I3(n918_10) 
);
defparam n926_s0.INIT=16'h4000;
  LUT4 n956_s3 (
    .F(n956_6),
    .I0(n956_7),
    .I1(n956_11),
    .I2(n906_11),
    .I3(n911_8) 
);
defparam n956_s3.INIT=16'h1000;
  LUT4 n961_s4 (
    .F(n961_7),
    .I0(n956_7),
    .I1(n956_11),
    .I2(n906_10),
    .I3(n906_11) 
);
defparam n961_s4.INIT=16'h1000;
  LUT2 n1035_s0 (
    .F(n1035_3),
    .I0(decoder_pseudo_trigger),
    .I1(decoder_trigger) 
);
defparam n1035_s0.INIT=4'h4;
  LUT4 n1051_s0 (
    .F(n1051_3),
    .I0(mem_rdata_q[12]),
    .I1(mem_rdata_q[13]),
    .I2(mem_rdata_q[14]),
    .I3(is_beq_bne_blt_bge_bltu_bgeu) 
);
defparam n1051_s0.INIT=16'h4000;
  LUT4 n1056_s0 (
    .F(n1056_3),
    .I0(mem_rdata_q[14]),
    .I1(mem_rdata_q[13]),
    .I2(mem_rdata_q[12]),
    .I3(is_beq_bne_blt_bge_bltu_bgeu) 
);
defparam n1056_s0.INIT=16'h8000;
  LUT4 n1064_s0 (
    .F(n1064_3),
    .I0(mem_rdata_q[14]),
    .I1(mem_rdata_q[12]),
    .I2(mem_rdata_q[13]),
    .I3(is_lb_lh_lw_lbu_lhu) 
);
defparam n1064_s0.INIT=16'h1000;
  LUT4 n1079_s0 (
    .F(n1079_3),
    .I0(mem_rdata_q[14]),
    .I1(mem_rdata_q[12]),
    .I2(mem_rdata_q[13]),
    .I3(is_sb_sh_sw) 
);
defparam n1079_s0.INIT=16'h1000;
  LUT4 n1084_s0 (
    .F(n1084_3),
    .I0(mem_rdata_q[14]),
    .I1(mem_rdata_q[12]),
    .I2(mem_rdata_q[13]),
    .I3(is_alu_reg_imm) 
);
defparam n1084_s0.INIT=16'h1000;
  LUT4 n1088_s0 (
    .F(n1088_3),
    .I0(mem_rdata_q[14]),
    .I1(mem_rdata_q[13]),
    .I2(mem_rdata_q[12]),
    .I3(is_alu_reg_imm) 
);
defparam n1088_s0.INIT=16'h4000;
  LUT4 n1095_s0 (
    .F(n1095_3),
    .I0(mem_rdata_q[12]),
    .I1(mem_rdata_q[13]),
    .I2(mem_rdata_q[14]),
    .I3(is_alu_reg_imm) 
);
defparam n1095_s0.INIT=16'h4000;
  LUT4 n1100_s0 (
    .F(n1100_3),
    .I0(mem_rdata_q[14]),
    .I1(mem_rdata_q[13]),
    .I2(mem_rdata_q[12]),
    .I3(is_alu_reg_imm) 
);
defparam n1100_s0.INIT=16'h8000;
  LUT4 n1105_s0 (
    .F(n1105_3),
    .I0(mem_rdata_q[14]),
    .I1(is_alu_reg_imm),
    .I2(n1040_4),
    .I3(n1105_4) 
);
defparam n1105_s0.INIT=16'h4000;
  LUT4 n1111_s0 (
    .F(n1111_3),
    .I0(mem_rdata_q[14]),
    .I1(is_alu_reg_imm),
    .I2(n1040_4),
    .I3(n1105_4) 
);
defparam n1111_s0.INIT=16'h8000;
  LUT4 n1118_s0 (
    .F(n1118_3),
    .I0(mem_rdata_q[14]),
    .I1(is_alu_reg_imm),
    .I2(n1040_4),
    .I3(n1118_4) 
);
defparam n1118_s0.INIT=16'h8000;
  LUT4 n1122_s0 (
    .F(n1122_3),
    .I0(mem_rdata_q[14]),
    .I1(is_alu_reg_reg),
    .I2(n1037_4),
    .I3(n1105_4) 
);
defparam n1122_s0.INIT=16'h4000;
  LUT4 n1127_s0 (
    .F(n1127_3),
    .I0(mem_rdata_q[14]),
    .I1(is_alu_reg_reg),
    .I2(n1037_4),
    .I3(n1118_4) 
);
defparam n1127_s0.INIT=16'h4000;
  LUT4 n1132_s0 (
    .F(n1132_3),
    .I0(mem_rdata_q[14]),
    .I1(is_alu_reg_reg),
    .I2(n1040_4),
    .I3(n1105_4) 
);
defparam n1132_s0.INIT=16'h4000;
  LUT4 n1137_s0 (
    .F(n1137_3),
    .I0(mem_rdata_q[14]),
    .I1(mem_rdata_q[12]),
    .I2(mem_rdata_q[13]),
    .I3(n1137_4) 
);
defparam n1137_s0.INIT=16'h1000;
  LUT4 n1143_s0 (
    .F(n1143_3),
    .I0(mem_rdata_q[14]),
    .I1(mem_rdata_q[13]),
    .I2(mem_rdata_q[12]),
    .I3(n1137_4) 
);
defparam n1143_s0.INIT=16'h4000;
  LUT4 n1161_s0 (
    .F(n1161_3),
    .I0(mem_rdata_q[14]),
    .I1(is_alu_reg_reg),
    .I2(n1040_4),
    .I3(n1118_4) 
);
defparam n1161_s0.INIT=16'h8000;
  LUT4 n1167_s0 (
    .F(n1167_3),
    .I0(mem_rdata_q[12]),
    .I1(mem_rdata_q[13]),
    .I2(mem_rdata_q[14]),
    .I3(n1137_4) 
);
defparam n1167_s0.INIT=16'h4000;
  LUT4 n1174_s0 (
    .F(n1174_3),
    .I0(mem_rdata_q[14]),
    .I1(mem_rdata_q[13]),
    .I2(mem_rdata_q[12]),
    .I3(n1137_4) 
);
defparam n1174_s0.INIT=16'h8000;
  LUT2 n1305_s0 (
    .F(n1305_3),
    .I0(is_alu_reg_imm),
    .I1(n1305_4) 
);
defparam n1305_s0.INIT=4'h8;
  LUT2 n1340_s0 (
    .F(n1340_3),
    .I0(is_alu_reg_reg),
    .I1(n1305_4) 
);
defparam n1340_s0.INIT=4'h8;
  LUT4 cpuregs_wrdata_31_s0 (
    .F(cpuregs_wrdata[31]),
    .I0(cpuregs_wrdata_31_4),
    .I1(cpuregs_wrdata_31_5),
    .I2(reg_pc[31]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_31_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_30_s0 (
    .F(cpuregs_wrdata[30]),
    .I0(cpuregs_wrdata_30_4),
    .I1(cpuregs_wrdata_30_5),
    .I2(reg_pc[30]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_30_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_29_s0 (
    .F(cpuregs_wrdata[29]),
    .I0(cpuregs_wrdata_29_4),
    .I1(cpuregs_wrdata_29_5),
    .I2(reg_pc[29]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_29_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_28_s0 (
    .F(cpuregs_wrdata[28]),
    .I0(cpuregs_wrdata_28_4),
    .I1(cpuregs_wrdata_28_5),
    .I2(reg_pc[28]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_28_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_27_s0 (
    .F(cpuregs_wrdata[27]),
    .I0(cpuregs_wrdata_27_4),
    .I1(cpuregs_wrdata_27_5),
    .I2(reg_pc[27]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_27_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_26_s0 (
    .F(cpuregs_wrdata[26]),
    .I0(cpuregs_wrdata_26_4),
    .I1(cpuregs_wrdata_26_5),
    .I2(reg_pc[26]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_26_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_25_s0 (
    .F(cpuregs_wrdata[25]),
    .I0(cpuregs_wrdata_25_4),
    .I1(cpuregs_wrdata_25_5),
    .I2(reg_pc[25]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_25_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_24_s0 (
    .F(cpuregs_wrdata[24]),
    .I0(cpuregs_wrdata_24_4),
    .I1(cpuregs_wrdata_24_5),
    .I2(reg_pc[24]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_24_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_23_s0 (
    .F(cpuregs_wrdata[23]),
    .I0(cpuregs_wrdata_23_4),
    .I1(cpuregs_wrdata_23_7),
    .I2(reg_pc[23]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_23_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_22_s0 (
    .F(cpuregs_wrdata[22]),
    .I0(cpuregs_wrdata_22_4),
    .I1(cpuregs_wrdata_22_5),
    .I2(reg_pc[22]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_22_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_21_s0 (
    .F(cpuregs_wrdata[21]),
    .I0(cpuregs_wrdata_21_4),
    .I1(cpuregs_wrdata_21_7),
    .I2(reg_pc[21]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_21_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_20_s0 (
    .F(cpuregs_wrdata[20]),
    .I0(cpuregs_wrdata_20_4),
    .I1(cpuregs_wrdata_20_5),
    .I2(reg_pc[20]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_20_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_19_s0 (
    .F(cpuregs_wrdata[19]),
    .I0(cpuregs_wrdata_19_4),
    .I1(cpuregs_wrdata_19_5),
    .I2(reg_pc[19]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_19_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_18_s0 (
    .F(cpuregs_wrdata[18]),
    .I0(cpuregs_wrdata_18_4),
    .I1(cpuregs_wrdata_18_5),
    .I2(reg_pc[18]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_18_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_17_s0 (
    .F(cpuregs_wrdata[17]),
    .I0(cpuregs_wrdata_17_4),
    .I1(cpuregs_wrdata_17_5),
    .I2(reg_pc[17]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_17_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_16_s0 (
    .F(cpuregs_wrdata[16]),
    .I0(cpuregs_wrdata_16_4),
    .I1(cpuregs_wrdata_16_5),
    .I2(reg_pc[16]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_16_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_15_s0 (
    .F(cpuregs_wrdata[15]),
    .I0(cpuregs_wrdata_15_4),
    .I1(reg_pc[15]),
    .I2(cpuregs_wrdata_15_5),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_15_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_14_s0 (
    .F(cpuregs_wrdata[14]),
    .I0(cpuregs_wrdata_14_4),
    .I1(cpuregs_wrdata_14_5),
    .I2(reg_pc[14]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_14_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_13_s0 (
    .F(cpuregs_wrdata[13]),
    .I0(cpuregs_wrdata_13_4),
    .I1(cpuregs_wrdata_13_5),
    .I2(reg_pc[13]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_13_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_12_s0 (
    .F(cpuregs_wrdata[12]),
    .I0(cpuregs_wrdata_12_4),
    .I1(reg_pc[12]),
    .I2(cpuregs_wrdata_12_5),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_12_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_11_s0 (
    .F(cpuregs_wrdata[11]),
    .I0(cpuregs_wrdata_11_4),
    .I1(cpuregs_wrdata_11_5),
    .I2(reg_pc[11]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_11_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_10_s0 (
    .F(cpuregs_wrdata[10]),
    .I0(cpuregs_wrdata_10_4),
    .I1(cpuregs_wrdata_10_5),
    .I2(reg_pc[10]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_10_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_9_s0 (
    .F(cpuregs_wrdata[9]),
    .I0(cpuregs_wrdata_9_4),
    .I1(reg_pc[9]),
    .I2(cpuregs_wrdata_9_5),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_9_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_8_s0 (
    .F(cpuregs_wrdata[8]),
    .I0(cpuregs_wrdata_8_4),
    .I1(cpuregs_wrdata_8_5),
    .I2(reg_pc[8]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_8_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_7_s0 (
    .F(cpuregs_wrdata[7]),
    .I0(cpuregs_wrdata_7_4),
    .I1(cpuregs_wrdata_7_5),
    .I2(reg_pc[7]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_7_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_6_s0 (
    .F(cpuregs_wrdata[6]),
    .I0(cpuregs_wrdata_6_4),
    .I1(reg_pc[6]),
    .I2(cpuregs_wrdata_6_5),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_6_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_5_s0 (
    .F(cpuregs_wrdata[5]),
    .I0(cpuregs_wrdata_5_4),
    .I1(cpuregs_wrdata_5_5),
    .I2(reg_pc[5]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_5_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_4_s0 (
    .F(cpuregs_wrdata[4]),
    .I0(cpuregs_wrdata_4_4),
    .I1(cpuregs_wrdata_4_5),
    .I2(reg_pc[4]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_4_s0.INIT=16'h3C55;
  LUT4 cpuregs_wrdata_3_s0 (
    .F(cpuregs_wrdata[3]),
    .I0(cpuregs_wrdata_3_4),
    .I1(reg_pc[2]),
    .I2(reg_pc[3]),
    .I3(latched_branch) 
);
defparam cpuregs_wrdata_3_s0.INIT=16'h3C55;
  LUT3 cpuregs_wrdata_2_s0 (
    .F(cpuregs_wrdata[2]),
    .I0(cpuregs_wrdata_2_4),
    .I1(reg_pc[2]),
    .I2(latched_branch) 
);
defparam cpuregs_wrdata_2_s0.INIT=8'h35;
  LUT3 cpuregs_wrdata_1_s0 (
    .F(cpuregs_wrdata[1]),
    .I0(cpuregs_wrdata_1_4),
    .I1(reg_pc[1]),
    .I2(latched_branch) 
);
defparam cpuregs_wrdata_1_s0.INIT=8'hC5;
  LUT4 n2814_s0 (
    .F(n2814_3),
    .I0(n2814_4),
    .I1(n2814_5),
    .I2(n2814_6),
    .I3(n2814_7) 
);
defparam n2814_s0.INIT=16'h8F70;
  LUT4 n2816_s0 (
    .F(n2816_3),
    .I0(instr_jal),
    .I1(n2602_5),
    .I2(n2816_4),
    .I3(n2816_5) 
);
defparam n2816_s0.INIT=16'h35FE;
  LUT4 n2817_s0 (
    .F(n2817_3),
    .I0(n2743_1),
    .I1(n2817_4),
    .I2(n2816_4),
    .I3(n2815_5) 
);
defparam n2817_s0.INIT=16'h0A03;
  LUT4 n2818_s0 (
    .F(n2818_3),
    .I0(instr_jal),
    .I1(decoder_trigger),
    .I2(n2818_4),
    .I3(n2818_5) 
);
defparam n2818_s0.INIT=16'h40BF;
  LUT3 n2819_s0 (
    .F(n2819_3),
    .I0(n2606_5),
    .I1(n2819_7),
    .I2(n2819_9) 
);
defparam n2819_s0.INIT=8'h78;
  LUT4 n2820_s0 (
    .F(n2820_3),
    .I0(n2746_1),
    .I1(n2815_5),
    .I2(n2606_5),
    .I3(n2819_7) 
);
defparam n2820_s0.INIT=16'h0FB8;
  LUT4 n2821_s0 (
    .F(n2821_3),
    .I0(n2747_1),
    .I1(n2821_4),
    .I2(n2607_5),
    .I3(n2815_5) 
);
defparam n2821_s0.INIT=16'hAA3C;
  LUT4 n2822_s0 (
    .F(n2822_3),
    .I0(n2748_1),
    .I1(n2822_4),
    .I2(n2608_5),
    .I3(n2815_5) 
);
defparam n2822_s0.INIT=16'hAA3C;
  LUT4 n2823_s0 (
    .F(n2823_3),
    .I0(decoder_trigger),
    .I1(n2823_4),
    .I2(instr_jal),
    .I3(n2823_5) 
);
defparam n2823_s0.INIT=16'h07F8;
  LUT4 n2824_s0 (
    .F(n2824_3),
    .I0(n2750_1),
    .I1(n2824_4),
    .I2(n2610_5),
    .I3(n2815_5) 
);
defparam n2824_s0.INIT=16'hAA3C;
  LUT4 n2825_s0 (
    .F(n2825_3),
    .I0(instr_jal),
    .I1(n2751_1),
    .I2(n2825_4),
    .I3(n2611_5) 
);
defparam n2825_s0.INIT=16'h8FD0;
  LUT4 n2826_s0 (
    .F(n2826_3),
    .I0(instr_jal),
    .I1(n2826_4),
    .I2(decoder_trigger),
    .I3(n2826_5) 
);
defparam n2826_s0.INIT=16'h1FE0;
  LUT3 n2827_s0 (
    .F(n2827_3),
    .I0(n2827_4),
    .I1(decoder_trigger),
    .I2(n2827_5) 
);
defparam n2827_s0.INIT=8'h78;
  LUT4 n2828_s0 (
    .F(n2828_3),
    .I0(instr_jal),
    .I1(n2754_1),
    .I2(n2828_4),
    .I3(n2614_5) 
);
defparam n2828_s0.INIT=16'h8FD0;
  LUT4 n2829_s0 (
    .F(n2829_3),
    .I0(n2755_1),
    .I1(n2829_4),
    .I2(n2615_5),
    .I3(n2815_5) 
);
defparam n2829_s0.INIT=16'hAA3C;
  LUT4 n2830_s0 (
    .F(n2830_3),
    .I0(decoder_trigger),
    .I1(n2830_7),
    .I2(instr_jal),
    .I3(n2830_5) 
);
defparam n2830_s0.INIT=16'h07F8;
  LUT4 n2831_s0 (
    .F(n2831_3),
    .I0(instr_jal),
    .I1(n2757_1),
    .I2(n2831_4),
    .I3(n2617_5) 
);
defparam n2831_s0.INIT=16'h8FD0;
  LUT4 n2832_s0 (
    .F(n2832_3),
    .I0(instr_jal),
    .I1(decoder_trigger),
    .I2(n2832_9),
    .I3(n2832_5) 
);
defparam n2832_s0.INIT=16'hBF40;
  LUT4 n2833_s0 (
    .F(n2833_3),
    .I0(n2759_1),
    .I1(n2619_5),
    .I2(n2833_4),
    .I3(instr_jal) 
);
defparam n2833_s0.INIT=16'hACC3;
  LUT4 n2834_s0 (
    .F(n2834_3),
    .I0(n2760_1),
    .I1(n2620_5),
    .I2(n2834_4),
    .I3(instr_jal) 
);
defparam n2834_s0.INIT=16'hACC3;
  LUT4 n2835_s0 (
    .F(n2835_3),
    .I0(decoder_trigger),
    .I1(n2814_4),
    .I2(instr_jal),
    .I3(n2835_4) 
);
defparam n2835_s0.INIT=16'h07F8;
  LUT4 n2836_s0 (
    .F(n2836_3),
    .I0(n2762_1),
    .I1(n2622_5),
    .I2(n2836_4),
    .I3(n2815_5) 
);
defparam n2836_s0.INIT=16'hAA3C;
  LUT4 n2837_s0 (
    .F(n2837_3),
    .I0(n2763_1),
    .I1(n2623_5),
    .I2(n2837_4),
    .I3(instr_jal) 
);
defparam n2837_s0.INIT=16'hACC3;
  LUT4 n2838_s0 (
    .F(n2838_3),
    .I0(decoder_trigger),
    .I1(n2838_7),
    .I2(instr_jal),
    .I3(n2838_5) 
);
defparam n2838_s0.INIT=16'h07F8;
  LUT4 n2839_s0 (
    .F(n2839_3),
    .I0(decoder_trigger),
    .I1(n2839_4),
    .I2(instr_jal),
    .I3(n2839_5) 
);
defparam n2839_s0.INIT=16'h07F8;
  LUT4 n2840_s0 (
    .F(n2840_3),
    .I0(instr_jal),
    .I1(n2766_1),
    .I2(n2840_4),
    .I3(n2626_5) 
);
defparam n2840_s0.INIT=16'h8FD0;
  LUT4 n2841_s0 (
    .F(n2841_3),
    .I0(n2767_1),
    .I1(n2627_5),
    .I2(n2841_4),
    .I3(instr_jal) 
);
defparam n2841_s0.INIT=16'hACC3;
  LUT4 n2842_s0 (
    .F(n2842_3),
    .I0(instr_jal),
    .I1(n2768_1),
    .I2(n2842_4),
    .I3(n2628_5) 
);
defparam n2842_s0.INIT=16'h8FD0;
  LUT4 n2843_s0 (
    .F(n2843_3),
    .I0(instr_jal),
    .I1(n2769_1),
    .I2(decoder_trigger),
    .I3(n2629_5) 
);
defparam n2843_s0.INIT=16'h8FD0;
  LUT2 n5857_s1 (
    .F(n718_4),
    .I0(trap),
    .I1(n633_4) 
);
defparam n5857_s1.INIT=4'h4;
  LUT4 n4151_s2 (
    .F(n4151_5),
    .I0(n4151_6),
    .I1(n4151_7),
    .I2(n900_3),
    .I3(n3752_15) 
);
defparam n4151_s2.INIT=16'hBBB0;
  LUT2 n4247_s1 (
    .F(n4247_4),
    .I0(srst54_n),
    .I1(n900_4) 
);
defparam n4247_s1.INIT=4'h7;
  LUT4 n3683_s12 (
    .F(n3683_17),
    .I0(n3683_20),
    .I1(cpu_state[1]),
    .I2(cpu_state[2]),
    .I3(cpu_state[0]) 
);
defparam n3683_s12.INIT=16'h8300;
  LUT4 n3686_s10 (
    .F(n3686_14),
    .I0(n3686_15),
    .I1(n3686_16),
    .I2(cpu_state[2]),
    .I3(n3686_17) 
);
defparam n3686_s10.INIT=16'hF222;
  LUT4 n3687_s9 (
    .F(n3687_13),
    .I0(n3686_15),
    .I1(n3687_14),
    .I2(cpu_state[2]),
    .I3(n3687_15) 
);
defparam n3687_s9.INIT=16'hF222;
  LUT3 n3688_s9 (
    .F(n3688_13),
    .I0(n3688_14),
    .I1(n3686_15),
    .I2(n3688_15) 
);
defparam n3688_s9.INIT=8'hF4;
  LUT3 n3689_s9 (
    .F(n3689_13),
    .I0(n3689_14),
    .I1(n3686_15),
    .I2(n3689_15) 
);
defparam n3689_s9.INIT=8'hF4;
  LUT4 n3690_s9 (
    .F(n3690_13),
    .I0(n3686_15),
    .I1(n3690_14),
    .I2(cpu_state[2]),
    .I3(n3690_15) 
);
defparam n3690_s9.INIT=16'hF222;
  LUT4 n3691_s9 (
    .F(n3691_13),
    .I0(n3691_14),
    .I1(n3686_15),
    .I2(cpu_state[2]),
    .I3(n3691_15) 
);
defparam n3691_s9.INIT=16'hF444;
  LUT4 n3692_s9 (
    .F(n3692_13),
    .I0(n3686_15),
    .I1(n3692_14),
    .I2(cpu_state[2]),
    .I3(n3692_15) 
);
defparam n3692_s9.INIT=16'hF222;
  LUT4 n3693_s9 (
    .F(n3693_13),
    .I0(n3686_15),
    .I1(n3693_14),
    .I2(cpu_state[2]),
    .I3(n3693_15) 
);
defparam n3693_s9.INIT=16'hF222;
  LUT4 n3694_s9 (
    .F(n3694_13),
    .I0(n3694_14),
    .I1(n3686_15),
    .I2(cpu_state[2]),
    .I3(n3694_15) 
);
defparam n3694_s9.INIT=16'hF444;
  LUT4 n3695_s9 (
    .F(n3695_13),
    .I0(n3686_15),
    .I1(n3695_14),
    .I2(cpu_state[2]),
    .I3(n3695_15) 
);
defparam n3695_s9.INIT=16'hF222;
  LUT4 n3696_s9 (
    .F(n3696_13),
    .I0(n3686_15),
    .I1(n3696_14),
    .I2(cpu_state[2]),
    .I3(n3696_15) 
);
defparam n3696_s9.INIT=16'hF222;
  LUT4 n3697_s9 (
    .F(n3697_13),
    .I0(n3697_14),
    .I1(n3686_15),
    .I2(cpu_state[2]),
    .I3(n3697_15) 
);
defparam n3697_s9.INIT=16'hF444;
  LUT4 n3698_s9 (
    .F(n3698_13),
    .I0(n3686_15),
    .I1(n3698_14),
    .I2(cpu_state[2]),
    .I3(n3698_15) 
);
defparam n3698_s9.INIT=16'hF222;
  LUT3 n3699_s9 (
    .F(n3699_13),
    .I0(n3686_15),
    .I1(n3699_14),
    .I2(n3699_15) 
);
defparam n3699_s9.INIT=8'hF2;
  LUT4 n3700_s9 (
    .F(n3700_13),
    .I0(n3700_14),
    .I1(n3686_15),
    .I2(cpu_state[2]),
    .I3(n3700_15) 
);
defparam n3700_s9.INIT=16'hF444;
  LUT4 n3701_s9 (
    .F(n3701_13),
    .I0(n3701_14),
    .I1(n3686_15),
    .I2(cpu_state[2]),
    .I3(n3701_15) 
);
defparam n3701_s9.INIT=16'hF444;
  LUT3 n3702_s9 (
    .F(n3702_13),
    .I0(n3686_15),
    .I1(n3702_14),
    .I2(n3702_15) 
);
defparam n3702_s9.INIT=8'hF2;
  LUT4 n3703_s9 (
    .F(n3703_13),
    .I0(n3703_14),
    .I1(n3686_15),
    .I2(cpu_state[2]),
    .I3(n3703_15) 
);
defparam n3703_s9.INIT=16'hF444;
  LUT4 n3704_s9 (
    .F(n3704_13),
    .I0(n3704_14),
    .I1(n3686_15),
    .I2(cpu_state[2]),
    .I3(n3704_15) 
);
defparam n3704_s9.INIT=16'hF444;
  LUT3 n3705_s9 (
    .F(n3705_13),
    .I0(n3686_15),
    .I1(n3705_14),
    .I2(n3705_15) 
);
defparam n3705_s9.INIT=8'hF2;
  LUT4 n3706_s9 (
    .F(n3706_13),
    .I0(n3686_15),
    .I1(n3706_14),
    .I2(cpu_state[2]),
    .I3(n3706_15) 
);
defparam n3706_s9.INIT=16'hF222;
  LUT4 n3707_s9 (
    .F(n3707_13),
    .I0(n3686_15),
    .I1(n3707_14),
    .I2(cpu_state[2]),
    .I3(n3707_15) 
);
defparam n3707_s9.INIT=16'hF222;
  LUT4 n3708_s9 (
    .F(n3708_13),
    .I0(n3686_15),
    .I1(n3708_14),
    .I2(cpu_state[2]),
    .I3(n3708_15) 
);
defparam n3708_s9.INIT=16'hF222;
  LUT4 n3709_s9 (
    .F(n3709_13),
    .I0(n3686_15),
    .I1(n3709_14),
    .I2(cpu_state[2]),
    .I3(n3709_15) 
);
defparam n3709_s9.INIT=16'hF222;
  LUT4 n3710_s9 (
    .F(n3710_13),
    .I0(n3710_14),
    .I1(n3686_15),
    .I2(cpu_state[2]),
    .I3(n3710_15) 
);
defparam n3710_s9.INIT=16'hF444;
  LUT4 n3711_s9 (
    .F(n3711_13),
    .I0(n3711_14),
    .I1(n3686_15),
    .I2(cpu_state[2]),
    .I3(n3711_15) 
);
defparam n3711_s9.INIT=16'hF444;
  LUT4 n3712_s9 (
    .F(n3712_13),
    .I0(n3712_14),
    .I1(n3686_15),
    .I2(cpu_state[2]),
    .I3(n3712_15) 
);
defparam n3712_s9.INIT=16'hF444;
  LUT4 n3713_s9 (
    .F(n3713_13),
    .I0(n3713_14),
    .I1(n3686_15),
    .I2(cpu_state[2]),
    .I3(n3713_15) 
);
defparam n3713_s9.INIT=16'hF444;
  LUT4 n3714_s9 (
    .F(n3714_13),
    .I0(n3686_15),
    .I1(n3714_14),
    .I2(cpu_state[2]),
    .I3(n3714_15) 
);
defparam n3714_s9.INIT=16'hF222;
  LUT4 n3715_s9 (
    .F(n3715_13),
    .I0(n3686_15),
    .I1(n3715_14),
    .I2(cpu_state[2]),
    .I3(n3715_15) 
);
defparam n3715_s9.INIT=16'hF222;
  LUT4 n3716_s9 (
    .F(n3716_13),
    .I0(n3716_14),
    .I1(n3686_15),
    .I2(cpu_state[2]),
    .I3(n3716_15) 
);
defparam n3716_s9.INIT=16'hF444;
  LUT4 n3717_s9 (
    .F(n3717_13),
    .I0(n3717_14),
    .I1(n3717_15),
    .I2(n3717_16),
    .I3(cpu_state[2]) 
);
defparam n3717_s9.INIT=16'hF044;
  LUT4 n3719_s5 (
    .F(n3719_10),
    .I0(n3719_11),
    .I1(n3719_12),
    .I2(n3719_13),
    .I3(n3719_14) 
);
defparam n3719_s5.INIT=16'hEF00;
  LUT4 n3720_s5 (
    .F(n3720_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3720_12),
    .I3(n3720_13) 
);
defparam n3720_s5.INIT=16'hEF00;
  LUT4 n3721_s5 (
    .F(n3721_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3721_11),
    .I3(n3721_12) 
);
defparam n3721_s5.INIT=16'h00EF;
  LUT4 n3722_s5 (
    .F(n3722_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3722_11),
    .I3(n3722_12) 
);
defparam n3722_s5.INIT=16'h00EF;
  LUT4 n3723_s5 (
    .F(n3723_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3723_11),
    .I3(n3723_12) 
);
defparam n3723_s5.INIT=16'h00EF;
  LUT4 n3724_s5 (
    .F(n3724_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3724_11),
    .I3(n3724_12) 
);
defparam n3724_s5.INIT=16'h00EF;
  LUT4 n3725_s5 (
    .F(n3725_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3725_11),
    .I3(n3725_12) 
);
defparam n3725_s5.INIT=16'h00EF;
  LUT4 n3726_s5 (
    .F(n3726_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3726_11),
    .I3(n3726_12) 
);
defparam n3726_s5.INIT=16'h00EF;
  LUT4 n3727_s5 (
    .F(n3727_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3727_11),
    .I3(n3727_12) 
);
defparam n3727_s5.INIT=16'h00EF;
  LUT4 n3728_s5 (
    .F(n3728_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3728_11),
    .I3(n3728_12) 
);
defparam n3728_s5.INIT=16'h00EF;
  LUT4 n3729_s5 (
    .F(n3729_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3729_11),
    .I3(n3729_12) 
);
defparam n3729_s5.INIT=16'h00EF;
  LUT4 n3730_s5 (
    .F(n3730_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3730_11),
    .I3(n3730_12) 
);
defparam n3730_s5.INIT=16'h00EF;
  LUT4 n3731_s5 (
    .F(n3731_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3731_11),
    .I3(n3731_12) 
);
defparam n3731_s5.INIT=16'h00EF;
  LUT4 n3732_s5 (
    .F(n3732_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3732_11),
    .I3(n3732_12) 
);
defparam n3732_s5.INIT=16'h00EF;
  LUT4 n3733_s5 (
    .F(n3733_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3733_11),
    .I3(n3733_12) 
);
defparam n3733_s5.INIT=16'h00EF;
  LUT4 n3734_s5 (
    .F(n3734_10),
    .I0(n3719_11),
    .I1(n3720_11),
    .I2(n3734_11),
    .I3(n3734_12) 
);
defparam n3734_s5.INIT=16'h00EF;
  LUT4 n3735_s5 (
    .F(n3735_10),
    .I0(n3735_11),
    .I1(n3719_11),
    .I2(n3735_12),
    .I3(cpu_state[1]) 
);
defparam n3735_s5.INIT=16'hE00F;
  LUT4 n3736_s5 (
    .F(n3736_10),
    .I0(n3736_11),
    .I1(n3719_11),
    .I2(n3736_12),
    .I3(cpu_state[1]) 
);
defparam n3736_s5.INIT=16'hE00F;
  LUT4 n3737_s5 (
    .F(n3737_10),
    .I0(n3737_11),
    .I1(n3719_11),
    .I2(n3737_12),
    .I3(cpu_state[1]) 
);
defparam n3737_s5.INIT=16'hE00F;
  LUT4 n3738_s5 (
    .F(n3738_10),
    .I0(n3738_11),
    .I1(n3719_11),
    .I2(n3738_12),
    .I3(cpu_state[1]) 
);
defparam n3738_s5.INIT=16'hE00F;
  LUT4 n3739_s5 (
    .F(n3739_10),
    .I0(n3739_11),
    .I1(n3719_11),
    .I2(n3739_12),
    .I3(cpu_state[1]) 
);
defparam n3739_s5.INIT=16'hE00F;
  LUT4 n3740_s5 (
    .F(n3740_10),
    .I0(n3740_11),
    .I1(n3719_11),
    .I2(n3740_12),
    .I3(cpu_state[1]) 
);
defparam n3740_s5.INIT=16'hE00F;
  LUT4 n3741_s5 (
    .F(n3741_10),
    .I0(n3741_11),
    .I1(n3719_11),
    .I2(n3741_12),
    .I3(cpu_state[1]) 
);
defparam n3741_s5.INIT=16'hE00F;
  LUT4 n3742_s5 (
    .F(n3742_10),
    .I0(n3742_11),
    .I1(n3719_11),
    .I2(n3742_12),
    .I3(cpu_state[1]) 
);
defparam n3742_s5.INIT=16'hE00F;
  LUT4 n3743_s5 (
    .F(n3743_10),
    .I0(n3743_11),
    .I1(n3743_12),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3743_s5.INIT=16'h5C03;
  LUT4 n3744_s5 (
    .F(n3744_10),
    .I0(n3744_11),
    .I1(cpu_state[0]),
    .I2(n3744_12),
    .I3(cpu_state[1]) 
);
defparam n3744_s5.INIT=16'h440F;
  LUT4 n3745_s5 (
    .F(n3745_10),
    .I0(cpu_state[1]),
    .I1(n3745_11),
    .I2(n3745_12),
    .I3(n3745_13) 
);
defparam n3745_s5.INIT=16'h007F;
  LUT4 n3746_s5 (
    .F(n3746_10),
    .I0(cpu_state[1]),
    .I1(n3746_11),
    .I2(n3746_12),
    .I3(n3746_13) 
);
defparam n3746_s5.INIT=16'h007F;
  LUT4 n3747_s5 (
    .F(n3747_10),
    .I0(n3747_11),
    .I1(n3747_12),
    .I2(cpu_state[1]),
    .I3(n3747_13) 
);
defparam n3747_s5.INIT=16'h008F;
  LUT4 n3748_s5 (
    .F(n3748_10),
    .I0(n3748_11),
    .I1(n3748_12),
    .I2(cpu_state[1]),
    .I3(n3748_13) 
);
defparam n3748_s5.INIT=16'h008F;
  LUT4 n3749_s5 (
    .F(n3749_10),
    .I0(n3749_11),
    .I1(cpu_state[0]),
    .I2(n3749_12),
    .I3(cpu_state[1]) 
);
defparam n3749_s5.INIT=16'h440F;
  LUT4 n3750_s5 (
    .F(n3750_10),
    .I0(n3750_11),
    .I1(n3750_12),
    .I2(cpu_state[1]),
    .I3(n3750_13) 
);
defparam n3750_s5.INIT=16'h8F00;
  LUT4 n3758_s5 (
    .F(n3758_10),
    .I0(n3758_11),
    .I1(cpu_state[0]),
    .I2(n3758_12),
    .I3(cpu_state[2]) 
);
defparam n3758_s5.INIT=16'h440F;
  LUT4 n3759_s5 (
    .F(n3759_10),
    .I0(n3759_11),
    .I1(reg_sh[3]),
    .I2(n3759_12),
    .I3(n3759_13) 
);
defparam n3759_s5.INIT=16'hBEAA;
  LUT4 n3760_s5 (
    .F(n3760_10),
    .I0(cpu_state[0]),
    .I1(n3759_12),
    .I2(n3760_11),
    .I3(cpu_state[2]) 
);
defparam n3760_s5.INIT=16'h880F;
  LUT4 n3761_s6 (
    .F(n3761_10),
    .I0(n3761_11),
    .I1(reg_sh[0]),
    .I2(reg_sh[1]),
    .I3(n3759_13) 
);
defparam n3761_s6.INIT=16'hEBAA;
  LUT4 n3762_s6 (
    .F(n3762_10),
    .I0(reg_sh[0]),
    .I1(cpu_state[0]),
    .I2(n3762_11),
    .I3(cpu_state[2]) 
);
defparam n3762_s6.INIT=16'h440F;
  LUT4 n3768_s9 (
    .F(n3768_13),
    .I0(cpu_state[2]),
    .I1(n4151_6),
    .I2(is_beq_bne_blt_bge_bltu_bgeu),
    .I3(n3768_14) 
);
defparam n3768_s9.INIT=16'h20FF;
  LUT4 n3771_s11 (
    .F(n3771_15),
    .I0(n3771_16),
    .I1(n3771_17),
    .I2(decoded_imm[31]),
    .I3(n4249_14) 
);
defparam n3771_s11.INIT=16'hF011;
  LUT4 n3772_s9 (
    .F(n3772_13),
    .I0(n3771_16),
    .I1(n3772_14),
    .I2(decoded_imm[30]),
    .I3(n4249_14) 
);
defparam n3772_s9.INIT=16'hF011;
  LUT4 n3773_s9 (
    .F(n3773_13),
    .I0(n3771_16),
    .I1(n3773_14),
    .I2(decoded_imm[29]),
    .I3(n4249_14) 
);
defparam n3773_s9.INIT=16'hF011;
  LUT4 n3774_s9 (
    .F(n3774_13),
    .I0(n3771_16),
    .I1(n3774_14),
    .I2(decoded_imm[28]),
    .I3(n4249_14) 
);
defparam n3774_s9.INIT=16'hF011;
  LUT4 n3775_s9 (
    .F(n3775_13),
    .I0(n3771_16),
    .I1(n3775_14),
    .I2(decoded_imm[27]),
    .I3(n4249_14) 
);
defparam n3775_s9.INIT=16'hF011;
  LUT4 n3776_s9 (
    .F(n3776_13),
    .I0(n3771_16),
    .I1(n3776_14),
    .I2(decoded_imm[26]),
    .I3(n4249_14) 
);
defparam n3776_s9.INIT=16'hF011;
  LUT4 n3777_s9 (
    .F(n3777_13),
    .I0(n3771_16),
    .I1(n3777_14),
    .I2(decoded_imm[25]),
    .I3(n4249_14) 
);
defparam n3777_s9.INIT=16'hF011;
  LUT4 n3778_s9 (
    .F(n3778_13),
    .I0(n3771_16),
    .I1(n3778_14),
    .I2(decoded_imm[24]),
    .I3(n4249_14) 
);
defparam n3778_s9.INIT=16'hF011;
  LUT4 n3779_s9 (
    .F(n3779_13),
    .I0(n3771_16),
    .I1(n3779_14),
    .I2(decoded_imm[23]),
    .I3(n4249_14) 
);
defparam n3779_s9.INIT=16'hF011;
  LUT4 n3780_s9 (
    .F(n3780_13),
    .I0(n3771_16),
    .I1(n3780_14),
    .I2(decoded_imm[22]),
    .I3(n4249_14) 
);
defparam n3780_s9.INIT=16'hF011;
  LUT4 n3781_s9 (
    .F(n3781_13),
    .I0(n3771_16),
    .I1(n3781_14),
    .I2(decoded_imm[21]),
    .I3(n4249_14) 
);
defparam n3781_s9.INIT=16'hF011;
  LUT4 n3782_s9 (
    .F(n3782_13),
    .I0(n3771_16),
    .I1(n3782_14),
    .I2(decoded_imm[20]),
    .I3(n4249_14) 
);
defparam n3782_s9.INIT=16'hF011;
  LUT4 n3783_s9 (
    .F(n3783_13),
    .I0(n3771_16),
    .I1(n3783_14),
    .I2(decoded_imm[19]),
    .I3(n4249_14) 
);
defparam n3783_s9.INIT=16'hF011;
  LUT4 n3784_s9 (
    .F(n3784_13),
    .I0(n3771_16),
    .I1(n3784_14),
    .I2(decoded_imm[18]),
    .I3(n4249_14) 
);
defparam n3784_s9.INIT=16'hF011;
  LUT4 n3785_s9 (
    .F(n3785_13),
    .I0(n3771_16),
    .I1(n3785_14),
    .I2(decoded_imm[17]),
    .I3(n4249_14) 
);
defparam n3785_s9.INIT=16'hF011;
  LUT4 n3786_s9 (
    .F(n3786_13),
    .I0(n3771_16),
    .I1(n3786_14),
    .I2(decoded_imm[16]),
    .I3(n4249_14) 
);
defparam n3786_s9.INIT=16'hF011;
  LUT4 n3787_s9 (
    .F(n3787_13),
    .I0(n3771_16),
    .I1(n3787_14),
    .I2(decoded_imm[15]),
    .I3(n4249_14) 
);
defparam n3787_s9.INIT=16'hF011;
  LUT4 n3788_s9 (
    .F(n3788_13),
    .I0(n3771_16),
    .I1(n3788_14),
    .I2(decoded_imm[14]),
    .I3(n4249_14) 
);
defparam n3788_s9.INIT=16'hF011;
  LUT4 n3789_s9 (
    .F(n3789_13),
    .I0(n3771_16),
    .I1(n3789_14),
    .I2(decoded_imm[13]),
    .I3(n4249_14) 
);
defparam n3789_s9.INIT=16'hF011;
  LUT4 n3790_s9 (
    .F(n3790_13),
    .I0(n3771_16),
    .I1(n3790_14),
    .I2(decoded_imm[12]),
    .I3(n4249_14) 
);
defparam n3790_s9.INIT=16'hF011;
  LUT4 n3791_s9 (
    .F(n3791_13),
    .I0(n3771_16),
    .I1(n3791_14),
    .I2(decoded_imm[11]),
    .I3(n4249_14) 
);
defparam n3791_s9.INIT=16'hF011;
  LUT4 n3792_s9 (
    .F(n3792_13),
    .I0(n3771_16),
    .I1(n3792_14),
    .I2(decoded_imm[10]),
    .I3(n4249_14) 
);
defparam n3792_s9.INIT=16'hF011;
  LUT4 n3793_s9 (
    .F(n3793_13),
    .I0(n3771_16),
    .I1(n3793_14),
    .I2(decoded_imm[9]),
    .I3(n4249_14) 
);
defparam n3793_s9.INIT=16'hF011;
  LUT4 n3794_s9 (
    .F(n3794_13),
    .I0(n3771_16),
    .I1(n3794_14),
    .I2(decoded_imm[8]),
    .I3(n4249_14) 
);
defparam n3794_s9.INIT=16'hF011;
  LUT4 n3795_s9 (
    .F(n3795_13),
    .I0(n3771_16),
    .I1(n3795_14),
    .I2(decoded_imm[7]),
    .I3(n4249_14) 
);
defparam n3795_s9.INIT=16'hF011;
  LUT4 n3796_s9 (
    .F(n3796_13),
    .I0(n3771_16),
    .I1(n3796_14),
    .I2(decoded_imm[6]),
    .I3(n4249_14) 
);
defparam n3796_s9.INIT=16'hF011;
  LUT4 n3797_s9 (
    .F(n3797_13),
    .I0(n3771_16),
    .I1(n3797_14),
    .I2(decoded_imm[5]),
    .I3(n4249_14) 
);
defparam n3797_s9.INIT=16'hF011;
  LUT3 n3798_s9 (
    .F(n3798_13),
    .I0(n3798_14),
    .I1(decoded_imm[4]),
    .I2(n4249_14) 
);
defparam n3798_s9.INIT=8'hCA;
  LUT3 n3799_s9 (
    .F(n3799_13),
    .I0(n3799_14),
    .I1(decoded_imm[3]),
    .I2(n4249_14) 
);
defparam n3799_s9.INIT=8'hCA;
  LUT3 n3800_s9 (
    .F(n3800_13),
    .I0(n3800_14),
    .I1(decoded_imm[2]),
    .I2(n4249_14) 
);
defparam n3800_s9.INIT=8'hCA;
  LUT3 n3801_s9 (
    .F(n3801_13),
    .I0(n3801_14),
    .I1(decoded_imm[1]),
    .I2(n4249_14) 
);
defparam n3801_s9.INIT=8'hCA;
  LUT3 n3802_s9 (
    .F(n3802_13),
    .I0(n3802_14),
    .I1(decoded_imm[0]),
    .I2(n4249_14) 
);
defparam n3802_s9.INIT=8'hCA;
  LUT3 n3835_s4 (
    .F(n3835_8),
    .I0(cpu_state[1]),
    .I1(cpu_state[2]),
    .I2(cpu_state[0]) 
);
defparam n3835_s4.INIT=8'h10;
  LUT3 n4156_s1 (
    .F(n4156_4),
    .I0(cpu_state[2]),
    .I1(cpu_state[1]),
    .I2(srst54_n) 
);
defparam n4156_s1.INIT=8'h40;
  LUT3 latched_stalu_s3 (
    .F(latched_stalu_8),
    .I0(cpu_state[0]),
    .I1(is_beq_bne_blt_bge_bltu_bgeu),
    .I2(latched_branch_8) 
);
defparam latched_stalu_s3.INIT=8'hB0;
  LUT3 latched_branch_s3 (
    .F(latched_branch_8),
    .I0(cpu_state[1]),
    .I1(cpu_state[0]),
    .I2(cpu_state[2]) 
);
defparam latched_branch_s3.INIT=8'h14;
  LUT4 reg_op1_31_s2 (
    .F(reg_op1_31_6),
    .I0(reg_op1_31_7),
    .I1(reg_op1_31_8),
    .I2(reg_op1_31_9),
    .I3(srst54_n) 
);
defparam reg_op1_31_s2.INIT=16'h1F00;
  LUT4 cpu_state_2_s4 (
    .F(cpu_state_1_7),
    .I0(n900_4),
    .I1(cpu_state[2]),
    .I2(cpu_state_2_10),
    .I3(cpu_state_2_11) 
);
defparam cpu_state_2_s4.INIT=16'hFF40;
  LUT4 n1364_s5 (
    .F(n1364_9),
    .I0(n1364_10),
    .I1(mem_rdata_q[30]),
    .I2(n1364_11),
    .I3(n1364_12) 
);
defparam n1364_s5.INIT=16'hFFF8;
  LUT4 n1366_s5 (
    .F(n1366_9),
    .I0(n1364_10),
    .I1(mem_rdata_q[29]),
    .I2(n1364_11),
    .I3(n1364_12) 
);
defparam n1366_s5.INIT=16'hFFF8;
  LUT4 n1368_s5 (
    .F(n1368_9),
    .I0(n1364_10),
    .I1(mem_rdata_q[28]),
    .I2(n1364_11),
    .I3(n1364_12) 
);
defparam n1368_s5.INIT=16'hFFF8;
  LUT4 n1370_s5 (
    .F(n1370_9),
    .I0(n1364_10),
    .I1(mem_rdata_q[27]),
    .I2(n1364_11),
    .I3(n1364_12) 
);
defparam n1370_s5.INIT=16'hFFF8;
  LUT4 n1372_s5 (
    .F(n1372_9),
    .I0(n1364_10),
    .I1(mem_rdata_q[26]),
    .I2(n1364_11),
    .I3(n1364_12) 
);
defparam n1372_s5.INIT=16'hFFF8;
  LUT4 n1374_s5 (
    .F(n1374_9),
    .I0(n1364_10),
    .I1(mem_rdata_q[25]),
    .I2(n1364_11),
    .I3(n1364_12) 
);
defparam n1374_s5.INIT=16'hFFF8;
  LUT4 n1376_s5 (
    .F(n1376_9),
    .I0(n1364_10),
    .I1(mem_rdata_q[24]),
    .I2(n1364_11),
    .I3(n1364_12) 
);
defparam n1376_s5.INIT=16'hFFF8;
  LUT4 n1378_s5 (
    .F(n1378_9),
    .I0(n1364_10),
    .I1(mem_rdata_q[23]),
    .I2(n1364_11),
    .I3(n1364_12) 
);
defparam n1378_s5.INIT=16'hFFF8;
  LUT4 n1380_s5 (
    .F(n1380_9),
    .I0(n1364_10),
    .I1(mem_rdata_q[22]),
    .I2(n1364_11),
    .I3(n1364_12) 
);
defparam n1380_s5.INIT=16'hFFF8;
  LUT4 n1382_s5 (
    .F(n1382_9),
    .I0(n1364_10),
    .I1(mem_rdata_q[21]),
    .I2(n1364_11),
    .I3(n1364_12) 
);
defparam n1382_s5.INIT=16'hFFF8;
  LUT4 n1384_s5 (
    .F(n1384_9),
    .I0(n1364_10),
    .I1(mem_rdata_q[20]),
    .I2(n1364_11),
    .I3(n1364_12) 
);
defparam n1384_s5.INIT=16'hFFF8;
  LUT4 n1386_s5 (
    .F(n1386_9),
    .I0(decoded_imm_uj[19]),
    .I1(instr_jal),
    .I2(n1386_12),
    .I3(n1364_11) 
);
defparam n1386_s5.INIT=16'hFFF8;
  LUT4 n1388_s5 (
    .F(n1388_9),
    .I0(decoded_imm_uj[18]),
    .I1(instr_jal),
    .I2(n1388_12),
    .I3(n1364_11) 
);
defparam n1388_s5.INIT=16'hFFF8;
  LUT4 n1390_s5 (
    .F(n1390_9),
    .I0(decoded_imm_uj[17]),
    .I1(instr_jal),
    .I2(n1390_12),
    .I3(n1364_11) 
);
defparam n1390_s5.INIT=16'hFFF8;
  LUT4 n1392_s5 (
    .F(n1392_9),
    .I0(decoded_imm_uj[16]),
    .I1(instr_jal),
    .I2(n1392_12),
    .I3(n1364_11) 
);
defparam n1392_s5.INIT=16'hFFF8;
  LUT4 n1394_s5 (
    .F(n1394_9),
    .I0(decoded_imm_uj[15]),
    .I1(instr_jal),
    .I2(n1394_12),
    .I3(n1364_11) 
);
defparam n1394_s5.INIT=16'hFFF8;
  LUT4 n1396_s5 (
    .F(n1396_9),
    .I0(decoded_imm_uj[14]),
    .I1(instr_jal),
    .I2(n1396_12),
    .I3(n1364_11) 
);
defparam n1396_s5.INIT=16'hFFF8;
  LUT4 n1398_s5 (
    .F(n1398_9),
    .I0(decoded_imm_uj[13]),
    .I1(instr_jal),
    .I2(n1398_12),
    .I3(n1364_11) 
);
defparam n1398_s5.INIT=16'hFFF8;
  LUT4 n1400_s5 (
    .F(n1400_9),
    .I0(decoded_imm_uj[12]),
    .I1(instr_jal),
    .I2(n1400_12),
    .I3(n1364_11) 
);
defparam n1400_s5.INIT=16'hFFF8;
  LUT3 n1403_s5 (
    .F(n1403_9),
    .I0(decoded_imm_uj[11]),
    .I1(instr_jal),
    .I2(n1403_10) 
);
defparam n1403_s5.INIT=8'h8F;
  LUT3 n1424_s5 (
    .F(n1424_9),
    .I0(mem_rdata_q[11]),
    .I1(n1424_10),
    .I2(n1424_11) 
);
defparam n1424_s5.INIT=8'h8F;
  LUT3 n1427_s5 (
    .F(n1427_9),
    .I0(mem_rdata_q[10]),
    .I1(n1424_10),
    .I2(n1427_10) 
);
defparam n1427_s5.INIT=8'h8F;
  LUT3 n1430_s5 (
    .F(n1430_9),
    .I0(mem_rdata_q[9]),
    .I1(n1424_10),
    .I2(n1430_10) 
);
defparam n1430_s5.INIT=8'h8F;
  LUT3 n1433_s5 (
    .F(n1433_9),
    .I0(mem_rdata_q[8]),
    .I1(n1424_10),
    .I2(n1433_10) 
);
defparam n1433_s5.INIT=8'h8F;
  LUT4 alu_out_31_s6 (
    .F(alu_out[31]),
    .I0(reg_op2[31]),
    .I1(reg_op1[31]),
    .I2(alu_out_31_11),
    .I3(alu_out_31_12) 
);
defparam alu_out_31_s6.INIT=16'hE0FF;
  LUT4 alu_out_30_s6 (
    .F(alu_out[30]),
    .I0(reg_op2[30]),
    .I1(reg_op1[30]),
    .I2(alu_out_31_11),
    .I3(alu_out_30_11) 
);
defparam alu_out_30_s6.INIT=16'hE0FF;
  LUT4 alu_out_29_s6 (
    .F(alu_out[29]),
    .I0(alu_add_sub[29]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_29_11),
    .I3(alu_out_29_12) 
);
defparam alu_out_29_s6.INIT=16'hFFF8;
  LUT4 alu_out_28_s6 (
    .F(alu_out[28]),
    .I0(alu_add_sub[28]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_28_11),
    .I3(alu_out_28_12) 
);
defparam alu_out_28_s6.INIT=16'hFFF8;
  LUT4 alu_out_27_s6 (
    .F(alu_out[27]),
    .I0(alu_add_sub[27]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_27_11),
    .I3(alu_out_27_12) 
);
defparam alu_out_27_s6.INIT=16'hFFF8;
  LUT4 alu_out_26_s6 (
    .F(alu_out[26]),
    .I0(alu_add_sub[26]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_26_11),
    .I3(alu_out_26_12) 
);
defparam alu_out_26_s6.INIT=16'hFFF8;
  LUT4 alu_out_25_s6 (
    .F(alu_out[25]),
    .I0(alu_add_sub[25]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_25_11),
    .I3(alu_out_25_12) 
);
defparam alu_out_25_s6.INIT=16'hFFF8;
  LUT4 alu_out_24_s6 (
    .F(alu_out[24]),
    .I0(alu_add_sub[24]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_24_11),
    .I3(alu_out_24_12) 
);
defparam alu_out_24_s6.INIT=16'hFFF8;
  LUT4 alu_out_23_s6 (
    .F(alu_out[23]),
    .I0(alu_add_sub[23]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_23_11),
    .I3(alu_out_23_12) 
);
defparam alu_out_23_s6.INIT=16'hFFF8;
  LUT4 alu_out_22_s6 (
    .F(alu_out[22]),
    .I0(alu_add_sub[22]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_22_11),
    .I3(alu_out_22_12) 
);
defparam alu_out_22_s6.INIT=16'hFFF8;
  LUT4 alu_out_21_s6 (
    .F(alu_out[21]),
    .I0(alu_add_sub[21]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_21_11),
    .I3(alu_out_21_12) 
);
defparam alu_out_21_s6.INIT=16'hFFF8;
  LUT4 alu_out_20_s6 (
    .F(alu_out[20]),
    .I0(alu_add_sub[20]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_20_11),
    .I3(alu_out_20_12) 
);
defparam alu_out_20_s6.INIT=16'hFFF8;
  LUT4 alu_out_19_s6 (
    .F(alu_out[19]),
    .I0(alu_add_sub[19]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_19_11),
    .I3(alu_out_19_12) 
);
defparam alu_out_19_s6.INIT=16'hFFF8;
  LUT4 alu_out_18_s6 (
    .F(alu_out[18]),
    .I0(alu_add_sub[18]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_18_11),
    .I3(alu_out_18_12) 
);
defparam alu_out_18_s6.INIT=16'hFFF8;
  LUT4 alu_out_17_s6 (
    .F(alu_out[17]),
    .I0(alu_add_sub[17]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_17_11),
    .I3(alu_out_17_12) 
);
defparam alu_out_17_s6.INIT=16'hFFF8;
  LUT4 alu_out_16_s6 (
    .F(alu_out[16]),
    .I0(alu_add_sub[16]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_16_11),
    .I3(alu_out_16_12) 
);
defparam alu_out_16_s6.INIT=16'hFFF8;
  LUT4 alu_out_15_s6 (
    .F(alu_out[15]),
    .I0(alu_add_sub[15]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_15_11),
    .I3(alu_out_15_12) 
);
defparam alu_out_15_s6.INIT=16'hFFF8;
  LUT4 alu_out_14_s6 (
    .F(alu_out[14]),
    .I0(alu_add_sub[14]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_14_11),
    .I3(alu_out_14_12) 
);
defparam alu_out_14_s6.INIT=16'hFFF8;
  LUT4 alu_out_13_s6 (
    .F(alu_out[13]),
    .I0(alu_add_sub[13]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_13_11),
    .I3(alu_out_13_12) 
);
defparam alu_out_13_s6.INIT=16'hFFF8;
  LUT4 alu_out_12_s6 (
    .F(alu_out[12]),
    .I0(alu_add_sub[12]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_12_11),
    .I3(alu_out_12_12) 
);
defparam alu_out_12_s6.INIT=16'hFFF8;
  LUT4 alu_out_11_s6 (
    .F(alu_out[11]),
    .I0(alu_add_sub[11]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_11_11),
    .I3(alu_out_11_12) 
);
defparam alu_out_11_s6.INIT=16'hFFF8;
  LUT4 alu_out_10_s6 (
    .F(alu_out[10]),
    .I0(alu_add_sub[10]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_10_11),
    .I3(alu_out_10_12) 
);
defparam alu_out_10_s6.INIT=16'hFFF8;
  LUT4 alu_out_9_s6 (
    .F(alu_out[9]),
    .I0(alu_add_sub[9]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_9_11),
    .I3(alu_out_9_12) 
);
defparam alu_out_9_s6.INIT=16'hFFF8;
  LUT4 alu_out_8_s6 (
    .F(alu_out[8]),
    .I0(alu_add_sub[8]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_8_11),
    .I3(alu_out_8_12) 
);
defparam alu_out_8_s6.INIT=16'hFFF8;
  LUT4 alu_out_7_s6 (
    .F(alu_out[7]),
    .I0(alu_add_sub[7]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_7_11),
    .I3(alu_out_7_12) 
);
defparam alu_out_7_s6.INIT=16'hFFF8;
  LUT4 alu_out_6_s6 (
    .F(alu_out[6]),
    .I0(alu_add_sub[6]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_6_11),
    .I3(alu_out_6_12) 
);
defparam alu_out_6_s6.INIT=16'hFFF8;
  LUT4 alu_out_5_s6 (
    .F(alu_out[5]),
    .I0(alu_add_sub[5]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_5_11),
    .I3(alu_out_5_12) 
);
defparam alu_out_5_s6.INIT=16'hFFF8;
  LUT4 alu_out_4_s6 (
    .F(alu_out[4]),
    .I0(alu_add_sub[4]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_4_11),
    .I3(alu_out_4_12) 
);
defparam alu_out_4_s6.INIT=16'hFFF8;
  LUT4 alu_out_3_s6 (
    .F(alu_out[3]),
    .I0(alu_add_sub[3]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_3_11),
    .I3(alu_out_3_12) 
);
defparam alu_out_3_s6.INIT=16'hFFF8;
  LUT4 alu_out_2_s6 (
    .F(alu_out[2]),
    .I0(alu_add_sub[2]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_2_11),
    .I3(alu_out_2_12) 
);
defparam alu_out_2_s6.INIT=16'hFFF8;
  LUT4 alu_out_1_s6 (
    .F(alu_out[1]),
    .I0(alu_add_sub[1]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_1_11),
    .I3(alu_out_1_12) 
);
defparam alu_out_1_s6.INIT=16'hFFF8;
  LUT4 alu_out_0_s6 (
    .F(alu_out[0]),
    .I0(is_lui_auipc_jal_jalr_addi_add_sub),
    .I1(n4151_6),
    .I2(is_compare),
    .I3(alu_out_0_11) 
);
defparam alu_out_0_s6.INIT=16'h10FF;
  LUT4 n1362_s5 (
    .F(n1362_10),
    .I0(n1364_10),
    .I1(n1362_13),
    .I2(mem_rdata_q[31]),
    .I3(n1364_12) 
);
defparam n1362_s5.INIT=16'hFFB0;
  LUT4 n1406_s5 (
    .F(n1406_10),
    .I0(decoded_imm_uj[10]),
    .I1(instr_jal),
    .I2(n1362_13),
    .I3(mem_rdata_q[30]) 
);
defparam n1406_s5.INIT=16'h8F88;
  LUT4 n1409_s5 (
    .F(n1409_10),
    .I0(decoded_imm_uj[9]),
    .I1(instr_jal),
    .I2(n1362_13),
    .I3(mem_rdata_q[29]) 
);
defparam n1409_s5.INIT=16'h8F88;
  LUT4 n1412_s5 (
    .F(n1412_10),
    .I0(decoded_imm_uj[8]),
    .I1(instr_jal),
    .I2(n1362_13),
    .I3(mem_rdata_q[28]) 
);
defparam n1412_s5.INIT=16'h8F88;
  LUT4 n1415_s5 (
    .F(n1415_10),
    .I0(decoded_imm_uj[7]),
    .I1(instr_jal),
    .I2(n1362_13),
    .I3(mem_rdata_q[27]) 
);
defparam n1415_s5.INIT=16'h8F88;
  LUT4 n1418_s5 (
    .F(n1418_10),
    .I0(decoded_imm_uj[6]),
    .I1(instr_jal),
    .I2(n1362_13),
    .I3(mem_rdata_q[26]) 
);
defparam n1418_s5.INIT=16'h8F88;
  LUT4 n1421_s5 (
    .F(n1421_10),
    .I0(decoded_imm_uj[5]),
    .I1(instr_jal),
    .I2(n1362_13),
    .I3(mem_rdata_q[25]) 
);
defparam n1421_s5.INIT=16'h8F88;
  LUT3 n1435_s6 (
    .F(n1435_11),
    .I0(mem_rdata_q[20]),
    .I1(n1435_12),
    .I2(n1435_13) 
);
defparam n1435_s6.INIT=8'hF8;
  LUT3 decoded_imm_uj_c_11_s0 (
    .F(decoded_imm_uj_c[11]),
    .I0(mem_rdata_latched_noshuffle[20]),
    .I1(decoded_imm_uj_b[11]),
    .I2(n900_3) 
);
defparam decoded_imm_uj_c_11_s0.INIT=8'hAC;
  LUT3 decoded_imm_uj_c_1_s0 (
    .F(decoded_imm_uj_c[1]),
    .I0(mem_rdata_latched_noshuffle[21]),
    .I1(decoded_imm_uj_b[1]),
    .I2(n900_3) 
);
defparam decoded_imm_uj_c_1_s0.INIT=8'hAC;
  LUT3 decoded_imm_uj_c_2_s0 (
    .F(decoded_imm_uj_c[2]),
    .I0(mem_rdata_latched_noshuffle[22]),
    .I1(decoded_imm_uj_b[2]),
    .I2(n900_3) 
);
defparam decoded_imm_uj_c_2_s0.INIT=8'hAC;
  LUT3 decoded_imm_uj_c_3_s0 (
    .F(decoded_imm_uj_c[3]),
    .I0(mem_rdata_latched_noshuffle[23]),
    .I1(decoded_imm_uj_b[3]),
    .I2(n900_3) 
);
defparam decoded_imm_uj_c_3_s0.INIT=8'hAC;
  LUT3 decoded_imm_uj_c_4_s0 (
    .F(decoded_imm_uj_c[4]),
    .I0(mem_rdata_latched_noshuffle[24]),
    .I1(decoded_imm_uj_b[4]),
    .I2(n900_3) 
);
defparam decoded_imm_uj_c_4_s0.INIT=8'hAC;
  LUT3 cpuregs_n2454_DOAL_G_0_s5 (
    .F(cpuregs_n2454_DOAL_G_0_7),
    .I0(cpuregs_n2454_DOAL_G_0_8),
    .I1(cpuregs_7),
    .I2(cpuregs_n2454_DOAL_G_0_9) 
);
defparam cpuregs_n2454_DOAL_G_0_s5.INIT=8'h80;
  LUT3 decoded_imm_uj_c_15_s0 (
    .F(decoded_imm_uj_c[15]),
    .I0(mem_rdata_latched_noshuffle[15]),
    .I1(decoded_imm_uj_b[15]),
    .I2(n900_3) 
);
defparam decoded_imm_uj_c_15_s0.INIT=8'hAC;
  LUT3 decoded_imm_uj_c_16_s0 (
    .F(decoded_imm_uj_c[16]),
    .I0(mem_rdata_latched_noshuffle[16]),
    .I1(decoded_imm_uj_b[16]),
    .I2(n900_3) 
);
defparam decoded_imm_uj_c_16_s0.INIT=8'hAC;
  LUT3 decoded_imm_uj_c_17_s0 (
    .F(decoded_imm_uj_c[17]),
    .I0(mem_rdata_latched_noshuffle[17]),
    .I1(decoded_imm_uj_b[17]),
    .I2(n900_3) 
);
defparam decoded_imm_uj_c_17_s0.INIT=8'hAC;
  LUT3 decoded_imm_uj_c_18_s0 (
    .F(decoded_imm_uj_c[18]),
    .I0(mem_rdata_latched_noshuffle[18]),
    .I1(decoded_imm_uj_b[18]),
    .I2(n900_3) 
);
defparam decoded_imm_uj_c_18_s0.INIT=8'hAC;
  LUT3 decoded_imm_uj_c_19_s0 (
    .F(decoded_imm_uj_c[19]),
    .I0(mem_rdata_latched_noshuffle[19]),
    .I1(decoded_imm_uj_b[19]),
    .I2(n900_3) 
);
defparam decoded_imm_uj_c_19_s0.INIT=8'hAC;
  LUT3 cpuregs_n2389_DOAL_G_0_s5 (
    .F(cpuregs_n2389_DOAL_G_0_7),
    .I0(cpuregs_n2389_DOAL_G_0_8),
    .I1(cpuregs_7),
    .I2(cpuregs_n2389_DOAL_G_0_9) 
);
defparam cpuregs_n2389_DOAL_G_0_s5.INIT=8'h80;
  LUT4 cpuregs_s5 (
    .F(cpuregs_7),
    .I0(cpuregs_8),
    .I1(latched_rdst[0]),
    .I2(n3835_8),
    .I3(cpuregs_9) 
);
defparam cpuregs_s5.INIT=16'hD000;
  LUT3 n3902_s6 (
    .F(n3902_11),
    .I0(cpu_state[0]),
    .I1(cpu_state[1]),
    .I2(cpu_state[2]) 
);
defparam n3902_s6.INIT=8'h01;
  LUT4 mem_wordsize_1_s3 (
    .F(mem_wordsize_1_7),
    .I0(reg_op1_31_7),
    .I1(reg_op1_31_8),
    .I2(n3835_8),
    .I3(srst54_n) 
);
defparam mem_wordsize_1_s3.INIT=16'hF100;
  LUT3 latched_store_s3 (
    .F(latched_store_8),
    .I0(cpu_state[0]),
    .I1(cpu_state[1]),
    .I2(cpu_state[2]) 
);
defparam latched_store_s3.INIT=8'hB2;
  LUT2 cpu_state_0_s3 (
    .F(cpu_state_0_8),
    .I0(cpu_state_1_7),
    .I1(srst54_n) 
);
defparam cpu_state_0_s3.INIT=4'hB;
  LUT4 mem_state_1_s5 (
    .F(mem_state_1_10),
    .I0(mem_state_1_11),
    .I1(trap),
    .I2(srst54_n),
    .I3(n900_3) 
);
defparam mem_state_1_s5.INIT=16'h3F1F;
  LUT4 mem_valid_s5 (
    .F(mem_valid_7),
    .I0(mem_state_1_11),
    .I1(mem_xfer_5),
    .I2(trap),
    .I3(srst54_n) 
);
defparam mem_valid_s5.INIT=16'h35FF;
  LUT4 n3754_s16 (
    .F(n3754_22),
    .I0(n4249_14),
    .I1(is_sb_sh_sw),
    .I2(n3754_26),
    .I3(cpu_state[2]) 
);
defparam n3754_s16.INIT=16'h004F;
  LUT4 n3680_s17 (
    .F(n3680_23),
    .I0(cpu_state[0]),
    .I1(n4151_6),
    .I2(is_beq_bne_blt_bge_bltu_bgeu),
    .I3(cpu_state[2]) 
);
defparam n3680_s17.INIT=16'hBF00;
  LUT4 n743_s6 (
    .F(n743_10),
    .I0(n5731_5),
    .I1(mem_do_wdata),
    .I2(mem_state[0]),
    .I3(n744_12) 
);
defparam n743_s6.INIT=16'hA300;
  LUT4 n742_s8 (
    .F(n742_12),
    .I0(n5731_5),
    .I1(mem_do_wdata),
    .I2(mem_state[0]),
    .I3(n744_12) 
);
defparam n742_s8.INIT=16'hAC00;
  LUT4 n3682_s10 (
    .F(n3682_15),
    .I0(instr_sb),
    .I1(n3682_16),
    .I2(n3682_17),
    .I3(cpu_state[2]) 
);
defparam n3682_s10.INIT=16'hF400;
  LUT4 n3681_s12 (
    .F(n3681_17),
    .I0(instr_sb),
    .I1(n3681_18),
    .I2(n3681_19),
    .I3(cpu_state[2]) 
);
defparam n3681_s12.INIT=16'h0B00;
  LUT4 n3753_s17 (
    .F(n3753_24),
    .I0(n3753_25),
    .I1(cpu_state[0]),
    .I2(cpu_state[2]),
    .I3(cpu_state[1]) 
);
defparam n3753_s17.INIT=16'h0D00;
  LUT2 n3767_s12 (
    .F(n3767_17),
    .I0(cpu_state[2]),
    .I1(decoded_rdst[0]) 
);
defparam n3767_s12.INIT=4'h4;
  LUT2 n3766_s12 (
    .F(n3766_17),
    .I0(cpu_state[2]),
    .I1(decoded_rdst[1]) 
);
defparam n3766_s12.INIT=4'h4;
  LUT2 n3765_s12 (
    .F(n3765_17),
    .I0(cpu_state[2]),
    .I1(decoded_rdst[2]) 
);
defparam n3765_s12.INIT=4'h4;
  LUT2 n3764_s12 (
    .F(n3764_17),
    .I0(cpu_state[2]),
    .I1(decoded_rdst[3]) 
);
defparam n3764_s12.INIT=4'h4;
  LUT2 n3763_s13 (
    .F(n3763_18),
    .I0(cpu_state[2]),
    .I1(decoded_rdst[4]) 
);
defparam n3763_s13.INIT=4'h4;
  LUT2 n3685_s11 (
    .F(n3685_16),
    .I0(instr_lb),
    .I1(cpu_state[2]) 
);
defparam n3685_s11.INIT=4'h8;
  LUT2 n3684_s11 (
    .F(n3684_16),
    .I0(instr_lh),
    .I1(cpu_state[2]) 
);
defparam n3684_s11.INIT=4'h8;
  LUT2 n3683_s13 (
    .F(n3683_19),
    .I0(cpu_state[2]),
    .I1(is_lbu_lhu_lw) 
);
defparam n3683_s13.INIT=4'h8;
  LUT4 n3752_s9 (
    .F(n3752_15),
    .I0(mem_do_prefetch),
    .I1(n900_4),
    .I2(srst54_n),
    .I3(n3752_16) 
);
defparam n3752_s9.INIT=16'h1000;
  LUT4 n4150_s1 (
    .F(n4150_5),
    .I0(mem_do_rdata),
    .I1(reg_op1_31_7),
    .I2(srst54_n),
    .I3(n4150_8) 
);
defparam n4150_s1.INIT=16'h1000;
  LUT4 n4249_s4 (
    .F(n4249_8),
    .I0(cpu_state[2]),
    .I1(n4249_9),
    .I2(n4249_10),
    .I3(n4249_11) 
);
defparam n4249_s4.INIT=16'hEF00;
  LUT4 n4115_s6 (
    .F(n4115_10),
    .I0(n4115_11),
    .I1(n4115_16),
    .I2(cpu_state[2]),
    .I3(srst54_n) 
);
defparam n4115_s6.INIT=16'hF2FF;
  LUT4 cpuregs_wrdata_0_s1 (
    .F(cpuregs_wrdata[0]),
    .I0(reg_out[0]),
    .I1(alu_out_q[0]),
    .I2(latched_branch),
    .I3(latched_stalu) 
);
defparam cpuregs_wrdata_0_s1.INIT=16'h0C0A;
  LUT4 mem_xfer_s1 (
    .F(mem_xfer_5),
    .I0(n137_5),
    .I1(mem_xfer_6),
    .I2(mem_xfer_7),
    .I3(mem_xfer_8) 
);
defparam mem_xfer_s1.INIT=16'h008F;
  LUT2 n5731_s2 (
    .F(n5731_5),
    .I0(mem_do_rdata),
    .I1(mem_do_rinst) 
);
defparam n5731_s2.INIT=4'h1;
  LUT4 n633_s1 (
    .F(n633_4),
    .I0(mem_state[0]),
    .I1(mem_state[1]),
    .I2(mem_do_wdata),
    .I3(srst54_n) 
);
defparam n633_s1.INIT=16'h1000;
  LUT4 n633_s2 (
    .F(n633_5),
    .I0(reg_op1[0]),
    .I1(reg_op1[1]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam n633_s2.INIT=16'hF13F;
  LUT2 n634_s1 (
    .F(n634_4),
    .I0(mem_wordsize[0]),
    .I1(mem_wordsize[1]) 
);
defparam n634_s1.INIT=4'h9;
  LUT4 n635_s1 (
    .F(n635_4),
    .I0(reg_op1[0]),
    .I1(reg_op1[1]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam n635_s1.INIT=16'hF4CF;
  LUT4 n895_s1 (
    .F(n895_4),
    .I0(instr_sub),
    .I1(instr_add),
    .I2(instr_jalr),
    .I3(n894_3) 
);
defparam n895_s1.INIT=16'h0001;
  LUT4 n899_s1 (
    .F(n899_4),
    .I0(instr_sltu),
    .I1(instr_slt),
    .I2(instr_sltiu),
    .I3(instr_slti) 
);
defparam n899_s1.INIT=16'h0001;
  LUT4 n900_s1 (
    .F(n900_4),
    .I0(mem_do_rinst),
    .I1(n900_5),
    .I2(mem_state[0]),
    .I3(mem_state[1]) 
);
defparam n900_s1.INIT=16'h133F;
  LUT2 n906_s6 (
    .F(n906_9),
    .I0(n956_7),
    .I1(n956_11) 
);
defparam n906_s6.INIT=4'h4;
  LUT2 n906_s7 (
    .F(n906_10),
    .I0(n906_17),
    .I1(n906_15) 
);
defparam n906_s7.INIT=4'h2;
  LUT2 n906_s8 (
    .F(n906_11),
    .I0(n948_8),
    .I1(n918_12) 
);
defparam n906_s8.INIT=4'h2;
  LUT2 n911_s5 (
    .F(n911_8),
    .I0(n906_17),
    .I1(n906_15) 
);
defparam n911_s5.INIT=4'h1;
  LUT3 n918_s7 (
    .F(n918_10),
    .I0(n906_17),
    .I1(n906_15),
    .I2(n948_8) 
);
defparam n918_s7.INIT=8'h08;
  LUT3 n926_s1 (
    .F(n926_4),
    .I0(mem_rdata_latched_noshuffle[13]),
    .I1(mem_rdata_latched_noshuffle[12]),
    .I2(n918_12) 
);
defparam n926_s1.INIT=8'h01;
  LUT3 n945_s5 (
    .F(n945_8),
    .I0(n956_7),
    .I1(n956_11),
    .I2(n918_12) 
);
defparam n945_s5.INIT=8'h01;
  LUT4 n956_s4 (
    .F(n956_7),
    .I0(cpu_rdata[1]),
    .I1(cpu_rdata[0]),
    .I2(n956_9),
    .I3(mem_xfer) 
);
defparam n956_s4.INIT=16'h770F;
  LUT2 n1037_s1 (
    .F(n1037_4),
    .I0(mem_rdata_q[13]),
    .I1(mem_rdata_q[12]) 
);
defparam n1037_s1.INIT=4'h1;
  LUT2 n1040_s1 (
    .F(n1040_4),
    .I0(mem_rdata_q[13]),
    .I1(mem_rdata_q[12]) 
);
defparam n1040_s1.INIT=4'h4;
  LUT4 n1105_s1 (
    .F(n1105_4),
    .I0(mem_rdata_q[31]),
    .I1(mem_rdata_q[30]),
    .I2(mem_rdata_q[29]),
    .I3(n1105_5) 
);
defparam n1105_s1.INIT=16'h0100;
  LUT4 n1118_s1 (
    .F(n1118_4),
    .I0(mem_rdata_q[31]),
    .I1(mem_rdata_q[29]),
    .I2(mem_rdata_q[30]),
    .I3(n1105_5) 
);
defparam n1118_s1.INIT=16'h1000;
  LUT2 n1137_s1 (
    .F(n1137_4),
    .I0(is_alu_reg_reg),
    .I1(n1105_4) 
);
defparam n1137_s1.INIT=4'h8;
  LUT4 n1305_s1 (
    .F(n1305_4),
    .I0(mem_rdata_q[14]),
    .I1(n1118_4),
    .I2(n1105_4),
    .I3(n1040_4) 
);
defparam n1305_s1.INIT=16'hF800;
  LUT3 cpuregs_wrdata_31_s1 (
    .F(cpuregs_wrdata_31_4),
    .I0(alu_out_q[31]),
    .I1(reg_out[31]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_31_s1.INIT=8'h53;
  LUT4 cpuregs_wrdata_31_s2 (
    .F(cpuregs_wrdata_31_5),
    .I0(reg_pc[30]),
    .I1(cpuregs_wrdata_15_5),
    .I2(cpuregs_wrdata_31_6),
    .I3(cpuregs_wrdata_31_7) 
);
defparam cpuregs_wrdata_31_s2.INIT=16'h8000;
  LUT3 cpuregs_wrdata_30_s1 (
    .F(cpuregs_wrdata_30_4),
    .I0(alu_out_q[30]),
    .I1(reg_out[30]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_30_s1.INIT=8'h53;
  LUT3 cpuregs_wrdata_30_s2 (
    .F(cpuregs_wrdata_30_5),
    .I0(cpuregs_wrdata_15_5),
    .I1(cpuregs_wrdata_31_6),
    .I2(cpuregs_wrdata_31_7) 
);
defparam cpuregs_wrdata_30_s2.INIT=8'h80;
  LUT3 cpuregs_wrdata_29_s1 (
    .F(cpuregs_wrdata_29_4),
    .I0(alu_out_q[29]),
    .I1(reg_out[29]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_29_s1.INIT=8'h53;
  LUT4 cpuregs_wrdata_29_s2 (
    .F(cpuregs_wrdata_29_5),
    .I0(reg_pc[28]),
    .I1(cpuregs_wrdata_15_5),
    .I2(cpuregs_wrdata_31_6),
    .I3(cpuregs_wrdata_29_6) 
);
defparam cpuregs_wrdata_29_s2.INIT=16'h8000;
  LUT3 cpuregs_wrdata_28_s1 (
    .F(cpuregs_wrdata_28_4),
    .I0(reg_out[28]),
    .I1(alu_out_q[28]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_28_s1.INIT=8'h35;
  LUT3 cpuregs_wrdata_28_s2 (
    .F(cpuregs_wrdata_28_5),
    .I0(cpuregs_wrdata_15_5),
    .I1(cpuregs_wrdata_31_6),
    .I2(cpuregs_wrdata_29_6) 
);
defparam cpuregs_wrdata_28_s2.INIT=8'h80;
  LUT3 cpuregs_wrdata_27_s1 (
    .F(cpuregs_wrdata_27_4),
    .I0(reg_out[27]),
    .I1(alu_out_q[27]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_27_s1.INIT=8'h35;
  LUT4 cpuregs_wrdata_27_s2 (
    .F(cpuregs_wrdata_27_5),
    .I0(reg_pc[26]),
    .I1(reg_pc[25]),
    .I2(cpuregs_wrdata_15_5),
    .I3(cpuregs_wrdata_31_6) 
);
defparam cpuregs_wrdata_27_s2.INIT=16'h8000;
  LUT3 cpuregs_wrdata_26_s1 (
    .F(cpuregs_wrdata_26_4),
    .I0(reg_out[26]),
    .I1(alu_out_q[26]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_26_s1.INIT=8'h35;
  LUT3 cpuregs_wrdata_26_s2 (
    .F(cpuregs_wrdata_26_5),
    .I0(reg_pc[25]),
    .I1(cpuregs_wrdata_15_5),
    .I2(cpuregs_wrdata_31_6) 
);
defparam cpuregs_wrdata_26_s2.INIT=8'h80;
  LUT3 cpuregs_wrdata_25_s1 (
    .F(cpuregs_wrdata_25_4),
    .I0(reg_out[25]),
    .I1(alu_out_q[25]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_25_s1.INIT=8'h35;
  LUT2 cpuregs_wrdata_25_s2 (
    .F(cpuregs_wrdata_25_5),
    .I0(cpuregs_wrdata_15_5),
    .I1(cpuregs_wrdata_31_6) 
);
defparam cpuregs_wrdata_25_s2.INIT=4'h8;
  LUT3 cpuregs_wrdata_24_s1 (
    .F(cpuregs_wrdata_24_4),
    .I0(reg_out[24]),
    .I1(alu_out_q[24]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_24_s1.INIT=8'h35;
  LUT4 cpuregs_wrdata_24_s2 (
    .F(cpuregs_wrdata_24_5),
    .I0(reg_pc[23]),
    .I1(cpuregs_wrdata_15_5),
    .I2(cpuregs_wrdata_24_6),
    .I3(cpuregs_wrdata_24_7) 
);
defparam cpuregs_wrdata_24_s2.INIT=16'h8000;
  LUT3 cpuregs_wrdata_23_s1 (
    .F(cpuregs_wrdata_23_4),
    .I0(reg_out[23]),
    .I1(alu_out_q[23]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_23_s1.INIT=8'h35;
  LUT3 cpuregs_wrdata_22_s1 (
    .F(cpuregs_wrdata_22_4),
    .I0(alu_out_q[22]),
    .I1(reg_out[22]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_22_s1.INIT=8'h53;
  LUT3 cpuregs_wrdata_22_s2 (
    .F(cpuregs_wrdata_22_5),
    .I0(reg_pc[21]),
    .I1(cpuregs_wrdata_15_5),
    .I2(cpuregs_wrdata_24_6) 
);
defparam cpuregs_wrdata_22_s2.INIT=8'h80;
  LUT3 cpuregs_wrdata_21_s1 (
    .F(cpuregs_wrdata_21_4),
    .I0(alu_out_q[21]),
    .I1(reg_out[21]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_21_s1.INIT=8'h53;
  LUT3 cpuregs_wrdata_20_s1 (
    .F(cpuregs_wrdata_20_4),
    .I0(alu_out_q[20]),
    .I1(reg_out[20]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_20_s1.INIT=8'h53;
  LUT3 cpuregs_wrdata_20_s2 (
    .F(cpuregs_wrdata_20_5),
    .I0(reg_pc[19]),
    .I1(cpuregs_wrdata_15_5),
    .I2(cpuregs_wrdata_20_6) 
);
defparam cpuregs_wrdata_20_s2.INIT=8'h80;
  LUT3 cpuregs_wrdata_19_s1 (
    .F(cpuregs_wrdata_19_4),
    .I0(alu_out_q[19]),
    .I1(reg_out[19]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_19_s1.INIT=8'h53;
  LUT2 cpuregs_wrdata_19_s2 (
    .F(cpuregs_wrdata_19_5),
    .I0(cpuregs_wrdata_15_5),
    .I1(cpuregs_wrdata_20_6) 
);
defparam cpuregs_wrdata_19_s2.INIT=4'h8;
  LUT3 cpuregs_wrdata_18_s1 (
    .F(cpuregs_wrdata_18_4),
    .I0(alu_out_q[18]),
    .I1(reg_out[18]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_18_s1.INIT=8'h53;
  LUT4 cpuregs_wrdata_18_s2 (
    .F(cpuregs_wrdata_18_5),
    .I0(reg_pc[17]),
    .I1(reg_pc[16]),
    .I2(reg_pc[15]),
    .I3(cpuregs_wrdata_15_5) 
);
defparam cpuregs_wrdata_18_s2.INIT=16'h8000;
  LUT3 cpuregs_wrdata_17_s1 (
    .F(cpuregs_wrdata_17_4),
    .I0(alu_out_q[17]),
    .I1(reg_out[17]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_17_s1.INIT=8'h53;
  LUT3 cpuregs_wrdata_17_s2 (
    .F(cpuregs_wrdata_17_5),
    .I0(reg_pc[16]),
    .I1(reg_pc[15]),
    .I2(cpuregs_wrdata_15_5) 
);
defparam cpuregs_wrdata_17_s2.INIT=8'h80;
  LUT3 cpuregs_wrdata_16_s1 (
    .F(cpuregs_wrdata_16_4),
    .I0(alu_out_q[16]),
    .I1(reg_out[16]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_16_s1.INIT=8'h53;
  LUT2 cpuregs_wrdata_16_s2 (
    .F(cpuregs_wrdata_16_5),
    .I0(reg_pc[15]),
    .I1(cpuregs_wrdata_15_5) 
);
defparam cpuregs_wrdata_16_s2.INIT=4'h8;
  LUT3 cpuregs_wrdata_15_s1 (
    .F(cpuregs_wrdata_15_4),
    .I0(alu_out_q[15]),
    .I1(reg_out[15]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_15_s1.INIT=8'h53;
  LUT4 cpuregs_wrdata_15_s2 (
    .F(cpuregs_wrdata_15_5),
    .I0(reg_pc[14]),
    .I1(reg_pc[13]),
    .I2(reg_pc[12]),
    .I3(cpuregs_wrdata_12_5) 
);
defparam cpuregs_wrdata_15_s2.INIT=16'h8000;
  LUT3 cpuregs_wrdata_14_s1 (
    .F(cpuregs_wrdata_14_4),
    .I0(alu_out_q[14]),
    .I1(reg_out[14]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_14_s1.INIT=8'h53;
  LUT3 cpuregs_wrdata_14_s2 (
    .F(cpuregs_wrdata_14_5),
    .I0(reg_pc[13]),
    .I1(reg_pc[12]),
    .I2(cpuregs_wrdata_12_5) 
);
defparam cpuregs_wrdata_14_s2.INIT=8'h80;
  LUT3 cpuregs_wrdata_13_s1 (
    .F(cpuregs_wrdata_13_4),
    .I0(alu_out_q[13]),
    .I1(reg_out[13]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_13_s1.INIT=8'h53;
  LUT2 cpuregs_wrdata_13_s2 (
    .F(cpuregs_wrdata_13_5),
    .I0(reg_pc[12]),
    .I1(cpuregs_wrdata_12_5) 
);
defparam cpuregs_wrdata_13_s2.INIT=4'h8;
  LUT3 cpuregs_wrdata_12_s1 (
    .F(cpuregs_wrdata_12_4),
    .I0(alu_out_q[12]),
    .I1(reg_out[12]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_12_s1.INIT=8'h53;
  LUT4 cpuregs_wrdata_12_s2 (
    .F(cpuregs_wrdata_12_5),
    .I0(reg_pc[11]),
    .I1(reg_pc[10]),
    .I2(reg_pc[9]),
    .I3(cpuregs_wrdata_9_5) 
);
defparam cpuregs_wrdata_12_s2.INIT=16'h8000;
  LUT3 cpuregs_wrdata_11_s1 (
    .F(cpuregs_wrdata_11_4),
    .I0(alu_out_q[11]),
    .I1(reg_out[11]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_11_s1.INIT=8'h53;
  LUT3 cpuregs_wrdata_11_s2 (
    .F(cpuregs_wrdata_11_5),
    .I0(reg_pc[10]),
    .I1(reg_pc[9]),
    .I2(cpuregs_wrdata_9_5) 
);
defparam cpuregs_wrdata_11_s2.INIT=8'h80;
  LUT3 cpuregs_wrdata_10_s1 (
    .F(cpuregs_wrdata_10_4),
    .I0(alu_out_q[10]),
    .I1(reg_out[10]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_10_s1.INIT=8'h53;
  LUT2 cpuregs_wrdata_10_s2 (
    .F(cpuregs_wrdata_10_5),
    .I0(reg_pc[9]),
    .I1(cpuregs_wrdata_9_5) 
);
defparam cpuregs_wrdata_10_s2.INIT=4'h8;
  LUT3 cpuregs_wrdata_9_s1 (
    .F(cpuregs_wrdata_9_4),
    .I0(alu_out_q[9]),
    .I1(reg_out[9]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_9_s1.INIT=8'h53;
  LUT4 cpuregs_wrdata_9_s2 (
    .F(cpuregs_wrdata_9_5),
    .I0(reg_pc[8]),
    .I1(reg_pc[7]),
    .I2(reg_pc[6]),
    .I3(cpuregs_wrdata_6_5) 
);
defparam cpuregs_wrdata_9_s2.INIT=16'h8000;
  LUT3 cpuregs_wrdata_8_s1 (
    .F(cpuregs_wrdata_8_4),
    .I0(alu_out_q[8]),
    .I1(reg_out[8]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_8_s1.INIT=8'h53;
  LUT3 cpuregs_wrdata_8_s2 (
    .F(cpuregs_wrdata_8_5),
    .I0(reg_pc[7]),
    .I1(reg_pc[6]),
    .I2(cpuregs_wrdata_6_5) 
);
defparam cpuregs_wrdata_8_s2.INIT=8'h80;
  LUT3 cpuregs_wrdata_7_s1 (
    .F(cpuregs_wrdata_7_4),
    .I0(alu_out_q[7]),
    .I1(reg_out[7]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_7_s1.INIT=8'h53;
  LUT2 cpuregs_wrdata_7_s2 (
    .F(cpuregs_wrdata_7_5),
    .I0(reg_pc[6]),
    .I1(cpuregs_wrdata_6_5) 
);
defparam cpuregs_wrdata_7_s2.INIT=4'h8;
  LUT3 cpuregs_wrdata_6_s1 (
    .F(cpuregs_wrdata_6_4),
    .I0(alu_out_q[6]),
    .I1(reg_out[6]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_6_s1.INIT=8'h53;
  LUT4 cpuregs_wrdata_6_s2 (
    .F(cpuregs_wrdata_6_5),
    .I0(reg_pc[2]),
    .I1(reg_pc[5]),
    .I2(reg_pc[4]),
    .I3(reg_pc[3]) 
);
defparam cpuregs_wrdata_6_s2.INIT=16'h8000;
  LUT3 cpuregs_wrdata_5_s1 (
    .F(cpuregs_wrdata_5_4),
    .I0(alu_out_q[5]),
    .I1(reg_out[5]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_5_s1.INIT=8'h53;
  LUT3 cpuregs_wrdata_5_s2 (
    .F(cpuregs_wrdata_5_5),
    .I0(reg_pc[2]),
    .I1(reg_pc[4]),
    .I2(reg_pc[3]) 
);
defparam cpuregs_wrdata_5_s2.INIT=8'h80;
  LUT3 cpuregs_wrdata_4_s1 (
    .F(cpuregs_wrdata_4_4),
    .I0(alu_out_q[4]),
    .I1(reg_out[4]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_4_s1.INIT=8'h53;
  LUT2 cpuregs_wrdata_4_s2 (
    .F(cpuregs_wrdata_4_5),
    .I0(reg_pc[2]),
    .I1(reg_pc[3]) 
);
defparam cpuregs_wrdata_4_s2.INIT=4'h8;
  LUT3 cpuregs_wrdata_3_s1 (
    .F(cpuregs_wrdata_3_4),
    .I0(alu_out_q[3]),
    .I1(reg_out[3]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_3_s1.INIT=8'h53;
  LUT3 cpuregs_wrdata_2_s1 (
    .F(cpuregs_wrdata_2_4),
    .I0(alu_out_q[2]),
    .I1(reg_out[2]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_2_s1.INIT=8'h53;
  LUT3 cpuregs_wrdata_1_s1 (
    .F(cpuregs_wrdata_1_4),
    .I0(reg_out[1]),
    .I1(alu_out_q[1]),
    .I2(latched_stalu) 
);
defparam cpuregs_wrdata_1_s1.INIT=8'h35;
  LUT2 n2600_s1 (
    .F(n2600_4),
    .I0(latched_store),
    .I1(latched_branch) 
);
defparam n2600_s1.INIT=4'h8;
  LUT2 n2814_s1 (
    .F(n2814_4),
    .I0(n2622_5),
    .I1(n2814_8) 
);
defparam n2814_s1.INIT=4'h8;
  LUT4 n2814_s2 (
    .F(n2814_5),
    .I0(n2601_5),
    .I1(n2617_5),
    .I2(n2814_15),
    .I3(n2814_10) 
);
defparam n2814_s2.INIT=16'h8000;
  LUT2 n2814_s3 (
    .F(n2814_6),
    .I0(instr_jal),
    .I1(decoder_trigger) 
);
defparam n2814_s3.INIT=4'h4;
  LUT4 n2814_s4 (
    .F(n2814_7),
    .I0(instr_jal),
    .I1(n2740_1),
    .I2(decoder_trigger),
    .I3(n2600_6) 
);
defparam n2814_s4.INIT=16'h8FD0;
  LUT4 n2815_s1 (
    .F(n2815_4),
    .I0(n2814_10),
    .I1(decoder_trigger),
    .I2(n2830_7),
    .I3(n2601_5) 
);
defparam n2815_s1.INIT=16'h807F;
  LUT2 n2815_s2 (
    .F(n2815_5),
    .I0(instr_jal),
    .I1(decoder_trigger) 
);
defparam n2815_s2.INIT=4'h8;
  LUT4 n2816_s1 (
    .F(n2816_4),
    .I0(n2816_6),
    .I1(n2816_7),
    .I2(n2814_6),
    .I3(n2816_8) 
);
defparam n2816_s1.INIT=16'h8000;
  LUT4 n2816_s2 (
    .F(n2816_5),
    .I0(n2742_1),
    .I1(n2602_5),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2816_s2.INIT=16'h5C30;
  LUT3 n2817_s1 (
    .F(n2817_4),
    .I0(n2817_5),
    .I1(n2816_8),
    .I2(n2603_5) 
);
defparam n2817_s1.INIT=8'h07;
  LUT3 n2818_s1 (
    .F(n2818_4),
    .I0(n2818_6),
    .I1(n2816_6),
    .I2(n2816_8) 
);
defparam n2818_s1.INIT=8'h40;
  LUT4 n2818_s2 (
    .F(n2818_5),
    .I0(n2744_1),
    .I1(n2604_5),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2818_s2.INIT=16'h5333;
  LUT4 n2821_s1 (
    .F(n2821_4),
    .I0(decoder_trigger),
    .I1(n2816_6),
    .I2(n2821_5),
    .I3(n2830_7) 
);
defparam n2821_s1.INIT=16'h8000;
  LUT3 n2822_s1 (
    .F(n2822_4),
    .I0(n2821_5),
    .I1(n2830_7),
    .I2(n2822_5) 
);
defparam n2822_s1.INIT=8'h80;
  LUT4 n2823_s1 (
    .F(n2823_4),
    .I0(n2610_5),
    .I1(n2611_5),
    .I2(n2821_5),
    .I3(n2830_7) 
);
defparam n2823_s1.INIT=16'h8000;
  LUT4 n2823_s2 (
    .F(n2823_5),
    .I0(decoder_trigger),
    .I1(n2749_1),
    .I2(instr_jal),
    .I3(n2609_5) 
);
defparam n2823_s2.INIT=16'h2F70;
  LUT4 n2824_s1 (
    .F(n2824_4),
    .I0(decoder_trigger),
    .I1(n2611_5),
    .I2(n2821_5),
    .I3(n2830_7) 
);
defparam n2824_s1.INIT=16'h8000;
  LUT4 n2825_s1 (
    .F(n2825_4),
    .I0(n2821_5),
    .I1(n2830_7),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2825_s1.INIT=16'hF800;
  LUT4 n2826_s1 (
    .F(n2826_4),
    .I0(n2826_6),
    .I1(n2614_5),
    .I2(n2613_5),
    .I3(n2830_7) 
);
defparam n2826_s1.INIT=16'h4000;
  LUT4 n2826_s2 (
    .F(n2826_5),
    .I0(n2752_1),
    .I1(n2612_5),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2826_s2.INIT=16'h5CCC;
  LUT4 n2827_s1 (
    .F(n2827_4),
    .I0(instr_jal),
    .I1(n2826_6),
    .I2(n2614_5),
    .I3(n2830_7) 
);
defparam n2827_s1.INIT=16'h1000;
  LUT4 n2827_s2 (
    .F(n2827_5),
    .I0(n2753_1),
    .I1(n2613_5),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2827_s2.INIT=16'hACCC;
  LUT4 n2828_s1 (
    .F(n2828_4),
    .I0(n2826_6),
    .I1(n2830_7),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2828_s1.INIT=16'hF400;
  LUT4 n2829_s1 (
    .F(n2829_4),
    .I0(n2616_5),
    .I1(n2829_5),
    .I2(n2829_6),
    .I3(n2836_4) 
);
defparam n2829_s1.INIT=16'h8000;
  LUT4 n2830_s2 (
    .F(n2830_5),
    .I0(decoder_trigger),
    .I1(n2756_1),
    .I2(instr_jal),
    .I3(n2616_5) 
);
defparam n2830_s2.INIT=16'h2F70;
  LUT4 n2831_s1 (
    .F(n2831_4),
    .I0(n2814_15),
    .I1(n2814_4),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2831_s1.INIT=16'hF800;
  LUT4 n2832_s2 (
    .F(n2832_5),
    .I0(n2758_1),
    .I1(n2618_5),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2832_s2.INIT=16'hACCC;
  LUT4 n2833_s1 (
    .F(n2833_4),
    .I0(n2832_6),
    .I1(n2814_4),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2833_s1.INIT=16'hFB0F;
  LUT4 n2834_s1 (
    .F(n2834_4),
    .I0(n2621_5),
    .I1(n2814_4),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2834_s1.INIT=16'hF70F;
  LUT4 n2835_s1 (
    .F(n2835_4),
    .I0(decoder_trigger),
    .I1(n2761_1),
    .I2(instr_jal),
    .I3(n2621_5) 
);
defparam n2835_s1.INIT=16'h2F70;
  LUT2 n2836_s1 (
    .F(n2836_4),
    .I0(decoder_trigger),
    .I1(n2814_8) 
);
defparam n2836_s1.INIT=4'h8;
  LUT4 n2837_s1 (
    .F(n2837_4),
    .I0(n2624_5),
    .I1(n2838_7),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2837_s1.INIT=16'hF70F;
  LUT4 n2838_s2 (
    .F(n2838_5),
    .I0(decoder_trigger),
    .I1(n2764_1),
    .I2(instr_jal),
    .I3(n2624_5) 
);
defparam n2838_s2.INIT=16'h2F70;
  LUT2 n2839_s1 (
    .F(n2839_4),
    .I0(n2839_6),
    .I1(n2839_7) 
);
defparam n2839_s1.INIT=4'h1;
  LUT4 n2839_s2 (
    .F(n2839_5),
    .I0(decoder_trigger),
    .I1(n2765_1),
    .I2(instr_jal),
    .I3(n2625_5) 
);
defparam n2839_s2.INIT=16'h2F70;
  LUT4 n2840_s1 (
    .F(n2840_4),
    .I0(n2839_7),
    .I1(n2627_5),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2840_s1.INIT=16'hF400;
  LUT3 n2841_s1 (
    .F(n2841_4),
    .I0(n2839_7),
    .I1(instr_jal),
    .I2(decoder_trigger) 
);
defparam n2841_s1.INIT=8'hE3;
  LUT3 n2842_s1 (
    .F(n2842_4),
    .I0(n2629_5),
    .I1(instr_jal),
    .I2(decoder_trigger) 
);
defparam n2842_s1.INIT=8'hE0;
  LUT4 n4151_s3 (
    .F(n4151_6),
    .I0(n4151_8),
    .I1(instr_bne),
    .I2(instr_beq),
    .I3(n1876_3) 
);
defparam n4151_s3.INIT=16'hF10D;
  LUT2 n4151_s4 (
    .F(n4151_7),
    .I0(srst54_n),
    .I1(latched_rdst_4_13) 
);
defparam n4151_s4.INIT=4'h8;
  LUT2 mem_la_wdata_15_s6 (
    .F(mem_la_wdata_15_10),
    .I0(mem_wordsize[0]),
    .I1(mem_wordsize[1]) 
);
defparam mem_la_wdata_15_s6.INIT=4'h4;
  LUT4 n3683_s14 (
    .F(n3683_20),
    .I0(n900_4),
    .I1(srst54_n),
    .I2(mem_do_prefetch),
    .I3(mem_do_rdata) 
);
defparam n3683_s14.INIT=16'h004F;
  LUT4 n3686_s11 (
    .F(n3686_15),
    .I0(n3686_18),
    .I1(instr_lui),
    .I2(cpu_state[2]),
    .I3(n3717_14) 
);
defparam n3686_s11.INIT=16'h0305;
  LUT3 n3686_s12 (
    .F(n3686_16),
    .I0(reg_pc[31]),
    .I1(n3686_19),
    .I2(n3717_14) 
);
defparam n3686_s12.INIT=8'h5C;
  LUT4 n3686_s13 (
    .F(n3686_17),
    .I0(n3686_20),
    .I1(n3686_21),
    .I2(n3392_2),
    .I3(cpu_state[1]) 
);
defparam n3686_s13.INIT=16'hF0EE;
  LUT3 n3687_s10 (
    .F(n3687_14),
    .I0(reg_pc[30]),
    .I1(n3687_16),
    .I2(n3717_14) 
);
defparam n3687_s10.INIT=8'h5C;
  LUT4 n3687_s11 (
    .F(n3687_15),
    .I0(n3687_17),
    .I1(n3687_18),
    .I2(n3393_2),
    .I3(cpu_state[1]) 
);
defparam n3687_s11.INIT=16'hF0BB;
  LUT3 n3688_s10 (
    .F(n3688_14),
    .I0(reg_pc[29]),
    .I1(n3688_16),
    .I2(n3717_14) 
);
defparam n3688_s10.INIT=8'h5C;
  LUT4 n3688_s11 (
    .F(n3688_15),
    .I0(n3394_2),
    .I1(n3688_17),
    .I2(cpu_state[1]),
    .I3(cpu_state[2]) 
);
defparam n3688_s11.INIT=16'hA300;
  LUT3 n3689_s10 (
    .F(n3689_14),
    .I0(reg_pc[28]),
    .I1(n3689_16),
    .I2(n3717_14) 
);
defparam n3689_s10.INIT=8'h5C;
  LUT4 n3689_s11 (
    .F(n3689_15),
    .I0(n3395_2),
    .I1(n3689_17),
    .I2(cpu_state[1]),
    .I3(cpu_state[2]) 
);
defparam n3689_s11.INIT=16'hA300;
  LUT3 n3690_s10 (
    .F(n3690_14),
    .I0(reg_pc[27]),
    .I1(n3690_16),
    .I2(n3717_14) 
);
defparam n3690_s10.INIT=8'h5C;
  LUT4 n3690_s11 (
    .F(n3690_15),
    .I0(n3690_17),
    .I1(n3690_18),
    .I2(n3396_2),
    .I3(cpu_state[1]) 
);
defparam n3690_s11.INIT=16'hF0BB;
  LUT3 n3691_s10 (
    .F(n3691_14),
    .I0(reg_pc[26]),
    .I1(n3691_16),
    .I2(n3717_14) 
);
defparam n3691_s10.INIT=8'h53;
  LUT4 n3691_s11 (
    .F(n3691_15),
    .I0(n3691_17),
    .I1(n3691_18),
    .I2(n3397_2),
    .I3(cpu_state[1]) 
);
defparam n3691_s11.INIT=16'hF0BB;
  LUT3 n3692_s10 (
    .F(n3692_14),
    .I0(reg_pc[25]),
    .I1(n3692_16),
    .I2(n3717_14) 
);
defparam n3692_s10.INIT=8'h5C;
  LUT4 n3692_s11 (
    .F(n3692_15),
    .I0(n3692_17),
    .I1(n3692_18),
    .I2(n3398_2),
    .I3(cpu_state[1]) 
);
defparam n3692_s11.INIT=16'hF0BB;
  LUT3 n3693_s10 (
    .F(n3693_14),
    .I0(reg_pc[24]),
    .I1(n3693_16),
    .I2(n3717_14) 
);
defparam n3693_s10.INIT=8'h5C;
  LUT4 n3693_s11 (
    .F(n3693_15),
    .I0(n3693_17),
    .I1(n3693_18),
    .I2(n3399_2),
    .I3(cpu_state[1]) 
);
defparam n3693_s11.INIT=16'hF0BB;
  LUT3 n3694_s10 (
    .F(n3694_14),
    .I0(reg_pc[23]),
    .I1(n3694_16),
    .I2(n3717_14) 
);
defparam n3694_s10.INIT=8'h53;
  LUT4 n3694_s11 (
    .F(n3694_15),
    .I0(n3694_17),
    .I1(n3694_18),
    .I2(n3400_2),
    .I3(cpu_state[1]) 
);
defparam n3694_s11.INIT=16'hF0BB;
  LUT3 n3695_s10 (
    .F(n3695_14),
    .I0(reg_pc[22]),
    .I1(n3695_16),
    .I2(n3717_14) 
);
defparam n3695_s10.INIT=8'h5C;
  LUT4 n3695_s11 (
    .F(n3695_15),
    .I0(n3695_17),
    .I1(n3695_18),
    .I2(n3401_2),
    .I3(cpu_state[1]) 
);
defparam n3695_s11.INIT=16'hF0BB;
  LUT3 n3696_s10 (
    .F(n3696_14),
    .I0(reg_pc[21]),
    .I1(n3696_16),
    .I2(n3717_14) 
);
defparam n3696_s10.INIT=8'h5C;
  LUT4 n3696_s11 (
    .F(n3696_15),
    .I0(n3696_17),
    .I1(n3696_18),
    .I2(n3402_2),
    .I3(cpu_state[1]) 
);
defparam n3696_s11.INIT=16'hF0BB;
  LUT3 n3697_s10 (
    .F(n3697_14),
    .I0(reg_pc[20]),
    .I1(n3697_16),
    .I2(n3717_14) 
);
defparam n3697_s10.INIT=8'h53;
  LUT4 n3697_s11 (
    .F(n3697_15),
    .I0(n3697_17),
    .I1(n3697_18),
    .I2(n3403_2),
    .I3(cpu_state[1]) 
);
defparam n3697_s11.INIT=16'hF0BB;
  LUT3 n3698_s10 (
    .F(n3698_14),
    .I0(reg_pc[19]),
    .I1(n3698_16),
    .I2(n3717_14) 
);
defparam n3698_s10.INIT=8'h5C;
  LUT4 n3698_s11 (
    .F(n3698_15),
    .I0(n3698_17),
    .I1(n3698_18),
    .I2(n3404_2),
    .I3(cpu_state[1]) 
);
defparam n3698_s11.INIT=16'hF0BB;
  LUT3 n3699_s10 (
    .F(n3699_14),
    .I0(reg_pc[18]),
    .I1(n3699_16),
    .I2(n3717_14) 
);
defparam n3699_s10.INIT=8'h5C;
  LUT4 n3699_s11 (
    .F(n3699_15),
    .I0(n3405_2),
    .I1(n3699_17),
    .I2(cpu_state[1]),
    .I3(cpu_state[2]) 
);
defparam n3699_s11.INIT=16'hA300;
  LUT3 n3700_s10 (
    .F(n3700_14),
    .I0(reg_pc[17]),
    .I1(n3700_16),
    .I2(n3717_14) 
);
defparam n3700_s10.INIT=8'h53;
  LUT4 n3700_s11 (
    .F(n3700_15),
    .I0(n3700_17),
    .I1(n3700_18),
    .I2(n3406_2),
    .I3(cpu_state[1]) 
);
defparam n3700_s11.INIT=16'hF0BB;
  LUT3 n3701_s10 (
    .F(n3701_14),
    .I0(reg_pc[16]),
    .I1(n3701_16),
    .I2(n3717_14) 
);
defparam n3701_s10.INIT=8'h5C;
  LUT4 n3701_s11 (
    .F(n3701_15),
    .I0(n3701_17),
    .I1(n3701_18),
    .I2(n3407_2),
    .I3(cpu_state[1]) 
);
defparam n3701_s11.INIT=16'hF0BB;
  LUT3 n3702_s10 (
    .F(n3702_14),
    .I0(reg_pc[15]),
    .I1(n3702_16),
    .I2(n3717_14) 
);
defparam n3702_s10.INIT=8'h5C;
  LUT4 n3702_s11 (
    .F(n3702_15),
    .I0(n3408_2),
    .I1(n3702_17),
    .I2(cpu_state[1]),
    .I3(cpu_state[2]) 
);
defparam n3702_s11.INIT=16'hA300;
  LUT3 n3703_s10 (
    .F(n3703_14),
    .I0(reg_pc[14]),
    .I1(n3703_16),
    .I2(n3717_14) 
);
defparam n3703_s10.INIT=8'h53;
  LUT4 n3703_s11 (
    .F(n3703_15),
    .I0(n3703_17),
    .I1(n3703_18),
    .I2(n3409_2),
    .I3(cpu_state[1]) 
);
defparam n3703_s11.INIT=16'hF0BB;
  LUT3 n3704_s10 (
    .F(n3704_14),
    .I0(reg_pc[13]),
    .I1(n3704_16),
    .I2(n3717_14) 
);
defparam n3704_s10.INIT=8'h5C;
  LUT4 n3704_s11 (
    .F(n3704_15),
    .I0(n3704_17),
    .I1(n3704_18),
    .I2(n3410_2),
    .I3(cpu_state[1]) 
);
defparam n3704_s11.INIT=16'hF0BB;
  LUT3 n3705_s10 (
    .F(n3705_14),
    .I0(reg_pc[12]),
    .I1(n3705_16),
    .I2(n3717_14) 
);
defparam n3705_s10.INIT=8'h5C;
  LUT4 n3705_s11 (
    .F(n3705_15),
    .I0(n3411_2),
    .I1(n3705_17),
    .I2(cpu_state[1]),
    .I3(cpu_state[2]) 
);
defparam n3705_s11.INIT=16'hA300;
  LUT3 n3706_s10 (
    .F(n3706_14),
    .I0(reg_pc[11]),
    .I1(n3706_16),
    .I2(n3717_14) 
);
defparam n3706_s10.INIT=8'h5C;
  LUT4 n3706_s11 (
    .F(n3706_15),
    .I0(n3706_17),
    .I1(n3706_18),
    .I2(n3412_2),
    .I3(cpu_state[1]) 
);
defparam n3706_s11.INIT=16'hF0BB;
  LUT3 n3707_s10 (
    .F(n3707_14),
    .I0(reg_pc[10]),
    .I1(n3707_16),
    .I2(n3717_14) 
);
defparam n3707_s10.INIT=8'h5C;
  LUT4 n3707_s11 (
    .F(n3707_15),
    .I0(n3707_17),
    .I1(n3707_18),
    .I2(n3413_2),
    .I3(cpu_state[1]) 
);
defparam n3707_s11.INIT=16'hF0BB;
  LUT3 n3708_s10 (
    .F(n3708_14),
    .I0(reg_pc[9]),
    .I1(n3708_16),
    .I2(n3717_14) 
);
defparam n3708_s10.INIT=8'h5C;
  LUT4 n3708_s11 (
    .F(n3708_15),
    .I0(n3708_17),
    .I1(n3708_18),
    .I2(n3414_2),
    .I3(cpu_state[1]) 
);
defparam n3708_s11.INIT=16'hF0BB;
  LUT3 n3709_s10 (
    .F(n3709_14),
    .I0(reg_pc[8]),
    .I1(n3709_16),
    .I2(n3717_14) 
);
defparam n3709_s10.INIT=8'h5C;
  LUT4 n3709_s11 (
    .F(n3709_15),
    .I0(n3709_17),
    .I1(n3709_18),
    .I2(n3415_2),
    .I3(cpu_state[1]) 
);
defparam n3709_s11.INIT=16'hF0BB;
  LUT3 n3710_s10 (
    .F(n3710_14),
    .I0(reg_pc[7]),
    .I1(n3710_16),
    .I2(n3717_14) 
);
defparam n3710_s10.INIT=8'h53;
  LUT4 n3710_s11 (
    .F(n3710_15),
    .I0(n3710_17),
    .I1(n3710_18),
    .I2(n3416_2),
    .I3(cpu_state[1]) 
);
defparam n3710_s11.INIT=16'hF0BB;
  LUT3 n3711_s10 (
    .F(n3711_14),
    .I0(reg_pc[6]),
    .I1(n3711_16),
    .I2(n3717_14) 
);
defparam n3711_s10.INIT=8'h53;
  LUT4 n3711_s11 (
    .F(n3711_15),
    .I0(n3711_17),
    .I1(n3711_18),
    .I2(n3417_2),
    .I3(cpu_state[1]) 
);
defparam n3711_s11.INIT=16'hF0BB;
  LUT3 n3712_s10 (
    .F(n3712_14),
    .I0(reg_pc[5]),
    .I1(n3712_16),
    .I2(n3717_14) 
);
defparam n3712_s10.INIT=8'h53;
  LUT4 n3712_s11 (
    .F(n3712_15),
    .I0(n3712_17),
    .I1(n3712_18),
    .I2(n3418_2),
    .I3(cpu_state[1]) 
);
defparam n3712_s11.INIT=16'hF0BB;
  LUT3 n3713_s10 (
    .F(n3713_14),
    .I0(reg_pc[4]),
    .I1(n3713_16),
    .I2(n3717_14) 
);
defparam n3713_s10.INIT=8'h53;
  LUT4 n3713_s11 (
    .F(n3713_15),
    .I0(n3713_17),
    .I1(n3713_18),
    .I2(n3419_2),
    .I3(cpu_state[1]) 
);
defparam n3713_s11.INIT=16'hF0BB;
  LUT3 n3714_s10 (
    .F(n3714_14),
    .I0(reg_pc[3]),
    .I1(n3714_16),
    .I2(n3717_14) 
);
defparam n3714_s10.INIT=8'h5C;
  LUT4 n3714_s11 (
    .F(n3714_15),
    .I0(n3714_17),
    .I1(n3714_18),
    .I2(n3420_2),
    .I3(cpu_state[1]) 
);
defparam n3714_s11.INIT=16'hF0BB;
  LUT3 n3715_s10 (
    .F(n3715_14),
    .I0(reg_pc[2]),
    .I1(n3715_16),
    .I2(n3717_14) 
);
defparam n3715_s10.INIT=8'h5C;
  LUT4 n3715_s11 (
    .F(n3715_15),
    .I0(n3715_17),
    .I1(n3715_18),
    .I2(n3421_2),
    .I3(cpu_state[1]) 
);
defparam n3715_s11.INIT=16'hF0BB;
  LUT3 n3716_s10 (
    .F(n3716_14),
    .I0(reg_pc[1]),
    .I1(n3716_16),
    .I2(n3717_14) 
);
defparam n3716_s10.INIT=8'h5C;
  LUT4 n3716_s11 (
    .F(n3716_15),
    .I0(n3716_17),
    .I1(n3716_18),
    .I2(n3422_2),
    .I3(cpu_state[1]) 
);
defparam n3716_s11.INIT=16'hF0BB;
  LUT3 n3717_s10 (
    .F(n3717_14),
    .I0(n3717_17),
    .I1(n3717_18),
    .I2(is_lui_auipc_jal) 
);
defparam n3717_s10.INIT=8'h70;
  LUT4 n3717_s11 (
    .F(n3717_15),
    .I0(n2389_1),
    .I1(cpuregs_1821_DIAREG_G[0]),
    .I2(n3686_18),
    .I3(cpuregs_1787_REDUCAREG_G) 
);
defparam n3717_s11.INIT=16'h0C0A;
  LUT3 n3717_s12 (
    .F(n3717_16),
    .I0(n3717_19),
    .I1(n3423_2),
    .I2(cpu_state[1]) 
);
defparam n3717_s12.INIT=8'hC5;
  LUT4 n3719_s6 (
    .F(n3719_11),
    .I0(n3719_22),
    .I1(n3719_16),
    .I2(n3719_17),
    .I3(n3719_18) 
);
defparam n3719_s6.INIT=16'hE0F0;
  LUT4 n3719_s7 (
    .F(n3719_12),
    .I0(n634_4),
    .I1(n3719_24),
    .I2(latched_is_lu),
    .I3(cpu_rdata[31]) 
);
defparam n3719_s7.INIT=16'hAC00;
  LUT4 n3719_s8 (
    .F(n3719_13),
    .I0(latched_is_lu),
    .I1(latched_is_lh),
    .I2(n3719_26),
    .I3(cpu_state[1]) 
);
defparam n3719_s8.INIT=16'hBF00;
  LUT4 n3719_s9 (
    .F(n3719_14),
    .I0(reg_op1[31]),
    .I1(n3034_1),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3719_s9.INIT=16'hFA0C;
  LUT4 n3720_s6 (
    .F(n3720_11),
    .I0(cpu_rdata[31]),
    .I1(n3720_14),
    .I2(n3719_26),
    .I3(n3720_15) 
);
defparam n3720_s6.INIT=16'hF800;
  LUT4 n3720_s7 (
    .F(n3720_12),
    .I0(n634_4),
    .I1(cpu_rdata[30]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3720_s7.INIT=16'h7F00;
  LUT4 n3720_s8 (
    .F(n3720_13),
    .I0(reg_op1[30]),
    .I1(n3035_1),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3720_s8.INIT=16'hFA0C;
  LUT4 n3721_s6 (
    .F(n3721_11),
    .I0(n634_4),
    .I1(cpu_rdata[29]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3721_s6.INIT=16'h7F00;
  LUT4 n3721_s7 (
    .F(n3721_12),
    .I0(n3036_1),
    .I1(reg_op1[29]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3721_s7.INIT=16'h03F5;
  LUT4 n3722_s6 (
    .F(n3722_11),
    .I0(n634_4),
    .I1(cpu_rdata[28]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3722_s6.INIT=16'h7F00;
  LUT4 n3722_s7 (
    .F(n3722_12),
    .I0(n3037_1),
    .I1(reg_op1[28]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3722_s7.INIT=16'h03F5;
  LUT4 n3723_s6 (
    .F(n3723_11),
    .I0(n634_4),
    .I1(cpu_rdata[27]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3723_s6.INIT=16'h7F00;
  LUT4 n3723_s7 (
    .F(n3723_12),
    .I0(n3038_1),
    .I1(reg_op1[27]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3723_s7.INIT=16'h03F5;
  LUT4 n3724_s6 (
    .F(n3724_11),
    .I0(n634_4),
    .I1(cpu_rdata[26]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3724_s6.INIT=16'h7F00;
  LUT4 n3724_s7 (
    .F(n3724_12),
    .I0(n3039_1),
    .I1(reg_op1[26]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3724_s7.INIT=16'h03F5;
  LUT4 n3725_s6 (
    .F(n3725_11),
    .I0(n634_4),
    .I1(cpu_rdata[25]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3725_s6.INIT=16'h7F00;
  LUT4 n3725_s7 (
    .F(n3725_12),
    .I0(n3040_1),
    .I1(reg_op1[25]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3725_s7.INIT=16'h03F5;
  LUT4 n3726_s6 (
    .F(n3726_11),
    .I0(n634_4),
    .I1(cpu_rdata[24]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3726_s6.INIT=16'h7F00;
  LUT4 n3726_s7 (
    .F(n3726_12),
    .I0(n3041_1),
    .I1(reg_op1[24]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3726_s7.INIT=16'h03F5;
  LUT4 n3727_s6 (
    .F(n3727_11),
    .I0(n634_4),
    .I1(cpu_rdata[23]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3727_s6.INIT=16'h7F00;
  LUT4 n3727_s7 (
    .F(n3727_12),
    .I0(n3042_1),
    .I1(reg_op1[23]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3727_s7.INIT=16'h03F5;
  LUT4 n3728_s6 (
    .F(n3728_11),
    .I0(n634_4),
    .I1(cpu_rdata[22]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3728_s6.INIT=16'h7F00;
  LUT4 n3728_s7 (
    .F(n3728_12),
    .I0(n3043_1),
    .I1(reg_op1[22]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3728_s7.INIT=16'h03F5;
  LUT4 n3729_s6 (
    .F(n3729_11),
    .I0(n634_4),
    .I1(cpu_rdata[21]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3729_s6.INIT=16'h7F00;
  LUT4 n3729_s7 (
    .F(n3729_12),
    .I0(n3044_1),
    .I1(reg_op1[21]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3729_s7.INIT=16'h03F5;
  LUT4 n3730_s6 (
    .F(n3730_11),
    .I0(n634_4),
    .I1(cpu_rdata[20]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3730_s6.INIT=16'h7F00;
  LUT4 n3730_s7 (
    .F(n3730_12),
    .I0(n3045_1),
    .I1(reg_op1[20]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3730_s7.INIT=16'h03F5;
  LUT4 n3731_s6 (
    .F(n3731_11),
    .I0(n634_4),
    .I1(cpu_rdata[19]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3731_s6.INIT=16'h7F00;
  LUT4 n3731_s7 (
    .F(n3731_12),
    .I0(n3046_1),
    .I1(reg_op1[19]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3731_s7.INIT=16'h03F5;
  LUT4 n3732_s6 (
    .F(n3732_11),
    .I0(n634_4),
    .I1(cpu_rdata[18]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3732_s6.INIT=16'h7F00;
  LUT4 n3732_s7 (
    .F(n3732_12),
    .I0(n3047_1),
    .I1(reg_op1[18]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3732_s7.INIT=16'h03F5;
  LUT4 n3733_s6 (
    .F(n3733_11),
    .I0(n634_4),
    .I1(cpu_rdata[17]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3733_s6.INIT=16'h7F00;
  LUT4 n3733_s7 (
    .F(n3733_12),
    .I0(n3048_1),
    .I1(reg_op1[17]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3733_s7.INIT=16'h03F5;
  LUT4 n3734_s6 (
    .F(n3734_11),
    .I0(n634_4),
    .I1(cpu_rdata[16]),
    .I2(latched_is_lu),
    .I3(cpu_state[1]) 
);
defparam n3734_s6.INIT=16'h7F00;
  LUT4 n3734_s7 (
    .F(n3734_12),
    .I0(n3049_1),
    .I1(reg_op1[16]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3734_s7.INIT=16'h03F5;
  LUT4 n3735_s6 (
    .F(n3735_11),
    .I0(n3720_14),
    .I1(cpu_rdata[31]),
    .I2(n3719_26),
    .I3(n3719_17) 
);
defparam n3735_s6.INIT=16'h00F8;
  LUT4 n3735_s7 (
    .F(n3735_12),
    .I0(reg_op1[15]),
    .I1(n3050_1),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3735_s7.INIT=16'hF503;
  LUT4 n3736_s6 (
    .F(n3736_11),
    .I0(cpu_rdata[30]),
    .I1(n3736_15),
    .I2(n3719_17),
    .I3(n3720_14) 
);
defparam n3736_s6.INIT=16'h0A0C;
  LUT4 n3736_s7 (
    .F(n3736_12),
    .I0(reg_op1[14]),
    .I1(n3051_1),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3736_s7.INIT=16'hF503;
  LUT4 n3737_s6 (
    .F(n3737_11),
    .I0(cpu_rdata[29]),
    .I1(n3737_15),
    .I2(n3719_17),
    .I3(n3720_14) 
);
defparam n3737_s6.INIT=16'h0A0C;
  LUT4 n3737_s7 (
    .F(n3737_12),
    .I0(reg_op1[13]),
    .I1(n3052_1),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3737_s7.INIT=16'hF503;
  LUT4 n3738_s6 (
    .F(n3738_11),
    .I0(cpu_rdata[28]),
    .I1(n3738_15),
    .I2(n3719_17),
    .I3(n3720_14) 
);
defparam n3738_s6.INIT=16'h0A0C;
  LUT4 n3738_s7 (
    .F(n3738_12),
    .I0(reg_op1[12]),
    .I1(n3053_1),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3738_s7.INIT=16'hF503;
  LUT4 n3739_s6 (
    .F(n3739_11),
    .I0(cpu_rdata[27]),
    .I1(n3739_15),
    .I2(n3719_17),
    .I3(n3720_14) 
);
defparam n3739_s6.INIT=16'h0A0C;
  LUT4 n3739_s7 (
    .F(n3739_12),
    .I0(reg_op1[11]),
    .I1(n3054_1),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3739_s7.INIT=16'hF503;
  LUT4 n3740_s6 (
    .F(n3740_11),
    .I0(cpu_rdata[26]),
    .I1(n3740_15),
    .I2(n3719_17),
    .I3(n3720_14) 
);
defparam n3740_s6.INIT=16'h0A0C;
  LUT4 n3740_s7 (
    .F(n3740_12),
    .I0(reg_op1[10]),
    .I1(n3055_1),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3740_s7.INIT=16'hF503;
  LUT4 n3741_s6 (
    .F(n3741_11),
    .I0(cpu_rdata[25]),
    .I1(n3741_15),
    .I2(n3719_17),
    .I3(n3720_14) 
);
defparam n3741_s6.INIT=16'h0A0C;
  LUT4 n3741_s7 (
    .F(n3741_12),
    .I0(reg_op1[9]),
    .I1(n3056_1),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3741_s7.INIT=16'hF503;
  LUT4 n3742_s6 (
    .F(n3742_11),
    .I0(cpu_rdata[24]),
    .I1(n3742_15),
    .I2(n3719_17),
    .I3(n3720_14) 
);
defparam n3742_s6.INIT=16'h0A0C;
  LUT4 n3742_s7 (
    .F(n3742_12),
    .I0(reg_op1[8]),
    .I1(n3057_1),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3742_s7.INIT=16'hF503;
  LUT3 n3743_s6 (
    .F(n3743_11),
    .I0(n3719_22),
    .I1(n3719_16),
    .I2(n3719_18) 
);
defparam n3743_s6.INIT=8'h10;
  LUT3 n3743_s7 (
    .F(n3743_12),
    .I0(n3058_1),
    .I1(reg_op1[7]),
    .I2(cpu_state[0]) 
);
defparam n3743_s7.INIT=8'hC5;
  LUT4 n3744_s6 (
    .F(n3744_11),
    .I0(n3744_13),
    .I1(n3744_14),
    .I2(n3744_15),
    .I3(mem_la_wdata_15_10) 
);
defparam n3744_s6.INIT=16'hEE0F;
  LUT3 n3744_s7 (
    .F(n3744_12),
    .I0(n3059_1),
    .I1(reg_op1[6]),
    .I2(cpu_state[0]) 
);
defparam n3744_s7.INIT=8'h35;
  LUT4 n3745_s6 (
    .F(n3745_11),
    .I0(n633_5),
    .I1(cpu_rdata[5]),
    .I2(cpu_rdata[13]),
    .I3(n3745_20) 
);
defparam n3745_s6.INIT=16'h0777;
  LUT4 n3745_s7 (
    .F(n3745_12),
    .I0(cpu_rdata[21]),
    .I1(n3745_15),
    .I2(cpu_rdata[29]),
    .I3(n3745_18) 
);
defparam n3745_s7.INIT=16'h0777;
  LUT4 n3745_s8 (
    .F(n3745_13),
    .I0(n3060_1),
    .I1(reg_op1[5]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3745_s8.INIT=16'h03F5;
  LUT4 n3746_s6 (
    .F(n3746_11),
    .I0(n633_5),
    .I1(cpu_rdata[4]),
    .I2(cpu_rdata[28]),
    .I3(n3745_18) 
);
defparam n3746_s6.INIT=16'h0777;
  LUT4 n3746_s7 (
    .F(n3746_12),
    .I0(n3745_20),
    .I1(cpu_rdata[12]),
    .I2(cpu_rdata[20]),
    .I3(n3745_15) 
);
defparam n3746_s7.INIT=16'h0777;
  LUT4 n3746_s8 (
    .F(n3746_13),
    .I0(n3061_1),
    .I1(reg_op1[4]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3746_s8.INIT=16'h03F5;
  LUT4 n3747_s6 (
    .F(n3747_11),
    .I0(cpu_rdata[3]),
    .I1(n633_5),
    .I2(cpu_rdata[11]),
    .I3(n3745_20) 
);
defparam n3747_s6.INIT=16'hB0BB;
  LUT4 n3747_s7 (
    .F(n3747_12),
    .I0(cpu_rdata[19]),
    .I1(n3745_15),
    .I2(cpu_rdata[27]),
    .I3(n3745_18) 
);
defparam n3747_s7.INIT=16'hB0BB;
  LUT4 n3747_s8 (
    .F(n3747_13),
    .I0(n3062_1),
    .I1(reg_op1[3]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3747_s8.INIT=16'h03F5;
  LUT4 n3748_s6 (
    .F(n3748_11),
    .I0(cpu_rdata[2]),
    .I1(n633_5),
    .I2(cpu_rdata[10]),
    .I3(n3745_20) 
);
defparam n3748_s6.INIT=16'hB0BB;
  LUT4 n3748_s7 (
    .F(n3748_12),
    .I0(cpu_rdata[18]),
    .I1(n3745_15),
    .I2(cpu_rdata[26]),
    .I3(n3745_18) 
);
defparam n3748_s7.INIT=16'hB0BB;
  LUT4 n3748_s8 (
    .F(n3748_13),
    .I0(n3063_1),
    .I1(reg_op1[2]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3748_s8.INIT=16'h03F5;
  LUT4 n3749_s6 (
    .F(n3749_11),
    .I0(n633_5),
    .I1(cpu_rdata[1]),
    .I2(n3749_16),
    .I3(n3749_14) 
);
defparam n3749_s6.INIT=16'h0700;
  LUT3 n3749_s7 (
    .F(n3749_12),
    .I0(n3064_1),
    .I1(reg_op1[1]),
    .I2(cpu_state[0]) 
);
defparam n3749_s7.INIT=8'h35;
  LUT4 n3750_s6 (
    .F(n3750_11),
    .I0(cpu_rdata[0]),
    .I1(n633_5),
    .I2(cpu_rdata[8]),
    .I3(n3745_20) 
);
defparam n3750_s6.INIT=16'hB0BB;
  LUT4 n3750_s7 (
    .F(n3750_12),
    .I0(cpu_rdata[16]),
    .I1(n3745_15),
    .I2(cpu_rdata[24]),
    .I3(n3745_18) 
);
defparam n3750_s7.INIT=16'hB0BB;
  LUT4 n3750_s8 (
    .F(n3750_13),
    .I0(reg_op1[0]),
    .I1(decoded_imm[0]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam n3750_s8.INIT=16'hFA0C;
  LUT4 n3758_s6 (
    .F(n3758_11),
    .I0(reg_sh[3]),
    .I1(reg_sh[2]),
    .I2(reg_sh[4]),
    .I3(n3758_13) 
);
defparam n3758_s6.INIT=16'h001F;
  LUT3 n3758_s7 (
    .F(n3758_12),
    .I0(n3798_14),
    .I1(decoded_imm_uj[4]),
    .I2(n3758_14) 
);
defparam n3758_s7.INIT=8'h35;
  LUT4 n3759_s6 (
    .F(n3759_11),
    .I0(n3799_14),
    .I1(decoded_imm_uj[3]),
    .I2(cpu_state[2]),
    .I3(n3758_14) 
);
defparam n3759_s6.INIT=16'h0C0A;
  LUT4 n3759_s7 (
    .F(n3759_12),
    .I0(reg_sh[1]),
    .I1(reg_sh[0]),
    .I2(reg_sh_1_9),
    .I3(reg_sh[2]) 
);
defparam n3759_s7.INIT=16'h001F;
  LUT2 n3759_s8 (
    .F(n3759_13),
    .I0(cpu_state[0]),
    .I1(cpu_state[2]) 
);
defparam n3759_s8.INIT=4'h8;
  LUT3 n3760_s6 (
    .F(n3760_11),
    .I0(n3800_14),
    .I1(decoded_imm_uj[2]),
    .I2(n3758_14) 
);
defparam n3760_s6.INIT=8'h35;
  LUT4 n3761_s7 (
    .F(n3761_11),
    .I0(n3801_14),
    .I1(decoded_imm_uj[1]),
    .I2(cpu_state[2]),
    .I3(n3758_14) 
);
defparam n3761_s7.INIT=16'h0C0A;
  LUT3 n3762_s7 (
    .F(n3762_11),
    .I0(n3802_14),
    .I1(decoded_imm_uj[11]),
    .I2(n3758_14) 
);
defparam n3762_s7.INIT=8'h35;
  LUT4 n3768_s10 (
    .F(n3768_14),
    .I0(is_beq_bne_blt_bge_bltu_bgeu),
    .I1(instr_jalr),
    .I2(n2815_5),
    .I3(cpu_state[2]) 
);
defparam n3768_s10.INIT=16'hBB0F;
  LUT4 n3771_s12 (
    .F(n3771_16),
    .I0(decoded_imm_uj[11]),
    .I1(decoded_imm_uj[1]),
    .I2(decoded_imm_uj[2]),
    .I3(n3771_19) 
);
defparam n3771_s12.INIT=16'h0100;
  LUT3 n3771_s13 (
    .F(n3771_17),
    .I0(n2423_2),
    .I1(cpuregs_1821_DIAREG_G[31]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3771_s13.INIT=8'h35;
  LUT3 n3772_s10 (
    .F(n3772_14),
    .I0(n2424_1),
    .I1(cpuregs_1821_DIAREG_G[30]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3772_s10.INIT=8'h35;
  LUT3 n3773_s10 (
    .F(n3773_14),
    .I0(n2425_1),
    .I1(cpuregs_1821_DIAREG_G[29]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3773_s10.INIT=8'h35;
  LUT3 n3774_s10 (
    .F(n3774_14),
    .I0(n2426_1),
    .I1(cpuregs_1821_DIAREG_G[28]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3774_s10.INIT=8'h35;
  LUT3 n3775_s10 (
    .F(n3775_14),
    .I0(n2427_1),
    .I1(cpuregs_1821_DIAREG_G[27]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3775_s10.INIT=8'h35;
  LUT3 n3776_s10 (
    .F(n3776_14),
    .I0(n2428_1),
    .I1(cpuregs_1821_DIAREG_G[26]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3776_s10.INIT=8'h35;
  LUT3 n3777_s10 (
    .F(n3777_14),
    .I0(n2429_1),
    .I1(cpuregs_1821_DIAREG_G[25]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3777_s10.INIT=8'h35;
  LUT3 n3778_s10 (
    .F(n3778_14),
    .I0(n2430_1),
    .I1(cpuregs_1821_DIAREG_G[24]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3778_s10.INIT=8'h35;
  LUT3 n3779_s10 (
    .F(n3779_14),
    .I0(n2431_1),
    .I1(cpuregs_1821_DIAREG_G[23]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3779_s10.INIT=8'h35;
  LUT3 n3780_s10 (
    .F(n3780_14),
    .I0(n2432_1),
    .I1(cpuregs_1821_DIAREG_G[22]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3780_s10.INIT=8'h35;
  LUT3 n3781_s10 (
    .F(n3781_14),
    .I0(n2433_1),
    .I1(cpuregs_1821_DIAREG_G[21]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3781_s10.INIT=8'h35;
  LUT3 n3782_s10 (
    .F(n3782_14),
    .I0(n2434_1),
    .I1(cpuregs_1821_DIAREG_G[20]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3782_s10.INIT=8'h35;
  LUT3 n3783_s10 (
    .F(n3783_14),
    .I0(n2435_1),
    .I1(cpuregs_1821_DIAREG_G[19]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3783_s10.INIT=8'h35;
  LUT3 n3784_s10 (
    .F(n3784_14),
    .I0(n2436_1),
    .I1(cpuregs_1821_DIAREG_G[18]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3784_s10.INIT=8'h35;
  LUT3 n3785_s10 (
    .F(n3785_14),
    .I0(n2437_1),
    .I1(cpuregs_1821_DIAREG_G[17]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3785_s10.INIT=8'h35;
  LUT3 n3786_s10 (
    .F(n3786_14),
    .I0(n2438_1),
    .I1(cpuregs_1821_DIAREG_G[16]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3786_s10.INIT=8'h35;
  LUT3 n3787_s10 (
    .F(n3787_14),
    .I0(n2439_1),
    .I1(cpuregs_1821_DIAREG_G[15]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3787_s10.INIT=8'h35;
  LUT3 n3788_s10 (
    .F(n3788_14),
    .I0(n2440_1),
    .I1(cpuregs_1821_DIAREG_G[14]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3788_s10.INIT=8'h35;
  LUT3 n3789_s10 (
    .F(n3789_14),
    .I0(n2441_1),
    .I1(cpuregs_1821_DIAREG_G[13]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3789_s10.INIT=8'h35;
  LUT3 n3790_s10 (
    .F(n3790_14),
    .I0(n2442_1),
    .I1(cpuregs_1821_DIAREG_G[12]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3790_s10.INIT=8'h35;
  LUT3 n3791_s10 (
    .F(n3791_14),
    .I0(n2443_1),
    .I1(cpuregs_1821_DIAREG_G[11]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3791_s10.INIT=8'h35;
  LUT3 n3792_s10 (
    .F(n3792_14),
    .I0(n2444_1),
    .I1(cpuregs_1821_DIAREG_G[10]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3792_s10.INIT=8'h35;
  LUT3 n3793_s10 (
    .F(n3793_14),
    .I0(n2445_1),
    .I1(cpuregs_1821_DIAREG_G[9]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3793_s10.INIT=8'h35;
  LUT3 n3794_s10 (
    .F(n3794_14),
    .I0(n2446_1),
    .I1(cpuregs_1821_DIAREG_G[8]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3794_s10.INIT=8'h35;
  LUT3 n3795_s10 (
    .F(n3795_14),
    .I0(n2447_1),
    .I1(cpuregs_1821_DIAREG_G[7]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3795_s10.INIT=8'h35;
  LUT3 n3796_s10 (
    .F(n3796_14),
    .I0(n2448_1),
    .I1(cpuregs_1821_DIAREG_G[6]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3796_s10.INIT=8'h35;
  LUT3 n3797_s10 (
    .F(n3797_14),
    .I0(n2449_1),
    .I1(cpuregs_1821_DIAREG_G[5]),
    .I2(cpuregs_1821_REDUCAREG_G) 
);
defparam n3797_s10.INIT=8'h35;
  LUT4 n3798_s10 (
    .F(n3798_14),
    .I0(n2450_1),
    .I1(cpuregs_1821_DIAREG_G[4]),
    .I2(n3771_16),
    .I3(cpuregs_1821_REDUCAREG_G) 
);
defparam n3798_s10.INIT=16'h0C0A;
  LUT4 n3799_s10 (
    .F(n3799_14),
    .I0(n2451_1),
    .I1(cpuregs_1821_DIAREG_G[3]),
    .I2(n3771_16),
    .I3(cpuregs_1821_REDUCAREG_G) 
);
defparam n3799_s10.INIT=16'h0C0A;
  LUT4 n3800_s10 (
    .F(n3800_14),
    .I0(n2452_1),
    .I1(cpuregs_1821_DIAREG_G[2]),
    .I2(n3771_16),
    .I3(cpuregs_1821_REDUCAREG_G) 
);
defparam n3800_s10.INIT=16'h0C0A;
  LUT4 n3801_s10 (
    .F(n3801_14),
    .I0(n2453_1),
    .I1(cpuregs_1821_DIAREG_G[1]),
    .I2(n3771_16),
    .I3(cpuregs_1821_REDUCAREG_G) 
);
defparam n3801_s10.INIT=16'h0C0A;
  LUT4 n3802_s10 (
    .F(n3802_14),
    .I0(cpuregs_1821_DIAREG_G[0]),
    .I1(n2454_1),
    .I2(n3771_16),
    .I3(cpuregs_1821_REDUCAREG_G) 
);
defparam n3802_s10.INIT=16'h0A0C;
  LUT3 reg_sh_1_s4 (
    .F(reg_sh_1_9),
    .I0(reg_sh[2]),
    .I1(reg_sh[3]),
    .I2(reg_sh[4]) 
);
defparam reg_sh_1_s4.INIT=8'h01;
  LUT4 latched_rdst_4_s8 (
    .F(latched_rdst_4_13),
    .I0(cpu_state[0]),
    .I1(cpu_state[1]),
    .I2(is_beq_bne_blt_bge_bltu_bgeu),
    .I3(cpu_state[2]) 
);
defparam latched_rdst_4_s8.INIT=16'h1000;
  LUT2 reg_op1_31_s3 (
    .F(reg_op1_31_7),
    .I0(mem_do_prefetch),
    .I1(n900_4) 
);
defparam reg_op1_31_s3.INIT=4'h8;
  LUT4 reg_op1_31_s4 (
    .F(reg_op1_31_8),
    .I0(mem_do_rdata),
    .I1(n3759_13),
    .I2(cpu_state[1]),
    .I3(n4153_8) 
);
defparam reg_op1_31_s4.INIT=16'h00BF;
  LUT4 reg_op1_31_s5 (
    .F(reg_op1_31_9),
    .I0(n3758_13),
    .I1(cpu_state[1]),
    .I2(cpu_state[2]),
    .I3(cpu_state[0]) 
);
defparam reg_op1_31_s5.INIT=16'hEFF3;
  LUT4 cpu_state_2_s5 (
    .F(cpu_state_2_10),
    .I0(cpu_state[0]),
    .I1(mem_do_prefetch),
    .I2(cpu_state[1]),
    .I3(srst54_n) 
);
defparam cpu_state_2_s5.INIT=16'h3500;
  LUT4 cpu_state_2_s6 (
    .F(cpu_state_2_11),
    .I0(cpu_state_2_15),
    .I1(cpu_state_2_13),
    .I2(cpu_state[1]),
    .I3(cpu_state[2]) 
);
defparam cpu_state_2_s6.INIT=16'h03FA;
  LUT3 n1364_s6 (
    .F(n1364_10),
    .I0(instr_lui),
    .I1(instr_auipc),
    .I2(instr_jal) 
);
defparam n1364_s6.INIT=8'h0E;
  LUT2 n1364_s7 (
    .F(n1364_11),
    .I0(n1362_13),
    .I1(mem_rdata_q[31]) 
);
defparam n1364_s7.INIT=4'h4;
  LUT2 n1364_s8 (
    .F(n1364_12),
    .I0(instr_jal),
    .I1(decoded_imm_uj[31]) 
);
defparam n1364_s8.INIT=4'h8;
  LUT4 n1403_s6 (
    .F(n1403_10),
    .I0(n1435_12),
    .I1(mem_rdata_q[31]),
    .I2(n1403_11),
    .I3(n1403_12) 
);
defparam n1403_s6.INIT=16'h7077;
  LUT3 n1424_s6 (
    .F(n1424_10),
    .I0(is_sb_sh_sw),
    .I1(is_beq_bne_blt_bge_bltu_bgeu),
    .I2(n1403_12) 
);
defparam n1424_s6.INIT=8'hE0;
  LUT4 n1424_s7 (
    .F(n1424_11),
    .I0(decoded_imm_uj[4]),
    .I1(instr_jal),
    .I2(mem_rdata_q[24]),
    .I3(n1435_12) 
);
defparam n1424_s7.INIT=16'h0777;
  LUT4 n1427_s6 (
    .F(n1427_10),
    .I0(decoded_imm_uj[3]),
    .I1(instr_jal),
    .I2(mem_rdata_q[23]),
    .I3(n1435_12) 
);
defparam n1427_s6.INIT=16'h0777;
  LUT4 n1430_s6 (
    .F(n1430_10),
    .I0(decoded_imm_uj[2]),
    .I1(instr_jal),
    .I2(mem_rdata_q[22]),
    .I3(n1435_12) 
);
defparam n1430_s6.INIT=16'h0777;
  LUT4 n1433_s6 (
    .F(n1433_10),
    .I0(decoded_imm_uj[1]),
    .I1(instr_jal),
    .I2(mem_rdata_q[21]),
    .I3(n1435_12) 
);
defparam n1433_s6.INIT=16'h0777;
  LUT3 alu_out_31_s7 (
    .F(alu_out_31_11),
    .I0(instr_ori),
    .I1(instr_or),
    .I2(alu_out_31_13) 
);
defparam alu_out_31_s7.INIT=8'hE0;
  LUT3 alu_out_31_s8 (
    .F(alu_out_31_12),
    .I0(alu_add_sub[31]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_31_14) 
);
defparam alu_out_31_s8.INIT=8'h70;
  LUT3 alu_out_30_s7 (
    .F(alu_out_30_11),
    .I0(alu_add_sub[30]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_30_12) 
);
defparam alu_out_30_s7.INIT=8'h70;
  LUT3 alu_out_29_s7 (
    .F(alu_out_29_11),
    .I0(reg_op1[29]),
    .I1(reg_op2[29]),
    .I2(alu_out_29_13) 
);
defparam alu_out_29_s7.INIT=8'h80;
  LUT4 alu_out_29_s8 (
    .F(alu_out_29_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[29]),
    .I3(reg_op1[29]) 
);
defparam alu_out_29_s8.INIT=16'hCEE0;
  LUT3 alu_out_28_s7 (
    .F(alu_out_28_11),
    .I0(reg_op1[28]),
    .I1(reg_op2[28]),
    .I2(alu_out_29_13) 
);
defparam alu_out_28_s7.INIT=8'h80;
  LUT4 alu_out_28_s8 (
    .F(alu_out_28_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[28]),
    .I3(reg_op1[28]) 
);
defparam alu_out_28_s8.INIT=16'hCEE0;
  LUT3 alu_out_27_s7 (
    .F(alu_out_27_11),
    .I0(reg_op1[27]),
    .I1(reg_op2[27]),
    .I2(alu_out_29_13) 
);
defparam alu_out_27_s7.INIT=8'h80;
  LUT4 alu_out_27_s8 (
    .F(alu_out_27_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[27]),
    .I3(reg_op1[27]) 
);
defparam alu_out_27_s8.INIT=16'hCEE0;
  LUT3 alu_out_26_s7 (
    .F(alu_out_26_11),
    .I0(reg_op1[26]),
    .I1(reg_op2[26]),
    .I2(alu_out_29_13) 
);
defparam alu_out_26_s7.INIT=8'h80;
  LUT4 alu_out_26_s8 (
    .F(alu_out_26_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[26]),
    .I3(reg_op1[26]) 
);
defparam alu_out_26_s8.INIT=16'hCEE0;
  LUT3 alu_out_25_s7 (
    .F(alu_out_25_11),
    .I0(reg_op1[25]),
    .I1(reg_op2[25]),
    .I2(alu_out_29_13) 
);
defparam alu_out_25_s7.INIT=8'h80;
  LUT4 alu_out_25_s8 (
    .F(alu_out_25_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[25]),
    .I3(reg_op1[25]) 
);
defparam alu_out_25_s8.INIT=16'hCEE0;
  LUT3 alu_out_24_s7 (
    .F(alu_out_24_11),
    .I0(reg_op1[24]),
    .I1(reg_op2[24]),
    .I2(alu_out_29_13) 
);
defparam alu_out_24_s7.INIT=8'h80;
  LUT4 alu_out_24_s8 (
    .F(alu_out_24_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[24]),
    .I3(reg_op1[24]) 
);
defparam alu_out_24_s8.INIT=16'hCEE0;
  LUT3 alu_out_23_s7 (
    .F(alu_out_23_11),
    .I0(reg_op1[23]),
    .I1(reg_op2[23]),
    .I2(alu_out_29_13) 
);
defparam alu_out_23_s7.INIT=8'h80;
  LUT4 alu_out_23_s8 (
    .F(alu_out_23_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[23]),
    .I3(reg_op1[23]) 
);
defparam alu_out_23_s8.INIT=16'hCEE0;
  LUT3 alu_out_22_s7 (
    .F(alu_out_22_11),
    .I0(reg_op1[22]),
    .I1(reg_op2[22]),
    .I2(alu_out_29_13) 
);
defparam alu_out_22_s7.INIT=8'h80;
  LUT4 alu_out_22_s8 (
    .F(alu_out_22_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[22]),
    .I3(reg_op1[22]) 
);
defparam alu_out_22_s8.INIT=16'hCEE0;
  LUT3 alu_out_21_s7 (
    .F(alu_out_21_11),
    .I0(reg_op1[21]),
    .I1(reg_op2[21]),
    .I2(alu_out_29_13) 
);
defparam alu_out_21_s7.INIT=8'h80;
  LUT4 alu_out_21_s8 (
    .F(alu_out_21_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[21]),
    .I3(reg_op1[21]) 
);
defparam alu_out_21_s8.INIT=16'hCEE0;
  LUT3 alu_out_20_s7 (
    .F(alu_out_20_11),
    .I0(reg_op1[20]),
    .I1(reg_op2[20]),
    .I2(alu_out_29_13) 
);
defparam alu_out_20_s7.INIT=8'h80;
  LUT4 alu_out_20_s8 (
    .F(alu_out_20_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[20]),
    .I3(reg_op1[20]) 
);
defparam alu_out_20_s8.INIT=16'hCEE0;
  LUT3 alu_out_19_s7 (
    .F(alu_out_19_11),
    .I0(reg_op1[19]),
    .I1(reg_op2[19]),
    .I2(alu_out_29_13) 
);
defparam alu_out_19_s7.INIT=8'h80;
  LUT4 alu_out_19_s8 (
    .F(alu_out_19_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[19]),
    .I3(reg_op1[19]) 
);
defparam alu_out_19_s8.INIT=16'hCEE0;
  LUT3 alu_out_18_s7 (
    .F(alu_out_18_11),
    .I0(reg_op1[18]),
    .I1(reg_op2[18]),
    .I2(alu_out_29_13) 
);
defparam alu_out_18_s7.INIT=8'h80;
  LUT4 alu_out_18_s8 (
    .F(alu_out_18_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[18]),
    .I3(reg_op1[18]) 
);
defparam alu_out_18_s8.INIT=16'hCEE0;
  LUT3 alu_out_17_s7 (
    .F(alu_out_17_11),
    .I0(reg_op1[17]),
    .I1(reg_op2[17]),
    .I2(alu_out_29_13) 
);
defparam alu_out_17_s7.INIT=8'h80;
  LUT4 alu_out_17_s8 (
    .F(alu_out_17_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[17]),
    .I3(reg_op1[17]) 
);
defparam alu_out_17_s8.INIT=16'hCEE0;
  LUT3 alu_out_16_s7 (
    .F(alu_out_16_11),
    .I0(reg_op1[16]),
    .I1(reg_op2[16]),
    .I2(alu_out_29_13) 
);
defparam alu_out_16_s7.INIT=8'h80;
  LUT4 alu_out_16_s8 (
    .F(alu_out_16_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[16]),
    .I3(reg_op1[16]) 
);
defparam alu_out_16_s8.INIT=16'hCEE0;
  LUT3 alu_out_15_s7 (
    .F(alu_out_15_11),
    .I0(reg_op1[15]),
    .I1(reg_op2[15]),
    .I2(alu_out_29_13) 
);
defparam alu_out_15_s7.INIT=8'h80;
  LUT4 alu_out_15_s8 (
    .F(alu_out_15_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[15]),
    .I3(reg_op1[15]) 
);
defparam alu_out_15_s8.INIT=16'hCEE0;
  LUT3 alu_out_14_s7 (
    .F(alu_out_14_11),
    .I0(reg_op1[14]),
    .I1(reg_op2[14]),
    .I2(alu_out_29_13) 
);
defparam alu_out_14_s7.INIT=8'h80;
  LUT4 alu_out_14_s8 (
    .F(alu_out_14_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[14]),
    .I3(reg_op1[14]) 
);
defparam alu_out_14_s8.INIT=16'hCEE0;
  LUT3 alu_out_13_s7 (
    .F(alu_out_13_11),
    .I0(reg_op1[13]),
    .I1(reg_op2[13]),
    .I2(alu_out_29_13) 
);
defparam alu_out_13_s7.INIT=8'h80;
  LUT4 alu_out_13_s8 (
    .F(alu_out_13_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[13]),
    .I3(reg_op1[13]) 
);
defparam alu_out_13_s8.INIT=16'hCEE0;
  LUT3 alu_out_12_s7 (
    .F(alu_out_12_11),
    .I0(reg_op1[12]),
    .I1(reg_op2[12]),
    .I2(alu_out_29_13) 
);
defparam alu_out_12_s7.INIT=8'h80;
  LUT4 alu_out_12_s8 (
    .F(alu_out_12_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[12]),
    .I3(reg_op1[12]) 
);
defparam alu_out_12_s8.INIT=16'hCEE0;
  LUT3 alu_out_11_s7 (
    .F(alu_out_11_11),
    .I0(reg_op1[11]),
    .I1(reg_op2[11]),
    .I2(alu_out_29_13) 
);
defparam alu_out_11_s7.INIT=8'h80;
  LUT4 alu_out_11_s8 (
    .F(alu_out_11_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[11]),
    .I3(reg_op1[11]) 
);
defparam alu_out_11_s8.INIT=16'hCEE0;
  LUT3 alu_out_10_s7 (
    .F(alu_out_10_11),
    .I0(reg_op1[10]),
    .I1(reg_op2[10]),
    .I2(alu_out_29_13) 
);
defparam alu_out_10_s7.INIT=8'h80;
  LUT4 alu_out_10_s8 (
    .F(alu_out_10_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[10]),
    .I3(reg_op1[10]) 
);
defparam alu_out_10_s8.INIT=16'hCEE0;
  LUT3 alu_out_9_s7 (
    .F(alu_out_9_11),
    .I0(reg_op1[9]),
    .I1(reg_op2[9]),
    .I2(alu_out_29_13) 
);
defparam alu_out_9_s7.INIT=8'h80;
  LUT4 alu_out_9_s8 (
    .F(alu_out_9_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[9]),
    .I3(reg_op1[9]) 
);
defparam alu_out_9_s8.INIT=16'hCEE0;
  LUT3 alu_out_8_s7 (
    .F(alu_out_8_11),
    .I0(reg_op1[8]),
    .I1(reg_op2[8]),
    .I2(alu_out_29_13) 
);
defparam alu_out_8_s7.INIT=8'h80;
  LUT4 alu_out_8_s8 (
    .F(alu_out_8_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[8]),
    .I3(reg_op1[8]) 
);
defparam alu_out_8_s8.INIT=16'hCEE0;
  LUT3 alu_out_7_s7 (
    .F(alu_out_7_11),
    .I0(reg_op1[7]),
    .I1(reg_op2[7]),
    .I2(alu_out_29_13) 
);
defparam alu_out_7_s7.INIT=8'h80;
  LUT4 alu_out_7_s8 (
    .F(alu_out_7_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[7]),
    .I3(reg_op1[7]) 
);
defparam alu_out_7_s8.INIT=16'hCEE0;
  LUT3 alu_out_6_s7 (
    .F(alu_out_6_11),
    .I0(reg_op1[6]),
    .I1(reg_op2[6]),
    .I2(alu_out_29_13) 
);
defparam alu_out_6_s7.INIT=8'h80;
  LUT4 alu_out_6_s8 (
    .F(alu_out_6_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[6]),
    .I3(reg_op1[6]) 
);
defparam alu_out_6_s8.INIT=16'hCEE0;
  LUT3 alu_out_5_s7 (
    .F(alu_out_5_11),
    .I0(reg_op1[5]),
    .I1(reg_op2[5]),
    .I2(alu_out_29_13) 
);
defparam alu_out_5_s7.INIT=8'h80;
  LUT4 alu_out_5_s8 (
    .F(alu_out_5_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[5]),
    .I3(reg_op1[5]) 
);
defparam alu_out_5_s8.INIT=16'hCEE0;
  LUT3 alu_out_4_s7 (
    .F(alu_out_4_11),
    .I0(reg_op1[4]),
    .I1(reg_op2[4]),
    .I2(alu_out_29_13) 
);
defparam alu_out_4_s7.INIT=8'h80;
  LUT4 alu_out_4_s8 (
    .F(alu_out_4_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[4]),
    .I3(reg_op1[4]) 
);
defparam alu_out_4_s8.INIT=16'hCEE0;
  LUT3 alu_out_3_s7 (
    .F(alu_out_3_11),
    .I0(reg_op1[3]),
    .I1(reg_op2[3]),
    .I2(alu_out_29_13) 
);
defparam alu_out_3_s7.INIT=8'h80;
  LUT4 alu_out_3_s8 (
    .F(alu_out_3_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[3]),
    .I3(reg_op1[3]) 
);
defparam alu_out_3_s8.INIT=16'hCEE0;
  LUT3 alu_out_2_s7 (
    .F(alu_out_2_11),
    .I0(reg_op1[2]),
    .I1(reg_op2[2]),
    .I2(alu_out_29_13) 
);
defparam alu_out_2_s7.INIT=8'h80;
  LUT4 alu_out_2_s8 (
    .F(alu_out_2_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[2]),
    .I3(reg_op1[2]) 
);
defparam alu_out_2_s8.INIT=16'hCEE0;
  LUT3 alu_out_1_s7 (
    .F(alu_out_1_11),
    .I0(reg_op1[1]),
    .I1(reg_op2[1]),
    .I2(alu_out_29_13) 
);
defparam alu_out_1_s7.INIT=8'h80;
  LUT4 alu_out_1_s8 (
    .F(alu_out_1_12),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[1]),
    .I3(reg_op1[1]) 
);
defparam alu_out_1_s8.INIT=16'hCEE0;
  LUT4 alu_out_0_s7 (
    .F(alu_out_0_11),
    .I0(alu_add_sub[0]),
    .I1(is_lui_auipc_jal_jalr_addi_add_sub),
    .I2(alu_out_0_12),
    .I3(alu_out_0_13) 
);
defparam alu_out_0_s7.INIT=16'h0007;
  LUT4 n1435_s7 (
    .F(n1435_12),
    .I0(is_lb_lh_lw_lbu_lhu),
    .I1(is_alu_reg_imm),
    .I2(instr_jalr),
    .I3(n894_3) 
);
defparam n1435_s7.INIT=16'h00FE;
  LUT4 n1435_s8 (
    .F(n1435_13),
    .I0(is_beq_bne_blt_bge_bltu_bgeu),
    .I1(mem_rdata_q[7]),
    .I2(is_sb_sh_sw),
    .I3(n1403_12) 
);
defparam n1435_s8.INIT=16'h4000;
  LUT4 cpuregs_n2454_DOAL_G_0_s6 (
    .F(cpuregs_n2454_DOAL_G_0_8),
    .I0(latched_rdst[3]),
    .I1(decoded_imm_uj_c[3]),
    .I2(latched_rdst[4]),
    .I3(decoded_imm_uj_c[4]) 
);
defparam cpuregs_n2454_DOAL_G_0_s6.INIT=16'h9009;
  LUT3 cpuregs_n2454_DOAL_G_0_s7 (
    .F(cpuregs_n2454_DOAL_G_0_9),
    .I0(latched_rdst[0]),
    .I1(decoded_imm_uj_c[11]),
    .I2(cpuregs_n2454_DOAL_G_0_10) 
);
defparam cpuregs_n2454_DOAL_G_0_s7.INIT=8'h90;
  LUT4 cpuregs_n2389_DOAL_G_0_s6 (
    .F(cpuregs_n2389_DOAL_G_0_8),
    .I0(latched_rdst[1]),
    .I1(decoded_imm_uj_c[16]),
    .I2(latched_rdst[4]),
    .I3(decoded_imm_uj_c[19]) 
);
defparam cpuregs_n2389_DOAL_G_0_s6.INIT=16'h9009;
  LUT3 cpuregs_n2389_DOAL_G_0_s7 (
    .F(cpuregs_n2389_DOAL_G_0_9),
    .I0(latched_rdst[2]),
    .I1(decoded_imm_uj_c[17]),
    .I2(cpuregs_n2389_DOAL_G_0_10) 
);
defparam cpuregs_n2389_DOAL_G_0_s7.INIT=8'h90;
  LUT4 cpuregs_s6 (
    .F(cpuregs_8),
    .I0(latched_rdst[1]),
    .I1(latched_rdst[2]),
    .I2(latched_rdst[3]),
    .I3(latched_rdst[4]) 
);
defparam cpuregs_s6.INIT=16'h0001;
  LUT3 cpuregs_s7 (
    .F(cpuregs_9),
    .I0(latched_branch),
    .I1(latched_store),
    .I2(srst54_n) 
);
defparam cpuregs_s7.INIT=8'hE0;
  LUT4 mem_do_rinst_s5 (
    .F(mem_do_rinst_10),
    .I0(n3758_13),
    .I1(cpu_state[2]),
    .I2(cpu_state[1]),
    .I3(cpu_state[0]) 
);
defparam mem_do_rinst_s5.INIT=16'h3B30;
  LUT4 mem_state_1_s6 (
    .F(mem_state_1_11),
    .I0(mem_state_1_14),
    .I1(mem_xfer),
    .I2(mem_state[0]),
    .I3(mem_state[1]) 
);
defparam mem_state_1_s6.INIT=16'hF33A;
  LUT3 n744_s8 (
    .F(n744_12),
    .I0(trap),
    .I1(mem_state[1]),
    .I2(srst54_n) 
);
defparam n744_s8.INIT=8'h10;
  LUT4 n3682_s11 (
    .F(n3682_16),
    .I0(instr_sw),
    .I1(mem_wordsize[0]),
    .I2(instr_sh),
    .I3(cpu_state[0]) 
);
defparam n3682_s11.INIT=16'h00F4;
  LUT4 n3682_s12 (
    .F(n3682_17),
    .I0(n3682_18),
    .I1(instr_lbu),
    .I2(instr_lb),
    .I3(cpu_state[0]) 
);
defparam n3682_s12.INIT=16'h0100;
  LUT4 n3681_s13 (
    .F(n3681_18),
    .I0(instr_sh),
    .I1(instr_sw),
    .I2(mem_wordsize[1]),
    .I3(cpu_state[0]) 
);
defparam n3681_s13.INIT=16'h00EF;
  LUT4 n3681_s14 (
    .F(n3681_19),
    .I0(n3681_20),
    .I1(instr_lbu),
    .I2(instr_lb),
    .I3(cpu_state[0]) 
);
defparam n3681_s14.INIT=16'h0100;
  LUT2 n3753_s18 (
    .F(n3753_25),
    .I0(n3717_18),
    .I1(n3717_17) 
);
defparam n3753_s18.INIT=4'h8;
  LUT2 n3752_s10 (
    .F(n3752_16),
    .I0(cpu_state[1]),
    .I1(cpu_state[2]) 
);
defparam n3752_s10.INIT=4'h8;
  LUT4 n4249_s5 (
    .F(n4249_9),
    .I0(mem_do_rinst),
    .I1(n4249_12),
    .I2(n3753_25),
    .I3(n4249_13) 
);
defparam n4249_s5.INIT=16'hA300;
  LUT4 n4249_s6 (
    .F(n4249_10),
    .I0(n4249_14),
    .I1(n4249_15),
    .I2(n2814_6),
    .I3(cpu_state[1]) 
);
defparam n4249_s6.INIT=16'hEEF0;
  LUT4 n4249_s7 (
    .F(n4249_11),
    .I0(cpu_state[2]),
    .I1(mem_do_prefetch),
    .I2(srst54_n),
    .I3(n900_4) 
);
defparam n4249_s7.INIT=16'hD000;
  LUT4 n4115_s7 (
    .F(n4115_11),
    .I0(is_sb_sh_sw),
    .I1(is_sll_srl_sra),
    .I2(n4115_13),
    .I3(cpu_state[1]) 
);
defparam n4115_s7.INIT=16'hF400;
  LUT4 mem_xfer_s2 (
    .F(mem_xfer_6),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_cpu.addr [30]),
    .I2(\bus_cpu.addr [31]),
    .I3(rdy_rd) 
);
defparam mem_xfer_s2.INIT=16'h0001;
  LUT4 mem_xfer_s3 (
    .F(mem_xfer_7),
    .I0(\bus_cpu.addr [30]),
    .I1(\bus_cpu.addr [31]),
    .I2(\bus_sdram.rdy ),
    .I3(cpu_instr) 
);
defparam mem_xfer_s3.INIT=16'h00F1;
  LUT2 mem_xfer_s4 (
    .F(mem_xfer_8),
    .I0(cpu_instr),
    .I1(imem_rdy) 
);
defparam mem_xfer_s4.INIT=4'h8;
  LUT4 n900_s2 (
    .F(n900_5),
    .I0(n5731_5),
    .I1(mem_do_wdata),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam n900_s2.INIT=16'h0D00;
  LUT2 n956_s6 (
    .F(n956_9),
    .I0(mem_rdata_q[1]),
    .I1(mem_rdata_q[0]) 
);
defparam n956_s6.INIT=4'h8;
  LUT4 n1105_s2 (
    .F(n1105_5),
    .I0(mem_rdata_q[28]),
    .I1(mem_rdata_q[27]),
    .I2(mem_rdata_q[26]),
    .I3(mem_rdata_q[25]) 
);
defparam n1105_s2.INIT=16'h0001;
  LUT4 cpuregs_wrdata_31_s3 (
    .F(cpuregs_wrdata_31_6),
    .I0(reg_pc[24]),
    .I1(reg_pc[23]),
    .I2(cpuregs_wrdata_24_6),
    .I3(cpuregs_wrdata_24_7) 
);
defparam cpuregs_wrdata_31_s3.INIT=16'h8000;
  LUT3 cpuregs_wrdata_31_s4 (
    .F(cpuregs_wrdata_31_7),
    .I0(reg_pc[29]),
    .I1(reg_pc[28]),
    .I2(cpuregs_wrdata_29_6) 
);
defparam cpuregs_wrdata_31_s4.INIT=8'h80;
  LUT3 cpuregs_wrdata_29_s3 (
    .F(cpuregs_wrdata_29_6),
    .I0(reg_pc[27]),
    .I1(reg_pc[26]),
    .I2(reg_pc[25]) 
);
defparam cpuregs_wrdata_29_s3.INIT=8'h80;
  LUT3 cpuregs_wrdata_24_s3 (
    .F(cpuregs_wrdata_24_6),
    .I0(reg_pc[20]),
    .I1(reg_pc[19]),
    .I2(cpuregs_wrdata_20_6) 
);
defparam cpuregs_wrdata_24_s3.INIT=8'h80;
  LUT2 cpuregs_wrdata_24_s4 (
    .F(cpuregs_wrdata_24_7),
    .I0(reg_pc[22]),
    .I1(reg_pc[21]) 
);
defparam cpuregs_wrdata_24_s4.INIT=4'h8;
  LUT4 cpuregs_wrdata_20_s3 (
    .F(cpuregs_wrdata_20_6),
    .I0(reg_pc[18]),
    .I1(reg_pc[17]),
    .I2(reg_pc[16]),
    .I3(reg_pc[15]) 
);
defparam cpuregs_wrdata_20_s3.INIT=16'h8000;
  LUT4 n2814_s5 (
    .F(n2814_8),
    .I0(n2839_6),
    .I1(n2839_7),
    .I2(n2814_11),
    .I3(n2625_5) 
);
defparam n2814_s5.INIT=16'h0100;
  LUT4 n2814_s7 (
    .F(n2814_10),
    .I0(n2816_6),
    .I1(n2816_7),
    .I2(n2821_5),
    .I3(n2814_12) 
);
defparam n2814_s7.INIT=16'h8000;
  LUT4 n2816_s3 (
    .F(n2816_6),
    .I0(n2608_5),
    .I1(n2609_5),
    .I2(n2610_5),
    .I3(n2611_5) 
);
defparam n2816_s3.INIT=16'h8000;
  LUT3 n2816_s4 (
    .F(n2816_7),
    .I0(n2818_6),
    .I1(n2604_5),
    .I2(n2603_5) 
);
defparam n2816_s4.INIT=8'h40;
  LUT4 n2816_s5 (
    .F(n2816_8),
    .I0(n2816_9),
    .I1(n2821_5),
    .I2(n2814_8),
    .I3(n2829_6) 
);
defparam n2816_s5.INIT=16'h8000;
  LUT4 n2817_s2 (
    .F(n2817_5),
    .I0(n2818_6),
    .I1(n2604_5),
    .I2(n2816_6),
    .I3(decoder_trigger) 
);
defparam n2817_s2.INIT=16'h4000;
  LUT4 n2818_s3 (
    .F(n2818_6),
    .I0(cpuregs_wrdata_26_4),
    .I1(cpuregs_wrdata_25_4),
    .I2(n2818_7),
    .I3(n2600_4) 
);
defparam n2818_s3.INIT=16'hEE0F;
  LUT4 n2821_s2 (
    .F(n2821_5),
    .I0(n2826_6),
    .I1(n2613_5),
    .I2(n2614_5),
    .I3(n2612_5) 
);
defparam n2821_s2.INIT=16'h4000;
  LUT4 n2822_s2 (
    .F(n2822_5),
    .I0(decoder_trigger),
    .I1(n2609_5),
    .I2(n2610_5),
    .I3(n2611_5) 
);
defparam n2822_s2.INIT=16'h8000;
  LUT4 n2826_s3 (
    .F(n2826_6),
    .I0(cpuregs_wrdata_16_4),
    .I1(cpuregs_wrdata_15_4),
    .I2(n2826_7),
    .I3(n2600_4) 
);
defparam n2826_s3.INIT=16'hEE0F;
  LUT2 n2829_s2 (
    .F(n2829_5),
    .I0(n2618_5),
    .I1(n2619_5) 
);
defparam n2829_s2.INIT=4'h8;
  LUT4 n2829_s3 (
    .F(n2829_6),
    .I0(n2617_5),
    .I1(n2620_5),
    .I2(n2621_5),
    .I3(n2622_5) 
);
defparam n2829_s3.INIT=16'h8000;
  LUT4 n2832_s3 (
    .F(n2832_6),
    .I0(cpuregs_wrdata_11_4),
    .I1(cpuregs_wrdata_10_4),
    .I2(n2832_7),
    .I3(n2600_4) 
);
defparam n2832_s3.INIT=16'hEE0F;
  LUT4 n2839_s3 (
    .F(n2839_6),
    .I0(cpuregs_wrdata_5_4),
    .I1(cpuregs_wrdata_4_4),
    .I2(n2839_8),
    .I3(n2600_4) 
);
defparam n2839_s3.INIT=16'hEE0F;
  LUT4 n2839_s4 (
    .F(n2839_7),
    .I0(cpuregs_wrdata_3_4),
    .I1(cpuregs_wrdata_2_4),
    .I2(n2839_9),
    .I3(n2600_4) 
);
defparam n2839_s4.INIT=16'hEE0F;
  LUT4 n4151_s5 (
    .F(n4151_8),
    .I0(n4151_9),
    .I1(n4151_10),
    .I2(n4151_11),
    .I3(instr_bge) 
);
defparam n4151_s5.INIT=16'h0FBB;
  LUT4 n5970_s3 (
    .F(n5970_6),
    .I0(mem_do_rdata),
    .I1(mem_do_wdata),
    .I2(n5970_7),
    .I3(mem_wordsize[1]) 
);
defparam n5970_s3.INIT=16'h000E;
  LUT4 n3686_s14 (
    .F(n3686_18),
    .I0(decoded_imm_uj[15]),
    .I1(decoded_imm_uj[16]),
    .I2(decoded_imm_uj[17]),
    .I3(n3686_22) 
);
defparam n3686_s14.INIT=16'h0100;
  LUT3 n3686_s15 (
    .F(n3686_19),
    .I0(n2358_2),
    .I1(cpuregs_1821_DIAREG_G[31]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3686_s15.INIT=8'h35;
  LUT4 n3686_s16 (
    .F(n3686_20),
    .I0(reg_op1[27]),
    .I1(reg_op1[30]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3686_s16.INIT=16'h0C0A;
  LUT4 n3686_s17 (
    .F(n3686_21),
    .I0(instr_srl),
    .I1(instr_srli),
    .I2(reg_op1[31]),
    .I3(n3686_23) 
);
defparam n3686_s17.INIT=16'h1000;
  LUT3 n3687_s12 (
    .F(n3687_16),
    .I0(n2359_1),
    .I1(cpuregs_1821_DIAREG_G[30]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3687_s12.INIT=8'h35;
  LUT4 n3687_s13 (
    .F(n3687_17),
    .I0(reg_op1[26]),
    .I1(reg_op1[29]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3687_s13.INIT=16'h0C0A;
  LUT4 n3687_s14 (
    .F(n3687_18),
    .I0(n3687_24),
    .I1(reg_op1[30]),
    .I2(n3687_20),
    .I3(n3687_21) 
);
defparam n3687_s14.INIT=16'h0007;
  LUT3 n3688_s12 (
    .F(n3688_16),
    .I0(n2360_1),
    .I1(cpuregs_1821_DIAREG_G[29]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3688_s12.INIT=8'h35;
  LUT4 n3688_s13 (
    .F(n3688_17),
    .I0(n3687_24),
    .I1(reg_op1[29]),
    .I2(n3687_21),
    .I3(n3688_18) 
);
defparam n3688_s13.INIT=16'h0700;
  LUT3 n3689_s12 (
    .F(n3689_16),
    .I0(n2361_1),
    .I1(cpuregs_1821_DIAREG_G[28]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3689_s12.INIT=8'h35;
  LUT4 n3689_s13 (
    .F(n3689_17),
    .I0(n3687_24),
    .I1(reg_op1[28]),
    .I2(n3687_21),
    .I3(n3689_18) 
);
defparam n3689_s13.INIT=16'h0700;
  LUT3 n3690_s12 (
    .F(n3690_16),
    .I0(n2362_1),
    .I1(cpuregs_1821_DIAREG_G[27]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3690_s12.INIT=8'h35;
  LUT4 n3690_s13 (
    .F(n3690_17),
    .I0(reg_op1[26]),
    .I1(reg_op1[23]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3690_s13.INIT=16'h0A0C;
  LUT4 n3690_s14 (
    .F(n3690_18),
    .I0(n3687_24),
    .I1(reg_op1[27]),
    .I2(n3690_19),
    .I3(n3690_22) 
);
defparam n3690_s14.INIT=16'h7077;
  LUT3 n3691_s12 (
    .F(n3691_16),
    .I0(n2363_1),
    .I1(cpuregs_1821_DIAREG_G[26]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3691_s12.INIT=8'hCA;
  LUT4 n3691_s13 (
    .F(n3691_17),
    .I0(reg_op1[25]),
    .I1(reg_op1[22]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3691_s13.INIT=16'h0A0C;
  LUT4 n3691_s14 (
    .F(n3691_18),
    .I0(n3687_24),
    .I1(reg_op1[26]),
    .I2(n3691_19),
    .I3(n3690_22) 
);
defparam n3691_s14.INIT=16'h7077;
  LUT3 n3692_s12 (
    .F(n3692_16),
    .I0(n2364_1),
    .I1(cpuregs_1821_DIAREG_G[25]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3692_s12.INIT=8'h35;
  LUT4 n3692_s13 (
    .F(n3692_17),
    .I0(reg_op1[24]),
    .I1(reg_op1[21]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3692_s13.INIT=16'h0A0C;
  LUT4 n3692_s14 (
    .F(n3692_18),
    .I0(n3687_24),
    .I1(reg_op1[25]),
    .I2(n3692_19),
    .I3(n3690_22) 
);
defparam n3692_s14.INIT=16'h0777;
  LUT3 n3693_s12 (
    .F(n3693_16),
    .I0(n2365_1),
    .I1(cpuregs_1821_DIAREG_G[24]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3693_s12.INIT=8'h35;
  LUT4 n3693_s13 (
    .F(n3693_17),
    .I0(reg_op1[23]),
    .I1(reg_op1[20]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3693_s13.INIT=16'h0A0C;
  LUT4 n3693_s14 (
    .F(n3693_18),
    .I0(n3687_24),
    .I1(reg_op1[24]),
    .I2(n3693_19),
    .I3(n3690_22) 
);
defparam n3693_s14.INIT=16'h7077;
  LUT3 n3694_s12 (
    .F(n3694_16),
    .I0(n2366_1),
    .I1(cpuregs_1821_DIAREG_G[23]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3694_s12.INIT=8'hCA;
  LUT4 n3694_s13 (
    .F(n3694_17),
    .I0(reg_op1[19]),
    .I1(reg_op1[22]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3694_s13.INIT=16'h0C0A;
  LUT4 n3694_s14 (
    .F(n3694_18),
    .I0(n3687_24),
    .I1(reg_op1[23]),
    .I2(n3694_19),
    .I3(n3690_22) 
);
defparam n3694_s14.INIT=16'h7077;
  LUT3 n3695_s12 (
    .F(n3695_16),
    .I0(n2367_1),
    .I1(cpuregs_1821_DIAREG_G[22]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3695_s12.INIT=8'h35;
  LUT4 n3695_s13 (
    .F(n3695_17),
    .I0(reg_op1[18]),
    .I1(reg_op1[21]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3695_s13.INIT=16'h0C0A;
  LUT4 n3695_s14 (
    .F(n3695_18),
    .I0(n3687_24),
    .I1(reg_op1[22]),
    .I2(n3695_19),
    .I3(n3690_22) 
);
defparam n3695_s14.INIT=16'h0777;
  LUT3 n3696_s12 (
    .F(n3696_16),
    .I0(n2368_1),
    .I1(cpuregs_1821_DIAREG_G[21]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3696_s12.INIT=8'h35;
  LUT4 n3696_s13 (
    .F(n3696_17),
    .I0(reg_op1[17]),
    .I1(reg_op1[20]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3696_s13.INIT=16'h0C0A;
  LUT4 n3696_s14 (
    .F(n3696_18),
    .I0(n3687_24),
    .I1(reg_op1[21]),
    .I2(n3696_19),
    .I3(n3690_22) 
);
defparam n3696_s14.INIT=16'h7077;
  LUT3 n3697_s12 (
    .F(n3697_16),
    .I0(n2369_1),
    .I1(cpuregs_1821_DIAREG_G[20]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3697_s12.INIT=8'hCA;
  LUT4 n3697_s13 (
    .F(n3697_17),
    .I0(reg_op1[16]),
    .I1(reg_op1[19]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3697_s13.INIT=16'h0C0A;
  LUT4 n3697_s14 (
    .F(n3697_18),
    .I0(n3687_24),
    .I1(reg_op1[20]),
    .I2(n3697_19),
    .I3(n3690_22) 
);
defparam n3697_s14.INIT=16'h7077;
  LUT3 n3698_s12 (
    .F(n3698_16),
    .I0(n2370_1),
    .I1(cpuregs_1821_DIAREG_G[19]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3698_s12.INIT=8'h35;
  LUT4 n3698_s13 (
    .F(n3698_17),
    .I0(reg_op1[23]),
    .I1(reg_op1[20]),
    .I2(reg_sh_1_9),
    .I3(n3690_22) 
);
defparam n3698_s13.INIT=16'hCA00;
  LUT4 n3698_s14 (
    .F(n3698_18),
    .I0(reg_op1[19]),
    .I1(n3687_24),
    .I2(n3686_23),
    .I3(n3698_19) 
);
defparam n3698_s14.INIT=16'h7770;
  LUT3 n3699_s12 (
    .F(n3699_16),
    .I0(n2371_1),
    .I1(cpuregs_1821_DIAREG_G[18]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3699_s12.INIT=8'h35;
  LUT3 n3699_s13 (
    .F(n3699_17),
    .I0(n3687_24),
    .I1(reg_op1[18]),
    .I2(n3699_18) 
);
defparam n3699_s13.INIT=8'h07;
  LUT3 n3700_s12 (
    .F(n3700_16),
    .I0(n2372_1),
    .I1(cpuregs_1821_DIAREG_G[17]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3700_s12.INIT=8'hCA;
  LUT4 n3700_s13 (
    .F(n3700_17),
    .I0(reg_op1[13]),
    .I1(reg_op1[16]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3700_s13.INIT=16'h0C0A;
  LUT4 n3700_s14 (
    .F(n3700_18),
    .I0(n3687_24),
    .I1(reg_op1[17]),
    .I2(n3700_19),
    .I3(n3690_22) 
);
defparam n3700_s14.INIT=16'h7077;
  LUT3 n3701_s12 (
    .F(n3701_16),
    .I0(n2373_1),
    .I1(cpuregs_1821_DIAREG_G[16]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3701_s12.INIT=8'h35;
  LUT4 n3701_s13 (
    .F(n3701_17),
    .I0(reg_op1[17]),
    .I1(reg_op1[20]),
    .I2(reg_sh_1_9),
    .I3(n3690_22) 
);
defparam n3701_s13.INIT=16'hAC00;
  LUT4 n3701_s14 (
    .F(n3701_18),
    .I0(reg_op1[16]),
    .I1(n3687_24),
    .I2(n3686_23),
    .I3(n3701_19) 
);
defparam n3701_s14.INIT=16'h7770;
  LUT3 n3702_s12 (
    .F(n3702_16),
    .I0(n2374_1),
    .I1(cpuregs_1821_DIAREG_G[15]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3702_s12.INIT=8'h35;
  LUT3 n3702_s13 (
    .F(n3702_17),
    .I0(n3687_24),
    .I1(reg_op1[15]),
    .I2(n3702_18) 
);
defparam n3702_s13.INIT=8'h07;
  LUT3 n3703_s12 (
    .F(n3703_16),
    .I0(n2375_1),
    .I1(cpuregs_1821_DIAREG_G[14]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3703_s12.INIT=8'hCA;
  LUT4 n3703_s13 (
    .F(n3703_17),
    .I0(reg_op1[10]),
    .I1(reg_op1[13]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3703_s13.INIT=16'h0C0A;
  LUT4 n3703_s14 (
    .F(n3703_18),
    .I0(n3687_24),
    .I1(reg_op1[14]),
    .I2(n3703_19),
    .I3(n3690_22) 
);
defparam n3703_s14.INIT=16'h7077;
  LUT3 n3704_s12 (
    .F(n3704_16),
    .I0(n2376_1),
    .I1(cpuregs_1821_DIAREG_G[13]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3704_s12.INIT=8'h35;
  LUT4 n3704_s13 (
    .F(n3704_17),
    .I0(reg_op1[14]),
    .I1(reg_op1[17]),
    .I2(reg_sh_1_9),
    .I3(n3690_22) 
);
defparam n3704_s13.INIT=16'hAC00;
  LUT4 n3704_s14 (
    .F(n3704_18),
    .I0(reg_op1[13]),
    .I1(n3687_24),
    .I2(n3686_23),
    .I3(n3704_19) 
);
defparam n3704_s14.INIT=16'h7770;
  LUT3 n3705_s12 (
    .F(n3705_16),
    .I0(n2377_1),
    .I1(cpuregs_1821_DIAREG_G[12]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3705_s12.INIT=8'h35;
  LUT3 n3705_s13 (
    .F(n3705_17),
    .I0(n3687_24),
    .I1(reg_op1[12]),
    .I2(n3705_18) 
);
defparam n3705_s13.INIT=8'h07;
  LUT3 n3706_s12 (
    .F(n3706_16),
    .I0(n2378_1),
    .I1(cpuregs_1821_DIAREG_G[11]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3706_s12.INIT=8'h35;
  LUT4 n3706_s13 (
    .F(n3706_17),
    .I0(reg_op1[7]),
    .I1(reg_op1[10]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3706_s13.INIT=16'h0C0A;
  LUT4 n3706_s14 (
    .F(n3706_18),
    .I0(n3687_24),
    .I1(reg_op1[11]),
    .I2(n3706_19),
    .I3(n3690_22) 
);
defparam n3706_s14.INIT=16'h7077;
  LUT3 n3707_s12 (
    .F(n3707_16),
    .I0(n2379_1),
    .I1(cpuregs_1821_DIAREG_G[10]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3707_s12.INIT=8'h35;
  LUT4 n3707_s13 (
    .F(n3707_17),
    .I0(reg_op1[6]),
    .I1(reg_op1[9]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3707_s13.INIT=16'h0C0A;
  LUT4 n3707_s14 (
    .F(n3707_18),
    .I0(n3687_24),
    .I1(reg_op1[10]),
    .I2(n3707_19),
    .I3(n3690_22) 
);
defparam n3707_s14.INIT=16'h7077;
  LUT3 n3708_s12 (
    .F(n3708_16),
    .I0(n2380_1),
    .I1(cpuregs_1821_DIAREG_G[9]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3708_s12.INIT=8'h35;
  LUT4 n3708_s13 (
    .F(n3708_17),
    .I0(reg_op1[5]),
    .I1(reg_op1[8]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3708_s13.INIT=16'h0C0A;
  LUT4 n3708_s14 (
    .F(n3708_18),
    .I0(n3687_24),
    .I1(reg_op1[9]),
    .I2(n3708_19),
    .I3(n3690_22) 
);
defparam n3708_s14.INIT=16'h7077;
  LUT3 n3709_s12 (
    .F(n3709_16),
    .I0(n2381_1),
    .I1(cpuregs_1821_DIAREG_G[8]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3709_s12.INIT=8'h35;
  LUT4 n3709_s13 (
    .F(n3709_17),
    .I0(reg_op1[4]),
    .I1(reg_op1[7]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3709_s13.INIT=16'h0C0A;
  LUT4 n3709_s14 (
    .F(n3709_18),
    .I0(n3687_24),
    .I1(reg_op1[8]),
    .I2(n3709_19),
    .I3(n3690_22) 
);
defparam n3709_s14.INIT=16'h7077;
  LUT3 n3710_s12 (
    .F(n3710_16),
    .I0(n2382_1),
    .I1(cpuregs_1821_DIAREG_G[7]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3710_s12.INIT=8'hCA;
  LUT4 n3710_s13 (
    .F(n3710_17),
    .I0(reg_op1[3]),
    .I1(reg_op1[6]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3710_s13.INIT=16'h0C0A;
  LUT4 n3710_s14 (
    .F(n3710_18),
    .I0(n3687_24),
    .I1(reg_op1[7]),
    .I2(n3710_19),
    .I3(n3690_22) 
);
defparam n3710_s14.INIT=16'h7077;
  LUT3 n3711_s12 (
    .F(n3711_16),
    .I0(n2383_1),
    .I1(cpuregs_1821_DIAREG_G[6]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3711_s12.INIT=8'hCA;
  LUT4 n3711_s13 (
    .F(n3711_17),
    .I0(reg_op1[2]),
    .I1(reg_op1[5]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3711_s13.INIT=16'h0C0A;
  LUT4 n3711_s14 (
    .F(n3711_18),
    .I0(n3687_24),
    .I1(reg_op1[6]),
    .I2(n3711_19),
    .I3(n3690_22) 
);
defparam n3711_s14.INIT=16'h0777;
  LUT3 n3712_s12 (
    .F(n3712_16),
    .I0(n2384_1),
    .I1(cpuregs_1821_DIAREG_G[5]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3712_s12.INIT=8'hCA;
  LUT4 n3712_s13 (
    .F(n3712_17),
    .I0(reg_op1[1]),
    .I1(reg_op1[4]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3712_s13.INIT=16'h0C0A;
  LUT4 n3712_s14 (
    .F(n3712_18),
    .I0(n3687_24),
    .I1(reg_op1[5]),
    .I2(n3712_19),
    .I3(n3690_22) 
);
defparam n3712_s14.INIT=16'h0777;
  LUT3 n3713_s12 (
    .F(n3713_16),
    .I0(n2385_1),
    .I1(cpuregs_1821_DIAREG_G[4]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3713_s12.INIT=8'hCA;
  LUT4 n3713_s13 (
    .F(n3713_17),
    .I0(reg_op1[0]),
    .I1(reg_op1[3]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3713_s13.INIT=16'h0C0A;
  LUT4 n3713_s14 (
    .F(n3713_18),
    .I0(n3687_24),
    .I1(reg_op1[4]),
    .I2(n3713_19),
    .I3(n3690_22) 
);
defparam n3713_s14.INIT=16'h0777;
  LUT3 n3714_s12 (
    .F(n3714_16),
    .I0(n2386_1),
    .I1(cpuregs_1821_DIAREG_G[3]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3714_s12.INIT=8'h35;
  LUT4 n3714_s13 (
    .F(n3714_17),
    .I0(reg_op1[4]),
    .I1(reg_op1[7]),
    .I2(reg_sh_1_9),
    .I3(n3690_22) 
);
defparam n3714_s13.INIT=16'hAC00;
  LUT3 n3714_s14 (
    .F(n3714_18),
    .I0(n3687_24),
    .I1(reg_op1[3]),
    .I2(n3714_21) 
);
defparam n3714_s14.INIT=8'h07;
  LUT3 n3715_s12 (
    .F(n3715_16),
    .I0(n2387_1),
    .I1(cpuregs_1821_DIAREG_G[2]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3715_s12.INIT=8'h35;
  LUT4 n3715_s13 (
    .F(n3715_17),
    .I0(reg_op1[3]),
    .I1(reg_op1[6]),
    .I2(reg_sh_1_9),
    .I3(n3690_22) 
);
defparam n3715_s13.INIT=16'hAC00;
  LUT3 n3715_s14 (
    .F(n3715_18),
    .I0(n3687_24),
    .I1(reg_op1[2]),
    .I2(n3715_21) 
);
defparam n3715_s14.INIT=8'h07;
  LUT3 n3716_s12 (
    .F(n3716_16),
    .I0(n2388_1),
    .I1(cpuregs_1821_DIAREG_G[1]),
    .I2(cpuregs_1787_REDUCAREG_G) 
);
defparam n3716_s12.INIT=8'h35;
  LUT4 n3716_s13 (
    .F(n3716_17),
    .I0(reg_op1[2]),
    .I1(reg_op1[5]),
    .I2(reg_sh_1_9),
    .I3(n3690_22) 
);
defparam n3716_s13.INIT=16'hAC00;
  LUT3 n3716_s14 (
    .F(n3716_18),
    .I0(n3687_24),
    .I1(reg_op1[1]),
    .I2(n3716_21) 
);
defparam n3716_s14.INIT=8'h07;
  LUT4 n3717_s13 (
    .F(n3717_17),
    .I0(instr_and),
    .I1(instr_andi),
    .I2(n3717_20),
    .I3(n895_4) 
);
defparam n3717_s13.INIT=16'h1000;
  LUT4 n3717_s14 (
    .F(n3717_18),
    .I0(n899_4),
    .I1(n3717_21),
    .I2(n3717_22),
    .I3(n3717_23) 
);
defparam n3717_s14.INIT=16'h8000;
  LUT4 n3717_s15 (
    .F(n3717_19),
    .I0(n3687_24),
    .I1(reg_op1[0]),
    .I2(n3717_24),
    .I3(n3690_22) 
);
defparam n3717_s15.INIT=16'h7077;
  LUT4 n3719_s11 (
    .F(n3719_16),
    .I0(imem_rdat_31),
    .I1(cpu_rdata_31_4),
    .I2(cpu_instr),
    .I3(n3745_18) 
);
defparam n3719_s11.INIT=16'hA300;
  LUT3 n3719_s12 (
    .F(n3719_17),
    .I0(latched_is_lh),
    .I1(latched_is_lu),
    .I2(latched_is_lb) 
);
defparam n3719_s12.INIT=8'h10;
  LUT4 n3719_s13 (
    .F(n3719_18),
    .I0(n633_5),
    .I1(cpu_rdata[7]),
    .I2(cpu_rdata[23]),
    .I3(n3745_15) 
);
defparam n3719_s13.INIT=16'h0777;
  LUT3 n3720_s9 (
    .F(n3720_14),
    .I0(mem_wordsize[1]),
    .I1(mem_wordsize[0]),
    .I2(reg_op1[1]) 
);
defparam n3720_s9.INIT=8'h40;
  LUT2 n3720_s10 (
    .F(n3720_15),
    .I0(latched_is_lu),
    .I1(latched_is_lh) 
);
defparam n3720_s10.INIT=4'h4;
  LUT4 n3744_s8 (
    .F(n3744_13),
    .I0(cpu_rdata[22]),
    .I1(cpu_rdata[30]),
    .I2(reg_op1[0]),
    .I3(reg_op1[1]) 
);
defparam n3744_s8.INIT=16'h3500;
  LUT4 n3744_s9 (
    .F(n3744_14),
    .I0(cpu_rdata[6]),
    .I1(cpu_rdata[14]),
    .I2(reg_op1[1]),
    .I3(reg_op1[0]) 
);
defparam n3744_s9.INIT=16'h0305;
  LUT3 n3744_s10 (
    .F(n3744_15),
    .I0(cpu_rdata[6]),
    .I1(cpu_rdata[22]),
    .I2(n3720_14) 
);
defparam n3744_s10.INIT=8'hCA;
  LUT4 n3745_s10 (
    .F(n3745_15),
    .I0(reg_op1[0]),
    .I1(mem_wordsize[0]),
    .I2(mem_wordsize[1]),
    .I3(reg_op1[1]) 
);
defparam n3745_s10.INIT=16'h1C00;
  LUT4 n3749_s9 (
    .F(n3749_14),
    .I0(cpu_rdata[17]),
    .I1(n3745_15),
    .I2(cpu_rdata[25]),
    .I3(n3745_18) 
);
defparam n3749_s9.INIT=16'h0777;
  LUT3 n3758_s8 (
    .F(n3758_13),
    .I0(reg_sh[0]),
    .I1(reg_sh[1]),
    .I2(reg_sh_1_9) 
);
defparam n3758_s8.INIT=8'h10;
  LUT4 n3758_s9 (
    .F(n3758_14),
    .I0(n3717_17),
    .I1(n3717_18),
    .I2(cpu_state[0]),
    .I3(n3758_17) 
);
defparam n3758_s9.INIT=16'h0700;
  LUT2 n3771_s15 (
    .F(n3771_19),
    .I0(decoded_imm_uj[3]),
    .I1(decoded_imm_uj[4]) 
);
defparam n3771_s15.INIT=4'h1;
  LUT3 cpu_state_2_s8 (
    .F(cpu_state_2_13),
    .I0(n3758_13),
    .I1(is_beq_bne_blt_bge_bltu_bgeu),
    .I2(cpu_state[0]) 
);
defparam cpu_state_2_s8.INIT=8'h5C;
  LUT4 n1403_s7 (
    .F(n1403_11),
    .I0(mem_rdata_q[31]),
    .I1(is_sb_sh_sw),
    .I2(mem_rdata_q[7]),
    .I3(is_beq_bne_blt_bge_bltu_bgeu) 
);
defparam n1403_s7.INIT=16'h0F77;
  LUT4 n1403_s8 (
    .F(n1403_12),
    .I0(instr_jalr),
    .I1(is_lb_lh_lw_lbu_lhu),
    .I2(is_alu_reg_imm),
    .I3(n894_3) 
);
defparam n1403_s8.INIT=16'h0001;
  LUT4 alu_out_31_s9 (
    .F(alu_out_31_13),
    .I0(instr_xor),
    .I1(instr_xori),
    .I2(is_compare),
    .I3(is_lui_auipc_jal_jalr_addi_add_sub) 
);
defparam alu_out_31_s9.INIT=16'h0001;
  LUT4 alu_out_31_s10 (
    .F(alu_out_31_14),
    .I0(alu_out_29_13),
    .I1(alu_out_29_14),
    .I2(reg_op1[31]),
    .I3(reg_op2[31]) 
);
defparam alu_out_31_s10.INIT=16'h533F;
  LUT4 alu_out_30_s8 (
    .F(alu_out_30_12),
    .I0(alu_out_29_13),
    .I1(alu_out_29_14),
    .I2(reg_op1[30]),
    .I3(reg_op2[30]) 
);
defparam alu_out_30_s8.INIT=16'h533F;
  LUT4 alu_out_29_s9 (
    .F(alu_out_29_13),
    .I0(alu_out_29_15),
    .I1(instr_or),
    .I2(instr_ori),
    .I3(alu_out_31_13) 
);
defparam alu_out_29_s9.INIT=16'h0100;
  LUT4 alu_out_29_s10 (
    .F(alu_out_29_14),
    .I0(instr_xori),
    .I1(instr_xor),
    .I2(is_compare),
    .I3(is_lui_auipc_jal_jalr_addi_add_sub) 
);
defparam alu_out_29_s10.INIT=16'h000E;
  LUT3 alu_out_0_s8 (
    .F(alu_out_0_12),
    .I0(reg_op1[0]),
    .I1(reg_op2[0]),
    .I2(alu_out_29_13) 
);
defparam alu_out_0_s8.INIT=8'h80;
  LUT4 alu_out_0_s9 (
    .F(alu_out_0_13),
    .I0(alu_out_29_14),
    .I1(alu_out_31_11),
    .I2(reg_op2[0]),
    .I3(reg_op1[0]) 
);
defparam alu_out_0_s9.INIT=16'hCEE0;
  LUT4 cpuregs_n2454_DOAL_G_0_s8 (
    .F(cpuregs_n2454_DOAL_G_0_10),
    .I0(latched_rdst[1]),
    .I1(decoded_imm_uj_c[1]),
    .I2(latched_rdst[2]),
    .I3(decoded_imm_uj_c[2]) 
);
defparam cpuregs_n2454_DOAL_G_0_s8.INIT=16'h9009;
  LUT4 cpuregs_n2389_DOAL_G_0_s8 (
    .F(cpuregs_n2389_DOAL_G_0_10),
    .I0(latched_rdst[0]),
    .I1(decoded_imm_uj_c[15]),
    .I2(latched_rdst[3]),
    .I3(decoded_imm_uj_c[18]) 
);
defparam cpuregs_n2389_DOAL_G_0_s8.INIT=16'h9009;
  LUT3 n3754_s18 (
    .F(n3754_24),
    .I0(cpu_state[0]),
    .I1(is_lui_auipc_jal),
    .I2(is_lb_lh_lw_lbu_lhu) 
);
defparam n3754_s18.INIT=8'h10;
  LUT4 n3682_s13 (
    .F(n3682_18),
    .I0(mem_wordsize[0]),
    .I1(instr_lw),
    .I2(instr_lh),
    .I3(instr_lhu) 
);
defparam n3682_s13.INIT=16'h000D;
  LUT4 n3681_s15 (
    .F(n3681_20),
    .I0(instr_lhu),
    .I1(instr_lw),
    .I2(instr_lh),
    .I3(mem_wordsize[1]) 
);
defparam n3681_s15.INIT=16'h0100;
  LUT4 n4249_s8 (
    .F(n4249_12),
    .I0(is_slli_srli_srai),
    .I1(n3771_21),
    .I2(mem_do_rinst),
    .I3(n4249_16) 
);
defparam n4249_s8.INIT=16'h7F00;
  LUT2 n4249_s9 (
    .F(n4249_13),
    .I0(cpu_state[0]),
    .I1(cpu_state[1]) 
);
defparam n4249_s9.INIT=4'h4;
  LUT4 n4249_s10 (
    .F(n4249_14),
    .I0(n3717_18),
    .I1(n3717_17),
    .I2(n3771_23),
    .I3(cpu_state[0]) 
);
defparam n4249_s10.INIT=16'h008F;
  LUT4 n4249_s11 (
    .F(n4249_15),
    .I0(mem_do_prefetch),
    .I1(mem_do_rinst),
    .I2(is_sb_sh_sw),
    .I3(is_sll_srl_sra) 
);
defparam n4249_s11.INIT=16'h0305;
  LUT3 n4115_s9 (
    .F(n4115_13),
    .I0(is_slli_srli_srai),
    .I1(is_lb_lh_lw_lbu_lhu),
    .I2(cpu_state[0]) 
);
defparam n4115_s9.INIT=8'h0E;
  LUT4 n4115_s10 (
    .F(n4115_14),
    .I0(is_lb_lh_lw_lbu_lhu),
    .I1(is_slli_srli_srai),
    .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
    .I3(is_lui_auipc_jal) 
);
defparam n4115_s10.INIT=16'h00EF;
  LUT4 n2814_s8 (
    .F(n2814_11),
    .I0(cpuregs_wrdata_8_4),
    .I1(cpuregs_wrdata_7_4),
    .I2(n2814_13),
    .I3(n2600_4) 
);
defparam n2814_s8.INIT=16'hEE0F;
  LUT2 n2814_s9 (
    .F(n2814_12),
    .I0(n2602_5),
    .I1(n2607_5) 
);
defparam n2814_s9.INIT=4'h8;
  LUT3 n2816_s6 (
    .F(n2816_9),
    .I0(n2607_5),
    .I1(n2618_5),
    .I2(n2619_5) 
);
defparam n2816_s6.INIT=8'h80;
  LUT2 n2818_s4 (
    .F(n2818_7),
    .I0(reg_next_pc[26]),
    .I1(reg_next_pc[25]) 
);
defparam n2818_s4.INIT=4'h8;
  LUT2 n2826_s4 (
    .F(n2826_7),
    .I0(reg_next_pc[16]),
    .I1(reg_next_pc[15]) 
);
defparam n2826_s4.INIT=4'h8;
  LUT2 n2832_s4 (
    .F(n2832_7),
    .I0(reg_next_pc[11]),
    .I1(reg_next_pc[10]) 
);
defparam n2832_s4.INIT=4'h8;
  LUT2 n2839_s5 (
    .F(n2839_8),
    .I0(reg_next_pc[5]),
    .I1(reg_next_pc[4]) 
);
defparam n2839_s5.INIT=4'h8;
  LUT2 n2839_s6 (
    .F(n2839_9),
    .I0(reg_next_pc[3]),
    .I1(reg_next_pc[2]) 
);
defparam n2839_s6.INIT=4'h8;
  LUT4 n4151_s6 (
    .F(n4151_9),
    .I0(is_sltiu_bltu_sltu),
    .I1(instr_bgeu),
    .I2(is_slti_blt_slt),
    .I3(n4151_12) 
);
defparam n4151_s6.INIT=16'h3002;
  LUT4 n4151_s7 (
    .F(n4151_10),
    .I0(n4151_13),
    .I1(n4151_14),
    .I2(reg_op1[31]),
    .I3(instr_bgeu) 
);
defparam n4151_s7.INIT=16'h175F;
  LUT3 n4151_s8 (
    .F(n4151_11),
    .I0(reg_op1[31]),
    .I1(n4151_14),
    .I2(reg_op2[31]) 
);
defparam n4151_s8.INIT=8'h2B;
  LUT3 n5970_s4 (
    .F(n5970_7),
    .I0(mem_wordsize[0]),
    .I1(reg_op1[1]),
    .I2(reg_op1[0]) 
);
defparam n5970_s4.INIT=8'h0B;
  LUT2 n3686_s18 (
    .F(n3686_22),
    .I0(decoded_imm_uj[18]),
    .I1(decoded_imm_uj[19]) 
);
defparam n3686_s18.INIT=4'h1;
  LUT2 n3686_s19 (
    .F(n3686_23),
    .I0(instr_sll),
    .I1(instr_slli) 
);
defparam n3686_s19.INIT=4'h1;
  LUT3 n3687_s16 (
    .F(n3687_20),
    .I0(reg_op1[31]),
    .I1(reg_sh_1_9),
    .I2(n3690_22) 
);
defparam n3687_s16.INIT=8'h80;
  LUT4 n3687_s17 (
    .F(n3687_21),
    .I0(instr_srai),
    .I1(instr_sra),
    .I2(reg_sh_1_9),
    .I3(n3686_21) 
);
defparam n3687_s17.INIT=16'h0E00;
  LUT4 n3688_s14 (
    .F(n3688_18),
    .I0(reg_sh_1_9),
    .I1(reg_op1[30]),
    .I2(n3690_22),
    .I3(n3688_19) 
);
defparam n3688_s14.INIT=16'h007F;
  LUT4 n3689_s14 (
    .F(n3689_18),
    .I0(reg_sh_1_9),
    .I1(reg_op1[29]),
    .I2(n3690_22),
    .I3(n3689_19) 
);
defparam n3689_s14.INIT=16'h007F;
  LUT3 n3690_s15 (
    .F(n3690_19),
    .I0(reg_op1[28]),
    .I1(reg_op1[31]),
    .I2(reg_sh_1_9) 
);
defparam n3690_s15.INIT=8'h53;
  LUT3 n3691_s15 (
    .F(n3691_19),
    .I0(reg_op1[27]),
    .I1(reg_op1[30]),
    .I2(reg_sh_1_9) 
);
defparam n3691_s15.INIT=8'h53;
  LUT3 n3692_s15 (
    .F(n3692_19),
    .I0(reg_op1[26]),
    .I1(reg_op1[29]),
    .I2(reg_sh_1_9) 
);
defparam n3692_s15.INIT=8'hAC;
  LUT3 n3693_s15 (
    .F(n3693_19),
    .I0(reg_op1[28]),
    .I1(reg_op1[25]),
    .I2(reg_sh_1_9) 
);
defparam n3693_s15.INIT=8'h35;
  LUT3 n3694_s15 (
    .F(n3694_19),
    .I0(reg_op1[27]),
    .I1(reg_op1[24]),
    .I2(reg_sh_1_9) 
);
defparam n3694_s15.INIT=8'h35;
  LUT3 n3695_s15 (
    .F(n3695_19),
    .I0(reg_op1[26]),
    .I1(reg_op1[23]),
    .I2(reg_sh_1_9) 
);
defparam n3695_s15.INIT=8'hCA;
  LUT3 n3696_s15 (
    .F(n3696_19),
    .I0(reg_op1[25]),
    .I1(reg_op1[22]),
    .I2(reg_sh_1_9) 
);
defparam n3696_s15.INIT=8'h35;
  LUT3 n3697_s15 (
    .F(n3697_19),
    .I0(reg_op1[24]),
    .I1(reg_op1[21]),
    .I2(reg_sh_1_9) 
);
defparam n3697_s15.INIT=8'h35;
  LUT3 n3698_s15 (
    .F(n3698_19),
    .I0(reg_op1[15]),
    .I1(reg_op1[18]),
    .I2(reg_sh_1_9) 
);
defparam n3698_s15.INIT=8'h35;
  LUT3 n3699_s14 (
    .F(n3699_18),
    .I0(n3699_19),
    .I1(n3699_20),
    .I2(reg_sh_1_9) 
);
defparam n3699_s14.INIT=8'h53;
  LUT3 n3700_s15 (
    .F(n3700_19),
    .I0(reg_op1[18]),
    .I1(reg_op1[21]),
    .I2(reg_sh_1_9) 
);
defparam n3700_s15.INIT=8'h53;
  LUT3 n3701_s15 (
    .F(n3701_19),
    .I0(reg_op1[12]),
    .I1(reg_op1[15]),
    .I2(reg_sh_1_9) 
);
defparam n3701_s15.INIT=8'h35;
  LUT3 n3702_s14 (
    .F(n3702_18),
    .I0(n3702_19),
    .I1(n3702_20),
    .I2(reg_sh_1_9) 
);
defparam n3702_s14.INIT=8'h35;
  LUT3 n3703_s15 (
    .F(n3703_19),
    .I0(reg_op1[15]),
    .I1(reg_op1[18]),
    .I2(reg_sh_1_9) 
);
defparam n3703_s15.INIT=8'h53;
  LUT3 n3704_s15 (
    .F(n3704_19),
    .I0(reg_op1[9]),
    .I1(reg_op1[12]),
    .I2(reg_sh_1_9) 
);
defparam n3704_s15.INIT=8'h35;
  LUT3 n3705_s14 (
    .F(n3705_18),
    .I0(n3705_19),
    .I1(n3705_20),
    .I2(reg_sh_1_9) 
);
defparam n3705_s14.INIT=8'h35;
  LUT3 n3706_s15 (
    .F(n3706_19),
    .I0(reg_op1[12]),
    .I1(reg_op1[15]),
    .I2(reg_sh_1_9) 
);
defparam n3706_s15.INIT=8'h53;
  LUT3 n3707_s15 (
    .F(n3707_19),
    .I0(reg_op1[11]),
    .I1(reg_op1[14]),
    .I2(reg_sh_1_9) 
);
defparam n3707_s15.INIT=8'h53;
  LUT3 n3708_s15 (
    .F(n3708_19),
    .I0(reg_op1[10]),
    .I1(reg_op1[13]),
    .I2(reg_sh_1_9) 
);
defparam n3708_s15.INIT=8'h53;
  LUT3 n3709_s15 (
    .F(n3709_19),
    .I0(reg_op1[9]),
    .I1(reg_op1[12]),
    .I2(reg_sh_1_9) 
);
defparam n3709_s15.INIT=8'h53;
  LUT3 n3710_s15 (
    .F(n3710_19),
    .I0(reg_op1[8]),
    .I1(reg_op1[11]),
    .I2(reg_sh_1_9) 
);
defparam n3710_s15.INIT=8'h53;
  LUT3 n3711_s15 (
    .F(n3711_19),
    .I0(reg_op1[7]),
    .I1(reg_op1[10]),
    .I2(reg_sh_1_9) 
);
defparam n3711_s15.INIT=8'hAC;
  LUT3 n3712_s15 (
    .F(n3712_19),
    .I0(reg_op1[6]),
    .I1(reg_op1[9]),
    .I2(reg_sh_1_9) 
);
defparam n3712_s15.INIT=8'hAC;
  LUT3 n3713_s15 (
    .F(n3713_19),
    .I0(reg_op1[5]),
    .I1(reg_op1[8]),
    .I2(reg_sh_1_9) 
);
defparam n3713_s15.INIT=8'hAC;
  LUT3 n3717_s16 (
    .F(n3717_20),
    .I0(instr_sw),
    .I1(instr_sh),
    .I2(n3717_25) 
);
defparam n3717_s16.INIT=8'h10;
  LUT3 n3717_s17 (
    .F(n3717_21),
    .I0(instr_bge),
    .I1(instr_bne),
    .I2(instr_beq) 
);
defparam n3717_s17.INIT=8'h01;
  LUT4 n3717_s18 (
    .F(n3717_22),
    .I0(instr_or),
    .I1(instr_xor),
    .I2(instr_ori),
    .I3(instr_xori) 
);
defparam n3717_s18.INIT=16'h0001;
  LUT4 n3717_s19 (
    .F(n3717_23),
    .I0(n898_3),
    .I1(n3717_26),
    .I2(n3687_22),
    .I3(n3686_23) 
);
defparam n3717_s19.INIT=16'h4000;
  LUT3 n3717_s20 (
    .F(n3717_24),
    .I0(reg_op1[1]),
    .I1(reg_op1[4]),
    .I2(reg_sh_1_9) 
);
defparam n3717_s20.INIT=8'h53;
  LUT2 n3771_s17 (
    .F(n3771_21),
    .I0(is_lb_lh_lw_lbu_lhu),
    .I1(is_lui_auipc_jal) 
);
defparam n3771_s17.INIT=4'h1;
  LUT2 alu_out_29_s11 (
    .F(alu_out_29_15),
    .I0(instr_and),
    .I1(instr_andi) 
);
defparam alu_out_29_s11.INIT=4'h1;
  LUT3 n4249_s12 (
    .F(n4249_16),
    .I0(is_lb_lh_lw_lbu_lhu),
    .I1(mem_do_prefetch),
    .I2(n4115_14) 
);
defparam n4249_s12.INIT=8'h53;
  LUT2 n2814_s10 (
    .F(n2814_13),
    .I0(reg_next_pc[8]),
    .I1(reg_next_pc[7]) 
);
defparam n2814_s10.INIT=4'h8;
  LUT4 n4151_s9 (
    .F(n4151_12),
    .I0(reg_op1[31]),
    .I1(reg_op2[31]),
    .I2(n4151_14),
    .I3(is_slti_blt_slt) 
);
defparam n4151_s9.INIT=16'h09B2;
  LUT3 n4151_s10 (
    .F(n4151_13),
    .I0(is_slti_blt_slt),
    .I1(instr_bgeu),
    .I2(reg_op2[31]) 
);
defparam n4151_s10.INIT=8'h0E;
  LUT3 n4151_s11 (
    .F(n4151_14),
    .I0(reg_op1[30]),
    .I1(reg_op2[30]),
    .I2(alu_ltu_96) 
);
defparam n4151_s11.INIT=8'h2B;
  LUT4 n3687_s18 (
    .F(n3687_22),
    .I0(instr_sra),
    .I1(instr_srl),
    .I2(instr_srai),
    .I3(instr_srli) 
);
defparam n3687_s18.INIT=16'h0001;
  LUT4 n3688_s15 (
    .F(n3688_19),
    .I0(reg_op1[25]),
    .I1(reg_op1[28]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3688_s15.INIT=16'h0C0A;
  LUT4 n3689_s15 (
    .F(n3689_19),
    .I0(reg_op1[24]),
    .I1(reg_op1[27]),
    .I2(n3686_23),
    .I3(reg_sh_1_9) 
);
defparam n3689_s15.INIT=16'h0C0A;
  LUT4 n3699_s15 (
    .F(n3699_19),
    .I0(n3687_22),
    .I1(reg_op1[19]),
    .I2(reg_op1[17]),
    .I3(n3686_23) 
);
defparam n3699_s15.INIT=16'hBB0F;
  LUT4 n3699_s16 (
    .F(n3699_20),
    .I0(n3687_22),
    .I1(reg_op1[22]),
    .I2(reg_op1[14]),
    .I3(n3686_23) 
);
defparam n3699_s16.INIT=16'hBB0F;
  LUT4 n3702_s15 (
    .F(n3702_19),
    .I0(n3687_22),
    .I1(reg_op1[19]),
    .I2(reg_op1[11]),
    .I3(n3686_23) 
);
defparam n3702_s15.INIT=16'hBB0F;
  LUT4 n3702_s16 (
    .F(n3702_20),
    .I0(n3687_22),
    .I1(reg_op1[16]),
    .I2(reg_op1[14]),
    .I3(n3686_23) 
);
defparam n3702_s16.INIT=16'hBB0F;
  LUT4 n3705_s15 (
    .F(n3705_19),
    .I0(n3687_22),
    .I1(reg_op1[16]),
    .I2(reg_op1[8]),
    .I3(n3686_23) 
);
defparam n3705_s15.INIT=16'hBB0F;
  LUT4 n3705_s16 (
    .F(n3705_20),
    .I0(n3687_22),
    .I1(reg_op1[13]),
    .I2(reg_op1[11]),
    .I3(n3686_23) 
);
defparam n3705_s16.INIT=16'hBB0F;
  LUT4 n3717_s21 (
    .F(n3717_25),
    .I0(instr_addi),
    .I1(instr_sb),
    .I2(instr_lh),
    .I3(instr_lb) 
);
defparam n3717_s21.INIT=16'h0001;
  LUT3 n3717_s22 (
    .F(n3717_26),
    .I0(instr_bgeu),
    .I1(instr_bltu),
    .I2(instr_blt) 
);
defparam n3717_s22.INIT=8'h01;
  LUT3 n2838_s3 (
    .F(n2838_7),
    .I0(n2625_5),
    .I1(n2839_6),
    .I2(n2839_7) 
);
defparam n2838_s3.INIT=8'h02;
  LUT4 n4153_s3 (
    .F(n4153_8),
    .I0(mem_do_wdata),
    .I1(cpu_state[0]),
    .I2(cpu_state[1]),
    .I3(cpu_state[2]) 
);
defparam n4153_s3.INIT=16'h1000;
  LUT3 n4155_s2 (
    .F(n4155_7),
    .I0(n4151_6),
    .I1(srst54_n),
    .I2(latched_rdst_4_13) 
);
defparam n4155_s2.INIT=8'h40;
  LUT4 n5966_s1 (
    .F(n5966_5),
    .I0(reg_pc[1]),
    .I1(mem_do_rinst),
    .I2(n5970_6),
    .I3(srst54_n) 
);
defparam n5966_s1.INIT=16'hF800;
  LUT4 n5970_s5 (
    .F(n5970_9),
    .I0(srst54_n),
    .I1(reg_pc[1]),
    .I2(mem_do_rinst),
    .I3(n5970_6) 
);
defparam n5970_s5.INIT=16'hFFD5;
  LUT4 cpuregs_wrdata_23_s3 (
    .F(cpuregs_wrdata_23_7),
    .I0(cpuregs_wrdata_15_5),
    .I1(cpuregs_wrdata_24_6),
    .I2(reg_pc[22]),
    .I3(reg_pc[21]) 
);
defparam cpuregs_wrdata_23_s3.INIT=16'h8000;
  LUT3 n3758_s11 (
    .F(n3758_17),
    .I0(is_slli_srli_srai),
    .I1(is_lb_lh_lw_lbu_lhu),
    .I2(is_lui_auipc_jal) 
);
defparam n3758_s11.INIT=8'h02;
  LUT4 n3771_s18 (
    .F(n3771_23),
    .I0(is_slli_srli_srai),
    .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
    .I2(is_lb_lh_lw_lbu_lhu),
    .I3(is_lui_auipc_jal) 
);
defparam n3771_s18.INIT=16'h0001;
  LUT4 n744_s9 (
    .F(n744_14),
    .I0(mem_state[0]),
    .I1(trap),
    .I2(mem_state[1]),
    .I3(srst54_n) 
);
defparam n744_s9.INIT=16'h0100;
  LUT4 n945_s6 (
    .F(n945_10),
    .I0(n906_17),
    .I1(n906_15),
    .I2(n948_8),
    .I3(n945_8) 
);
defparam n945_s6.INIT=16'h0800;
  LUT4 n3740_s9 (
    .F(n3740_15),
    .I0(mem_la_wdata_15_10),
    .I1(imem_rdat_10),
    .I2(cpu_rdata_10_4),
    .I3(cpu_instr) 
);
defparam n3740_s9.INIT=16'h4405;
  LUT4 n3739_s9 (
    .F(n3739_15),
    .I0(mem_la_wdata_15_10),
    .I1(imem_rdat_11),
    .I2(cpu_rdata_11_4),
    .I3(cpu_instr) 
);
defparam n3739_s9.INIT=16'h4405;
  LUT4 n3738_s9 (
    .F(n3738_15),
    .I0(mem_la_wdata_15_10),
    .I1(imem_rdat_12),
    .I2(cpu_rdata_12_4),
    .I3(cpu_instr) 
);
defparam n3738_s9.INIT=16'h4405;
  LUT4 n3737_s9 (
    .F(n3737_15),
    .I0(mem_la_wdata_15_10),
    .I1(imem_rdat_13),
    .I2(cpu_rdata_13_4),
    .I3(cpu_instr) 
);
defparam n3737_s9.INIT=16'h4405;
  LUT4 n3736_s9 (
    .F(n3736_15),
    .I0(mem_la_wdata_15_10),
    .I1(imem_rdat_14),
    .I2(cpu_rdata_14_4),
    .I3(cpu_instr) 
);
defparam n3736_s9.INIT=16'h4405;
  LUT4 n3719_s16 (
    .F(n3719_22),
    .I0(cpu_rdata_15_4),
    .I1(imem_rdat_15),
    .I2(cpu_instr),
    .I3(n3745_20) 
);
defparam n3719_s16.INIT=16'hC500;
  LUT4 n3742_s9 (
    .F(n3742_15),
    .I0(mem_la_wdata_15_10),
    .I1(imem_rdat_8),
    .I2(cpu_rdata_8_4),
    .I3(cpu_instr) 
);
defparam n3742_s9.INIT=16'h4405;
  LUT4 n3749_s10 (
    .F(n3749_16),
    .I0(imem_rdat_9),
    .I1(cpu_rdata_9_4),
    .I2(cpu_instr),
    .I3(n3745_20) 
);
defparam n3749_s10.INIT=16'hA300;
  LUT4 n3741_s9 (
    .F(n3741_15),
    .I0(mem_la_wdata_15_10),
    .I1(imem_rdat_9),
    .I2(cpu_rdata_9_4),
    .I3(cpu_instr) 
);
defparam n3741_s9.INIT=16'h4405;
  LUT3 mem_do_rinst_s6 (
    .F(mem_do_rinst_12),
    .I0(mem_do_rinst_10),
    .I1(srst54_n),
    .I2(n900_4) 
);
defparam mem_do_rinst_s6.INIT=8'hBF;
  LUT4 n4153_s4 (
    .F(n4153_10),
    .I0(mem_do_prefetch),
    .I1(n900_4),
    .I2(n4153_8),
    .I3(srst54_n) 
);
defparam n4153_s4.INIT=16'h7000;
  LUT4 cpuregs_wrdata_21_s3 (
    .F(cpuregs_wrdata_21_7),
    .I0(cpuregs_wrdata_15_5),
    .I1(reg_pc[20]),
    .I2(reg_pc[19]),
    .I3(cpuregs_wrdata_20_6) 
);
defparam cpuregs_wrdata_21_s3.INIT=16'h8000;
  LUT4 n1362_s7 (
    .F(n1362_13),
    .I0(n1435_12),
    .I1(is_sb_sh_sw),
    .I2(is_beq_bne_blt_bge_bltu_bgeu),
    .I3(n1403_12) 
);
defparam n1362_s7.INIT=16'h0155;
  LUT4 n4115_s11 (
    .F(n4115_16),
    .I0(n4115_14),
    .I1(n3717_18),
    .I2(n3717_17),
    .I3(cpu_state[0]) 
);
defparam n4115_s11.INIT=16'h00D5;
  LUT4 n3754_s19 (
    .F(n3754_26),
    .I0(n3754_24),
    .I1(n3717_18),
    .I2(n3717_17),
    .I3(cpu_state[1]) 
);
defparam n3754_s19.INIT=16'hD500;
  LUT3 n4150_s3 (
    .F(n4150_8),
    .I0(cpu_state[1]),
    .I1(cpu_state[0]),
    .I2(cpu_state[2]) 
);
defparam n4150_s3.INIT=8'h80;
  LUT3 reg_sh_1_s5 (
    .F(reg_sh_1_11),
    .I0(reg_sh_1_9),
    .I1(cpu_state[0]),
    .I2(cpu_state[2]) 
);
defparam reg_sh_1_s5.INIT=8'hBF;
  LUT4 n1154_s1 (
    .F(n1154_5),
    .I0(mem_rdata_q[14]),
    .I1(n1040_4),
    .I2(is_alu_reg_reg),
    .I3(n1105_4) 
);
defparam n1154_s1.INIT=16'h8000;
  LUT4 n1148_s1 (
    .F(n1148_5),
    .I0(mem_rdata_q[14]),
    .I1(n1037_4),
    .I2(is_alu_reg_reg),
    .I3(n1105_4) 
);
defparam n1148_s1.INIT=16'h8000;
  LUT3 cpu_state_2_s9 (
    .F(cpu_state_2_15),
    .I0(cpu_state[0]),
    .I1(instr_jal),
    .I2(decoder_trigger) 
);
defparam cpu_state_2_s9.INIT=8'h20;
  LUT4 n2819_s3 (
    .F(n2819_7),
    .I0(n2816_6),
    .I1(instr_jal),
    .I2(decoder_trigger),
    .I3(n2816_8) 
);
defparam n2819_s3.INIT=16'h2000;
  LUT4 n4221_s2 (
    .F(n4221_6),
    .I0(srst54_n),
    .I1(instr_jal),
    .I2(decoder_trigger),
    .I3(n3835_8) 
);
defparam n4221_s2.INIT=16'h2000;
  LUT4 mem_state_1_s8 (
    .F(mem_state_1_14),
    .I0(mem_do_wdata),
    .I1(mem_do_prefetch),
    .I2(mem_do_rdata),
    .I3(mem_do_rinst) 
);
defparam mem_state_1_s8.INIT=16'h0001;
  LUT4 mem_instr_s3 (
    .F(mem_instr_6),
    .I0(mem_do_rdata),
    .I1(mem_do_rinst),
    .I2(mem_do_prefetch),
    .I3(n744_14) 
);
defparam mem_instr_s3.INIT=16'hFE00;
  LUT4 n1091_s1 (
    .F(n1091_5),
    .I0(mem_rdata_q[14]),
    .I1(is_alu_reg_imm),
    .I2(mem_rdata_q[13]),
    .I3(mem_rdata_q[12]) 
);
defparam n1091_s1.INIT=16'h0008;
  LUT4 n1081_s1 (
    .F(n1081_5),
    .I0(mem_rdata_q[14]),
    .I1(is_alu_reg_imm),
    .I2(mem_rdata_q[13]),
    .I3(mem_rdata_q[12]) 
);
defparam n1081_s1.INIT=16'h0004;
  LUT4 n1073_s1 (
    .F(n1073_5),
    .I0(mem_rdata_q[14]),
    .I1(is_sb_sh_sw),
    .I2(mem_rdata_q[13]),
    .I3(mem_rdata_q[12]) 
);
defparam n1073_s1.INIT=16'h0004;
  LUT4 n1067_s1 (
    .F(n1067_5),
    .I0(mem_rdata_q[14]),
    .I1(is_lb_lh_lw_lbu_lhu),
    .I2(mem_rdata_q[13]),
    .I3(mem_rdata_q[12]) 
);
defparam n1067_s1.INIT=16'h0008;
  LUT4 n1058_s1 (
    .F(n1058_5),
    .I0(mem_rdata_q[14]),
    .I1(is_lb_lh_lw_lbu_lhu),
    .I2(mem_rdata_q[13]),
    .I3(mem_rdata_q[12]) 
);
defparam n1058_s1.INIT=16'h0004;
  LUT4 n1043_s1 (
    .F(n1043_5),
    .I0(mem_rdata_q[14]),
    .I1(is_beq_bne_blt_bge_bltu_bgeu),
    .I2(mem_rdata_q[13]),
    .I3(mem_rdata_q[12]) 
);
defparam n1043_s1.INIT=16'h0008;
  LUT4 n1037_s2 (
    .F(n1037_6),
    .I0(mem_rdata_q[14]),
    .I1(is_beq_bne_blt_bge_bltu_bgeu),
    .I2(mem_rdata_q[13]),
    .I3(mem_rdata_q[12]) 
);
defparam n1037_s2.INIT=16'h0004;
  LUT4 n2819_s4 (
    .F(n2819_9),
    .I0(n2605_5),
    .I1(n2745_1),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2819_s4.INIT=16'hCAAA;
  LUT4 n2844_s2 (
    .F(n2844_6),
    .I0(n2630_5),
    .I1(n2770_1),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2844_s2.INIT=16'hCAAA;
  LUT4 n2815_s3 (
    .F(n2815_7),
    .I0(n2815_4),
    .I1(n2741_1),
    .I2(instr_jal),
    .I3(decoder_trigger) 
);
defparam n2815_s3.INIT=16'hC555;
  LUT4 n3719_s17 (
    .F(n3719_24),
    .I0(latched_is_lh),
    .I1(mem_wordsize[1]),
    .I2(mem_wordsize[0]),
    .I3(reg_op1[1]) 
);
defparam n3719_s17.INIT=16'h2000;
  LUT4 n1323_s1 (
    .F(n1323_5),
    .I0(mem_rdata_q[13]),
    .I1(mem_rdata_q[12]),
    .I2(is_alu_reg_imm),
    .I3(instr_jalr) 
);
defparam n1323_s1.INIT=16'hFFB0;
  LUT4 n1076_s1 (
    .F(n1076_5),
    .I0(mem_rdata_q[14]),
    .I1(is_sb_sh_sw),
    .I2(mem_rdata_q[13]),
    .I3(mem_rdata_q[12]) 
);
defparam n1076_s1.INIT=16'h0400;
  LUT4 n1071_s1 (
    .F(n1071_5),
    .I0(mem_rdata_q[14]),
    .I1(is_lb_lh_lw_lbu_lhu),
    .I2(mem_rdata_q[13]),
    .I3(mem_rdata_q[12]) 
);
defparam n1071_s1.INIT=16'h0800;
  LUT4 n1061_s1 (
    .F(n1061_5),
    .I0(mem_rdata_q[14]),
    .I1(is_lb_lh_lw_lbu_lhu),
    .I2(mem_rdata_q[13]),
    .I3(mem_rdata_q[12]) 
);
defparam n1061_s1.INIT=16'h0400;
  LUT4 n1047_s1 (
    .F(n1047_5),
    .I0(mem_rdata_q[14]),
    .I1(is_beq_bne_blt_bge_bltu_bgeu),
    .I2(mem_rdata_q[13]),
    .I3(mem_rdata_q[12]) 
);
defparam n1047_s1.INIT=16'h0800;
  LUT4 n1040_s2 (
    .F(n1040_6),
    .I0(mem_rdata_q[14]),
    .I1(is_beq_bne_blt_bge_bltu_bgeu),
    .I2(mem_rdata_q[13]),
    .I3(mem_rdata_q[12]) 
);
defparam n1040_s2.INIT=16'h0400;
  LUT4 n3745_s12 (
    .F(n3745_18),
    .I0(reg_op1[0]),
    .I1(reg_op1[1]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam n3745_s12.INIT=16'h0800;
  LUT4 n3745_s13 (
    .F(n3745_20),
    .I0(reg_op1[1]),
    .I1(reg_op1[0]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam n3745_s13.INIT=16'h0400;
  LUT4 n3719_s18 (
    .F(n3719_26),
    .I0(mem_wordsize[0]),
    .I1(mem_wordsize[1]),
    .I2(n3720_14),
    .I3(cpu_rdata[15]) 
);
defparam n3719_s18.INIT=16'h0B00;
  LUT4 n634_s3 (
    .F(n634_7),
    .I0(mem_wordsize[0]),
    .I1(mem_wordsize[1]),
    .I2(reg_op1[0]),
    .I3(n633_4) 
);
defparam n634_s3.INIT=16'hFB00;
  LUT4 mem_la_wdata_8_s5 (
    .F(mem_la_wdata[8]),
    .I0(reg_op2[8]),
    .I1(reg_op2[0]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_8_s5.INIT=16'hACAA;
  LUT4 mem_la_wdata_9_s5 (
    .F(mem_la_wdata[9]),
    .I0(reg_op2[9]),
    .I1(reg_op2[1]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_9_s5.INIT=16'hACAA;
  LUT4 mem_la_wdata_10_s5 (
    .F(mem_la_wdata[10]),
    .I0(reg_op2[10]),
    .I1(reg_op2[2]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_10_s5.INIT=16'hACAA;
  LUT4 mem_la_wdata_11_s5 (
    .F(mem_la_wdata[11]),
    .I0(reg_op2[11]),
    .I1(reg_op2[3]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_11_s5.INIT=16'hACAA;
  LUT4 mem_la_wdata_12_s5 (
    .F(mem_la_wdata[12]),
    .I0(reg_op2[12]),
    .I1(reg_op2[4]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_12_s5.INIT=16'hACAA;
  LUT4 mem_la_wdata_13_s5 (
    .F(mem_la_wdata[13]),
    .I0(reg_op2[13]),
    .I1(reg_op2[5]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_13_s5.INIT=16'hACAA;
  LUT4 mem_la_wdata_14_s5 (
    .F(mem_la_wdata[14]),
    .I0(reg_op2[14]),
    .I1(reg_op2[6]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_14_s5.INIT=16'hACAA;
  LUT4 mem_la_wdata_15_s7 (
    .F(mem_la_wdata[15]),
    .I0(reg_op2[15]),
    .I1(reg_op2[7]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_15_s7.INIT=16'hACAA;
  LUT4 n1400_s7 (
    .F(n1400_12),
    .I0(mem_rdata_q[12]),
    .I1(instr_lui),
    .I2(instr_auipc),
    .I3(instr_jal) 
);
defparam n1400_s7.INIT=16'h00A8;
  LUT4 n1398_s7 (
    .F(n1398_12),
    .I0(mem_rdata_q[13]),
    .I1(instr_lui),
    .I2(instr_auipc),
    .I3(instr_jal) 
);
defparam n1398_s7.INIT=16'h00A8;
  LUT4 n1396_s7 (
    .F(n1396_12),
    .I0(mem_rdata_q[14]),
    .I1(instr_lui),
    .I2(instr_auipc),
    .I3(instr_jal) 
);
defparam n1396_s7.INIT=16'h00A8;
  LUT4 n1394_s7 (
    .F(n1394_12),
    .I0(mem_rdata_q[15]),
    .I1(instr_lui),
    .I2(instr_auipc),
    .I3(instr_jal) 
);
defparam n1394_s7.INIT=16'h00A8;
  LUT4 n1392_s7 (
    .F(n1392_12),
    .I0(mem_rdata_q[16]),
    .I1(instr_lui),
    .I2(instr_auipc),
    .I3(instr_jal) 
);
defparam n1392_s7.INIT=16'h00A8;
  LUT4 n1390_s7 (
    .F(n1390_12),
    .I0(mem_rdata_q[17]),
    .I1(instr_lui),
    .I2(instr_auipc),
    .I3(instr_jal) 
);
defparam n1390_s7.INIT=16'h00A8;
  LUT4 n1388_s7 (
    .F(n1388_12),
    .I0(mem_rdata_q[18]),
    .I1(instr_lui),
    .I2(instr_auipc),
    .I3(instr_jal) 
);
defparam n1388_s7.INIT=16'h00A8;
  LUT4 n1386_s7 (
    .F(n1386_12),
    .I0(mem_rdata_q[19]),
    .I1(instr_lui),
    .I2(instr_auipc),
    .I3(instr_jal) 
);
defparam n1386_s7.INIT=16'h00A8;
  LUT4 mem_la_addr_2_s2 (
    .F(mem_la_addr[2]),
    .I0(reg_op1[2]),
    .I1(mem_la_addr_2_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_2_s2.INIT=16'h333A;
  LUT4 mem_la_addr_3_s2 (
    .F(mem_la_addr[3]),
    .I0(reg_op1[3]),
    .I1(mem_la_addr_3_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_3_s2.INIT=16'h333A;
  LUT4 mem_la_addr_4_s2 (
    .F(mem_la_addr[4]),
    .I0(reg_op1[4]),
    .I1(mem_la_addr_4_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_4_s2.INIT=16'h333A;
  LUT4 mem_la_addr_5_s2 (
    .F(mem_la_addr[5]),
    .I0(reg_op1[5]),
    .I1(mem_la_addr_5_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_5_s2.INIT=16'h333A;
  LUT4 mem_la_addr_6_s2 (
    .F(mem_la_addr[6]),
    .I0(reg_op1[6]),
    .I1(mem_la_addr_6_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_6_s2.INIT=16'h333A;
  LUT4 mem_la_addr_7_s2 (
    .F(mem_la_addr[7]),
    .I0(reg_op1[7]),
    .I1(mem_la_addr_7_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_7_s2.INIT=16'h333A;
  LUT4 mem_la_addr_8_s2 (
    .F(mem_la_addr[8]),
    .I0(reg_op1[8]),
    .I1(mem_la_addr_8_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_8_s2.INIT=16'h333A;
  LUT4 mem_la_addr_9_s2 (
    .F(mem_la_addr[9]),
    .I0(reg_op1[9]),
    .I1(mem_la_addr_9_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_9_s2.INIT=16'h333A;
  LUT4 mem_la_addr_10_s2 (
    .F(mem_la_addr[10]),
    .I0(reg_op1[10]),
    .I1(mem_la_addr_10_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_10_s2.INIT=16'h333A;
  LUT4 mem_la_addr_11_s2 (
    .F(mem_la_addr[11]),
    .I0(reg_op1[11]),
    .I1(mem_la_addr_11_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_11_s2.INIT=16'h333A;
  LUT4 mem_la_addr_12_s2 (
    .F(mem_la_addr[12]),
    .I0(reg_op1[12]),
    .I1(mem_la_addr_12_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_12_s2.INIT=16'h333A;
  LUT4 mem_la_addr_13_s2 (
    .F(mem_la_addr[13]),
    .I0(reg_op1[13]),
    .I1(mem_la_addr_13_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_13_s2.INIT=16'h333A;
  LUT4 mem_la_addr_14_s2 (
    .F(mem_la_addr[14]),
    .I0(reg_op1[14]),
    .I1(mem_la_addr_14_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_14_s2.INIT=16'h333A;
  LUT4 mem_la_addr_15_s2 (
    .F(mem_la_addr[15]),
    .I0(reg_op1[15]),
    .I1(mem_la_addr_15_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_15_s2.INIT=16'h333A;
  LUT4 mem_la_addr_16_s2 (
    .F(mem_la_addr[16]),
    .I0(reg_op1[16]),
    .I1(mem_la_addr_16_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_16_s2.INIT=16'h333A;
  LUT4 mem_la_addr_17_s2 (
    .F(mem_la_addr[17]),
    .I0(reg_op1[17]),
    .I1(mem_la_addr_17_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_17_s2.INIT=16'h333A;
  LUT4 mem_la_addr_18_s2 (
    .F(mem_la_addr[18]),
    .I0(reg_op1[18]),
    .I1(mem_la_addr_18_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_18_s2.INIT=16'h333A;
  LUT4 mem_la_addr_19_s2 (
    .F(mem_la_addr[19]),
    .I0(reg_op1[19]),
    .I1(mem_la_addr_19_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_19_s2.INIT=16'h333A;
  LUT4 mem_la_addr_20_s2 (
    .F(mem_la_addr[20]),
    .I0(reg_op1[20]),
    .I1(mem_la_addr_20_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_20_s2.INIT=16'h333A;
  LUT4 mem_la_addr_21_s2 (
    .F(mem_la_addr[21]),
    .I0(reg_op1[21]),
    .I1(mem_la_addr_21_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_21_s2.INIT=16'h333A;
  LUT4 mem_la_addr_22_s2 (
    .F(mem_la_addr[22]),
    .I0(reg_op1[22]),
    .I1(mem_la_addr_22_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_22_s2.INIT=16'h333A;
  LUT4 mem_la_addr_29_s2 (
    .F(mem_la_addr[29]),
    .I0(reg_op1[29]),
    .I1(mem_la_addr_29_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_29_s2.INIT=16'h333A;
  LUT4 mem_la_addr_30_s2 (
    .F(mem_la_addr[30]),
    .I0(reg_op1[30]),
    .I1(mem_la_addr_30_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_30_s2.INIT=16'h333A;
  LUT4 mem_la_addr_31_s2 (
    .F(mem_la_addr[31]),
    .I0(reg_op1[31]),
    .I1(mem_la_addr_31_8),
    .I2(mem_do_rinst),
    .I3(mem_do_prefetch) 
);
defparam mem_la_addr_31_s2.INIT=16'h333A;
  LUT4 mem_la_wdata_16_s4 (
    .F(mem_la_wdata_16_9),
    .I0(reg_op2[16]),
    .I1(reg_op2[0]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_16_s4.INIT=16'hACCA;
  LUT4 mem_la_wdata_17_s4 (
    .F(mem_la_wdata_17_9),
    .I0(reg_op2[17]),
    .I1(reg_op2[1]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_17_s4.INIT=16'hACCA;
  LUT4 mem_la_wdata_18_s4 (
    .F(mem_la_wdata_18_9),
    .I0(reg_op2[18]),
    .I1(reg_op2[2]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_18_s4.INIT=16'hACCA;
  LUT4 mem_la_wdata_19_s4 (
    .F(mem_la_wdata_19_9),
    .I0(reg_op2[19]),
    .I1(reg_op2[3]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_19_s4.INIT=16'hACCA;
  LUT4 mem_la_wdata_20_s4 (
    .F(mem_la_wdata_20_9),
    .I0(reg_op2[20]),
    .I1(reg_op2[4]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_20_s4.INIT=16'hACCA;
  LUT4 mem_la_wdata_21_s4 (
    .F(mem_la_wdata_21_9),
    .I0(reg_op2[21]),
    .I1(reg_op2[5]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_21_s4.INIT=16'hACCA;
  LUT4 mem_la_wdata_22_s4 (
    .F(mem_la_wdata_22_9),
    .I0(reg_op2[22]),
    .I1(reg_op2[6]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_22_s4.INIT=16'hACCA;
  LUT4 mem_la_wdata_23_s4 (
    .F(mem_la_wdata_23_9),
    .I0(reg_op2[23]),
    .I1(reg_op2[7]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_23_s4.INIT=16'hACCA;
  LUT4 mem_la_wdata_24_s5 (
    .F(mem_la_wdata_24_10),
    .I0(mem_la_wdata[8]),
    .I1(reg_op2[24]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_24_s5.INIT=16'hCAAC;
  LUT4 mem_la_wdata_25_s5 (
    .F(mem_la_wdata_25_10),
    .I0(mem_la_wdata[9]),
    .I1(reg_op2[25]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_25_s5.INIT=16'hCAAC;
  LUT4 mem_la_wdata_26_s5 (
    .F(mem_la_wdata_26_10),
    .I0(mem_la_wdata[10]),
    .I1(reg_op2[26]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_26_s5.INIT=16'hCAAC;
  LUT4 mem_la_wdata_27_s5 (
    .F(mem_la_wdata_27_10),
    .I0(mem_la_wdata[11]),
    .I1(reg_op2[27]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_27_s5.INIT=16'hCAAC;
  LUT4 mem_la_wdata_28_s5 (
    .F(mem_la_wdata_28_10),
    .I0(mem_la_wdata[12]),
    .I1(reg_op2[28]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_28_s5.INIT=16'hCAAC;
  LUT4 mem_la_wdata_29_s5 (
    .F(mem_la_wdata_29_10),
    .I0(mem_la_wdata[13]),
    .I1(reg_op2[29]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_29_s5.INIT=16'hCAAC;
  LUT4 mem_la_wdata_30_s5 (
    .F(mem_la_wdata_30_10),
    .I0(mem_la_wdata[14]),
    .I1(reg_op2[30]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_30_s5.INIT=16'hCAAC;
  LUT4 mem_la_wdata_31_s6 (
    .F(mem_la_wdata_31_11),
    .I0(mem_la_wdata[15]),
    .I1(reg_op2[31]),
    .I2(mem_wordsize[0]),
    .I3(mem_wordsize[1]) 
);
defparam mem_la_wdata_31_s6.INIT=16'hCAAC;
  LUT4 n636_s1 (
    .F(n636_5),
    .I0(mem_wordsize[0]),
    .I1(mem_wordsize[1]),
    .I2(reg_op1[1]),
    .I3(n634_7) 
);
defparam n636_s1.INIT=16'hF900;
  LUT4 n634_s4 (
    .F(n634_9),
    .I0(mem_wordsize[0]),
    .I1(mem_wordsize[1]),
    .I2(reg_op1[1]),
    .I3(n634_7) 
);
defparam n634_s4.INIT=16'h9F00;
  LUT4 n3716_s16 (
    .F(n3716_21),
    .I0(instr_sll),
    .I1(instr_slli),
    .I2(reg_op1[0]),
    .I3(reg_sh_1_9) 
);
defparam n3716_s16.INIT=16'hE000;
  LUT4 n3715_s16 (
    .F(n3715_21),
    .I0(instr_sll),
    .I1(instr_slli),
    .I2(reg_op1[1]),
    .I3(reg_sh_1_9) 
);
defparam n3715_s16.INIT=16'hE000;
  LUT4 n3714_s16 (
    .F(n3714_21),
    .I0(instr_sll),
    .I1(instr_slli),
    .I2(reg_op1[2]),
    .I3(reg_sh_1_9) 
);
defparam n3714_s16.INIT=16'hE000;
  LUT3 n3690_s17 (
    .F(n3690_22),
    .I0(n3687_22),
    .I1(instr_sll),
    .I2(instr_slli) 
);
defparam n3690_s17.INIT=8'h01;
  LUT3 n3687_s19 (
    .F(n3687_24),
    .I0(n3687_22),
    .I1(instr_sll),
    .I2(instr_slli) 
);
defparam n3687_s19.INIT=8'h02;
  LUT4 mem_la_addr_2_s3 (
    .F(mem_la_addr_2_8),
    .I0(reg_out[2]),
    .I1(reg_next_pc[2]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_2_s3.INIT=16'h5333;
  LUT4 mem_la_addr_3_s3 (
    .F(mem_la_addr_3_8),
    .I0(reg_out[3]),
    .I1(reg_next_pc[3]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_3_s3.INIT=16'h5333;
  LUT4 mem_la_addr_4_s3 (
    .F(mem_la_addr_4_8),
    .I0(reg_out[4]),
    .I1(reg_next_pc[4]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_4_s3.INIT=16'h5333;
  LUT4 mem_la_addr_5_s3 (
    .F(mem_la_addr_5_8),
    .I0(reg_out[5]),
    .I1(reg_next_pc[5]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_5_s3.INIT=16'h5333;
  LUT4 mem_la_addr_6_s3 (
    .F(mem_la_addr_6_8),
    .I0(reg_out[6]),
    .I1(reg_next_pc[6]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_6_s3.INIT=16'h5333;
  LUT4 mem_la_addr_7_s3 (
    .F(mem_la_addr_7_8),
    .I0(reg_out[7]),
    .I1(reg_next_pc[7]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_7_s3.INIT=16'h5333;
  LUT4 mem_la_addr_8_s3 (
    .F(mem_la_addr_8_8),
    .I0(reg_out[8]),
    .I1(reg_next_pc[8]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_8_s3.INIT=16'h5333;
  LUT4 mem_la_addr_9_s3 (
    .F(mem_la_addr_9_8),
    .I0(reg_out[9]),
    .I1(reg_next_pc[9]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_9_s3.INIT=16'h5333;
  LUT4 mem_la_addr_10_s3 (
    .F(mem_la_addr_10_8),
    .I0(reg_out[10]),
    .I1(reg_next_pc[10]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_10_s3.INIT=16'h5333;
  LUT4 mem_la_addr_11_s3 (
    .F(mem_la_addr_11_8),
    .I0(reg_out[11]),
    .I1(reg_next_pc[11]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_11_s3.INIT=16'h5333;
  LUT4 mem_la_addr_12_s3 (
    .F(mem_la_addr_12_8),
    .I0(reg_out[12]),
    .I1(reg_next_pc[12]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_12_s3.INIT=16'h5333;
  LUT4 mem_la_addr_13_s3 (
    .F(mem_la_addr_13_8),
    .I0(reg_out[13]),
    .I1(reg_next_pc[13]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_13_s3.INIT=16'h5333;
  LUT4 mem_la_addr_14_s3 (
    .F(mem_la_addr_14_8),
    .I0(reg_out[14]),
    .I1(reg_next_pc[14]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_14_s3.INIT=16'h5333;
  LUT4 mem_la_addr_15_s3 (
    .F(mem_la_addr_15_8),
    .I0(reg_out[15]),
    .I1(reg_next_pc[15]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_15_s3.INIT=16'h5333;
  LUT4 mem_la_addr_16_s3 (
    .F(mem_la_addr_16_8),
    .I0(reg_out[16]),
    .I1(reg_next_pc[16]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_16_s3.INIT=16'h5333;
  LUT4 mem_la_addr_17_s3 (
    .F(mem_la_addr_17_8),
    .I0(reg_out[17]),
    .I1(reg_next_pc[17]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_17_s3.INIT=16'h5333;
  LUT4 mem_la_addr_18_s3 (
    .F(mem_la_addr_18_8),
    .I0(reg_out[18]),
    .I1(reg_next_pc[18]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_18_s3.INIT=16'h5333;
  LUT4 mem_la_addr_19_s3 (
    .F(mem_la_addr_19_8),
    .I0(reg_out[19]),
    .I1(reg_next_pc[19]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_19_s3.INIT=16'h5333;
  LUT4 mem_la_addr_20_s3 (
    .F(mem_la_addr_20_8),
    .I0(reg_out[20]),
    .I1(reg_next_pc[20]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_20_s3.INIT=16'h5333;
  LUT4 mem_la_addr_21_s3 (
    .F(mem_la_addr_21_8),
    .I0(reg_out[21]),
    .I1(reg_next_pc[21]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_21_s3.INIT=16'h5333;
  LUT4 mem_la_addr_22_s3 (
    .F(mem_la_addr_22_8),
    .I0(reg_out[22]),
    .I1(reg_next_pc[22]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_22_s3.INIT=16'h5333;
  LUT4 mem_la_addr_29_s3 (
    .F(mem_la_addr_29_8),
    .I0(reg_out[29]),
    .I1(reg_next_pc[29]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_29_s3.INIT=16'h5333;
  LUT4 mem_la_addr_30_s3 (
    .F(mem_la_addr_30_8),
    .I0(reg_out[30]),
    .I1(reg_next_pc[30]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_30_s3.INIT=16'h5333;
  LUT4 mem_la_addr_31_s3 (
    .F(mem_la_addr_31_8),
    .I0(reg_out[31]),
    .I1(reg_next_pc[31]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam mem_la_addr_31_s3.INIT=16'h5333;
  LUT4 n2630_s1 (
    .F(n2630_5),
    .I0(cpuregs_wrdata_1_4),
    .I1(reg_next_pc[1]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2630_s1.INIT=16'h5CCC;
  LUT4 n2629_s1 (
    .F(n2629_5),
    .I0(cpuregs_wrdata_2_4),
    .I1(reg_next_pc[2]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2629_s1.INIT=16'h5CCC;
  LUT4 n2628_s1 (
    .F(n2628_5),
    .I0(cpuregs_wrdata_3_4),
    .I1(reg_next_pc[3]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2628_s1.INIT=16'h5CCC;
  LUT4 n2627_s1 (
    .F(n2627_5),
    .I0(cpuregs_wrdata_4_4),
    .I1(reg_next_pc[4]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2627_s1.INIT=16'h5CCC;
  LUT4 n2626_s1 (
    .F(n2626_5),
    .I0(cpuregs_wrdata_5_4),
    .I1(reg_next_pc[5]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2626_s1.INIT=16'h5CCC;
  LUT4 n2625_s1 (
    .F(n2625_5),
    .I0(cpuregs_wrdata_6_4),
    .I1(reg_next_pc[6]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2625_s1.INIT=16'h5CCC;
  LUT4 n2624_s1 (
    .F(n2624_5),
    .I0(cpuregs_wrdata_7_4),
    .I1(reg_next_pc[7]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2624_s1.INIT=16'h5CCC;
  LUT4 n2623_s1 (
    .F(n2623_5),
    .I0(cpuregs_wrdata_8_4),
    .I1(reg_next_pc[8]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2623_s1.INIT=16'h5CCC;
  LUT4 n2622_s1 (
    .F(n2622_5),
    .I0(cpuregs_wrdata_9_4),
    .I1(reg_next_pc[9]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2622_s1.INIT=16'h5CCC;
  LUT4 n2621_s1 (
    .F(n2621_5),
    .I0(cpuregs_wrdata_10_4),
    .I1(reg_next_pc[10]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2621_s1.INIT=16'h5CCC;
  LUT4 n2620_s1 (
    .F(n2620_5),
    .I0(cpuregs_wrdata_11_4),
    .I1(reg_next_pc[11]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2620_s1.INIT=16'h5CCC;
  LUT4 n2619_s1 (
    .F(n2619_5),
    .I0(cpuregs_wrdata_12_4),
    .I1(reg_next_pc[12]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2619_s1.INIT=16'h5CCC;
  LUT4 n2618_s1 (
    .F(n2618_5),
    .I0(cpuregs_wrdata_13_4),
    .I1(reg_next_pc[13]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2618_s1.INIT=16'h5CCC;
  LUT4 n2617_s1 (
    .F(n2617_5),
    .I0(cpuregs_wrdata_14_4),
    .I1(reg_next_pc[14]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2617_s1.INIT=16'h5CCC;
  LUT4 n2616_s1 (
    .F(n2616_5),
    .I0(cpuregs_wrdata_15_4),
    .I1(reg_next_pc[15]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2616_s1.INIT=16'h5CCC;
  LUT4 n2615_s1 (
    .F(n2615_5),
    .I0(cpuregs_wrdata_16_4),
    .I1(reg_next_pc[16]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2615_s1.INIT=16'h5CCC;
  LUT4 n2614_s1 (
    .F(n2614_5),
    .I0(cpuregs_wrdata_17_4),
    .I1(reg_next_pc[17]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2614_s1.INIT=16'h5CCC;
  LUT4 n2613_s1 (
    .F(n2613_5),
    .I0(cpuregs_wrdata_18_4),
    .I1(reg_next_pc[18]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2613_s1.INIT=16'h5CCC;
  LUT4 n2612_s1 (
    .F(n2612_5),
    .I0(cpuregs_wrdata_19_4),
    .I1(reg_next_pc[19]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2612_s1.INIT=16'h5CCC;
  LUT4 n2611_s1 (
    .F(n2611_5),
    .I0(cpuregs_wrdata_20_4),
    .I1(reg_next_pc[20]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2611_s1.INIT=16'h5CCC;
  LUT4 n2610_s1 (
    .F(n2610_5),
    .I0(cpuregs_wrdata_21_4),
    .I1(reg_next_pc[21]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2610_s1.INIT=16'h5CCC;
  LUT4 n2609_s1 (
    .F(n2609_5),
    .I0(cpuregs_wrdata_22_4),
    .I1(reg_next_pc[22]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2609_s1.INIT=16'h5CCC;
  LUT4 n2608_s1 (
    .F(n2608_5),
    .I0(cpuregs_wrdata_23_4),
    .I1(reg_next_pc[23]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2608_s1.INIT=16'h5CCC;
  LUT4 n2607_s1 (
    .F(n2607_5),
    .I0(cpuregs_wrdata_24_4),
    .I1(reg_next_pc[24]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2607_s1.INIT=16'h5CCC;
  LUT4 n2606_s1 (
    .F(n2606_5),
    .I0(cpuregs_wrdata_25_4),
    .I1(reg_next_pc[25]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2606_s1.INIT=16'h5CCC;
  LUT4 n2605_s1 (
    .F(n2605_5),
    .I0(cpuregs_wrdata_26_4),
    .I1(reg_next_pc[26]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2605_s1.INIT=16'h5CCC;
  LUT4 n2604_s1 (
    .F(n2604_5),
    .I0(cpuregs_wrdata_27_4),
    .I1(reg_next_pc[27]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2604_s1.INIT=16'h5CCC;
  LUT4 n2603_s1 (
    .F(n2603_5),
    .I0(cpuregs_wrdata_28_4),
    .I1(reg_next_pc[28]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2603_s1.INIT=16'h5CCC;
  LUT4 n2602_s1 (
    .F(n2602_5),
    .I0(cpuregs_wrdata_29_4),
    .I1(reg_next_pc[29]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2602_s1.INIT=16'h5CCC;
  LUT4 n2601_s1 (
    .F(n2601_5),
    .I0(cpuregs_wrdata_30_4),
    .I1(reg_next_pc[30]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2601_s1.INIT=16'h5CCC;
  LUT4 n2600_s2 (
    .F(n2600_6),
    .I0(cpuregs_wrdata_31_4),
    .I1(reg_next_pc[31]),
    .I2(latched_store),
    .I3(latched_branch) 
);
defparam n2600_s2.INIT=16'h5CCC;
  LUT4 n906_s11 (
    .F(n906_15),
    .I0(cpu_rdata[6]),
    .I1(mem_rdata_q[6]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam n906_s11.INIT=16'hCACC;
  LUT4 n906_s12 (
    .F(n906_17),
    .I0(cpu_rdata[5]),
    .I1(mem_rdata_q[5]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam n906_s12.INIT=16'hCACC;
  LUT4 n956_s7 (
    .F(n956_11),
    .I0(cpu_rdata[2]),
    .I1(mem_rdata_q[2]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam n956_s7.INIT=16'hCACC;
  LUT4 n948_s4 (
    .F(n948_8),
    .I0(cpu_rdata[4]),
    .I1(mem_rdata_q[4]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam n948_s4.INIT=16'hCACC;
  LUT4 n918_s8 (
    .F(n918_12),
    .I0(cpu_rdata[3]),
    .I1(mem_rdata_q[3]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam n918_s8.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_7_s1 (
    .F(mem_rdata_latched_noshuffle[7]),
    .I0(cpu_rdata[7]),
    .I1(mem_rdata_q[7]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_7_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_8_s1 (
    .F(mem_rdata_latched_noshuffle[8]),
    .I0(cpu_rdata[8]),
    .I1(mem_rdata_q[8]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_8_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_9_s1 (
    .F(mem_rdata_latched_noshuffle[9]),
    .I0(cpu_rdata[9]),
    .I1(mem_rdata_q[9]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_9_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_10_s1 (
    .F(mem_rdata_latched_noshuffle[10]),
    .I0(cpu_rdata[10]),
    .I1(mem_rdata_q[10]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_10_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_11_s1 (
    .F(mem_rdata_latched_noshuffle[11]),
    .I0(cpu_rdata[11]),
    .I1(mem_rdata_q[11]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_11_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_12_s1 (
    .F(mem_rdata_latched_noshuffle[12]),
    .I0(cpu_rdata[12]),
    .I1(mem_rdata_q[12]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_12_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_13_s1 (
    .F(mem_rdata_latched_noshuffle[13]),
    .I0(cpu_rdata[13]),
    .I1(mem_rdata_q[13]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_13_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_14_s1 (
    .F(mem_rdata_latched_noshuffle[14]),
    .I0(cpu_rdata[14]),
    .I1(mem_rdata_q[14]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_14_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_15_s1 (
    .F(mem_rdata_latched_noshuffle[15]),
    .I0(cpu_rdata[15]),
    .I1(mem_rdata_q[15]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_15_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_16_s1 (
    .F(mem_rdata_latched_noshuffle[16]),
    .I0(cpu_rdata[16]),
    .I1(mem_rdata_q[16]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_16_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_17_s1 (
    .F(mem_rdata_latched_noshuffle[17]),
    .I0(cpu_rdata[17]),
    .I1(mem_rdata_q[17]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_17_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_18_s1 (
    .F(mem_rdata_latched_noshuffle[18]),
    .I0(cpu_rdata[18]),
    .I1(mem_rdata_q[18]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_18_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_19_s1 (
    .F(mem_rdata_latched_noshuffle[19]),
    .I0(cpu_rdata[19]),
    .I1(mem_rdata_q[19]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_19_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_20_s1 (
    .F(mem_rdata_latched_noshuffle[20]),
    .I0(cpu_rdata[20]),
    .I1(mem_rdata_q[20]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_20_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_21_s1 (
    .F(mem_rdata_latched_noshuffle[21]),
    .I0(cpu_rdata[21]),
    .I1(mem_rdata_q[21]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_21_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_22_s1 (
    .F(mem_rdata_latched_noshuffle[22]),
    .I0(cpu_rdata[22]),
    .I1(mem_rdata_q[22]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_22_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_23_s1 (
    .F(mem_rdata_latched_noshuffle[23]),
    .I0(cpu_rdata[23]),
    .I1(mem_rdata_q[23]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_23_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_24_s1 (
    .F(mem_rdata_latched_noshuffle[24]),
    .I0(cpu_rdata[24]),
    .I1(mem_rdata_q[24]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_24_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_25_s1 (
    .F(mem_rdata_latched_noshuffle[25]),
    .I0(cpu_rdata[25]),
    .I1(mem_rdata_q[25]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_25_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_26_s1 (
    .F(mem_rdata_latched_noshuffle[26]),
    .I0(cpu_rdata[26]),
    .I1(mem_rdata_q[26]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_26_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_27_s1 (
    .F(mem_rdata_latched_noshuffle[27]),
    .I0(cpu_rdata[27]),
    .I1(mem_rdata_q[27]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_27_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_28_s1 (
    .F(mem_rdata_latched_noshuffle[28]),
    .I0(cpu_rdata[28]),
    .I1(mem_rdata_q[28]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_28_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_29_s1 (
    .F(mem_rdata_latched_noshuffle[29]),
    .I0(cpu_rdata[29]),
    .I1(mem_rdata_q[29]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_29_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_30_s1 (
    .F(mem_rdata_latched_noshuffle[30]),
    .I0(cpu_rdata[30]),
    .I1(mem_rdata_q[30]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_30_s1.INIT=16'hCACC;
  LUT4 mem_rdata_latched_noshuffle_31_s1 (
    .F(mem_rdata_latched_noshuffle[31]),
    .I0(cpu_rdata[31]),
    .I1(mem_rdata_q[31]),
    .I2(mem_xfer_5),
    .I3(cpu_valid) 
);
defparam mem_rdata_latched_noshuffle_31_s1.INIT=16'hCACC;
  LUT4 latched_rdst_4_s9 (
    .F(latched_rdst_4_15),
    .I0(latched_rdst_4_13),
    .I1(cpu_state[1]),
    .I2(cpu_state[2]),
    .I3(cpu_state[0]) 
);
defparam latched_rdst_4_s9.INIT=16'hABAA;
  LUT3 n5859_s2 (
    .F(n5859_6),
    .I0(decoder_pseudo_trigger),
    .I1(decoder_trigger),
    .I2(srst54_n) 
);
defparam n5859_s2.INIT=8'h4F;
  LUT3 n2814_s11 (
    .F(n2814_15),
    .I0(n2832_6),
    .I1(n2618_5),
    .I2(n2619_5) 
);
defparam n2814_s11.INIT=8'h40;
  LUT4 n2830_s3 (
    .F(n2830_7),
    .I0(n2618_5),
    .I1(n2619_5),
    .I2(n2814_8),
    .I3(n2829_6) 
);
defparam n2830_s3.INIT=16'h8000;
  LUT4 n952_s4 (
    .F(n952_8),
    .I0(n906_17),
    .I1(n906_15),
    .I2(n948_8),
    .I3(n945_8) 
);
defparam n952_s4.INIT=16'h0200;
  LUT4 n906_s13 (
    .F(n906_19),
    .I0(n906_9),
    .I1(n906_17),
    .I2(n906_15),
    .I3(n906_11) 
);
defparam n906_s13.INIT=16'h0800;
  LUT4 n948_s5 (
    .F(n948_10),
    .I0(n948_8),
    .I1(n906_17),
    .I2(n906_15),
    .I3(n945_8) 
);
defparam n948_s5.INIT=16'h0100;
  LUT4 n911_s6 (
    .F(n911_10),
    .I0(n906_9),
    .I1(n906_11),
    .I2(n906_17),
    .I3(n906_15) 
);
defparam n911_s6.INIT=16'h0008;
  LUT4 n918_s9 (
    .F(n918_14),
    .I0(n918_12),
    .I1(n956_7),
    .I2(n956_11),
    .I3(n918_10) 
);
defparam n918_s9.INIT=16'h2000;
  LUT4 n2832_s5 (
    .F(n2832_9),
    .I0(n2832_6),
    .I1(n2619_5),
    .I2(n2622_5),
    .I3(n2814_8) 
);
defparam n2832_s5.INIT=16'h4000;
  DFFE mem_rdata_q_31_s0 (
    .Q(mem_rdata_q[31]),
    .D(cpu_rdata[31]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_30_s0 (
    .Q(mem_rdata_q[30]),
    .D(cpu_rdata[30]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_29_s0 (
    .Q(mem_rdata_q[29]),
    .D(cpu_rdata[29]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_28_s0 (
    .Q(mem_rdata_q[28]),
    .D(cpu_rdata[28]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_27_s0 (
    .Q(mem_rdata_q[27]),
    .D(cpu_rdata[27]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_26_s0 (
    .Q(mem_rdata_q[26]),
    .D(cpu_rdata[26]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_25_s0 (
    .Q(mem_rdata_q[25]),
    .D(cpu_rdata[25]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_24_s0 (
    .Q(mem_rdata_q[24]),
    .D(cpu_rdata[24]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_23_s0 (
    .Q(mem_rdata_q[23]),
    .D(cpu_rdata[23]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_22_s0 (
    .Q(mem_rdata_q[22]),
    .D(cpu_rdata[22]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_21_s0 (
    .Q(mem_rdata_q[21]),
    .D(cpu_rdata[21]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_20_s0 (
    .Q(mem_rdata_q[20]),
    .D(cpu_rdata[20]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_19_s0 (
    .Q(mem_rdata_q[19]),
    .D(cpu_rdata[19]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_18_s0 (
    .Q(mem_rdata_q[18]),
    .D(cpu_rdata[18]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_17_s0 (
    .Q(mem_rdata_q[17]),
    .D(cpu_rdata[17]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_16_s0 (
    .Q(mem_rdata_q[16]),
    .D(cpu_rdata[16]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_15_s0 (
    .Q(mem_rdata_q[15]),
    .D(cpu_rdata[15]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_14_s0 (
    .Q(mem_rdata_q[14]),
    .D(cpu_rdata[14]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_13_s0 (
    .Q(mem_rdata_q[13]),
    .D(cpu_rdata[13]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_12_s0 (
    .Q(mem_rdata_q[12]),
    .D(cpu_rdata[12]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_11_s0 (
    .Q(mem_rdata_q[11]),
    .D(cpu_rdata[11]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_10_s0 (
    .Q(mem_rdata_q[10]),
    .D(cpu_rdata[10]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_9_s0 (
    .Q(mem_rdata_q[9]),
    .D(cpu_rdata[9]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_8_s0 (
    .Q(mem_rdata_q[8]),
    .D(cpu_rdata[8]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_7_s0 (
    .Q(mem_rdata_q[7]),
    .D(cpu_rdata[7]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_6_s0 (
    .Q(mem_rdata_q[6]),
    .D(cpu_rdata[6]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_5_s0 (
    .Q(mem_rdata_q[5]),
    .D(cpu_rdata[5]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_4_s0 (
    .Q(mem_rdata_q[4]),
    .D(cpu_rdata[4]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_3_s0 (
    .Q(mem_rdata_q[3]),
    .D(cpu_rdata[3]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_2_s0 (
    .Q(mem_rdata_q[2]),
    .D(cpu_rdata[2]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_1_s0 (
    .Q(mem_rdata_q[1]),
    .D(cpu_rdata[1]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_rdata_q_0_s0 (
    .Q(mem_rdata_q[0]),
    .D(cpu_rdata[0]),
    .CLK(clk_54),
    .CE(mem_xfer) 
);
  DFFE mem_addr_31_s0 (
    .Q(\bus_cpu.addr [31]),
    .D(mem_la_addr[31]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_30_s0 (
    .Q(\bus_cpu.addr [30]),
    .D(mem_la_addr[30]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_29_s0 (
    .Q(\bus_cpu.addr [29]),
    .D(mem_la_addr[29]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_22_s0 (
    .Q(\bus_sdram.addr [22]),
    .D(mem_la_addr[22]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_21_s0 (
    .Q(\bus_sdram.addr [21]),
    .D(mem_la_addr[21]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_20_s0 (
    .Q(\bus_sdram.addr [20]),
    .D(mem_la_addr[20]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_19_s0 (
    .Q(\bus_sdram.addr [19]),
    .D(mem_la_addr[19]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_18_s0 (
    .Q(\bus_sdram.addr [18]),
    .D(mem_la_addr[18]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_17_s0 (
    .Q(\bus_sdram.addr [17]),
    .D(mem_la_addr[17]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_16_s0 (
    .Q(\bus_sdram.addr [16]),
    .D(mem_la_addr[16]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_15_s0 (
    .Q(\bus_sdram.addr [15]),
    .D(mem_la_addr[15]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_14_s0 (
    .Q(\bus_sdram.addr [14]),
    .D(mem_la_addr[14]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_13_s0 (
    .Q(\bus_sdram.addr [13]),
    .D(mem_la_addr[13]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_12_s0 (
    .Q(\bus_sdram.addr [12]),
    .D(mem_la_addr[12]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_11_s0 (
    .Q(\bus_sdram.addr [11]),
    .D(mem_la_addr[11]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_10_s0 (
    .Q(\bus_sdram.addr [10]),
    .D(mem_la_addr[10]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_9_s0 (
    .Q(\bus_sdram.addr [9]),
    .D(mem_la_addr[9]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_8_s0 (
    .Q(\bus_sdram.addr [8]),
    .D(mem_la_addr[8]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_7_s0 (
    .Q(\bus_sdram.addr [7]),
    .D(mem_la_addr[7]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_6_s0 (
    .Q(\bus_sdram.addr [6]),
    .D(mem_la_addr[6]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_5_s0 (
    .Q(\bus_sdram.addr [5]),
    .D(mem_la_addr[5]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_4_s0 (
    .Q(\bus_sdram.addr [4]),
    .D(mem_la_addr[4]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_3_s0 (
    .Q(\bus_sdram.addr [3]),
    .D(mem_la_addr[3]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFE mem_addr_2_s0 (
    .Q(\bus_sdram.addr [2]),
    .D(mem_la_addr[2]),
    .CLK(clk_54),
    .CE(n5731_4) 
);
  DFFRE mem_wstrb_3_s0 (
    .Q(\bus_sdram.we [3]),
    .D(n636_5),
    .CLK(clk_54),
    .CE(n5731_4),
    .RESET(mem_instr_6) 
);
  DFFRE mem_wstrb_2_s0 (
    .Q(\bus_sdram.we [2]),
    .D(n635_3),
    .CLK(clk_54),
    .CE(n5731_4),
    .RESET(mem_instr_6) 
);
  DFFRE mem_wstrb_1_s0 (
    .Q(\bus_sdram.we [1]),
    .D(n634_9),
    .CLK(clk_54),
    .CE(n5731_4),
    .RESET(mem_instr_6) 
);
  DFFRE mem_wstrb_0_s0 (
    .Q(\bus_sdram.we [0]),
    .D(n633_3),
    .CLK(clk_54),
    .CE(n5731_4),
    .RESET(mem_instr_6) 
);
  DFFE mem_wdata_31_s0 (
    .Q(\bus_sdram.wdat [31]),
    .D(mem_la_wdata_31_11),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_30_s0 (
    .Q(\bus_sdram.wdat [30]),
    .D(mem_la_wdata_30_10),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_29_s0 (
    .Q(\bus_sdram.wdat [29]),
    .D(mem_la_wdata_29_10),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_28_s0 (
    .Q(\bus_sdram.wdat [28]),
    .D(mem_la_wdata_28_10),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_27_s0 (
    .Q(\bus_sdram.wdat [27]),
    .D(mem_la_wdata_27_10),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_26_s0 (
    .Q(\bus_sdram.wdat [26]),
    .D(mem_la_wdata_26_10),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_25_s0 (
    .Q(\bus_sdram.wdat [25]),
    .D(mem_la_wdata_25_10),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_24_s0 (
    .Q(\bus_sdram.wdat [24]),
    .D(mem_la_wdata_24_10),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_23_s0 (
    .Q(\bus_sdram.wdat [23]),
    .D(mem_la_wdata_23_9),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_22_s0 (
    .Q(\bus_sdram.wdat [22]),
    .D(mem_la_wdata_22_9),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_21_s0 (
    .Q(\bus_sdram.wdat [21]),
    .D(mem_la_wdata_21_9),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_20_s0 (
    .Q(\bus_sdram.wdat [20]),
    .D(mem_la_wdata_20_9),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_19_s0 (
    .Q(\bus_sdram.wdat [19]),
    .D(mem_la_wdata_19_9),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_18_s0 (
    .Q(\bus_sdram.wdat [18]),
    .D(mem_la_wdata_18_9),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_17_s0 (
    .Q(\bus_sdram.wdat [17]),
    .D(mem_la_wdata_17_9),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_16_s0 (
    .Q(\bus_sdram.wdat [16]),
    .D(mem_la_wdata_16_9),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_15_s0 (
    .Q(\bus_sdram.wdat [15]),
    .D(mem_la_wdata[15]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_14_s0 (
    .Q(\bus_sdram.wdat [14]),
    .D(mem_la_wdata[14]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_13_s0 (
    .Q(\bus_sdram.wdat [13]),
    .D(mem_la_wdata[13]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_12_s0 (
    .Q(\bus_sdram.wdat [12]),
    .D(mem_la_wdata[12]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_11_s0 (
    .Q(\bus_sdram.wdat [11]),
    .D(mem_la_wdata[11]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_10_s0 (
    .Q(\bus_sdram.wdat [10]),
    .D(mem_la_wdata[10]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_9_s0 (
    .Q(\bus_sdram.wdat [9]),
    .D(mem_la_wdata[9]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_8_s0 (
    .Q(\bus_sdram.wdat [8]),
    .D(mem_la_wdata[8]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_7_s0 (
    .Q(\csr.uart_tx_data [7]),
    .D(reg_op2[7]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_6_s0 (
    .Q(\csr.uart_tx_data [6]),
    .D(reg_op2[6]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_5_s0 (
    .Q(\csr.uart_tx_data [5]),
    .D(reg_op2[5]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_4_s0 (
    .Q(\csr.uart_tx_data [4]),
    .D(reg_op2[4]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_3_s0 (
    .Q(\csr.uart_tx_data [3]),
    .D(reg_op2[3]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_2_s0 (
    .Q(\csr.uart_tx_data [2]),
    .D(reg_op2[2]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_1_s0 (
    .Q(\csr.uart_tx_data [1]),
    .D(reg_op2[1]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFE mem_wdata_0_s0 (
    .Q(\csr.uart_tx_data [0]),
    .D(reg_op2[0]),
    .CLK(clk_54),
    .CE(n718_4) 
);
  DFFRE mem_instr_s0 (
    .Q(cpu_instr),
    .D(n244_3),
    .CLK(clk_54),
    .CE(mem_instr_6),
    .RESET(n718_4) 
);
  DFF is_lui_auipc_jal_s0 (
    .Q(is_lui_auipc_jal),
    .D(n894_3),
    .CLK(clk_54) 
);
  DFFR is_lui_auipc_jal_jalr_addi_add_sub_s0 (
    .Q(is_lui_auipc_jal_jalr_addi_add_sub),
    .D(n895_3),
    .CLK(clk_54),
    .RESET(n1035_3) 
);
  DFF is_slti_blt_slt_s0 (
    .Q(is_slti_blt_slt),
    .D(n896_3),
    .CLK(clk_54) 
);
  DFF is_sltiu_bltu_sltu_s0 (
    .Q(is_sltiu_bltu_sltu),
    .D(n897_3),
    .CLK(clk_54) 
);
  DFF is_lbu_lhu_lw_s0 (
    .Q(is_lbu_lhu_lw),
    .D(n898_3),
    .CLK(clk_54) 
);
  DFFR is_compare_s0 (
    .Q(is_compare),
    .D(n899_3),
    .CLK(clk_54),
    .RESET(n5859_6) 
);
  DFFE instr_lui_s0 (
    .Q(instr_lui),
    .D(n906_19),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE instr_auipc_s0 (
    .Q(instr_auipc),
    .D(n911_10),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE instr_jal_s0 (
    .Q(instr_jal),
    .D(n918_14),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE instr_jalr_s0 (
    .Q(instr_jalr),
    .D(n926_3),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFRE is_beq_bne_blt_bge_bltu_bgeu_s0 (
    .Q(is_beq_bne_blt_bge_bltu_bgeu),
    .D(n945_10),
    .CLK(clk_54),
    .CE(n900_3),
    .RESET(n6_6) 
);
  DFFE is_lb_lh_lw_lbu_lhu_s0 (
    .Q(is_lb_lh_lw_lbu_lhu),
    .D(n948_10),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE is_sb_sh_sw_s0 (
    .Q(is_sb_sh_sw),
    .D(n952_8),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE is_alu_reg_imm_s0 (
    .Q(is_alu_reg_imm),
    .D(n956_6),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE is_alu_reg_reg_s0 (
    .Q(is_alu_reg_reg),
    .D(n961_7),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_31_s0 (
    .Q(decoded_imm_uj[31]),
    .D(mem_rdata_latched_noshuffle[31]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_19_s0 (
    .Q(decoded_imm_uj[19]),
    .D(mem_rdata_latched_noshuffle[19]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_18_s0 (
    .Q(decoded_imm_uj[18]),
    .D(mem_rdata_latched_noshuffle[18]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_17_s0 (
    .Q(decoded_imm_uj[17]),
    .D(mem_rdata_latched_noshuffle[17]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_16_s0 (
    .Q(decoded_imm_uj[16]),
    .D(mem_rdata_latched_noshuffle[16]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_15_s0 (
    .Q(decoded_imm_uj[15]),
    .D(mem_rdata_latched_noshuffle[15]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_14_s0 (
    .Q(decoded_imm_uj[14]),
    .D(mem_rdata_latched_noshuffle[14]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_13_s0 (
    .Q(decoded_imm_uj[13]),
    .D(mem_rdata_latched_noshuffle[13]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_12_s0 (
    .Q(decoded_imm_uj[12]),
    .D(mem_rdata_latched_noshuffle[12]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_11_s0 (
    .Q(decoded_imm_uj[11]),
    .D(mem_rdata_latched_noshuffle[20]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_10_s0 (
    .Q(decoded_imm_uj[10]),
    .D(mem_rdata_latched_noshuffle[30]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_9_s0 (
    .Q(decoded_imm_uj[9]),
    .D(mem_rdata_latched_noshuffle[29]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_8_s0 (
    .Q(decoded_imm_uj[8]),
    .D(mem_rdata_latched_noshuffle[28]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_7_s0 (
    .Q(decoded_imm_uj[7]),
    .D(mem_rdata_latched_noshuffle[27]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_6_s0 (
    .Q(decoded_imm_uj[6]),
    .D(mem_rdata_latched_noshuffle[26]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_5_s0 (
    .Q(decoded_imm_uj[5]),
    .D(mem_rdata_latched_noshuffle[25]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_4_s0 (
    .Q(decoded_imm_uj[4]),
    .D(mem_rdata_latched_noshuffle[24]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_3_s0 (
    .Q(decoded_imm_uj[3]),
    .D(mem_rdata_latched_noshuffle[23]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_2_s0 (
    .Q(decoded_imm_uj[2]),
    .D(mem_rdata_latched_noshuffle[22]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_imm_uj_1_s0 (
    .Q(decoded_imm_uj[1]),
    .D(mem_rdata_latched_noshuffle[21]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_rdst_4_s0 (
    .Q(decoded_rdst[4]),
    .D(mem_rdata_latched_noshuffle[11]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_rdst_3_s0 (
    .Q(decoded_rdst[3]),
    .D(mem_rdata_latched_noshuffle[10]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_rdst_2_s0 (
    .Q(decoded_rdst[2]),
    .D(mem_rdata_latched_noshuffle[9]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_rdst_1_s0 (
    .Q(decoded_rdst[1]),
    .D(mem_rdata_latched_noshuffle[8]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFE decoded_rdst_0_s0 (
    .Q(decoded_rdst[0]),
    .D(mem_rdata_latched_noshuffle[7]),
    .CLK(clk_54),
    .CE(n900_3) 
);
  DFFRE instr_beq_s0 (
    .Q(instr_beq),
    .D(n1037_6),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_bne_s0 (
    .Q(instr_bne),
    .D(n1040_6),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_blt_s0 (
    .Q(instr_blt),
    .D(n1043_5),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_bge_s0 (
    .Q(instr_bge),
    .D(n1047_5),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_bltu_s0 (
    .Q(instr_bltu),
    .D(n1051_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_bgeu_s0 (
    .Q(instr_bgeu),
    .D(n1056_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFE instr_lb_s0 (
    .Q(instr_lb),
    .D(n1058_5),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE instr_lh_s0 (
    .Q(instr_lh),
    .D(n1061_5),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE instr_lw_s0 (
    .Q(instr_lw),
    .D(n1064_3),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE instr_lbu_s0 (
    .Q(instr_lbu),
    .D(n1067_5),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE instr_lhu_s0 (
    .Q(instr_lhu),
    .D(n1071_5),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE instr_sb_s0 (
    .Q(instr_sb),
    .D(n1073_5),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE instr_sh_s0 (
    .Q(instr_sh),
    .D(n1076_5),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE instr_sw_s0 (
    .Q(instr_sw),
    .D(n1079_3),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFRE instr_addi_s0 (
    .Q(instr_addi),
    .D(n1081_5),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_slti_s0 (
    .Q(instr_slti),
    .D(n1084_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_sltiu_s0 (
    .Q(instr_sltiu),
    .D(n1088_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_xori_s0 (
    .Q(instr_xori),
    .D(n1091_5),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_ori_s0 (
    .Q(instr_ori),
    .D(n1095_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_andi_s0 (
    .Q(instr_andi),
    .D(n1100_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFE instr_slli_s0 (
    .Q(instr_slli),
    .D(n1105_3),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE instr_srli_s0 (
    .Q(instr_srli),
    .D(n1111_3),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE instr_srai_s0 (
    .Q(instr_srai),
    .D(n1118_3),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFRE instr_add_s0 (
    .Q(instr_add),
    .D(n1122_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_sub_s0 (
    .Q(instr_sub),
    .D(n1127_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_sll_s0 (
    .Q(instr_sll),
    .D(n1132_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_slt_s0 (
    .Q(instr_slt),
    .D(n1137_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_sltu_s0 (
    .Q(instr_sltu),
    .D(n1143_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_xor_s0 (
    .Q(instr_xor),
    .D(n1148_5),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_srl_s0 (
    .Q(instr_srl),
    .D(n1154_5),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_sra_s0 (
    .Q(instr_sra),
    .D(n1161_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_or_s0 (
    .Q(instr_or),
    .D(n1167_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFRE instr_and_s0 (
    .Q(instr_and),
    .D(n1174_3),
    .CLK(clk_54),
    .CE(n1035_3),
    .RESET(n6_6) 
);
  DFFE is_slli_srli_srai_s0 (
    .Q(is_slli_srli_srai),
    .D(n1305_3),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE is_jalr_addi_slti_sltiu_xori_ori_andi_s0 (
    .Q(is_jalr_addi_slti_sltiu_xori_ori_andi),
    .D(n1323_5),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE is_sll_srl_sra_s0 (
    .Q(is_sll_srl_sra),
    .D(n1340_3),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_31_s0 (
    .Q(decoded_imm[31]),
    .D(n1362_10),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_30_s0 (
    .Q(decoded_imm[30]),
    .D(n1364_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_29_s0 (
    .Q(decoded_imm[29]),
    .D(n1366_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_28_s0 (
    .Q(decoded_imm[28]),
    .D(n1368_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_27_s0 (
    .Q(decoded_imm[27]),
    .D(n1370_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_26_s0 (
    .Q(decoded_imm[26]),
    .D(n1372_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_25_s0 (
    .Q(decoded_imm[25]),
    .D(n1374_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_24_s0 (
    .Q(decoded_imm[24]),
    .D(n1376_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_23_s0 (
    .Q(decoded_imm[23]),
    .D(n1378_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_22_s0 (
    .Q(decoded_imm[22]),
    .D(n1380_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_21_s0 (
    .Q(decoded_imm[21]),
    .D(n1382_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_20_s0 (
    .Q(decoded_imm[20]),
    .D(n1384_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_19_s0 (
    .Q(decoded_imm[19]),
    .D(n1386_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_18_s0 (
    .Q(decoded_imm[18]),
    .D(n1388_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_17_s0 (
    .Q(decoded_imm[17]),
    .D(n1390_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_16_s0 (
    .Q(decoded_imm[16]),
    .D(n1392_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_15_s0 (
    .Q(decoded_imm[15]),
    .D(n1394_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_14_s0 (
    .Q(decoded_imm[14]),
    .D(n1396_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_13_s0 (
    .Q(decoded_imm[13]),
    .D(n1398_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_12_s0 (
    .Q(decoded_imm[12]),
    .D(n1400_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_11_s0 (
    .Q(decoded_imm[11]),
    .D(n1403_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_10_s0 (
    .Q(decoded_imm[10]),
    .D(n1406_10),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_9_s0 (
    .Q(decoded_imm[9]),
    .D(n1409_10),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_8_s0 (
    .Q(decoded_imm[8]),
    .D(n1412_10),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_7_s0 (
    .Q(decoded_imm[7]),
    .D(n1415_10),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_6_s0 (
    .Q(decoded_imm[6]),
    .D(n1418_10),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_5_s0 (
    .Q(decoded_imm[5]),
    .D(n1421_10),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_4_s0 (
    .Q(decoded_imm[4]),
    .D(n1424_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_3_s0 (
    .Q(decoded_imm[3]),
    .D(n1427_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_2_s0 (
    .Q(decoded_imm[2]),
    .D(n1430_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_1_s0 (
    .Q(decoded_imm[1]),
    .D(n1433_9),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFE decoded_imm_0_s0 (
    .Q(decoded_imm[0]),
    .D(n1435_11),
    .CLK(clk_54),
    .CE(n1035_3) 
);
  DFFR trap_s0 (
    .Q(trap),
    .D(n3902_11),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFF reg_sh_4_s0 (
    .Q(reg_sh[4]),
    .D(n3758_10),
    .CLK(clk_54) 
);
  DFF reg_sh_3_s0 (
    .Q(reg_sh[3]),
    .D(n3759_10),
    .CLK(clk_54) 
);
  DFF reg_sh_2_s0 (
    .Q(reg_sh[2]),
    .D(n3760_10),
    .CLK(clk_54) 
);
  DFFR reg_out_31_s0 (
    .Q(reg_out[31]),
    .D(n3719_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_30_s0 (
    .Q(reg_out[30]),
    .D(n3720_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_29_s0 (
    .Q(reg_out[29]),
    .D(n3721_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_28_s0 (
    .Q(reg_out[28]),
    .D(n3722_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_27_s0 (
    .Q(reg_out[27]),
    .D(n3723_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_26_s0 (
    .Q(reg_out[26]),
    .D(n3724_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_25_s0 (
    .Q(reg_out[25]),
    .D(n3725_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_24_s0 (
    .Q(reg_out[24]),
    .D(n3726_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_23_s0 (
    .Q(reg_out[23]),
    .D(n3727_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_22_s0 (
    .Q(reg_out[22]),
    .D(n3728_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_21_s0 (
    .Q(reg_out[21]),
    .D(n3729_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_20_s0 (
    .Q(reg_out[20]),
    .D(n3730_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_19_s0 (
    .Q(reg_out[19]),
    .D(n3731_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_18_s0 (
    .Q(reg_out[18]),
    .D(n3732_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_17_s0 (
    .Q(reg_out[17]),
    .D(n3733_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_16_s0 (
    .Q(reg_out[16]),
    .D(n3734_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFS reg_out_15_s0 (
    .Q(reg_out[15]),
    .D(n3735_10),
    .CLK(clk_54),
    .SET(n6_6) 
);
  DFFR reg_out_14_s0 (
    .Q(reg_out[14]),
    .D(n3736_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_13_s0 (
    .Q(reg_out[13]),
    .D(n3737_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_12_s0 (
    .Q(reg_out[12]),
    .D(n3738_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_11_s0 (
    .Q(reg_out[11]),
    .D(n3739_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_10_s0 (
    .Q(reg_out[10]),
    .D(n3740_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_9_s0 (
    .Q(reg_out[9]),
    .D(n3741_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_8_s0 (
    .Q(reg_out[8]),
    .D(n3742_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_7_s0 (
    .Q(reg_out[7]),
    .D(n3743_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_6_s0 (
    .Q(reg_out[6]),
    .D(n3744_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_5_s0 (
    .Q(reg_out[5]),
    .D(n3745_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_4_s0 (
    .Q(reg_out[4]),
    .D(n3746_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_3_s0 (
    .Q(reg_out[3]),
    .D(n3747_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_2_s0 (
    .Q(reg_out[2]),
    .D(n3748_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_1_s0 (
    .Q(reg_out[1]),
    .D(n3749_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFR reg_out_0_s0 (
    .Q(reg_out[0]),
    .D(n3750_10),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFF alu_out_q_31_s0 (
    .Q(alu_out_q[31]),
    .D(alu_out[31]),
    .CLK(clk_54) 
);
  DFF alu_out_q_30_s0 (
    .Q(alu_out_q[30]),
    .D(alu_out[30]),
    .CLK(clk_54) 
);
  DFF alu_out_q_29_s0 (
    .Q(alu_out_q[29]),
    .D(alu_out[29]),
    .CLK(clk_54) 
);
  DFF alu_out_q_28_s0 (
    .Q(alu_out_q[28]),
    .D(alu_out[28]),
    .CLK(clk_54) 
);
  DFF alu_out_q_27_s0 (
    .Q(alu_out_q[27]),
    .D(alu_out[27]),
    .CLK(clk_54) 
);
  DFF alu_out_q_26_s0 (
    .Q(alu_out_q[26]),
    .D(alu_out[26]),
    .CLK(clk_54) 
);
  DFF alu_out_q_25_s0 (
    .Q(alu_out_q[25]),
    .D(alu_out[25]),
    .CLK(clk_54) 
);
  DFF alu_out_q_24_s0 (
    .Q(alu_out_q[24]),
    .D(alu_out[24]),
    .CLK(clk_54) 
);
  DFF alu_out_q_23_s0 (
    .Q(alu_out_q[23]),
    .D(alu_out[23]),
    .CLK(clk_54) 
);
  DFF alu_out_q_22_s0 (
    .Q(alu_out_q[22]),
    .D(alu_out[22]),
    .CLK(clk_54) 
);
  DFF alu_out_q_21_s0 (
    .Q(alu_out_q[21]),
    .D(alu_out[21]),
    .CLK(clk_54) 
);
  DFF alu_out_q_20_s0 (
    .Q(alu_out_q[20]),
    .D(alu_out[20]),
    .CLK(clk_54) 
);
  DFF alu_out_q_19_s0 (
    .Q(alu_out_q[19]),
    .D(alu_out[19]),
    .CLK(clk_54) 
);
  DFF alu_out_q_18_s0 (
    .Q(alu_out_q[18]),
    .D(alu_out[18]),
    .CLK(clk_54) 
);
  DFF alu_out_q_17_s0 (
    .Q(alu_out_q[17]),
    .D(alu_out[17]),
    .CLK(clk_54) 
);
  DFF alu_out_q_16_s0 (
    .Q(alu_out_q[16]),
    .D(alu_out[16]),
    .CLK(clk_54) 
);
  DFF alu_out_q_15_s0 (
    .Q(alu_out_q[15]),
    .D(alu_out[15]),
    .CLK(clk_54) 
);
  DFF alu_out_q_14_s0 (
    .Q(alu_out_q[14]),
    .D(alu_out[14]),
    .CLK(clk_54) 
);
  DFF alu_out_q_13_s0 (
    .Q(alu_out_q[13]),
    .D(alu_out[13]),
    .CLK(clk_54) 
);
  DFF alu_out_q_12_s0 (
    .Q(alu_out_q[12]),
    .D(alu_out[12]),
    .CLK(clk_54) 
);
  DFF alu_out_q_11_s0 (
    .Q(alu_out_q[11]),
    .D(alu_out[11]),
    .CLK(clk_54) 
);
  DFF alu_out_q_10_s0 (
    .Q(alu_out_q[10]),
    .D(alu_out[10]),
    .CLK(clk_54) 
);
  DFF alu_out_q_9_s0 (
    .Q(alu_out_q[9]),
    .D(alu_out[9]),
    .CLK(clk_54) 
);
  DFF alu_out_q_8_s0 (
    .Q(alu_out_q[8]),
    .D(alu_out[8]),
    .CLK(clk_54) 
);
  DFF alu_out_q_7_s0 (
    .Q(alu_out_q[7]),
    .D(alu_out[7]),
    .CLK(clk_54) 
);
  DFF alu_out_q_6_s0 (
    .Q(alu_out_q[6]),
    .D(alu_out[6]),
    .CLK(clk_54) 
);
  DFF alu_out_q_5_s0 (
    .Q(alu_out_q[5]),
    .D(alu_out[5]),
    .CLK(clk_54) 
);
  DFF alu_out_q_4_s0 (
    .Q(alu_out_q[4]),
    .D(alu_out[4]),
    .CLK(clk_54) 
);
  DFF alu_out_q_3_s0 (
    .Q(alu_out_q[3]),
    .D(alu_out[3]),
    .CLK(clk_54) 
);
  DFF alu_out_q_2_s0 (
    .Q(alu_out_q[2]),
    .D(alu_out[2]),
    .CLK(clk_54) 
);
  DFF alu_out_q_1_s0 (
    .Q(alu_out_q[1]),
    .D(alu_out[1]),
    .CLK(clk_54) 
);
  DFF alu_out_q_0_s0 (
    .Q(alu_out_q[0]),
    .D(alu_out[0]),
    .CLK(clk_54) 
);
  DFF decoder_trigger_s0 (
    .Q(decoder_trigger),
    .D(n4151_5),
    .CLK(clk_54) 
);
  DFFR decoder_pseudo_trigger_s0 (
    .Q(decoder_pseudo_trigger),
    .D(n3752_15),
    .CLK(clk_54),
    .RESET(n6_6) 
);
  DFFRE reg_pc_31_s0 (
    .Q(reg_pc[31]),
    .D(n2600_6),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_30_s0 (
    .Q(reg_pc[30]),
    .D(n2601_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_29_s0 (
    .Q(reg_pc[29]),
    .D(n2602_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_28_s0 (
    .Q(reg_pc[28]),
    .D(n2603_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_27_s0 (
    .Q(reg_pc[27]),
    .D(n2604_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_26_s0 (
    .Q(reg_pc[26]),
    .D(n2605_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_25_s0 (
    .Q(reg_pc[25]),
    .D(n2606_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_24_s0 (
    .Q(reg_pc[24]),
    .D(n2607_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_23_s0 (
    .Q(reg_pc[23]),
    .D(n2608_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_22_s0 (
    .Q(reg_pc[22]),
    .D(n2609_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_21_s0 (
    .Q(reg_pc[21]),
    .D(n2610_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_20_s0 (
    .Q(reg_pc[20]),
    .D(n2611_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_19_s0 (
    .Q(reg_pc[19]),
    .D(n2612_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_18_s0 (
    .Q(reg_pc[18]),
    .D(n2613_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_17_s0 (
    .Q(reg_pc[17]),
    .D(n2614_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_16_s0 (
    .Q(reg_pc[16]),
    .D(n2615_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_15_s0 (
    .Q(reg_pc[15]),
    .D(n2616_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_14_s0 (
    .Q(reg_pc[14]),
    .D(n2617_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_13_s0 (
    .Q(reg_pc[13]),
    .D(n2618_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_12_s0 (
    .Q(reg_pc[12]),
    .D(n2619_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_11_s0 (
    .Q(reg_pc[11]),
    .D(n2620_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_10_s0 (
    .Q(reg_pc[10]),
    .D(n2621_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_9_s0 (
    .Q(reg_pc[9]),
    .D(n2622_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_8_s0 (
    .Q(reg_pc[8]),
    .D(n2623_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_7_s0 (
    .Q(reg_pc[7]),
    .D(n2624_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_6_s0 (
    .Q(reg_pc[6]),
    .D(n2625_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_5_s0 (
    .Q(reg_pc[5]),
    .D(n2626_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_4_s0 (
    .Q(reg_pc[4]),
    .D(n2627_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_3_s0 (
    .Q(reg_pc[3]),
    .D(n2628_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_2_s0 (
    .Q(reg_pc[2]),
    .D(n2629_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_pc_1_s0 (
    .Q(reg_pc[1]),
    .D(n2630_5),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_31_s0 (
    .Q(reg_next_pc[31]),
    .D(n2814_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_30_s0 (
    .Q(reg_next_pc[30]),
    .D(n2815_7),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_29_s0 (
    .Q(reg_next_pc[29]),
    .D(n2816_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_28_s0 (
    .Q(reg_next_pc[28]),
    .D(n2817_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_27_s0 (
    .Q(reg_next_pc[27]),
    .D(n2818_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_26_s0 (
    .Q(reg_next_pc[26]),
    .D(n2819_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_25_s0 (
    .Q(reg_next_pc[25]),
    .D(n2820_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_24_s0 (
    .Q(reg_next_pc[24]),
    .D(n2821_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_23_s0 (
    .Q(reg_next_pc[23]),
    .D(n2822_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_22_s0 (
    .Q(reg_next_pc[22]),
    .D(n2823_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_21_s0 (
    .Q(reg_next_pc[21]),
    .D(n2824_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_20_s0 (
    .Q(reg_next_pc[20]),
    .D(n2825_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_19_s0 (
    .Q(reg_next_pc[19]),
    .D(n2826_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_18_s0 (
    .Q(reg_next_pc[18]),
    .D(n2827_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_17_s0 (
    .Q(reg_next_pc[17]),
    .D(n2828_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_16_s0 (
    .Q(reg_next_pc[16]),
    .D(n2829_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_15_s0 (
    .Q(reg_next_pc[15]),
    .D(n2830_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_14_s0 (
    .Q(reg_next_pc[14]),
    .D(n2831_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_13_s0 (
    .Q(reg_next_pc[13]),
    .D(n2832_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_12_s0 (
    .Q(reg_next_pc[12]),
    .D(n2833_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_11_s0 (
    .Q(reg_next_pc[11]),
    .D(n2834_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_10_s0 (
    .Q(reg_next_pc[10]),
    .D(n2835_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_9_s0 (
    .Q(reg_next_pc[9]),
    .D(n2836_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_8_s0 (
    .Q(reg_next_pc[8]),
    .D(n2837_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_7_s0 (
    .Q(reg_next_pc[7]),
    .D(n2838_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_6_s0 (
    .Q(reg_next_pc[6]),
    .D(n2839_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_5_s0 (
    .Q(reg_next_pc[5]),
    .D(n2840_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_4_s0 (
    .Q(reg_next_pc[4]),
    .D(n2841_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_3_s0 (
    .Q(reg_next_pc[3]),
    .D(n2842_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_2_s0 (
    .Q(reg_next_pc[2]),
    .D(n2843_3),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFRE reg_next_pc_1_s0 (
    .Q(reg_next_pc[1]),
    .D(n2844_6),
    .CLK(clk_54),
    .CE(n3835_8),
    .RESET(n6_6) 
);
  DFFE mem_wordsize_1_s0 (
    .Q(mem_wordsize[1]),
    .D(n3681_17),
    .CLK(clk_54),
    .CE(mem_wordsize_1_7) 
);
  DFFE mem_wordsize_0_s0 (
    .Q(mem_wordsize[0]),
    .D(n3682_15),
    .CLK(clk_54),
    .CE(mem_wordsize_1_7) 
);
  DFFE reg_op1_31_s0 (
    .Q(reg_op1[31]),
    .D(n3686_14),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_30_s0 (
    .Q(reg_op1[30]),
    .D(n3687_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_29_s0 (
    .Q(reg_op1[29]),
    .D(n3688_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_28_s0 (
    .Q(reg_op1[28]),
    .D(n3689_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_27_s0 (
    .Q(reg_op1[27]),
    .D(n3690_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_26_s0 (
    .Q(reg_op1[26]),
    .D(n3691_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_25_s0 (
    .Q(reg_op1[25]),
    .D(n3692_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_24_s0 (
    .Q(reg_op1[24]),
    .D(n3693_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_23_s0 (
    .Q(reg_op1[23]),
    .D(n3694_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_22_s0 (
    .Q(reg_op1[22]),
    .D(n3695_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_21_s0 (
    .Q(reg_op1[21]),
    .D(n3696_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_20_s0 (
    .Q(reg_op1[20]),
    .D(n3697_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_19_s0 (
    .Q(reg_op1[19]),
    .D(n3698_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_18_s0 (
    .Q(reg_op1[18]),
    .D(n3699_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_17_s0 (
    .Q(reg_op1[17]),
    .D(n3700_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_16_s0 (
    .Q(reg_op1[16]),
    .D(n3701_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_15_s0 (
    .Q(reg_op1[15]),
    .D(n3702_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_14_s0 (
    .Q(reg_op1[14]),
    .D(n3703_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_13_s0 (
    .Q(reg_op1[13]),
    .D(n3704_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_12_s0 (
    .Q(reg_op1[12]),
    .D(n3705_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_11_s0 (
    .Q(reg_op1[11]),
    .D(n3706_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_10_s0 (
    .Q(reg_op1[10]),
    .D(n3707_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_9_s0 (
    .Q(reg_op1[9]),
    .D(n3708_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_8_s0 (
    .Q(reg_op1[8]),
    .D(n3709_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_7_s0 (
    .Q(reg_op1[7]),
    .D(n3710_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_6_s0 (
    .Q(reg_op1[6]),
    .D(n3711_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_5_s0 (
    .Q(reg_op1[5]),
    .D(n3712_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_4_s0 (
    .Q(reg_op1[4]),
    .D(n3713_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_3_s0 (
    .Q(reg_op1[3]),
    .D(n3714_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_2_s0 (
    .Q(reg_op1[2]),
    .D(n3715_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_1_s0 (
    .Q(reg_op1[1]),
    .D(n3716_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op1_0_s0 (
    .Q(reg_op1[0]),
    .D(n3717_13),
    .CLK(clk_54),
    .CE(reg_op1_31_6) 
);
  DFFE reg_op2_31_s0 (
    .Q(reg_op2[31]),
    .D(n3771_15),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_30_s0 (
    .Q(reg_op2[30]),
    .D(n3772_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_29_s0 (
    .Q(reg_op2[29]),
    .D(n3773_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_28_s0 (
    .Q(reg_op2[28]),
    .D(n3774_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_27_s0 (
    .Q(reg_op2[27]),
    .D(n3775_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_26_s0 (
    .Q(reg_op2[26]),
    .D(n3776_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_25_s0 (
    .Q(reg_op2[25]),
    .D(n3777_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_24_s0 (
    .Q(reg_op2[24]),
    .D(n3778_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_23_s0 (
    .Q(reg_op2[23]),
    .D(n3779_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_22_s0 (
    .Q(reg_op2[22]),
    .D(n3780_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_21_s0 (
    .Q(reg_op2[21]),
    .D(n3781_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_20_s0 (
    .Q(reg_op2[20]),
    .D(n3782_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_19_s0 (
    .Q(reg_op2[19]),
    .D(n3783_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_18_s0 (
    .Q(reg_op2[18]),
    .D(n3784_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_17_s0 (
    .Q(reg_op2[17]),
    .D(n3785_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_16_s0 (
    .Q(reg_op2[16]),
    .D(n3786_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_15_s0 (
    .Q(reg_op2[15]),
    .D(n3787_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_14_s0 (
    .Q(reg_op2[14]),
    .D(n3788_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_13_s0 (
    .Q(reg_op2[13]),
    .D(n3789_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_12_s0 (
    .Q(reg_op2[12]),
    .D(n3790_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_11_s0 (
    .Q(reg_op2[11]),
    .D(n3791_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_10_s0 (
    .Q(reg_op2[10]),
    .D(n3792_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_9_s0 (
    .Q(reg_op2[9]),
    .D(n3793_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_8_s0 (
    .Q(reg_op2[8]),
    .D(n3794_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_7_s0 (
    .Q(reg_op2[7]),
    .D(n3795_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_6_s0 (
    .Q(reg_op2[6]),
    .D(n3796_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_5_s0 (
    .Q(reg_op2[5]),
    .D(n3797_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_4_s0 (
    .Q(reg_op2[4]),
    .D(n3798_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_3_s0 (
    .Q(reg_op2[3]),
    .D(n3799_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_2_s0 (
    .Q(reg_op2[2]),
    .D(n3800_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_1_s0 (
    .Q(reg_op2[1]),
    .D(n3801_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFE reg_op2_0_s0 (
    .Q(reg_op2[0]),
    .D(n3802_13),
    .CLK(clk_54),
    .CE(n4156_4) 
);
  DFFRE mem_do_prefetch_s0 (
    .Q(mem_do_prefetch),
    .D(n2774_5),
    .CLK(clk_54),
    .CE(n4221_6),
    .RESET(n4247_4) 
);
  DFFSE mem_do_rdata_s0 (
    .Q(mem_do_rdata),
    .D(GND),
    .CLK(clk_54),
    .CE(n4247_4),
    .SET(n4150_5) 
);
  DFFSE mem_do_wdata_s0 (
    .Q(mem_do_wdata),
    .D(GND),
    .CLK(clk_54),
    .CE(n4247_4),
    .SET(n4153_10) 
);
  DFFE reg_sh_1_s1 (
    .Q(reg_sh[1]),
    .D(n3761_10),
    .CLK(clk_54),
    .CE(reg_sh_1_11) 
);
defparam reg_sh_1_s1.INIT=1'b0;
  DFFE reg_sh_0_s1 (
    .Q(reg_sh[0]),
    .D(n3762_10),
    .CLK(clk_54),
    .CE(reg_sh_1_11) 
);
defparam reg_sh_0_s1.INIT=1'b0;
  DFFRE latched_stalu_s1 (
    .Q(latched_stalu),
    .D(cpu_state[2]),
    .CLK(clk_54),
    .CE(latched_stalu_8),
    .RESET(n6_6) 
);
defparam latched_stalu_s1.INIT=1'b0;
  DFFRE latched_branch_s1 (
    .Q(latched_branch),
    .D(n3768_13),
    .CLK(clk_54),
    .CE(latched_branch_8),
    .RESET(n6_6) 
);
defparam latched_branch_s1.INIT=1'b0;
  DFFRE latched_is_lu_s1 (
    .Q(latched_is_lu),
    .D(n3683_19),
    .CLK(clk_54),
    .CE(n3683_17),
    .RESET(n6_6) 
);
defparam latched_is_lu_s1.INIT=1'b0;
  DFFRE latched_is_lh_s1 (
    .Q(latched_is_lh),
    .D(n3684_16),
    .CLK(clk_54),
    .CE(n3683_17),
    .RESET(n6_6) 
);
defparam latched_is_lh_s1.INIT=1'b0;
  DFFRE latched_is_lb_s1 (
    .Q(latched_is_lb),
    .D(n3685_16),
    .CLK(clk_54),
    .CE(n3683_17),
    .RESET(n6_6) 
);
defparam latched_is_lb_s1.INIT=1'b0;
  DFFRE latched_rdst_4_s1 (
    .Q(latched_rdst[4]),
    .D(n3763_18),
    .CLK(clk_54),
    .CE(latched_rdst_4_15),
    .RESET(n6_6) 
);
defparam latched_rdst_4_s1.INIT=1'b0;
  DFFRE latched_rdst_3_s1 (
    .Q(latched_rdst[3]),
    .D(n3764_17),
    .CLK(clk_54),
    .CE(latched_rdst_4_15),
    .RESET(n6_6) 
);
defparam latched_rdst_3_s1.INIT=1'b0;
  DFFRE latched_rdst_2_s1 (
    .Q(latched_rdst[2]),
    .D(n3765_17),
    .CLK(clk_54),
    .CE(latched_rdst_4_15),
    .RESET(n6_6) 
);
defparam latched_rdst_2_s1.INIT=1'b0;
  DFFSE latched_rdst_1_s1 (
    .Q(latched_rdst[1]),
    .D(n3766_17),
    .CLK(clk_54),
    .CE(latched_rdst_4_15),
    .SET(n6_6) 
);
defparam latched_rdst_1_s1.INIT=1'b1;
  DFFRE latched_rdst_0_s1 (
    .Q(latched_rdst[0]),
    .D(n3767_17),
    .CLK(clk_54),
    .CE(latched_rdst_4_15),
    .RESET(n6_6) 
);
defparam latched_rdst_0_s1.INIT=1'b0;
  DFFRE cpu_state_2_s1 (
    .Q(cpu_state[2]),
    .D(n3753_24),
    .CLK(clk_54),
    .CE(cpu_state_1_7),
    .RESET(n5970_9) 
);
defparam cpu_state_2_s1.INIT=1'b0;
  DFF decoded_imm_uj_11_s4 (
    .Q(decoded_imm_uj_b[11]),
    .D(decoded_imm_uj_c[11]),
    .CLK(clk_54) 
);
  DFF decoded_imm_uj_1_s4 (
    .Q(decoded_imm_uj_b[1]),
    .D(decoded_imm_uj_c[1]),
    .CLK(clk_54) 
);
  DFF decoded_imm_uj_2_s4 (
    .Q(decoded_imm_uj_b[2]),
    .D(decoded_imm_uj_c[2]),
    .CLK(clk_54) 
);
  DFF decoded_imm_uj_3_s4 (
    .Q(decoded_imm_uj_b[3]),
    .D(decoded_imm_uj_c[3]),
    .CLK(clk_54) 
);
  DFF decoded_imm_uj_4_s4 (
    .Q(decoded_imm_uj_b[4]),
    .D(decoded_imm_uj_c[4]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_REDUCAREG_G_s (
    .Q(cpuregs_1821_REDUCAREG_G),
    .D(cpuregs_n2454_DOAL_G_0_7),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_0_s (
    .Q(cpuregs_1821_DIAREG_G[0]),
    .D(cpuregs_wrdata[0]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_1_s (
    .Q(cpuregs_1821_DIAREG_G[1]),
    .D(cpuregs_wrdata[1]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_2_s (
    .Q(cpuregs_1821_DIAREG_G[2]),
    .D(cpuregs_wrdata[2]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_3_s (
    .Q(cpuregs_1821_DIAREG_G[3]),
    .D(cpuregs_wrdata[3]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_4_s (
    .Q(cpuregs_1821_DIAREG_G[4]),
    .D(cpuregs_wrdata[4]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_5_s (
    .Q(cpuregs_1821_DIAREG_G[5]),
    .D(cpuregs_wrdata[5]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_6_s (
    .Q(cpuregs_1821_DIAREG_G[6]),
    .D(cpuregs_wrdata[6]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_7_s (
    .Q(cpuregs_1821_DIAREG_G[7]),
    .D(cpuregs_wrdata[7]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_8_s (
    .Q(cpuregs_1821_DIAREG_G[8]),
    .D(cpuregs_wrdata[8]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_9_s (
    .Q(cpuregs_1821_DIAREG_G[9]),
    .D(cpuregs_wrdata[9]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_10_s (
    .Q(cpuregs_1821_DIAREG_G[10]),
    .D(cpuregs_wrdata[10]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_11_s (
    .Q(cpuregs_1821_DIAREG_G[11]),
    .D(cpuregs_wrdata[11]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_12_s (
    .Q(cpuregs_1821_DIAREG_G[12]),
    .D(cpuregs_wrdata[12]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_13_s (
    .Q(cpuregs_1821_DIAREG_G[13]),
    .D(cpuregs_wrdata[13]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_14_s (
    .Q(cpuregs_1821_DIAREG_G[14]),
    .D(cpuregs_wrdata[14]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_15_s (
    .Q(cpuregs_1821_DIAREG_G[15]),
    .D(cpuregs_wrdata[15]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_16_s (
    .Q(cpuregs_1821_DIAREG_G[16]),
    .D(cpuregs_wrdata[16]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_17_s (
    .Q(cpuregs_1821_DIAREG_G[17]),
    .D(cpuregs_wrdata[17]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_18_s (
    .Q(cpuregs_1821_DIAREG_G[18]),
    .D(cpuregs_wrdata[18]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_19_s (
    .Q(cpuregs_1821_DIAREG_G[19]),
    .D(cpuregs_wrdata[19]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_20_s (
    .Q(cpuregs_1821_DIAREG_G[20]),
    .D(cpuregs_wrdata[20]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_21_s (
    .Q(cpuregs_1821_DIAREG_G[21]),
    .D(cpuregs_wrdata[21]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_22_s (
    .Q(cpuregs_1821_DIAREG_G[22]),
    .D(cpuregs_wrdata[22]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_23_s (
    .Q(cpuregs_1821_DIAREG_G[23]),
    .D(cpuregs_wrdata[23]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_24_s (
    .Q(cpuregs_1821_DIAREG_G[24]),
    .D(cpuregs_wrdata[24]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_25_s (
    .Q(cpuregs_1821_DIAREG_G[25]),
    .D(cpuregs_wrdata[25]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_26_s (
    .Q(cpuregs_1821_DIAREG_G[26]),
    .D(cpuregs_wrdata[26]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_27_s (
    .Q(cpuregs_1821_DIAREG_G[27]),
    .D(cpuregs_wrdata[27]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_28_s (
    .Q(cpuregs_1821_DIAREG_G[28]),
    .D(cpuregs_wrdata[28]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_29_s (
    .Q(cpuregs_1821_DIAREG_G[29]),
    .D(cpuregs_wrdata[29]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_30_s (
    .Q(cpuregs_1821_DIAREG_G[30]),
    .D(cpuregs_wrdata[30]),
    .CLK(clk_54) 
);
  DFF cpuregs_1821_DIAREG_G_31_s (
    .Q(cpuregs_1821_DIAREG_G[31]),
    .D(cpuregs_wrdata[31]),
    .CLK(clk_54) 
);
  DFF decoded_imm_uj_15_s4 (
    .Q(decoded_imm_uj_b[15]),
    .D(decoded_imm_uj_c[15]),
    .CLK(clk_54) 
);
  DFF decoded_imm_uj_16_s4 (
    .Q(decoded_imm_uj_b[16]),
    .D(decoded_imm_uj_c[16]),
    .CLK(clk_54) 
);
  DFF decoded_imm_uj_17_s4 (
    .Q(decoded_imm_uj_b[17]),
    .D(decoded_imm_uj_c[17]),
    .CLK(clk_54) 
);
  DFF decoded_imm_uj_18_s4 (
    .Q(decoded_imm_uj_b[18]),
    .D(decoded_imm_uj_c[18]),
    .CLK(clk_54) 
);
  DFF decoded_imm_uj_19_s4 (
    .Q(decoded_imm_uj_b[19]),
    .D(decoded_imm_uj_c[19]),
    .CLK(clk_54) 
);
  DFF cpuregs_1787_REDUCAREG_G_s (
    .Q(cpuregs_1787_REDUCAREG_G),
    .D(cpuregs_n2389_DOAL_G_0_7),
    .CLK(clk_54) 
);
  DFFE mem_state_1_s1 (
    .Q(mem_state[1]),
    .D(n742_12),
    .CLK(clk_54),
    .CE(mem_state_1_10) 
);
  DFFE mem_state_0_s1 (
    .Q(mem_state[0]),
    .D(n743_10),
    .CLK(clk_54),
    .CE(mem_state_1_10) 
);
  DFFE mem_valid_s1 (
    .Q(cpu_valid),
    .D(n744_14),
    .CLK(clk_54),
    .CE(mem_valid_7) 
);
  DFFSE latched_store_s1 (
    .Q(latched_store),
    .D(n3680_23),
    .CLK(clk_54),
    .CE(latched_store_8),
    .SET(n6_6) 
);
  DFFRE cpu_state_1_s1 (
    .Q(cpu_state[1]),
    .D(n3754_22),
    .CLK(clk_54),
    .CE(cpu_state_1_7),
    .RESET(n5970_9) 
);
  DFFRE cpu_state_0_s1 (
    .Q(cpu_state[0]),
    .D(n4115_10),
    .CLK(clk_54),
    .CE(cpu_state_0_8),
    .RESET(n5966_5) 
);
  DFFSE mem_do_rinst_s1 (
    .Q(mem_do_rinst),
    .D(n4249_8),
    .CLK(clk_54),
    .CE(mem_do_rinst_12),
    .SET(n4155_7) 
);
  SDPB cpuregs_cpuregs_0_0_s (
    .DO({n2358_2,n2359_1,n2360_1,n2361_1,n2362_1,n2363_1,n2364_1,n2365_1,n2366_1,n2367_1,n2368_1,n2369_1,n2370_1,n2371_1,n2372_1,n2373_1,n2374_1,n2375_1,n2376_1,n2377_1,n2378_1,n2379_1,n2380_1,n2381_1,n2382_1,n2383_1,n2384_1,n2385_1,n2386_1,n2387_1,n2388_1,n2389_1}),
    .DI(cpuregs_wrdata[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,latched_rdst[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,decoded_imm_uj_c[19:15],GND,GND,GND,GND,GND}),
    .CLKA(clk_54),
    .CLKB(clk_54),
    .CEA(cpuregs_7),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam cpuregs_cpuregs_0_0_s.BIT_WIDTH_0=32;
defparam cpuregs_cpuregs_0_0_s.BIT_WIDTH_1=32;
defparam cpuregs_cpuregs_0_0_s.READ_MODE=1'b0;
defparam cpuregs_cpuregs_0_0_s.RESET_MODE="SYNC";
defparam cpuregs_cpuregs_0_0_s.BLK_SEL_0=3'b000;
defparam cpuregs_cpuregs_0_0_s.BLK_SEL_1=3'b000;
  SDPB cpuregs_cpuregs_0_0_s0 (
    .DO({n2423_2,n2424_1,n2425_1,n2426_1,n2427_1,n2428_1,n2429_1,n2430_1,n2431_1,n2432_1,n2433_1,n2434_1,n2435_1,n2436_1,n2437_1,n2438_1,n2439_1,n2440_1,n2441_1,n2442_1,n2443_1,n2444_1,n2445_1,n2446_1,n2447_1,n2448_1,n2449_1,n2450_1,n2451_1,n2452_1,n2453_1,n2454_1}),
    .DI(cpuregs_wrdata[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,latched_rdst[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,decoded_imm_uj_c[4:1],decoded_imm_uj_c[11],GND,GND,GND,GND,GND}),
    .CLKA(clk_54),
    .CLKB(clk_54),
    .CEA(cpuregs_7),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam cpuregs_cpuregs_0_0_s0.BIT_WIDTH_0=32;
defparam cpuregs_cpuregs_0_0_s0.BIT_WIDTH_1=32;
defparam cpuregs_cpuregs_0_0_s0.READ_MODE=1'b0;
defparam cpuregs_cpuregs_0_0_s0.RESET_MODE="SYNC";
defparam cpuregs_cpuregs_0_0_s0.BLK_SEL_0=3'b000;
defparam cpuregs_cpuregs_0_0_s0.BLK_SEL_1=3'b000;
  ALU alu_lts_s64 (
    .SUM(alu_lts_65_SUM),
    .COUT(alu_lts_68),
    .I0(GND),
    .I1(reg_op1[0]),
    .I3(GND),
    .CIN(reg_op2[0]) 
);
defparam alu_lts_s64.ALU_MODE=1;
  ALU alu_ltu_s64 (
    .SUM(alu_ltu_65_SUM),
    .COUT(alu_ltu_68),
    .I0(reg_op2[1]),
    .I1(reg_op1[1]),
    .I3(GND),
    .CIN(alu_lts_68) 
);
defparam alu_ltu_s64.ALU_MODE=1;
  ALU alu_lts_s65 (
    .SUM(alu_lts_66_SUM),
    .COUT(alu_lts_70),
    .I0(reg_op2[2]),
    .I1(reg_op1[2]),
    .I3(GND),
    .CIN(alu_ltu_68) 
);
defparam alu_lts_s65.ALU_MODE=1;
  ALU alu_ltu_s65 (
    .SUM(alu_ltu_66_SUM),
    .COUT(alu_ltu_70),
    .I0(reg_op2[3]),
    .I1(reg_op1[3]),
    .I3(GND),
    .CIN(alu_lts_70) 
);
defparam alu_ltu_s65.ALU_MODE=1;
  ALU alu_lts_s66 (
    .SUM(alu_lts_67_SUM),
    .COUT(alu_lts_72),
    .I0(reg_op2[4]),
    .I1(reg_op1[4]),
    .I3(GND),
    .CIN(alu_ltu_70) 
);
defparam alu_lts_s66.ALU_MODE=1;
  ALU alu_ltu_s66 (
    .SUM(alu_ltu_67_SUM),
    .COUT(alu_ltu_72),
    .I0(reg_op2[5]),
    .I1(reg_op1[5]),
    .I3(GND),
    .CIN(alu_lts_72) 
);
defparam alu_ltu_s66.ALU_MODE=1;
  ALU alu_lts_s67 (
    .SUM(alu_lts_68_SUM),
    .COUT(alu_lts_74),
    .I0(reg_op2[6]),
    .I1(reg_op1[6]),
    .I3(GND),
    .CIN(alu_ltu_72) 
);
defparam alu_lts_s67.ALU_MODE=1;
  ALU alu_ltu_s67 (
    .SUM(alu_ltu_68_SUM),
    .COUT(alu_ltu_74),
    .I0(reg_op2[7]),
    .I1(reg_op1[7]),
    .I3(GND),
    .CIN(alu_lts_74) 
);
defparam alu_ltu_s67.ALU_MODE=1;
  ALU alu_lts_s68 (
    .SUM(alu_lts_69_SUM),
    .COUT(alu_lts_76),
    .I0(reg_op2[8]),
    .I1(reg_op1[8]),
    .I3(GND),
    .CIN(alu_ltu_74) 
);
defparam alu_lts_s68.ALU_MODE=1;
  ALU alu_ltu_s68 (
    .SUM(alu_ltu_69_SUM),
    .COUT(alu_ltu_76),
    .I0(reg_op2[9]),
    .I1(reg_op1[9]),
    .I3(GND),
    .CIN(alu_lts_76) 
);
defparam alu_ltu_s68.ALU_MODE=1;
  ALU alu_lts_s69 (
    .SUM(alu_lts_70_SUM),
    .COUT(alu_lts_78),
    .I0(reg_op2[10]),
    .I1(reg_op1[10]),
    .I3(GND),
    .CIN(alu_ltu_76) 
);
defparam alu_lts_s69.ALU_MODE=1;
  ALU alu_ltu_s69 (
    .SUM(alu_ltu_70_SUM),
    .COUT(alu_ltu_78),
    .I0(reg_op2[11]),
    .I1(reg_op1[11]),
    .I3(GND),
    .CIN(alu_lts_78) 
);
defparam alu_ltu_s69.ALU_MODE=1;
  ALU alu_lts_s70 (
    .SUM(alu_lts_71_SUM),
    .COUT(alu_lts_80),
    .I0(reg_op2[12]),
    .I1(reg_op1[12]),
    .I3(GND),
    .CIN(alu_ltu_78) 
);
defparam alu_lts_s70.ALU_MODE=1;
  ALU alu_ltu_s70 (
    .SUM(alu_ltu_71_SUM),
    .COUT(alu_ltu_80),
    .I0(reg_op2[13]),
    .I1(reg_op1[13]),
    .I3(GND),
    .CIN(alu_lts_80) 
);
defparam alu_ltu_s70.ALU_MODE=1;
  ALU alu_lts_s71 (
    .SUM(alu_lts_72_SUM),
    .COUT(alu_lts_82),
    .I0(reg_op2[14]),
    .I1(reg_op1[14]),
    .I3(GND),
    .CIN(alu_ltu_80) 
);
defparam alu_lts_s71.ALU_MODE=1;
  ALU alu_ltu_s71 (
    .SUM(alu_ltu_72_SUM),
    .COUT(alu_ltu_82),
    .I0(reg_op2[15]),
    .I1(reg_op1[15]),
    .I3(GND),
    .CIN(alu_lts_82) 
);
defparam alu_ltu_s71.ALU_MODE=1;
  ALU alu_lts_s72 (
    .SUM(alu_lts_73_SUM),
    .COUT(alu_lts_84),
    .I0(reg_op2[16]),
    .I1(reg_op1[16]),
    .I3(GND),
    .CIN(alu_ltu_82) 
);
defparam alu_lts_s72.ALU_MODE=1;
  ALU alu_ltu_s72 (
    .SUM(alu_ltu_73_SUM),
    .COUT(alu_ltu_84),
    .I0(reg_op2[17]),
    .I1(reg_op1[17]),
    .I3(GND),
    .CIN(alu_lts_84) 
);
defparam alu_ltu_s72.ALU_MODE=1;
  ALU alu_lts_s73 (
    .SUM(alu_lts_74_SUM),
    .COUT(alu_lts_86),
    .I0(reg_op2[18]),
    .I1(reg_op1[18]),
    .I3(GND),
    .CIN(alu_ltu_84) 
);
defparam alu_lts_s73.ALU_MODE=1;
  ALU alu_ltu_s73 (
    .SUM(alu_ltu_74_SUM),
    .COUT(alu_ltu_86),
    .I0(reg_op2[19]),
    .I1(reg_op1[19]),
    .I3(GND),
    .CIN(alu_lts_86) 
);
defparam alu_ltu_s73.ALU_MODE=1;
  ALU alu_lts_s74 (
    .SUM(alu_lts_75_SUM),
    .COUT(alu_lts_88),
    .I0(reg_op2[20]),
    .I1(reg_op1[20]),
    .I3(GND),
    .CIN(alu_ltu_86) 
);
defparam alu_lts_s74.ALU_MODE=1;
  ALU alu_ltu_s74 (
    .SUM(alu_ltu_75_SUM),
    .COUT(alu_ltu_88),
    .I0(reg_op2[21]),
    .I1(reg_op1[21]),
    .I3(GND),
    .CIN(alu_lts_88) 
);
defparam alu_ltu_s74.ALU_MODE=1;
  ALU alu_lts_s75 (
    .SUM(alu_lts_76_SUM),
    .COUT(alu_lts_90),
    .I0(reg_op2[22]),
    .I1(reg_op1[22]),
    .I3(GND),
    .CIN(alu_ltu_88) 
);
defparam alu_lts_s75.ALU_MODE=1;
  ALU alu_ltu_s75 (
    .SUM(alu_ltu_76_SUM),
    .COUT(alu_ltu_90),
    .I0(reg_op2[23]),
    .I1(reg_op1[23]),
    .I3(GND),
    .CIN(alu_lts_90) 
);
defparam alu_ltu_s75.ALU_MODE=1;
  ALU alu_lts_s76 (
    .SUM(alu_lts_77_SUM),
    .COUT(alu_lts_92),
    .I0(reg_op2[24]),
    .I1(reg_op1[24]),
    .I3(GND),
    .CIN(alu_ltu_90) 
);
defparam alu_lts_s76.ALU_MODE=1;
  ALU alu_ltu_s76 (
    .SUM(alu_ltu_77_SUM),
    .COUT(alu_ltu_92),
    .I0(reg_op2[25]),
    .I1(reg_op1[25]),
    .I3(GND),
    .CIN(alu_lts_92) 
);
defparam alu_ltu_s76.ALU_MODE=1;
  ALU alu_lts_s77 (
    .SUM(alu_lts_78_SUM),
    .COUT(alu_lts_94),
    .I0(reg_op2[26]),
    .I1(reg_op1[26]),
    .I3(GND),
    .CIN(alu_ltu_92) 
);
defparam alu_lts_s77.ALU_MODE=1;
  ALU alu_ltu_s77 (
    .SUM(alu_ltu_78_SUM),
    .COUT(alu_ltu_94),
    .I0(reg_op2[27]),
    .I1(reg_op1[27]),
    .I3(GND),
    .CIN(alu_lts_94) 
);
defparam alu_ltu_s77.ALU_MODE=1;
  ALU alu_lts_s78 (
    .SUM(alu_lts_79_SUM),
    .COUT(alu_lts_96),
    .I0(reg_op2[28]),
    .I1(reg_op1[28]),
    .I3(GND),
    .CIN(alu_ltu_94) 
);
defparam alu_lts_s78.ALU_MODE=1;
  ALU alu_ltu_s78 (
    .SUM(alu_ltu_79_SUM),
    .COUT(alu_ltu_96),
    .I0(reg_op2[29]),
    .I1(reg_op1[29]),
    .I3(GND),
    .CIN(alu_lts_96) 
);
defparam alu_ltu_s78.ALU_MODE=1;
  ALU \alu_add_sub[0]_1_s  (
    .SUM(alu_add_sub[0]),
    .COUT(\alu_add_sub[0]_1_1 ),
    .I0(reg_op1[0]),
    .I1(reg_op2[0]),
    .I3(instr_sub_3_3),
    .CIN(instr_sub) 
);
defparam \alu_add_sub[0]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[1]_1_s  (
    .SUM(alu_add_sub[1]),
    .COUT(\alu_add_sub[1]_1_1 ),
    .I0(reg_op1[1]),
    .I1(reg_op2[1]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[0]_1_1 ) 
);
defparam \alu_add_sub[1]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[2]_1_s  (
    .SUM(alu_add_sub[2]),
    .COUT(\alu_add_sub[2]_1_1 ),
    .I0(reg_op1[2]),
    .I1(reg_op2[2]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[1]_1_1 ) 
);
defparam \alu_add_sub[2]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[3]_1_s  (
    .SUM(alu_add_sub[3]),
    .COUT(\alu_add_sub[3]_1_1 ),
    .I0(reg_op1[3]),
    .I1(reg_op2[3]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[2]_1_1 ) 
);
defparam \alu_add_sub[3]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[4]_1_s  (
    .SUM(alu_add_sub[4]),
    .COUT(\alu_add_sub[4]_1_1 ),
    .I0(reg_op1[4]),
    .I1(reg_op2[4]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[3]_1_1 ) 
);
defparam \alu_add_sub[4]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[5]_1_s  (
    .SUM(alu_add_sub[5]),
    .COUT(\alu_add_sub[5]_1_1 ),
    .I0(reg_op1[5]),
    .I1(reg_op2[5]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[4]_1_1 ) 
);
defparam \alu_add_sub[5]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[6]_1_s  (
    .SUM(alu_add_sub[6]),
    .COUT(\alu_add_sub[6]_1_1 ),
    .I0(reg_op1[6]),
    .I1(reg_op2[6]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[5]_1_1 ) 
);
defparam \alu_add_sub[6]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[7]_1_s  (
    .SUM(alu_add_sub[7]),
    .COUT(\alu_add_sub[7]_1_1 ),
    .I0(reg_op1[7]),
    .I1(reg_op2[7]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[6]_1_1 ) 
);
defparam \alu_add_sub[7]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[8]_1_s  (
    .SUM(alu_add_sub[8]),
    .COUT(\alu_add_sub[8]_1_1 ),
    .I0(reg_op1[8]),
    .I1(reg_op2[8]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[7]_1_1 ) 
);
defparam \alu_add_sub[8]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[9]_1_s  (
    .SUM(alu_add_sub[9]),
    .COUT(\alu_add_sub[9]_1_1 ),
    .I0(reg_op1[9]),
    .I1(reg_op2[9]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[8]_1_1 ) 
);
defparam \alu_add_sub[9]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[10]_1_s  (
    .SUM(alu_add_sub[10]),
    .COUT(\alu_add_sub[10]_1_1 ),
    .I0(reg_op1[10]),
    .I1(reg_op2[10]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[9]_1_1 ) 
);
defparam \alu_add_sub[10]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[11]_1_s  (
    .SUM(alu_add_sub[11]),
    .COUT(\alu_add_sub[11]_1_1 ),
    .I0(reg_op1[11]),
    .I1(reg_op2[11]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[10]_1_1 ) 
);
defparam \alu_add_sub[11]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[12]_1_s  (
    .SUM(alu_add_sub[12]),
    .COUT(\alu_add_sub[12]_1_1 ),
    .I0(reg_op1[12]),
    .I1(reg_op2[12]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[11]_1_1 ) 
);
defparam \alu_add_sub[12]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[13]_1_s  (
    .SUM(alu_add_sub[13]),
    .COUT(\alu_add_sub[13]_1_1 ),
    .I0(reg_op1[13]),
    .I1(reg_op2[13]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[12]_1_1 ) 
);
defparam \alu_add_sub[13]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[14]_1_s  (
    .SUM(alu_add_sub[14]),
    .COUT(\alu_add_sub[14]_1_1 ),
    .I0(reg_op1[14]),
    .I1(reg_op2[14]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[13]_1_1 ) 
);
defparam \alu_add_sub[14]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[15]_1_s  (
    .SUM(alu_add_sub[15]),
    .COUT(\alu_add_sub[15]_1_1 ),
    .I0(reg_op1[15]),
    .I1(reg_op2[15]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[14]_1_1 ) 
);
defparam \alu_add_sub[15]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[16]_1_s  (
    .SUM(alu_add_sub[16]),
    .COUT(\alu_add_sub[16]_1_1 ),
    .I0(reg_op1[16]),
    .I1(reg_op2[16]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[15]_1_1 ) 
);
defparam \alu_add_sub[16]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[17]_1_s  (
    .SUM(alu_add_sub[17]),
    .COUT(\alu_add_sub[17]_1_1 ),
    .I0(reg_op1[17]),
    .I1(reg_op2[17]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[16]_1_1 ) 
);
defparam \alu_add_sub[17]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[18]_1_s  (
    .SUM(alu_add_sub[18]),
    .COUT(\alu_add_sub[18]_1_1 ),
    .I0(reg_op1[18]),
    .I1(reg_op2[18]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[17]_1_1 ) 
);
defparam \alu_add_sub[18]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[19]_1_s  (
    .SUM(alu_add_sub[19]),
    .COUT(\alu_add_sub[19]_1_1 ),
    .I0(reg_op1[19]),
    .I1(reg_op2[19]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[18]_1_1 ) 
);
defparam \alu_add_sub[19]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[20]_1_s  (
    .SUM(alu_add_sub[20]),
    .COUT(\alu_add_sub[20]_1_1 ),
    .I0(reg_op1[20]),
    .I1(reg_op2[20]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[19]_1_1 ) 
);
defparam \alu_add_sub[20]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[21]_1_s  (
    .SUM(alu_add_sub[21]),
    .COUT(\alu_add_sub[21]_1_1 ),
    .I0(reg_op1[21]),
    .I1(reg_op2[21]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[20]_1_1 ) 
);
defparam \alu_add_sub[21]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[22]_1_s  (
    .SUM(alu_add_sub[22]),
    .COUT(\alu_add_sub[22]_1_1 ),
    .I0(reg_op1[22]),
    .I1(reg_op2[22]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[21]_1_1 ) 
);
defparam \alu_add_sub[22]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[23]_1_s  (
    .SUM(alu_add_sub[23]),
    .COUT(\alu_add_sub[23]_1_1 ),
    .I0(reg_op1[23]),
    .I1(reg_op2[23]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[22]_1_1 ) 
);
defparam \alu_add_sub[23]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[24]_1_s  (
    .SUM(alu_add_sub[24]),
    .COUT(\alu_add_sub[24]_1_1 ),
    .I0(reg_op1[24]),
    .I1(reg_op2[24]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[23]_1_1 ) 
);
defparam \alu_add_sub[24]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[25]_1_s  (
    .SUM(alu_add_sub[25]),
    .COUT(\alu_add_sub[25]_1_1 ),
    .I0(reg_op1[25]),
    .I1(reg_op2[25]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[24]_1_1 ) 
);
defparam \alu_add_sub[25]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[26]_1_s  (
    .SUM(alu_add_sub[26]),
    .COUT(\alu_add_sub[26]_1_1 ),
    .I0(reg_op1[26]),
    .I1(reg_op2[26]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[25]_1_1 ) 
);
defparam \alu_add_sub[26]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[27]_1_s  (
    .SUM(alu_add_sub[27]),
    .COUT(\alu_add_sub[27]_1_1 ),
    .I0(reg_op1[27]),
    .I1(reg_op2[27]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[26]_1_1 ) 
);
defparam \alu_add_sub[27]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[28]_1_s  (
    .SUM(alu_add_sub[28]),
    .COUT(\alu_add_sub[28]_1_1 ),
    .I0(reg_op1[28]),
    .I1(reg_op2[28]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[27]_1_1 ) 
);
defparam \alu_add_sub[28]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[29]_1_s  (
    .SUM(alu_add_sub[29]),
    .COUT(\alu_add_sub[29]_1_1 ),
    .I0(reg_op1[29]),
    .I1(reg_op2[29]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[28]_1_1 ) 
);
defparam \alu_add_sub[29]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[30]_1_s  (
    .SUM(alu_add_sub[30]),
    .COUT(\alu_add_sub[30]_1_1 ),
    .I0(reg_op1[30]),
    .I1(reg_op2[30]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[29]_1_1 ) 
);
defparam \alu_add_sub[30]_1_s .ALU_MODE=2;
  ALU \alu_add_sub[31]_1_s  (
    .SUM(alu_add_sub[31]),
    .COUT(\alu_add_sub[31]_1_0_COUT ),
    .I0(reg_op1[31]),
    .I1(reg_op2[31]),
    .I3(instr_sub_3_3),
    .CIN(\alu_add_sub[30]_1_1 ) 
);
defparam \alu_add_sub[31]_1_s .ALU_MODE=2;
  ALU n2770_s (
    .SUM(n2770_1),
    .COUT(n2770_2),
    .I0(n2630_5),
    .I1(decoded_imm_uj[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2770_s.ALU_MODE=0;
  ALU n2769_s (
    .SUM(n2769_1),
    .COUT(n2769_2),
    .I0(n2629_5),
    .I1(decoded_imm_uj[2]),
    .I3(GND),
    .CIN(n2770_2) 
);
defparam n2769_s.ALU_MODE=0;
  ALU n2768_s (
    .SUM(n2768_1),
    .COUT(n2768_2),
    .I0(n2628_5),
    .I1(decoded_imm_uj[3]),
    .I3(GND),
    .CIN(n2769_2) 
);
defparam n2768_s.ALU_MODE=0;
  ALU n2767_s (
    .SUM(n2767_1),
    .COUT(n2767_2),
    .I0(n2627_5),
    .I1(decoded_imm_uj[4]),
    .I3(GND),
    .CIN(n2768_2) 
);
defparam n2767_s.ALU_MODE=0;
  ALU n2766_s (
    .SUM(n2766_1),
    .COUT(n2766_2),
    .I0(n2626_5),
    .I1(decoded_imm_uj[5]),
    .I3(GND),
    .CIN(n2767_2) 
);
defparam n2766_s.ALU_MODE=0;
  ALU n2765_s (
    .SUM(n2765_1),
    .COUT(n2765_2),
    .I0(n2625_5),
    .I1(decoded_imm_uj[6]),
    .I3(GND),
    .CIN(n2766_2) 
);
defparam n2765_s.ALU_MODE=0;
  ALU n2764_s (
    .SUM(n2764_1),
    .COUT(n2764_2),
    .I0(n2624_5),
    .I1(decoded_imm_uj[7]),
    .I3(GND),
    .CIN(n2765_2) 
);
defparam n2764_s.ALU_MODE=0;
  ALU n2763_s (
    .SUM(n2763_1),
    .COUT(n2763_2),
    .I0(n2623_5),
    .I1(decoded_imm_uj[8]),
    .I3(GND),
    .CIN(n2764_2) 
);
defparam n2763_s.ALU_MODE=0;
  ALU n2762_s (
    .SUM(n2762_1),
    .COUT(n2762_2),
    .I0(n2622_5),
    .I1(decoded_imm_uj[9]),
    .I3(GND),
    .CIN(n2763_2) 
);
defparam n2762_s.ALU_MODE=0;
  ALU n2761_s (
    .SUM(n2761_1),
    .COUT(n2761_2),
    .I0(n2621_5),
    .I1(decoded_imm_uj[10]),
    .I3(GND),
    .CIN(n2762_2) 
);
defparam n2761_s.ALU_MODE=0;
  ALU n2760_s (
    .SUM(n2760_1),
    .COUT(n2760_2),
    .I0(n2620_5),
    .I1(decoded_imm_uj[11]),
    .I3(GND),
    .CIN(n2761_2) 
);
defparam n2760_s.ALU_MODE=0;
  ALU n2759_s (
    .SUM(n2759_1),
    .COUT(n2759_2),
    .I0(n2619_5),
    .I1(decoded_imm_uj[12]),
    .I3(GND),
    .CIN(n2760_2) 
);
defparam n2759_s.ALU_MODE=0;
  ALU n2758_s (
    .SUM(n2758_1),
    .COUT(n2758_2),
    .I0(n2618_5),
    .I1(decoded_imm_uj[13]),
    .I3(GND),
    .CIN(n2759_2) 
);
defparam n2758_s.ALU_MODE=0;
  ALU n2757_s (
    .SUM(n2757_1),
    .COUT(n2757_2),
    .I0(n2617_5),
    .I1(decoded_imm_uj[14]),
    .I3(GND),
    .CIN(n2758_2) 
);
defparam n2757_s.ALU_MODE=0;
  ALU n2756_s (
    .SUM(n2756_1),
    .COUT(n2756_2),
    .I0(n2616_5),
    .I1(decoded_imm_uj[15]),
    .I3(GND),
    .CIN(n2757_2) 
);
defparam n2756_s.ALU_MODE=0;
  ALU n2755_s (
    .SUM(n2755_1),
    .COUT(n2755_2),
    .I0(n2615_5),
    .I1(decoded_imm_uj[16]),
    .I3(GND),
    .CIN(n2756_2) 
);
defparam n2755_s.ALU_MODE=0;
  ALU n2754_s (
    .SUM(n2754_1),
    .COUT(n2754_2),
    .I0(n2614_5),
    .I1(decoded_imm_uj[17]),
    .I3(GND),
    .CIN(n2755_2) 
);
defparam n2754_s.ALU_MODE=0;
  ALU n2753_s (
    .SUM(n2753_1),
    .COUT(n2753_2),
    .I0(n2613_5),
    .I1(decoded_imm_uj[18]),
    .I3(GND),
    .CIN(n2754_2) 
);
defparam n2753_s.ALU_MODE=0;
  ALU n2752_s (
    .SUM(n2752_1),
    .COUT(n2752_2),
    .I0(n2612_5),
    .I1(decoded_imm_uj[19]),
    .I3(GND),
    .CIN(n2753_2) 
);
defparam n2752_s.ALU_MODE=0;
  ALU n2751_s (
    .SUM(n2751_1),
    .COUT(n2751_2),
    .I0(n2611_5),
    .I1(decoded_imm_uj[31]),
    .I3(GND),
    .CIN(n2752_2) 
);
defparam n2751_s.ALU_MODE=0;
  ALU n2750_s (
    .SUM(n2750_1),
    .COUT(n2750_2),
    .I0(n2610_5),
    .I1(decoded_imm_uj[31]),
    .I3(GND),
    .CIN(n2751_2) 
);
defparam n2750_s.ALU_MODE=0;
  ALU n2749_s (
    .SUM(n2749_1),
    .COUT(n2749_2),
    .I0(n2609_5),
    .I1(decoded_imm_uj[31]),
    .I3(GND),
    .CIN(n2750_2) 
);
defparam n2749_s.ALU_MODE=0;
  ALU n2748_s (
    .SUM(n2748_1),
    .COUT(n2748_2),
    .I0(n2608_5),
    .I1(decoded_imm_uj[31]),
    .I3(GND),
    .CIN(n2749_2) 
);
defparam n2748_s.ALU_MODE=0;
  ALU n2747_s (
    .SUM(n2747_1),
    .COUT(n2747_2),
    .I0(n2607_5),
    .I1(decoded_imm_uj[31]),
    .I3(GND),
    .CIN(n2748_2) 
);
defparam n2747_s.ALU_MODE=0;
  ALU n2746_s (
    .SUM(n2746_1),
    .COUT(n2746_2),
    .I0(n2606_5),
    .I1(decoded_imm_uj[31]),
    .I3(GND),
    .CIN(n2747_2) 
);
defparam n2746_s.ALU_MODE=0;
  ALU n2745_s (
    .SUM(n2745_1),
    .COUT(n2745_2),
    .I0(n2605_5),
    .I1(decoded_imm_uj[31]),
    .I3(GND),
    .CIN(n2746_2) 
);
defparam n2745_s.ALU_MODE=0;
  ALU n2744_s (
    .SUM(n2744_1),
    .COUT(n2744_2),
    .I0(n2604_5),
    .I1(decoded_imm_uj[31]),
    .I3(GND),
    .CIN(n2745_2) 
);
defparam n2744_s.ALU_MODE=0;
  ALU n2743_s (
    .SUM(n2743_1),
    .COUT(n2743_2),
    .I0(n2603_5),
    .I1(decoded_imm_uj[31]),
    .I3(GND),
    .CIN(n2744_2) 
);
defparam n2743_s.ALU_MODE=0;
  ALU n2742_s (
    .SUM(n2742_1),
    .COUT(n2742_2),
    .I0(n2602_5),
    .I1(decoded_imm_uj[31]),
    .I3(GND),
    .CIN(n2743_2) 
);
defparam n2742_s.ALU_MODE=0;
  ALU n2741_s (
    .SUM(n2741_1),
    .COUT(n2741_2),
    .I0(n2601_5),
    .I1(decoded_imm_uj[31]),
    .I3(GND),
    .CIN(n2742_2) 
);
defparam n2741_s.ALU_MODE=0;
  ALU n2740_s (
    .SUM(n2740_1),
    .COUT(n2740_0_COUT),
    .I0(n2600_6),
    .I1(decoded_imm_uj[31]),
    .I3(GND),
    .CIN(n2741_2) 
);
defparam n2740_s.ALU_MODE=0;
  ALU n3064_s (
    .SUM(n3064_1),
    .COUT(n3064_2),
    .I0(reg_pc[1]),
    .I1(decoded_imm[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam n3064_s.ALU_MODE=0;
  ALU n3063_s (
    .SUM(n3063_1),
    .COUT(n3063_2),
    .I0(reg_pc[2]),
    .I1(decoded_imm[2]),
    .I3(GND),
    .CIN(n3064_2) 
);
defparam n3063_s.ALU_MODE=0;
  ALU n3062_s (
    .SUM(n3062_1),
    .COUT(n3062_2),
    .I0(reg_pc[3]),
    .I1(decoded_imm[3]),
    .I3(GND),
    .CIN(n3063_2) 
);
defparam n3062_s.ALU_MODE=0;
  ALU n3061_s (
    .SUM(n3061_1),
    .COUT(n3061_2),
    .I0(reg_pc[4]),
    .I1(decoded_imm[4]),
    .I3(GND),
    .CIN(n3062_2) 
);
defparam n3061_s.ALU_MODE=0;
  ALU n3060_s (
    .SUM(n3060_1),
    .COUT(n3060_2),
    .I0(reg_pc[5]),
    .I1(decoded_imm[5]),
    .I3(GND),
    .CIN(n3061_2) 
);
defparam n3060_s.ALU_MODE=0;
  ALU n3059_s (
    .SUM(n3059_1),
    .COUT(n3059_2),
    .I0(reg_pc[6]),
    .I1(decoded_imm[6]),
    .I3(GND),
    .CIN(n3060_2) 
);
defparam n3059_s.ALU_MODE=0;
  ALU n3058_s (
    .SUM(n3058_1),
    .COUT(n3058_2),
    .I0(reg_pc[7]),
    .I1(decoded_imm[7]),
    .I3(GND),
    .CIN(n3059_2) 
);
defparam n3058_s.ALU_MODE=0;
  ALU n3057_s (
    .SUM(n3057_1),
    .COUT(n3057_2),
    .I0(reg_pc[8]),
    .I1(decoded_imm[8]),
    .I3(GND),
    .CIN(n3058_2) 
);
defparam n3057_s.ALU_MODE=0;
  ALU n3056_s (
    .SUM(n3056_1),
    .COUT(n3056_2),
    .I0(reg_pc[9]),
    .I1(decoded_imm[9]),
    .I3(GND),
    .CIN(n3057_2) 
);
defparam n3056_s.ALU_MODE=0;
  ALU n3055_s (
    .SUM(n3055_1),
    .COUT(n3055_2),
    .I0(reg_pc[10]),
    .I1(decoded_imm[10]),
    .I3(GND),
    .CIN(n3056_2) 
);
defparam n3055_s.ALU_MODE=0;
  ALU n3054_s (
    .SUM(n3054_1),
    .COUT(n3054_2),
    .I0(reg_pc[11]),
    .I1(decoded_imm[11]),
    .I3(GND),
    .CIN(n3055_2) 
);
defparam n3054_s.ALU_MODE=0;
  ALU n3053_s (
    .SUM(n3053_1),
    .COUT(n3053_2),
    .I0(reg_pc[12]),
    .I1(decoded_imm[12]),
    .I3(GND),
    .CIN(n3054_2) 
);
defparam n3053_s.ALU_MODE=0;
  ALU n3052_s (
    .SUM(n3052_1),
    .COUT(n3052_2),
    .I0(reg_pc[13]),
    .I1(decoded_imm[13]),
    .I3(GND),
    .CIN(n3053_2) 
);
defparam n3052_s.ALU_MODE=0;
  ALU n3051_s (
    .SUM(n3051_1),
    .COUT(n3051_2),
    .I0(reg_pc[14]),
    .I1(decoded_imm[14]),
    .I3(GND),
    .CIN(n3052_2) 
);
defparam n3051_s.ALU_MODE=0;
  ALU n3050_s (
    .SUM(n3050_1),
    .COUT(n3050_2),
    .I0(reg_pc[15]),
    .I1(decoded_imm[15]),
    .I3(GND),
    .CIN(n3051_2) 
);
defparam n3050_s.ALU_MODE=0;
  ALU n3049_s (
    .SUM(n3049_1),
    .COUT(n3049_2),
    .I0(reg_pc[16]),
    .I1(decoded_imm[16]),
    .I3(GND),
    .CIN(n3050_2) 
);
defparam n3049_s.ALU_MODE=0;
  ALU n3048_s (
    .SUM(n3048_1),
    .COUT(n3048_2),
    .I0(reg_pc[17]),
    .I1(decoded_imm[17]),
    .I3(GND),
    .CIN(n3049_2) 
);
defparam n3048_s.ALU_MODE=0;
  ALU n3047_s (
    .SUM(n3047_1),
    .COUT(n3047_2),
    .I0(reg_pc[18]),
    .I1(decoded_imm[18]),
    .I3(GND),
    .CIN(n3048_2) 
);
defparam n3047_s.ALU_MODE=0;
  ALU n3046_s (
    .SUM(n3046_1),
    .COUT(n3046_2),
    .I0(reg_pc[19]),
    .I1(decoded_imm[19]),
    .I3(GND),
    .CIN(n3047_2) 
);
defparam n3046_s.ALU_MODE=0;
  ALU n3045_s (
    .SUM(n3045_1),
    .COUT(n3045_2),
    .I0(reg_pc[20]),
    .I1(decoded_imm[20]),
    .I3(GND),
    .CIN(n3046_2) 
);
defparam n3045_s.ALU_MODE=0;
  ALU n3044_s (
    .SUM(n3044_1),
    .COUT(n3044_2),
    .I0(reg_pc[21]),
    .I1(decoded_imm[21]),
    .I3(GND),
    .CIN(n3045_2) 
);
defparam n3044_s.ALU_MODE=0;
  ALU n3043_s (
    .SUM(n3043_1),
    .COUT(n3043_2),
    .I0(reg_pc[22]),
    .I1(decoded_imm[22]),
    .I3(GND),
    .CIN(n3044_2) 
);
defparam n3043_s.ALU_MODE=0;
  ALU n3042_s (
    .SUM(n3042_1),
    .COUT(n3042_2),
    .I0(reg_pc[23]),
    .I1(decoded_imm[23]),
    .I3(GND),
    .CIN(n3043_2) 
);
defparam n3042_s.ALU_MODE=0;
  ALU n3041_s (
    .SUM(n3041_1),
    .COUT(n3041_2),
    .I0(reg_pc[24]),
    .I1(decoded_imm[24]),
    .I3(GND),
    .CIN(n3042_2) 
);
defparam n3041_s.ALU_MODE=0;
  ALU n3040_s (
    .SUM(n3040_1),
    .COUT(n3040_2),
    .I0(reg_pc[25]),
    .I1(decoded_imm[25]),
    .I3(GND),
    .CIN(n3041_2) 
);
defparam n3040_s.ALU_MODE=0;
  ALU n3039_s (
    .SUM(n3039_1),
    .COUT(n3039_2),
    .I0(reg_pc[26]),
    .I1(decoded_imm[26]),
    .I3(GND),
    .CIN(n3040_2) 
);
defparam n3039_s.ALU_MODE=0;
  ALU n3038_s (
    .SUM(n3038_1),
    .COUT(n3038_2),
    .I0(reg_pc[27]),
    .I1(decoded_imm[27]),
    .I3(GND),
    .CIN(n3039_2) 
);
defparam n3038_s.ALU_MODE=0;
  ALU n3037_s (
    .SUM(n3037_1),
    .COUT(n3037_2),
    .I0(reg_pc[28]),
    .I1(decoded_imm[28]),
    .I3(GND),
    .CIN(n3038_2) 
);
defparam n3037_s.ALU_MODE=0;
  ALU n3036_s (
    .SUM(n3036_1),
    .COUT(n3036_2),
    .I0(reg_pc[29]),
    .I1(decoded_imm[29]),
    .I3(GND),
    .CIN(n3037_2) 
);
defparam n3036_s.ALU_MODE=0;
  ALU n3035_s (
    .SUM(n3035_1),
    .COUT(n3035_2),
    .I0(reg_pc[30]),
    .I1(decoded_imm[30]),
    .I3(GND),
    .CIN(n3036_2) 
);
defparam n3035_s.ALU_MODE=0;
  ALU n3034_s (
    .SUM(n3034_1),
    .COUT(n3034_0_COUT),
    .I0(reg_pc[31]),
    .I1(decoded_imm[31]),
    .I3(GND),
    .CIN(n3035_2) 
);
defparam n3034_s.ALU_MODE=0;
  ALU n3423_s (
    .SUM(n3423_2),
    .COUT(n3423_3),
    .I0(reg_op1[0]),
    .I1(decoded_imm[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n3423_s.ALU_MODE=0;
  ALU n3422_s (
    .SUM(n3422_2),
    .COUT(n3422_3),
    .I0(reg_op1[1]),
    .I1(decoded_imm[1]),
    .I3(GND),
    .CIN(n3423_3) 
);
defparam n3422_s.ALU_MODE=0;
  ALU n3421_s (
    .SUM(n3421_2),
    .COUT(n3421_3),
    .I0(reg_op1[2]),
    .I1(decoded_imm[2]),
    .I3(GND),
    .CIN(n3422_3) 
);
defparam n3421_s.ALU_MODE=0;
  ALU n3420_s (
    .SUM(n3420_2),
    .COUT(n3420_3),
    .I0(reg_op1[3]),
    .I1(decoded_imm[3]),
    .I3(GND),
    .CIN(n3421_3) 
);
defparam n3420_s.ALU_MODE=0;
  ALU n3419_s (
    .SUM(n3419_2),
    .COUT(n3419_3),
    .I0(reg_op1[4]),
    .I1(decoded_imm[4]),
    .I3(GND),
    .CIN(n3420_3) 
);
defparam n3419_s.ALU_MODE=0;
  ALU n3418_s (
    .SUM(n3418_2),
    .COUT(n3418_3),
    .I0(reg_op1[5]),
    .I1(decoded_imm[5]),
    .I3(GND),
    .CIN(n3419_3) 
);
defparam n3418_s.ALU_MODE=0;
  ALU n3417_s (
    .SUM(n3417_2),
    .COUT(n3417_3),
    .I0(reg_op1[6]),
    .I1(decoded_imm[6]),
    .I3(GND),
    .CIN(n3418_3) 
);
defparam n3417_s.ALU_MODE=0;
  ALU n3416_s (
    .SUM(n3416_2),
    .COUT(n3416_3),
    .I0(reg_op1[7]),
    .I1(decoded_imm[7]),
    .I3(GND),
    .CIN(n3417_3) 
);
defparam n3416_s.ALU_MODE=0;
  ALU n3415_s (
    .SUM(n3415_2),
    .COUT(n3415_3),
    .I0(reg_op1[8]),
    .I1(decoded_imm[8]),
    .I3(GND),
    .CIN(n3416_3) 
);
defparam n3415_s.ALU_MODE=0;
  ALU n3414_s (
    .SUM(n3414_2),
    .COUT(n3414_3),
    .I0(reg_op1[9]),
    .I1(decoded_imm[9]),
    .I3(GND),
    .CIN(n3415_3) 
);
defparam n3414_s.ALU_MODE=0;
  ALU n3413_s (
    .SUM(n3413_2),
    .COUT(n3413_3),
    .I0(reg_op1[10]),
    .I1(decoded_imm[10]),
    .I3(GND),
    .CIN(n3414_3) 
);
defparam n3413_s.ALU_MODE=0;
  ALU n3412_s (
    .SUM(n3412_2),
    .COUT(n3412_3),
    .I0(reg_op1[11]),
    .I1(decoded_imm[11]),
    .I3(GND),
    .CIN(n3413_3) 
);
defparam n3412_s.ALU_MODE=0;
  ALU n3411_s (
    .SUM(n3411_2),
    .COUT(n3411_3),
    .I0(reg_op1[12]),
    .I1(decoded_imm[12]),
    .I3(GND),
    .CIN(n3412_3) 
);
defparam n3411_s.ALU_MODE=0;
  ALU n3410_s (
    .SUM(n3410_2),
    .COUT(n3410_3),
    .I0(reg_op1[13]),
    .I1(decoded_imm[13]),
    .I3(GND),
    .CIN(n3411_3) 
);
defparam n3410_s.ALU_MODE=0;
  ALU n3409_s (
    .SUM(n3409_2),
    .COUT(n3409_3),
    .I0(reg_op1[14]),
    .I1(decoded_imm[14]),
    .I3(GND),
    .CIN(n3410_3) 
);
defparam n3409_s.ALU_MODE=0;
  ALU n3408_s (
    .SUM(n3408_2),
    .COUT(n3408_3),
    .I0(reg_op1[15]),
    .I1(decoded_imm[15]),
    .I3(GND),
    .CIN(n3409_3) 
);
defparam n3408_s.ALU_MODE=0;
  ALU n3407_s (
    .SUM(n3407_2),
    .COUT(n3407_3),
    .I0(reg_op1[16]),
    .I1(decoded_imm[16]),
    .I3(GND),
    .CIN(n3408_3) 
);
defparam n3407_s.ALU_MODE=0;
  ALU n3406_s (
    .SUM(n3406_2),
    .COUT(n3406_3),
    .I0(reg_op1[17]),
    .I1(decoded_imm[17]),
    .I3(GND),
    .CIN(n3407_3) 
);
defparam n3406_s.ALU_MODE=0;
  ALU n3405_s (
    .SUM(n3405_2),
    .COUT(n3405_3),
    .I0(reg_op1[18]),
    .I1(decoded_imm[18]),
    .I3(GND),
    .CIN(n3406_3) 
);
defparam n3405_s.ALU_MODE=0;
  ALU n3404_s (
    .SUM(n3404_2),
    .COUT(n3404_3),
    .I0(reg_op1[19]),
    .I1(decoded_imm[19]),
    .I3(GND),
    .CIN(n3405_3) 
);
defparam n3404_s.ALU_MODE=0;
  ALU n3403_s (
    .SUM(n3403_2),
    .COUT(n3403_3),
    .I0(reg_op1[20]),
    .I1(decoded_imm[20]),
    .I3(GND),
    .CIN(n3404_3) 
);
defparam n3403_s.ALU_MODE=0;
  ALU n3402_s (
    .SUM(n3402_2),
    .COUT(n3402_3),
    .I0(reg_op1[21]),
    .I1(decoded_imm[21]),
    .I3(GND),
    .CIN(n3403_3) 
);
defparam n3402_s.ALU_MODE=0;
  ALU n3401_s (
    .SUM(n3401_2),
    .COUT(n3401_3),
    .I0(reg_op1[22]),
    .I1(decoded_imm[22]),
    .I3(GND),
    .CIN(n3402_3) 
);
defparam n3401_s.ALU_MODE=0;
  ALU n3400_s (
    .SUM(n3400_2),
    .COUT(n3400_3),
    .I0(reg_op1[23]),
    .I1(decoded_imm[23]),
    .I3(GND),
    .CIN(n3401_3) 
);
defparam n3400_s.ALU_MODE=0;
  ALU n3399_s (
    .SUM(n3399_2),
    .COUT(n3399_3),
    .I0(reg_op1[24]),
    .I1(decoded_imm[24]),
    .I3(GND),
    .CIN(n3400_3) 
);
defparam n3399_s.ALU_MODE=0;
  ALU n3398_s (
    .SUM(n3398_2),
    .COUT(n3398_3),
    .I0(reg_op1[25]),
    .I1(decoded_imm[25]),
    .I3(GND),
    .CIN(n3399_3) 
);
defparam n3398_s.ALU_MODE=0;
  ALU n3397_s (
    .SUM(n3397_2),
    .COUT(n3397_3),
    .I0(reg_op1[26]),
    .I1(decoded_imm[26]),
    .I3(GND),
    .CIN(n3398_3) 
);
defparam n3397_s.ALU_MODE=0;
  ALU n3396_s (
    .SUM(n3396_2),
    .COUT(n3396_3),
    .I0(reg_op1[27]),
    .I1(decoded_imm[27]),
    .I3(GND),
    .CIN(n3397_3) 
);
defparam n3396_s.ALU_MODE=0;
  ALU n3395_s (
    .SUM(n3395_2),
    .COUT(n3395_3),
    .I0(reg_op1[28]),
    .I1(decoded_imm[28]),
    .I3(GND),
    .CIN(n3396_3) 
);
defparam n3395_s.ALU_MODE=0;
  ALU n3394_s (
    .SUM(n3394_2),
    .COUT(n3394_3),
    .I0(reg_op1[29]),
    .I1(decoded_imm[29]),
    .I3(GND),
    .CIN(n3395_3) 
);
defparam n3394_s.ALU_MODE=0;
  ALU n3393_s (
    .SUM(n3393_2),
    .COUT(n3393_3),
    .I0(reg_op1[30]),
    .I1(decoded_imm[30]),
    .I3(GND),
    .CIN(n3394_3) 
);
defparam n3393_s.ALU_MODE=0;
  ALU n3392_s (
    .SUM(n3392_2),
    .COUT(n3392_0_COUT),
    .I0(reg_op1[31]),
    .I1(decoded_imm[31]),
    .I3(GND),
    .CIN(n3393_3) 
);
defparam n3392_s.ALU_MODE=0;
  ALU n1845_s0 (
    .SUM(n1845_1_SUM),
    .COUT(n1845_3),
    .I0(reg_op1[0]),
    .I1(reg_op2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1845_s0.ALU_MODE=3;
  ALU n1846_s0 (
    .SUM(n1846_1_SUM),
    .COUT(n1846_3),
    .I0(reg_op1[1]),
    .I1(reg_op2[1]),
    .I3(GND),
    .CIN(n1845_3) 
);
defparam n1846_s0.ALU_MODE=3;
  ALU n1847_s0 (
    .SUM(n1847_1_SUM),
    .COUT(n1847_3),
    .I0(reg_op1[2]),
    .I1(reg_op2[2]),
    .I3(GND),
    .CIN(n1846_3) 
);
defparam n1847_s0.ALU_MODE=3;
  ALU n1848_s0 (
    .SUM(n1848_1_SUM),
    .COUT(n1848_3),
    .I0(reg_op1[3]),
    .I1(reg_op2[3]),
    .I3(GND),
    .CIN(n1847_3) 
);
defparam n1848_s0.ALU_MODE=3;
  ALU n1849_s0 (
    .SUM(n1849_1_SUM),
    .COUT(n1849_3),
    .I0(reg_op1[4]),
    .I1(reg_op2[4]),
    .I3(GND),
    .CIN(n1848_3) 
);
defparam n1849_s0.ALU_MODE=3;
  ALU n1850_s0 (
    .SUM(n1850_1_SUM),
    .COUT(n1850_3),
    .I0(reg_op1[5]),
    .I1(reg_op2[5]),
    .I3(GND),
    .CIN(n1849_3) 
);
defparam n1850_s0.ALU_MODE=3;
  ALU n1851_s0 (
    .SUM(n1851_1_SUM),
    .COUT(n1851_3),
    .I0(reg_op1[6]),
    .I1(reg_op2[6]),
    .I3(GND),
    .CIN(n1850_3) 
);
defparam n1851_s0.ALU_MODE=3;
  ALU n1852_s0 (
    .SUM(n1852_1_SUM),
    .COUT(n1852_3),
    .I0(reg_op1[7]),
    .I1(reg_op2[7]),
    .I3(GND),
    .CIN(n1851_3) 
);
defparam n1852_s0.ALU_MODE=3;
  ALU n1853_s0 (
    .SUM(n1853_1_SUM),
    .COUT(n1853_3),
    .I0(reg_op1[8]),
    .I1(reg_op2[8]),
    .I3(GND),
    .CIN(n1852_3) 
);
defparam n1853_s0.ALU_MODE=3;
  ALU n1854_s0 (
    .SUM(n1854_1_SUM),
    .COUT(n1854_3),
    .I0(reg_op1[9]),
    .I1(reg_op2[9]),
    .I3(GND),
    .CIN(n1853_3) 
);
defparam n1854_s0.ALU_MODE=3;
  ALU n1855_s0 (
    .SUM(n1855_1_SUM),
    .COUT(n1855_3),
    .I0(reg_op1[10]),
    .I1(reg_op2[10]),
    .I3(GND),
    .CIN(n1854_3) 
);
defparam n1855_s0.ALU_MODE=3;
  ALU n1856_s0 (
    .SUM(n1856_1_SUM),
    .COUT(n1856_3),
    .I0(reg_op1[11]),
    .I1(reg_op2[11]),
    .I3(GND),
    .CIN(n1855_3) 
);
defparam n1856_s0.ALU_MODE=3;
  ALU n1857_s0 (
    .SUM(n1857_1_SUM),
    .COUT(n1857_3),
    .I0(reg_op1[12]),
    .I1(reg_op2[12]),
    .I3(GND),
    .CIN(n1856_3) 
);
defparam n1857_s0.ALU_MODE=3;
  ALU n1858_s0 (
    .SUM(n1858_1_SUM),
    .COUT(n1858_3),
    .I0(reg_op1[13]),
    .I1(reg_op2[13]),
    .I3(GND),
    .CIN(n1857_3) 
);
defparam n1858_s0.ALU_MODE=3;
  ALU n1859_s0 (
    .SUM(n1859_1_SUM),
    .COUT(n1859_3),
    .I0(reg_op1[14]),
    .I1(reg_op2[14]),
    .I3(GND),
    .CIN(n1858_3) 
);
defparam n1859_s0.ALU_MODE=3;
  ALU n1860_s0 (
    .SUM(n1860_1_SUM),
    .COUT(n1860_3),
    .I0(reg_op1[15]),
    .I1(reg_op2[15]),
    .I3(GND),
    .CIN(n1859_3) 
);
defparam n1860_s0.ALU_MODE=3;
  ALU n1861_s0 (
    .SUM(n1861_1_SUM),
    .COUT(n1861_3),
    .I0(reg_op1[16]),
    .I1(reg_op2[16]),
    .I3(GND),
    .CIN(n1860_3) 
);
defparam n1861_s0.ALU_MODE=3;
  ALU n1862_s0 (
    .SUM(n1862_1_SUM),
    .COUT(n1862_3),
    .I0(reg_op1[17]),
    .I1(reg_op2[17]),
    .I3(GND),
    .CIN(n1861_3) 
);
defparam n1862_s0.ALU_MODE=3;
  ALU n1863_s0 (
    .SUM(n1863_1_SUM),
    .COUT(n1863_3),
    .I0(reg_op1[18]),
    .I1(reg_op2[18]),
    .I3(GND),
    .CIN(n1862_3) 
);
defparam n1863_s0.ALU_MODE=3;
  ALU n1864_s0 (
    .SUM(n1864_1_SUM),
    .COUT(n1864_3),
    .I0(reg_op1[19]),
    .I1(reg_op2[19]),
    .I3(GND),
    .CIN(n1863_3) 
);
defparam n1864_s0.ALU_MODE=3;
  ALU n1865_s0 (
    .SUM(n1865_1_SUM),
    .COUT(n1865_3),
    .I0(reg_op1[20]),
    .I1(reg_op2[20]),
    .I3(GND),
    .CIN(n1864_3) 
);
defparam n1865_s0.ALU_MODE=3;
  ALU n1866_s0 (
    .SUM(n1866_1_SUM),
    .COUT(n1866_3),
    .I0(reg_op1[21]),
    .I1(reg_op2[21]),
    .I3(GND),
    .CIN(n1865_3) 
);
defparam n1866_s0.ALU_MODE=3;
  ALU n1867_s0 (
    .SUM(n1867_1_SUM),
    .COUT(n1867_3),
    .I0(reg_op1[22]),
    .I1(reg_op2[22]),
    .I3(GND),
    .CIN(n1866_3) 
);
defparam n1867_s0.ALU_MODE=3;
  ALU n1868_s0 (
    .SUM(n1868_1_SUM),
    .COUT(n1868_3),
    .I0(reg_op1[23]),
    .I1(reg_op2[23]),
    .I3(GND),
    .CIN(n1867_3) 
);
defparam n1868_s0.ALU_MODE=3;
  ALU n1869_s0 (
    .SUM(n1869_1_SUM),
    .COUT(n1869_3),
    .I0(reg_op1[24]),
    .I1(reg_op2[24]),
    .I3(GND),
    .CIN(n1868_3) 
);
defparam n1869_s0.ALU_MODE=3;
  ALU n1870_s0 (
    .SUM(n1870_1_SUM),
    .COUT(n1870_3),
    .I0(reg_op1[25]),
    .I1(reg_op2[25]),
    .I3(GND),
    .CIN(n1869_3) 
);
defparam n1870_s0.ALU_MODE=3;
  ALU n1871_s0 (
    .SUM(n1871_1_SUM),
    .COUT(n1871_3),
    .I0(reg_op1[26]),
    .I1(reg_op2[26]),
    .I3(GND),
    .CIN(n1870_3) 
);
defparam n1871_s0.ALU_MODE=3;
  ALU n1872_s0 (
    .SUM(n1872_1_SUM),
    .COUT(n1872_3),
    .I0(reg_op1[27]),
    .I1(reg_op2[27]),
    .I3(GND),
    .CIN(n1871_3) 
);
defparam n1872_s0.ALU_MODE=3;
  ALU n1873_s0 (
    .SUM(n1873_1_SUM),
    .COUT(n1873_3),
    .I0(reg_op1[28]),
    .I1(reg_op2[28]),
    .I3(GND),
    .CIN(n1872_3) 
);
defparam n1873_s0.ALU_MODE=3;
  ALU n1874_s0 (
    .SUM(n1874_1_SUM),
    .COUT(n1874_3),
    .I0(reg_op1[29]),
    .I1(reg_op2[29]),
    .I3(GND),
    .CIN(n1873_3) 
);
defparam n1874_s0.ALU_MODE=3;
  ALU n1875_s0 (
    .SUM(n1875_1_SUM),
    .COUT(n1875_3),
    .I0(reg_op1[30]),
    .I1(reg_op2[30]),
    .I3(GND),
    .CIN(n1874_3) 
);
defparam n1875_s0.ALU_MODE=3;
  ALU n1876_s0 (
    .SUM(n1876_1_SUM),
    .COUT(n1876_3),
    .I0(reg_op1[31]),
    .I1(reg_op2[31]),
    .I3(GND),
    .CIN(n1875_3) 
);
defparam n1876_s0.ALU_MODE=3;
  INV n2774_s2 (
    .O(n2774_5),
    .I(instr_jalr) 
);
  INV instr_sub_3_s1 (
    .O(instr_sub_3_3),
    .I(instr_sub) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* picorv32 */
module imem (
  clk_54,
  n6_6,
  cpu_instr,
  cpu_valid,
  \bus_sdram.addr ,
  imem_rdy,
  imem_rdat
)
;
input clk_54;
input n6_6;
input cpu_instr;
input cpu_valid;
input [14:2] \bus_sdram.addr ;
output imem_rdy;
output [31:0] imem_rdat;
wire n102_3;
wire n62_68;
wire VCC;
wire GND;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(imem_rdy),
    .I1(cpu_instr),
    .I2(cpu_valid) 
);
defparam n102_s0.INIT=8'h40;
  LUT4 n62_s33 (
    .F(n62_68),
    .I0(\bus_sdram.addr [14]),
    .I1(\bus_sdram.addr [13]),
    .I2(\bus_sdram.addr [12]),
    .I3(\bus_sdram.addr [11]) 
);
defparam n62_s33.INIT=16'hFFFE;
  DFFC rrdy_s0 (
    .Q(imem_rdy),
    .D(n102_3),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  pROM mem_mem_0_0_s (
    .DO(imem_rdat[31:0]),
    .AD({\bus_sdram.addr [10:2],GND,VCC,VCC,VCC,VCC}),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(n62_68) 
);
defparam mem_mem_0_0_s.BIT_WIDTH=32;
defparam mem_mem_0_0_s.INIT_RAM_00=256'h0005268300C5DC63FF06061340000617FF858593400005974205051300000517;
defparam mem_mem_0_0_s.INIT_RAM_01=256'hFC85859340000597FD05051340000517FEC5C8E3004585930045051300D5A023;
defparam mem_mem_0_0_s.INIT_RAM_02=256'h7A81819340000197FB01011340800117FEB54CE3004505130005202300B55863;
defparam mem_mem_0_0_s.INIT_RAM_03=256'h0010051302000713000507930000006F2CC000EF00C6463300B5C5B300A54533;
defparam mem_mem_0_0_s.INIT_RAM_04=256'h000507130000806700051463FFF705130015169300A698630007A68300A7A023;
defparam mem_mem_0_0_s.INIT_RAM_05=256'h0005468300E5002300800613003005930AF0071300000793FDDFF06F00068513;
defparam mem_mem_0_0_s.INIT_RAM_06=256'h00178793FFF7471306B79263001505130000806740F0053300E686630FF6F693;
defparam mem_mem_0_0_s.INIT_RAM_07=256'h0017969300800613003005930E1707130000079300001737FCC79AE30FF77713;
defparam mem_mem_0_0_s.INIT_RAM_08=256'hFFF7471302B79463FAE69AE30106D693010696930006D68300E6902300D506B3;
defparam mem_mem_0_0_s.INIT_RAM_09=256'hFA1FF06FFFF707130000806700000513FCC798E3010757130017879301071713;
defparam mem_mem_0_0_s.INIT_RAM_0A=256'hAAA6869300100793FFF5859300050713AAAAB6B70025D593FDDFF06FFFF70713;
defparam mem_mem_0_0_s.INIT_RAM_0B=256'hAAA606130010069300F72023AAAAB63755578793555557B70406186300B7F633;
defparam mem_mem_0_0_s.INIT_RAM_0C=256'h555808130010069300C7202355555837AAA60613AAAAB6370407926300B6F7B3;
defparam mem_mem_0_0_s.INIT_RAM_0D=256'h00D6202300C7063300279613000080670000051302079C6300B6F7B300060313;
defparam mem_mem_0_0_s.INIT_RAM_0E=256'hFA5FF06F00169693FCC79EE30005278300F7053300269793F9DFF06F00179793;
defparam mem_mem_0_0_s.INIT_RAM_0F=256'h0008986300B7F8B300100793FC6790E3000727830105202300F7053300269793;
defparam mem_mem_0_0_s.INIT_RAM_10=256'hF8D79AE3006884630008A883011708B300279893F9DFF06F0016969300C52023;
defparam mem_mem_0_0_s.INIT_RAM_11=256'h0000071302B7906300178713000007930025D59300050613FD5FF06F00179793;
defparam mem_mem_0_0_s.INIT_RAM_12=256'h00F607B300279793000080670000051304E69063FFE005930000069302E59663;
defparam mem_mem_0_0_s.INIT_RAM_13=256'hFCE79CE3001707130005278300F6053300271793FCDFF06F0007079300E7A023;
defparam mem_mem_0_0_s.INIT_RAM_14=256'hFAF81CE340D587B30005280300F6053300269793FB9FF06F00F52023FFF74793;
defparam mem_mem_0_0_s.INIT_RAM_15=256'h0005079304050063009122230081242300112623FF010113FA9FF06F00168693;
defparam mem_mem_0_0_s.INIT_RAM_16=256'h02050463D9DFF0EF0004051300000413000084B700E79E63FFE0051300100713;
defparam mem_mem_0_0_s.INIT_RAM_17=256'h40000437008004B70000806701010113004124830081240300C12083FFF00513;
defparam mem_mem_0_0_s.INIT_RAM_18=256'hFC0512E3E31FF0EF0004051300048593FC051AE3DA1FF0EF00040513FD5FF06F;
defparam mem_mem_0_0_s.INIT_RAM_19=256'h00100513FF010113FB1FF06F40A0053300A03533F01FF0EF0004051300048593;
defparam mem_mem_0_0_s.INIT_RAM_1A=256'h00F72C2302A7E793FC07F793018727832000073700051C63F65FF0EF00112623;
defparam mem_mem_0_0_s.INIT_RAM_1B=256'h0005041300A007930011262300812423FF010113000080670101011300C12083;
defparam mem_mem_0_0_s.INIT_RAM_1C=256'h01010113008124030087A42300C12083020007B7FE5FF0EF00D0051300F51663;
defparam mem_mem_0_0_s.INIT_RAM_1D=256'h00C1208300051A6300044503000504130011262300812423FF01011300008067;
defparam mem_mem_0_0_s.INIT_RAM_1E=256'h00259593FFF58593FE1FF06FF9DFF0EF00140413000080670101011300812403;
defparam mem_mem_0_0_s.INIT_RAM_1F=256'h0007C78300F707B300F7F79300B557B3000080670005D463020006B740C00713;
defparam mem_mem_0_0_s.INIT_RAM_20=256'h0000000046454443424139383736353433323130FE1FF06F00F6A423FFC58593;
defparam mem_mem_0_0_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_mem_0_0_s.READ_MODE=1'b0;
defparam mem_mem_0_0_s.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* imem */
module soc_cpu (
  clk_54,
  n6_6,
  srst54_n,
  n137_5,
  rdy_rd,
  \bus_sdram.rdy ,
  \csr.uart_rx.oflow ,
  \bus_dmem.rdat ,
  \bus_sdram.rdat ,
  \csr.uart_rx.data ,
  \csr.uart_rx.valid ,
  key_clean,
  tx_state,
  cpu_rdata_30_6,
  cpu_rdata_30_7,
  cpu_instr,
  cpu_valid,
  \bus_cpu.addr ,
  \bus_sdram.addr ,
  \bus_sdram.we ,
  \bus_sdram.wdat ,
  \csr.uart_tx_data 
)
;
input clk_54;
input n6_6;
input srst54_n;
input n137_5;
input rdy_rd;
input \bus_sdram.rdy ;
input [30:30] \csr.uart_rx.oflow ;
input [31:0] \bus_dmem.rdat ;
input [31:0] \bus_sdram.rdat ;
input [7:0] \csr.uart_rx.data ;
input [31:31] \csr.uart_rx.valid ;
input [1:1] key_clean;
input [3:0] tx_state;
output cpu_rdata_30_6;
output cpu_rdata_30_7;
output cpu_instr;
output cpu_valid;
output [31:29] \bus_cpu.addr ;
output [22:2] \bus_sdram.addr ;
output [3:0] \bus_sdram.we ;
output [31:8] \bus_sdram.wdat ;
output [7:0] \csr.uart_tx_data ;
wire cpu_rdata_31_4;
wire cpu_rdata_30_4;
wire cpu_rdata_30_5;
wire cpu_rdata_29_4;
wire cpu_rdata_28_4;
wire cpu_rdata_27_4;
wire cpu_rdata_26_4;
wire cpu_rdata_25_4;
wire cpu_rdata_24_4;
wire cpu_rdata_23_4;
wire cpu_rdata_22_4;
wire cpu_rdata_21_4;
wire cpu_rdata_20_4;
wire cpu_rdata_19_4;
wire cpu_rdata_18_4;
wire cpu_rdata_17_4;
wire cpu_rdata_16_4;
wire cpu_rdata_15_4;
wire cpu_rdata_14_4;
wire cpu_rdata_13_4;
wire cpu_rdata_12_4;
wire cpu_rdata_11_4;
wire cpu_rdata_10_4;
wire cpu_rdata_9_4;
wire cpu_rdata_8_4;
wire cpu_rdata_7_4;
wire cpu_rdata_7_5;
wire cpu_rdata_6_4;
wire cpu_rdata_6_5;
wire cpu_rdata_5_4;
wire cpu_rdata_5_5;
wire cpu_rdata_4_4;
wire cpu_rdata_4_5;
wire cpu_rdata_3_4;
wire cpu_rdata_3_5;
wire cpu_rdata_2_4;
wire cpu_rdata_2_5;
wire cpu_rdata_1_4;
wire cpu_rdata_1_5;
wire cpu_rdata_0_4;
wire cpu_rdata_0_5;
wire cpu_rdata_31_5;
wire cpu_rdata_31_6;
wire cpu_rdata_31_7;
wire cpu_rdata_0_6;
wire cpu_rdata_31_8;
wire imem_rdy;
wire [31:0] cpu_rdata;
wire [31:0] imem_rdat;
wire VCC;
wire GND;
  LUT3 cpu_rdata_31_s0 (
    .F(cpu_rdata[31]),
    .I0(imem_rdat[31]),
    .I1(cpu_instr),
    .I2(cpu_rdata_31_4) 
);
defparam cpu_rdata_31_s0.INIT=8'h8B;
  LUT4 cpu_rdata_30_s0 (
    .F(cpu_rdata[30]),
    .I0(cpu_rdata_30_4),
    .I1(cpu_rdata_30_5),
    .I2(imem_rdat[30]),
    .I3(cpu_instr) 
);
defparam cpu_rdata_30_s0.INIT=16'hF0BB;
  LUT3 cpu_rdata_29_s0 (
    .F(cpu_rdata[29]),
    .I0(imem_rdat[29]),
    .I1(cpu_rdata_29_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_29_s0.INIT=8'hA3;
  LUT3 cpu_rdata_28_s0 (
    .F(cpu_rdata[28]),
    .I0(imem_rdat[28]),
    .I1(cpu_rdata_28_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_28_s0.INIT=8'hA3;
  LUT3 cpu_rdata_27_s0 (
    .F(cpu_rdata[27]),
    .I0(imem_rdat[27]),
    .I1(cpu_rdata_27_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_27_s0.INIT=8'hA3;
  LUT3 cpu_rdata_26_s0 (
    .F(cpu_rdata[26]),
    .I0(imem_rdat[26]),
    .I1(cpu_rdata_26_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_26_s0.INIT=8'hA3;
  LUT3 cpu_rdata_25_s0 (
    .F(cpu_rdata[25]),
    .I0(imem_rdat[25]),
    .I1(cpu_rdata_25_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_25_s0.INIT=8'hA3;
  LUT3 cpu_rdata_24_s0 (
    .F(cpu_rdata[24]),
    .I0(cpu_rdata_24_4),
    .I1(imem_rdat[24]),
    .I2(cpu_instr) 
);
defparam cpu_rdata_24_s0.INIT=8'hC5;
  LUT3 cpu_rdata_23_s0 (
    .F(cpu_rdata[23]),
    .I0(cpu_rdata_23_4),
    .I1(imem_rdat[23]),
    .I2(cpu_instr) 
);
defparam cpu_rdata_23_s0.INIT=8'hC5;
  LUT3 cpu_rdata_22_s0 (
    .F(cpu_rdata[22]),
    .I0(imem_rdat[22]),
    .I1(cpu_rdata_22_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_22_s0.INIT=8'hA3;
  LUT3 cpu_rdata_21_s0 (
    .F(cpu_rdata[21]),
    .I0(imem_rdat[21]),
    .I1(cpu_rdata_21_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_21_s0.INIT=8'hA3;
  LUT3 cpu_rdata_20_s0 (
    .F(cpu_rdata[20]),
    .I0(imem_rdat[20]),
    .I1(cpu_rdata_20_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_20_s0.INIT=8'hA3;
  LUT3 cpu_rdata_19_s0 (
    .F(cpu_rdata[19]),
    .I0(imem_rdat[19]),
    .I1(cpu_rdata_19_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_19_s0.INIT=8'hA3;
  LUT3 cpu_rdata_18_s0 (
    .F(cpu_rdata[18]),
    .I0(imem_rdat[18]),
    .I1(cpu_rdata_18_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_18_s0.INIT=8'hA3;
  LUT3 cpu_rdata_17_s0 (
    .F(cpu_rdata[17]),
    .I0(imem_rdat[17]),
    .I1(cpu_rdata_17_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_17_s0.INIT=8'hA3;
  LUT3 cpu_rdata_16_s0 (
    .F(cpu_rdata[16]),
    .I0(cpu_rdata_16_4),
    .I1(imem_rdat[16]),
    .I2(cpu_instr) 
);
defparam cpu_rdata_16_s0.INIT=8'hC5;
  LUT3 cpu_rdata_15_s0 (
    .F(cpu_rdata[15]),
    .I0(cpu_rdata_15_4),
    .I1(imem_rdat[15]),
    .I2(cpu_instr) 
);
defparam cpu_rdata_15_s0.INIT=8'hC5;
  LUT3 cpu_rdata_14_s0 (
    .F(cpu_rdata[14]),
    .I0(imem_rdat[14]),
    .I1(cpu_rdata_14_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_14_s0.INIT=8'hA3;
  LUT3 cpu_rdata_13_s0 (
    .F(cpu_rdata[13]),
    .I0(imem_rdat[13]),
    .I1(cpu_rdata_13_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_13_s0.INIT=8'hA3;
  LUT3 cpu_rdata_12_s0 (
    .F(cpu_rdata[12]),
    .I0(imem_rdat[12]),
    .I1(cpu_rdata_12_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_12_s0.INIT=8'hA3;
  LUT3 cpu_rdata_11_s0 (
    .F(cpu_rdata[11]),
    .I0(imem_rdat[11]),
    .I1(cpu_rdata_11_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_11_s0.INIT=8'hA3;
  LUT3 cpu_rdata_10_s0 (
    .F(cpu_rdata[10]),
    .I0(imem_rdat[10]),
    .I1(cpu_rdata_10_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_10_s0.INIT=8'hA3;
  LUT3 cpu_rdata_9_s0 (
    .F(cpu_rdata[9]),
    .I0(imem_rdat[9]),
    .I1(cpu_rdata_9_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_9_s0.INIT=8'hA3;
  LUT3 cpu_rdata_8_s0 (
    .F(cpu_rdata[8]),
    .I0(imem_rdat[8]),
    .I1(cpu_rdata_8_4),
    .I2(cpu_instr) 
);
defparam cpu_rdata_8_s0.INIT=8'hA3;
  LUT4 cpu_rdata_7_s0 (
    .F(cpu_rdata[7]),
    .I0(cpu_rdata_7_4),
    .I1(cpu_rdata_7_5),
    .I2(imem_rdat[7]),
    .I3(cpu_instr) 
);
defparam cpu_rdata_7_s0.INIT=16'hF0BB;
  LUT4 cpu_rdata_6_s0 (
    .F(cpu_rdata[6]),
    .I0(cpu_rdata_6_4),
    .I1(cpu_rdata_6_5),
    .I2(imem_rdat[6]),
    .I3(cpu_instr) 
);
defparam cpu_rdata_6_s0.INIT=16'hF0BB;
  LUT4 cpu_rdata_5_s0 (
    .F(cpu_rdata[5]),
    .I0(cpu_rdata_5_4),
    .I1(cpu_rdata_5_5),
    .I2(imem_rdat[5]),
    .I3(cpu_instr) 
);
defparam cpu_rdata_5_s0.INIT=16'hF0BB;
  LUT4 cpu_rdata_4_s0 (
    .F(cpu_rdata[4]),
    .I0(cpu_rdata_4_4),
    .I1(cpu_rdata_4_5),
    .I2(imem_rdat[4]),
    .I3(cpu_instr) 
);
defparam cpu_rdata_4_s0.INIT=16'hF0BB;
  LUT4 cpu_rdata_3_s0 (
    .F(cpu_rdata[3]),
    .I0(cpu_rdata_3_4),
    .I1(cpu_rdata_3_5),
    .I2(imem_rdat[3]),
    .I3(cpu_instr) 
);
defparam cpu_rdata_3_s0.INIT=16'hF0BB;
  LUT4 cpu_rdata_2_s0 (
    .F(cpu_rdata[2]),
    .I0(cpu_rdata_2_4),
    .I1(cpu_rdata_2_5),
    .I2(imem_rdat[2]),
    .I3(cpu_instr) 
);
defparam cpu_rdata_2_s0.INIT=16'hF0BB;
  LUT4 cpu_rdata_1_s0 (
    .F(cpu_rdata[1]),
    .I0(cpu_rdata_1_4),
    .I1(cpu_rdata_1_5),
    .I2(imem_rdat[1]),
    .I3(cpu_instr) 
);
defparam cpu_rdata_1_s0.INIT=16'hF0BB;
  LUT4 cpu_rdata_0_s0 (
    .F(cpu_rdata[0]),
    .I0(cpu_rdata_0_4),
    .I1(cpu_rdata_0_5),
    .I2(imem_rdat[0]),
    .I3(cpu_instr) 
);
defparam cpu_rdata_0_s0.INIT=16'hF0BB;
  LUT3 cpu_rdata_31_s1 (
    .F(cpu_rdata_31_4),
    .I0(cpu_rdata_31_5),
    .I1(cpu_rdata_31_6),
    .I2(cpu_rdata_31_7) 
);
defparam cpu_rdata_31_s1.INIT=8'h70;
  LUT4 cpu_rdata_30_s1 (
    .F(cpu_rdata_30_4),
    .I0(\bus_sdram.addr [4]),
    .I1(\bus_sdram.addr [3]),
    .I2(\csr.uart_rx.oflow [30]),
    .I3(cpu_rdata_30_6) 
);
defparam cpu_rdata_30_s1.INIT=16'h1000;
  LUT4 cpu_rdata_30_s2 (
    .F(cpu_rdata_30_5),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [30]),
    .I2(\bus_sdram.rdat [30]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_30_s2.INIT=16'hBB0F;
  LUT4 cpu_rdata_29_s1 (
    .F(cpu_rdata_29_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [29]),
    .I2(\bus_sdram.rdat [29]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_29_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_28_s1 (
    .F(cpu_rdata_28_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [28]),
    .I2(\bus_sdram.rdat [28]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_28_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_27_s1 (
    .F(cpu_rdata_27_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [27]),
    .I2(\bus_sdram.rdat [27]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_27_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_26_s1 (
    .F(cpu_rdata_26_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [26]),
    .I2(\bus_sdram.rdat [26]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_26_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_25_s1 (
    .F(cpu_rdata_25_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [25]),
    .I2(\bus_sdram.rdat [25]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_25_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_24_s1 (
    .F(cpu_rdata_24_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [24]),
    .I2(\bus_sdram.rdat [24]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_24_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_23_s1 (
    .F(cpu_rdata_23_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [23]),
    .I2(\bus_sdram.rdat [23]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_23_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_22_s1 (
    .F(cpu_rdata_22_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [22]),
    .I2(\bus_sdram.rdat [22]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_22_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_21_s1 (
    .F(cpu_rdata_21_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [21]),
    .I2(\bus_sdram.rdat [21]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_21_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_20_s1 (
    .F(cpu_rdata_20_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [20]),
    .I2(\bus_sdram.rdat [20]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_20_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_19_s1 (
    .F(cpu_rdata_19_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [19]),
    .I2(\bus_sdram.rdat [19]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_19_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_18_s1 (
    .F(cpu_rdata_18_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [18]),
    .I2(\bus_sdram.rdat [18]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_18_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_17_s1 (
    .F(cpu_rdata_17_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [17]),
    .I2(\bus_sdram.rdat [17]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_17_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_16_s1 (
    .F(cpu_rdata_16_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [16]),
    .I2(\bus_sdram.rdat [16]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_16_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_15_s1 (
    .F(cpu_rdata_15_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [15]),
    .I2(\bus_sdram.rdat [15]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_15_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_14_s1 (
    .F(cpu_rdata_14_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [14]),
    .I2(\bus_sdram.rdat [14]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_14_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_13_s1 (
    .F(cpu_rdata_13_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [13]),
    .I2(\bus_sdram.rdat [13]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_13_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_12_s1 (
    .F(cpu_rdata_12_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [12]),
    .I2(\bus_sdram.rdat [12]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_12_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_11_s1 (
    .F(cpu_rdata_11_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [11]),
    .I2(\bus_sdram.rdat [11]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_11_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_10_s1 (
    .F(cpu_rdata_10_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [10]),
    .I2(\bus_sdram.rdat [10]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_10_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_9_s1 (
    .F(cpu_rdata_9_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [9]),
    .I2(\bus_sdram.rdat [9]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_9_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_8_s1 (
    .F(cpu_rdata_8_4),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [8]),
    .I2(\bus_sdram.rdat [8]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_8_s1.INIT=16'hBB0F;
  LUT4 cpu_rdata_7_s1 (
    .F(cpu_rdata_7_4),
    .I0(\bus_sdram.addr [4]),
    .I1(\bus_sdram.addr [3]),
    .I2(\csr.uart_rx.data [7]),
    .I3(cpu_rdata_30_6) 
);
defparam cpu_rdata_7_s1.INIT=16'h1000;
  LUT4 cpu_rdata_7_s2 (
    .F(cpu_rdata_7_5),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [7]),
    .I2(\bus_sdram.rdat [7]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_7_s2.INIT=16'hBB0F;
  LUT4 cpu_rdata_6_s1 (
    .F(cpu_rdata_6_4),
    .I0(\bus_sdram.addr [4]),
    .I1(\bus_sdram.addr [3]),
    .I2(\csr.uart_rx.data [6]),
    .I3(cpu_rdata_30_6) 
);
defparam cpu_rdata_6_s1.INIT=16'h1000;
  LUT4 cpu_rdata_6_s2 (
    .F(cpu_rdata_6_5),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [6]),
    .I2(\bus_sdram.rdat [6]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_6_s2.INIT=16'hBB0F;
  LUT4 cpu_rdata_5_s1 (
    .F(cpu_rdata_5_4),
    .I0(\bus_sdram.addr [4]),
    .I1(\bus_sdram.addr [3]),
    .I2(\csr.uart_rx.data [5]),
    .I3(cpu_rdata_30_6) 
);
defparam cpu_rdata_5_s1.INIT=16'h1000;
  LUT4 cpu_rdata_5_s2 (
    .F(cpu_rdata_5_5),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [5]),
    .I2(\bus_sdram.rdat [5]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_5_s2.INIT=16'hBB0F;
  LUT4 cpu_rdata_4_s1 (
    .F(cpu_rdata_4_4),
    .I0(\bus_sdram.addr [4]),
    .I1(\bus_sdram.addr [3]),
    .I2(\csr.uart_rx.data [4]),
    .I3(cpu_rdata_30_6) 
);
defparam cpu_rdata_4_s1.INIT=16'h1000;
  LUT4 cpu_rdata_4_s2 (
    .F(cpu_rdata_4_5),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [4]),
    .I2(\bus_sdram.rdat [4]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_4_s2.INIT=16'hBB0F;
  LUT4 cpu_rdata_3_s1 (
    .F(cpu_rdata_3_4),
    .I0(\bus_sdram.addr [4]),
    .I1(\bus_sdram.addr [3]),
    .I2(\csr.uart_rx.data [3]),
    .I3(cpu_rdata_30_6) 
);
defparam cpu_rdata_3_s1.INIT=16'h1000;
  LUT4 cpu_rdata_3_s2 (
    .F(cpu_rdata_3_5),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [3]),
    .I2(\bus_sdram.rdat [3]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_3_s2.INIT=16'hBB0F;
  LUT4 cpu_rdata_2_s1 (
    .F(cpu_rdata_2_4),
    .I0(\bus_sdram.addr [4]),
    .I1(\bus_sdram.addr [3]),
    .I2(\csr.uart_rx.data [2]),
    .I3(cpu_rdata_30_6) 
);
defparam cpu_rdata_2_s1.INIT=16'h1000;
  LUT4 cpu_rdata_2_s2 (
    .F(cpu_rdata_2_5),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [2]),
    .I2(\bus_sdram.rdat [2]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_2_s2.INIT=16'hBB0F;
  LUT4 cpu_rdata_1_s1 (
    .F(cpu_rdata_1_4),
    .I0(\bus_sdram.addr [4]),
    .I1(\bus_sdram.addr [3]),
    .I2(\csr.uart_rx.data [1]),
    .I3(cpu_rdata_30_6) 
);
defparam cpu_rdata_1_s1.INIT=16'h1000;
  LUT4 cpu_rdata_1_s2 (
    .F(cpu_rdata_1_5),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [1]),
    .I2(\bus_sdram.rdat [1]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_1_s2.INIT=16'hBB0F;
  LUT2 cpu_rdata_0_s1 (
    .F(cpu_rdata_0_4),
    .I0(cpu_rdata_0_6),
    .I1(cpu_rdata_30_6) 
);
defparam cpu_rdata_0_s1.INIT=4'h4;
  LUT4 cpu_rdata_0_s2 (
    .F(cpu_rdata_0_5),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [0]),
    .I2(\bus_sdram.rdat [0]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_0_s2.INIT=16'hBB0F;
  LUT4 cpu_rdata_31_s2 (
    .F(cpu_rdata_31_5),
    .I0(\bus_sdram.addr [4]),
    .I1(\bus_sdram.addr [3]),
    .I2(\bus_cpu.addr [29]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_31_s2.INIT=16'h1000;
  LUT3 cpu_rdata_31_s3 (
    .F(cpu_rdata_31_6),
    .I0(\csr.uart_rx.valid [31]),
    .I1(cpu_rdata_31_8),
    .I2(\bus_sdram.addr [2]) 
);
defparam cpu_rdata_31_s3.INIT=8'hA3;
  LUT4 cpu_rdata_31_s4 (
    .F(cpu_rdata_31_7),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_dmem.rdat [31]),
    .I2(\bus_sdram.rdat [31]),
    .I3(cpu_rdata_30_7) 
);
defparam cpu_rdata_31_s4.INIT=16'hBB0F;
  LUT4 cpu_rdata_30_s3 (
    .F(cpu_rdata_30_6),
    .I0(\bus_cpu.addr [30]),
    .I1(\bus_cpu.addr [31]),
    .I2(\bus_cpu.addr [29]),
    .I3(\bus_sdram.addr [2]) 
);
defparam cpu_rdata_30_s3.INIT=16'h1000;
  LUT2 cpu_rdata_30_s4 (
    .F(cpu_rdata_30_7),
    .I0(\bus_cpu.addr [30]),
    .I1(\bus_cpu.addr [31]) 
);
defparam cpu_rdata_30_s4.INIT=4'h1;
  LUT4 cpu_rdata_0_s3 (
    .F(cpu_rdata_0_6),
    .I0(\csr.uart_rx.data [0]),
    .I1(key_clean[1]),
    .I2(\bus_sdram.addr [4]),
    .I3(\bus_sdram.addr [3]) 
);
defparam cpu_rdata_0_s3.INIT=16'h3FF5;
  LUT4 cpu_rdata_31_s5 (
    .F(cpu_rdata_31_8),
    .I0(tx_state[0]),
    .I1(tx_state[1]),
    .I2(tx_state[2]),
    .I3(tx_state[3]) 
);
defparam cpu_rdata_31_s5.INIT=16'h4100;
  picorv32 u_cpu_0 (
    .clk_54(clk_54),
    .n6_6(n6_6),
    .srst54_n(srst54_n),
    .n137_5(n137_5),
    .rdy_rd(rdy_rd),
    .\bus_sdram.rdy (\bus_sdram.rdy ),
    .imem_rdy(imem_rdy),
    .cpu_rdata_31_4(cpu_rdata_31_4),
    .cpu_rdata_10_4(cpu_rdata_10_4),
    .cpu_rdata_11_4(cpu_rdata_11_4),
    .cpu_rdata_12_4(cpu_rdata_12_4),
    .cpu_rdata_13_4(cpu_rdata_13_4),
    .cpu_rdata_14_4(cpu_rdata_14_4),
    .cpu_rdata_15_4(cpu_rdata_15_4),
    .cpu_rdata_8_4(cpu_rdata_8_4),
    .cpu_rdata_9_4(cpu_rdata_9_4),
    .cpu_rdata(cpu_rdata[31:0]),
    .imem_rdat_8(imem_rdat[8]),
    .imem_rdat_9(imem_rdat[9]),
    .imem_rdat_10(imem_rdat[10]),
    .imem_rdat_11(imem_rdat[11]),
    .imem_rdat_12(imem_rdat[12]),
    .imem_rdat_13(imem_rdat[13]),
    .imem_rdat_14(imem_rdat[14]),
    .imem_rdat_15(imem_rdat[15]),
    .imem_rdat_31(imem_rdat[31]),
    .cpu_instr(cpu_instr),
    .cpu_valid(cpu_valid),
    .\bus_cpu.addr (\bus_cpu.addr [31:29]),
    .\bus_sdram.addr (\bus_sdram.addr [22:2]),
    .\bus_sdram.we (\bus_sdram.we [3:0]),
    .\bus_sdram.wdat (\bus_sdram.wdat [31:8]),
    .\csr.uart_tx_data (\csr.uart_tx_data [7:0])
);
  imem u_imem (
    .clk_54(clk_54),
    .n6_6(n6_6),
    .cpu_instr(cpu_instr),
    .cpu_valid(cpu_valid),
    .\bus_sdram.addr (\bus_sdram.addr [14:2]),
    .imem_rdy(imem_rdy),
    .imem_rdat(imem_rdat[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* soc_cpu */
module soc_ram (
  clk_54,
  n6_6,
  cpu_valid,
  cpu_instr,
  \csr.uart_tx_data ,
  \bus_sdram.addr ,
  \bus_sdram.wdat ,
  \bus_sdram.we ,
  \bus_cpu.addr ,
  rdy_rd,
  n137_5,
  \bus_dmem.rdat 
)
;
input clk_54;
input n6_6;
input cpu_valid;
input cpu_instr;
input [7:0] \csr.uart_tx_data ;
input [14:2] \bus_sdram.addr ;
input [31:8] \bus_sdram.wdat ;
input [3:0] \bus_sdram.we ;
input [31:29] \bus_cpu.addr ;
output rdy_rd;
output n137_5;
output [31:0] \bus_dmem.rdat ;
wire n137_3;
wire n137_4;
wire n137_6;
wire [3:0] we;
wire [31:2] DO;
wire [31:2] DO_0;
wire [31:2] DO_1;
wire [31:2] DO_2;
wire [31:2] DO_3;
wire [31:2] DO_4;
wire [31:2] DO_5;
wire [31:2] DO_6;
wire [31:2] DO_7;
wire [31:2] DO_8;
wire [31:2] DO_9;
wire [31:2] DO_10;
wire [31:2] DO_11;
wire [31:2] DO_12;
wire [31:2] DO_13;
wire [31:2] DO_14;
wire VCC;
wire GND;
  LUT4 n137_s0 (
    .F(n137_3),
    .I0(n137_4),
    .I1(cpu_valid),
    .I2(n137_5),
    .I3(n137_6) 
);
defparam n137_s0.INIT=16'h8000;
  LUT4 we_0_s1 (
    .F(we[0]),
    .I0(cpu_instr),
    .I1(cpu_valid),
    .I2(\bus_sdram.we [0]),
    .I3(n137_6) 
);
defparam we_0_s1.INIT=16'h4000;
  LUT4 we_1_s1 (
    .F(we[1]),
    .I0(cpu_instr),
    .I1(cpu_valid),
    .I2(\bus_sdram.we [1]),
    .I3(n137_6) 
);
defparam we_1_s1.INIT=16'h4000;
  LUT4 we_2_s1 (
    .F(we[2]),
    .I0(cpu_instr),
    .I1(cpu_valid),
    .I2(\bus_sdram.we [2]),
    .I3(n137_6) 
);
defparam we_2_s1.INIT=16'h4000;
  LUT4 we_3_s1 (
    .F(we[3]),
    .I0(cpu_instr),
    .I1(cpu_valid),
    .I2(\bus_sdram.we [3]),
    .I3(n137_6) 
);
defparam we_3_s1.INIT=16'h4000;
  LUT2 n137_s1 (
    .F(n137_4),
    .I0(cpu_instr),
    .I1(rdy_rd) 
);
defparam n137_s1.INIT=4'h1;
  LUT4 n137_s2 (
    .F(n137_5),
    .I0(\bus_sdram.we [0]),
    .I1(\bus_sdram.we [1]),
    .I2(\bus_sdram.we [2]),
    .I3(\bus_sdram.we [3]) 
);
defparam n137_s2.INIT=16'h0001;
  LUT3 n137_s3 (
    .F(n137_6),
    .I0(\bus_cpu.addr [29]),
    .I1(\bus_cpu.addr [30]),
    .I2(\bus_cpu.addr [31]) 
);
defparam n137_s3.INIT=8'h01;
  DFFC rdy_rd_s0 (
    .Q(rdy_rd),
    .D(n137_3),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  SP mem_0_mem_0_0_0_s (
    .DO({DO[31:2],\bus_dmem.rdat [1:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\csr.uart_tx_data [1:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[0]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_0_mem_0_0_0_s.BIT_WIDTH=2;
defparam mem_0_mem_0_0_0_s.BLK_SEL=3'b000;
defparam mem_0_mem_0_0_0_s.READ_MODE=1'b0;
defparam mem_0_mem_0_0_0_s.RESET_MODE="SYNC";
defparam mem_0_mem_0_0_0_s.WRITE_MODE=2'b10;
  SP mem_0_mem_0_0_1_s (
    .DO({DO_0[31:2],\bus_dmem.rdat [3:2]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\csr.uart_tx_data [3:2]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[0]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_0_mem_0_0_1_s.BIT_WIDTH=2;
defparam mem_0_mem_0_0_1_s.BLK_SEL=3'b000;
defparam mem_0_mem_0_0_1_s.READ_MODE=1'b0;
defparam mem_0_mem_0_0_1_s.RESET_MODE="SYNC";
defparam mem_0_mem_0_0_1_s.WRITE_MODE=2'b10;
  SP mem_0_mem_0_0_2_s (
    .DO({DO_1[31:2],\bus_dmem.rdat [5:4]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\csr.uart_tx_data [5:4]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[0]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_0_mem_0_0_2_s.BIT_WIDTH=2;
defparam mem_0_mem_0_0_2_s.BLK_SEL=3'b000;
defparam mem_0_mem_0_0_2_s.READ_MODE=1'b0;
defparam mem_0_mem_0_0_2_s.RESET_MODE="SYNC";
defparam mem_0_mem_0_0_2_s.WRITE_MODE=2'b10;
  SP mem_0_mem_0_0_3_s (
    .DO({DO_2[31:2],\bus_dmem.rdat [7:6]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\csr.uart_tx_data [7:6]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[0]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_0_mem_0_0_3_s.BIT_WIDTH=2;
defparam mem_0_mem_0_0_3_s.BLK_SEL=3'b000;
defparam mem_0_mem_0_0_3_s.READ_MODE=1'b0;
defparam mem_0_mem_0_0_3_s.RESET_MODE="SYNC";
defparam mem_0_mem_0_0_3_s.WRITE_MODE=2'b10;
  SP mem_1_mem_1_0_0_s (
    .DO({DO_3[31:2],\bus_dmem.rdat [9:8]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\bus_sdram.wdat [9:8]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[1]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_1_mem_1_0_0_s.BIT_WIDTH=2;
defparam mem_1_mem_1_0_0_s.BLK_SEL=3'b000;
defparam mem_1_mem_1_0_0_s.READ_MODE=1'b0;
defparam mem_1_mem_1_0_0_s.RESET_MODE="SYNC";
defparam mem_1_mem_1_0_0_s.WRITE_MODE=2'b10;
  SP mem_1_mem_1_0_1_s (
    .DO({DO_4[31:2],\bus_dmem.rdat [11:10]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\bus_sdram.wdat [11:10]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[1]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_1_mem_1_0_1_s.BIT_WIDTH=2;
defparam mem_1_mem_1_0_1_s.BLK_SEL=3'b000;
defparam mem_1_mem_1_0_1_s.READ_MODE=1'b0;
defparam mem_1_mem_1_0_1_s.RESET_MODE="SYNC";
defparam mem_1_mem_1_0_1_s.WRITE_MODE=2'b10;
  SP mem_1_mem_1_0_2_s (
    .DO({DO_5[31:2],\bus_dmem.rdat [13:12]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\bus_sdram.wdat [13:12]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[1]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_1_mem_1_0_2_s.BIT_WIDTH=2;
defparam mem_1_mem_1_0_2_s.BLK_SEL=3'b000;
defparam mem_1_mem_1_0_2_s.READ_MODE=1'b0;
defparam mem_1_mem_1_0_2_s.RESET_MODE="SYNC";
defparam mem_1_mem_1_0_2_s.WRITE_MODE=2'b10;
  SP mem_1_mem_1_0_3_s (
    .DO({DO_6[31:2],\bus_dmem.rdat [15:14]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\bus_sdram.wdat [15:14]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[1]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_1_mem_1_0_3_s.BIT_WIDTH=2;
defparam mem_1_mem_1_0_3_s.BLK_SEL=3'b000;
defparam mem_1_mem_1_0_3_s.READ_MODE=1'b0;
defparam mem_1_mem_1_0_3_s.RESET_MODE="SYNC";
defparam mem_1_mem_1_0_3_s.WRITE_MODE=2'b10;
  SP mem_2_mem_2_0_0_s (
    .DO({DO_7[31:2],\bus_dmem.rdat [17:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\bus_sdram.wdat [17:16]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[2]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_2_mem_2_0_0_s.BIT_WIDTH=2;
defparam mem_2_mem_2_0_0_s.BLK_SEL=3'b000;
defparam mem_2_mem_2_0_0_s.READ_MODE=1'b0;
defparam mem_2_mem_2_0_0_s.RESET_MODE="SYNC";
defparam mem_2_mem_2_0_0_s.WRITE_MODE=2'b10;
  SP mem_2_mem_2_0_1_s (
    .DO({DO_8[31:2],\bus_dmem.rdat [19:18]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\bus_sdram.wdat [19:18]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[2]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_2_mem_2_0_1_s.BIT_WIDTH=2;
defparam mem_2_mem_2_0_1_s.BLK_SEL=3'b000;
defparam mem_2_mem_2_0_1_s.READ_MODE=1'b0;
defparam mem_2_mem_2_0_1_s.RESET_MODE="SYNC";
defparam mem_2_mem_2_0_1_s.WRITE_MODE=2'b10;
  SP mem_2_mem_2_0_2_s (
    .DO({DO_9[31:2],\bus_dmem.rdat [21:20]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\bus_sdram.wdat [21:20]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[2]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_2_mem_2_0_2_s.BIT_WIDTH=2;
defparam mem_2_mem_2_0_2_s.BLK_SEL=3'b000;
defparam mem_2_mem_2_0_2_s.READ_MODE=1'b0;
defparam mem_2_mem_2_0_2_s.RESET_MODE="SYNC";
defparam mem_2_mem_2_0_2_s.WRITE_MODE=2'b10;
  SP mem_2_mem_2_0_3_s (
    .DO({DO_10[31:2],\bus_dmem.rdat [23:22]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\bus_sdram.wdat [23:22]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[2]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_2_mem_2_0_3_s.BIT_WIDTH=2;
defparam mem_2_mem_2_0_3_s.BLK_SEL=3'b000;
defparam mem_2_mem_2_0_3_s.READ_MODE=1'b0;
defparam mem_2_mem_2_0_3_s.RESET_MODE="SYNC";
defparam mem_2_mem_2_0_3_s.WRITE_MODE=2'b10;
  SP mem_3_mem_3_0_0_s (
    .DO({DO_11[31:2],\bus_dmem.rdat [25:24]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\bus_sdram.wdat [25:24]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[3]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_3_mem_3_0_0_s.BIT_WIDTH=2;
defparam mem_3_mem_3_0_0_s.BLK_SEL=3'b000;
defparam mem_3_mem_3_0_0_s.READ_MODE=1'b0;
defparam mem_3_mem_3_0_0_s.RESET_MODE="SYNC";
defparam mem_3_mem_3_0_0_s.WRITE_MODE=2'b10;
  SP mem_3_mem_3_0_1_s (
    .DO({DO_12[31:2],\bus_dmem.rdat [27:26]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\bus_sdram.wdat [27:26]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[3]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_3_mem_3_0_1_s.BIT_WIDTH=2;
defparam mem_3_mem_3_0_1_s.BLK_SEL=3'b000;
defparam mem_3_mem_3_0_1_s.READ_MODE=1'b0;
defparam mem_3_mem_3_0_1_s.RESET_MODE="SYNC";
defparam mem_3_mem_3_0_1_s.WRITE_MODE=2'b10;
  SP mem_3_mem_3_0_2_s (
    .DO({DO_13[31:2],\bus_dmem.rdat [29:28]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\bus_sdram.wdat [29:28]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[3]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_3_mem_3_0_2_s.BIT_WIDTH=2;
defparam mem_3_mem_3_0_2_s.BLK_SEL=3'b000;
defparam mem_3_mem_3_0_2_s.READ_MODE=1'b0;
defparam mem_3_mem_3_0_2_s.RESET_MODE="SYNC";
defparam mem_3_mem_3_0_2_s.WRITE_MODE=2'b10;
  SP mem_3_mem_3_0_3_s (
    .DO({DO_14[31:2],\bus_dmem.rdat [31:30]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\bus_sdram.wdat [31:30]}),
    .BLKSEL({GND,GND,GND}),
    .AD({\bus_sdram.addr [14:2],GND}),
    .WRE(we[3]),
    .CLK(clk_54),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam mem_3_mem_3_0_3_s.BIT_WIDTH=2;
defparam mem_3_mem_3_0_3_s.BLK_SEL=3'b000;
defparam mem_3_mem_3_0_3_s.READ_MODE=1'b0;
defparam mem_3_mem_3_0_3_s.RESET_MODE="SYNC";
defparam mem_3_mem_3_0_3_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* soc_ram */
module soc_csr (
  clk_54,
  n6_6,
  cpu_valid,
  cpu_rdata_30_7,
  cpu_instr,
  \csr.uart_tx_data ,
  \bus_sdram.addr ,
  \bus_cpu.addr ,
  \bus_sdram.we ,
  n183_4,
  led_n_d
)
;
input clk_54;
input n6_6;
input cpu_valid;
input cpu_rdata_30_7;
input cpu_instr;
input [5:0] \csr.uart_tx_data ;
input [4:2] \bus_sdram.addr ;
input [29:29] \bus_cpu.addr ;
input [3:0] \bus_sdram.we ;
output n183_4;
output [5:0] led_n_d;
wire n183_3;
wire n183_5;
wire n183_6;
wire VCC;
wire GND;
  LUT3 n183_s0 (
    .F(n183_3),
    .I0(\bus_sdram.addr [4]),
    .I1(\bus_sdram.addr [3]),
    .I2(n183_4) 
);
defparam n183_s0.INIT=8'h80;
  LUT4 n183_s1 (
    .F(n183_4),
    .I0(n183_5),
    .I1(cpu_valid),
    .I2(cpu_rdata_30_7),
    .I3(n183_6) 
);
defparam n183_s1.INIT=16'h8000;
  LUT3 n183_s2 (
    .F(n183_5),
    .I0(cpu_instr),
    .I1(\bus_cpu.addr [29]),
    .I2(\bus_sdram.we [0]) 
);
defparam n183_s2.INIT=8'h40;
  LUT4 n183_s3 (
    .F(n183_6),
    .I0(\bus_sdram.addr [2]),
    .I1(\bus_sdram.we [2]),
    .I2(\bus_sdram.we [3]),
    .I3(\bus_sdram.we [1]) 
);
defparam n183_s3.INIT=16'h4000;
  DFFCE \csr_gpo.led_off_4_s0  (
    .Q(led_n_d[4]),
    .D(\csr.uart_tx_data [4]),
    .CLK(clk_54),
    .CE(n183_3),
    .CLEAR(n6_6) 
);
  DFFCE \csr_gpo.led_off_3_s0  (
    .Q(led_n_d[3]),
    .D(\csr.uart_tx_data [3]),
    .CLK(clk_54),
    .CE(n183_3),
    .CLEAR(n6_6) 
);
  DFFCE \csr_gpo.led_off_2_s0  (
    .Q(led_n_d[2]),
    .D(\csr.uart_tx_data [2]),
    .CLK(clk_54),
    .CE(n183_3),
    .CLEAR(n6_6) 
);
  DFFCE \csr_gpo.led_off_1_s0  (
    .Q(led_n_d[1]),
    .D(\csr.uart_tx_data [1]),
    .CLK(clk_54),
    .CE(n183_3),
    .CLEAR(n6_6) 
);
  DFFCE \csr_gpo.led_off_0_s0  (
    .Q(led_n_d[0]),
    .D(\csr.uart_tx_data [0]),
    .CLK(clk_54),
    .CE(n183_3),
    .CLEAR(n6_6) 
);
  DFFCE \csr_gpo.led_off_5_s0  (
    .Q(led_n_d[5]),
    .D(\csr.uart_tx_data [5]),
    .CLK(clk_54),
    .CE(n183_3),
    .CLEAR(n6_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* soc_csr */
module fpga_oddr (
  clk_54,
  O_sdram_clk_d
)
;
input clk_54;
output O_sdram_clk_d;
wire u_oddr_1_Q1;
wire VCC;
wire GND;
  ODDR u_oddr (
    .Q0(O_sdram_clk_d),
    .Q1(u_oddr_1_Q1),
    .D0(GND),
    .D1(VCC),
    .TX(GND),
    .CLK(clk_54) 
);
defparam u_oddr.INIT=1'b0;
defparam u_oddr.TXCLK_POL=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_oddr */
module fpga_iobuf (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [31:31] dq_out;
output [31:31] dq_in;
inout [31:31] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(dq_out[31]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf */
module fpga_iobuf_0 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [30:30] dq_out;
output [30:30] dq_in;
inout [30:30] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(dq_out[30]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_0 */
module fpga_iobuf_1 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [29:29] dq_out;
output [29:29] dq_in;
inout [29:29] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(dq_out[29]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_1 */
module fpga_iobuf_2 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [28:28] dq_out;
output [28:28] dq_in;
inout [28:28] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(dq_out[28]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_2 */
module fpga_iobuf_3 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [27:27] dq_out;
output [27:27] dq_in;
inout [27:27] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(dq_out[27]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_3 */
module fpga_iobuf_4 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [26:26] dq_out;
output [26:26] dq_in;
inout [26:26] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(dq_out[26]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_4 */
module fpga_iobuf_5 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [25:25] dq_out;
output [25:25] dq_in;
inout [25:25] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(dq_out[25]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_5 */
module fpga_iobuf_6 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [24:24] dq_out;
output [24:24] dq_in;
inout [24:24] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(dq_out[24]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_6 */
module fpga_iobuf_7 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [23:23] dq_out;
output [23:23] dq_in;
inout [23:23] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(dq_out[23]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_7 */
module fpga_iobuf_8 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [22:22] dq_out;
output [22:22] dq_in;
inout [22:22] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(dq_out[22]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_8 */
module fpga_iobuf_9 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [21:21] dq_out;
output [21:21] dq_in;
inout [21:21] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(dq_out[21]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_9 */
module fpga_iobuf_10 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [20:20] dq_out;
output [20:20] dq_in;
inout [20:20] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(dq_out[20]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_10 */
module fpga_iobuf_11 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [19:19] dq_out;
output [19:19] dq_in;
inout [19:19] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(dq_out[19]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_11 */
module fpga_iobuf_12 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [18:18] dq_out;
output [18:18] dq_in;
inout [18:18] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(dq_out[18]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_12 */
module fpga_iobuf_13 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [17:17] dq_out;
output [17:17] dq_in;
inout [17:17] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(dq_out[17]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_13 */
module fpga_iobuf_14 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [16:16] dq_out;
output [16:16] dq_in;
inout [16:16] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(dq_out[16]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_14 */
module fpga_iobuf_15 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [15:15] dq_out;
output [15:15] dq_in;
inout [15:15] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(dq_out[15]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_15 */
module fpga_iobuf_16 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [14:14] dq_out;
output [14:14] dq_in;
inout [14:14] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(dq_out[14]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_16 */
module fpga_iobuf_17 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [13:13] dq_out;
output [13:13] dq_in;
inout [13:13] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(dq_out[13]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_17 */
module fpga_iobuf_18 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [12:12] dq_out;
output [12:12] dq_in;
inout [12:12] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(dq_out[12]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_18 */
module fpga_iobuf_19 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [11:11] dq_out;
output [11:11] dq_in;
inout [11:11] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(dq_out[11]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_19 */
module fpga_iobuf_20 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [10:10] dq_out;
output [10:10] dq_in;
inout [10:10] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(dq_out[10]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_20 */
module fpga_iobuf_21 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [9:9] dq_out;
output [9:9] dq_in;
inout [9:9] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(dq_out[9]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_21 */
module fpga_iobuf_22 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [8:8] dq_out;
output [8:8] dq_in;
inout [8:8] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(dq_out[8]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_22 */
module fpga_iobuf_23 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [7:7] dq_out;
output [7:7] dq_in;
inout [7:7] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(dq_out[7]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_23 */
module fpga_iobuf_24 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [6:6] dq_out;
output [6:6] dq_in;
inout [6:6] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(dq_out[6]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_24 */
module fpga_iobuf_25 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [5:5] dq_out;
output [5:5] dq_in;
inout [5:5] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(dq_out[5]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_25 */
module fpga_iobuf_26 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [4:4] dq_out;
output [4:4] dq_in;
inout [4:4] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(dq_out[4]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_26 */
module fpga_iobuf_27 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [3:3] dq_out;
output [3:3] dq_in;
inout [3:3] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(dq_out[3]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_27 */
module fpga_iobuf_28 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [2:2] dq_out;
output [2:2] dq_in;
inout [2:2] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(dq_out[2]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_28 */
module fpga_iobuf_29 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [1:1] dq_out;
output [1:1] dq_in;
inout [1:1] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(dq_out[1]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_29 */
module fpga_iobuf_30 (
  dq_hiz,
  dq_out,
  dq_in,
  IO_sdram_dq
)
;
input dq_hiz;
input [0:0] dq_out;
output [0:0] dq_in;
inout [0:0] IO_sdram_dq;
wire VCC;
wire GND;
  IOBUF u_iobuf (
    .O(dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(dq_out[0]),
    .OEN(dq_hiz) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_iobuf_30 */
module fpga_obuf (
  sdram_cmd,
  O_sdram_ras_n
)
;
input [2:2] sdram_cmd;
output O_sdram_ras_n;
wire VCC;
wire GND;
  OBUF u_obuf (
    .O(O_sdram_ras_n),
    .I(sdram_cmd[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_obuf */
module fpga_obuf_0 (
  sdram_cmd,
  O_sdram_cas_n
)
;
input [1:1] sdram_cmd;
output O_sdram_cas_n;
wire VCC;
wire GND;
  OBUF u_obuf (
    .O(O_sdram_cas_n),
    .I(sdram_cmd[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_obuf_0 */
module fpga_obuf_1 (
  sdram_cmd,
  O_sdram_wen_n
)
;
input [0:0] sdram_cmd;
output O_sdram_wen_n;
wire VCC;
wire GND;
  OBUF u_obuf (
    .O(O_sdram_wen_n),
    .I(sdram_cmd[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fpga_obuf_1 */
module sdram_ctrl (
  clk_54,
  n6_6,
  n137_5,
  cpu_instr,
  cpu_rdata_30_7,
  cpu_valid,
  \bus_sdram.addr ,
  \bus_sdram.wdat ,
  \csr.uart_tx_data ,
  \bus_sdram.we ,
  tick_1us_Z,
  \bus_sdram.rdy ,
  tick_cca15us_Z,
  O_sdram_clk_d,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  \bus_sdram.rdat ,
  O_sdram_ba_d,
  O_sdram_addr_d,
  O_sdram_dqm_d,
  IO_sdram_dq
)
;
input clk_54;
input n6_6;
input n137_5;
input cpu_instr;
input cpu_rdata_30_7;
input cpu_valid;
input [22:2] \bus_sdram.addr ;
input [31:8] \bus_sdram.wdat ;
input [7:0] \csr.uart_tx_data ;
input [3:0] \bus_sdram.we ;
output tick_1us_Z;
output \bus_sdram.rdy ;
output tick_cca15us_Z;
output O_sdram_clk_d;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
output [31:0] \bus_sdram.rdat ;
output [1:0] O_sdram_ba_d;
output [10:0] O_sdram_addr_d;
output [3:0] O_sdram_dqm_d;
inout [31:0] IO_sdram_dq;
wire n484_4;
wire n345_25;
wire n346_22;
wire n347_22;
wire n350_16;
wire n352_26;
wire n353_21;
wire n354_24;
wire n360_16;
wire n361_16;
wire n362_17;
wire n363_16;
wire n364_16;
wire n365_16;
wire n366_16;
wire n367_16;
wire n372_15;
wire pad_O_sdram_dqm_3_5;
wire rdy_5;
wire dq_hiz_6;
wire state_1_8;
wire sdram_cmd_1_8;
wire wait_cnt_3_9;
wire state_2_10;
wire sdram_cmd_0_9;
wire n517_6;
wire n516_6;
wire n515_6;
wire n371_19;
wire n370_19;
wire n369_19;
wire n368_19;
wire n498_7;
wire n497_6;
wire n496_6;
wire n495_6;
wire n494_6;
wire n493_6;
wire n349_27;
wire pad_O_sdram_addr_10_6;
wire n351_31;
wire n357_22;
wire tick_cca15us_Z_3;
wire n484_5;
wire n345_26;
wire n345_27;
wire n350_17;
wire n350_18;
wire n352_28;
wire n353_22;
wire n353_23;
wire n354_25;
wire n360_17;
wire n372_16;
wire n372_17;
wire n373_10;
wire pad_O_sdram_addr_9_6;
wire cnt_15us_3_9;
wire cnt_15us_3_10;
wire state_1_9;
wire wait_cnt_3_10;
wire state_2_11;
wire sdram_cmd_2_11;
wire n515_7;
wire n495_7;
wire n494_7;
wire n349_28;
wire n349_29;
wire pad_O_sdram_addr_10_7;
wire pad_O_sdram_addr_10_8;
wire n351_32;
wire n350_19;
wire n350_20;
wire n350_21;
wire state_1_10;
wire wait_cnt_3_11;
wire n350_22;
wire n373_12;
wire n357_25;
wire n373_14;
wire n352_30;
wire n179_7;
wire pad_O_sdram_addr_9_8;
wire n358_24;
wire n359_24;
wire n355_12;
wire n348_24;
wire n518_13;
wire cnt_15us_3_12;
wire dq_hiz;
wire n39_6;
wire [31:0] dq_out;
wire [5:0] cnt_1us;
wire [3:0] cnt_15us;
wire [2:0] state;
wire [2:0] sdram_cmd;
wire [3:0] wait_cnt;
wire [31:31] dq_in;
wire [30:30] dq_in_0;
wire [29:29] dq_in_1;
wire [28:28] dq_in_2;
wire [27:27] dq_in_3;
wire [26:26] dq_in_4;
wire [25:25] dq_in_5;
wire [24:24] dq_in_6;
wire [23:23] dq_in_7;
wire [22:22] dq_in_8;
wire [21:21] dq_in_9;
wire [20:20] dq_in_10;
wire [19:19] dq_in_11;
wire [18:18] dq_in_12;
wire [17:17] dq_in_13;
wire [16:16] dq_in_14;
wire [15:15] dq_in_15;
wire [14:14] dq_in_16;
wire [13:13] dq_in_17;
wire [12:12] dq_in_18;
wire [11:11] dq_in_19;
wire [10:10] dq_in_20;
wire [9:9] dq_in_21;
wire [8:8] dq_in_22;
wire [7:7] dq_in_23;
wire [6:6] dq_in_24;
wire [5:5] dq_in_25;
wire [4:4] dq_in_26;
wire [3:3] dq_in_27;
wire [2:2] dq_in_28;
wire [1:1] dq_in_29;
wire [0:0] dq_in_30;
wire VCC;
wire GND;
  LUT4 tick_cca15us_Z_s (
    .F(tick_cca15us_Z),
    .I0(cnt_15us[0]),
    .I1(tick_cca15us_Z_3),
    .I2(cnt_15us[1]),
    .I3(cnt_15us[2]) 
);
defparam tick_cca15us_Z_s.INIT=16'h4000;
  LUT4 n484_s1 (
    .F(n484_4),
    .I0(cnt_1us[1]),
    .I1(cnt_1us[0]),
    .I2(n484_5),
    .I3(cnt_1us[2]) 
);
defparam n484_s1.INIT=16'h4000;
  LUT3 n345_s20 (
    .F(n345_25),
    .I0(n345_26),
    .I1(n345_27),
    .I2(wait_cnt[3]) 
);
defparam n345_s20.INIT=8'h14;
  LUT4 n346_s17 (
    .F(n346_22),
    .I0(wait_cnt[0]),
    .I1(wait_cnt[1]),
    .I2(n345_26),
    .I3(wait_cnt[2]) 
);
defparam n346_s17.INIT=16'h0708;
  LUT3 n347_s17 (
    .F(n347_22),
    .I0(n345_26),
    .I1(wait_cnt[0]),
    .I2(wait_cnt[1]) 
);
defparam n347_s17.INIT=8'h14;
  LUT4 n350_s11 (
    .F(n350_16),
    .I0(state[0]),
    .I1(n350_17),
    .I2(n350_18),
    .I3(state[2]) 
);
defparam n350_s11.INIT=16'hEEF0;
  LUT4 n352_s20 (
    .F(n352_26),
    .I0(n352_30),
    .I1(n352_28),
    .I2(state[2]),
    .I3(state[0]) 
);
defparam n352_s20.INIT=16'h500C;
  LUT4 n353_s15 (
    .F(n353_21),
    .I0(n137_5),
    .I1(state[1]),
    .I2(n353_22),
    .I3(n353_23) 
);
defparam n353_s15.INIT=16'h40FF;
  LUT4 n354_s18 (
    .F(n354_24),
    .I0(n354_25),
    .I1(n352_30),
    .I2(state[0]),
    .I3(state[2]) 
);
defparam n354_s18.INIT=16'h302A;
  LUT4 n360_s11 (
    .F(n360_16),
    .I0(n360_17),
    .I1(\bus_sdram.addr [9]),
    .I2(\bus_sdram.addr [17]),
    .I3(n345_26) 
);
defparam n360_s11.INIT=16'hF444;
  LUT4 n361_s11 (
    .F(n361_16),
    .I0(n360_17),
    .I1(\bus_sdram.addr [8]),
    .I2(\bus_sdram.addr [16]),
    .I3(n345_26) 
);
defparam n361_s11.INIT=16'hF444;
  LUT4 n362_s12 (
    .F(n362_17),
    .I0(\bus_sdram.addr [7]),
    .I1(n360_17),
    .I2(\bus_sdram.addr [15]),
    .I3(n345_26) 
);
defparam n362_s12.INIT=16'hE0EE;
  LUT4 n363_s11 (
    .F(n363_16),
    .I0(n360_17),
    .I1(\bus_sdram.addr [6]),
    .I2(\bus_sdram.addr [14]),
    .I3(n345_26) 
);
defparam n363_s11.INIT=16'hF444;
  LUT4 n364_s11 (
    .F(n364_16),
    .I0(n360_17),
    .I1(\bus_sdram.addr [5]),
    .I2(\bus_sdram.addr [13]),
    .I3(n345_26) 
);
defparam n364_s11.INIT=16'hF444;
  LUT4 n365_s11 (
    .F(n365_16),
    .I0(n360_17),
    .I1(\bus_sdram.addr [4]),
    .I2(\bus_sdram.addr [12]),
    .I3(n345_26) 
);
defparam n365_s11.INIT=16'hF444;
  LUT4 n366_s11 (
    .F(n366_16),
    .I0(n360_17),
    .I1(\bus_sdram.addr [3]),
    .I2(\bus_sdram.addr [11]),
    .I3(n345_26) 
);
defparam n366_s11.INIT=16'hF444;
  LUT4 n367_s11 (
    .F(n367_16),
    .I0(n360_17),
    .I1(\bus_sdram.addr [2]),
    .I2(\bus_sdram.addr [10]),
    .I3(n345_26) 
);
defparam n367_s11.INIT=16'hF444;
  LUT4 n372_s10 (
    .F(n372_15),
    .I0(n372_16),
    .I1(state[0]),
    .I2(n372_17),
    .I3(state[2]) 
);
defparam n372_s10.INIT=16'h0F44;
  LUT4 pad_O_sdram_dqm_3_s3 (
    .F(pad_O_sdram_dqm_3_5),
    .I0(state[0]),
    .I1(state[1]),
    .I2(state[2]),
    .I3(n373_14) 
);
defparam pad_O_sdram_dqm_3_s3.INIT=16'h1800;
  LUT3 rdy_s3 (
    .F(rdy_5),
    .I0(state[0]),
    .I1(state[1]),
    .I2(state[2]) 
);
defparam rdy_s3.INIT=8'h1C;
  LUT3 dq_hiz_s2 (
    .F(dq_hiz_6),
    .I0(n373_14),
    .I1(n179_7),
    .I2(n373_10) 
);
defparam dq_hiz_s2.INIT=8'hE0;
  LUT4 state_1_s3 (
    .F(state_1_8),
    .I0(n353_22),
    .I1(cnt_15us_3_9),
    .I2(n345_26),
    .I3(state_1_9) 
);
defparam state_1_s3.INIT=16'h00EF;
  LUT3 sdram_cmd_1_s3 (
    .F(sdram_cmd_1_8),
    .I0(state[0]),
    .I1(state[1]),
    .I2(state[2]) 
);
defparam sdram_cmd_1_s3.INIT=8'h3E;
  LUT4 wait_cnt_3_s4 (
    .F(wait_cnt_3_9),
    .I0(state[0]),
    .I1(state[2]),
    .I2(tick_cca15us_Z),
    .I3(wait_cnt_3_10) 
);
defparam wait_cnt_3_s4.INIT=16'h10FF;
  LUT4 state_2_s5 (
    .F(state_2_10),
    .I0(state[1]),
    .I1(state_2_11),
    .I2(state[2]),
    .I3(state_1_8) 
);
defparam state_2_s5.INIT=16'h1F00;
  LUT4 sdram_cmd_2_s5 (
    .F(sdram_cmd_0_9),
    .I0(sdram_cmd_2_11),
    .I1(state[0]),
    .I2(state[2]),
    .I3(state[1]) 
);
defparam sdram_cmd_2_s5.INIT=16'h0BEC;
  LUT3 n517_s2 (
    .F(n517_6),
    .I0(cnt_15us_3_10),
    .I1(cnt_15us[0]),
    .I2(cnt_15us[1]) 
);
defparam n517_s2.INIT=8'h14;
  LUT4 n516_s2 (
    .F(n516_6),
    .I0(cnt_15us[0]),
    .I1(cnt_15us[1]),
    .I2(cnt_15us_3_10),
    .I3(cnt_15us[2]) 
);
defparam n516_s2.INIT=16'h0708;
  LUT3 n515_s2 (
    .F(n515_6),
    .I0(cnt_15us_3_10),
    .I1(n515_7),
    .I2(cnt_15us[3]) 
);
defparam n515_s2.INIT=8'h14;
  LUT2 n371_s14 (
    .F(n371_19),
    .I0(\bus_sdram.we [0]),
    .I1(state[2]) 
);
defparam n371_s14.INIT=4'h1;
  LUT2 n370_s14 (
    .F(n370_19),
    .I0(\bus_sdram.we [1]),
    .I1(state[2]) 
);
defparam n370_s14.INIT=4'h1;
  LUT2 n369_s14 (
    .F(n369_19),
    .I0(\bus_sdram.we [2]),
    .I1(state[2]) 
);
defparam n369_s14.INIT=4'h1;
  LUT2 n368_s14 (
    .F(n368_19),
    .I0(\bus_sdram.we [3]),
    .I1(state[2]) 
);
defparam n368_s14.INIT=4'h1;
  LUT2 n498_s3 (
    .F(n498_7),
    .I0(tick_1us_Z),
    .I1(cnt_1us[0]) 
);
defparam n498_s3.INIT=4'h1;
  LUT3 n497_s2 (
    .F(n497_6),
    .I0(tick_1us_Z),
    .I1(cnt_1us[0]),
    .I2(cnt_1us[1]) 
);
defparam n497_s2.INIT=8'h14;
  LUT4 n496_s2 (
    .F(n496_6),
    .I0(cnt_1us[0]),
    .I1(cnt_1us[1]),
    .I2(tick_1us_Z),
    .I3(cnt_1us[2]) 
);
defparam n496_s2.INIT=16'h0708;
  LUT3 n495_s2 (
    .F(n495_6),
    .I0(tick_1us_Z),
    .I1(n495_7),
    .I2(cnt_1us[3]) 
);
defparam n495_s2.INIT=8'h14;
  LUT3 n494_s2 (
    .F(n494_6),
    .I0(tick_1us_Z),
    .I1(cnt_1us[4]),
    .I2(n494_7) 
);
defparam n494_s2.INIT=8'h14;
  LUT4 n493_s2 (
    .F(n493_6),
    .I0(cnt_1us[4]),
    .I1(n494_7),
    .I2(tick_1us_Z),
    .I3(cnt_1us[5]) 
);
defparam n493_s2.INIT=16'h0708;
  LUT4 n349_s20 (
    .F(n349_27),
    .I0(n349_28),
    .I1(n345_26),
    .I2(n349_29),
    .I3(pad_O_sdram_addr_9_6) 
);
defparam n349_s20.INIT=16'h0FBB;
  LUT4 pad_O_sdram_addr_10_s4 (
    .F(pad_O_sdram_addr_10_6),
    .I0(pad_O_sdram_addr_10_7),
    .I1(pad_O_sdram_addr_10_8),
    .I2(state[1]),
    .I3(state[2]) 
);
defparam pad_O_sdram_addr_10_s4.INIT=16'h033A;
  LUT4 n351_s23 (
    .F(n351_31),
    .I0(pad_O_sdram_addr_9_6),
    .I1(n351_32),
    .I2(n179_7),
    .I3(n373_10) 
);
defparam n351_s23.INIT=16'h7077;
  LUT4 n357_s15 (
    .F(n357_22),
    .I0(\bus_sdram.addr [20]),
    .I1(n345_26),
    .I2(n357_25),
    .I3(pad_O_sdram_addr_9_6) 
);
defparam n357_s15.INIT=16'hB0BB;
  LUT2 tick_cca15us_Z_s0 (
    .F(tick_cca15us_Z_3),
    .I0(cnt_15us[3]),
    .I1(tick_1us_Z) 
);
defparam tick_cca15us_Z_s0.INIT=4'h8;
  LUT3 n484_s2 (
    .F(n484_5),
    .I0(cnt_1us[3]),
    .I1(cnt_1us[4]),
    .I2(cnt_1us[5]) 
);
defparam n484_s2.INIT=8'h40;
  LUT3 n345_s21 (
    .F(n345_26),
    .I0(state[0]),
    .I1(state[2]),
    .I2(state[1]) 
);
defparam n345_s21.INIT=8'h10;
  LUT3 n345_s22 (
    .F(n345_27),
    .I0(wait_cnt[0]),
    .I1(wait_cnt[1]),
    .I2(wait_cnt[2]) 
);
defparam n345_s22.INIT=8'h80;
  LUT3 n350_s12 (
    .F(n350_17),
    .I0(n350_19),
    .I1(sdram_cmd[1]),
    .I2(n373_14) 
);
defparam n350_s12.INIT=8'h0D;
  LUT3 n350_s13 (
    .F(n350_18),
    .I0(n350_20),
    .I1(n350_21),
    .I2(state[1]) 
);
defparam n350_s13.INIT=8'hA3;
  LUT3 n352_s22 (
    .F(n352_28),
    .I0(n353_22),
    .I1(n137_5),
    .I2(state[1]) 
);
defparam n352_s22.INIT=8'hD0;
  LUT4 n353_s16 (
    .F(n353_22),
    .I0(cpu_instr),
    .I1(\bus_sdram.rdy ),
    .I2(cpu_rdata_30_7),
    .I3(cpu_valid) 
);
defparam n353_s16.INIT=16'h0100;
  LUT4 n353_s17 (
    .F(n353_23),
    .I0(n352_30),
    .I1(state[0]),
    .I2(state[2]),
    .I3(sdram_cmd_0_9) 
);
defparam n353_s17.INIT=16'h7303;
  LUT4 n354_s19 (
    .F(n354_25),
    .I0(n137_5),
    .I1(n353_22),
    .I2(state[0]),
    .I3(state[1]) 
);
defparam n354_s19.INIT=16'hF70F;
  LUT3 n360_s12 (
    .F(n360_17),
    .I0(state[1]),
    .I1(state[0]),
    .I2(state[2]) 
);
defparam n360_s12.INIT=8'h07;
  LUT3 n372_s11 (
    .F(n372_16),
    .I0(n179_7),
    .I1(\bus_sdram.rdy ),
    .I2(n373_14) 
);
defparam n372_s11.INIT=8'h0B;
  LUT3 n372_s12 (
    .F(n372_17),
    .I0(n350_19),
    .I1(\bus_sdram.rdy ),
    .I2(n352_30) 
);
defparam n372_s12.INIT=8'h0B;
  LUT3 n373_s6 (
    .F(n373_10),
    .I0(state[2]),
    .I1(state[1]),
    .I2(state[0]) 
);
defparam n373_s6.INIT=8'h40;
  LUT2 pad_O_sdram_addr_9_s4 (
    .F(pad_O_sdram_addr_9_6),
    .I0(state[1]),
    .I1(state[2]) 
);
defparam pad_O_sdram_addr_9_s4.INIT=4'h1;
  LUT4 cnt_15us_3_s4 (
    .F(cnt_15us_3_9),
    .I0(cnt_15us[0]),
    .I1(cnt_15us[1]),
    .I2(cnt_15us[2]),
    .I3(cnt_15us[3]) 
);
defparam cnt_15us_3_s4.INIT=16'h8000;
  LUT4 cnt_15us_3_s5 (
    .F(cnt_15us_3_10),
    .I0(state[2]),
    .I1(cnt_15us_3_9),
    .I2(state[0]),
    .I3(state[1]) 
);
defparam cnt_15us_3_s5.INIT=16'h00F4;
  LUT4 state_1_s4 (
    .F(state_1_9),
    .I0(state_1_10),
    .I1(wait_cnt[3]),
    .I2(wait_cnt[1]),
    .I3(pad_O_sdram_addr_9_6) 
);
defparam state_1_s4.INIT=16'hBF00;
  LUT4 wait_cnt_3_s5 (
    .F(wait_cnt_3_10),
    .I0(wait_cnt_3_11),
    .I1(state[0]),
    .I2(state[2]),
    .I3(state[1]) 
);
defparam wait_cnt_3_s5.INIT=16'hF8AB;
  LUT2 state_2_s6 (
    .F(state_2_11),
    .I0(state[0]),
    .I1(n350_19) 
);
defparam state_2_s6.INIT=4'h1;
  LUT4 sdram_cmd_2_s6 (
    .F(sdram_cmd_2_11),
    .I0(n179_7),
    .I1(n373_14),
    .I2(n350_19),
    .I3(state[0]) 
);
defparam sdram_cmd_2_s6.INIT=16'hEE0F;
  LUT3 n515_s3 (
    .F(n515_7),
    .I0(cnt_15us[0]),
    .I1(cnt_15us[1]),
    .I2(cnt_15us[2]) 
);
defparam n515_s3.INIT=8'h80;
  LUT3 n495_s3 (
    .F(n495_7),
    .I0(cnt_1us[0]),
    .I1(cnt_1us[1]),
    .I2(cnt_1us[2]) 
);
defparam n495_s3.INIT=8'h80;
  LUT4 n494_s3 (
    .F(n494_7),
    .I0(cnt_1us[0]),
    .I1(cnt_1us[1]),
    .I2(cnt_1us[2]),
    .I3(cnt_1us[3]) 
);
defparam n494_s3.INIT=16'h8000;
  LUT2 n349_s21 (
    .F(n349_28),
    .I0(n353_22),
    .I1(cnt_15us_3_9) 
);
defparam n349_s21.INIT=4'h1;
  LUT4 n349_s22 (
    .F(n349_29),
    .I0(wait_cnt[0]),
    .I1(wait_cnt[2]),
    .I2(wait_cnt[3]),
    .I3(wait_cnt[1]) 
);
defparam n349_s22.INIT=16'h002B;
  LUT2 pad_O_sdram_addr_10_s5 (
    .F(pad_O_sdram_addr_10_7),
    .I0(state[0]),
    .I1(n351_32) 
);
defparam pad_O_sdram_addr_10_s5.INIT=4'h8;
  LUT4 pad_O_sdram_addr_10_s6 (
    .F(pad_O_sdram_addr_10_8),
    .I0(n353_22),
    .I1(n373_14),
    .I2(state[0]),
    .I3(state[1]) 
);
defparam pad_O_sdram_addr_10_s6.INIT=16'h35F3;
  LUT4 n351_s24 (
    .F(n351_32),
    .I0(wait_cnt[1]),
    .I1(wait_cnt[2]),
    .I2(wait_cnt[0]),
    .I3(wait_cnt[3]) 
);
defparam n351_s24.INIT=16'h1001;
  LUT4 n350_s14 (
    .F(n350_19),
    .I0(wait_cnt[0]),
    .I1(wait_cnt[1]),
    .I2(wait_cnt[3]),
    .I3(wait_cnt[2]) 
);
defparam n350_s14.INIT=16'h0100;
  LUT4 n350_s15 (
    .F(n350_20),
    .I0(n353_22),
    .I1(cnt_15us_3_9),
    .I2(n350_22),
    .I3(state[0]) 
);
defparam n350_s15.INIT=16'h0FBB;
  LUT4 n350_s16 (
    .F(n350_21),
    .I0(wait_cnt[3]),
    .I1(wait_cnt[2]),
    .I2(wait_cnt[1]),
    .I3(wait_cnt[0]) 
);
defparam n350_s16.INIT=16'h0700;
  LUT4 state_1_s5 (
    .F(state_1_10),
    .I0(tick_cca15us_Z),
    .I1(state[0]),
    .I2(wait_cnt[2]),
    .I3(wait_cnt[0]) 
);
defparam state_1_s5.INIT=16'hDFF3;
  LUT4 wait_cnt_3_s6 (
    .F(wait_cnt_3_11),
    .I0(wait_cnt[0]),
    .I1(wait_cnt[1]),
    .I2(wait_cnt[2]),
    .I3(wait_cnt[3]) 
);
defparam wait_cnt_3_s6.INIT=16'h8000;
  LUT3 n350_s17 (
    .F(n350_22),
    .I0(n373_14),
    .I1(sdram_cmd[1]),
    .I2(n179_7) 
);
defparam n350_s17.INIT=8'h0B;
  LUT4 n373_s7 (
    .F(n373_12),
    .I0(n373_14),
    .I1(state[2]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n373_s7.INIT=16'h2000;
  LUT4 n357_s17 (
    .F(n357_25),
    .I0(wait_cnt[0]),
    .I1(wait_cnt[1]),
    .I2(wait_cnt[2]),
    .I3(wait_cnt[3]) 
);
defparam n357_s17.INIT=16'h0001;
  LUT4 n373_s8 (
    .F(n373_14),
    .I0(wait_cnt[1]),
    .I1(wait_cnt[0]),
    .I2(wait_cnt[2]),
    .I3(wait_cnt[3]) 
);
defparam n373_s8.INIT=16'h0004;
  LUT4 n352_s23 (
    .F(n352_30),
    .I0(wait_cnt[0]),
    .I1(wait_cnt[1]),
    .I2(wait_cnt[2]),
    .I3(wait_cnt[3]) 
);
defparam n352_s23.INIT=16'h0008;
  LUT4 n179_s3 (
    .F(n179_7),
    .I0(wait_cnt[0]),
    .I1(wait_cnt[1]),
    .I2(wait_cnt[2]),
    .I3(wait_cnt[3]) 
);
defparam n179_s3.INIT=16'h0004;
  LUT4 pad_O_sdram_addr_9_s5 (
    .F(pad_O_sdram_addr_9_8),
    .I0(state[1]),
    .I1(state[2]),
    .I2(wait_cnt[0]),
    .I3(pad_O_sdram_addr_10_6) 
);
defparam pad_O_sdram_addr_9_s5.INIT=16'hFE00;
  LUT4 n358_s16 (
    .F(n358_24),
    .I0(\bus_sdram.addr [19]),
    .I1(state[0]),
    .I2(state[2]),
    .I3(state[1]) 
);
defparam n358_s16.INIT=16'h0200;
  LUT4 n359_s16 (
    .F(n359_24),
    .I0(\bus_sdram.addr [18]),
    .I1(state[0]),
    .I2(state[2]),
    .I3(state[1]) 
);
defparam n359_s16.INIT=16'h0200;
  LUT4 n355_s7 (
    .F(n355_12),
    .I0(state[0]),
    .I1(state[2]),
    .I2(state[1]),
    .I3(n353_22) 
);
defparam n355_s7.INIT=16'h1000;
  LUT4 n348_s18 (
    .F(n348_24),
    .I0(state[0]),
    .I1(state[2]),
    .I2(state[1]),
    .I3(wait_cnt[0]) 
);
defparam n348_s18.INIT=16'h10FF;
  LUT4 n518_s5 (
    .F(n518_13),
    .I0(cnt_15us[0]),
    .I1(cnt_15us_3_10),
    .I2(cnt_15us_3_9),
    .I3(tick_1us_Z) 
);
defparam n518_s5.INIT=16'h2122;
  LUT3 cnt_15us_3_s6 (
    .F(cnt_15us_3_12),
    .I0(cnt_15us_3_10),
    .I1(cnt_15us_3_9),
    .I2(tick_1us_Z) 
);
defparam cnt_15us_3_s6.INIT=8'hBA;
  DFF rdat_30_s0 (
    .Q(\bus_sdram.rdat [30]),
    .D(dq_in_0[30]),
    .CLK(n39_6) 
);
  DFF rdat_29_s0 (
    .Q(\bus_sdram.rdat [29]),
    .D(dq_in_1[29]),
    .CLK(n39_6) 
);
  DFF rdat_28_s0 (
    .Q(\bus_sdram.rdat [28]),
    .D(dq_in_2[28]),
    .CLK(n39_6) 
);
  DFF rdat_27_s0 (
    .Q(\bus_sdram.rdat [27]),
    .D(dq_in_3[27]),
    .CLK(n39_6) 
);
  DFF rdat_26_s0 (
    .Q(\bus_sdram.rdat [26]),
    .D(dq_in_4[26]),
    .CLK(n39_6) 
);
  DFF rdat_25_s0 (
    .Q(\bus_sdram.rdat [25]),
    .D(dq_in_5[25]),
    .CLK(n39_6) 
);
  DFF rdat_24_s0 (
    .Q(\bus_sdram.rdat [24]),
    .D(dq_in_6[24]),
    .CLK(n39_6) 
);
  DFF rdat_23_s0 (
    .Q(\bus_sdram.rdat [23]),
    .D(dq_in_7[23]),
    .CLK(n39_6) 
);
  DFF rdat_22_s0 (
    .Q(\bus_sdram.rdat [22]),
    .D(dq_in_8[22]),
    .CLK(n39_6) 
);
  DFF rdat_21_s0 (
    .Q(\bus_sdram.rdat [21]),
    .D(dq_in_9[21]),
    .CLK(n39_6) 
);
  DFF rdat_20_s0 (
    .Q(\bus_sdram.rdat [20]),
    .D(dq_in_10[20]),
    .CLK(n39_6) 
);
  DFF rdat_19_s0 (
    .Q(\bus_sdram.rdat [19]),
    .D(dq_in_11[19]),
    .CLK(n39_6) 
);
  DFF rdat_18_s0 (
    .Q(\bus_sdram.rdat [18]),
    .D(dq_in_12[18]),
    .CLK(n39_6) 
);
  DFF rdat_17_s0 (
    .Q(\bus_sdram.rdat [17]),
    .D(dq_in_13[17]),
    .CLK(n39_6) 
);
  DFF rdat_16_s0 (
    .Q(\bus_sdram.rdat [16]),
    .D(dq_in_14[16]),
    .CLK(n39_6) 
);
  DFF rdat_15_s0 (
    .Q(\bus_sdram.rdat [15]),
    .D(dq_in_15[15]),
    .CLK(n39_6) 
);
  DFF rdat_14_s0 (
    .Q(\bus_sdram.rdat [14]),
    .D(dq_in_16[14]),
    .CLK(n39_6) 
);
  DFF rdat_13_s0 (
    .Q(\bus_sdram.rdat [13]),
    .D(dq_in_17[13]),
    .CLK(n39_6) 
);
  DFF rdat_12_s0 (
    .Q(\bus_sdram.rdat [12]),
    .D(dq_in_18[12]),
    .CLK(n39_6) 
);
  DFF rdat_11_s0 (
    .Q(\bus_sdram.rdat [11]),
    .D(dq_in_19[11]),
    .CLK(n39_6) 
);
  DFF rdat_10_s0 (
    .Q(\bus_sdram.rdat [10]),
    .D(dq_in_20[10]),
    .CLK(n39_6) 
);
  DFF rdat_9_s0 (
    .Q(\bus_sdram.rdat [9]),
    .D(dq_in_21[9]),
    .CLK(n39_6) 
);
  DFF rdat_8_s0 (
    .Q(\bus_sdram.rdat [8]),
    .D(dq_in_22[8]),
    .CLK(n39_6) 
);
  DFF rdat_7_s0 (
    .Q(\bus_sdram.rdat [7]),
    .D(dq_in_23[7]),
    .CLK(n39_6) 
);
  DFF rdat_6_s0 (
    .Q(\bus_sdram.rdat [6]),
    .D(dq_in_24[6]),
    .CLK(n39_6) 
);
  DFF rdat_5_s0 (
    .Q(\bus_sdram.rdat [5]),
    .D(dq_in_25[5]),
    .CLK(n39_6) 
);
  DFF rdat_4_s0 (
    .Q(\bus_sdram.rdat [4]),
    .D(dq_in_26[4]),
    .CLK(n39_6) 
);
  DFF rdat_3_s0 (
    .Q(\bus_sdram.rdat [3]),
    .D(dq_in_27[3]),
    .CLK(n39_6) 
);
  DFF rdat_2_s0 (
    .Q(\bus_sdram.rdat [2]),
    .D(dq_in_28[2]),
    .CLK(n39_6) 
);
  DFF rdat_1_s0 (
    .Q(\bus_sdram.rdat [1]),
    .D(dq_in_29[1]),
    .CLK(n39_6) 
);
  DFF rdat_0_s0 (
    .Q(\bus_sdram.rdat [0]),
    .D(dq_in_30[0]),
    .CLK(n39_6) 
);
  DFFCE pad_O_sdram_ba_1_s0 (
    .Q(O_sdram_ba_d[1]),
    .D(\bus_sdram.addr [22]),
    .CLK(clk_54),
    .CE(n355_12),
    .CLEAR(n6_6) 
);
  DFFCE pad_O_sdram_ba_0_s0 (
    .Q(O_sdram_ba_d[0]),
    .D(\bus_sdram.addr [21]),
    .CLK(clk_54),
    .CE(n355_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_31_s0 (
    .Q(dq_out[31]),
    .D(\bus_sdram.wdat [31]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_30_s0 (
    .Q(dq_out[30]),
    .D(\bus_sdram.wdat [30]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_29_s0 (
    .Q(dq_out[29]),
    .D(\bus_sdram.wdat [29]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_28_s0 (
    .Q(dq_out[28]),
    .D(\bus_sdram.wdat [28]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_27_s0 (
    .Q(dq_out[27]),
    .D(\bus_sdram.wdat [27]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_26_s0 (
    .Q(dq_out[26]),
    .D(\bus_sdram.wdat [26]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_25_s0 (
    .Q(dq_out[25]),
    .D(\bus_sdram.wdat [25]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_24_s0 (
    .Q(dq_out[24]),
    .D(\bus_sdram.wdat [24]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_23_s0 (
    .Q(dq_out[23]),
    .D(\bus_sdram.wdat [23]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_22_s0 (
    .Q(dq_out[22]),
    .D(\bus_sdram.wdat [22]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_21_s0 (
    .Q(dq_out[21]),
    .D(\bus_sdram.wdat [21]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_20_s0 (
    .Q(dq_out[20]),
    .D(\bus_sdram.wdat [20]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_19_s0 (
    .Q(dq_out[19]),
    .D(\bus_sdram.wdat [19]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_18_s0 (
    .Q(dq_out[18]),
    .D(\bus_sdram.wdat [18]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_17_s0 (
    .Q(dq_out[17]),
    .D(\bus_sdram.wdat [17]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_16_s0 (
    .Q(dq_out[16]),
    .D(\bus_sdram.wdat [16]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_15_s0 (
    .Q(dq_out[15]),
    .D(\bus_sdram.wdat [15]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_14_s0 (
    .Q(dq_out[14]),
    .D(\bus_sdram.wdat [14]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_13_s0 (
    .Q(dq_out[13]),
    .D(\bus_sdram.wdat [13]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_12_s0 (
    .Q(dq_out[12]),
    .D(\bus_sdram.wdat [12]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_11_s0 (
    .Q(dq_out[11]),
    .D(\bus_sdram.wdat [11]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_10_s0 (
    .Q(dq_out[10]),
    .D(\bus_sdram.wdat [10]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_9_s0 (
    .Q(dq_out[9]),
    .D(\bus_sdram.wdat [9]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_8_s0 (
    .Q(dq_out[8]),
    .D(\bus_sdram.wdat [8]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_7_s0 (
    .Q(dq_out[7]),
    .D(\csr.uart_tx_data [7]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_6_s0 (
    .Q(dq_out[6]),
    .D(\csr.uart_tx_data [6]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_5_s0 (
    .Q(dq_out[5]),
    .D(\csr.uart_tx_data [5]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_4_s0 (
    .Q(dq_out[4]),
    .D(\csr.uart_tx_data [4]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_3_s0 (
    .Q(dq_out[3]),
    .D(\csr.uart_tx_data [3]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_2_s0 (
    .Q(dq_out[2]),
    .D(\csr.uart_tx_data [2]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_1_s0 (
    .Q(dq_out[1]),
    .D(\csr.uart_tx_data [1]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFCE dq_out_0_s0 (
    .Q(dq_out[0]),
    .D(\csr.uart_tx_data [0]),
    .CLK(clk_54),
    .CE(n373_12),
    .CLEAR(n6_6) 
);
  DFFPE dq_hiz_s0 (
    .Q(dq_hiz),
    .D(n179_7),
    .CLK(clk_54),
    .CE(dq_hiz_6),
    .PRESET(n6_6) 
);
  DFFC tick_1us_s0 (
    .Q(tick_1us_Z),
    .D(n484_4),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFC cnt_1us_5_s0 (
    .Q(cnt_1us[5]),
    .D(n493_6),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFC cnt_1us_4_s0 (
    .Q(cnt_1us[4]),
    .D(n494_6),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFC cnt_1us_3_s0 (
    .Q(cnt_1us[3]),
    .D(n495_6),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFC cnt_1us_2_s0 (
    .Q(cnt_1us[2]),
    .D(n496_6),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFC cnt_1us_1_s0 (
    .Q(cnt_1us[1]),
    .D(n497_6),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFC cnt_1us_0_s0 (
    .Q(cnt_1us[0]),
    .D(n498_7),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFF rdat_31_s0 (
    .Q(\bus_sdram.rdat [31]),
    .D(dq_in[31]),
    .CLK(n39_6) 
);
  DFFCE pad_O_sdram_addr_10_s1 (
    .Q(O_sdram_addr_d[10]),
    .D(n357_22),
    .CLK(clk_54),
    .CE(pad_O_sdram_addr_10_6),
    .CLEAR(n6_6) 
);
defparam pad_O_sdram_addr_10_s1.INIT=1'b0;
  DFFCE pad_O_sdram_addr_9_s1 (
    .Q(O_sdram_addr_d[9]),
    .D(n358_24),
    .CLK(clk_54),
    .CE(pad_O_sdram_addr_9_8),
    .CLEAR(n6_6) 
);
defparam pad_O_sdram_addr_9_s1.INIT=1'b0;
  DFFCE pad_O_sdram_addr_8_s1 (
    .Q(O_sdram_addr_d[8]),
    .D(n359_24),
    .CLK(clk_54),
    .CE(pad_O_sdram_addr_9_8),
    .CLEAR(n6_6) 
);
defparam pad_O_sdram_addr_8_s1.INIT=1'b0;
  DFFCE pad_O_sdram_addr_7_s1 (
    .Q(O_sdram_addr_d[7]),
    .D(n360_16),
    .CLK(clk_54),
    .CE(pad_O_sdram_addr_9_8),
    .CLEAR(n6_6) 
);
defparam pad_O_sdram_addr_7_s1.INIT=1'b0;
  DFFCE pad_O_sdram_addr_6_s1 (
    .Q(O_sdram_addr_d[6]),
    .D(n361_16),
    .CLK(clk_54),
    .CE(pad_O_sdram_addr_9_8),
    .CLEAR(n6_6) 
);
defparam pad_O_sdram_addr_6_s1.INIT=1'b0;
  DFFCE pad_O_sdram_addr_5_s1 (
    .Q(O_sdram_addr_d[5]),
    .D(n362_17),
    .CLK(clk_54),
    .CE(pad_O_sdram_addr_9_8),
    .CLEAR(n6_6) 
);
defparam pad_O_sdram_addr_5_s1.INIT=1'b0;
  DFFCE pad_O_sdram_addr_4_s1 (
    .Q(O_sdram_addr_d[4]),
    .D(n363_16),
    .CLK(clk_54),
    .CE(pad_O_sdram_addr_9_8),
    .CLEAR(n6_6) 
);
defparam pad_O_sdram_addr_4_s1.INIT=1'b0;
  DFFCE pad_O_sdram_addr_3_s1 (
    .Q(O_sdram_addr_d[3]),
    .D(n364_16),
    .CLK(clk_54),
    .CE(pad_O_sdram_addr_9_8),
    .CLEAR(n6_6) 
);
defparam pad_O_sdram_addr_3_s1.INIT=1'b0;
  DFFCE pad_O_sdram_addr_2_s1 (
    .Q(O_sdram_addr_d[2]),
    .D(n365_16),
    .CLK(clk_54),
    .CE(pad_O_sdram_addr_9_8),
    .CLEAR(n6_6) 
);
defparam pad_O_sdram_addr_2_s1.INIT=1'b0;
  DFFCE pad_O_sdram_addr_1_s1 (
    .Q(O_sdram_addr_d[1]),
    .D(n366_16),
    .CLK(clk_54),
    .CE(pad_O_sdram_addr_9_8),
    .CLEAR(n6_6) 
);
defparam pad_O_sdram_addr_1_s1.INIT=1'b0;
  DFFCE pad_O_sdram_addr_0_s1 (
    .Q(O_sdram_addr_d[0]),
    .D(n367_16),
    .CLK(clk_54),
    .CE(pad_O_sdram_addr_9_8),
    .CLEAR(n6_6) 
);
defparam pad_O_sdram_addr_0_s1.INIT=1'b0;
  DFFPE pad_O_sdram_dqm_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n368_19),
    .CLK(clk_54),
    .CE(pad_O_sdram_dqm_3_5),
    .PRESET(n6_6) 
);
defparam pad_O_sdram_dqm_3_s1.INIT=1'b1;
  DFFPE pad_O_sdram_dqm_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n369_19),
    .CLK(clk_54),
    .CE(pad_O_sdram_dqm_3_5),
    .PRESET(n6_6) 
);
defparam pad_O_sdram_dqm_2_s1.INIT=1'b1;
  DFFPE pad_O_sdram_dqm_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n370_19),
    .CLK(clk_54),
    .CE(pad_O_sdram_dqm_3_5),
    .PRESET(n6_6) 
);
defparam pad_O_sdram_dqm_1_s1.INIT=1'b1;
  DFFPE pad_O_sdram_dqm_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n371_19),
    .CLK(clk_54),
    .CE(pad_O_sdram_dqm_3_5),
    .PRESET(n6_6) 
);
defparam pad_O_sdram_dqm_0_s1.INIT=1'b1;
  DFFCE rdy_s1 (
    .Q(\bus_sdram.rdy ),
    .D(n372_15),
    .CLK(clk_54),
    .CE(rdy_5),
    .CLEAR(n6_6) 
);
defparam rdy_s1.INIT=1'b0;
  DFFCE cnt_15us_3_s1 (
    .Q(cnt_15us[3]),
    .D(n515_6),
    .CLK(clk_54),
    .CE(cnt_15us_3_12),
    .CLEAR(n6_6) 
);
defparam cnt_15us_3_s1.INIT=1'b0;
  DFFCE cnt_15us_2_s1 (
    .Q(cnt_15us[2]),
    .D(n516_6),
    .CLK(clk_54),
    .CE(cnt_15us_3_12),
    .CLEAR(n6_6) 
);
defparam cnt_15us_2_s1.INIT=1'b0;
  DFFCE cnt_15us_1_s1 (
    .Q(cnt_15us[1]),
    .D(n517_6),
    .CLK(clk_54),
    .CE(cnt_15us_3_12),
    .CLEAR(n6_6) 
);
defparam cnt_15us_1_s1.INIT=1'b0;
  DFFCE state_2_s1 (
    .Q(state[2]),
    .D(n352_26),
    .CLK(clk_54),
    .CE(state_2_10),
    .CLEAR(n6_6) 
);
  DFFCE state_1_s1 (
    .Q(state[1]),
    .D(n353_21),
    .CLK(clk_54),
    .CE(state_1_8),
    .CLEAR(n6_6) 
);
  DFFCE state_0_s1 (
    .Q(state[0]),
    .D(n354_24),
    .CLK(clk_54),
    .CE(state_2_10),
    .CLEAR(n6_6) 
);
  DFFPE sdram_cmd_1_s1 (
    .Q(sdram_cmd[1]),
    .D(n350_16),
    .CLK(clk_54),
    .CE(sdram_cmd_1_8),
    .PRESET(n6_6) 
);
  DFFPE sdram_cmd_0_s1 (
    .Q(sdram_cmd[0]),
    .D(n351_31),
    .CLK(clk_54),
    .CE(sdram_cmd_0_9),
    .PRESET(n6_6) 
);
  DFFCE wait_cnt_3_s1 (
    .Q(wait_cnt[3]),
    .D(n345_25),
    .CLK(clk_54),
    .CE(wait_cnt_3_9),
    .CLEAR(n6_6) 
);
  DFFCE wait_cnt_2_s1 (
    .Q(wait_cnt[2]),
    .D(n346_22),
    .CLK(clk_54),
    .CE(wait_cnt_3_9),
    .CLEAR(n6_6) 
);
  DFFCE wait_cnt_1_s1 (
    .Q(wait_cnt[1]),
    .D(n347_22),
    .CLK(clk_54),
    .CE(wait_cnt_3_9),
    .CLEAR(n6_6) 
);
  DFFCE wait_cnt_0_s1 (
    .Q(wait_cnt[0]),
    .D(n348_24),
    .CLK(clk_54),
    .CE(wait_cnt_3_9),
    .CLEAR(n6_6) 
);
  DFFPE sdram_cmd_2_s1 (
    .Q(sdram_cmd[2]),
    .D(n349_27),
    .CLK(clk_54),
    .CE(sdram_cmd_0_9),
    .PRESET(n6_6) 
);
  DFFC cnt_15us_0_s3 (
    .Q(cnt_15us[0]),
    .D(n518_13),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
defparam cnt_15us_0_s3.INIT=1'b0;
  INV n39_s2 (
    .O(n39_6),
    .I(clk_54) 
);
  fpga_oddr u_oddr_clk (
    .clk_54(clk_54),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  fpga_iobuf \u_pad_dq[31]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[31]),
    .dq_in(dq_in[31]),
    .IO_sdram_dq(IO_sdram_dq[31])
);
  fpga_iobuf_0 \u_pad_dq[30]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[30]),
    .dq_in(dq_in_0[30]),
    .IO_sdram_dq(IO_sdram_dq[30])
);
  fpga_iobuf_1 \u_pad_dq[29]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[29]),
    .dq_in(dq_in_1[29]),
    .IO_sdram_dq(IO_sdram_dq[29])
);
  fpga_iobuf_2 \u_pad_dq[28]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[28]),
    .dq_in(dq_in_2[28]),
    .IO_sdram_dq(IO_sdram_dq[28])
);
  fpga_iobuf_3 \u_pad_dq[27]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[27]),
    .dq_in(dq_in_3[27]),
    .IO_sdram_dq(IO_sdram_dq[27])
);
  fpga_iobuf_4 \u_pad_dq[26]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[26]),
    .dq_in(dq_in_4[26]),
    .IO_sdram_dq(IO_sdram_dq[26])
);
  fpga_iobuf_5 \u_pad_dq[25]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[25]),
    .dq_in(dq_in_5[25]),
    .IO_sdram_dq(IO_sdram_dq[25])
);
  fpga_iobuf_6 \u_pad_dq[24]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[24]),
    .dq_in(dq_in_6[24]),
    .IO_sdram_dq(IO_sdram_dq[24])
);
  fpga_iobuf_7 \u_pad_dq[23]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[23]),
    .dq_in(dq_in_7[23]),
    .IO_sdram_dq(IO_sdram_dq[23])
);
  fpga_iobuf_8 \u_pad_dq[22]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[22]),
    .dq_in(dq_in_8[22]),
    .IO_sdram_dq(IO_sdram_dq[22])
);
  fpga_iobuf_9 \u_pad_dq[21]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[21]),
    .dq_in(dq_in_9[21]),
    .IO_sdram_dq(IO_sdram_dq[21])
);
  fpga_iobuf_10 \u_pad_dq[20]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[20]),
    .dq_in(dq_in_10[20]),
    .IO_sdram_dq(IO_sdram_dq[20])
);
  fpga_iobuf_11 \u_pad_dq[19]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[19]),
    .dq_in(dq_in_11[19]),
    .IO_sdram_dq(IO_sdram_dq[19])
);
  fpga_iobuf_12 \u_pad_dq[18]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[18]),
    .dq_in(dq_in_12[18]),
    .IO_sdram_dq(IO_sdram_dq[18])
);
  fpga_iobuf_13 \u_pad_dq[17]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[17]),
    .dq_in(dq_in_13[17]),
    .IO_sdram_dq(IO_sdram_dq[17])
);
  fpga_iobuf_14 \u_pad_dq[16]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[16]),
    .dq_in(dq_in_14[16]),
    .IO_sdram_dq(IO_sdram_dq[16])
);
  fpga_iobuf_15 \u_pad_dq[15]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[15]),
    .dq_in(dq_in_15[15]),
    .IO_sdram_dq(IO_sdram_dq[15])
);
  fpga_iobuf_16 \u_pad_dq[14]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[14]),
    .dq_in(dq_in_16[14]),
    .IO_sdram_dq(IO_sdram_dq[14])
);
  fpga_iobuf_17 \u_pad_dq[13]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[13]),
    .dq_in(dq_in_17[13]),
    .IO_sdram_dq(IO_sdram_dq[13])
);
  fpga_iobuf_18 \u_pad_dq[12]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[12]),
    .dq_in(dq_in_18[12]),
    .IO_sdram_dq(IO_sdram_dq[12])
);
  fpga_iobuf_19 \u_pad_dq[11]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[11]),
    .dq_in(dq_in_19[11]),
    .IO_sdram_dq(IO_sdram_dq[11])
);
  fpga_iobuf_20 \u_pad_dq[10]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[10]),
    .dq_in(dq_in_20[10]),
    .IO_sdram_dq(IO_sdram_dq[10])
);
  fpga_iobuf_21 \u_pad_dq[9]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[9]),
    .dq_in(dq_in_21[9]),
    .IO_sdram_dq(IO_sdram_dq[9])
);
  fpga_iobuf_22 \u_pad_dq[8]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[8]),
    .dq_in(dq_in_22[8]),
    .IO_sdram_dq(IO_sdram_dq[8])
);
  fpga_iobuf_23 \u_pad_dq[7]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[7]),
    .dq_in(dq_in_23[7]),
    .IO_sdram_dq(IO_sdram_dq[7])
);
  fpga_iobuf_24 \u_pad_dq[6]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[6]),
    .dq_in(dq_in_24[6]),
    .IO_sdram_dq(IO_sdram_dq[6])
);
  fpga_iobuf_25 \u_pad_dq[5]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[5]),
    .dq_in(dq_in_25[5]),
    .IO_sdram_dq(IO_sdram_dq[5])
);
  fpga_iobuf_26 \u_pad_dq[4]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[4]),
    .dq_in(dq_in_26[4]),
    .IO_sdram_dq(IO_sdram_dq[4])
);
  fpga_iobuf_27 \u_pad_dq[3]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[3]),
    .dq_in(dq_in_27[3]),
    .IO_sdram_dq(IO_sdram_dq[3])
);
  fpga_iobuf_28 \u_pad_dq[2]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[2]),
    .dq_in(dq_in_28[2]),
    .IO_sdram_dq(IO_sdram_dq[2])
);
  fpga_iobuf_29 \u_pad_dq[1]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[1]),
    .dq_in(dq_in_29[1]),
    .IO_sdram_dq(IO_sdram_dq[1])
);
  fpga_iobuf_30 \u_pad_dq[0]  (
    .dq_hiz(dq_hiz),
    .dq_out(dq_out[0]),
    .dq_in(dq_in_30[0]),
    .IO_sdram_dq(IO_sdram_dq[0])
);
  fpga_obuf \u_pad_cmd[2]  (
    .sdram_cmd(sdram_cmd[2]),
    .O_sdram_ras_n(O_sdram_ras_n)
);
  fpga_obuf_0 \u_pad_cmd[1]  (
    .sdram_cmd(sdram_cmd[1]),
    .O_sdram_cas_n(O_sdram_cas_n)
);
  fpga_obuf_1 \u_pad_cmd[0]  (
    .sdram_cmd(sdram_cmd[0]),
    .O_sdram_wen_n(O_sdram_wen_n)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sdram_ctrl */
module soc_sdram (
  clk_54,
  n6_6,
  n137_5,
  cpu_instr,
  cpu_rdata_30_7,
  cpu_valid,
  \bus_sdram.addr ,
  \bus_sdram.wdat ,
  \csr.uart_tx_data ,
  \bus_sdram.we ,
  tick_1us_Z,
  \bus_sdram.rdy ,
  tick_cca15us_Z,
  O_sdram_clk_d,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  \bus_sdram.rdat ,
  O_sdram_ba_d,
  O_sdram_addr_d,
  O_sdram_dqm_d,
  IO_sdram_dq
)
;
input clk_54;
input n6_6;
input n137_5;
input cpu_instr;
input cpu_rdata_30_7;
input cpu_valid;
input [22:2] \bus_sdram.addr ;
input [31:8] \bus_sdram.wdat ;
input [7:0] \csr.uart_tx_data ;
input [3:0] \bus_sdram.we ;
output tick_1us_Z;
output \bus_sdram.rdy ;
output tick_cca15us_Z;
output O_sdram_clk_d;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
output [31:0] \bus_sdram.rdat ;
output [1:0] O_sdram_ba_d;
output [10:0] O_sdram_addr_d;
output [3:0] O_sdram_dqm_d;
inout [31:0] IO_sdram_dq;
wire VCC;
wire GND;
  sdram_ctrl u_sdram_ctrl (
    .clk_54(clk_54),
    .n6_6(n6_6),
    .n137_5(n137_5),
    .cpu_instr(cpu_instr),
    .cpu_rdata_30_7(cpu_rdata_30_7),
    .cpu_valid(cpu_valid),
    .\bus_sdram.addr (\bus_sdram.addr [22:2]),
    .\bus_sdram.wdat (\bus_sdram.wdat [31:8]),
    .\csr.uart_tx_data (\csr.uart_tx_data [7:0]),
    .\bus_sdram.we (\bus_sdram.we [3:0]),
    .tick_1us_Z(tick_1us_Z),
    .\bus_sdram.rdy (\bus_sdram.rdy ),
    .tick_cca15us_Z(tick_cca15us_Z),
    .O_sdram_clk_d(O_sdram_clk_d),
    .O_sdram_ras_n(O_sdram_ras_n),
    .O_sdram_cas_n(O_sdram_cas_n),
    .O_sdram_wen_n(O_sdram_wen_n),
    .\bus_sdram.rdat (\bus_sdram.rdat [31:0]),
    .O_sdram_ba_d(O_sdram_ba_d[1:0]),
    .O_sdram_addr_d(O_sdram_addr_d[10:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .IO_sdram_dq(IO_sdram_dq[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* soc_sdram */
module uart (
  clk_54,
  n6_6,
  uart_rx_d,
  tick_1us_Z,
  n183_4,
  cpu_valid,
  cpu_rdata_30_6,
  n137_5,
  cpu_instr,
  \csr.uart_tx_data ,
  \bus_sdram.addr ,
  uart_tx_d,
  \csr.uart_rx.data ,
  \csr.uart_rx.valid ,
  \csr.uart_rx.oflow ,
  tx_state
)
;
input clk_54;
input n6_6;
input uart_rx_d;
input tick_1us_Z;
input n183_4;
input cpu_valid;
input cpu_rdata_30_6;
input n137_5;
input cpu_instr;
input [7:0] \csr.uart_tx_data ;
input [4:3] \bus_sdram.addr ;
output uart_tx_d;
output [7:0] \csr.uart_rx.data ;
output [31:31] \csr.uart_rx.valid ;
output [30:30] \csr.uart_rx.oflow ;
output [3:0] tx_state;
wire n299_33;
wire n299_34;
wire n299_35;
wire n299_36;
wire n484_4;
wire n299_44;
wire n300_23;
wire n301_22;
wire n302_22;
wire n303_27;
wire n304_40;
wire n305_37;
wire n306_31;
wire n307_35;
wire n308_8;
wire \csr_uart_rx.valid_31_5 ;
wire \csr_uart_rx.oflow_30_5 ;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_11;
wire n306_33;
wire uart_tx_5;
wire tx_state_3_9;
wire tx_state_2_9;
wire tx_state_0_9;
wire rx_state_3_9;
wire n123_22;
wire n125_22;
wire n124_25;
wire n467_4;
wire n484_5;
wire n484_6;
wire n300_24;
wire n300_25;
wire n301_23;
wire n302_23;
wire n303_28;
wire n303_29;
wire n303_30;
wire n304_41;
wire n305_38;
wire n306_34;
wire n308_9;
wire n308_10;
wire \csr_uart_rx.valid_31_6 ;
wire n119_10;
wire n119_11;
wire n119_12;
wire n120_10;
wire n121_10;
wire n122_12;
wire n122_13;
wire uart_tx_6;
wire tx_state_3_10;
wire tx_state_2_10;
wire n123_23;
wire n300_26;
wire \csr_uart_rx.valid_31_7 ;
wire tx_state_3_11;
wire \csr_uart_rx.data_7_6 ;
wire n467_6;
wire n111_11;
wire n299_38;
wire n299_40;
wire n299_42;
wire [3:0] rx_cnt1us;
wire [7:0] rx_shift;
wire [3:0] tx_cnt1us;
wire [7:0] tx_data;
wire [3:0] rx_state;
wire VCC;
wire GND;
  LUT3 n299_s38 (
    .F(n299_33),
    .I0(tx_data[0]),
    .I1(tx_data[1]),
    .I2(tx_state[0]) 
);
defparam n299_s38.INIT=8'hCA;
  LUT3 n299_s39 (
    .F(n299_34),
    .I0(tx_data[2]),
    .I1(tx_data[3]),
    .I2(tx_state[0]) 
);
defparam n299_s39.INIT=8'hCA;
  LUT3 n299_s40 (
    .F(n299_35),
    .I0(tx_data[4]),
    .I1(tx_data[5]),
    .I2(tx_state[0]) 
);
defparam n299_s40.INIT=8'hCA;
  LUT3 n299_s41 (
    .F(n299_36),
    .I0(tx_data[6]),
    .I1(tx_data[7]),
    .I2(tx_state[0]) 
);
defparam n299_s41.INIT=8'hCA;
  LUT2 n484_s1 (
    .F(n484_4),
    .I0(n484_5),
    .I1(n484_6) 
);
defparam n484_s1.INIT=4'h4;
  LUT4 n299_s35 (
    .F(n299_44),
    .I0(tx_state[2]),
    .I1(tx_state[0]),
    .I2(n299_42),
    .I3(tx_state[3]) 
);
defparam n299_s35.INIT=16'h77F0;
  LUT3 n300_s18 (
    .F(n300_23),
    .I0(n300_24),
    .I1(tx_cnt1us[3]),
    .I2(n300_25) 
);
defparam n300_s18.INIT=8'hBE;
  LUT3 n301_s17 (
    .F(n301_22),
    .I0(n300_24),
    .I1(n301_23),
    .I2(tx_cnt1us[2]) 
);
defparam n301_s17.INIT=8'h14;
  LUT4 n302_s17 (
    .F(n302_22),
    .I0(tx_cnt1us[0]),
    .I1(n302_23),
    .I2(n300_24),
    .I3(tx_cnt1us[1]) 
);
defparam n302_s17.INIT=16'h0B04;
  LUT4 n303_s22 (
    .F(n303_27),
    .I0(n303_28),
    .I1(n303_29),
    .I2(tx_state[3]),
    .I3(n303_30) 
);
defparam n303_s22.INIT=16'hECEA;
  LUT4 n304_s33 (
    .F(n304_40),
    .I0(tx_state[1]),
    .I1(n303_30),
    .I2(n304_41),
    .I3(tx_state[3]) 
);
defparam n304_s33.INIT=16'h3FA0;
  LUT4 n305_s30 (
    .F(n305_37),
    .I0(tx_state[3]),
    .I1(n303_30),
    .I2(tx_state[2]),
    .I3(n305_38) 
);
defparam n305_s30.INIT=16'h3FFA;
  LUT4 n306_s23 (
    .F(n306_31),
    .I0(n303_30),
    .I1(n306_34),
    .I2(tx_state[3]),
    .I3(tx_state[1]) 
);
defparam n306_s23.INIT=16'hD72C;
  LUT4 n307_s28 (
    .F(n307_35),
    .I0(tx_state[2]),
    .I1(tx_state[3]),
    .I2(tx_state[0]),
    .I3(n303_30) 
);
defparam n307_s28.INIT=16'h0BBB;
  LUT4 n308_s4 (
    .F(n308_8),
    .I0(tx_state[2]),
    .I1(tx_state[3]),
    .I2(n308_9),
    .I3(n308_10) 
);
defparam n308_s4.INIT=16'h8000;
  LUT2 \csr_uart_rx.valid_31_s3  (
    .F(\csr_uart_rx.valid_31_5 ),
    .I0(\csr_uart_rx.data_7_6 ),
    .I1(\csr_uart_rx.valid_31_6 ) 
);
defparam \csr_uart_rx.valid_31_s3 .INIT=4'hE;
  LUT2 \csr_uart_rx.oflow_30_s3  (
    .F(\csr_uart_rx.oflow_30_5 ),
    .I0(n467_6),
    .I1(\csr_uart_rx.valid_31_6 ) 
);
defparam \csr_uart_rx.oflow_30_s3 .INIT=4'hE;
  LUT4 n119_s5 (
    .F(n119_9),
    .I0(n119_10),
    .I1(n119_11),
    .I2(n119_12),
    .I3(rx_cnt1us[3]) 
);
defparam n119_s5.INIT=16'hEFFE;
  LUT4 n120_s5 (
    .F(n120_9),
    .I0(n119_10),
    .I1(n120_10),
    .I2(rx_cnt1us[2]),
    .I3(n119_11) 
);
defparam n120_s5.INIT=16'h00BE;
  LUT4 n121_s5 (
    .F(n121_9),
    .I0(n119_10),
    .I1(n121_10),
    .I2(rx_cnt1us[1]),
    .I3(n119_11) 
);
defparam n121_s5.INIT=16'h00BE;
  LUT4 n122_s6 (
    .F(n122_11),
    .I0(n122_12),
    .I1(n484_6),
    .I2(n122_13),
    .I3(rx_state[3]) 
);
defparam n122_s6.INIT=16'h0A47;
  LUT4 n306_s24 (
    .F(n306_33),
    .I0(tx_state[3]),
    .I1(n303_30),
    .I2(tx_state[0]),
    .I3(tx_state[1]) 
);
defparam n306_s24.INIT=16'hFEEF;
  LUT2 uart_tx_s3 (
    .F(uart_tx_5),
    .I0(uart_tx_6),
    .I1(tx_state[3]) 
);
defparam uart_tx_s3.INIT=4'h7;
  LUT4 tx_state_3_s4 (
    .F(tx_state_3_9),
    .I0(n303_30),
    .I1(tx_state[3]),
    .I2(tx_state_3_10),
    .I3(n304_40) 
);
defparam tx_state_3_s4.INIT=16'h2E3F;
  LUT4 tx_state_2_s4 (
    .F(tx_state_2_9),
    .I0(tx_state[3]),
    .I1(n303_30),
    .I2(tx_state_2_10),
    .I3(tx_state_3_10) 
);
defparam tx_state_2_s4.INIT=16'h00EF;
  LUT4 tx_state_0_s4 (
    .F(tx_state_0_9),
    .I0(tx_state[3]),
    .I1(n303_30),
    .I2(tx_state[0]),
    .I3(tx_state_3_10) 
);
defparam tx_state_0_s4.INIT=16'h00FE;
  LUT4 rx_state_2_s5 (
    .F(rx_state_3_9),
    .I0(n467_4),
    .I1(n119_11),
    .I2(uart_rx_d),
    .I3(n119_10) 
);
defparam rx_state_2_s5.INIT=16'h0FEE;
  LUT4 n123_s16 (
    .F(n123_22),
    .I0(rx_state[2]),
    .I1(n119_11),
    .I2(n123_23),
    .I3(n467_4) 
);
defparam n123_s16.INIT=16'hFF80;
  LUT4 n125_s16 (
    .F(n125_22),
    .I0(n467_4),
    .I1(rx_state[0]),
    .I2(rx_state[1]),
    .I3(n119_11) 
);
defparam n125_s16.INIT=16'hBEAA;
  LUT4 n124_s19 (
    .F(n124_25),
    .I0(n467_4),
    .I1(rx_state[2]),
    .I2(n123_23),
    .I3(n119_11) 
);
defparam n124_s19.INIT=16'hBEAA;
  LUT3 n467_s1 (
    .F(n467_4),
    .I0(rx_state[1]),
    .I1(n484_5),
    .I2(n484_6) 
);
defparam n467_s1.INIT=8'h40;
  LUT4 n484_s2 (
    .F(n484_5),
    .I0(rx_state[0]),
    .I1(rx_state[1]),
    .I2(rx_state[2]),
    .I3(rx_state[3]) 
);
defparam n484_s2.INIT=16'h4100;
  LUT4 n484_s3 (
    .F(n484_6),
    .I0(rx_cnt1us[0]),
    .I1(rx_cnt1us[1]),
    .I2(rx_cnt1us[2]),
    .I3(rx_cnt1us[3]) 
);
defparam n484_s3.INIT=16'h0001;
  LUT4 n300_s19 (
    .F(n300_24),
    .I0(tx_state[0]),
    .I1(n303_30),
    .I2(tx_state[3]),
    .I3(n300_26) 
);
defparam n300_s19.INIT=16'hDC0C;
  LUT4 n300_s20 (
    .F(n300_25),
    .I0(tx_cnt1us[0]),
    .I1(tx_cnt1us[1]),
    .I2(tx_cnt1us[2]),
    .I3(n302_23) 
);
defparam n300_s20.INIT=16'h0100;
  LUT3 n301_s18 (
    .F(n301_23),
    .I0(tx_cnt1us[0]),
    .I1(tx_cnt1us[1]),
    .I2(n302_23) 
);
defparam n301_s18.INIT=8'h10;
  LUT4 n302_s18 (
    .F(n302_23),
    .I0(tx_state[2]),
    .I1(tx_state[3]),
    .I2(n308_9),
    .I3(tick_1us_Z) 
);
defparam n302_s18.INIT=16'h7F00;
  LUT4 n303_s23 (
    .F(n303_28),
    .I0(n303_30),
    .I1(n300_26),
    .I2(tx_cnt1us[0]),
    .I3(tick_1us_Z) 
);
defparam n303_s23.INIT=16'h0770;
  LUT4 n303_s24 (
    .F(n303_29),
    .I0(tx_state[3]),
    .I1(tx_state[2]),
    .I2(tx_state[0]),
    .I3(tx_state[1]) 
);
defparam n303_s24.INIT=16'h5C15;
  LUT4 n303_s25 (
    .F(n303_30),
    .I0(tx_cnt1us[0]),
    .I1(tx_cnt1us[1]),
    .I2(tx_cnt1us[2]),
    .I3(tx_cnt1us[3]) 
);
defparam n303_s25.INIT=16'h0001;
  LUT2 n304_s34 (
    .F(n304_41),
    .I0(tx_state[0]),
    .I1(tx_state[2]) 
);
defparam n304_s34.INIT=4'h8;
  LUT3 n305_s31 (
    .F(n305_38),
    .I0(tx_state[1]),
    .I1(tx_state[3]),
    .I2(tx_state[0]) 
);
defparam n305_s31.INIT=8'hE0;
  LUT4 n306_s25 (
    .F(n306_34),
    .I0(tx_state[3]),
    .I1(tx_state[1]),
    .I2(tx_state[2]),
    .I3(tx_state[0]) 
);
defparam n306_s25.INIT=16'h7FA8;
  LUT2 n308_s5 (
    .F(n308_9),
    .I0(tx_state[0]),
    .I1(tx_state[1]) 
);
defparam n308_s5.INIT=4'h4;
  LUT3 n308_s6 (
    .F(n308_10),
    .I0(\bus_sdram.addr [4]),
    .I1(\bus_sdram.addr [3]),
    .I2(n183_4) 
);
defparam n308_s6.INIT=8'h10;
  LUT4 \csr_uart_rx.valid_31_s4  (
    .F(\csr_uart_rx.valid_31_6 ),
    .I0(\csr_uart_rx.valid_31_7 ),
    .I1(cpu_valid),
    .I2(cpu_rdata_30_6),
    .I3(n137_5) 
);
defparam \csr_uart_rx.valid_31_s4 .INIT=16'h8000;
  LUT4 n119_s6 (
    .F(n119_10),
    .I0(rx_state[0]),
    .I1(rx_state[1]),
    .I2(rx_state[2]),
    .I3(rx_state[3]) 
);
defparam n119_s6.INIT=16'h4000;
  LUT2 n119_s7 (
    .F(n119_11),
    .I0(rx_state[3]),
    .I1(n484_6) 
);
defparam n119_s7.INIT=4'h4;
  LUT4 n119_s8 (
    .F(n119_12),
    .I0(rx_cnt1us[0]),
    .I1(rx_cnt1us[1]),
    .I2(rx_cnt1us[2]),
    .I3(n302_23) 
);
defparam n119_s8.INIT=16'h0100;
  LUT3 n120_s6 (
    .F(n120_10),
    .I0(rx_cnt1us[0]),
    .I1(rx_cnt1us[1]),
    .I2(n302_23) 
);
defparam n120_s6.INIT=8'h10;
  LUT2 n121_s6 (
    .F(n121_10),
    .I0(rx_cnt1us[0]),
    .I1(n302_23) 
);
defparam n121_s6.INIT=4'h4;
  LUT4 n122_s7 (
    .F(n122_12),
    .I0(rx_state[0]),
    .I1(rx_state[2]),
    .I2(rx_state[1]),
    .I3(rx_state[3]) 
);
defparam n122_s7.INIT=16'hBF61;
  LUT2 n122_s8 (
    .F(n122_13),
    .I0(rx_cnt1us[0]),
    .I1(n302_23) 
);
defparam n122_s8.INIT=4'h9;
  LUT4 uart_tx_s4 (
    .F(uart_tx_6),
    .I0(tick_1us_Z),
    .I1(tx_state[0]),
    .I2(tx_state[1]),
    .I3(tx_state[2]) 
);
defparam uart_tx_s4.INIT=16'h4FFC;
  LUT4 tx_state_3_s5 (
    .F(tx_state_3_10),
    .I0(tx_state[3]),
    .I1(tx_state_3_11),
    .I2(tx_state[2]),
    .I3(tx_state[1]) 
);
defparam tx_state_3_s5.INIT=16'h8AA2;
  LUT3 tx_state_2_s5 (
    .F(tx_state_2_10),
    .I0(tx_state[0]),
    .I1(tx_state[1]),
    .I2(tx_state[2]) 
);
defparam tx_state_2_s5.INIT=8'h78;
  LUT2 n123_s17 (
    .F(n123_23),
    .I0(rx_state[0]),
    .I1(rx_state[1]) 
);
defparam n123_s17.INIT=4'h8;
  LUT2 n300_s21 (
    .F(n300_26),
    .I0(tx_state[1]),
    .I1(tx_state[2]) 
);
defparam n300_s21.INIT=4'h8;
  LUT3 \csr_uart_rx.valid_31_s5  (
    .F(\csr_uart_rx.valid_31_7 ),
    .I0(cpu_instr),
    .I1(\bus_sdram.addr [4]),
    .I2(\bus_sdram.addr [3]) 
);
defparam \csr_uart_rx.valid_31_s5 .INIT=8'h01;
  LUT4 tx_state_3_s6 (
    .F(tx_state_3_11),
    .I0(n303_30),
    .I1(n308_10),
    .I2(tx_state[0]),
    .I3(tx_state[1]) 
);
defparam tx_state_3_s6.INIT=16'h030A;
  LUT4 \csr_uart_rx.data_7_s3  (
    .F(\csr_uart_rx.data_7_6 ),
    .I0(\csr.uart_rx.valid [31]),
    .I1(rx_state[1]),
    .I2(n484_5),
    .I3(n484_6) 
);
defparam \csr_uart_rx.data_7_s3 .INIT=16'h1000;
  LUT4 n467_s2 (
    .F(n467_6),
    .I0(\csr.uart_rx.valid [31]),
    .I1(rx_state[1]),
    .I2(n484_5),
    .I3(n484_6) 
);
defparam n467_s2.INIT=16'h2000;
  LUT3 n111_s5 (
    .F(n111_11),
    .I0(rx_state[0]),
    .I1(rx_state[3]),
    .I2(n484_6) 
);
defparam n111_s5.INIT=8'h10;
  DFFC rx_cnt1us_3_s0 (
    .Q(rx_cnt1us[3]),
    .D(n119_9),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFC rx_cnt1us_2_s0 (
    .Q(rx_cnt1us[2]),
    .D(n120_9),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFC rx_cnt1us_1_s0 (
    .Q(rx_cnt1us[1]),
    .D(n121_9),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFC rx_cnt1us_0_s0 (
    .Q(rx_cnt1us[0]),
    .D(n122_11),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFCE rx_shift_7_s0 (
    .Q(rx_shift[7]),
    .D(uart_rx_d),
    .CLK(clk_54),
    .CE(n484_4),
    .CLEAR(n6_6) 
);
  DFFCE rx_shift_6_s0 (
    .Q(rx_shift[6]),
    .D(rx_shift[7]),
    .CLK(clk_54),
    .CE(n484_4),
    .CLEAR(n6_6) 
);
  DFFCE rx_shift_5_s0 (
    .Q(rx_shift[5]),
    .D(rx_shift[6]),
    .CLK(clk_54),
    .CE(n484_4),
    .CLEAR(n6_6) 
);
  DFFCE rx_shift_4_s0 (
    .Q(rx_shift[4]),
    .D(rx_shift[5]),
    .CLK(clk_54),
    .CE(n484_4),
    .CLEAR(n6_6) 
);
  DFFCE rx_shift_3_s0 (
    .Q(rx_shift[3]),
    .D(rx_shift[4]),
    .CLK(clk_54),
    .CE(n484_4),
    .CLEAR(n6_6) 
);
  DFFCE rx_shift_2_s0 (
    .Q(rx_shift[2]),
    .D(rx_shift[3]),
    .CLK(clk_54),
    .CE(n484_4),
    .CLEAR(n6_6) 
);
  DFFCE rx_shift_1_s0 (
    .Q(rx_shift[1]),
    .D(rx_shift[2]),
    .CLK(clk_54),
    .CE(n484_4),
    .CLEAR(n6_6) 
);
  DFFCE rx_shift_0_s0 (
    .Q(rx_shift[0]),
    .D(rx_shift[1]),
    .CLK(clk_54),
    .CE(n484_4),
    .CLEAR(n6_6) 
);
  DFFCE \csr_uart_rx.data_7_s0  (
    .Q(\csr.uart_rx.data [7]),
    .D(rx_shift[7]),
    .CLK(clk_54),
    .CE(\csr_uart_rx.data_7_6 ),
    .CLEAR(n6_6) 
);
  DFFCE \csr_uart_rx.data_6_s0  (
    .Q(\csr.uart_rx.data [6]),
    .D(rx_shift[6]),
    .CLK(clk_54),
    .CE(\csr_uart_rx.data_7_6 ),
    .CLEAR(n6_6) 
);
  DFFCE \csr_uart_rx.data_5_s0  (
    .Q(\csr.uart_rx.data [5]),
    .D(rx_shift[5]),
    .CLK(clk_54),
    .CE(\csr_uart_rx.data_7_6 ),
    .CLEAR(n6_6) 
);
  DFFCE \csr_uart_rx.data_4_s0  (
    .Q(\csr.uart_rx.data [4]),
    .D(rx_shift[4]),
    .CLK(clk_54),
    .CE(\csr_uart_rx.data_7_6 ),
    .CLEAR(n6_6) 
);
  DFFCE \csr_uart_rx.data_3_s0  (
    .Q(\csr.uart_rx.data [3]),
    .D(rx_shift[3]),
    .CLK(clk_54),
    .CE(\csr_uart_rx.data_7_6 ),
    .CLEAR(n6_6) 
);
  DFFCE \csr_uart_rx.data_2_s0  (
    .Q(\csr.uart_rx.data [2]),
    .D(rx_shift[2]),
    .CLK(clk_54),
    .CE(\csr_uart_rx.data_7_6 ),
    .CLEAR(n6_6) 
);
  DFFCE \csr_uart_rx.data_1_s0  (
    .Q(\csr.uart_rx.data [1]),
    .D(rx_shift[1]),
    .CLK(clk_54),
    .CE(\csr_uart_rx.data_7_6 ),
    .CLEAR(n6_6) 
);
  DFFCE \csr_uart_rx.data_0_s0  (
    .Q(\csr.uart_rx.data [0]),
    .D(rx_shift[0]),
    .CLK(clk_54),
    .CE(\csr_uart_rx.data_7_6 ),
    .CLEAR(n6_6) 
);
  DFFC tx_cnt1us_3_s0 (
    .Q(tx_cnt1us[3]),
    .D(n300_23),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFC tx_cnt1us_2_s0 (
    .Q(tx_cnt1us[2]),
    .D(n301_22),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFC tx_cnt1us_1_s0 (
    .Q(tx_cnt1us[1]),
    .D(n302_22),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFC tx_cnt1us_0_s0 (
    .Q(tx_cnt1us[0]),
    .D(n303_27),
    .CLK(clk_54),
    .CLEAR(n6_6) 
);
  DFFCE tx_data_7_s0 (
    .Q(tx_data[7]),
    .D(\csr.uart_tx_data [7]),
    .CLK(clk_54),
    .CE(n308_8),
    .CLEAR(n6_6) 
);
  DFFCE tx_data_6_s0 (
    .Q(tx_data[6]),
    .D(\csr.uart_tx_data [6]),
    .CLK(clk_54),
    .CE(n308_8),
    .CLEAR(n6_6) 
);
  DFFCE tx_data_5_s0 (
    .Q(tx_data[5]),
    .D(\csr.uart_tx_data [5]),
    .CLK(clk_54),
    .CE(n308_8),
    .CLEAR(n6_6) 
);
  DFFCE tx_data_4_s0 (
    .Q(tx_data[4]),
    .D(\csr.uart_tx_data [4]),
    .CLK(clk_54),
    .CE(n308_8),
    .CLEAR(n6_6) 
);
  DFFCE tx_data_3_s0 (
    .Q(tx_data[3]),
    .D(\csr.uart_tx_data [3]),
    .CLK(clk_54),
    .CE(n308_8),
    .CLEAR(n6_6) 
);
  DFFCE tx_data_2_s0 (
    .Q(tx_data[2]),
    .D(\csr.uart_tx_data [2]),
    .CLK(clk_54),
    .CE(n308_8),
    .CLEAR(n6_6) 
);
  DFFCE tx_data_1_s0 (
    .Q(tx_data[1]),
    .D(\csr.uart_tx_data [1]),
    .CLK(clk_54),
    .CE(n308_8),
    .CLEAR(n6_6) 
);
  DFFCE tx_data_0_s0 (
    .Q(tx_data[0]),
    .D(\csr.uart_tx_data [0]),
    .CLK(clk_54),
    .CE(n308_8),
    .CLEAR(n6_6) 
);
  DFFCE \csr_uart_rx.valid_31_s1  (
    .Q(\csr.uart_rx.valid [31]),
    .D(\csr_uart_rx.data_7_6 ),
    .CLK(clk_54),
    .CE(\csr_uart_rx.valid_31_5 ),
    .CLEAR(n6_6) 
);
defparam \csr_uart_rx.valid_31_s1 .INIT=1'b0;
  DFFCE \csr_uart_rx.oflow_30_s1  (
    .Q(\csr.uart_rx.oflow [30]),
    .D(n467_6),
    .CLK(clk_54),
    .CE(\csr_uart_rx.oflow_30_5 ),
    .CLEAR(n6_6) 
);
defparam \csr_uart_rx.oflow_30_s1 .INIT=1'b0;
  DFFPE rx_state_2_s2 (
    .Q(rx_state[2]),
    .D(n124_25),
    .CLK(clk_54),
    .CE(rx_state_3_9),
    .PRESET(n6_6) 
);
defparam rx_state_2_s2.INIT=1'b1;
  DFFPE rx_state_1_s2 (
    .Q(rx_state[1]),
    .D(n125_22),
    .CLK(clk_54),
    .CE(rx_state_3_9),
    .PRESET(n6_6) 
);
defparam rx_state_1_s2.INIT=1'b1;
  DFFCE rx_state_0_s2 (
    .Q(rx_state[0]),
    .D(n111_11),
    .CLK(clk_54),
    .CE(rx_state_3_9),
    .CLEAR(n6_6) 
);
defparam rx_state_0_s2.INIT=1'b0;
  DFFPE rx_state_3_s2 (
    .Q(rx_state[3]),
    .D(n123_22),
    .CLK(clk_54),
    .CE(rx_state_3_9),
    .PRESET(n6_6) 
);
defparam rx_state_3_s2.INIT=1'b1;
  DFFPE tx_state_3_s1 (
    .Q(tx_state[3]),
    .D(n304_40),
    .CLK(clk_54),
    .CE(tx_state_3_9),
    .PRESET(n6_6) 
);
  DFFPE tx_state_2_s1 (
    .Q(tx_state[2]),
    .D(n305_37),
    .CLK(clk_54),
    .CE(tx_state_2_9),
    .PRESET(n6_6) 
);
  DFFPE tx_state_1_s1 (
    .Q(tx_state[1]),
    .D(n306_31),
    .CLK(clk_54),
    .CE(n306_33),
    .PRESET(n6_6) 
);
  DFFCE tx_state_0_s1 (
    .Q(tx_state[0]),
    .D(n307_35),
    .CLK(clk_54),
    .CE(tx_state_0_9),
    .CLEAR(n6_6) 
);
  DFFPE uart_tx_s1 (
    .Q(uart_tx_d),
    .D(n299_44),
    .CLK(clk_54),
    .CE(uart_tx_5),
    .PRESET(n6_6) 
);
  MUX2_LUT5 n299_s36 (
    .O(n299_38),
    .I0(n299_33),
    .I1(n299_34),
    .S0(tx_state[1]) 
);
  MUX2_LUT5 n299_s37 (
    .O(n299_40),
    .I0(n299_35),
    .I1(n299_36),
    .S0(tx_state[1]) 
);
  MUX2_LUT6 n299_s34 (
    .O(n299_42),
    .I0(n299_38),
    .I1(n299_40),
    .S0(tx_state[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart */
module top (
  clk_27,
  key,
  led_n,
  uart_rx,
  uart_tx,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  O_sdram_ba,
  O_sdram_addr,
  O_sdram_dqm,
  IO_sdram_dq
)
;
input clk_27;
input [2:1] key;
output [5:0] led_n;
input uart_rx;
output uart_tx;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
output [1:0] O_sdram_ba;
output [10:0] O_sdram_addr;
output [3:0] O_sdram_dqm;
inout [31:0] IO_sdram_dq;
wire clk_27_d;
wire uart_rx_d;
wire clk_54;
wire srst54_n;
wire n6_6;
wire cpu_rdata_30_6;
wire cpu_rdata_30_7;
wire cpu_instr;
wire cpu_valid;
wire rdy_rd;
wire n137_5;
wire n183_4;
wire tick_1us_Z;
wire \bus_sdram.rdy ;
wire tick_cca15us_Z;
wire O_sdram_clk_d;
wire uart_tx_d;
wire [2:1] key_d;
wire [2:2] key_clean;
wire [1:1] key_clean_0;
wire [31:29] \bus_cpu.addr ;
wire [22:2] \bus_sdram.addr ;
wire [3:0] \bus_sdram.we ;
wire [31:8] \bus_sdram.wdat ;
wire [7:0] \csr.uart_tx_data ;
wire [31:0] \bus_dmem.rdat ;
wire [5:0] led_n_d;
wire [31:0] \bus_sdram.rdat ;
wire [1:0] O_sdram_ba_d;
wire [10:0] O_sdram_addr_d;
wire [3:0] O_sdram_dqm_d;
wire [7:0] \csr.uart_rx.data ;
wire [31:31] \csr.uart_rx.valid ;
wire [30:30] \csr.uart_rx.oflow ;
wire [3:0] tx_state;
wire VCC;
wire GND;
  IBUF clk_27_ibuf (
    .O(clk_27_d),
    .I(clk_27) 
);
  IBUF key_1_ibuf (
    .O(key_d[1]),
    .I(key[1]) 
);
  IBUF key_2_ibuf (
    .O(key_d[2]),
    .I(key[2]) 
);
  IBUF uart_rx_ibuf (
    .O(uart_rx_d),
    .I(uart_rx) 
);
  OBUF led_n_0_obuf (
    .O(led_n[0]),
    .I(led_n_d[0]) 
);
  OBUF led_n_1_obuf (
    .O(led_n[1]),
    .I(led_n_d[1]) 
);
  OBUF led_n_2_obuf (
    .O(led_n[2]),
    .I(led_n_d[2]) 
);
  OBUF led_n_3_obuf (
    .O(led_n[3]),
    .I(led_n_d[3]) 
);
  OBUF led_n_4_obuf (
    .O(led_n[4]),
    .I(led_n_d[4]) 
);
  OBUF led_n_5_obuf (
    .O(led_n[5]),
    .I(led_n_d[5]) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(uart_tx_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(O_sdram_ba_d[0]) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(O_sdram_ba_d[1]) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(O_sdram_addr_d[8]) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  fpga_pll u_pll (
    .clk_27_d(clk_27_d),
    .key_clean(key_clean[2]),
    .clk_54(clk_54),
    .srst54_n(srst54_n)
);
  debounce \u_debounce[2]  (
    .clk_54(clk_54),
    .tick_cca15us_Z(tick_cca15us_Z),
    .srst54_n(srst54_n),
    .key_d(key_d[2]),
    .n6_6(n6_6),
    .key_clean(key_clean[2])
);
  debounce_0 \u_debounce[1]  (
    .clk_54(clk_54),
    .tick_cca15us_Z(tick_cca15us_Z),
    .n6_6(n6_6),
    .key_d(key_d[1]),
    .key_clean(key_clean_0[1])
);
  soc_cpu u_cpu (
    .clk_54(clk_54),
    .n6_6(n6_6),
    .srst54_n(srst54_n),
    .n137_5(n137_5),
    .rdy_rd(rdy_rd),
    .\bus_sdram.rdy (\bus_sdram.rdy ),
    .\csr.uart_rx.oflow (\csr.uart_rx.oflow [30]),
    .\bus_dmem.rdat (\bus_dmem.rdat [31:0]),
    .\bus_sdram.rdat (\bus_sdram.rdat [31:0]),
    .\csr.uart_rx.data (\csr.uart_rx.data [7:0]),
    .\csr.uart_rx.valid (\csr.uart_rx.valid [31]),
    .key_clean(key_clean_0[1]),
    .tx_state(tx_state[3:0]),
    .cpu_rdata_30_6(cpu_rdata_30_6),
    .cpu_rdata_30_7(cpu_rdata_30_7),
    .cpu_instr(cpu_instr),
    .cpu_valid(cpu_valid),
    .\bus_cpu.addr (\bus_cpu.addr [31:29]),
    .\bus_sdram.addr (\bus_sdram.addr [22:2]),
    .\bus_sdram.we (\bus_sdram.we [3:0]),
    .\bus_sdram.wdat (\bus_sdram.wdat [31:8]),
    .\csr.uart_tx_data (\csr.uart_tx_data [7:0])
);
  soc_ram u_dmem (
    .clk_54(clk_54),
    .n6_6(n6_6),
    .cpu_valid(cpu_valid),
    .cpu_instr(cpu_instr),
    .\csr.uart_tx_data (\csr.uart_tx_data [7:0]),
    .\bus_sdram.addr (\bus_sdram.addr [14:2]),
    .\bus_sdram.wdat (\bus_sdram.wdat [31:8]),
    .\bus_sdram.we (\bus_sdram.we [3:0]),
    .\bus_cpu.addr (\bus_cpu.addr [31:29]),
    .rdy_rd(rdy_rd),
    .n137_5(n137_5),
    .\bus_dmem.rdat (\bus_dmem.rdat [31:0])
);
  soc_csr u_csr (
    .clk_54(clk_54),
    .n6_6(n6_6),
    .cpu_valid(cpu_valid),
    .cpu_rdata_30_7(cpu_rdata_30_7),
    .cpu_instr(cpu_instr),
    .\csr.uart_tx_data (\csr.uart_tx_data [5:0]),
    .\bus_sdram.addr (\bus_sdram.addr [4:2]),
    .\bus_cpu.addr (\bus_cpu.addr [29]),
    .\bus_sdram.we (\bus_sdram.we [3:0]),
    .n183_4(n183_4),
    .led_n_d(led_n_d[5:0])
);
  soc_sdram u_sdram (
    .clk_54(clk_54),
    .n6_6(n6_6),
    .n137_5(n137_5),
    .cpu_instr(cpu_instr),
    .cpu_rdata_30_7(cpu_rdata_30_7),
    .cpu_valid(cpu_valid),
    .\bus_sdram.addr (\bus_sdram.addr [22:2]),
    .\bus_sdram.wdat (\bus_sdram.wdat [31:8]),
    .\csr.uart_tx_data (\csr.uart_tx_data [7:0]),
    .\bus_sdram.we (\bus_sdram.we [3:0]),
    .tick_1us_Z(tick_1us_Z),
    .\bus_sdram.rdy (\bus_sdram.rdy ),
    .tick_cca15us_Z(tick_cca15us_Z),
    .O_sdram_clk_d(O_sdram_clk_d),
    .O_sdram_ras_n(O_sdram_ras_n),
    .O_sdram_cas_n(O_sdram_cas_n),
    .O_sdram_wen_n(O_sdram_wen_n),
    .\bus_sdram.rdat (\bus_sdram.rdat [31:0]),
    .O_sdram_ba_d(O_sdram_ba_d[1:0]),
    .O_sdram_addr_d(O_sdram_addr_d[10:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .IO_sdram_dq(IO_sdram_dq[31:0])
);
  uart u_uart (
    .clk_54(clk_54),
    .n6_6(n6_6),
    .uart_rx_d(uart_rx_d),
    .tick_1us_Z(tick_1us_Z),
    .n183_4(n183_4),
    .cpu_valid(cpu_valid),
    .cpu_rdata_30_6(cpu_rdata_30_6),
    .n137_5(n137_5),
    .cpu_instr(cpu_instr),
    .\csr.uart_tx_data (\csr.uart_tx_data [7:0]),
    .\bus_sdram.addr (\bus_sdram.addr [4:3]),
    .uart_tx_d(uart_tx_d),
    .\csr.uart_rx.data (\csr.uart_rx.data [7:0]),
    .\csr.uart_rx.valid (\csr.uart_rx.valid [31]),
    .\csr.uart_rx.oflow (\csr.uart_rx.oflow [30]),
    .tx_state(tx_state[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top */
