Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/ip/l_tile_xcvr_phy_prod.ip --block-symbol-file --output-directory=/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/ip/l_tile_xcvr_phy_prod --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: The TX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: The RX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: For current configuration, TX PCS FIFO depth is "16" and TX Core FIFO depth is "16".
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: For current configuration, RX PCS FIFO depth is "16" and RX Core FIFO depth is "32".
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: "pma_div_clkout" is selected to drive tx_clkout port and it should not be used for register mode data transfers (Relevant parameter: "Selected tx_clkout clock source" (tx_clkout_sel)).
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: "pma_div_clkout" is selected to drive rx_clkout port and it should not be used for register mode data transfers (Relevant parameter: "Selected rx_clkout clock source" (rx_clkout_sel)).
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout2 port and the clock frequency is 390.625 MHz.
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: A design example cannot be generated for "Tx PLL reference clock frequency"=="644.53125" && "Selected CDR reference clock frequency"=="100.000000"
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: For multi channel configurations, a design example cannot be generated unless "Provide separate interface for each channel" is selected.
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: Note - The external TX PLL IP must be configured with an output clock frequency of 6250.0 MHz.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/ip/l_tile_xcvr_phy_prod.ip --synthesis=VERILOG --output-directory=/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/ip/l_tile_xcvr_phy_prod --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: The TX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: The RX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: For current configuration, TX PCS FIFO depth is "16" and TX Core FIFO depth is "16".
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: For current configuration, RX PCS FIFO depth is "16" and RX Core FIFO depth is "32".
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: "pma_div_clkout" is selected to drive tx_clkout port and it should not be used for register mode data transfers (Relevant parameter: "Selected tx_clkout clock source" (tx_clkout_sel)).
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: "pma_div_clkout" is selected to drive rx_clkout port and it should not be used for register mode data transfers (Relevant parameter: "Selected rx_clkout clock source" (rx_clkout_sel)).
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout2 port and the clock frequency is 390.625 MHz.
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: A design example cannot be generated for "Tx PLL reference clock frequency"=="644.53125" && "Selected CDR reference clock frequency"=="100.000000"
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: For multi channel configurations, a design example cannot be generated unless "Provide separate interface for each channel" is selected.
Info: l_tile_xcvr_phy_prod.xcvr_native_s10_htile_0: Note - The external TX PLL IP must be configured with an output clock frequency of 6250.0 MHz.
Info: l_tile_xcvr_phy_prod: "Transforming system: l_tile_xcvr_phy_prod"
Info: l_tile_xcvr_phy_prod: "Naming system components in system: l_tile_xcvr_phy_prod"
Info: l_tile_xcvr_phy_prod: "Processing generation queue"
Info: l_tile_xcvr_phy_prod: "Generating: l_tile_xcvr_phy_prod"
Info: l_tile_xcvr_phy_prod: "Generating: l_tile_xcvr_phy_prod_altera_xcvr_native_s10_htile_1930_ikb367i"
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: xcvr_native_s10_htile_0: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: l_tile_xcvr_phy_prod: Done "l_tile_xcvr_phy_prod" with 2 modules, 28 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in l_tile_xcvr_phy_prod. No files generated.
Info: Finished: Generate IP Core Documentation
