MODULE main
VAR
state : {x1, x2, x1x2} ;
ASSIGN
init(state) := x1;
next(state) :=
case
(state=x1) : {x2, x1x2};
(state=x2) : x2;
(state=x1x2) : x2;
1 : state;
esac;
CTLSPEC EG x2