
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'user' on host 'RTX4090' (Linux_x86_64 version 6.8.0-52-generic) on Fri Apr 11 01:12:43 CST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset project 
INFO: [HLS 200-10] Creating and opening project '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project'.
INFO: [HLS 200-1510] Running: set_top transfer_kernel 
INFO: [HLS 200-1510] Running: add_files combined.cpp 
INFO: [HLS 200-10] Adding design file 'combined.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 226.258 MB.
INFO: [HLS 200-10] Analyzing design file 'combined.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.75 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.92 seconds; current allocated memory: 228.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 103 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/manual_burst_inference_success/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_51_1> at combined.cpp:51:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_58_3> at combined.cpp:58:26 
INFO: [HLS 214-306] Performing burst_maxi read of variable length and bit width 32 on bundle 'bundle1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (combined.cpp:50:8)
INFO: [HLS 214-306] Performing burst_maxi write of variable length and bit width 32 on bundle 'bundle2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (combined.cpp:55:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.38 seconds. Elapsed time: 9.5 seconds; current allocated memory: 230.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 230.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.273 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 251.902 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (combined.cpp:57:22) in function 'transfer_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.586 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transfer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transfer_kernel_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_51_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_2_VITIS_LOOP_58_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_2_VITIS_LOOP_58_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 263.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 263.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transfer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 263.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 263.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transfer_kernel_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transfer_kernel_Pipeline_VITIS_LOOP_51_1' pipeline 'VITIS_LOOP_51_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_51_1/m_axi_bundle1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_51_1/m_axi_bundle1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_51_1/m_axi_bundle1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_51_1/m_axi_bundle1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_51_1/m_axi_bundle1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_51_1/m_axi_bundle1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_51_1/m_axi_bundle1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_51_1/m_axi_bundle1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_51_1/m_axi_bundle1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_51_1/m_axi_bundle1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_51_1/m_axi_bundle1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_51_1/m_axi_bundle1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'transfer_kernel_Pipeline_VITIS_LOOP_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 263.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3' pipeline 'VITIS_LOOP_57_2_VITIS_LOOP_58_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3/m_axi_bundle2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'transfer_kernel_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_58_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 264.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transfer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'transfer_kernel/bundle1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transfer_kernel/bundle2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transfer_kernel/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transfer_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transfer_kernel/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transfer_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'transfer_kernel'.
INFO: [RTMG 210-278] Implementing memory 'transfer_kernel_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 267.383 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 271.180 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 276.223 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for transfer_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for transfer_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.42 seconds. CPU system time: 0.93 seconds. Elapsed time: 15.42 seconds; current allocated memory: 50.094 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-112] Total CPU user time: 8.6 seconds. Total CPU system time: 1.08 seconds. Total elapsed time: 17.47 seconds; peak allocated memory: 276.352 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Apr 11 01:13:00 2025...
