Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 28 03:33:02 2022
| Host         : DESKTOP-6P6FIIL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.757        0.000                      0                  178        0.159        0.000                      0                  178        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.757        0.000                      0                  178        0.159        0.000                      0                  178        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.227ns (27.647%)  route 3.211ns (72.353%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           1.020     6.635    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.329     6.964 f  matrixwriter/M_current_address_q[3]_i_4/O
                         net (fo=8, routed)           0.834     7.798    matrixwriter/M_current_address_q[3]_i_4_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.327     8.125 f  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=7, routed)           0.817     8.942    reset_cond/M_led_bit_counter_q_reg[0]
    SLICE_X59Y77         LUT2 (Prop_lut2_I1_O)        0.152     9.094 r  reset_cond/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.540     9.634    matrixwriter/SR[0]
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.496    14.900    matrixwriter/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.732    14.391    matrixwriter/M_led_bit_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.227ns (27.647%)  route 3.211ns (72.353%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           1.020     6.635    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.329     6.964 f  matrixwriter/M_current_address_q[3]_i_4/O
                         net (fo=8, routed)           0.834     7.798    matrixwriter/M_current_address_q[3]_i_4_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.327     8.125 f  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=7, routed)           0.817     8.942    reset_cond/M_led_bit_counter_q_reg[0]
    SLICE_X59Y77         LUT2 (Prop_lut2_I1_O)        0.152     9.094 r  reset_cond/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.540     9.634    matrixwriter/SR[0]
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.496    14.900    matrixwriter/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[1]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.732    14.391    matrixwriter/M_led_bit_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.227ns (27.647%)  route 3.211ns (72.353%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           1.020     6.635    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.329     6.964 f  matrixwriter/M_current_address_q[3]_i_4/O
                         net (fo=8, routed)           0.834     7.798    matrixwriter/M_current_address_q[3]_i_4_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.327     8.125 f  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=7, routed)           0.817     8.942    reset_cond/M_led_bit_counter_q_reg[0]
    SLICE_X59Y77         LUT2 (Prop_lut2_I1_O)        0.152     9.094 r  reset_cond/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.540     9.634    matrixwriter/SR[0]
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.496    14.900    matrixwriter/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[2]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.732    14.391    matrixwriter/M_led_bit_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.227ns (27.647%)  route 3.211ns (72.353%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           1.020     6.635    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.329     6.964 f  matrixwriter/M_current_address_q[3]_i_4/O
                         net (fo=8, routed)           0.834     7.798    matrixwriter/M_current_address_q[3]_i_4_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.327     8.125 f  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=7, routed)           0.817     8.942    reset_cond/M_led_bit_counter_q_reg[0]
    SLICE_X59Y77         LUT2 (Prop_lut2_I1_O)        0.152     9.094 r  reset_cond/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.540     9.634    matrixwriter/SR[0]
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.496    14.900    matrixwriter/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[3]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.732    14.391    matrixwriter/M_led_bit_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.227ns (27.647%)  route 3.211ns (72.353%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           1.020     6.635    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.329     6.964 f  matrixwriter/M_current_address_q[3]_i_4/O
                         net (fo=8, routed)           0.834     7.798    matrixwriter/M_current_address_q[3]_i_4_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.327     8.125 f  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=7, routed)           0.817     8.942    reset_cond/M_led_bit_counter_q_reg[0]
    SLICE_X59Y77         LUT2 (Prop_lut2_I1_O)        0.152     9.094 r  reset_cond/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.540     9.634    matrixwriter/SR[0]
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.496    14.900    matrixwriter/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[4]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.732    14.391    matrixwriter/M_led_bit_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.227ns (27.647%)  route 3.211ns (72.353%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           1.020     6.635    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.329     6.964 f  matrixwriter/M_current_address_q[3]_i_4/O
                         net (fo=8, routed)           0.834     7.798    matrixwriter/M_current_address_q[3]_i_4_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.327     8.125 f  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=7, routed)           0.817     8.942    reset_cond/M_led_bit_counter_q_reg[0]
    SLICE_X59Y77         LUT2 (Prop_lut2_I1_O)        0.152     9.094 r  reset_cond/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.540     9.634    matrixwriter/SR[0]
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.496    14.900    matrixwriter/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.732    14.391    matrixwriter/M_led_bit_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.227ns (27.647%)  route 3.211ns (72.353%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           1.020     6.635    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.329     6.964 f  matrixwriter/M_current_address_q[3]_i_4/O
                         net (fo=8, routed)           0.834     7.798    matrixwriter/M_current_address_q[3]_i_4_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.327     8.125 f  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=7, routed)           0.817     8.942    reset_cond/M_led_bit_counter_q_reg[0]
    SLICE_X59Y77         LUT2 (Prop_lut2_I1_O)        0.152     9.094 r  reset_cond/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.540     9.634    matrixwriter/SR[0]
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.496    14.900    matrixwriter/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[6]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.732    14.391    matrixwriter/M_led_bit_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.021ns (23.223%)  route 3.376ns (76.777%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.611     5.195    matrixwriter/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478     5.673 f  matrixwriter/M_led_bit_counter_q_reg[2]/Q
                         net (fo=11, routed)          1.365     7.038    matrixwriter/Q[2]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.295     7.333 f  matrixwriter/M_current_address_q[3]_i_3/O
                         net (fo=7, routed)           0.533     7.866    matrixwriter/M_current_address_q[3]_i_3_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.990 r  matrixwriter/M_led_bit_counter_q[6]_i_2/O
                         net (fo=17, routed)          0.654     8.643    matrixwriter/M_sclk_counter_q_reg[0]_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.767 r  matrixwriter/mem_reg_i_13/O
                         net (fo=2, routed)           0.824     9.592    matrixram/bottom_ram/ADDRBWRADDR[8]
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.475    14.880    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.536    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.021ns (23.223%)  route 3.376ns (76.777%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.611     5.195    matrixwriter/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.478     5.673 f  matrixwriter/M_led_bit_counter_q_reg[2]/Q
                         net (fo=11, routed)          1.365     7.038    matrixwriter/Q[2]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.295     7.333 f  matrixwriter/M_current_address_q[3]_i_3/O
                         net (fo=7, routed)           0.533     7.866    matrixwriter/M_current_address_q[3]_i_3_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.990 r  matrixwriter/M_led_bit_counter_q[6]_i_2/O
                         net (fo=17, routed)          0.654     8.643    matrixwriter/M_sclk_counter_q_reg[0]_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.767 r  matrixwriter/mem_reg_i_13/O
                         net (fo=2, routed)           0.824     9.592    matrixram/top_ram/ADDRBWRADDR[7]
    RAMB18_X2Y33         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.475    14.880    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB18_X2Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.536    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.093ns (26.167%)  route 3.084ns (73.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  matrixwriter/M_sclk_counter_q_reg[0]/Q
                         net (fo=11, routed)          0.996     6.648    matrixwriter/M_sclk_counter_q_reg[0]
    SLICE_X61Y78         LUT4 (Prop_lut4_I0_O)        0.152     6.800 r  matrixwriter/mem_reg_i_31/O
                         net (fo=1, routed)           0.590     7.391    matrixwriter/mem_reg_i_31_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.332     7.723 f  matrixwriter/mem_reg_i_29/O
                         net (fo=7, routed)           0.610     8.332    matrixwriter/M_sclk_counter_q_reg[5]_0
    SLICE_X59Y80         LUT4 (Prop_lut4_I0_O)        0.153     8.485 r  matrixwriter/mem_reg_i_21/O
                         net (fo=2, routed)           0.888     9.373    matrixram/bottom_ram/ADDRBWRADDR[0]
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.475    14.880    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.769    14.333    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  4.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 matrixram/M_ram_writer_address_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_ram_writer_address_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.585     1.529    matrixram/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  matrixram/M_ram_writer_address_q_reg[7]/Q
                         net (fo=6, routed)           0.114     1.784    matrixram/M_ram_writer_address_q_reg[7]
    SLICE_X60Y81         LUT5 (Prop_lut5_I1_O)        0.048     1.832 r  matrixram/M_ram_writer_address_q[9]_i_2/O
                         net (fo=1, routed)           0.000     1.832    matrixram/p_0_in__0[9]
    SLICE_X60Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.853     2.042    matrixram/clk_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[9]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.131     1.673    matrixram/M_ram_writer_address_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 matrixram/M_ram_writer_address_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_ram_writer_address_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.585     1.529    matrixram/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  matrixram/M_ram_writer_address_q_reg[7]/Q
                         net (fo=6, routed)           0.114     1.784    matrixram/M_ram_writer_address_q_reg[7]
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.045     1.829 r  matrixram/M_ram_writer_address_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.829    matrixram/p_0_in__0[8]
    SLICE_X60Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.853     2.042    matrixram/clk_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[8]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.121     1.663    matrixram/M_ram_writer_address_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.283%)  route 0.150ns (44.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.583     1.527    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  matrixwriter/M_sclk_counter_q_reg[1]/Q
                         net (fo=9, routed)           0.150     1.818    matrixwriter/M_sclk_counter_q_reg[1]
    SLICE_X61Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  matrixwriter/M_sclk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.863    matrixwriter/M_sclk_counter_q[5]_i_1_n_0
    SLICE_X61Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.850     2.039    matrixwriter/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[5]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.092     1.652    matrixwriter/M_sclk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 matrixram/M_ram_writer_address_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_ram_writer_address_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.583     1.527    matrixram/clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.148     1.675 r  matrixram/M_ram_writer_address_q_reg[2]/Q
                         net (fo=6, routed)           0.103     1.778    matrixram/M_ram_writer_address_q_reg[2]
    SLICE_X60Y79         LUT6 (Prop_lut6_I4_O)        0.098     1.876 r  matrixram/M_ram_writer_address_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.876    matrixram/p_0_in__0[5]
    SLICE_X60Y79         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.850     2.040    matrixram/clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[5]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.121     1.648    matrixram/M_ram_writer_address_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 matrixram/M_ram_writer_address_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_ram_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.503%)  route 0.182ns (49.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.585     1.529    matrixram/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  matrixram/M_ram_writer_address_q_reg[7]/Q
                         net (fo=6, routed)           0.182     1.852    matrixram/M_ram_writer_address_q_reg[7]
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.897 r  matrixram/M_ram_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.897    matrixram/M_ram_state_q[1]_i_1_n_0
    SLICE_X60Y80         FDRE                                         r  matrixram/M_ram_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.851     2.041    matrixram/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  matrixram/M_ram_state_q_reg[1]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.120     1.662    matrixram/M_ram_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_col_index_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.024%)  route 0.157ns (48.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.526    matrixwriter/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  matrixwriter/M_led_bit_counter_q_reg[5]/Q
                         net (fo=5, routed)           0.157     1.847    M_led_bit_counter_q_reg[5]
    SLICE_X61Y77         FDRE                                         r  M_col_index_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.849     2.038    clk_IBUF_BUFG
    SLICE_X61Y77         FDRE                                         r  M_col_index_q_reg[5]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.072     1.611    M_col_index_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 matrixram/M_ram_writer_address_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_ram_writer_address_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.585     1.529    matrixram/clk_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  matrixram/M_ram_writer_address_q_reg[6]/Q
                         net (fo=6, routed)           0.149     1.842    matrixram/M_ram_writer_address_q_reg[6]
    SLICE_X60Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.887 r  matrixram/M_ram_writer_address_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.887    matrixram/p_0_in__0[6]
    SLICE_X60Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.853     2.042    matrixram/clk_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[6]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.121     1.650    matrixram/M_ram_writer_address_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 matrixram/M_ram_writer_address_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_ram_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.960%)  route 0.186ns (50.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.585     1.529    matrixram/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  matrixram/M_ram_writer_address_q_reg[7]/Q
                         net (fo=6, routed)           0.186     1.856    matrixram/M_ram_writer_address_q_reg[7]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.901 r  matrixram/M_ram_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    matrixram/M_ram_state_q[0]_i_1_n_0
    SLICE_X60Y80         FDRE                                         r  matrixram/M_ram_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.851     2.041    matrixram/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  matrixram/M_ram_state_q_reg[0]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.121     1.663    matrixram/M_ram_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.526    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y78         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.843    reset_cond/M_stage_d[2]
    SLICE_X59Y78         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.850     2.039    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y78         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X59Y78         FDSE (Hold_fdse_C_D)         0.070     1.596    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.688%)  route 0.160ns (43.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.526    matrixwriter/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  matrixwriter/M_led_bit_counter_q_reg[1]/Q
                         net (fo=13, routed)          0.160     1.849    matrixwriter/Q[1]
    SLICE_X60Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.894 r  matrixwriter/M_led_bit_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.894    matrixwriter/p_0_in[5]
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.850     2.039    matrixwriter/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.121     1.647    matrixwriter/M_led_bit_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y32   matrixram/bottom_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y33   matrixram/top_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32   matrixram/bottom_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33   matrixram/top_ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y77   M_col_index_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y77   M_col_index_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y77   M_col_index_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y77   M_col_index_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y77   M_col_index_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y78   M_row_index_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y78   M_row_index_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y78   matrixwriter/M_led_bit_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y78   matrixwriter/M_led_bit_counter_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y78   matrixwriter/M_led_bit_counter_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y78   matrixwriter/M_led_bit_counter_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y78   matrixwriter/M_led_bit_counter_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y78   matrixwriter/M_led_bit_counter_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y78   matrixwriter/M_led_bit_counter_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y78   matrixwriter/M_sclk_counter_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80   matrixram/M_ram_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80   matrixram/M_ram_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y81   matrixram/M_ram_writer_address_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y79   matrixram/M_ram_writer_address_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y79   matrixram/M_ram_writer_address_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y81   matrixram/M_ram_writer_address_q_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y75   matrixwriter/M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y79   matrixram/M_ram_writer_address_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y79   matrixram/M_ram_writer_address_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y79   matrixram/M_ram_writer_address_q_reg[5]/C



