// Seed: 935691057
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_6 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd92
) (
    output uwire id_0,
    input wire id_1,
    input supply0 id_2,
    input uwire id_3,
    output wand id_4,
    input supply1 _id_5,
    input tri0 id_6,
    input tri id_7,
    output uwire id_8,
    output wire id_9,
    output wor id_10,
    input uwire id_11,
    input wor id_12,
    output wor id_13
);
  wire id_15;
  logic id_16;
  logic [1 : id_5] id_17;
  ;
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_17,
      id_16
  );
  wire id_19;
endmodule
