[2025-09-16 23:35:23] START suite=qualcomm_srv trace=srv38_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv38_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2651496 heartbeat IPC: 3.771 cumulative IPC: 3.771 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5075345 cumulative IPC: 3.941 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5075345 cumulative IPC: 3.941 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5075346 heartbeat IPC: 4.126 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14218018 heartbeat IPC: 1.094 cumulative IPC: 1.094 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23378014 heartbeat IPC: 1.092 cumulative IPC: 1.093 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 32476980 heartbeat IPC: 1.099 cumulative IPC: 1.095 (Simulation time: 00 hr 04 min 47 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv38_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000015 cycles: 41702959 heartbeat IPC: 1.084 cumulative IPC: 1.092 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 50927707 heartbeat IPC: 1.084 cumulative IPC: 1.09 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 60063830 heartbeat IPC: 1.095 cumulative IPC: 1.091 (Simulation time: 00 hr 08 min 18 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 69277363 heartbeat IPC: 1.085 cumulative IPC: 1.09 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 78371734 heartbeat IPC: 1.1 cumulative IPC: 1.091 (Simulation time: 00 hr 10 min 42 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 87516102 heartbeat IPC: 1.094 cumulative IPC: 1.092 (Simulation time: 00 hr 11 min 52 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv38_ap.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 91639035 cumulative IPC: 1.091 (Simulation time: 00 hr 13 min 05 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 91639035 cumulative IPC: 1.091 (Simulation time: 00 hr 13 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv38_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.091 instructions: 100000003 cycles: 91639035
CPU 0 Branch Prediction Accuracy: 90.92% MPKI: 15.99 Average ROB Occupancy at Mispredict: 25.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3787
BRANCH_INDIRECT: 0.4147
BRANCH_CONDITIONAL: 13.04
BRANCH_DIRECT_CALL: 0.9427
BRANCH_INDIRECT_CALL: 0.5948
BRANCH_RETURN: 0.6266


====Backend Stall Breakdown====
ROB_STALL: 81643
LQ_STALL: 0
SQ_STALL: 633005


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 96.30232
REPLAY_LOAD: 117.048386
NON_REPLAY_LOAD: 20.515478

== Total ==
ADDR_TRANS: 4141
REPLAY_LOAD: 7257
NON_REPLAY_LOAD: 70245

== Counts ==
ADDR_TRANS: 43
REPLAY_LOAD: 62
NON_REPLAY_LOAD: 3424

cpu0->cpu0_STLB TOTAL        ACCESS:    1859237 HIT:    1854454 MISS:       4783 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1859237 HIT:    1854454 MISS:       4783 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 189.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8369044 HIT:    7179813 MISS:    1189231 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6785660 HIT:    5776516 MISS:    1009144 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     568750 HIT:     411144 MISS:     157606 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1005910 HIT:     991579 MISS:      14331 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8724 HIT:        574 MISS:       8150 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.43 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14923351 HIT:    8014343 MISS:    6909008 MSHR_MERGE:    1630927
cpu0->cpu0_L1I LOAD         ACCESS:   14923351 HIT:    8014343 MISS:    6909008 MSHR_MERGE:    1630927
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30347596 HIT:   26755613 MISS:    3591983 MSHR_MERGE:    1506923
cpu0->cpu0_L1D LOAD         ACCESS:   17072610 HIT:   15174124 MISS:    1898486 MSHR_MERGE:     390906
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13265081 HIT:   11580428 MISS:    1684653 MSHR_MERGE:    1115897
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9905 HIT:       1061 MISS:       8844 MSHR_MERGE:        120
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12389343 HIT:   10497332 MISS:    1892011 MSHR_MERGE:     950632
cpu0->cpu0_ITLB LOAD         ACCESS:   12389343 HIT:   10497332 MISS:    1892011 MSHR_MERGE:     950632
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.095 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28790841 HIT:   27556165 MISS:    1234676 MSHR_MERGE:     316818
cpu0->cpu0_DTLB LOAD         ACCESS:   28790841 HIT:   27556165 MISS:    1234676 MSHR_MERGE:     316818
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.894 cycles
cpu0->LLC TOTAL        ACCESS:    1433339 HIT:    1374107 MISS:      59232 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1009144 HIT:     988737 MISS:      20407 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     157606 HIT:     123437 MISS:      34169 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     258439 HIT:     258183 MISS:        256 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8150 HIT:       3750 MISS:       4400 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 138.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4078
  ROW_BUFFER_MISS:      54890
  AVG DBUS CONGESTED CYCLE: 3.6
Channel 0 WQ ROW_BUFFER_HIT:       1642
  ROW_BUFFER_MISS:      26040
  FULL:          0
Channel 0 REFRESHES ISSUED:       7637

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       518487       424557        93538         2705
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          104          539          321
  STLB miss resolved @ L2C                0           67          128          256           70
  STLB miss resolved @ LLC                0          121          251         1922          830
  STLB miss resolved @ MEM                0            2          268         2337         2337

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157732        50823      1222369       168748          459
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           92          124           45
  STLB miss resolved @ L2C                0           76          108           57            7
  STLB miss resolved @ LLC                0           36          200          471          109
  STLB miss resolved @ MEM                0            0           75          283          157
[2025-09-16 23:48:28] END   suite=qualcomm_srv trace=srv38_ap (rc=0)
