sim : 
{
  attachDebugger = false;
  traceDriven = false;
  domains = 1;
  contentionThreads = 1;
  phaseLength = 10000;
  statsPhaseInterval = 100;
  maxPhases = 0L;
  maxMinInstrs = 0L;
  maxTotalInstrs = 0L;
  maxSimTime = 0;
  maxProcEventualDumps = 0;
  skipStatsVectors = false;
  compactPeriodicStats = false;
  ignoreHooks = false;
  ffReinstrument = false;
  registerThreads = false;
  startInGlobalPause = false;
  parallelism = 8;
  schedQuantum = 10000;
  blockingSyscalls = false;
  pinOptions = "";
  logToFile = false;
  printHierarchy = false;
  procStatsFilter = "";
  perProcessDir = false;
  periodicStatsFilter = "";
  perProcessCpuEnum = false;
  printMemoryStats = false;
  gmMBytes = 1024;
  deadlockDetection = false;
  aslr = false;
  strictConfig = true;
};
sys : 
{
  cores : 
  {
    c : 
    {
      cores = 1;
      type = "Null";
    };
  };
  logic : 
  {
    l : 
    {
      units = 4;
      traceFilePrefix = "/root/zsim/misc/traceGen/trace_l4_alex_2/trace.pool2_a";
      rdbuf = "rdbuf";
      wrbuf = "wrbuf";
      frequency = 500;
    };
  };
  frequency = 2000;
  lineSize = 32;
  itcn : 
  {
    type = "Simple";
    nodes = 1;
  };
  networkFile = "";
  caches : 
  {
    rdbuf : 
    {
      children = "";
      isPrefetcher = false;
      size = 32;
      banks = 1;
      caches = 4;
      type = "Simple";
      array : 
      {
        ways = 1;
        type = "SetAssoc";
        hash = "None";
      };
      repl : 
      {
        type = "LRU";
      };
      latency = 0;
      nonInclusiveHack = false;
    };
    wrbuf : 
    {
      children = "";
      isPrefetcher = false;
      size = 32;
      banks = 1;
      caches = 4;
      type = "Simple";
      array : 
      {
        ways = 1;
        type = "SetAssoc";
        hash = "None";
      };
      repl : 
      {
        type = "LRU";
      };
      latency = 0;
      nonInclusiveHack = false;
    };
    gbuf : 
    {
      children = "rdbuf|wrbuf";
      isPrefetcher = false;
      size = 2411776;
      banks = 8;
      caches = 1;
      type = "Simple";
      array : 
      {
        ways = 64;
        type = "IdealLRU";
        hash = "None";
      };
      repl : 
      {
        type = "LRU";
      };
      latency = 1;
      nonInclusiveHack = false;
    };
    coherent = true;
  };
  mem : 
  {
    controllers = 4;
    type = "Channel";
    latency = 100;
    channelType = "DDR";
    channelFreq = 1000;
    channelWidth = 32;
    queueDepth = 64;
    controllerLatency = 0;
    ranksPerChannel = 8;
    banksPerRank = 2;
    pagePolicy = "close";
    pageSize = 256;
    burstCount = 8;
    deviceIOWidth = 32;
    addrMapping = "rank:col:bank";
    maxRowHits = -1;
    powerDownCycles = -1;
    timing : 
    {
      tCAS = 11;
      tRAS = 22;
      tRCD = 11;
      tRP = 11;
      tRRD = 4;
      tRTP = 6;
      tRFC = 117;
      tWR = 12;
      tWTR = 6;
      tCCD = 4;
      tCWD = 1;
      tREFI = 7800;
      tRPab = 11;
      tFAW = 20;
      tRTRS = 0;
      tCMD = 1;
      tXP = 0;
      rdBurstChannelOccupyOverhead = 0;
      wrBurstChannelOccupyOverhead = 0;
    };
    power : 
    {
      VDD = 1.2;
      IDD0 = 15.9;
      IDD2N = 7.9;
      IDD2P = 7.9;
      IDD3N = 8.4;
      IDD3P = 8.4;
      IDD4R = 289.4;
      IDD4W = 296.3;
      IDD5 = 32.1;
      channelWirePicoJoulePerBit = 0.6;
    };
    splitAddrs = true;
  };
};
process0 : 
{
  patchRoot = "";
  groupWithPrevious = false;
  startFastForwarded = true;
  syncedFastForward = "Multiprocess";
  startPaused = false;
  clockDomain = 0;
  portDomain = 0;
  dumpHeartbeats = 0L;
  dumpsResetHeartbeats = false;
  dumpInstrs = 0L;
  restarts = 0;
  syscallBlacklistRegex = ".*";
  mask = "0:1";
  ffiPoints = "";
  command = "/root/zsim/misc/hooks/test_logic_unit";
  input = "";
  loader = "";
  env = "";
};
