// Seed: 2763187197
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output wand id_2,
    input  wand id_3,
    input  tri1 id_4,
    input  tri1 id_5,
    input  wor  id_6,
    input  wand id_7,
    input  tri0 id_8
);
  wire id_10;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    output supply1 id_2
    , id_27,
    output wor id_3,
    input tri id_4,
    input uwire id_5,
    output wand id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wand id_9,
    output supply0 id_10,
    input tri0 id_11,
    input supply0 id_12,
    output supply1 id_13,
    output tri0 id_14,
    input wand id_15,
    input wire id_16,
    input tri id_17,
    input supply0 id_18
    , id_28,
    output tri1 id_19,
    input uwire id_20,
    input tri1 id_21,
    output tri0 id_22,
    input supply0 id_23,
    output tri id_24,
    input wand id_25
);
  wire  [  -1  :  -1  ]  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ;
  module_0 modCall_1 (
      id_18,
      id_11,
      id_3,
      id_21,
      id_18,
      id_16,
      id_8,
      id_16,
      id_8
  );
  assign modCall_1.id_6 = 0;
  id_56 :
  assert property (@(posedge id_17) 1)
  else $unsigned(97);
  ;
endmodule
