# Finite State Machine

The following Verilog code is the implementation of the FSM given below:-


