package  com.silence.chs.cpu

abstract class BasicCircuitSimulation extends LogicGate {

  def InverterDelay: Int
  def AndGeteDelay: Int
  def OrGateDelay: Int

}
