Timing Analyzer report for SIFO_Lab_2
Sun Sep 18 21:15:36 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'CLK_50hz'
 13. Setup: 'LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]'
 14. Hold: 'CLK_50hz'
 15. Hold: 'LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]'
 16. Recovery: 'CLK_50hz'
 17. Recovery: 'LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]'
 18. Removal: 'LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]'
 19. Removal: 'CLK_50hz'
 20. Setup Transfers
 21. Hold Transfers
 22. Recovery Transfers
 23. Removal Transfers
 24. Report TCCS
 25. Report RSKM
 26. Unconstrained Paths Summary
 27. Clock Status Summary
 28. Unconstrained Input Ports
 29. Unconstrained Output Ports
 30. Unconstrained Input Ports
 31. Unconstrained Output Ports
 32. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; SIFO_Lab_2                                          ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM2210F324I5                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sun Sep 18 21:15:36 2022 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------+
; Clock Name                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                      ;
+------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------+
; CLK_50hz                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50hz }                                                                                 ;
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] } ;
+------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                   ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                               ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; 236.35 MHz ; 236.35 MHz      ; CLK_50hz                                                                                 ;      ;
; 364.43 MHz ; 364.43 MHz      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ;      ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                     ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50hz                                                                                 ; -3.231 ; -19.287       ;
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; -1.744 ; -1.744        ;
+------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                      ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50hz                                                                                 ; -6.249 ; -41.096       ;
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.108  ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                   ;
+------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------+---------+---------------+
; CLK_50hz                                                                                 ; -11.831 ; -94.648       ;
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; -6.062  ; -6.062        ;
+------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                  ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.530 ; 0.000         ;
; CLK_50hz                                                                                 ; 2.719 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                       ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50hz                                                                                 ; -2.289 ; -2.289        ;
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; -0.307 ; -0.778        ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK_50hz'                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.231 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.898      ;
; -3.231 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.898      ;
; -3.231 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.898      ;
; -3.189 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.856      ;
; -3.189 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.856      ;
; -3.189 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.856      ;
; -3.108 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.775      ;
; -3.108 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.775      ;
; -3.108 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.775      ;
; -3.055 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.722      ;
; -3.055 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.722      ;
; -3.055 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.722      ;
; -2.884 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.551      ;
; -2.764 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.431      ;
; -2.761 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.428      ;
; -2.750 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.417      ;
; -2.722 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.389      ;
; -2.641 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.308      ;
; -2.641 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.308      ;
; -2.518 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.185      ;
; -2.518 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 3.185      ;
; -2.174 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 2.841      ;
; -1.805 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 2.472      ;
; -1.794 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 2.461      ;
; -1.794 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 2.461      ;
; -1.766 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 2.433      ;
; -1.671 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 2.338      ;
; -1.671 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz                                                                                 ; CLK_50hz    ; 1.000        ; 0.000      ; 2.338      ;
; 4.512  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.500        ; 7.989      ; 4.020      ;
; 4.512  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.500        ; 7.989      ; 4.020      ;
; 4.512  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.500        ; 7.989      ; 4.020      ;
; 4.979  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.500        ; 7.989      ; 3.553      ;
; 5.012  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 1.000        ; 7.989      ; 4.020      ;
; 5.012  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 1.000        ; 7.989      ; 4.020      ;
; 5.012  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 1.000        ; 7.989      ; 4.020      ;
; 5.102  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.500        ; 7.989      ; 3.430      ;
; 5.225  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.500        ; 7.989      ; 3.307      ;
; 5.348  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.500        ; 7.989      ; 3.184      ;
; 5.479  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 1.000        ; 7.989      ; 3.553      ;
; 5.602  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 1.000        ; 7.989      ; 3.430      ;
; 5.725  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 1.000        ; 7.989      ; 3.307      ;
; 5.848  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 1.000        ; 7.989      ; 3.184      ;
; 6.195  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.500        ; 7.989      ; 2.337      ;
; 6.695  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 1.000        ; 7.989      ; 2.337      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]'                                                                                                                                                           ;
+--------+-----------+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.744 ; T         ; T       ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; -0.541     ; 1.870      ;
+--------+-----------+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK_50hz'                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.249 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 2.337      ;
; -5.749 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 2.337      ;
; -5.417 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 3.169      ;
; -5.306 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 3.280      ;
; -5.195 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 3.391      ;
; -5.084 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 3.502      ;
; -4.917 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 3.169      ;
; -4.806 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 3.280      ;
; -4.695 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 3.391      ;
; -4.615 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 3.971      ;
; -4.615 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 3.971      ;
; -4.615 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 3.971      ;
; -4.584 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 3.502      ;
; -4.115 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 3.971      ;
; -4.115 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 3.971      ;
; -4.115 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 3.971      ;
; 2.117  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 2.338      ;
; 2.212  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 2.433      ;
; 2.240  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 2.461      ;
; 2.240  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 2.461      ;
; 2.251  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 2.472      ;
; 2.620  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 2.841      ;
; 2.949  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.170      ;
; 2.949  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.170      ;
; 3.060  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.281      ;
; 3.060  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.281      ;
; 3.152  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.373      ;
; 3.171  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.392      ;
; 3.180  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.401      ;
; 3.191  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.412      ;
; 3.302  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.523      ;
; 3.501  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.722      ;
; 3.501  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.722      ;
; 3.501  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.722      ;
; 3.529  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.750      ;
; 3.529  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.750      ;
; 3.529  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.750      ;
; 3.621  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.842      ;
; 3.621  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.842      ;
; 3.621  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.842      ;
; 3.640  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.861      ;
; 3.640  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.861      ;
; 3.640  ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 0.000      ; 3.861      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]'                                                                                                                                                           ;
+-------+-----------+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.108 ; T         ; T       ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 0.541      ; 1.870      ;
+-------+-----------+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'CLK_50hz'                                                                                                                                                                                                                                                ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.831 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.498     ;
; -11.831 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.498     ;
; -11.831 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.498     ;
; -11.831 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.498     ;
; -11.831 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.498     ;
; -11.831 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.498     ;
; -11.831 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.498     ;
; -11.831 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.498     ;
; -11.655 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.322     ;
; -11.655 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.322     ;
; -11.655 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.322     ;
; -11.655 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.322     ;
; -11.655 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.322     ;
; -11.655 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.322     ;
; -11.655 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.322     ;
; -11.655 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.322     ;
; -11.644 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.311     ;
; -11.644 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.311     ;
; -11.644 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.311     ;
; -11.644 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.311     ;
; -11.644 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.311     ;
; -11.644 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.311     ;
; -11.644 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.311     ;
; -11.644 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 12.311     ;
; -11.290 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.957     ;
; -11.290 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.957     ;
; -11.290 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.957     ;
; -11.290 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.957     ;
; -11.290 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.957     ;
; -11.290 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.957     ;
; -11.290 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.957     ;
; -11.290 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.957     ;
; -11.285 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.952     ;
; -11.285 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.952     ;
; -11.285 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.952     ;
; -11.285 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.952     ;
; -11.285 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.952     ;
; -11.285 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.952     ;
; -11.285 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.952     ;
; -11.285 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.952     ;
; -11.130 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.797     ;
; -11.130 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.797     ;
; -11.130 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.797     ;
; -11.130 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.797     ;
; -11.130 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.797     ;
; -11.130 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.797     ;
; -11.130 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.797     ;
; -11.130 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.797     ;
; -10.680 ; register8:NREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 15.383     ;
; -10.680 ; register8:NREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 15.383     ;
; -10.680 ; register8:NREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 15.383     ;
; -10.680 ; register8:NREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 15.383     ;
; -10.680 ; register8:NREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 15.383     ;
; -10.680 ; register8:NREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 15.383     ;
; -10.680 ; register8:NREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 15.383     ;
; -10.680 ; register8:NREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 15.383     ;
; -10.559 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.226     ;
; -10.559 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.226     ;
; -10.559 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.226     ;
; -10.559 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.226     ;
; -10.559 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.226     ;
; -10.559 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.226     ;
; -10.559 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.226     ;
; -10.559 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 0.000      ; 11.226     ;
; -10.264 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.967     ;
; -10.264 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.967     ;
; -10.264 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.967     ;
; -10.264 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.967     ;
; -10.264 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.967     ;
; -10.264 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.967     ;
; -10.264 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.967     ;
; -10.264 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.967     ;
; -9.781  ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.484     ;
; -9.781  ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.484     ;
; -9.781  ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.484     ;
; -9.781  ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.484     ;
; -9.781  ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.484     ;
; -9.781  ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.484     ;
; -9.781  ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.484     ;
; -9.781  ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.484     ;
; -9.746  ; register8:NREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.449     ;
; -9.746  ; register8:NREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.449     ;
; -9.746  ; register8:NREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.449     ;
; -9.746  ; register8:NREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.449     ;
; -9.746  ; register8:NREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.449     ;
; -9.746  ; register8:NREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.449     ;
; -9.746  ; register8:NREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.449     ;
; -9.746  ; register8:NREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.449     ;
; -9.424  ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.127     ;
; -9.424  ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.127     ;
; -9.424  ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.127     ;
; -9.424  ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.127     ;
; -9.424  ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.127     ;
; -9.424  ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.127     ;
; -9.424  ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.127     ;
; -9.424  ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 14.127     ;
; -9.236  ; register8:NREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 13.939     ;
; -9.236  ; register8:NREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 13.939     ;
; -9.236  ; register8:NREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 13.939     ;
; -9.236  ; register8:NREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz     ; CLK_50hz    ; 1.000        ; 4.036      ; 13.939     ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]'                                                                                      ;
+--------+---------------------+---------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.062 ; register8:NREG|q[5] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 10.297     ;
; -5.646 ; register8:MREG|q[7] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 9.881      ;
; -5.163 ; register8:MREG|q[5] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 9.398      ;
; -5.128 ; register8:NREG|q[4] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 9.363      ;
; -5.080 ; register8:MREG|q[4] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 9.315      ;
; -4.806 ; register8:MREG|q[3] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 9.041      ;
; -4.618 ; register8:NREG|q[3] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 8.853      ;
; -4.137 ; register8:MREG|q[1] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 8.372      ;
; -4.070 ; register8:NREG|q[2] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 8.305      ;
; -4.045 ; register8:MREG|q[0] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 8.280      ;
; -4.018 ; register8:MREG|q[6] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 8.253      ;
; -3.795 ; register8:NREG|q[0] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 8.030      ;
; -3.791 ; register8:MREG|q[2] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 8.026      ;
; -3.757 ; register8:NREG|q[7] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 7.992      ;
; -3.286 ; register8:NREG|q[1] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 7.521      ;
; -3.252 ; register8:NREG|q[6] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1.000        ; 3.568      ; 7.487      ;
+--------+---------------------+---------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]'                                                                                      ;
+-------+---------------------+---------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.530 ; register8:NREG|q[7] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 5.860      ;
; 2.621 ; register8:NREG|q[0] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 6.951      ;
; 2.815 ; register8:MREG|q[7] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 7.145      ;
; 2.979 ; register8:MREG|q[0] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 7.309      ;
; 3.017 ; register8:NREG|q[2] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 7.347      ;
; 3.075 ; register8:NREG|q[6] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 7.405      ;
; 3.114 ; register8:MREG|q[2] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 7.444      ;
; 3.140 ; register8:NREG|q[1] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 7.470      ;
; 3.210 ; register8:NREG|q[5] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 7.540      ;
; 3.354 ; register8:MREG|q[3] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 7.684      ;
; 3.389 ; register8:NREG|q[4] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 7.719      ;
; 3.486 ; register8:MREG|q[6] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 7.816      ;
; 3.521 ; register8:NREG|q[3] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 7.851      ;
; 3.556 ; register8:MREG|q[4] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 7.886      ;
; 3.753 ; register8:MREG|q[1] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 8.083      ;
; 4.741 ; register8:MREG|q[5] ; T       ; CLK_50hz     ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 0.000        ; 4.109      ; 9.071      ;
+-------+---------------------+---------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'CLK_50hz'                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.719 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 11.305     ;
; 2.719 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 11.305     ;
; 2.719 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 11.305     ;
; 2.719 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 11.305     ;
; 2.719 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 11.305     ;
; 2.719 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 11.305     ;
; 2.719 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 11.305     ;
; 2.719 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; 0.000        ; 7.989      ; 11.305     ;
; 3.219 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 11.305     ;
; 3.219 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 11.305     ;
; 3.219 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 11.305     ;
; 3.219 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 11.305     ;
; 3.219 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 11.305     ;
; 3.219 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 11.305     ;
; 3.219 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 11.305     ;
; 3.219 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz    ; -0.500       ; 7.989      ; 11.305     ;
; 5.446 ; register8:MREG|q[1]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 9.703      ;
; 5.446 ; register8:MREG|q[1]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 9.703      ;
; 5.446 ; register8:MREG|q[1]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 9.703      ;
; 5.446 ; register8:MREG|q[1]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 9.703      ;
; 5.446 ; register8:MREG|q[1]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 9.703      ;
; 5.446 ; register8:MREG|q[1]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 9.703      ;
; 5.446 ; register8:MREG|q[1]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 9.703      ;
; 5.446 ; register8:MREG|q[1]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 9.703      ;
; 6.576 ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.833     ;
; 6.576 ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.833     ;
; 6.576 ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.833     ;
; 6.576 ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.833     ;
; 6.576 ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.833     ;
; 6.576 ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.833     ;
; 6.576 ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.833     ;
; 6.576 ; register8:MREG|q[3]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.833     ;
; 6.646 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.903     ;
; 6.646 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.903     ;
; 6.646 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.903     ;
; 6.646 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.903     ;
; 6.646 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.903     ;
; 6.646 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.903     ;
; 6.646 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.903     ;
; 6.646 ; register8:MREG|q[7]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 10.903     ;
; 6.828 ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.085     ;
; 6.828 ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.085     ;
; 6.828 ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.085     ;
; 6.828 ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.085     ;
; 6.828 ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.085     ;
; 6.828 ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.085     ;
; 6.828 ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.085     ;
; 6.828 ; register8:MREG|q[5]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.085     ;
; 6.937 ; register8:MREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.194     ;
; 6.937 ; register8:MREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.194     ;
; 6.937 ; register8:MREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.194     ;
; 6.937 ; register8:MREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.194     ;
; 6.937 ; register8:MREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.194     ;
; 6.937 ; register8:MREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.194     ;
; 6.937 ; register8:MREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.194     ;
; 6.937 ; register8:MREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 11.194     ;
; 7.780 ; register8:NREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.037     ;
; 7.780 ; register8:NREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.037     ;
; 7.780 ; register8:NREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.037     ;
; 7.780 ; register8:NREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.037     ;
; 7.780 ; register8:NREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.037     ;
; 7.780 ; register8:NREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.037     ;
; 7.780 ; register8:NREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.037     ;
; 7.780 ; register8:NREG|q[0]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.037     ;
; 8.176 ; register8:NREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.433     ;
; 8.176 ; register8:NREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.433     ;
; 8.176 ; register8:NREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.433     ;
; 8.176 ; register8:NREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.433     ;
; 8.176 ; register8:NREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.433     ;
; 8.176 ; register8:NREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.433     ;
; 8.176 ; register8:NREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.433     ;
; 8.176 ; register8:NREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.433     ;
; 8.244 ; register8:MREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.501     ;
; 8.244 ; register8:MREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.501     ;
; 8.244 ; register8:MREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.501     ;
; 8.244 ; register8:MREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.501     ;
; 8.244 ; register8:MREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.501     ;
; 8.244 ; register8:MREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.501     ;
; 8.244 ; register8:MREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.501     ;
; 8.244 ; register8:MREG|q[2]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.501     ;
; 8.264 ; register8:MREG|q[6]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.521     ;
; 8.264 ; register8:MREG|q[6]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.521     ;
; 8.264 ; register8:MREG|q[6]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.521     ;
; 8.264 ; register8:MREG|q[6]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.521     ;
; 8.264 ; register8:MREG|q[6]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.521     ;
; 8.264 ; register8:MREG|q[6]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.521     ;
; 8.264 ; register8:MREG|q[6]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.521     ;
; 8.264 ; register8:MREG|q[6]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.521     ;
; 8.291 ; register8:MREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.548     ;
; 8.291 ; register8:MREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.548     ;
; 8.291 ; register8:MREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.548     ;
; 8.291 ; register8:MREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.548     ;
; 8.291 ; register8:MREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.548     ;
; 8.291 ; register8:MREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.548     ;
; 8.291 ; register8:MREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.548     ;
; 8.291 ; register8:MREG|q[4]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.548     ;
; 8.299 ; register8:NREG|q[1]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.556     ;
; 8.299 ; register8:NREG|q[1]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.556     ;
; 8.299 ; register8:NREG|q[1]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.556     ;
; 8.299 ; register8:NREG|q[1]                                                                      ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5] ; CLK_50hz                                                                                 ; CLK_50hz    ; 0.000        ; 4.036      ; 12.556     ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50hz                                                                                 ; CLK_50hz                                                                                 ; 46       ; 0        ; 0        ; 0        ;
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; 15       ; 15       ; 0        ; 0        ;
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1        ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50hz                                                                                 ; CLK_50hz                                                                                 ; 46       ; 0        ; 0        ; 0        ;
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; 15       ; 15       ; 0        ; 0        ;
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 1        ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50hz                                                                                 ; CLK_50hz                                                                                 ; 248      ; 0        ; 0        ; 0        ;
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; 8        ; 8        ; 0        ; 0        ;
; CLK_50hz                                                                                 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 44       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50hz                                                                                 ; CLK_50hz                                                                                 ; 248      ; 0        ; 0        ; 0        ;
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; CLK_50hz                                                                                 ; 8        ; 8        ; 0        ; 0        ;
; CLK_50hz                                                                                 ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; 44       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 176   ; 176  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 57    ; 57   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                   ; Clock                                                                                    ; Type ; Status      ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+-------------+
; CLK_50hz                                                                                 ; CLK_50hz                                                                                 ; Base ; Constrained ;
; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] ; Base ; Constrained ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; M[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; CLK10T       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Change       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MbNIndicator ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; M[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; N[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; CLK10T       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Change       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MbNIndicator ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Sep 18 21:15:35 2022
Info: Command: quartus_sta SIFO_Lab_2 -c SIFO_Lab_2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332174): Ignored filter at SDC1.sdc(1): CLK could not be matched with a port File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 1
Warning (332049): Ignored create_clock at SDC1.sdc(1): Argument <targets> is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 1
    Info (332050): create_clock -period 20 -waveform {0 10} [get_ports CLK] File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 1
Warning (332174): Ignored filter at SDC1.sdc(2): D0|clk could not be matched with a pin File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 2
Warning (332174): Ignored filter at SDC1.sdc(2): D0|q could not be matched with a pin File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 2
Critical Warning (332049): Ignored create_generated_clock at SDC1.sdc(2): Argument <targets> is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 2
    Info (332050): create_generated_clock -name CLK_div2 -source [get_pins D0|clk] -divide_by 2 [get_pins D0|q] File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 2
Warning (332049): Ignored create_generated_clock at SDC1.sdc(2): Argument -source is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 2
Warning (332174): Ignored filter at SDC1.sdc(3): D1|clk could not be matched with a pin File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 3
Warning (332174): Ignored filter at SDC1.sdc(3): D1|q could not be matched with a pin File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 3
Critical Warning (332049): Ignored create_generated_clock at SDC1.sdc(3): Argument <targets> is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 3
    Info (332050): create_generated_clock -name CLK_div4 -source [get_pins D1|clk] -divide_by 2 [get_pins D1|q] File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 3
Warning (332049): Ignored create_generated_clock at SDC1.sdc(3): Argument -source is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 3
Warning (332174): Ignored filter at SDC1.sdc(4): D2|clk could not be matched with a pin File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 4
Warning (332174): Ignored filter at SDC1.sdc(4): D2|q could not be matched with a pin File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 4
Critical Warning (332049): Ignored create_generated_clock at SDC1.sdc(4): Argument <targets> is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 4
    Info (332050): create_generated_clock -name CLK_div8 -source [get_pins D2|clk] -divide_by 2 [get_pins D2|q] File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 4
Warning (332049): Ignored create_generated_clock at SDC1.sdc(4): Argument -source is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 4
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]
    Info (332105): create_clock -period 1.000 -name CLK_50hz CLK_50hz
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.231
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.231             -19.287 CLK_50hz 
    Info (332119):    -1.744              -1.744 LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -6.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.249             -41.096 CLK_50hz 
    Info (332119):     1.108               0.000 LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] 
Info (332146): Worst-case recovery slack is -11.831
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.831             -94.648 CLK_50hz 
    Info (332119):    -6.062              -6.062 LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] 
Info (332146): Worst-case removal slack is 1.530
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.530               0.000 LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] 
    Info (332119):     2.719               0.000 CLK_50hz 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 CLK_50hz 
    Info (332119):    -0.307              -0.778 LPM_COUNTER8:COUNTER|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4692 megabytes
    Info: Processing ended: Sun Sep 18 21:15:36 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


