Version 4
SHEET 1 3564 2064
WIRE 1232 576 1232 544
WIRE 1232 688 1232 640
WIRE 1360 688 1232 688
WIRE 1536 688 1440 688
WIRE 1600 688 1536 688
WIRE 416 704 112 704
WIRE 480 704 416 704
WIRE 1232 832 1232 688
WIRE 1296 832 1232 832
WIRE 112 848 112 704
WIRE 176 848 112 848
WIRE 1600 864 1600 688
WIRE 1600 864 1552 864
WIRE 1696 864 1600 864
WIRE 1792 864 1696 864
WIRE 480 880 480 704
WIRE 480 880 432 880
WIRE 592 880 480 880
WIRE 672 880 592 880
WIRE 912 880 832 880
WIRE 1296 880 912 880
WIRE 1696 880 1696 864
WIRE 1792 880 1792 864
WIRE -208 896 -288 896
WIRE 176 896 -208 896
WIRE 592 896 592 880
WIRE 672 896 672 880
WIRE 1696 992 1696 960
WIRE 1792 992 1792 944
WIRE 1792 992 1696 992
WIRE 592 1008 592 976
WIRE 672 1008 672 960
WIRE 672 1008 592 1008
WIRE 1408 1008 1408 976
WIRE 1440 1008 1440 976
WIRE 1472 1008 1472 976
WIRE 288 1024 288 992
WIRE 320 1024 320 992
WIRE 352 1024 352 992
WIRE 1120 1040 1120 1008
WIRE 1120 1040 1024 1040
WIRE 1152 1040 1120 1040
WIRE 0 1056 0 1024
WIRE 0 1056 -96 1056
WIRE 32 1056 0 1056
WIRE 1024 1072 1024 1040
WIRE 1120 1072 1120 1040
WIRE -96 1088 -96 1056
WIRE 0 1088 0 1056
WIRE 832 1168 832 880
WIRE -288 1184 -288 896
WIRE 1024 1200 1024 1152
WIRE 1120 1200 1120 1152
WIRE 1120 1200 1024 1200
WIRE 1328 1200 1328 976
WIRE 1328 1200 1120 1200
WIRE -96 1216 -96 1168
WIRE 0 1216 0 1168
WIRE 0 1216 -96 1216
WIRE 208 1216 208 992
WIRE 208 1216 0 1216
WIRE -448 1264 -448 1216
WIRE 832 1344 832 1248
WIRE 1792 1344 1792 992
WIRE 1792 1344 832 1344
WIRE -288 1360 -288 1264
WIRE 672 1360 672 1008
WIRE 672 1360 -288 1360
WIRE 832 1376 832 1344
WIRE -448 1392 -448 1344
WIRE -288 1392 -288 1360
WIRE 608 1440 528 1440
WIRE 640 1440 608 1440
WIRE 1408 1472 1344 1472
WIRE 1520 1472 1488 1472
WIRE 1632 1472 1584 1472
WIRE 1168 1552 1024 1552
WIRE 1216 1552 1168 1552
WIRE 1280 1552 1216 1552
WIRE 1344 1552 1344 1472
WIRE 1344 1552 1280 1552
WIRE 1392 1552 1344 1552
WIRE 1632 1552 1632 1472
WIRE 1632 1552 1616 1552
WIRE 1760 1552 1632 1552
WIRE 1824 1552 1760 1552
WIRE 1872 1552 1824 1552
WIRE 1024 1616 1024 1552
WIRE 1168 1616 1168 1552
WIRE 1280 1616 1280 1552
WIRE 1616 1616 1616 1552
WIRE 1760 1616 1760 1552
WIRE 1872 1616 1872 1552
WIRE 976 1632 928 1632
WIRE 1568 1632 1520 1632
WIRE 976 1680 720 1680
WIRE 1392 1680 1392 1552
WIRE 1568 1680 1392 1680
WIRE 528 1760 528 1520
WIRE 720 1760 528 1760
WIRE 928 1760 928 1632
WIRE 928 1760 720 1760
WIRE 1024 1760 1024 1696
WIRE 1024 1760 928 1760
WIRE 1104 1760 1024 1760
WIRE 1168 1760 1168 1696
WIRE 1168 1760 1104 1760
WIRE 1280 1760 1280 1680
WIRE 1280 1760 1168 1760
WIRE 1520 1760 1520 1632
WIRE 1520 1760 1280 1760
WIRE 1616 1760 1616 1696
WIRE 1616 1760 1520 1760
WIRE 1760 1760 1760 1696
WIRE 1760 1760 1616 1760
WIRE 1872 1760 1872 1680
WIRE 1872 1760 1760 1760
WIRE 1104 1808 1104 1760
FLAG -448 1216 VDD
IOPIN -448 1216 BiDir
FLAG -448 1392 0
FLAG 0 1024 VDD
FLAG -288 1392 0
FLAG 416 704 out
FLAG -208 896 vin
FLAG 1120 1008 VDD
FLAG 832 1376 0
FLAG 1536 688 out_ac
FLAG 912 880 vin_ac
FLAG 1232 544 0
FLAG 1104 1808 0
FLAG 1824 1552 out_m
FLAG 1216 1552 out1_m
FLAG 608 1440 tf
DATAFLAG 80 896 "$"
DATAFLAG 608 880 "$"
DATAFLAG 1200 880 "$"
DATAFLAG 1728 864 "$"
DATAFLAG 208 1088 "$"
DATAFLAG 1328 1088 "$"
SYMBOL voltage -448 1248 R0
SYMATTR InstName V1
SYMATTR Value {VDD}
SYMBOL res -16 1072 R0
SYMATTR InstName R1
SYMATTR Value 10e6
SYMBOL voltage -288 1168 R0
WINDOW 123 24 118 Left 2
SYMATTR Value2 AC 1
SYMATTR InstName V2
SYMATTR Value PWL(0 {Vcm} 1n 0 2n {Vcm+Vstep} 1 {Vcm+Vstep})
SYMBOL current -96 1088 R0
SYMATTR InstName I2
SYMATTR Value {IBIAS}
SYMBOL cap 656 896 R0
SYMATTR InstName C2
SYMATTR Value {CL}
SYMBOL MobiusChip_v3_OTA_two_stage_v2 272 880 R0
WINDOW 39 -58 -56 Left 2
SYMATTR SpiceLine Cc = {Cc} Rc = {Rc}
SYMATTR InstName X23
SYMBOL res 1104 1056 R0
SYMATTR InstName R2
SYMATTR Value 10e6
SYMBOL voltage 832 1152 R0
WINDOW 123 24 118 Left 2
SYMATTR Value2 AC 1
SYMATTR InstName V3
SYMATTR Value 1.25
SYMBOL current 1024 1072 R0
SYMATTR InstName I1
SYMATTR Value {IBIAS}
SYMBOL cap 1776 880 R0
SYMATTR InstName C1
SYMATTR Value {CL}
SYMBOL MobiusChip_v3_OTA_two_stage_v2 1392 864 R0
WINDOW 39 -58 -56 Left 2
SYMATTR SpiceLine Cc = {Cc} Rc = {Rc}
SYMATTR InstName X1
SYMBOL cap 1216 576 R0
SYMATTR InstName C3
SYMATTR Value 10000
SYMBOL ind 1344 704 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 5 56 VBottom 2
SYMATTR InstName L1
SYMATTR Value 10000
SYMBOL g 1024 1712 M180
SYMATTR InstName G1
SYMATTR Value {gm1}
SYMBOL res 1152 1600 R0
SYMATTR InstName R5
SYMATTR Value {R1}
SYMBOL cap 1264 1616 R0
SYMATTR InstName C4
SYMATTR Value {C1}
SYMBOL g 1616 1712 M180
SYMATTR InstName G2
SYMATTR Value {gm2}
SYMBOL res 1744 1600 R0
SYMATTR InstName R6
SYMATTR Value {R2}
SYMBOL cap 1856 1616 R0
SYMATTR InstName C5
SYMATTR Value {C2}
SYMBOL cap 1584 1456 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C6
SYMATTR Value {Cc}
SYMBOL res 1504 1488 M270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R7
SYMATTR Value {Rc}
SYMBOL voltage 720 1664 R0
WINDOW 123 24 118 Left 2
SYMATTR Value2 AC 1
SYMATTR InstName V4
SYMATTR Value 0
SYMBOL res 576 880 R0
SYMATTR InstName R3
SYMATTR Value {RL}
SYMBOL res 1680 864 R0
SYMATTR InstName R4
SYMATTR Value {RL}
SYMBOL bv 528 1424 R0
SYMATTR InstName B1
SYMATTR Value v=v(vin) laplace=a*(1+s/(wz))/(1+s/(w1))/(1+s/(w2))
TEXT -464 1448 Left 2 !.global VDD\n.param VDD = 2.5\n.inc transistor_models_tsmc025_public.inc
TEXT 128 1440 Left 2 !.param IBIAS = 100u\n.param Cc=330p Rc=1\n.param CL = 880p\n.param RL = 10e6 \n.param Vcm = 1.25\n.param Vstep = 0.25\n.step PARAM Rc LIST  1 740\n*.step PARAM Cc LIST 330f 330p\n.op\n.ac dec 10 1 1e9\n*.tran 100p 5u
TEXT 1264 1840 Left 2 !.param gm1 = 0.72m gm2 = 2.57m\n.param R1 = 33.4/gm1 R2 = 30.6/gm2\n.param C1 = 0.35p C2 = 880p\n*.param w1=2*pi*340 w2=2*pi*385e3 wz=-2*pi*1.242e6 a=1021\n.param w1=2*pi*340 w2=2*pi*385e3 wz=2*pi*1.374e6 a=1021
TEXT 192 536 Left 2 ;CLOSED LOOP
TEXT 1352 512 Left 2 ;OPEN LOOP
TEXT 1328 1392 Left 2 ;EQUIVALENT MODEL
TEXT 520 1400 Left 2 ;TRANSFER FUNCTION
