// Seed: 3684393295
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3
);
  logic id_4, id_5;
endmodule
