Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 10:31:07 2019
| Host         : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 3096 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[3]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[3]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[3]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[3]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[3]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[3]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[3]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/h_cntr_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/v_cntr_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/v_cntr_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/v_cntr_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/v_cntr_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/v_cntr_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/v_cntr_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/v_cntr_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/v_cntr_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/v_cntr_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/v_cntr_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/v_cntr_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d8/VGA_CONTROL/v_cntr_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dj1/slowclk/slowclock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dpt1/depth_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dpt1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23214 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.395      -57.919                     25                  329        0.125        0.000                      0                  329        3.000        0.000                       0                   183  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.630}        9.259           108.000         
  clk_out1_clk_wiz_0_1  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   4.762        0.000                      0                  121        0.261        0.000                      0                  121        3.000        0.000                       0                   101  
  clk_out1_clk_wiz_0          3.533        0.000                      0                    3        0.781        0.000                      0                    3        4.130        0.000                       0                     8  
  clk_out1_clk_wiz_0_1       -5.395      -57.919                     25                  172        0.131        0.000                      0                  172        4.130        0.000                       0                    68  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.071        0.000                      0                   36        0.277        0.000                      0                   36  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.258        0.000                      0                   12        0.125        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 vc1/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 1.200ns (23.104%)  route 3.994ns (76.896%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.627     5.148    vc1/CLK_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  vc1/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  vc1/count2_reg[7]/Q
                         net (fo=10, routed)          0.694     6.298    vc1/count2_reg[7]
    SLICE_X63Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.422 r  vc1/sclk_i_24/O
                         net (fo=1, routed)           0.797     7.219    vc1/sclk_i_24_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.343 r  vc1/sclk_i_23/O
                         net (fo=1, routed)           0.433     7.776    vc1/sclk_i_23_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.900 r  vc1/sclk_i_17/O
                         net (fo=1, routed)           0.806     8.706    vc1/sclk_i_17_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.830 r  vc1/sclk_i_13/O
                         net (fo=1, routed)           0.596     9.427    vc1/sclk_i_13_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.551 r  vc1/sclk_i_5/O
                         net (fo=1, routed)           0.667    10.218    vc1/sclk_i_5_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124    10.342 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.342    vc1/sclk_i_1_n_0
    SLICE_X61Y51         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y51         FDRE (Setup_fdre_C_D)        0.031    15.104    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 c0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.704ns (20.464%)  route 2.736ns (79.536%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  c0/counter_reg[4]/Q
                         net (fo=2, routed)           0.856     6.399    c0/counter[4]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     6.523 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           1.022     7.544    c0/counter[11]_i_4_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.668 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.858     8.526    c0/counter[11]_i_1_n_0
    SLICE_X33Y45         FDRE                                         r  c0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  c0/counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    c0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 c0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.704ns (20.464%)  route 2.736ns (79.536%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  c0/counter_reg[4]/Q
                         net (fo=2, routed)           0.856     6.399    c0/counter[4]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     6.523 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           1.022     7.544    c0/counter[11]_i_4_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.668 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.858     8.526    c0/counter[11]_i_1_n_0
    SLICE_X33Y45         FDRE                                         r  c0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  c0/counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    c0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 c0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.704ns (20.464%)  route 2.736ns (79.536%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  c0/counter_reg[4]/Q
                         net (fo=2, routed)           0.856     6.399    c0/counter[4]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     6.523 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           1.022     7.544    c0/counter[11]_i_4_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.668 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.858     8.526    c0/counter[11]_i_1_n_0
    SLICE_X33Y45         FDRE                                         r  c0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  c0/counter_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    c0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 c0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.704ns (20.464%)  route 2.736ns (79.536%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  c0/counter_reg[4]/Q
                         net (fo=2, routed)           0.856     6.399    c0/counter[4]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     6.523 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           1.022     7.544    c0/counter[11]_i_4_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.668 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.858     8.526    c0/counter[11]_i_1_n_0
    SLICE_X33Y45         FDRE                                         r  c0/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  c0/counter_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    c0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 c0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.321%)  route 2.450ns (77.679%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  c0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  c0/counter_reg[10]/Q
                         net (fo=2, routed)           0.835     6.378    c0/counter[10]
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.502 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           1.022     7.523    c0/counter[11]_i_4_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.647 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.593     8.240    c0/counter[11]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    c0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 c0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.321%)  route 2.450ns (77.679%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  c0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  c0/counter_reg[10]/Q
                         net (fo=2, routed)           0.835     6.378    c0/counter[10]
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.502 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           1.022     7.523    c0/counter[11]_i_4_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.647 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.593     8.240    c0/counter[11]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    c0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 c0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.321%)  route 2.450ns (77.679%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  c0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  c0/counter_reg[10]/Q
                         net (fo=2, routed)           0.835     6.378    c0/counter[10]
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.502 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           1.022     7.523    c0/counter[11]_i_4_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.647 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.593     8.240    c0/counter[11]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    c0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 c0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.321%)  route 2.450ns (77.679%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  c0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  c0/counter_reg[10]/Q
                         net (fo=2, routed)           0.835     6.378    c0/counter[10]
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.502 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           1.022     7.523    c0/counter[11]_i_4_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.647 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.593     8.240    c0/counter[11]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    c0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.552ns (17.763%)  route 2.556ns (82.237%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.730     6.272    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.368 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.826     8.194    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.510    14.851    vc1/CLK_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X62Y51         FDRE (Setup_fdre_C_R)       -0.429    14.566    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  6.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.566     1.449    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  dpt1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  dpt1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.707    dpt1/slowclk/counter_reg[15]
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  dpt1/slowclk/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.815    dpt1/slowclk/counter_reg[12]_i_1__1_n_4
    SLICE_X9Y3           FDRE                                         r  dpt1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.836     1.963    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  dpt1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.105     1.554    dpt1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.251ns (68.335%)  route 0.116ns (31.665%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.567     1.450    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  dpt1/slowclk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  dpt1/slowclk/counter_reg[1]/Q
                         net (fo=2, routed)           0.116     1.707    dpt1/slowclk/counter_reg[1]
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.817 r  dpt1/slowclk/counter_reg[0]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.817    dpt1/slowclk/counter_reg[0]_i_1__1_n_6
    SLICE_X9Y0           FDRE                                         r  dpt1/slowclk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.837     1.964    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  dpt1/slowclk/counter_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y0           FDRE (Hold_fdre_C_D)         0.105     1.555    dpt1/slowclk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 grd1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.583     1.466    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  grd1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  grd1/slowclk/slowclock_reg/Q
                         net (fo=6, routed)           0.168     1.775    grd1/slowclk/clock
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  grd1/slowclk/slowclock_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    grd1/slowclk/slowclock_i_1__0_n_0
    SLICE_X1Y23          FDRE                                         r  grd1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.851     1.978    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  grd1/slowclk/slowclock_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.091     1.557    grd1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dpt1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.566     1.449    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  dpt1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  dpt1/slowclk/slowclock_reg/Q
                         net (fo=5, routed)           0.175     1.788    dpt1/slowclk/clock
    SLICE_X8Y3           LUT5 (Prop_lut5_I4_O)        0.045     1.833 r  dpt1/slowclk/slowclock_i_1__1/O
                         net (fo=1, routed)           0.000     1.833    dpt1/slowclk/slowclock_i_1__1_n_0
    SLICE_X8Y3           FDRE                                         r  dpt1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.836     1.963    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  dpt1/slowclk/slowclock_reg/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.120     1.569    dpt1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.567     1.450    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  dpt1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  dpt1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.711    dpt1/slowclk/counter_reg[11]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  dpt1/slowclk/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.819    dpt1/slowclk/counter_reg[8]_i_1__1_n_4
    SLICE_X9Y2           FDRE                                         r  dpt1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.837     1.964    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  dpt1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.105     1.555    dpt1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.566     1.449    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  dpt1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  dpt1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.710    dpt1/slowclk/counter_reg[19]
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  dpt1/slowclk/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.818    dpt1/slowclk/counter_reg[16]_i_1__1_n_4
    SLICE_X9Y4           FDRE                                         r  dpt1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.836     1.963    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  dpt1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y4           FDRE (Hold_fdre_C_D)         0.105     1.554    dpt1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.567     1.450    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  dpt1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  dpt1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.711    dpt1/slowclk/counter_reg[3]
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  dpt1/slowclk/counter_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.819    dpt1/slowclk/counter_reg[0]_i_1__1_n_4
    SLICE_X9Y0           FDRE                                         r  dpt1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.837     1.964    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  dpt1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y0           FDRE (Hold_fdre_C_D)         0.105     1.555    dpt1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.567     1.450    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  dpt1/slowclk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  dpt1/slowclk/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.711    dpt1/slowclk/counter_reg[7]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  dpt1/slowclk/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.819    dpt1/slowclk/counter_reg[4]_i_1__1_n_4
    SLICE_X9Y1           FDRE                                         r  dpt1/slowclk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.837     1.964    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  dpt1/slowclk/counter_reg[7]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y1           FDRE (Hold_fdre_C_D)         0.105     1.555    dpt1/slowclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 c0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.446    c0/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c0/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.707    c0/counter[4]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  c0/counter_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.815    c0/data0[4]
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.959    c0/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  c0/counter_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    c0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.566     1.449    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  dpt1/slowclk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  dpt1/slowclk/counter_reg[12]/Q
                         net (fo=2, routed)           0.114     1.704    dpt1/slowclk/counter_reg[12]
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  dpt1/slowclk/counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.819    dpt1/slowclk/counter_reg[12]_i_1__1_n_7
    SLICE_X9Y3           FDRE                                         r  dpt1/slowclk/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.836     1.963    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  dpt1/slowclk/counter_reg[12]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.105     1.554    dpt1/slowclk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d8/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y3       dpt1/slowclk/slowclock_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y21      grd1/slowclk/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y45     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y44     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y46     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y46     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y44     c0/counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d8/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d8/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d8/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y45     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y44     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y46     c0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y46     c0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y44     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y44     c0/counter_reg[2]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d8/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d8/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y3       dpt1/slowclk/slowclock_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y23      grd1/slowclk/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y23      grd1/slowclk/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y24      grd1/slowclk/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y24      grd1/slowclk/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y24      grd1/slowclk/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.781ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 2.826ns (49.918%)  route 2.835ns (50.082%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.612     5.133    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.587 r  d7/t1/FontRom/fontRow_reg/DOBDO[1]
                         net (fo=1, routed)           1.300     8.887    d7/t1/FontRom/t2/charBitInRow[1]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124     9.011 f  d7/t1/FontRom/pixel_i_5__2/O
                         net (fo=1, routed)           0.806     9.817    d7/t2/fontRow_reg_6
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124     9.941 f  d7/t2/pixel_i_4__3/O
                         net (fo=1, routed)           0.729    10.670    d7/t1/FontRom/fontRow_reg_3
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.124    10.794 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000    10.794    d7/t2/fontRow_reg_5
    SLICE_X8Y9           FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.448    14.049    d7/t2/clk_out1
    SLICE_X8Y9           FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism              0.274    14.323    
                         clock uncertainty           -0.072    14.250    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.077    14.327    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 2.826ns (54.483%)  route 2.361ns (45.517%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.116 - 9.259 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.611     5.132    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.586 r  d7/t1/FontRom/fontRow_reg/DOADO[6]
                         net (fo=1, routed)           0.924     8.510    d7/t1/FontRom/charBitInRow[6]
    SLICE_X11Y6          LUT5 (Prop_lut5_I0_O)        0.124     8.634 r  d7/t1/FontRom/pixel_i_5__3/O
                         net (fo=1, routed)           0.350     8.983    d7/t1/FontRom/pixel_i_5__3_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.107 f  d7/t1/FontRom/pixel_i_4__5/O
                         net (fo=1, routed)           1.087    10.195    d7/t1/FontRom/pixel_i_4__5_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.319 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000    10.319    d7/t1/pixel
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.515    14.116    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism              0.260    14.376    
                         clock uncertainty           -0.072    14.303    
    SLICE_X7Y10          FDRE (Setup_fdre_C_D)        0.029    14.332    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 d7/t3/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 2.702ns (54.691%)  route 2.238ns (45.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.613     5.134    d7/t3/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.588 r  d7/t3/FontRom/fontRow_reg/DOADO[2]
                         net (fo=1, routed)           1.103     8.691    d7/t3/FontRom/charBitInRow[2]
    SLICE_X47Y0          LUT6 (Prop_lut6_I0_O)        0.124     8.815 f  d7/t3/FontRom/pixel_i_4__4/O
                         net (fo=1, routed)           1.135     9.950    d8/VGA_CONTROL/fontRow_reg_30
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.074 r  d8/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000    10.074    d7/t3/h_cntr_reg_reg[1]_rep__0
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.445    14.046    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X36Y4          FDRE (Setup_fdre_C_D)        0.029    14.262    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  4.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.630ns (72.126%)  route 0.243ns (27.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.608     1.492    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.585     2.077 r  d7/t1/FontRom/fontRow_reg/DOBDO[5]
                         net (fo=1, routed)           0.243     2.320    d7/t1/FontRom/t2/charBitInRow[5]
    SLICE_X8Y9           LUT6 (Prop_lut6_I2_O)        0.045     2.365 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000     2.365    d7/t2/fontRow_reg_5
    SLICE_X8Y9           FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.835     1.962    d7/t2/clk_out1
    SLICE_X8Y9           FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.120     1.584    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.675ns (56.803%)  route 0.513ns (43.197%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.607     1.491    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     2.076 r  d7/t1/FontRom/fontRow_reg/DOADO[3]
                         net (fo=1, routed)           0.244     2.319    d7/t1/FontRom/charBitInRow[3]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.364 r  d7/t1/FontRom/pixel_i_3__4/O
                         net (fo=1, routed)           0.269     2.634    d7/t1/FontRom/pixel_i_3__4_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I4_O)        0.045     2.679 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000     2.679    d7/t1/pixel
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.862     1.989    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X7Y10          FDRE (Hold_fdre_C_D)         0.091     1.602    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 d7/t3/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.675ns (54.067%)  route 0.573ns (45.933%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.608     1.492    d7/t3/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     2.077 r  d7/t3/FontRom/fontRow_reg/DOADO[6]
                         net (fo=1, routed)           0.186     2.263    d7/t3/FontRom/charBitInRow[6]
    SLICE_X48Y1          LUT6 (Prop_lut6_I4_O)        0.045     2.308 f  d7/t3/FontRom/pixel_i_2__5/O
                         net (fo=1, routed)           0.387     2.695    d8/VGA_CONTROL/fontRow_reg_29
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  d8/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     2.740    d7/t3/h_cntr_reg_reg[1]_rep__0
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.832     1.959    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.091     1.572    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  1.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d7/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d7/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d7/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y3    d7/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y10      d7/t1/pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y9       d7/t2/pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X36Y4      d7/t3/pixel_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y4      d7/t3/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y9       d7/t2/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y10      d7/t1/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y10      d7/t1/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y9       d7/t2/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y4      d7/t3/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y9       d7/t2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y10      d7/t1/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y4      d7/t3/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y10      d7/t1/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y9       d7/t2/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y4      d7/t3/pixel_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           25  Failing Endpoints,  Worst Slack       -5.395ns,  Total Violation      -57.919ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.395ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.641ns  (logic 7.604ns (51.938%)  route 7.037ns (48.062%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.562     5.083    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y15         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  d8/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1076, routed)        0.860     6.461    d8/VGA_CONTROL/out[3]
    SLICE_X10Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.585 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.585    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.961 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.078    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 f  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.680     7.875    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.124     7.999 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.749     8.748    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      3.841    12.589 r  d3/VGA_Red_Grid5__0/P[0]
                         net (fo=2, routed)           0.846    13.435    d3/VGA_Red_Grid50_in[0]
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.559 r  d3/VGA_RED[1]_i_61/O
                         net (fo=1, routed)           0.000    13.559    d3/VGA_RED[1]_i_61_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.091 r  d3/VGA_RED_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    14.091    d3/VGA_RED_reg[1]_i_48_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.205 r  d3/VGA_RED_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.205    d3/VGA_RED_reg[3]_i_77_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.319 r  d3/VGA_RED_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.319    d3/VGA_RED_reg[3]_i_35_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.433 r  d3/VGA_RED_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.433    d8/VGA_CONTROL/VGA_Red_Grid5__0_0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.655 r  d8/VGA_CONTROL/VGA_RED_reg[1]_i_57/O[0]
                         net (fo=1, routed)           0.863    15.517    d8/VGA_CONTROL_n_405
    SLICE_X10Y14         LUT6 (Prop_lut6_I3_O)        0.299    15.816 r  d8/VGA_RED[1]_i_38/O
                         net (fo=7, routed)           0.353    16.170    d8/VGA_RED_reg[1]_12
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    16.294 r  d8/VGA_RED[1]_i_25/O
                         net (fo=5, routed)           0.626    16.920    d8/VGA_GREEN_reg[3]_9
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124    17.044 r  d8/VGA_RED[1]_i_47/O
                         net (fo=1, routed)           0.291    17.335    d8/VGA_RED[1]_i_47_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    17.459 r  d8/VGA_RED[1]_i_19/O
                         net (fo=1, routed)           0.149    17.608    vi1/VGA_Red_Grid5__0_7
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124    17.732 r  vi1/VGA_RED[1]_i_6/O
                         net (fo=3, routed)           0.806    18.537    vi1/VGA_RED[1]_i_6_n_0
    SLICE_X5Y14          LUT3 (Prop_lut3_I1_O)        0.124    18.661 f  vi1/VGA_GREEN[3]_i_3/O
                         net (fo=2, routed)           0.653    19.314    vi1/VGA_GREEN[3]_i_3_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124    19.438 f  vi1/VGA_RED[3]_i_6/O
                         net (fo=1, routed)           0.162    19.600    d1/v_cntr_reg_reg[7]_1
    SLICE_X4Y13          LUT5 (Prop_lut5_I4_O)        0.124    19.724 r  d1/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    19.724    d8/R_colour_reg[3]
    SLICE_X4Y13          FDRE                                         r  d8/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.512    14.113    d8/clk_out1
    SLICE_X4Y13          FDRE                                         r  d8/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.373    
                         clock uncertainty           -0.072    14.300    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)        0.029    14.329    d8/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -19.724    
  -------------------------------------------------------------------
                         slack                                 -5.395    

Slack (VIOLATED) :        -5.217ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.517ns  (logic 7.254ns (49.970%)  route 7.263ns (50.030%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=1 LUT1=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.115 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.562     5.083    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y15         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  d8/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1076, routed)        0.860     6.461    d8/VGA_CONTROL/out[3]
    SLICE_X10Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.585 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.585    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.961 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.078    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 f  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.680     7.875    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.124     7.999 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.749     8.748    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      3.841    12.589 r  d3/VGA_Red_Grid5__0/P[0]
                         net (fo=2, routed)           0.846    13.435    d3/VGA_Red_Grid50_in[0]
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.559 r  d3/VGA_RED[1]_i_61/O
                         net (fo=1, routed)           0.000    13.559    d3/VGA_RED[1]_i_61_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.091 r  d3/VGA_RED_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    14.091    d3/VGA_RED_reg[1]_i_48_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.425 f  d3/VGA_RED_reg[3]_i_77/O[1]
                         net (fo=10, routed)          0.529    14.953    d8/VGA_Red_Grid5__0_6[1]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.303    15.256 f  d8/VGA_RED[2]_i_15/O
                         net (fo=4, routed)           1.115    16.371    d8/VGA_RED[2]_i_15_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    16.495 r  d8/VGA_RED[1]_i_55/O
                         net (fo=1, routed)           0.655    17.150    d8/VGA_RED[1]_i_55_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124    17.274 r  d8/VGA_RED[1]_i_37/O
                         net (fo=1, routed)           0.410    17.684    vi1/VGA_Red_Grid5__0_10
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.808 f  vi1/VGA_RED[1]_i_12/O
                         net (fo=1, routed)           0.685    18.493    vi1/VGA_RED[1]_i_12_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.124    18.617 r  vi1/VGA_RED[1]_i_4/O
                         net (fo=2, routed)           0.425    19.042    vi1/VGA_RED[1]_i_4_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.124    19.166 r  vi1/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.310    19.476    vi1/VGA_Rvol[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124    19.600 r  vi1/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    19.600    d8/R_colour_reg[2]_0
    SLICE_X2Y13          FDRE                                         r  d8/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.514    14.115    d8/clk_out1
    SLICE_X2Y13          FDRE                                         r  d8/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.375    
                         clock uncertainty           -0.072    14.302    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)        0.081    14.383    d8/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -19.600    
  -------------------------------------------------------------------
                         slack                                 -5.217    

Slack (VIOLATED) :        -5.072ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.320ns  (logic 7.014ns (48.981%)  route 7.306ns (51.019%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=1 LUT1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.562     5.083    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y15         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  d8/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1076, routed)        0.860     6.461    d8/VGA_CONTROL/out[3]
    SLICE_X10Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.585 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.585    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.961 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.078    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 f  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.680     7.875    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.124     7.999 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.749     8.748    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      3.841    12.589 r  d3/VGA_Red_Grid5__0/P[0]
                         net (fo=2, routed)           0.846    13.435    d3/VGA_Red_Grid50_in[0]
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.559 r  d3/VGA_RED[1]_i_61/O
                         net (fo=1, routed)           0.000    13.559    d3/VGA_RED[1]_i_61_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.091 r  d3/VGA_RED_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    14.091    d3/VGA_RED_reg[1]_i_48_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.313 f  d3/VGA_RED_reg[3]_i_77/O[0]
                         net (fo=10, routed)          0.911    15.224    d8/VGA_Red_Grid5__0_6[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I4_O)        0.299    15.523 f  d8/VGA_RED[3]_i_152/O
                         net (fo=1, routed)           0.294    15.817    d8/VGA_RED[3]_i_152_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.124    15.941 f  d8/VGA_RED[3]_i_82/O
                         net (fo=1, routed)           1.018    16.958    d8/VGA_RED[3]_i_82_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.124    17.082 r  d8/VGA_RED[3]_i_37/O
                         net (fo=1, routed)           0.717    17.799    vi1/VGA_Red_Grid5__0_3
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.124    17.923 f  vi1/VGA_RED[3]_i_19/O
                         net (fo=2, routed)           0.668    18.591    vi1/VGA_RED[3]_i_19_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124    18.715 f  vi1/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.564    19.279    vi1/VGA_RED[0]_i_2_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.124    19.403 r  vi1/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    19.403    d8/pixel_reg_89
    SLICE_X5Y14          FDRE                                         r  d8/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.512    14.113    d8/clk_out1
    SLICE_X5Y14          FDRE                                         r  d8/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.373    
                         clock uncertainty           -0.072    14.300    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.031    14.331    d8/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -19.403    
  -------------------------------------------------------------------
                         slack                                 -5.072    

Slack (VIOLATED) :        -4.983ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.281ns  (logic 7.480ns (52.376%)  route 6.801ns (47.624%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.115 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.562     5.083    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y15         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  d8/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1076, routed)        0.860     6.461    d8/VGA_CONTROL/out[3]
    SLICE_X10Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.585 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.585    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.961 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.078    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 f  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.680     7.875    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.124     7.999 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.749     8.748    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      3.841    12.589 r  d3/VGA_Red_Grid5__0/P[0]
                         net (fo=2, routed)           0.846    13.435    d3/VGA_Red_Grid50_in[0]
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.559 r  d3/VGA_RED[1]_i_61/O
                         net (fo=1, routed)           0.000    13.559    d3/VGA_RED[1]_i_61_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.091 r  d3/VGA_RED_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    14.091    d3/VGA_RED_reg[1]_i_48_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.205 r  d3/VGA_RED_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.205    d3/VGA_RED_reg[3]_i_77_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.319 r  d3/VGA_RED_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.319    d3/VGA_RED_reg[3]_i_35_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.433 r  d3/VGA_RED_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.433    d8/VGA_CONTROL/VGA_Red_Grid5__0_0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.655 r  d8/VGA_CONTROL/VGA_RED_reg[1]_i_57/O[0]
                         net (fo=1, routed)           0.863    15.517    d8/VGA_CONTROL_n_405
    SLICE_X10Y14         LUT6 (Prop_lut6_I3_O)        0.299    15.816 r  d8/VGA_RED[1]_i_38/O
                         net (fo=7, routed)           0.353    16.170    d8/VGA_RED_reg[1]_12
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    16.294 r  d8/VGA_RED[1]_i_25/O
                         net (fo=5, routed)           0.626    16.920    d8/VGA_GREEN_reg[3]_9
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124    17.044 r  d8/VGA_RED[1]_i_47/O
                         net (fo=1, routed)           0.291    17.335    d8/VGA_RED[1]_i_47_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    17.459 r  d8/VGA_RED[1]_i_19/O
                         net (fo=1, routed)           0.149    17.608    vi1/VGA_Red_Grid5__0_7
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124    17.732 r  vi1/VGA_RED[1]_i_6/O
                         net (fo=3, routed)           0.580    18.312    vi1/VGA_RED[1]_i_6_n_0
    SLICE_X7Y9           LUT4 (Prop_lut4_I1_O)        0.124    18.436 f  vi1/VGA_RED[1]_i_2/O
                         net (fo=3, routed)           0.805    19.241    vi1/VGA_RED[1]_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.124    19.365 r  vi1/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    19.365    d8/intensity_reg[9]
    SLICE_X6Y11          FDRE                                         r  d8/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.514    14.115    d8/clk_out1
    SLICE_X6Y11          FDRE                                         r  d8/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.375    
                         clock uncertainty           -0.072    14.302    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.079    14.381    d8/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -19.365    
  -------------------------------------------------------------------
                         slack                                 -4.983    

Slack (VIOLATED) :        -4.899ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.148ns  (logic 7.480ns (52.869%)  route 6.668ns (47.131%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=2 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.562     5.083    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y15         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  d8/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1076, routed)        0.860     6.461    d8/VGA_CONTROL/out[3]
    SLICE_X10Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.585 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.585    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.961 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.078    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 f  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.680     7.875    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.124     7.999 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.749     8.748    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      3.841    12.589 r  d3/VGA_Red_Grid5__0/P[0]
                         net (fo=2, routed)           0.846    13.435    d3/VGA_Red_Grid50_in[0]
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.559 r  d3/VGA_RED[1]_i_61/O
                         net (fo=1, routed)           0.000    13.559    d3/VGA_RED[1]_i_61_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.091 r  d3/VGA_RED_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    14.091    d3/VGA_RED_reg[1]_i_48_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.205 r  d3/VGA_RED_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.205    d3/VGA_RED_reg[3]_i_77_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.319 r  d3/VGA_RED_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.319    d3/VGA_RED_reg[3]_i_35_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.433 r  d3/VGA_RED_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.433    d8/VGA_CONTROL/VGA_Red_Grid5__0_0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.655 f  d8/VGA_CONTROL/VGA_RED_reg[1]_i_57/O[0]
                         net (fo=1, routed)           0.863    15.517    d8/VGA_CONTROL_n_405
    SLICE_X10Y14         LUT6 (Prop_lut6_I3_O)        0.299    15.816 f  d8/VGA_RED[1]_i_38/O
                         net (fo=7, routed)           0.353    16.170    d8/VGA_RED_reg[1]_12
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    16.294 f  d8/VGA_RED[1]_i_25/O
                         net (fo=5, routed)           0.626    16.920    d8/VGA_GREEN_reg[3]_9
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124    17.044 f  d8/VGA_RED[1]_i_47/O
                         net (fo=1, routed)           0.291    17.335    d8/VGA_RED[1]_i_47_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    17.459 f  d8/VGA_RED[1]_i_19/O
                         net (fo=1, routed)           0.149    17.608    vi1/VGA_Red_Grid5__0_7
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124    17.732 f  vi1/VGA_RED[1]_i_6/O
                         net (fo=3, routed)           0.806    18.537    vi1/VGA_RED[1]_i_6_n_0
    SLICE_X5Y14          LUT3 (Prop_lut3_I1_O)        0.124    18.661 r  vi1/VGA_GREEN[3]_i_3/O
                         net (fo=2, routed)           0.446    19.107    vi1/VGA_GREEN[3]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.124    19.231 r  vi1/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    19.231    d8/v_cntr_reg_reg[7]_0
    SLICE_X5Y13          FDRE                                         r  d8/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.512    14.113    d8/clk_out1
    SLICE_X5Y13          FDRE                                         r  d8/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.373    
                         clock uncertainty           -0.072    14.300    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)        0.032    14.332    d8/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -19.231    
  -------------------------------------------------------------------
                         slack                                 -4.899    

Slack (VIOLATED) :        -4.847ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.150ns  (logic 6.934ns (49.002%)  route 7.216ns (50.998%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.118 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.562     5.083    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y15         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  d8/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1076, routed)        0.860     6.461    d8/VGA_CONTROL/out[3]
    SLICE_X10Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.585 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.585    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.961 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.078    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 f  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.680     7.875    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.124     7.999 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.749     8.748    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      3.841    12.589 r  d3/VGA_Red_Grid5__0/P[0]
                         net (fo=2, routed)           0.846    13.435    d3/VGA_Red_Grid50_in[0]
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.559 r  d3/VGA_RED[1]_i_61/O
                         net (fo=1, routed)           0.000    13.559    d3/VGA_RED[1]_i_61_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.106 r  d3/VGA_RED_reg[1]_i_48/O[2]
                         net (fo=8, routed)           1.064    15.170    d8/VGA_Red_Grid5__0_7[2]
    SLICE_X8Y14          LUT4 (Prop_lut4_I1_O)        0.302    15.472 r  d8/VGA_RED[2]_i_22/O
                         net (fo=3, routed)           0.915    16.387    d8/VGA_RED[2]_i_22_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    16.511 r  d8/VGA_RED[1]_i_50/O
                         net (fo=1, routed)           0.600    17.111    d8/VGA_RED[1]_i_50_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124    17.235 r  d8/VGA_RED[1]_i_30/O
                         net (fo=1, routed)           0.171    17.406    vi1/VGA_Red_Grid5__0_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.124    17.530 f  vi1/VGA_RED[1]_i_9/O
                         net (fo=5, routed)           0.739    18.269    vi1/VGA_RED[1]_i_9_n_0
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124    18.393 r  vi1/VGA_GREEN[0]_i_3/O
                         net (fo=1, routed)           0.306    18.699    vi1/VGA_GREEN[0]_i_3_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.124    18.823 r  vi1/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.286    19.110    d1/v_cntr_reg_reg[7]_2
    SLICE_X2Y10          LUT5 (Prop_lut5_I3_O)        0.124    19.234 r  d1/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    19.234    d8/G_colour_reg[0]
    SLICE_X2Y10          FDRE                                         r  d8/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.517    14.118    d8/clk_out1
    SLICE_X2Y10          FDRE                                         r  d8/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.378    
                         clock uncertainty           -0.072    14.305    
    SLICE_X2Y10          FDRE (Setup_fdre_C_D)        0.081    14.386    d8/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -19.234    
  -------------------------------------------------------------------
                         slack                                 -4.847    

Slack (VIOLATED) :        -4.701ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.947ns  (logic 6.934ns (49.718%)  route 7.013ns (50.282%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.562     5.083    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y15         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  d8/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1076, routed)        0.860     6.461    d8/VGA_CONTROL/out[3]
    SLICE_X10Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.585 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.585    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.961 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.078    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 f  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.680     7.875    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.124     7.999 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.749     8.748    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      3.841    12.589 r  d3/VGA_Red_Grid5__0/P[0]
                         net (fo=2, routed)           0.846    13.435    d3/VGA_Red_Grid50_in[0]
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.559 r  d3/VGA_RED[1]_i_61/O
                         net (fo=1, routed)           0.000    13.559    d3/VGA_RED[1]_i_61_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.106 f  d3/VGA_RED_reg[1]_i_48/O[2]
                         net (fo=8, routed)           1.064    15.170    d8/VGA_Red_Grid5__0_7[2]
    SLICE_X8Y14          LUT4 (Prop_lut4_I1_O)        0.302    15.472 f  d8/VGA_RED[2]_i_22/O
                         net (fo=3, routed)           0.915    16.387    d8/VGA_RED[2]_i_22_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    16.511 f  d8/VGA_RED[1]_i_50/O
                         net (fo=1, routed)           0.600    17.111    d8/VGA_RED[1]_i_50_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124    17.235 f  d8/VGA_RED[1]_i_30/O
                         net (fo=1, routed)           0.171    17.406    vi1/VGA_Red_Grid5__0_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.124    17.530 r  vi1/VGA_RED[1]_i_9/O
                         net (fo=5, routed)           0.672    18.202    vi1/VGA_RED[1]_i_9_n_0
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.124    18.326 r  vi1/VGA_RED[2]_i_6/O
                         net (fo=2, routed)           0.302    18.628    vi1/VGA_RED[2]_i_6_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124    18.752 r  vi1/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.154    18.906    d8/VGA_CONTROL/intensity_reg[8]
    SLICE_X5Y14          LUT5 (Prop_lut5_I3_O)        0.124    19.030 r  d8/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    19.030    d8/VGA_CONTROL_n_490
    SLICE_X5Y14          FDRE                                         r  d8/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.512    14.113    d8/clk_out1
    SLICE_X5Y14          FDRE                                         r  d8/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.373    
                         clock uncertainty           -0.072    14.300    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.029    14.329    d8/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -19.030    
  -------------------------------------------------------------------
                         slack                                 -4.701    

Slack (VIOLATED) :        -4.698ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.950ns  (logic 6.810ns (48.817%)  route 7.140ns (51.183%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.117 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.562     5.083    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y15         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  d8/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1076, routed)        0.860     6.461    d8/VGA_CONTROL/out[3]
    SLICE_X10Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.585 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.585    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.961 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.961    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.078    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 f  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.680     7.875    d8/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.124     7.999 r  d8/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.749     8.748    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      3.841    12.589 r  d3/VGA_Red_Grid5__0/P[0]
                         net (fo=2, routed)           0.846    13.435    d3/VGA_Red_Grid50_in[0]
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.559 r  d3/VGA_RED[1]_i_61/O
                         net (fo=1, routed)           0.000    13.559    d3/VGA_RED[1]_i_61_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.106 f  d3/VGA_RED_reg[1]_i_48/O[2]
                         net (fo=8, routed)           1.064    15.170    d8/VGA_Red_Grid5__0_7[2]
    SLICE_X8Y14          LUT4 (Prop_lut4_I1_O)        0.302    15.472 f  d8/VGA_RED[2]_i_22/O
                         net (fo=3, routed)           0.915    16.387    d8/VGA_RED[2]_i_22_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    16.511 f  d8/VGA_RED[1]_i_50/O
                         net (fo=1, routed)           0.600    17.111    d8/VGA_RED[1]_i_50_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124    17.235 f  d8/VGA_RED[1]_i_30/O
                         net (fo=1, routed)           0.171    17.406    vi1/VGA_Red_Grid5__0_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.124    17.530 r  vi1/VGA_RED[1]_i_9/O
                         net (fo=5, routed)           0.848    18.378    vi1/VGA_RED[1]_i_9_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.124    18.502 r  vi1/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.407    18.909    vi1/VGA_GREEN[1]_i_2_n_0
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.124    19.033 r  vi1/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    19.033    d8/R_colour_reg[3]_0
    SLICE_X3Y11          FDRE                                         r  d8/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.516    14.117    d8/clk_out1
    SLICE_X3Y11          FDRE                                         r  d8/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.377    
                         clock uncertainty           -0.072    14.304    
    SLICE_X3Y11          FDRE (Setup_fdre_C_D)        0.031    14.335    d8/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -19.033    
  -------------------------------------------------------------------
                         slack                                 -4.698    

Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.779ns  (logic 3.346ns (26.183%)  route 9.433ns (73.817%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.111 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.564     5.085    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1142, routed)        1.963     7.567    d1/Sample_Memory_reg_448_511_3_5/ADDRB0
    SLICE_X14Y34         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.691 r  d1/Sample_Memory_reg_448_511_3_5/RAMB/O
                         net (fo=1, routed)           1.353     9.043    d1/Sample_Memory_reg_448_511_3_5_n_1
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.167 r  d1/VGA_RED[3]_i_313/O
                         net (fo=1, routed)           0.000     9.167    d1/VGA_RED[3]_i_313_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.412 r  d1/VGA_RED_reg[3]_i_269/O
                         net (fo=1, routed)           0.768    10.180    d8/VGA_CONTROL/h_cntr_reg_reg[8]_9
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.298    10.478 r  d8/VGA_CONTROL/VGA_RED[3]_i_204/O
                         net (fo=4, routed)           0.972    11.450    d8/VGA_CONTROL/VGA_RED[3]_i_204_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.574 r  d8/VGA_CONTROL/VGA_RED[3]_i_199/O
                         net (fo=2, routed)           0.481    12.054    d8/VGA_CONTROL/VGA_RED[3]_i_199_n_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124    12.178 r  d8/VGA_CONTROL/VGA_RED[3]_i_215/O
                         net (fo=1, routed)           0.000    12.178    d8/VGA_CONTROL/VGA_RED[3]_i_215_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.728 r  d8/VGA_CONTROL/VGA_RED_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    12.728    d8/VGA_CONTROL/VGA_RED_reg[3]_i_142_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.041 f  d8/VGA_CONTROL/VGA_RED_reg[3]_i_143/O[3]
                         net (fo=1, routed)           0.661    13.702    d8/VGA_CONTROL_n_188
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.306    14.008 f  d8/VGA_RED[3]_i_141/O
                         net (fo=1, routed)           0.434    14.442    d8/VGA_RED[3]_i_141_n_0
    SLICE_X35Y30         LUT5 (Prop_lut5_I1_O)        0.124    14.566 r  d8/VGA_RED[3]_i_67/O
                         net (fo=1, routed)           0.154    14.720    d8/VGA_RED[3]_i_67_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.844 r  d8/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           1.054    15.898    d8/VGA_CONTROL/v_cntr_reg_reg[7]_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    16.022 f  d8/VGA_CONTROL/VGA_RED[3]_i_15/O
                         net (fo=1, routed)           0.628    16.650    d8/VGA_CONTROL/VGA_RED[3]_i_15_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.774 r  d8/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=10, routed)          0.967    17.741    d1/VGA_Red_waveform[0]
    SLICE_X4Y16          LUT4 (Prop_lut4_I1_O)        0.124    17.865 r  d1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    17.865    d8/G_colour_reg[0]_1
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.510    14.111    d8/clk_out1
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.371    
                         clock uncertainty           -0.072    14.298    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.029    14.327    d8/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -17.865    
  -------------------------------------------------------------------
                         slack                                 -3.537    

Slack (VIOLATED) :        -3.485ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.773ns  (logic 3.340ns (26.148%)  route 9.433ns (73.852%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.111 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.564     5.085    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1142, routed)        1.963     7.567    d1/Sample_Memory_reg_448_511_3_5/ADDRB0
    SLICE_X14Y34         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.691 r  d1/Sample_Memory_reg_448_511_3_5/RAMB/O
                         net (fo=1, routed)           1.353     9.043    d1/Sample_Memory_reg_448_511_3_5_n_1
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.167 r  d1/VGA_RED[3]_i_313/O
                         net (fo=1, routed)           0.000     9.167    d1/VGA_RED[3]_i_313_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.412 r  d1/VGA_RED_reg[3]_i_269/O
                         net (fo=1, routed)           0.768    10.180    d8/VGA_CONTROL/h_cntr_reg_reg[8]_9
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.298    10.478 r  d8/VGA_CONTROL/VGA_RED[3]_i_204/O
                         net (fo=4, routed)           0.972    11.450    d8/VGA_CONTROL/VGA_RED[3]_i_204_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.574 r  d8/VGA_CONTROL/VGA_RED[3]_i_199/O
                         net (fo=2, routed)           0.481    12.054    d8/VGA_CONTROL/VGA_RED[3]_i_199_n_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124    12.178 r  d8/VGA_CONTROL/VGA_RED[3]_i_215/O
                         net (fo=1, routed)           0.000    12.178    d8/VGA_CONTROL/VGA_RED[3]_i_215_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.728 r  d8/VGA_CONTROL/VGA_RED_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    12.728    d8/VGA_CONTROL/VGA_RED_reg[3]_i_142_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.041 f  d8/VGA_CONTROL/VGA_RED_reg[3]_i_143/O[3]
                         net (fo=1, routed)           0.661    13.702    d8/VGA_CONTROL_n_188
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.306    14.008 f  d8/VGA_RED[3]_i_141/O
                         net (fo=1, routed)           0.434    14.442    d8/VGA_RED[3]_i_141_n_0
    SLICE_X35Y30         LUT5 (Prop_lut5_I1_O)        0.124    14.566 r  d8/VGA_RED[3]_i_67/O
                         net (fo=1, routed)           0.154    14.720    d8/VGA_RED[3]_i_67_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.844 r  d8/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           1.054    15.898    d8/VGA_CONTROL/v_cntr_reg_reg[7]_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    16.022 f  d8/VGA_CONTROL/VGA_RED[3]_i_15/O
                         net (fo=1, routed)           0.628    16.650    d8/VGA_CONTROL/VGA_RED[3]_i_15_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.774 r  d8/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=10, routed)          0.967    17.741    d1/VGA_Red_waveform[0]
    SLICE_X4Y16          LUT4 (Prop_lut4_I1_O)        0.118    17.859 r  d1/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    17.859    d8/G_colour_reg[0]_0
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.510    14.111    d8/clk_out1
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[1]/C
                         clock pessimism              0.260    14.371    
                         clock uncertainty           -0.072    14.298    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.075    14.373    d8/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -17.859    
  -------------------------------------------------------------------
                         slack                                 -3.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.587     1.470    d8/VGA_CONTROL/clk_out1
    SLICE_X0Y30          FDRE                                         r  d8/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  d8/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.065     1.676    d8/v_sync_reg
    SLICE_X0Y30          FDRE                                         r  d8/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.856     1.983    d8/clk_out1
    SLICE_X0Y30          FDRE                                         r  d8/VGA_VS_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.075     1.545    d8/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.641%)  route 0.182ns (56.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.584     1.467    d8/VGA_CONTROL/clk_out1
    SLICE_X4Y29          FDRE                                         r  d8/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  d8/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.182     1.790    d8/h_sync_reg
    SLICE_X1Y29          FDRE                                         r  d8/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.855     1.982    d8/clk_out1
    SLICE_X1Y29          FDRE                                         r  d8/VGA_HS_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.070     1.574    d8/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_CONTROL/h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.274ns (54.555%)  route 0.228ns (45.445%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.562     1.445    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  d8/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1073, routed)        0.228     1.837    d8/VGA_CONTROL/out[2]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.947 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.947    d8/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.831     1.958    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    d8/VGA_CONTROL/h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.292ns (60.529%)  route 0.190ns (39.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.562     1.445    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y13         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d8/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=105, routed)         0.190     1.777    d8/VGA_CONTROL/VGA_RED_reg[3][8]
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.928 r  d8/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.928    d8/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X15Y13         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.831     1.958    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y13         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    d8/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_CONTROL/v_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.292ns (57.377%)  route 0.217ns (42.623%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.564     1.447    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  d8/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=87, routed)          0.217     1.805    d8/VGA_CONTROL/VGA_RED_reg[3][0]
    SLICE_X15Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.850 r  d8/VGA_CONTROL/v_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.850    d8/VGA_CONTROL/v_cntr_reg[0]_i_4_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.956 r  d8/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.956    d8/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_6
    SLICE_X15Y11         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.834     1.961    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.105     1.552    d8/VGA_CONTROL/v_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.252ns (49.223%)  route 0.260ns (50.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.564     1.447    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d8/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=96, routed)          0.260     1.848    d8/VGA_CONTROL/VGA_RED_reg[3][2]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.959 r  d8/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.959    d8/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X15Y11         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.834     1.961    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.105     1.552    d8/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_CONTROL/h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.310ns (57.595%)  route 0.228ns (42.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.562     1.445    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  d8/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1073, routed)        0.228     1.837    d8/VGA_CONTROL/out[2]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.983 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=10, routed)          0.000     1.983    d8/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.831     1.958    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.130     1.575    d8/VGA_CONTROL/h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.332ns (63.552%)  route 0.190ns (36.448%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.562     1.445    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y13         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d8/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=105, routed)         0.190     1.777    d8/VGA_CONTROL/VGA_RED_reg[3][8]
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.968 r  d8/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.968    d8/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X15Y13         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.831     1.958    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y13         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    d8/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/m0/FontRom/fontRow_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.467%)  route 0.548ns (79.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.564     1.447    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d8/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=87, routed)          0.548     2.136    d5/m0/FontRom/ADDRARDADDR[0]
    RAMB18_X0Y0          RAMB18E1                                     r  d5/m0/FontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.879     2.007    d5/m0/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d5/m0/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.712    d5/m0/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/m0/FontRom/fontRow_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.420%)  route 0.549ns (79.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.564     1.447    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d8/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=87, routed)          0.549     2.138    d5/m0/FontRom/ADDRARDADDR[0]
    RAMB18_X0Y0          RAMB18E1                                     r  d5/m0/FontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.878     2.006    d5/m0/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d5/m0/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.711    d5/m0/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d5/m0/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d5/m0/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y1      d5/m2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y1      d5/m2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d8/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y11     d8/VGA_CONTROL/v_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y13     d8/VGA_CONTROL/v_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y13     d8/VGA_CONTROL/v_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y11     d8/VGA_CONTROL/v_cntr_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y30      d8/VGA_CONTROL/v_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y29      d8/VGA_HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y30      d8/VGA_VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y10      d6/m0/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y16      d8/VGA_BLUE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y16      d8/VGA_BLUE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y16      d8/VGA_BLUE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y16      d8/VGA_BLUE_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y11     d8/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y13     d8/VGA_CONTROL/v_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y14      d8/VGA_GREEN_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y14      d8/VGA_GREEN_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y13      d8/VGA_GREEN_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y13      d8/VGA_GREEN_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y29      d8/VGA_HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y14      d8/VGA_RED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y14      d8/VGA_RED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y13      d8/VGA_RED_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y13      d8/VGA_RED_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y34     d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    d7/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d8/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    d8/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d8/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d8/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d8/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d8/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 2.753ns (33.980%)  route 5.349ns (66.020%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.092 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.564     5.085    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1142, routed)        1.189     6.792    d7/t1/out[0]
    SLICE_X3Y8           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.390 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=8, routed)           0.974     8.365    d7/t1/FontRom/h_cntr_reg_reg[0]_0[1]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.331     8.696 r  d7/t1/FontRom/g0_b1_i_6/O
                         net (fo=3, routed)           0.827     9.522    d7/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.326     9.848 r  d7/t1/FontRom/g0_b1_i_4/O
                         net (fo=7, routed)           0.854    10.702    d7/t1/FontRom/g0_b1_i_4_n_0
    SLICE_X6Y8           LUT5 (Prop_lut5_I3_O)        0.124    10.826 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.817    11.642    d8/VGA_CONTROL/h_cntr_reg_reg[0]_0[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.124    11.766 r  d8/VGA_CONTROL/fontAddress_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    11.766    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.164 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.164    d7/t1/fontAddress_carry__0_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.498 r  d7/t1/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.689    13.187    d7/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.492    14.092    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.272    
                         clock uncertainty           -0.269    14.003    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.258    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                         -13.187    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 2.641ns (33.106%)  route 5.336ns (66.894%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.092 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.564     5.085    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1142, routed)        1.189     6.792    d7/t1/out[0]
    SLICE_X3Y8           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.390 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=8, routed)           0.974     8.365    d7/t1/FontRom/h_cntr_reg_reg[0]_0[1]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.331     8.696 r  d7/t1/FontRom/g0_b1_i_6/O
                         net (fo=3, routed)           0.827     9.522    d7/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.326     9.848 r  d7/t1/FontRom/g0_b1_i_4/O
                         net (fo=7, routed)           0.854    10.702    d7/t1/FontRom/g0_b1_i_4_n_0
    SLICE_X6Y8           LUT5 (Prop_lut5_I3_O)        0.124    10.826 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.817    11.642    d8/VGA_CONTROL/h_cntr_reg_reg[0]_0[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.124    11.766 r  d8/VGA_CONTROL/fontAddress_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    11.766    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.164 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.164    d7/t1/fontAddress_carry__0_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.386 r  d7/t1/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.676    13.063    d7/t1/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.492    14.092    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.272    
                         clock uncertainty           -0.269    14.003    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.262    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                         -13.063    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 2.452ns (31.484%)  route 5.336ns (68.516%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.092 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.564     5.085    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1142, routed)        1.189     6.792    d7/t1/out[0]
    SLICE_X3Y8           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.390 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=8, routed)           0.974     8.365    d7/t1/FontRom/h_cntr_reg_reg[0]_0[1]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.331     8.696 r  d7/t1/FontRom/g0_b1_i_6/O
                         net (fo=3, routed)           0.827     9.522    d7/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.326     9.848 r  d7/t1/FontRom/g0_b1_i_4/O
                         net (fo=7, routed)           0.854    10.702    d7/t1/FontRom/g0_b1_i_4_n_0
    SLICE_X6Y8           LUT5 (Prop_lut5_I3_O)        0.124    10.826 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.817    11.642    d7/t1/FontRom/fontRow_reg_0[0]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.154    11.796 r  d7/t1/FontRom/fontAddress_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000    11.796    d7/t1/FontRom_n_1
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.197 r  d7/t1/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.676    12.873    d7/t1/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.492    14.092    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.272    
                         clock uncertainty           -0.269    14.003    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    13.255    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 2.432ns (31.317%)  route 5.334ns (68.683%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.564     5.085    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1142, routed)        1.409     7.013    d7/t3/out[0]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.611 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.781     8.392    d8/VGA_CONTROL/h_cntr_reg_reg[0]_1[0]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329     8.721 r  d8/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           0.947     9.668    d7/t3/FontRom/h_cntr_reg_reg[0]
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.326     9.994 f  d7/t3/FontRom/fontAddress_carry__1_i_6__0/O
                         net (fo=1, routed)           0.640    10.634    d8/VGA_CONTROL/h_cntr_reg_reg[11]_1
    SLICE_X45Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.758 r  d8/VGA_CONTROL/fontAddress_carry__1_i_1__4/O
                         net (fo=1, routed)           0.690    11.448    d7/t3/v_cntr_reg_reg[8][1]
    SLICE_X48Y7          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.985 r  d7/t3/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.866    12.851    d7/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t3/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.261    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 3.007ns (38.789%)  route 4.745ns (61.211%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.564     5.085    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1142, routed)        1.409     7.013    d7/t3/out[0]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.611 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.781     8.392    d8/VGA_CONTROL/h_cntr_reg_reg[0]_1[0]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329     8.721 r  d8/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           0.952     9.673    d7/t3/FontRom/h_cntr_reg_reg[0]
    SLICE_X45Y6          LUT5 (Prop_lut5_I1_O)        0.352    10.025 r  d7/t3/FontRom/fontAddress_carry__0_i_11__1/O
                         net (fo=1, routed)           0.800    10.825    d7/t3/FontRom/fontAddress_carry__0_i_11__1_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.326    11.151 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    11.151    d7/t3/FontRom_n_9
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.701 r  d7/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.701    d7/t3/fontAddress_carry__0_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.035 r  d7/t3/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.802    12.837    d7/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t3/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.260    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.260    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 2.895ns (38.232%)  route 4.677ns (61.768%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.564     5.085    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1142, routed)        1.409     7.013    d7/t3/out[0]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.611 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.781     8.392    d8/VGA_CONTROL/h_cntr_reg_reg[0]_1[0]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329     8.721 r  d8/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           0.952     9.673    d7/t3/FontRom/h_cntr_reg_reg[0]
    SLICE_X45Y6          LUT5 (Prop_lut5_I1_O)        0.352    10.025 r  d7/t3/FontRom/fontAddress_carry__0_i_11__1/O
                         net (fo=1, routed)           0.800    10.825    d7/t3/FontRom/fontAddress_carry__0_i_11__1_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.326    11.151 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    11.151    d7/t3/FontRom_n_9
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.701 r  d7/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.701    d7/t3/fontAddress_carry__0_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.923 r  d7/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.734    12.657    d7/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t3/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.264    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.264    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 2.763ns (36.873%)  route 4.730ns (63.127%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.564     5.085    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1142, routed)        1.409     7.013    d7/t3/out[0]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.611 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.781     8.392    d8/VGA_CONTROL/h_cntr_reg_reg[0]_1[0]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329     8.721 r  d8/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           0.952     9.673    d7/t3/FontRom/h_cntr_reg_reg[0]
    SLICE_X45Y6          LUT5 (Prop_lut5_I1_O)        0.352    10.025 r  d7/t3/FontRom/fontAddress_carry__0_i_11__1/O
                         net (fo=1, routed)           0.800    10.825    d7/t3/FontRom/fontAddress_carry__0_i_11__1_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.326    11.151 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    11.151    d7/t3/FontRom_n_9
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.791 r  d7/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.787    12.579    d7/t3/FontRom/ADDRARDADDR[7]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t3/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748    13.257    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                         -12.579    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 2.269ns (30.415%)  route 5.191ns (69.585%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.092 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.564     5.085    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1142, routed)        1.189     6.792    d7/t1/out[0]
    SLICE_X3Y8           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.390 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=8, routed)           0.974     8.365    d7/t1/FontRom/h_cntr_reg_reg[0]_0[1]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.331     8.696 r  d7/t1/FontRom/g0_b1_i_6/O
                         net (fo=3, routed)           0.827     9.522    d7/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.326     9.848 r  d7/t1/FontRom/g0_b1_i_4/O
                         net (fo=7, routed)           0.854    10.702    d7/t1/FontRom/g0_b1_i_4_n_0
    SLICE_X6Y8           LUT5 (Prop_lut5_I3_O)        0.124    10.826 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.817    11.642    d8/VGA_CONTROL/h_cntr_reg_reg[0]_0[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.124    11.766 r  d8/VGA_CONTROL/fontAddress_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    11.766    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.014 r  d7/t1/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.531    12.546    d7/t1/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.492    14.092    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.272    
                         clock uncertainty           -0.269    14.003    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    13.259    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                         -12.546    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 2.703ns (36.631%)  route 4.676ns (63.369%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.564     5.085    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1142, routed)        1.409     7.013    d7/t3/out[0]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.611 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.781     8.392    d8/VGA_CONTROL/h_cntr_reg_reg[0]_1[0]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329     8.721 r  d8/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           0.952     9.673    d7/t3/FontRom/h_cntr_reg_reg[0]
    SLICE_X45Y6          LUT5 (Prop_lut5_I1_O)        0.352    10.025 r  d7/t3/FontRom/fontAddress_carry__0_i_11__1/O
                         net (fo=1, routed)           0.800    10.825    d7/t3/FontRom/fontAddress_carry__0_i_11__1_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.326    11.151 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    11.151    d7/t3/FontRom_n_9
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.731 r  d7/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.733    12.464    d7/t3/FontRom/ADDRARDADDR[6]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t3/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.744    13.261    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.350ns (33.190%)  route 4.730ns (66.810%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     5.096    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.564     5.085    d8/VGA_CONTROL/clk_out1
    SLICE_X12Y14         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  d8/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1142, routed)        1.409     7.013    d7/t3/out[0]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.611 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.781     8.392    d8/VGA_CONTROL/h_cntr_reg_reg[0]_1[0]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329     8.721 r  d8/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           0.952     9.673    d7/t3/FontRom/h_cntr_reg_reg[0]
    SLICE_X45Y6          LUT5 (Prop_lut5_I1_O)        0.352    10.025 r  d7/t3/FontRom/fontAddress_carry__0_i_11__1/O
                         net (fo=1, routed)           0.800    10.825    d7/t3/FontRom/fontAddress_carry__0_i_11__1_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.326    11.151 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    11.151    d7/t3/FontRom_n_9
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.378 r  d7/t3/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.787    12.166    d7/t3/FontRom/ADDRARDADDR[5]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.455    14.056    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t3/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.745    13.260    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.260    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  1.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.552%)  route 0.719ns (79.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.564     1.447    d8/VGA_CONTROL/clk_out1
    SLICE_X11Y11         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=123, routed)         0.719     2.307    d8/VGA_CONTROL/S[0]
    SLICE_X36Y4          LUT6 (Prop_lut6_I1_O)        0.045     2.352 r  d8/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     2.352    d7/t3/h_cntr_reg_reg[1]_rep__0
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.832     1.959    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.091     2.075    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.399ns (42.392%)  route 0.542ns (57.608%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.564     1.447    d8/VGA_CONTROL/clk_out1
    SLICE_X11Y11         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d8/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=123, routed)         0.354     1.942    d7/t2/h_cntr_reg_reg[3]_rep__7[0]
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.092 r  d7/t2/charPosition3_carry/O[1]
                         net (fo=4, routed)           0.188     2.280    d7/t1/FontRom/O[1]
    SLICE_X8Y9           LUT6 (Prop_lut6_I4_O)        0.108     2.388 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000     2.388    d7/t2/fontRow_reg_5
    SLICE_X8Y9           FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.835     1.962    d7/t2/clk_out1
    SLICE_X8Y9           FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.269     1.987    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.120     2.107    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.401ns (37.797%)  route 0.660ns (62.203%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.562     1.445    d8/VGA_CONTROL/clk_out1
    SLICE_X11Y13         FDRE                                         r  d8/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d8/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=73, routed)          0.403     1.989    d7/t1/out[8]
    SLICE_X5Y12          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.150     2.139 f  d7/t1/_carry__1/CO[2]
                         net (fo=1, routed)           0.257     2.396    d7/t1/FontRom/CO[0]
    SLICE_X7Y10          LUT6 (Prop_lut6_I1_O)        0.110     2.506 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000     2.506    d7/t1/pixel
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.862     1.989    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.269     2.014    
    SLICE_X7Y10          FDRE (Hold_fdre_C_D)         0.091     2.105    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.326ns (29.350%)  route 0.785ns (70.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.564     1.447    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d8/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=87, routed)          0.572     2.160    d7/t2/v_cntr_reg_reg[11][0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.185     2.345 r  d7/t2/fontAddress_carry/O[1]
                         net (fo=1, routed)           0.213     2.558    d7/t1/FontRom/ADDRBWRADDR[1]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.878     2.006    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.269     2.031    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.120     2.151    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.344ns (30.771%)  route 0.774ns (69.229%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.564     1.447    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d8/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=96, routed)          0.566     2.154    d7/t2/v_cntr_reg_reg[11][2]
    SLICE_X8Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.304 r  d7/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     2.304    d7/t2/fontAddress_carry_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.357 r  d7/t2/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.208     2.565    d7/t1/FontRom/ADDRBWRADDR[4]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.878     2.006    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.269     2.031    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.123     2.154    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.250ns (22.397%)  route 0.866ns (77.603%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.563     1.446    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y12         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d8/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=108, routed)         0.608     2.195    d7/t2/v_cntr_reg_reg[11][7]
    SLICE_X8Y6           LUT4 (Prop_lut4_I1_O)        0.045     2.240 r  d7/t2/fontAddress_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     2.240    d7/t2/fontAddress_carry__0_i_4__4_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.304 r  d7/t2/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.258     2.562    d7/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.878     2.006    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.269     2.031    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.117     2.148    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.270ns (23.784%)  route 0.865ns (76.216%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.563     1.446    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y12         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d8/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=106, routed)         0.594     2.181    d7/t2/v_cntr_reg_reg[11][5]
    SLICE_X8Y6           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.310 r  d7/t2/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.271     2.581    d7/t1/FontRom/ADDRBWRADDR[5]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.878     2.006    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.269     2.031    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.120     2.151    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.329ns (28.713%)  route 0.817ns (71.287%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.563     1.446    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y12         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d8/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=108, routed)         0.608     2.195    d8/VGA_CONTROL/VGA_RED_reg[3][7]
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.044     2.239 r  d8/VGA_CONTROL/fontAddress_carry__0_i_1__5/O
                         net (fo=1, routed)           0.000     2.239    d7/t2/DI[1]
    SLICE_X8Y6           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.330 r  d7/t2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.330    d7/t2/fontAddress_carry__0_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.383 r  d7/t2/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.209     2.592    d7/t1/FontRom/ADDRBWRADDR[8]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.878     2.006    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.269     2.031    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.123     2.154    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.252ns (21.765%)  route 0.906ns (78.235%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.562     1.445    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y13         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d8/VGA_CONTROL/v_cntr_reg_reg[9]/Q
                         net (fo=104, routed)         0.579     2.165    d8/VGA_CONTROL/VGA_RED_reg[3][9]
    SLICE_X8Y7           LUT4 (Prop_lut4_I0_O)        0.045     2.210 r  d8/VGA_CONTROL/fontAddress_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     2.210    d7/t2/v_cntr_reg_reg[9][0]
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.276 r  d7/t2/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.327     2.603    d7/t1/FontRom/ADDRBWRADDR[9]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.878     2.006    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.269     2.031    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.120     2.151    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 d8/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.305ns (26.146%)  route 0.862ns (73.854%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.563     1.446    d8/VGA_CONTROL/clk_out1
    SLICE_X15Y12         FDRE                                         r  d8/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d8/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=106, routed)         0.594     2.181    d7/t2/v_cntr_reg_reg[11][5]
    SLICE_X8Y6           CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     2.345 r  d7/t2/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.268     2.613    d7/t1/FontRom/ADDRBWRADDR[6]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.943    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.878     2.006    d7/t1/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.269     2.031    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.120     2.151    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 0.952ns (16.668%)  route 4.760ns (83.332%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t3/pixel_reg/Q
                         net (fo=2, routed)           1.926     7.468    d7/t1/pixel_reg_3
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.592 r  d7/t1/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.600     8.192    d7/t1/p_2_in[3]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.124     8.316 f  d7/t1/VGA_GREEN[2]_i_3/O
                         net (fo=3, routed)           1.341     9.657    d1/pixel_reg
    SLICE_X13Y16         LUT3 (Prop_lut3_I2_O)        0.124     9.781 f  d1/VGA_GREEN[3]_i_5/O
                         net (fo=2, routed)           0.893    10.674    vi1/R_colour_reg[3]
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.798 r  vi1/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    10.798    d8/v_cntr_reg_reg[7]_0
    SLICE_X5Y13          FDRE                                         r  d8/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.512    14.113    d8/clk_out1
    SLICE_X5Y13          FDRE                                         r  d8/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180    14.293    
                         clock uncertainty           -0.269    14.024    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)        0.032    14.056    d8/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 0.952ns (16.886%)  route 4.686ns (83.114%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.117 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t3/pixel_reg/Q
                         net (fo=2, routed)           1.926     7.468    d7/t1/pixel_reg_3
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.592 r  d7/t1/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.600     8.192    d7/t1/p_2_in[3]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.124     8.316 f  d7/t1/VGA_GREEN[2]_i_3/O
                         net (fo=3, routed)           1.341     9.657    d1/pixel_reg
    SLICE_X13Y16         LUT3 (Prop_lut3_I2_O)        0.124     9.781 f  d1/VGA_GREEN[3]_i_5/O
                         net (fo=2, routed)           0.819    10.600    vi1/R_colour_reg[3]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.124    10.724 r  vi1/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    10.724    d8/R_colour_reg[3]_0
    SLICE_X3Y11          FDRE                                         r  d8/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.516    14.117    d8/clk_out1
    SLICE_X3Y11          FDRE                                         r  d8/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180    14.297    
                         clock uncertainty           -0.269    14.028    
    SLICE_X3Y11          FDRE (Setup_fdre_C_D)        0.031    14.059    d8/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.952ns (17.530%)  route 4.479ns (82.470%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.115 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t3/pixel_reg/Q
                         net (fo=2, routed)           1.926     7.468    d7/t1/pixel_reg_3
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.592 r  d7/t1/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.312     7.904    d7/t1/p_2_in[3]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.124     8.028 r  d7/t1/VGA_RED[3]_i_5/O
                         net (fo=3, routed)           1.099     9.128    d8/VGA_CONTROL/pixel_reg_87
    SLICE_X13Y16         LUT3 (Prop_lut3_I2_O)        0.124     9.252 f  d8/VGA_CONTROL/VGA_RED[2]_i_3/O
                         net (fo=2, routed)           1.141    10.393    vi1/R_colour_reg[2]
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.517 r  vi1/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    10.517    d8/intensity_reg[9]
    SLICE_X6Y11          FDRE                                         r  d8/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.514    14.115    d8/clk_out1
    SLICE_X6Y11          FDRE                                         r  d8/VGA_RED_reg[1]/C
                         clock pessimism              0.180    14.295    
                         clock uncertainty           -0.269    14.026    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.079    14.105    d8/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 0.952ns (18.256%)  route 4.263ns (81.744%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.115 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t3/pixel_reg/Q
                         net (fo=2, routed)           1.926     7.468    d7/t1/pixel_reg_3
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.592 r  d7/t1/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.312     7.904    d7/t1/p_2_in[3]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.124     8.028 r  d7/t1/VGA_RED[3]_i_5/O
                         net (fo=3, routed)           1.099     9.128    d8/VGA_CONTROL/pixel_reg_87
    SLICE_X13Y16         LUT3 (Prop_lut3_I2_O)        0.124     9.252 f  d8/VGA_CONTROL/VGA_RED[2]_i_3/O
                         net (fo=2, routed)           0.925    10.177    vi1/R_colour_reg[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124    10.301 r  vi1/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    10.301    d8/R_colour_reg[2]_0
    SLICE_X2Y13          FDRE                                         r  d8/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.514    14.115    d8/clk_out1
    SLICE_X2Y13          FDRE                                         r  d8/VGA_RED_reg[2]/C
                         clock pessimism              0.180    14.295    
                         clock uncertainty           -0.269    14.026    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)        0.081    14.107    d8/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.828ns (17.950%)  route 3.785ns (82.050%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.118 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t3/pixel_reg/Q
                         net (fo=2, routed)           1.926     7.468    d7/t1/pixel_reg_3
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.592 r  d7/t1/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.600     8.192    d7/t1/p_2_in[3]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.124     8.316 f  d7/t1/VGA_GREEN[2]_i_3/O
                         net (fo=3, routed)           1.259     9.575    d1/pixel_reg
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.124     9.699 r  d1/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     9.699    d8/G_colour_reg[0]
    SLICE_X2Y10          FDRE                                         r  d8/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.517    14.118    d8/clk_out1
    SLICE_X2Y10          FDRE                                         r  d8/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180    14.298    
                         clock uncertainty           -0.269    14.029    
    SLICE_X2Y10          FDRE (Setup_fdre_C_D)        0.081    14.110    d8/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.110    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.205%)  route 3.720ns (81.795%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t3/pixel_reg/Q
                         net (fo=2, routed)           1.926     7.468    d7/t1/pixel_reg_3
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.592 r  d7/t1/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.600     8.192    d7/t1/p_2_in[3]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.124     8.316 f  d7/t1/VGA_GREEN[2]_i_3/O
                         net (fo=3, routed)           1.194     9.511    d8/VGA_CONTROL/pixel_reg_88
    SLICE_X5Y14          LUT5 (Prop_lut5_I4_O)        0.124     9.635 r  d8/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     9.635    d8/VGA_CONTROL_n_490
    SLICE_X5Y14          FDRE                                         r  d8/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.512    14.113    d8/clk_out1
    SLICE_X5Y14          FDRE                                         r  d8/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180    14.293    
                         clock uncertainty           -0.269    14.024    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.029    14.053    d8/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.394%)  route 3.232ns (79.606%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t3/pixel_reg/Q
                         net (fo=2, routed)           1.926     7.468    d7/t1/pixel_reg_3
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.592 r  d7/t1/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.312     7.904    d7/t1/p_2_in[3]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.124     8.028 r  d7/t1/VGA_RED[3]_i_5/O
                         net (fo=3, routed)           0.994     9.022    d1/pixel_reg_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I2_O)        0.124     9.146 r  d1/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     9.146    d8/R_colour_reg[3]
    SLICE_X4Y13          FDRE                                         r  d8/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.512    14.113    d8/clk_out1
    SLICE_X4Y13          FDRE                                         r  d8/VGA_RED_reg[3]/C
                         clock pessimism              0.180    14.293    
                         clock uncertainty           -0.269    14.024    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)        0.029    14.053    d8/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.828ns (21.211%)  route 3.076ns (78.789%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t3/pixel_reg/Q
                         net (fo=2, routed)           1.926     7.468    d7/t1/pixel_reg_3
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.592 r  d7/t1/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.312     7.904    d7/t1/p_2_in[3]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.124     8.028 r  d7/t1/VGA_RED[3]_i_5/O
                         net (fo=3, routed)           0.838     8.866    vi1/pixel_reg
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.990 r  vi1/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     8.990    d8/pixel_reg_89
    SLICE_X5Y14          FDRE                                         r  d8/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.512    14.113    d8/clk_out1
    SLICE_X5Y14          FDRE                                         r  d8/VGA_RED_reg[0]/C
                         clock pessimism              0.180    14.293    
                         clock uncertainty           -0.269    14.024    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.031    14.055    d8/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.704ns (19.996%)  route 2.817ns (80.004%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.111 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t3/pixel_reg/Q
                         net (fo=2, routed)           1.934     7.476    d7/t1/pixel_reg_3
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124     7.600 r  d7/t1/VGA_BLUE[3]_i_2/O
                         net (fo=4, routed)           0.883     8.483    d1/pixel_reg_1
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.124     8.607 r  d1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     8.607    d8/G_colour_reg[0]_1
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.510    14.111    d8/clk_out1
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180    14.291    
                         clock uncertainty           -0.269    14.022    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.029    14.051    d8/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.704ns (20.060%)  route 2.805ns (79.940%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.111 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.574     5.095    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t3/clk_out1
    SLICE_X36Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t3/pixel_reg/Q
                         net (fo=2, routed)           1.934     7.476    d7/t1/pixel_reg_3
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124     7.600 r  d7/t1/VGA_BLUE[3]_i_2/O
                         net (fo=4, routed)           0.871     8.472    d8/VGA_CONTROL/pixel_reg_89
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.124     8.596 r  d8/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     8.596    d8/VGA_CONTROL_n_556
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    14.058    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          1.510    14.111    d8/clk_out1
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180    14.291    
                         clock uncertainty           -0.269    14.022    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.031    14.053    d8/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  5.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.231ns (30.102%)  route 0.536ns (69.898%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.591     1.474    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  d7/t1/pixel_reg/Q
                         net (fo=4, routed)           0.239     1.854    d7/t1/pixel_reg_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  d7/t1/VGA_BLUE[3]_i_2/O
                         net (fo=4, routed)           0.297     2.197    d8/VGA_CONTROL/pixel_reg_89
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.045     2.242 r  d8/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     2.242    d8/VGA_CONTROL_n_555
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.857     1.984    d8/clk_out1
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.740    
                         clock uncertainty            0.269     2.009    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.107     2.116    d8/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.232ns (29.835%)  route 0.546ns (70.165%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.591     1.474    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  d7/t1/pixel_reg/Q
                         net (fo=4, routed)           0.239     1.854    d7/t1/pixel_reg_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  d7/t1/VGA_BLUE[3]_i_2/O
                         net (fo=4, routed)           0.307     2.206    d1/pixel_reg_1
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.046     2.252 r  d1/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.252    d8/G_colour_reg[0]_0
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.857     1.984    d8/clk_out1
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.740    
                         clock uncertainty            0.269     2.009    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.107     2.116    d8/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.231ns (30.102%)  route 0.536ns (69.898%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.591     1.474    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  d7/t1/pixel_reg/Q
                         net (fo=4, routed)           0.239     1.854    d7/t1/pixel_reg_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  d7/t1/VGA_BLUE[3]_i_2/O
                         net (fo=4, routed)           0.297     2.197    d8/VGA_CONTROL/pixel_reg_89
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.045     2.242 r  d8/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.242    d8/VGA_CONTROL_n_556
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.857     1.984    d8/clk_out1
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.740    
                         clock uncertainty            0.269     2.009    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.092     2.101    d8/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.231ns (29.744%)  route 0.546ns (70.256%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.591     1.474    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  d7/t1/pixel_reg/Q
                         net (fo=4, routed)           0.239     1.854    d7/t1/pixel_reg_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  d7/t1/VGA_BLUE[3]_i_2/O
                         net (fo=4, routed)           0.307     2.206    d1/pixel_reg_1
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.045     2.251 r  d1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.251    d8/G_colour_reg[0]_1
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.857     1.984    d8/clk_out1
    SLICE_X4Y16          FDRE                                         r  d8/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.740    
                         clock uncertainty            0.269     2.009    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.091     2.100    d8/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.276ns (29.851%)  route 0.649ns (70.149%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.591     1.474    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  d7/t1/pixel_reg/Q
                         net (fo=4, routed)           0.243     1.858    d7/t1/pixel_reg_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.903 r  d7/t1/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.119     2.022    d7/t1/p_2_in[3]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.045     2.067 r  d7/t1/VGA_RED[3]_i_5/O
                         net (fo=3, routed)           0.287     2.354    vi1/pixel_reg
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.045     2.399 r  vi1/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     2.399    d8/pixel_reg_89
    SLICE_X5Y14          FDRE                                         r  d8/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.859     1.986    d8/clk_out1
    SLICE_X5Y14          FDRE                                         r  d8/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.742    
                         clock uncertainty            0.269     2.011    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.092     2.103    d8/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.276ns (27.854%)  route 0.715ns (72.146%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.591     1.474    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  d7/t1/pixel_reg/Q
                         net (fo=4, routed)           0.243     1.858    d7/t1/pixel_reg_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.903 r  d7/t1/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.119     2.022    d7/t1/p_2_in[3]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.045     2.067 r  d7/t1/VGA_RED[3]_i_5/O
                         net (fo=3, routed)           0.353     2.420    d1/pixel_reg_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I2_O)        0.045     2.465 r  d1/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     2.465    d8/R_colour_reg[3]
    SLICE_X4Y13          FDRE                                         r  d8/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.859     1.986    d8/clk_out1
    SLICE_X4Y13          FDRE                                         r  d8/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.742    
                         clock uncertainty            0.269     2.011    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091     2.102    d8/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.231ns (22.250%)  route 0.807ns (77.750%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.591     1.474    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  d7/t1/pixel_reg/Q
                         net (fo=4, routed)           0.370     1.985    d7/t1/pixel_reg_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.045     2.030 f  d7/t1/VGA_GREEN[2]_i_3/O
                         net (fo=3, routed)           0.437     2.467    d8/VGA_CONTROL/pixel_reg_88
    SLICE_X5Y14          LUT5 (Prop_lut5_I4_O)        0.045     2.512 r  d8/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.512    d8/VGA_CONTROL_n_490
    SLICE_X5Y14          FDRE                                         r  d8/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.859     1.986    d8/clk_out1
    SLICE_X5Y14          FDRE                                         r  d8/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.742    
                         clock uncertainty            0.269     2.011    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.091     2.102    d8/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.231ns (21.472%)  route 0.845ns (78.528%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.591     1.474    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  d7/t1/pixel_reg/Q
                         net (fo=4, routed)           0.370     1.985    d7/t1/pixel_reg_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.045     2.030 f  d7/t1/VGA_GREEN[2]_i_3/O
                         net (fo=3, routed)           0.475     2.505    d1/pixel_reg
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.045     2.550 r  d1/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.550    d8/G_colour_reg[0]
    SLICE_X2Y10          FDRE                                         r  d8/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.864     1.991    d8/clk_out1
    SLICE_X2Y10          FDRE                                         r  d8/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.269     2.016    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.121     2.137    d8/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.321ns (20.689%)  route 1.231ns (79.311%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.591     1.474    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  d7/t1/pixel_reg/Q
                         net (fo=4, routed)           0.243     1.858    d7/t1/pixel_reg_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.903 r  d7/t1/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.119     2.022    d7/t1/p_2_in[3]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.045     2.067 r  d7/t1/VGA_RED[3]_i_5/O
                         net (fo=3, routed)           0.450     2.518    d8/VGA_CONTROL/pixel_reg_87
    SLICE_X13Y16         LUT3 (Prop_lut3_I2_O)        0.045     2.563 f  d8/VGA_CONTROL/VGA_RED[2]_i_3/O
                         net (fo=2, routed)           0.418     2.981    vi1/R_colour_reg[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.045     3.026 r  vi1/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     3.026    d8/R_colour_reg[2]_0
    SLICE_X2Y13          FDRE                                         r  d8/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.861     1.988    d8/clk_out1
    SLICE_X2Y13          FDRE                                         r  d8/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.744    
                         clock uncertainty            0.269     2.013    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121     2.134    d8/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d8/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.321ns (19.930%)  route 1.290ns (80.070%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.591     1.474    d7/t1/clk_out1
    SLICE_X7Y10          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  d7/t1/pixel_reg/Q
                         net (fo=4, routed)           0.243     1.858    d7/t1/pixel_reg_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.903 r  d7/t1/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.119     2.022    d7/t1/p_2_in[3]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.045     2.067 r  d7/t1/VGA_RED[3]_i_5/O
                         net (fo=3, routed)           0.450     2.518    d8/VGA_CONTROL/pixel_reg_87
    SLICE_X13Y16         LUT3 (Prop_lut3_I2_O)        0.045     2.563 f  d8/VGA_CONTROL/VGA_RED[2]_i_3/O
                         net (fo=2, routed)           0.477     3.040    vi1/R_colour_reg[2]
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.045     3.085 r  vi1/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     3.085    d8/intensity_reg[9]
    SLICE_X6Y11          FDRE                                         r  d8/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    d8/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d8/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d8/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d8/VGA_CLK_108M/clkout1_buf/O
                         net (fo=66, routed)          0.862     1.989    d8/clk_out1
    SLICE_X6Y11          FDRE                                         r  d8/VGA_RED_reg[1]/C
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.269     2.014    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     2.135    d8/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.950    





