# Learning-Vertilog
A collection of Verilog projects and experiments documenting my learning journey

Start date: 12th of August 2025


**Tools used:**
1. Icarus Verilog
2. GTKWave 


_Each folder contains testbatch and design code along with output screenshots._ 

**Projects:**
1. [Half Adder](https://github.com/DanicaBenjamin/Learning-Vertilog/tree/main/Half%20Adder)
2. [Full Adder](https://github.com/DanicaBenjamin/Learning-Vertilog/tree/main/Full%20Adder)

