// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_large_1_HH_
#define _dense_large_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_large_rf_gt_ni_3.h"

namespace ap_rtl {

struct dense_large_1 : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<7> > data_V_address0;
    sc_out< sc_logic > data_V_ce0;
    sc_in< sc_lv<13> > data_V_q0;
    sc_out< sc_lv<7> > res_V_address0;
    sc_out< sc_logic > res_V_ce0;
    sc_out< sc_logic > res_V_we0;
    sc_out< sc_lv<14> > res_V_d0;


    // Module declarations
    dense_large_1(sc_module_name name);
    SC_HAS_PROCESS(dense_large_1);

    ~dense_large_1();

    sc_trace_file* mVcdFile;

    dense_large_rf_gt_ni_3* grp_dense_large_rf_gt_ni_3_fu_10;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > grp_dense_large_rf_gt_ni_3_fu_10_ap_start;
    sc_signal< sc_logic > grp_dense_large_rf_gt_ni_3_fu_10_ap_done;
    sc_signal< sc_logic > grp_dense_large_rf_gt_ni_3_fu_10_ap_idle;
    sc_signal< sc_logic > grp_dense_large_rf_gt_ni_3_fu_10_ap_ready;
    sc_signal< sc_lv<7> > grp_dense_large_rf_gt_ni_3_fu_10_data_V_address0;
    sc_signal< sc_logic > grp_dense_large_rf_gt_ni_3_fu_10_data_V_ce0;
    sc_signal< sc_lv<7> > grp_dense_large_rf_gt_ni_3_fu_10_res_V_address0;
    sc_signal< sc_logic > grp_dense_large_rf_gt_ni_3_fu_10_res_V_ce0;
    sc_signal< sc_logic > grp_dense_large_rf_gt_ni_3_fu_10_res_V_we0;
    sc_signal< sc_lv<14> > grp_dense_large_rf_gt_ni_3_fu_10_res_V_d0;
    sc_signal< sc_logic > grp_dense_large_rf_gt_ni_3_fu_10_ap_start_reg;
    sc_signal< bool > ap_block_state1_ignore_call0;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< bool > ap_block_state1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_state1();
    void thread_ap_block_state1_ignore_call0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_data_V_address0();
    void thread_data_V_ce0();
    void thread_grp_dense_large_rf_gt_ni_3_fu_10_ap_start();
    void thread_res_V_address0();
    void thread_res_V_ce0();
    void thread_res_V_d0();
    void thread_res_V_we0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
