-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_backProp_8_4_10_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    agg_result_0_i : IN STD_LOGIC_VECTOR (24 downto 0);
    agg_result_0_o : OUT STD_LOGIC_VECTOR (24 downto 0);
    agg_result_0_o_ap_vld : OUT STD_LOGIC;
    agg_result_1_i : IN STD_LOGIC_VECTOR (24 downto 0);
    agg_result_1_o : OUT STD_LOGIC_VECTOR (24 downto 0);
    agg_result_1_o_ap_vld : OUT STD_LOGIC;
    agg_result_2_i : IN STD_LOGIC_VECTOR (24 downto 0);
    agg_result_2_o : OUT STD_LOGIC_VECTOR (24 downto 0);
    agg_result_2_o_ap_vld : OUT STD_LOGIC;
    agg_result_3_i : IN STD_LOGIC_VECTOR (24 downto 0);
    agg_result_3_o : OUT STD_LOGIC_VECTOR (24 downto 0);
    agg_result_3_o_ap_vld : OUT STD_LOGIC;
    w_l_plus1_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    w_l_plus1_0_ce0 : OUT STD_LOGIC;
    w_l_plus1_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    w_l_plus1_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    w_l_plus1_1_ce0 : OUT STD_LOGIC;
    w_l_plus1_1_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    w_l_plus1_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    w_l_plus1_2_ce0 : OUT STD_LOGIC;
    w_l_plus1_2_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    w_l_plus1_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    w_l_plus1_3_ce0 : OUT STD_LOGIC;
    w_l_plus1_3_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    d_l_plus1_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    d_l_plus1_0_ce0 : OUT STD_LOGIC;
    d_l_plus1_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    input_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    input_0_ce0 : OUT STD_LOGIC;
    input_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    weights_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_0_ce0 : OUT STD_LOGIC;
    weights_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_1_ce0 : OUT STD_LOGIC;
    weights_1_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_2_ce0 : OUT STD_LOGIC;
    weights_2_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_3_ce0 : OUT STD_LOGIC;
    weights_3_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_4_ce0 : OUT STD_LOGIC;
    weights_4_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_5_ce0 : OUT STD_LOGIC;
    weights_5_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_6_ce0 : OUT STD_LOGIC;
    weights_6_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_7_ce0 : OUT STD_LOGIC;
    weights_7_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (24 downto 0) );
end;


architecture behav of top_backProp_8_4_10_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal w_l_plus1_T_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_l_plus1_T_ce0 : STD_LOGIC;
    signal w_l_plus1_T_we0 : STD_LOGIC;
    signal w_l_plus1_T_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_done : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_idle : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_ready : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_0_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_1_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_2_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_3_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_we0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_done : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_idle : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_ready : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_0_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_1_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_2_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_3_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_4_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_5_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_6_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_7_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_input_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_input_0_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_33_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_33_load_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_31_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_31_load_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_29_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_29_load_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_load_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_done : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_idle : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_ready : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_d_l_plus1_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_d_l_plus1_0_ce0 : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_done : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_idle : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_ready : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_load_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_1_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_1_load_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_2_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_2_load_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_3_load_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_3_load_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_done : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_idle : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_ready : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_load_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_load_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_10_load_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_10_load_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_13_load_1_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_13_load_1_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_16_load_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_16_load_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_idle : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_ready : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o_ap_vld : STD_LOGIC;
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg : STD_LOGIC := '0';
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg : STD_LOGIC := '0';
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        w_l_plus1_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        w_l_plus1_0_ce0 : OUT STD_LOGIC;
        w_l_plus1_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        w_l_plus1_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        w_l_plus1_1_ce0 : OUT STD_LOGIC;
        w_l_plus1_1_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        w_l_plus1_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        w_l_plus1_2_ce0 : OUT STD_LOGIC;
        w_l_plus1_2_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        w_l_plus1_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        w_l_plus1_3_ce0 : OUT STD_LOGIC;
        w_l_plus1_3_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        w_l_plus1_T_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        w_l_plus1_T_ce0 : OUT STD_LOGIC;
        w_l_plus1_T_we0 : OUT STD_LOGIC;
        w_l_plus1_T_d0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_0_ce0 : OUT STD_LOGIC;
        weights_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_1_ce0 : OUT STD_LOGIC;
        weights_1_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_2_ce0 : OUT STD_LOGIC;
        weights_2_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_3_ce0 : OUT STD_LOGIC;
        weights_3_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_4_ce0 : OUT STD_LOGIC;
        weights_4_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_5_ce0 : OUT STD_LOGIC;
        weights_5_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_6_ce0 : OUT STD_LOGIC;
        weights_6_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_7_ce0 : OUT STD_LOGIC;
        weights_7_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        input_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        C_33_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        C_33_load_out_ap_vld : OUT STD_LOGIC;
        C_31_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        C_31_load_out_ap_vld : OUT STD_LOGIC;
        C_29_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        C_29_load_out_ap_vld : OUT STD_LOGIC;
        C_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        C_load_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        agg_result_0_ap_vld : OUT STD_LOGIC;
        w_l_plus1_T_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        w_l_plus1_T_ce0 : OUT STD_LOGIC;
        w_l_plus1_T_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        d_l_plus1_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        d_l_plus1_0_ce0 : OUT STD_LOGIC;
        d_l_plus1_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        agg_result_1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        agg_result_1_ap_vld : OUT STD_LOGIC;
        agg_result_2 : OUT STD_LOGIC_VECTOR (24 downto 0);
        agg_result_2_ap_vld : OUT STD_LOGIC;
        agg_result_3 : OUT STD_LOGIC_VECTOR (24 downto 0);
        agg_result_3_ap_vld : OUT STD_LOGIC );
    end component;


    component top_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        C_29_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        C_31_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        C_33_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (24 downto 0);
        net_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        net_load_out_ap_vld : OUT STD_LOGIC;
        net_1_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        net_1_load_out_ap_vld : OUT STD_LOGIC;
        net_2_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        net_2_load_out_ap_vld : OUT STD_LOGIC;
        net_3_load_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        net_3_load_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        net_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        net_1_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        net_2_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        net_3_load_reload : IN STD_LOGIC_VECTOR (24 downto 0);
        output_load_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        output_load_out_ap_vld : OUT STD_LOGIC;
        output_10_load_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        output_10_load_out_ap_vld : OUT STD_LOGIC;
        output_13_load_1_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        output_13_load_1_out_ap_vld : OUT STD_LOGIC;
        output_16_load_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        output_16_load_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_0_i : IN STD_LOGIC_VECTOR (24 downto 0);
        agg_result_0_o : OUT STD_LOGIC_VECTOR (24 downto 0);
        agg_result_0_o_ap_vld : OUT STD_LOGIC;
        agg_result_3_i : IN STD_LOGIC_VECTOR (24 downto 0);
        agg_result_3_o : OUT STD_LOGIC_VECTOR (24 downto 0);
        agg_result_3_o_ap_vld : OUT STD_LOGIC;
        agg_result_2_i : IN STD_LOGIC_VECTOR (24 downto 0);
        agg_result_2_o : OUT STD_LOGIC_VECTOR (24 downto 0);
        agg_result_2_o_ap_vld : OUT STD_LOGIC;
        agg_result_1_i : IN STD_LOGIC_VECTOR (24 downto 0);
        agg_result_1_o : OUT STD_LOGIC_VECTOR (24 downto 0);
        agg_result_1_o_ap_vld : OUT STD_LOGIC;
        output_load_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        output_10_load_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        output_13_load_1_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        output_16_load_reload : IN STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;



begin
    w_l_plus1_T_U : component top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_l_plus1_T_address0,
        ce0 => w_l_plus1_T_ce0,
        we0 => w_l_plus1_T_we0,
        d0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_d0,
        q0 => w_l_plus1_T_q0);

    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172 : component top_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start,
        ap_done => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_done,
        ap_idle => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_idle,
        ap_ready => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_ready,
        w_l_plus1_0_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_0_address0,
        w_l_plus1_0_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_0_ce0,
        w_l_plus1_0_q0 => w_l_plus1_0_q0,
        w_l_plus1_1_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_1_address0,
        w_l_plus1_1_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_1_ce0,
        w_l_plus1_1_q0 => w_l_plus1_1_q0,
        w_l_plus1_2_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_2_address0,
        w_l_plus1_2_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_2_ce0,
        w_l_plus1_2_q0 => w_l_plus1_2_q0,
        w_l_plus1_3_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_3_address0,
        w_l_plus1_3_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_3_ce0,
        w_l_plus1_3_q0 => w_l_plus1_3_q0,
        w_l_plus1_T_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_address0,
        w_l_plus1_T_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_ce0,
        w_l_plus1_T_we0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_we0,
        w_l_plus1_T_d0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_d0);

    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186 : component top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start,
        ap_done => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_done,
        ap_idle => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_idle,
        ap_ready => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_ready,
        weights_0_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_0_address0,
        weights_0_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_0_ce0,
        weights_0_q0 => weights_0_q0,
        weights_1_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_1_address0,
        weights_1_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_1_ce0,
        weights_1_q0 => weights_1_q0,
        weights_2_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_2_address0,
        weights_2_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_2_ce0,
        weights_2_q0 => weights_2_q0,
        weights_3_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_3_address0,
        weights_3_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_3_ce0,
        weights_3_q0 => weights_3_q0,
        weights_4_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_4_address0,
        weights_4_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_4_ce0,
        weights_4_q0 => weights_4_q0,
        weights_5_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_5_address0,
        weights_5_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_5_ce0,
        weights_5_q0 => weights_5_q0,
        weights_6_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_6_address0,
        weights_6_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_6_ce0,
        weights_6_q0 => weights_6_q0,
        weights_7_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_7_address0,
        weights_7_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_7_ce0,
        weights_7_q0 => weights_7_q0,
        input_0_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_input_0_address0,
        input_0_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_input_0_ce0,
        input_0_q0 => input_0_q0,
        C_33_load_out => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_33_load_out,
        C_33_load_out_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_33_load_out_ap_vld,
        C_31_load_out => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_31_load_out,
        C_31_load_out_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_31_load_out_ap_vld,
        C_29_load_out => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_29_load_out,
        C_29_load_out_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_29_load_out_ap_vld,
        C_load_out => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_load_out,
        C_load_out_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_load_out_ap_vld);

    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212 : component top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start,
        ap_done => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_done,
        ap_idle => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_idle,
        ap_ready => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_ready,
        agg_result_0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0,
        agg_result_0_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0_ap_vld,
        w_l_plus1_T_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_address0,
        w_l_plus1_T_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_ce0,
        w_l_plus1_T_q0 => w_l_plus1_T_q0,
        d_l_plus1_0_address0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_d_l_plus1_0_address0,
        d_l_plus1_0_ce0 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_d_l_plus1_0_ce0,
        d_l_plus1_0_q0 => d_l_plus1_0_q0,
        agg_result_1 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1,
        agg_result_1_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1_ap_vld,
        agg_result_2 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2,
        agg_result_2_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2_ap_vld,
        agg_result_3 => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3,
        agg_result_3_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3_ap_vld);

    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227 : component top_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start,
        ap_done => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_done,
        ap_idle => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_idle,
        ap_ready => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_ready,
        C_load_reload => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_load_out,
        C_29_load_reload => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_29_load_out,
        C_31_load_reload => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_31_load_out,
        C_33_load_reload => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_C_33_load_out,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        net_load_out => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_load_out,
        net_load_out_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_load_out_ap_vld,
        net_1_load_out => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_1_load_out,
        net_1_load_out_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_1_load_out_ap_vld,
        net_2_load_out => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_2_load_out,
        net_2_load_out_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_2_load_out_ap_vld,
        net_3_load_out => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_3_load_out,
        net_3_load_out_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_3_load_out_ap_vld);

    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247 : component top_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start,
        ap_done => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_done,
        ap_idle => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_idle,
        ap_ready => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_ready,
        net_load_reload => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_load_out,
        net_1_load_reload => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_1_load_out,
        net_2_load_reload => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_2_load_out,
        net_3_load_reload => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_net_3_load_out,
        output_load_out => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_load_out,
        output_load_out_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_load_out_ap_vld,
        output_10_load_out => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_10_load_out,
        output_10_load_out_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_10_load_out_ap_vld,
        output_13_load_1_out => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_13_load_1_out,
        output_13_load_1_out_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_13_load_1_out_ap_vld,
        output_16_load_out => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_16_load_out,
        output_16_load_out_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_16_load_out_ap_vld);

    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259 : component top_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start,
        ap_done => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done,
        ap_idle => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_idle,
        ap_ready => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_ready,
        agg_result_0_i => agg_result_0_i,
        agg_result_0_o => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o,
        agg_result_0_o_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o_ap_vld,
        agg_result_3_i => agg_result_3_i,
        agg_result_3_o => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o,
        agg_result_3_o_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o_ap_vld,
        agg_result_2_i => agg_result_2_i,
        agg_result_2_o => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o,
        agg_result_2_o_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o_ap_vld,
        agg_result_1_i => agg_result_1_i,
        agg_result_1_o => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o,
        agg_result_1_o_ap_vld => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o_ap_vld,
        output_load_reload => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_load_out,
        output_10_load_reload => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_10_load_out,
        output_13_load_1_reload => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_13_load_1_out,
        output_16_load_reload => grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_output_16_load_out);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_done, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_block_state2_on_subcall_done, ap_block_state4_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    agg_result_0_o_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0_ap_vld, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o_ap_vld, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            agg_result_0_o <= ap_const_lv25_0;
        elsif (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            agg_result_0_o <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o;
        elsif (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            agg_result_0_o <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0;
        else 
            agg_result_0_o <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    agg_result_0_o_ap_vld_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0_ap_vld, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o_ap_vld, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            agg_result_0_o_ap_vld <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            agg_result_0_o_ap_vld <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_0_o_ap_vld;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_0_o_ap_vld <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_0_ap_vld;
        else 
            agg_result_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_1_o_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1_ap_vld, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o_ap_vld, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            agg_result_1_o <= ap_const_lv25_0;
        elsif (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            agg_result_1_o <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o;
        elsif (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            agg_result_1_o <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1;
        else 
            agg_result_1_o <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    agg_result_1_o_ap_vld_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1_ap_vld, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o_ap_vld, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            agg_result_1_o_ap_vld <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            agg_result_1_o_ap_vld <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_1_o_ap_vld;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_1_o_ap_vld <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_1_ap_vld;
        else 
            agg_result_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_2_o_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2_ap_vld, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o_ap_vld, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            agg_result_2_o <= ap_const_lv25_0;
        elsif (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            agg_result_2_o <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o;
        elsif (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            agg_result_2_o <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2;
        else 
            agg_result_2_o <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    agg_result_2_o_ap_vld_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2_ap_vld, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o_ap_vld, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            agg_result_2_o_ap_vld <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            agg_result_2_o_ap_vld <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_2_o_ap_vld;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_2_o_ap_vld <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_2_ap_vld;
        else 
            agg_result_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_3_o_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3_ap_vld, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o_ap_vld, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            agg_result_3_o <= ap_const_lv25_0;
        elsif (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            agg_result_3_o <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o;
        elsif (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            agg_result_3_o <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3;
        else 
            agg_result_3_o <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    agg_result_3_o_ap_vld_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3_ap_vld, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o_ap_vld, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            agg_result_3_o_ap_vld <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            agg_result_3_o_ap_vld <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_agg_result_3_o_ap_vld;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_3_o_ap_vld <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_agg_result_3_ap_vld;
        else 
            agg_result_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_done)
    begin
        if ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done)
    begin
        if ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_done, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_done = ap_const_logic_0) or (grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_done = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_done, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_done = ap_const_logic_0) or (grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done, ap_CS_fsm_state8)
    begin
        if ((((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    d_l_plus1_0_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_d_l_plus1_0_address0;
    d_l_plus1_0_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_d_l_plus1_0_ce0;
    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg;
    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg;
    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg;
    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg;
    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg;
    grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg;
    input_0_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_input_0_address0;
    input_0_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_input_0_ce0;
    w_l_plus1_0_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_0_address0;
    w_l_plus1_0_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_0_ce0;
    w_l_plus1_1_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_1_address0;
    w_l_plus1_1_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_1_ce0;
    w_l_plus1_2_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_2_address0;
    w_l_plus1_2_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_2_ce0;
    w_l_plus1_3_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_3_address0;
    w_l_plus1_3_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_3_ce0;

    w_l_plus1_T_address0_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_address0, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            w_l_plus1_T_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            w_l_plus1_T_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_address0;
        else 
            w_l_plus1_T_address0 <= "XXXXXX";
        end if; 
    end process;


    w_l_plus1_T_ce0_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_ce0, grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            w_l_plus1_T_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_w_l_plus1_T_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            w_l_plus1_T_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_ce0;
        else 
            w_l_plus1_T_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_l_plus1_T_we0_assign_proc : process(grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            w_l_plus1_T_we0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_w_l_plus1_T_we0;
        else 
            w_l_plus1_T_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weights_0_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_0_address0;
    weights_0_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_0_ce0;
    weights_1_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_1_address0;
    weights_1_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_1_ce0;
    weights_2_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_2_address0;
    weights_2_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_2_ce0;
    weights_3_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_3_address0;
    weights_3_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_3_ce0;
    weights_4_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_4_address0;
    weights_4_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_4_ce0;
    weights_5_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_5_address0;
    weights_5_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_5_ce0;
    weights_6_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_6_address0;
    weights_6_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_6_ce0;
    weights_7_address0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_7_address0;
    weights_7_ce0 <= grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_weights_7_ce0;
end behav;
