[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BlackBoxSubMod/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 124
LIB: work
FILE: ${SURELOG_DIR}/tests/BlackBox/dut.sv
n<> u<123> t<Top_level_rule> c<1> l<5:1> el<34:10>
  n<> u<1> t<Null_rule> p<123> s<122> l<5:1> el<5:1>
  n<> u<122> t<Source_text> p<123> c<22> l<5:1> el<34:10>
    n<> u<22> t<Description> p<122> c<21> s<78> l<5:1> el<9:10>
      n<> u<21> t<Module_declaration> p<22> c<6> l<5:1> el<9:10>
        n<> u<6> t<Module_nonansi_header> p<21> c<2> s<19> l<5:1> el<5:16>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<5:1> el<5:7>
          n<core> u<3> t<STRING_CONST> p<6> s<4> l<5:8> el<5:12>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<5:13> el<5:13>
          n<> u<5> t<Port_list> p<6> l<5:13> el<5:15>
        n<> u<19> t<Module_item> p<21> c<18> s<20> l<7:1> el<7:21>
          n<> u<18> t<Non_port_module_item> p<19> c<17> l<7:1> el<7:21>
            n<> u<17> t<Module_or_generate_item> p<18> c<16> l<7:1> el<7:21>
              n<> u<16> t<Module_common_item> p<17> c<15> l<7:1> el<7:21>
                n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<7:1> el<7:21>
                  n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<7:1> el<7:21>
                    n<> u<13> t<Data_declaration> p<14> c<12> l<7:1> el<7:21>
                      n<> u<12> t<Variable_declaration> p<13> c<8> l<7:1> el<7:21>
                        n<> u<8> t<Data_type> p<12> c<7> s<11> l<7:1> el<7:4>
                          n<> u<7> t<IntegerAtomType_Int> p<8> l<7:1> el<7:4>
                        n<> u<11> t<Variable_decl_assignment_list> p<12> c<10> l<7:5> el<7:20>
                          n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<7:5> el<7:20>
                            n<wb_writeback_en> u<9> t<STRING_CONST> p<10> l<7:5> el<7:20>
        n<> u<20> t<ENDMODULE> p<21> l<9:1> el<9:10>
    n<> u<78> t<Description> p<122> c<77> s<121> l<12:1> el<21:10>
      n<> u<77> t<Module_declaration> p<78> c<27> l<12:1> el<21:10>
        n<> u<27> t<Module_nonansi_header> p<77> c<23> s<35> l<12:1> el<12:16>
          n<module> u<23> t<Module_keyword> p<27> s<24> l<12:1> el<12:7>
          n<nyuzi> u<24> t<STRING_CONST> p<27> s<25> l<12:8> el<12:13>
          n<> u<25> t<Package_import_declaration_list> p<27> s<26> l<12:13> el<12:13>
          n<> u<26> t<Port_list> p<27> l<12:13> el<12:15>
        n<> u<35> t<Module_item> p<77> c<34> s<75> l<14:5> el<14:21>
          n<> u<34> t<Non_port_module_item> p<35> c<33> l<14:5> el<14:21>
            n<> u<33> t<Module_or_generate_item> p<34> c<32> l<14:5> el<14:21>
              n<> u<32> t<Module_common_item> p<33> c<31> l<14:5> el<14:21>
                n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<14:5> el<14:21>
                  n<> u<30> t<Genvar_declaration> p<31> c<29> l<14:5> el<14:21>
                    n<> u<29> t<Identifier_list> p<30> c<28> l<14:12> el<14:20>
                      n<core_idx> u<28> t<STRING_CONST> p<29> l<14:12> el<14:20>
        n<> u<75> t<Module_item> p<77> c<74> s<76> l<15:5> el<20:16>
          n<> u<74> t<Non_port_module_item> p<75> c<73> l<15:5> el<20:16>
            n<> u<73> t<Generate_region> p<74> c<71> l<15:5> el<20:16>
              n<> u<71> t<Generate_item> p<73> c<70> s<72> l<16:9> el<19:12>
                n<> u<70> t<Module_or_generate_item> p<71> c<69> l<16:9> el<19:12>
                  n<> u<69> t<Module_common_item> p<70> c<68> l<16:9> el<19:12>
                    n<> u<68> t<Loop_generate_construct> p<69> c<41> l<16:9> el<19:12>
                      n<> u<41> t<Genvar_initialization> p<68> c<36> s<51> l<16:14> el<16:26>
                        n<core_idx> u<36> t<STRING_CONST> p<41> s<40> l<16:14> el<16:22>
                        n<> u<40> t<Constant_expression> p<41> c<39> l<16:25> el<16:26>
                          n<> u<39> t<Constant_primary> p<40> c<38> l<16:25> el<16:26>
                            n<> u<38> t<Primary_literal> p<39> c<37> l<16:25> el<16:26>
                              n<0> u<37> t<INT_CONST> p<38> l<16:25> el<16:26>
                      n<> u<51> t<Constant_expression> p<68> c<45> s<54> l<16:28> el<16:40>
                        n<> u<45> t<Constant_expression> p<51> c<44> s<50> l<16:28> el<16:36>
                          n<> u<44> t<Constant_primary> p<45> c<43> l<16:28> el<16:36>
                            n<> u<43> t<Primary_literal> p<44> c<42> l<16:28> el<16:36>
                              n<core_idx> u<42> t<STRING_CONST> p<43> l<16:28> el<16:36>
                        n<> u<50> t<BinOp_Less> p<51> s<49> l<16:37> el<16:38>
                        n<> u<49> t<Constant_expression> p<51> c<48> l<16:39> el<16:40>
                          n<> u<48> t<Constant_primary> p<49> c<47> l<16:39> el<16:40>
                            n<> u<47> t<Primary_literal> p<48> c<46> l<16:39> el<16:40>
                              n<1> u<46> t<INT_CONST> p<47> l<16:39> el<16:40>
                      n<> u<54> t<Genvar_iteration> p<68> c<52> s<67> l<16:42> el<16:52>
                        n<core_idx> u<52> t<STRING_CONST> p<54> s<53> l<16:42> el<16:50>
                        n<> u<53> t<IncDec_PlusPlus> p<54> l<16:50> el<16:52>
                      n<> u<67> t<Generate_item> p<68> c<66> l<17:9> el<19:12>
                        n<> u<66> t<Generate_begin_end_block> p<67> c<55> l<17:9> el<19:12>
                          n<core_gen> u<55> t<STRING_CONST> p<66> s<64> l<17:17> el<17:25>
                          n<> u<64> t<Generate_item> p<66> c<63> s<65> l<18:13> el<18:26>
                            n<> u<63> t<Module_or_generate_item> p<64> c<62> l<18:13> el<18:26>
                              n<> u<62> t<Module_instantiation> p<63> c<56> l<18:13> el<18:26>
                                n<core> u<56> t<STRING_CONST> p<62> s<61> l<18:13> el<18:17>
                                n<> u<61> t<Hierarchical_instance> p<62> c<58> l<18:19> el<18:25>
                                  n<> u<58> t<Name_of_instance> p<61> c<57> s<60> l<18:19> el<18:23>
                                    n<core> u<57> t<STRING_CONST> p<58> l<18:19> el<18:23>
                                  n<> u<60> t<Port_connection_list> p<61> c<59> l<18:24> el<18:24>
                                    n<> u<59> t<Ordered_port_connection> p<60> l<18:24> el<18:24>
                          n<> u<65> t<END> p<66> l<19:9> el<19:12>
              n<> u<72> t<ENDGENERATE> p<73> l<20:5> el<20:16>
        n<> u<76> t<ENDMODULE> p<77> l<21:1> el<21:10>
    n<> u<121> t<Description> p<122> c<120> l<25:1> el<34:10>
      n<> u<120> t<Module_declaration> p<121> c<83> l<25:1> el<34:10>
        n<> u<83> t<Module_nonansi_header> p<120> c<79> s<93> l<25:1> el<25:14>
          n<module> u<79> t<Module_keyword> p<83> s<80> l<25:1> el<25:7>
          n<top> u<80> t<STRING_CONST> p<83> s<81> l<25:8> el<25:11>
          n<> u<81> t<Package_import_declaration_list> p<83> s<82> l<25:11> el<25:11>
          n<> u<82> t<Port_list> p<83> l<25:11> el<25:13>
        n<> u<93> t<Module_item> p<120> c<92> s<118> l<29:1> el<29:16>
          n<> u<92> t<Non_port_module_item> p<93> c<91> l<29:1> el<29:16>
            n<> u<91> t<Module_or_generate_item> p<92> c<90> l<29:1> el<29:16>
              n<> u<90> t<Module_instantiation> p<91> c<84> l<29:1> el<29:16>
                n<nyuzi> u<84> t<STRING_CONST> p<90> s<89> l<29:1> el<29:6>
                n<> u<89> t<Hierarchical_instance> p<90> c<86> l<29:8> el<29:15>
                  n<> u<86> t<Name_of_instance> p<89> c<85> s<88> l<29:8> el<29:13>
                    n<nyuzi> u<85> t<STRING_CONST> p<86> l<29:8> el<29:13>
                  n<> u<88> t<Port_connection_list> p<89> c<87> l<29:14> el<29:14>
                    n<> u<87> t<Ordered_port_connection> p<88> l<29:14> el<29:14>
        n<> u<118> t<Module_item> p<120> c<117> s<119> l<31:5> el<31:39>
          n<> u<117> t<Non_port_module_item> p<118> c<116> l<31:5> el<31:39>
            n<> u<116> t<Module_or_generate_item> p<117> c<115> l<31:5> el<31:39>
              n<> u<115> t<Module_common_item> p<116> c<114> l<31:5> el<31:39>
                n<> u<114> t<Continuous_assign> p<115> c<113> l<31:5> el<31:39>
                  n<> u<113> t<Net_assignment_list> p<114> c<112> l<31:12> el<31:38>
                    n<> u<112> t<Net_assignment> p<113> c<98> l<31:12> el<31:38>
                      n<> u<98> t<Net_lvalue> p<112> c<95> s<111> l<31:12> el<31:13>
                        n<> u<95> t<Ps_or_hierarchical_identifier> p<98> c<94> s<97> l<31:12> el<31:13>
                          n<o> u<94> t<STRING_CONST> p<95> l<31:12> el<31:13>
                        n<> u<97> t<Constant_select> p<98> c<96> l<31:14> el<31:14>
                          n<> u<96> t<Constant_bit_select> p<97> l<31:14> el<31:14>
                      n<> u<111> t<Expression> p<112> c<110> l<31:16> el<31:38>
                        n<> u<110> t<Primary> p<111> c<109> l<31:16> el<31:38>
                          n<> u<109> t<Complex_func_call> p<110> c<99> l<31:16> el<31:38>
                            n<nyuzi> u<99> t<STRING_CONST> p<109> s<100> l<27:15> el<27:20>
                            n<core_gen> u<100> t<STRING_CONST> p<109> s<104> l<27:21> el<27:29>
                            n<> u<104> t<Constant_expression> p<109> c<103> s<105> l<27:30> el<27:31>
                              n<> u<103> t<Constant_primary> p<104> c<102> l<27:30> el<27:31>
                                n<> u<102> t<Primary_literal> p<103> c<101> l<27:30> el<27:31>
                                  n<0> u<101> t<INT_CONST> p<102> l<27:30> el<27:31>
                            n<core> u<105> t<STRING_CONST> p<109> s<106> l<27:33> el<27:37>
                            n<wb_writeback_en> u<106> t<STRING_CONST> p<109> s<108> l<31:23> el<31:38>
                            n<> u<108> t<Select> p<109> c<107> l<31:38> el<31:38>
                              n<> u<107> t<Bit_select> p<108> l<31:38> el<31:38>
        n<> u<119> t<ENDMODULE> p<120> l<34:1> el<34:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BlackBox/dut.sv:5:1: No timescale set for "core".
[WRN:PA0205] ${SURELOG_DIR}/tests/BlackBox/dut.sv:12:1: No timescale set for "nyuzi".
[WRN:PA0205] ${SURELOG_DIR}/tests/BlackBox/dut.sv:25:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BlackBox/dut.sv:5:1: Compile module "work@core".
[INF:CP0342] ${SURELOG_DIR}/tests/BlackBox/dut.sv:12:1: Skipping blackboxed module "work@nyuzi".
[INF:CP0303] ${SURELOG_DIR}/tests/BlackBox/dut.sv:25:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              1
Constant                                               1
ContAssign                                             1
Design                                                 1
HierPath                                               1
Identifier                                             3
IntTypespec                                            1
IntVar                                                 1
Module                                                 3
ModuleTypespec                                         1
PreprocMacroDefinition                                 1
PreprocMacroInstance                                   1
RefModule                                              1
RefObj                                                 4
RefTypespec                                            1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BlackBoxSubMod/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/BlackBox/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (CORE0), line:27:1, endln:27:37
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/BlackBox/dut.sv
    |vpiName:CORE0
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CORE0), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:31:16, endln:31:22
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/BlackBox/dut.sv
    |vpiName:CORE0
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CORE0), line:27:1, endln:27:37
    |vpiSectionStartLine:27
    |vpiSectionStartColumn:15
    |vpiSectionEndLine:27
    |vpiSectionEndColumn:37
    |vpiSourceStartLine:31
    |vpiSourceStartColumn:16
    |vpiSourceEndLine:31
    |vpiSourceEndColumn:38
    |vpiObject:
    \_RefObj: (nyuzi), line:27:15, endln:27:20
      |vpiParent:
      \_HierPath: (nyuzi.core_gen[0].core.wb_writeback_en), line:27:15, endln:31:38
      |vpiName:nyuzi
      |vpiActual:
      \_RefModule: work@nyuzi (nyuzi), line:29:1, endln:29:6
    |vpiObject:
    \_BitSelect: (nyuzi.core_gen[0]), line:27:21, endln:27:29
      |vpiParent:
      \_HierPath: (nyuzi.core_gen[0].core.wb_writeback_en), line:27:15, endln:31:38
      |vpiName:nyuzi.core_gen
      |vpiFullName:nyuzi.core_gen[0]
      |vpiActual:
      \_LogicNet: (work@top.nyuzi.core_gen), line:27:21, endln:27:29
      |vpiIndex:
      \_Constant: , line:27:30, endln:27:31
        |vpiParent:
        \_BitSelect: (nyuzi.core_gen[0]), line:27:21, endln:27:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:27:30, endln:27:31
    |vpiObject:
    \_RefObj: (core), line:27:33, endln:27:37
      |vpiParent:
      \_HierPath: (nyuzi.core_gen[0].core.wb_writeback_en), line:27:15, endln:31:38
      |vpiName:core
      |vpiActual:
      \_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
|vpiAllModules:
\_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@core)
    |vpiParent:
    \_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
    |vpiName:work@core
  |vpiVariables:
  \_IntVar: (work@core.wb_writeback_en), line:7:5, endln:7:20
    |vpiParent:
    \_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@core.wb_writeback_en), line:7:1, endln:7:4
      |vpiParent:
      \_IntVar: (work@core.wb_writeback_en), line:7:5, endln:7:20
      |vpiFullName:work@core.wb_writeback_en
      |vpiActual:
      \_IntTypespec: 
    |vpiName:wb_writeback_en
    |vpiFullName:work@core.wb_writeback_en
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@core.wb_writeback_en), line:7:5, endln:7:20
  |vpiDefName:work@core
|vpiAllModules:
\_Module: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@nyuzi)
    |vpiParent:
    \_Module: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
    |vpiName:work@nyuzi
  |vpiDefName:work@nyuzi
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
    |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (nyuzi)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
    |vpiName:nyuzi
  |vpiImportTypespec:
  \_ModuleTypespec: (nyuzi)
  |vpiImportTypespec:
  \_LogicNet: (work@top.nyuzi.core_gen), line:27:21, endln:27:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
    |vpiName:nyuzi.core_gen
    |vpiFullName:work@top.nyuzi.core_gen
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.o), line:31:12, endln:31:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.nyuzi.core_gen), line:27:21, endln:27:29
  |vpiNet:
  \_LogicNet: (work@top.o), line:31:12, endln:31:13
  |vpiContAssign:
  \_ContAssign: , line:31:12, endln:31:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
    |vpiRhs:
    \_HierPath: (nyuzi.core_gen[0].core.wb_writeback_en), line:27:15, endln:31:38
      |vpiParent:
      \_ContAssign: , line:31:12, endln:31:38
      |vpiActual:
      \_RefObj: (nyuzi), line:27:15, endln:27:20
      |vpiActual:
      \_BitSelect: (nyuzi.core_gen[0]), line:27:21, endln:27:29
      |vpiActual:
      \_RefObj: (core), line:27:33, endln:27:37
      |vpiActual:
      \_RefObj: (work@top.wb_writeback_en), line:31:23, endln:31:38
        |vpiParent:
        \_HierPath: (nyuzi.core_gen[0].core.wb_writeback_en), line:27:15, endln:31:38
        |vpiName:wb_writeback_en
        |vpiFullName:work@top.wb_writeback_en
        |vpiActual:
        \_IntVar: (work@core.wb_writeback_en), line:7:5, endln:7:20
      |vpiName:nyuzi.core_gen[0].core.wb_writeback_en
    |vpiLhs:
    \_RefObj: (work@top.o), line:31:12, endln:31:13
      |vpiParent:
      \_ContAssign: , line:31:12, endln:31:38
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicNet: (work@top.o), line:31:12, endln:31:13
  |vpiRefModule:
  \_RefModule: work@nyuzi (nyuzi), line:29:1, endln:29:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
    |vpiName:nyuzi
    |vpiDefName:work@nyuzi
    |vpiActual:
    \_Module: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
