---
layout: default
title: Edusemi-Plusï½œApplied Learning Series Extending Core Semiconductor Knowledge
---

# â• **Edusemi-Plusï½œApplied Learning Series Extending Core Semiconductor Knowledge**

[![Back to Samizo-AITL Portal](https://img.shields.io/badge/Back%20to%20Samizo--AITL%20Portal-brightgreen)](https://samizo-aitl.github.io/en/) [![MIT License](https://img.shields.io/badge/license-MIT-blue.svg)](../LICENSE)

---

## ğŸ”— Official Links

| Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|----------|----------------|-----------|
| ğŸ‡ºğŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-Plus/en/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/en) |
| ğŸ‡¯ğŸ‡µ Japanese | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-Plus/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus) |

---

**Edusemi-Plus** is an expanded series of the foundational [**Edusemi-v4x**](https://github.com/Samizo-AITL/Edusemi-v4x) project,  
designed to extend core semiconductor knowledge through **product architecture**, **design concepts**, **AI-related technologies**, **quantum**, and **materials**.

- ğŸ§© Focus on **extending contextual understanding of semiconductor technologies**  
- ğŸ— Emphasis on **product structure and design-oriented perspectives**  
- ğŸ§‘â€ğŸ« Open for **education and engineering-focused learning**

---

## ğŸŒŸ **Featured Topics**

| Topic | Summary | Link |
|---|---|---|
| ğŸ­ **TSMC Insight** | Multi-angle analysis of TSMC: tech roadmap, geopolitics, supply chain, R&D, education links | [Open](../tsmc-insight/) |
| ğŸš€ **Rapidus 2nm Case Study** | Japanâ€™s 2nm challenge: GAA, IBM collaboration, domestic fab infrastructure | [Open](../rapidus/) |
| ğŸ **Apple Silicon Evolution** | A-series SoC design philosophy, N3/N3E migration, NPU role | [Open](../apple-silicon/) |

---

## ğŸ“š **Content Categories**

| Category | Summary | Link |
|---|---|---|
| ğŸ§ª **Materials** | Compare & apply **Si / SiC / GaN** | [materials](../materials/) |
| ğŸ§© **Assembly & Integration** | **PCB, passives, connectors, mounting, advanced packaging** | [Assembly-Integration](../Assembly-Integration/) |
| âš›ï¸ **Advanced** | Quantum, cryo, next-gen architectures | [quantum-semiconductor](../quantum-semiconductor/) |
| ğŸ”¬ **Applied Devices** | Diverse devices derived from new materials and architectures | [applied-devices](../applied-devices/) |
| ğŸ¤– **AI** | LLMs & AI accelerators | [ai-semiconductor](../ai-semiconductor/), [ai-tools-comparison](../ai-tools-comparison/) |
| ğŸ­ **Industry** | TSMC & Apple structures, resurgence stories | [tsmc-insight](../tsmc-insight/), [rapidus](../rapidus/) |
| ğŸ“± **Apple Silicon** | Evolution & strategy of A-Series SoCs | [apple-silicon](../apple-silicon/) |
| ğŸŒ **Geopolitics** | Export controls & competition | [geopolitics](../geopolitics/) |
| ğŸ’¹ **Investment** | Equity & CapEx planning | [investment](../investment/) |
| ğŸ—‚ï¸ **Archive** | Ramp-up stories & industrial history | [archive](../archive/) |

---

## ğŸ”— **Industry Structure Map** *(Core Supply Chain View)*

| Category | Description | Link |
|---|---|---|
| ğŸ­ Overview | End-to-end from design to testing | [industry](../industry/) |
| ğŸ§  EDA Tools | Synthesis, verification, TCAD, P&R | [industry/eda-tools](../industry/eda-tools/) |
| ğŸ–¼ï¸ Photomasks | Blanks, OPC, EUV masks | [industry/photomasks](../industry/photomasks/) |
| âš™ï¸ Front-End Equip. | Deposition, lithography, etching | [industry/front-equipments](../industry/front-equipments/) |
| ğŸ§ª Front-End Materials | Wafers, gases, resists, CMP slurry | [industry/front-materials](../industry/front-materials/) |
| ğŸ—ï¸ Back-End Equip. | Dicing, bonding, packaging | [industry/back-equipments](../industry/back-equipments/) |
| ğŸ§¯ Back-End Materials | Substrates, encapsulants, wires | [industry/back-materials](../industry/back-materials/) |
| ğŸ”¬ Metrology Tools | CD-SEM, defect inspection, X-ray | [industry/metrology-tools](../industry/metrology-tools/) |
| ğŸ’¾ Device Makers | Foundry, IDM, fabless | [industry/device-makers](../industry/device-makers/) |

---

## ğŸ”— **Related Projects**

| **Project** | **Summary** |
|---|---|
| **Edusemi-v4x**<br>[![ğŸŒ View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/) [![ğŸ’» View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x) | **Foundational semiconductors**: design, physics, PDK, test |

---

## ğŸ‘¤ **Author**
> Author with professional background in semiconductors and inkjet actuators, creating materials integrating theory and practice.

| ğŸ“Œ Item | Details |
|------|------|
| **Name** | Shinichi Samizo |
| **Education** | M.Eng., Electrical and Electronic Engineering, Shinshu University Graduate School |
| **Career** | Former engineer at Seiko Epson Corporation (1997â€“) |
| **Expertise** | Semiconductor devices (logic, memory, high-voltage mixed-signal)<br>Inkjet thin-film piezo actuators<br>PrecisionCore printhead productization, BOM management, ISO training |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |

---

## ğŸ“„ **License**

Licensed under **[MIT License](https://opensource.org/licenses/MIT)**.  
Free to **reuse, modify, and fork** for educational or non-profit purposes.

> Opinions are those of the author.

---

## ğŸ’¬ **Feedback**
> Propose improvements or start discussions via GitHub Discussions.

[![ğŸ’¬ GitHub Discussions](https://img.shields.io/badge/ğŸ’¬%20GitHub-Discussions-brightgreen?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/discussions)
