#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr  8 15:01:20 2020
# Process ID: 5260
# Current directory: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_142
# Command line: vivado.exe -log fir8_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fir8_test.tcl -notrace
# Log file: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_142/fir8_test.vdi
# Journal file: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_142\vivado.jou
#-----------------------------------------------------------
source fir8_test.tcl -notrace
Command: link_design -top fir8_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 565.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
Finished Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 686.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 686.680 ; gain = 385.453
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.622 . Memory (MB): peak = 709.051 ; gain = 22.371

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 165eb7223

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.691 ; gain = 520.641

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 165eb7223

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1411.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 165eb7223

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1411.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f4cdb5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1411.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 14 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: f4cdb5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1411.738 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f4cdb5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1411.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f4cdb5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1411.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              14  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.738 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1079a4f8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1411.738 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.322 | TNS=-33.968 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1079a4f8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1554.117 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1079a4f8c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.994 . Memory (MB): peak = 1554.117 ; gain = 142.379

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1079a4f8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1079a4f8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1554.117 ; gain = 867.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_142/fir8_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
Command: report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_142/fir8_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive AltSpreadLogic_medium
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep__4_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'AltSpreadLogic_medium' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e241b91f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1554.117 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 56c3f20c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.713 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 99fb0457

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 99fb0457

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 99fb0457

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9cb27401

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-81] Processed net fir_filter_i4/r_coeff_reg[3][3]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |              0  |                     1  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a6789166

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1c5517fd8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c5517fd8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22a419f8a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e1c436aa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dd8c7c87

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fd19aeb0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1aec4f35a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12e114aa6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12e114aa6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1579d177e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1771d8b95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1771d8b95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 175ff8b8d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 175ff8b8d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.281. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12d834921

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12d834921

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12d834921

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12d834921

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1c759254f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c759254f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1554.117 ; gain = 0.000
Ending Placer Task | Checksum: 1b7e5dfe7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1554.117 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_142/fir8_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fir8_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fir8_test_utilization_placed.rpt -pb fir8_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fir8_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1554.117 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.281 | TNS=-33.222 |
Phase 1 Physical Synthesis Initialization | Checksum: 210b152d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.911 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 210b152d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.914 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.281 | TNS=-33.222 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 210b152d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.936 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 70 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[4][13].  Re-placed instance fir_filter_i4/p_data_reg[4][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_15_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_15
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][13].  Re-placed instance fir_filter_i4/p_data_reg[0][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_14_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_14
INFO: [Physopt 32-663] Processed net fir_filter_i4/r_coeff_reg[3][3]_repN.  Re-placed instance fir_filter_i4/r_coeff_reg[4][3]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_11_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_11
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_12_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_12
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_10_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_10
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_13_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_13
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[4][4].  Re-placed instance fir_filter_i4/p_data_reg[4][4]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[4][0].  Re-placed instance fir_filter_i4/p_data_reg[4][0]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][12].  Re-placed instance fir_filter_i4/p_data_reg[0][12]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][4].  Re-placed instance fir_filter_i4/p_data_reg[0][4]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][0].  Re-placed instance fir_filter_i4/p_data_reg[0][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][5].  Did not re-place instance fir_filter_i4/p_data_reg[4][5]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[4][7].  Re-placed instance fir_filter_i4/p_data_reg[4][7]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[4][10].  Re-placed instance fir_filter_i4/p_data_reg[4][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][8].  Did not re-place instance fir_filter_i4/p_data_reg[4][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][5].  Did not re-place instance fir_filter_i4/p_data_reg[0][5]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][7].  Re-placed instance fir_filter_i4/p_data_reg[0][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[4][2].  Re-placed instance fir_filter_i4/p_data_reg[4][2]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][10].  Re-placed instance fir_filter_i4/p_data_reg[0][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][8].  Did not re-place instance fir_filter_i4/p_data_reg[0][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][1].  Did not re-place instance fir_filter_i4/p_data_reg[4][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][2].  Did not re-place instance fir_filter_i4/p_data_reg[0][2]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[4][12].  Re-placed instance fir_filter_i4/p_data_reg[4][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][1].  Did not re-place instance fir_filter_i4/p_data_reg[0][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][11].  Did not re-place instance fir_filter_i4/p_data_reg[4][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][9].  Did not re-place instance fir_filter_i4/p_data_reg[4][9]
INFO: [Physopt 32-663] Processed net fir_filter_i4/o_data[2]_i_6_n_0.  Re-placed instance fir_filter_i4/o_data[2]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][3].  Did not re-place instance fir_filter_i4/p_data_reg[4][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][6].  Did not re-place instance fir_filter_i4/p_data_reg[4][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][11].  Did not re-place instance fir_filter_i4/p_data_reg[0][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][9].  Did not re-place instance fir_filter_i4/p_data_reg[0][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][3].  Did not re-place instance fir_filter_i4/p_data_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][6].  Did not re-place instance fir_filter_i4/p_data_reg[0][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_8_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_9_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_9
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[1].  Did not re-place instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_4
INFO: [Physopt 32-661] Optimized 15 nets.  Re-placed 15 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 15 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.253 | TNS=-32.774 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 1c0590ece

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 69 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Multi Cell Placement Optimization | Checksum: 1c0590ece

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 6 Rewire | Checksum: 1c0590ece

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 29 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net fir_filter_i4/r_coeff_reg[3][3]_repN. Replicated 3 times.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg[4][5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg[0][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg[4][8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg[4][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg[0][5]. Replicated 1 times.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg[0][8]. Replicated 1 times.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg[0][7]. Replicated 1 times.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg[0][12]. Replicated 1 times.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg[0][1]. Replicated 1 times.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 10 nets. Created 12 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.253 | TNS=-32.774 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 191fab328

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 191fab328

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 71 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][13].  Did not re-place instance fir_filter_i4/p_data_reg[4][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_15_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_15
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][13].  Did not re-place instance fir_filter_i4/p_data_reg[0][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_14_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_14
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_11_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_11
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_12_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_12
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_10_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_10
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_13_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_13
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][7].  Did not re-place instance fir_filter_i4/p_data_reg[4][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][4]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[4][4]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][10].  Did not re-place instance fir_filter_i4/p_data_reg[4][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][8]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[4][8]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][0].  Did not re-place instance fir_filter_i4/p_data_reg[4][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][2].  Did not re-place instance fir_filter_i4/p_data_reg[4][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][8]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][8]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][1].  Did not re-place instance fir_filter_i4/p_data_reg[4][1]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][2].  Re-placed instance fir_filter_i4/p_data_reg[0][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][10].  Did not re-place instance fir_filter_i4/p_data_reg[0][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][5]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][5]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][7]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][7]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][5]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[4][5]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][0].  Did not re-place instance fir_filter_i4/p_data_reg[0][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][11].  Did not re-place instance fir_filter_i4/p_data_reg[4][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][9].  Did not re-place instance fir_filter_i4/p_data_reg[4][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][12].  Did not re-place instance fir_filter_i4/p_data_reg[4][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][3].  Did not re-place instance fir_filter_i4/p_data_reg[4][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][6].  Did not re-place instance fir_filter_i4/p_data_reg[4][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][4]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][4]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][1]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][1]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][11].  Did not re-place instance fir_filter_i4/p_data_reg[0][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][9].  Did not re-place instance fir_filter_i4/p_data_reg[0][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][3].  Did not re-place instance fir_filter_i4/p_data_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][6].  Did not re-place instance fir_filter_i4/p_data_reg[0][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[3][3]_repN_1.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_replica_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][12]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][12]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_8_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_9_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_9
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[3][3]_repN_2.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_replica_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[1].  Did not re-place instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_4
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.253 | TNS=-32.774 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 1f9e1706c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 70 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Multi Cell Placement Optimization | Checksum: 1f9e1706c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 11 Rewire | Checksum: 1f9e1706c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 6 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/r_coeff_reg[3][3]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/r_coeff_reg[3][3]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 12 Critical Cell Optimization | Checksum: 1e1b3590a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1e1b3590a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 1e1b3590a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 71 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][13].  Did not re-place instance fir_filter_i4/p_data_reg[4][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_15_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_15
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][13].  Did not re-place instance fir_filter_i4/p_data_reg[0][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_14_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_14
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_11_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_11
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_12_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_12
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_10_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_10
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_13_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_13
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][7].  Did not re-place instance fir_filter_i4/p_data_reg[4][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][4]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[4][4]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][10].  Did not re-place instance fir_filter_i4/p_data_reg[4][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][8]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[4][8]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][0].  Did not re-place instance fir_filter_i4/p_data_reg[4][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][2].  Did not re-place instance fir_filter_i4/p_data_reg[4][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][8]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][8]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][1].  Did not re-place instance fir_filter_i4/p_data_reg[4][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][10].  Did not re-place instance fir_filter_i4/p_data_reg[0][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][5]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][5]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][7]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][7]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][5]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[4][5]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][0].  Did not re-place instance fir_filter_i4/p_data_reg[0][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][2].  Did not re-place instance fir_filter_i4/p_data_reg[0][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][11].  Did not re-place instance fir_filter_i4/p_data_reg[4][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][9].  Did not re-place instance fir_filter_i4/p_data_reg[4][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][12].  Did not re-place instance fir_filter_i4/p_data_reg[4][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][3].  Did not re-place instance fir_filter_i4/p_data_reg[4][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][6].  Did not re-place instance fir_filter_i4/p_data_reg[4][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][4]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][4]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][1]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][1]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][11].  Did not re-place instance fir_filter_i4/p_data_reg[0][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][9].  Did not re-place instance fir_filter_i4/p_data_reg[0][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][3].  Did not re-place instance fir_filter_i4/p_data_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][6].  Did not re-place instance fir_filter_i4/p_data_reg[0][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[3][3]_repN_1.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_replica_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][12]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][12]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_8_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_9_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_9
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[3][3]_repN_2.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_replica_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[1].  Did not re-place instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_4
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 70 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 Multi Cell Placement Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 17 Rewire | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 8 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Critical Pin Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 71 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][13].  Did not re-place instance fir_filter_i4/p_data_reg[4][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_15_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_15
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][13].  Did not re-place instance fir_filter_i4/p_data_reg[0][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_14_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_14
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_11_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_11
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_12_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_12
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_10_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_10
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_13_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_13
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][7].  Did not re-place instance fir_filter_i4/p_data_reg[4][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][4]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[4][4]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][10].  Did not re-place instance fir_filter_i4/p_data_reg[4][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][8]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[4][8]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][0].  Did not re-place instance fir_filter_i4/p_data_reg[4][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][2].  Did not re-place instance fir_filter_i4/p_data_reg[4][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][8]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][8]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][1].  Did not re-place instance fir_filter_i4/p_data_reg[4][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][10].  Did not re-place instance fir_filter_i4/p_data_reg[0][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][5]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][5]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][7]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][7]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][5]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[4][5]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][0].  Did not re-place instance fir_filter_i4/p_data_reg[0][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][2].  Did not re-place instance fir_filter_i4/p_data_reg[0][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][11].  Did not re-place instance fir_filter_i4/p_data_reg[4][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][9].  Did not re-place instance fir_filter_i4/p_data_reg[4][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][12].  Did not re-place instance fir_filter_i4/p_data_reg[4][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][3].  Did not re-place instance fir_filter_i4/p_data_reg[4][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][6].  Did not re-place instance fir_filter_i4/p_data_reg[4][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][4]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][4]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][1]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][1]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][11].  Did not re-place instance fir_filter_i4/p_data_reg[0][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][9].  Did not re-place instance fir_filter_i4/p_data_reg[0][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][3].  Did not re-place instance fir_filter_i4/p_data_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][6].  Did not re-place instance fir_filter_i4/p_data_reg[0][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[3][3]_repN_1.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_replica_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][12]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][12]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_8_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_9_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_9
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[3][3]_repN_2.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_replica_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[1].  Did not re-place instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_4
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 70 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 Multi Cell Placement Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1dfc8ba7f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.253 | TNS=-32.774 |
INFO: [Physopt 32-702] Processed net fir_filter_i4/Q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][13].  Did not re-place instance fir_filter_i4/p_data_reg[4][13]
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_data_reg[4][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_0_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__3_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__2_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/Q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][13].  Did not re-place instance fir_filter_i4/p_data_reg[4][13]
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_data_reg[4][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_0_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__3_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__2_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.253 | TNS=-32.774 |
Phase 32 Critical Path Optimization | Checksum: ce276a79

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 1554.117 ; gain = 0.000

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: ce276a79

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.253 | TNS=-32.774 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.028  |          0.448  |            0  |              0  |                    16  |           0  |           4  |  00:00:12  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |           12  |              0  |                    10  |           0  |           3  |  00:00:06  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                   |          0.028  |          0.448  |           12  |              0  |                    26  |           0  |          32  |  00:00:18  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.117 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 222e1c8ee

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
524 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 1554.117 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1554.117 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_142/fir8_test_physopt.dcp' has been generated.
Command: route_design -directive AlternateCLBRouting
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AlternateCLBRouting'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a1b4cc48 ConstDB: 0 ShapeSum: 863792b5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9dc2f290

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.422 ; gain = 11.305
Post Restoration Checksum: NetGraph: 9705eebc NumContArr: 6bd03d4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9dc2f290

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.422 ; gain = 11.305

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9dc2f290

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.398 ; gain = 17.281

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9dc2f290

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.398 ; gain = 17.281
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25942db52

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1575.887 ; gain = 21.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.239 | TNS=-32.550| WHS=-1.542 | THS=-145.703|

Phase 2 Router Initialization | Checksum: 23f55acac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1576.035 ; gain = 21.918

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 585
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 585
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14e35561f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.270 ; gain = 23.152

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.447 | TNS=-35.911| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dc86b5b7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.273 ; gain = 23.156

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.416 | TNS=-35.382| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 147bc9443

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.273 ; gain = 23.156

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.406 | TNS=-35.222| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1e1fff23e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.273 ; gain = 23.156

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.406 | TNS=-35.222| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: d46564bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.273 ; gain = 23.156
Phase 4 Rip-up And Reroute | Checksum: d46564bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.273 ; gain = 23.156

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 192b4b790

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.273 ; gain = 23.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.327 | TNS=-33.958| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 7ea470a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.273 ; gain = 23.156

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 7ea470a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.273 ; gain = 23.156
Phase 5 Delay and Skew Optimization | Checksum: 7ea470a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.273 ; gain = 23.156

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10e50dc90

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.273 ; gain = 23.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.325 | TNS=-33.926| WHS=0.120  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10e50dc90

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.273 ; gain = 23.156
Phase 6 Post Hold Fix | Checksum: 10e50dc90

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.273 ; gain = 23.156

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 11bc9f028

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1577.277 ; gain = 23.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.325 | TNS=-33.926| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 11bc9f028

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1577.277 ; gain = 23.160

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.193654 %
  Global Horizontal Routing Utilization  = 0.137819 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 11bc9f028

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1577.277 ; gain = 23.160

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 11bc9f028

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1743a5031

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.289 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.324. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 104439c90

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1579.289 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 1743a5031

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 579b747b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1579.289 ; gain = 25.172
Post Restoration Checksum: NetGraph: 22d2335e NumContArr: f214c25c Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 114e6f5ba

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 114e6f5ba

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 114e6f5ba

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 13.4 Timing Verification

Phase 13.4.1 Update Timing
Phase 13.4.1 Update Timing | Checksum: fa82aaf3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1579.289 ; gain = 25.172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.324 | TNS=-33.899| WHS=0.128  | THS=0.000  |

Phase 13.4 Timing Verification | Checksum: fa82aaf3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1579.289 ; gain = 25.172
 Number of Nodes with overlaps = 0

Phase 13.5 Update Timing
Phase 13.5 Update Timing | Checksum: 1409ddbaa

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1579.289 ; gain = 25.172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.405 | TNS=-35.206| WHS=-1.514 | THS=-145.673|

Phase 13 Router Initialization | Checksum: 16a1cd085

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1579.289 ; gain = 25.172

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.193654 %
  Global Horizontal Routing Utilization  = 0.137819 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
 Number of Nodes with overlaps = 0
Phase 14 Initial Routing | Checksum: f4b00ad2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.404 | TNS=-35.190| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 11b701ae2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.404 | TNS=-35.190| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1778a19f6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.289 ; gain = 25.172
Phase 15 Rip-up And Reroute | Checksum: 1778a19f6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 193593266

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.289 ; gain = 25.172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.325 | TNS=-33.926| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 16e617ad7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 16e617ad7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.289 ; gain = 25.172
Phase 16 Delay and Skew Optimization | Checksum: 16e617ad7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1a060ae1a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.289 ; gain = 25.172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.325 | TNS=-33.926| WHS=0.120  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1a060ae1a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.289 ; gain = 25.172
Phase 17 Post Hold Fix | Checksum: 1a060ae1a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 215b51182

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.289 ; gain = 25.172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.325 | TNS=-33.926| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 215b51182

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.289 ; gain = 25.172

Phase 19 Reset Design
INFO: [Route 35-307] 589 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 3581991c NumContArr: 8f0e8a5 Constraints: 0 Timing: d88371cf
Phase 19 Reset Design | Checksum: 116f5f390

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1584.520 ; gain = 30.402

Phase 20 Post Router Timing
INFO: [Route 35-62] Timer settings changed to match sign-off timing analysis. Setup and Hold analysis on slow, fast Corners with nearest common node skew is enabled.
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-2.324 | TNS=-33.899| WHS=0.128  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: 11891b098

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1584.520 ; gain = 30.402
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1584.520 ; gain = 30.402

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
557 Infos, 34 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1584.520 ; gain = 30.402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1584.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1584.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_142/fir8_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
Command: report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_142/fir8_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
Command: report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_142/fir8_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
Command: report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
571 Infos, 34 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fir8_test_route_status.rpt -pb fir8_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fir8_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fir8_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fir8_test_bus_skew_routed.rpt -pb fir8_test_bus_skew_routed.pb -rpx fir8_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr  8 15:03:30 2020...
