 
****************************************
Report : qor
Design : floating_point_multiplier_sequential
Version: U-2022.12-SP7
Date   : Sat Dec 23 19:34:39 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.47
  Critical Path Slack:           1.36
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        456
  Leaf Cell Count:               1600
  Buf/Inv Cell Count:             112
  Buf Cell Count:                  27
  Inv Cell Count:                  85
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1499
  Sequential Cell Count:          101
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    22233.599848
  Noncombinational Area:  3246.796852
  Buf/Inv Area:            619.315216
  Total Buffer Area:           149.30
  Total Inverter Area:         470.02
  Macro/Black Box Area:      0.000000
  Net Area:               1413.427701
  -----------------------------------
  Cell Area:             25480.396700
  Design Area:           26893.824401


  Design Rules
  -----------------------------------
  Total Number of Nets:          2210
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.05
  Logic Optimization:                  0.24
  Mapping Optimization:                0.39
  -----------------------------------------
  Overall Compile Time:                3.24
  Overall Compile Wall Clock Time:     3.49

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
