#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e40c8e6b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e40c8c2b30 .scope module, "top" "top" 3 4;
 .timescale 0 0;
v000001e40c8f4a60_0 .var/2u "clk", 0 0;
S_000001e40c8c2cc0 .scope module, "inst1_1" "sub1" 3 8, 3 26 0, S_000001e40c8c2b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_000001e40c5bd740 .param/l "pa" 0 3 27, +C4<00000000000000000000000000000011>;
v000001e40c8e68c0_0 .var/2u "arr1", 2 0;
v000001e40c8c2e50_0 .net "clk", 0 0, v000001e40c8f4a60_0;  1 drivers
S_000001e40c8f3fc0 .scope module, "inst1_2" "sub1" 3 9, 3 26 0, S_000001e40c8c2b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_000001e40c5bd540 .param/l "pa" 0 3 27, +C4<00000000000000000000000000000011>;
v000001e40c8c2ef0_0 .var/2u "arr1", 2 0;
v000001e40c8f4150_0 .net "clk", 0 0, v000001e40c8f4a60_0;  alias, 1 drivers
S_000001e40c8f41f0 .scope module, "inst1_3" "sub1" 3 11, 3 26 0, S_000001e40c8c2b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_000001e40c5bcb40 .param/l "pa" 0 3 27, +C4<00000000000000000000000000000101>;
v000001e40c8f4380_0 .var/2u "arr1", 4 0;
v000001e40c8f4420_0 .net "clk", 0 0, v000001e40c8f4a60_0;  alias, 1 drivers
S_000001e40c8f44c0 .scope module, "inst1_4" "sub1" 3 12, 3 26 0, S_000001e40c8c2b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_000001e40c5bcbc0 .param/l "pa" 0 3 27, +C4<00000000000000000000000000000011>;
v000001e40c8f4650_0 .var/2u "arr1", 2 0;
v000001e40c8f46f0_0 .net "clk", 0 0, v000001e40c8f4a60_0;  alias, 1 drivers
S_000001e40c8f4790 .scope module, "inst1_5" "sub1" 3 13, 3 26 0, S_000001e40c8c2b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_000001e40c5bcec0 .param/l "pa" 0 3 27, +C4<00000000000000000000000000000110>;
v000001e40c8f4920_0 .var/2u "arr1", 5 0;
v000001e40c8f49c0_0 .net "clk", 0 0, v000001e40c8f4a60_0;  alias, 1 drivers
    .scope S_000001e40c8c2cc0;
T_0 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e40c8e68c0_0, 4, 1;
    %end;
    .thread T_0;
    .scope S_000001e40c8f3fc0;
T_1 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e40c8c2ef0_0, 4, 1;
    %end;
    .thread T_1;
    .scope S_000001e40c8f41f0;
T_2 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e40c8f4380_0, 4, 1;
    %end;
    .thread T_2;
    .scope S_000001e40c8f44c0;
T_3 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e40c8f4650_0, 4, 1;
    %end;
    .thread T_3;
    .scope S_000001e40c8f4790;
T_4 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e40c8f4920_0, 4, 1;
    %end;
    .thread T_4;
    .scope S_000001e40c8c2b30;
T_5 ;
    %delay 5, 0;
    %load/vec4 v000001e40c8f4a60_0;
    %inv;
    %store/vec4 v000001e40c8f4a60_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e40c8c2b30;
T_6 ;
    %vpi_call/w 3 16 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 17 "$dumpvars" {0 0 0};
    %delay 100, 0;
    %vpi_call/w 3 21 "$display", "at time = %0d", $time, ", end of the sim" {0 0 0};
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "src/top.sv";
