0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0_1/sim/design_1_blk_mem_gen_0_0.v,1744896031,verilog,,C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0_clk_wiz.v,,design_1_blk_mem_gen_0_0,,,../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.v,1744981616,verilog,,,,design_1_clk_wiz_0_0,,,../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0_clk_wiz.v,1744981616,verilog,,C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.v,,design_1_clk_wiz_0_0_clk_wiz,,,../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_cntl_0_0_1/sim/design_1_cntl_0_0.vhd,1744896031,vhdl,,,,design_1_cntl_0_0,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_ov7670_controller_0_0_1/sim/design_1_ov7670_controller_0_0.vhd,1744981616,vhdl,,,,design_1_ov7670_controller_0_0,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_ovo_7670_caputre_0_0_1/sim/design_1_ovo_7670_caputre_0_0.vhd,1744896031,vhdl,,,,design_1_ovo_7670_caputre_0_0,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_vga_0_0_1/sim/design_1_vga_0_0.vhd,1744979003,vhdl,,,,design_1_vga_0_0,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/sim/design_1.vhd,1744981616,vhdl,,,,design_1,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.srcs/sim_1/new/design_1_wrapper_TB.vhd,1744982105,vhdl,,,,design_1_wrapper_tb,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1744981616,vhdl,,,,design_1_wrapper,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/ov7670_controller.vhd,1744896031,vhdl,,,,ov7670_controller,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/cntl.vhd,1744896031,vhdl,,,,cntl,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/i2c_sender.vhd,1744896031,vhdl,,,,i2c_sender,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/ov7670_registers.vhd,1744981450,vhdl,,,,ov7670_registers,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/ovo_7670_caputre.vhd,1744896031,vhdl,,,,ovo_7670_caputre,,,,,,,,
C:/Users/idowe/myProjects/FPGA-image-interpolator/OV7670_VGA/vga.vhd,1744978933,vhdl,,,,vga,,,,,,,,
