$date
	Fri Oct 23 19:14:00 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Lab_8 $end
$var wire 4 ! alu [3:0] $end
$var wire 8 " Memoria [7:0] $end
$var wire 12 # COUNTER [11:0] $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$var reg 1 & CLK $end
$var reg 11 ' D [10:0] $end
$var reg 1 ( EC $end
$var reg 1 ) LOAD $end
$var reg 1 * RESET $end
$var reg 11 + add [10:0] $end
$var reg 3 , sel [2:0] $end
$scope module U1 $end
$var wire 1 ( CLK $end
$var wire 11 - D [10:0] $end
$var wire 1 ) ENABLE $end
$var wire 1 * LOAD $end
$var wire 1 & RESET $end
$var reg 11 . out [10:0] $end
$upscope $end
$scope module U2 $end
$var wire 11 / AD [10:0] $end
$var wire 8 0 D [7:0] $end
$upscope $end
$scope module U3 $end
$var wire 4 1 A [3:0] $end
$var wire 4 2 B [3:0] $end
$var wire 3 3 sel [2:0] $end
$var reg 5 4 X [4:0] $end
$var reg 4 5 Y [3:0] $end
$var reg 1 6 menor $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
x*
x)
x(
bx '
0&
bx %
bx $
b0xxxxxxxxxxx #
bx "
bx !
$end
#1
b0 #
b0 .
1&
#2
0&
#3
1&
0(
0)
b10100 '
b10100 -
1*
#4
0&
0*
#5
1&
#6
0&
#7
1&
#8
0&
#9
1&
1)
#10
0&
#11
1&
#12
0&
#13
1&
#14
0&
0)
#15
1&
#16
0&
#17
1&
#18
0&
#19
1&
#20
0&
#21
1&
#22
0&
#23
1&
#24
0&
#25
1&
#26
0&
#27
1&
#28
0&
#29
1&
1(
#30
0&
#31
1&
#32
0&
#33
1&
#34
0&
#35
1&
#36
0&
#37
1&
#38
0&
#39
1&
#40
0&
#41
1&
#42
0&
#43
1&
#44
0&
#45
1&
#46
0&
#47
1&
#48
0&
#49
1&
1)
#50
0&
#51
1&
#52
0&
#53
1&
#54
0&
b110010 '
b110010 -
0)
#55
1&
#56
0&
#57
1&
#58
0&
#59
1&
#60
0&
#61
b0 "
b0 0
1&
b0 +
b0 /
#62
0&
#63
b1 "
b1 0
1&
b110111 +
b110111 /
#64
0&
#65
b10 "
b10 0
1&
b1010000 +
b1010000 /
#66
0&
#67
b11 "
b11 0
1&
b1010101 +
b1010101 /
#68
0&
#69
b100 "
b100 0
1&
b1011111 +
b1011111 /
#70
0&
#71
b1100000 "
b1100000 0
1&
b1100000 +
b1100000 /
#72
0&
#73
b101 "
b101 0
1&
b1101 +
b1101 /
#74
0&
#75
b110 "
b110 0
1&
b100011 +
b100011 /
#76
0&
#77
b1100010 "
b1100010 0
1&
b1100010 +
b1100010 /
#78
0&
#79
b1000100 "
b1000100 0
1&
b1000100 +
b1000100 /
#80
b0 !
b0 5
0&
b0 %
b0 2
b0 $
b0 1
b0 ,
b0 3
#81
1&
b1 %
b1 2
#82
b1 !
b1 5
0&
b1 $
b1 1
#83
1&
b1111 %
b1111 2
#84
b1111 !
b1111 5
0&
b1111 $
b1111 1
#85
1&
#86
b0 !
b0 5
0&
b0 %
b0 2
b0 $
b0 1
b1 ,
b1 3
#87
b1111 !
b1111 5
1&
b1111 $
b1111 1
#88
b0 !
b0 5
0&
b0 $
b0 1
#89
b1111 !
b1111 5
1&
b1111 %
b1111 2
#90
0&
b1111 $
b1111 1
#91
1&
#92
b0 !
b0 5
b0 4
0&
b0 %
b0 2
b0 $
b0 1
b10 ,
b10 3
#93
b10 !
b10 5
b10 4
1&
b1 %
b1 2
b1 $
b1 1
#94
b1111 !
b1111 5
b1111 4
0&
b0 %
b0 2
b1111 $
b1111 1
#95
b1010 !
b1010 5
b1010 4
1&
b11 %
b11 2
b111 $
b111 1
#96
b0 !
b0 5
b10000 4
0&
b1 %
b1 2
b1111 $
b1111 1
#97
1&
#98
0&
b11 ,
b11 3
#99
1&
b1 $
b1 1
#100
0&
b1111 %
b1111 2
b1111 $
b1111 1
#101
1&
#102
0&
b0 %
b0 2
b0 $
b0 1
b100 ,
b100 3
#103
b1111 !
b1111 5
1&
b1111 $
b1111 1
#104
b0 !
b0 5
0&
b1111 %
b1111 2
#105
1&
#106
b1111 !
b1111 5
0&
b0 %
b0 2
b0 $
b0 1
b101 ,
b101 3
#107
b0 !
b0 5
1&
b1111 %
b1111 2
#108
b1111 !
b1111 5
0&
b1111 $
b1111 1
#109
1&
b0 %
b0 2
#110
0&
#111
b0 !
b0 5
b0 4
1&
b0 $
b0 1
b110 ,
b110 3
#112
b1001 !
b1001 5
b1001 4
0&
b1 %
b1 2
b1010 $
b1010 1
#113
b101 !
b101 5
b101 4
1&
b1010 %
b1010 2
b1111 $
b1111 1
#114
b1 !
b1 5
b1 4
0&
b110 %
b110 2
b111 $
b111 1
#115
b0 !
b0 5
b0 4
1&
b1 %
b1 2
b1 $
b1 1
#116
0&
#117
06
1&
b0 %
b0 2
b0 $
b0 1
b111 ,
b111 3
#118
0&
b1 %
b1 2
b1 $
b1 1
#119
1&
b1111 %
b1111 2
b1111 $
b1111 1
#120
b1111 !
b1111 5
16
0&
b1 $
b1 1
#121
1&
b1011 %
b1011 2
b1010 $
b1010 1
#122
b0 !
b0 5
06
0&
b1010 %
b1010 2
b1011 $
b1011 1
#123
1&
b1 %
b1 2
b1000 $
b1000 1
#124
0&
#125
1&
#126
0&
#127
1&
#128
0&
#129
1&
#130
0&
#131
1&
#132
0&
#133
1&
#134
0&
#135
1&
#136
0&
#137
1&
#138
0&
#139
1&
#140
0&
#141
1&
#142
0&
#143
1&
#144
0&
#145
1&
