--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dpram_mem.twx dpram_mem.ncd -o dpram_mem.twr dpram_mem.pcf

Design file:              dpram_mem.ncd
Physical constraint file: dpram_mem.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ADDR_IN<0>  |    0.644(R)|      FAST  |    0.405(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_IN<1>  |    0.581(R)|      FAST  |    0.401(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_IN<2>  |    0.410(R)|      FAST  |    0.654(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_IN<3>  |    0.528(R)|      FAST  |    0.442(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_IN<4>  |    0.500(R)|      FAST  |    0.531(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_IN<5>  |    0.585(R)|      FAST  |    0.406(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_IN<6>  |    0.369(R)|      FAST  |    0.728(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_IN<7>  |    0.429(R)|      FAST  |    0.608(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_OUT<0> |    0.287(R)|      FAST  |    0.842(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_OUT<1> |    0.403(R)|      FAST  |    0.683(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_OUT<2> |    0.418(R)|      FAST  |    0.666(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_OUT<3> |    0.286(R)|      FAST  |    0.833(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_OUT<4> |    0.209(R)|      FAST  |    0.940(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_OUT<5> |    0.301(R)|      FAST  |    0.882(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_OUT<6> |    0.319(R)|      FAST  |    0.786(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDR_OUT<7> |    0.065(R)|      FAST  |    1.098(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIN<0>      |    0.487(R)|      FAST  |    0.428(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIN<1>      |    0.895(R)|      SLOW  |   -0.026(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIN<2>      |    0.612(R)|      FAST  |    0.314(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIN<3>      |    0.526(R)|      FAST  |    0.386(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIN<4>      |    0.841(R)|      SLOW  |    0.030(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIN<5>      |    0.719(R)|      SLOW  |    0.142(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIN<6>      |    0.997(R)|      SLOW  |   -0.127(R)|      SLOW  |CLK_BUFGP         |   0.000|
DIN<7>      |    0.750(R)|      SLOW  |    0.112(R)|      SLOW  |CLK_BUFGP         |   0.000|
WE          |    0.437(R)|      FAST  |    0.840(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DOUT<0>     |         8.597(R)|      SLOW  |         4.775(R)|      FAST  |CLK_BUFGP         |   0.000|
DOUT<1>     |         9.104(R)|      SLOW  |         5.103(R)|      FAST  |CLK_BUFGP         |   0.000|
DOUT<2>     |         8.758(R)|      SLOW  |         4.872(R)|      FAST  |CLK_BUFGP         |   0.000|
DOUT<3>     |         8.806(R)|      SLOW  |         4.940(R)|      FAST  |CLK_BUFGP         |   0.000|
DOUT<4>     |         8.806(R)|      SLOW  |         4.940(R)|      FAST  |CLK_BUFGP         |   0.000|
DOUT<5>     |         9.444(R)|      SLOW  |         5.352(R)|      FAST  |CLK_BUFGP         |   0.000|
DOUT<6>     |         9.484(R)|      SLOW  |         5.399(R)|      FAST  |CLK_BUFGP         |   0.000|
DOUT<7>     |         9.470(R)|      SLOW  |         5.367(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Fri Dec 05 15:32:18 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 261 MB



