

================================================================
== Vitis HLS Report for 'recvData_consumeData'
================================================================
* Date:           Sun Dec 11 15:14:48 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.534 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1275_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_1281_2  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 3 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rxByteCnt_V = alloca i32 1"   --->   Operation 5 'alloca' 'rxByteCnt_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %nextRxPacketLength3, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_tcp_rx_data_V_data_V, i64 %s_axis_tcp_rx_data_V_keep_V, i64 %s_axis_tcp_rx_data_V_strb_V, i1 %s_axis_tcp_rx_data_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_tcp_rx_data_V_data_V, i64 %s_axis_tcp_rx_data_V_keep_V, i64 %s_axis_tcp_rx_data_V_strb_V, i1 %s_axis_tcp_rx_data_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_tcp_rx_data_V_data_V, i64 %s_axis_tcp_rx_data_V_keep_V, i64 %s_axis_tcp_rx_data_V_strb_V, i1 %s_axis_tcp_rx_data_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_tcp_rx_data_V_data_V, i64 %s_axis_tcp_rx_data_V_keep_V, i64 %s_axis_tcp_rx_data_V_strb_V, i1 %s_axis_tcp_rx_data_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %expRxBytePerSession, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.40ns)   --->   "%expRxBytePerSession_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %expRxBytePerSession"   --->   Operation 19 'read' 'expRxBytePerSession_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %nextRxPacketLength3, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_tcp_rx_data_V_data_V, i64 %s_axis_tcp_rx_data_V_keep_V, i64 %s_axis_tcp_rx_data_V_strb_V, i1 %s_axis_tcp_rx_data_V_last_V, void @empty_30, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_net_out, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln1275 = store i64 0, i64 %rxByteCnt_V" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1275->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 27 'store' 'store_ln1275' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1275 = br void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1275->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 28 'br' 'br_ln1275' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln1272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1272->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 29 'specloopname' 'specloopname_ln1272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P0A.i2P0A.i2P0A.i1P0A, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V, i32 1"   --->   Operation 30 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %nextRxPacketLength3, i32 1" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 31 'nbreadreq' 'tmp_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_2 : Operation 32 [1/1] (0.12ns)   --->   "%and_ln1276 = and i1 %tmp, i1 %tmp_i_i" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1276->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 32 'and' 'and_ln1276' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1276 = br i1 %and_ln1276, void %._crit_edge.i.i, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1276->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 33 'br' 'br_ln1276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %s_axis_tcp_rx_meta_V_data_V, i2 %s_axis_tcp_rx_meta_V_keep_V, i2 %s_axis_tcp_rx_meta_V_strb_V, i1 %s_axis_tcp_rx_meta_V_last_V"   --->   Operation 34 'read' 'empty' <Predicate = (and_ln1276)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (1.23ns)   --->   "%tmp_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %nextRxPacketLength3" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp_10' <Predicate = (and_ln1276)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1281 = br void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1281->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 36 'br' 'br_ln1281' <Predicate = (and_ln1276)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16"   --->   Operation 38 'specloopname' 'specloopname_ln293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_68 = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_tcp_rx_data_V_data_V, i64 %s_axis_tcp_rx_data_V_keep_V, i64 %s_axis_tcp_rx_data_V_strb_V, i1 %s_axis_tcp_rx_data_V_last_V"   --->   Operation 39 'read' 'empty_68' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%din_assign = extractvalue i641 %empty_68"   --->   Operation 40 'extractvalue' 'din_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%lastWord = extractvalue i641 %empty_68"   --->   Operation 41 'extractvalue' 'lastWord' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.41ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %s_data_net_out, i512 %din_assign" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'write' 'write_ln174' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1285 = br i1 %lastWord, void, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1285->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 43 'br' 'br_ln1285' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%rxByteCnt_V_load = load i64 %rxByteCnt_V"   --->   Operation 44 'load' 'rxByteCnt_V_load' <Predicate = (and_ln1276)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i16 %tmp_10"   --->   Operation 45 'zext' 'zext_ln208' <Predicate = (and_ln1276)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.14ns)   --->   "%rxByteCnt_V_3 = add i64 %rxByteCnt_V_load, i64 %zext_ln208"   --->   Operation 46 'add' 'rxByteCnt_V_3' <Predicate = (and_ln1276)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln1287 = store i64 %rxByteCnt_V_3, i64 %rxByteCnt_V" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1287->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 47 'store' 'store_ln1287' <Predicate = (and_ln1276)> <Delay = 0.38>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1287 = br void %._crit_edge.i.i" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1287->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 48 'br' 'br_ln1287' <Predicate = (and_ln1276)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%rxByteCnt_V_4 = load i64 %rxByteCnt_V"   --->   Operation 49 'load' 'rxByteCnt_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.06ns)   --->   "%icmp_ln878 = icmp_ult  i64 %rxByteCnt_V_4, i64 %expRxBytePerSession_read"   --->   Operation 50 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln1289 = br i1 %icmp_ln878, void %.exit, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1289->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 51 'br' 'br_ln1289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln1331 = ret" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1331]   --->   Operation 52 'ret' 'ret_ln1331' <Predicate = (!icmp_ln878)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nextRxPacketLength3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ expRxBytePerSession]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_axis_tcp_rx_meta_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_rx_meta_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_rx_meta_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_rx_meta_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_rx_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_rx_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_rx_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_rx_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_data_net_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rxByteCnt_V              (alloca       ) [ 01111]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
expRxBytePerSession_read (read         ) [ 00111]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
specinterface_ln0        (specinterface) [ 00000]
store_ln1275             (store        ) [ 00000]
br_ln1275                (br           ) [ 00000]
specloopname_ln1272      (specloopname ) [ 00000]
tmp                      (nbreadreq    ) [ 00000]
tmp_i_i                  (nbreadreq    ) [ 00000]
and_ln1276               (and          ) [ 00111]
br_ln1276                (br           ) [ 00000]
empty                    (read         ) [ 00000]
tmp_10                   (read         ) [ 00011]
br_ln1281                (br           ) [ 00000]
specpipeline_ln0         (specpipeline ) [ 00000]
specloopname_ln293       (specloopname ) [ 00000]
empty_68                 (read         ) [ 00000]
din_assign               (extractvalue ) [ 00000]
lastWord                 (extractvalue ) [ 00111]
write_ln174              (write        ) [ 00000]
br_ln1285                (br           ) [ 00000]
rxByteCnt_V_load         (load         ) [ 00000]
zext_ln208               (zext         ) [ 00000]
rxByteCnt_V_3            (add          ) [ 00000]
store_ln1287             (store        ) [ 00000]
br_ln1287                (br           ) [ 00000]
rxByteCnt_V_4            (load         ) [ 00000]
icmp_ln878               (icmp         ) [ 00111]
br_ln1289                (br           ) [ 00000]
ret_ln1331               (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nextRxPacketLength3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextRxPacketLength3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="expRxBytePerSession">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expRxBytePerSession"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_tcp_rx_meta_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_rx_meta_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_tcp_rx_meta_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_rx_meta_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_tcp_rx_meta_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_rx_meta_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_tcp_rx_meta_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_rx_meta_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_tcp_rx_data_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_rx_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_tcp_rx_data_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_rx_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_tcp_rx_data_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_rx_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_tcp_rx_data_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_rx_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_data_net_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_data_net_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i16P0A.i2P0A.i2P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="rxByteCnt_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rxByteCnt_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="expRxBytePerSession_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="expRxBytePerSession_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_nbreadreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="2" slack="0"/>
<pin id="86" dir="0" index="3" bw="2" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="0" index="5" bw="1" slack="0"/>
<pin id="89" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_i_i_nbreadreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="21" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="0" index="3" bw="2" slack="0"/>
<pin id="109" dir="0" index="4" bw="1" slack="0"/>
<pin id="110" dir="1" index="5" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_10_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_68_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="641" slack="0"/>
<pin id="124" dir="0" index="1" bw="512" slack="0"/>
<pin id="125" dir="0" index="2" bw="64" slack="0"/>
<pin id="126" dir="0" index="3" bw="64" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="1" index="5" bw="641" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_68/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln174_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="512" slack="0"/>
<pin id="137" dir="0" index="2" bw="512" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln1275_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1275/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="and_ln1276_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1276/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="din_assign_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="641" slack="0"/>
<pin id="154" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="din_assign/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="lastWord_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="641" slack="0"/>
<pin id="159" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="lastWord/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="rxByteCnt_V_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="3"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rxByteCnt_V_load/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln208_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="2"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="rxByteCnt_V_3_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rxByteCnt_V_3/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln1287_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="3"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1287/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="rxByteCnt_V_4_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="3"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rxByteCnt_V_4/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln878_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="3"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="rxByteCnt_V_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="rxByteCnt_V "/>
</bind>
</comp>

<comp id="194" class="1005" name="expRxBytePerSession_read_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="3"/>
<pin id="196" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="expRxBytePerSession_read "/>
</bind>
</comp>

<comp id="199" class="1005" name="and_ln1276_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="2"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln1276 "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_10_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="2"/>
<pin id="205" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="90"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="101"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="111"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="120"><net_src comp="60" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="82" pin="6"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="96" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="122" pin="5"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="160"><net_src comp="122" pin="5"/><net_sink comp="157" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="72" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="197"><net_src comp="76" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="202"><net_src comp="146" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="116" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="164" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_data_net_out | {3 }
 - Input state : 
	Port: recvData_consumeData : nextRxPacketLength3 | {2 }
	Port: recvData_consumeData : expRxBytePerSession | {1 }
	Port: recvData_consumeData : s_axis_tcp_rx_meta_V_data_V | {2 }
	Port: recvData_consumeData : s_axis_tcp_rx_meta_V_keep_V | {2 }
	Port: recvData_consumeData : s_axis_tcp_rx_meta_V_strb_V | {2 }
	Port: recvData_consumeData : s_axis_tcp_rx_meta_V_last_V | {2 }
	Port: recvData_consumeData : s_axis_tcp_rx_data_V_data_V | {3 }
	Port: recvData_consumeData : s_axis_tcp_rx_data_V_keep_V | {3 }
	Port: recvData_consumeData : s_axis_tcp_rx_data_V_strb_V | {3 }
	Port: recvData_consumeData : s_axis_tcp_rx_data_V_last_V | {3 }
  - Chain level:
	State 1
		store_ln1275 : 1
	State 2
	State 3
		write_ln174 : 1
		br_ln1285 : 1
	State 4
		rxByteCnt_V_3 : 1
		store_ln1287 : 2
		icmp_ln878 : 1
		br_ln1289 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    add   |         rxByteCnt_V_3_fu_167        |    0    |    71   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln878_fu_181          |    0    |    29   |
|----------|-------------------------------------|---------|---------|
|    and   |          and_ln1276_fu_146          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          | expRxBytePerSession_read_read_fu_76 |    0    |    0    |
|   read   |          empty_read_fu_104          |    0    |    0    |
|          |          tmp_10_read_fu_116         |    0    |    0    |
|          |         empty_68_read_fu_122        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| nbreadreq|         tmp_nbreadreq_fu_82         |    0    |    0    |
|          |       tmp_i_i_nbreadreq_fu_96       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |       write_ln174_write_fu_134      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|extractvalue|          din_assign_fu_152          |    0    |    0    |
|          |           lastWord_fu_157           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |          zext_ln208_fu_164          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   102   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       and_ln1276_reg_199       |    1   |
|expRxBytePerSession_read_reg_194|   64   |
|       rxByteCnt_V_reg_186      |   64   |
|         tmp_10_reg_203         |   16   |
+--------------------------------+--------+
|              Total             |   145  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   102  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   145  |    -   |
+-----------+--------+--------+
|   Total   |   145  |   102  |
+-----------+--------+--------+
