{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745566671372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745566671372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 15:37:51 2025 " "Processing started: Fri Apr 25 15:37:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745566671372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1745566671372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GPSK -c GPSK --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off GPSK -c GPSK --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1745566671372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1745566671446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1745566671446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/GFSK.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/GFSK.v" { { "Info" "ISGN_ENTITY_NAME" "1 GFSK " "Found entity 1: GFSK" {  } { { "../rtl/GFSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/GFSK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745566675512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745566675512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/test.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_240314 " "Found entity 1: test_240314" {  } { { "../rtl/test.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745566675513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745566675513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/top_GFSK.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/top_GFSK.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_GFSK " "Found entity 1: top_GFSK" {  } { { "../rtl/top_GFSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/top_GFSK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745566675513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745566675513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/da_wave_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/da_wave_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_wave_send " "Found entity 1: da_wave_send" {  } { { "../rtl/da_wave_send.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/da_wave_send.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745566675513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745566675513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fsin_o test.v(12) " "Verilog HDL Implicit Net warning at test.v(12): created implicit net for \"fsin_o\"" {  } { { "../rtl/test.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/test.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1745566675513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fcos_o test.v(13) " "Verilog HDL Implicit Net warning at test.v(13): created implicit net for \"fcos_o\"" {  } { { "../rtl/test.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/test.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1745566675513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_valid test.v(14) " "Verilog HDL Implicit Net warning at test.v(14): created implicit net for \"out_valid\"" {  } { { "../rtl/test.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/test.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1745566675513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n top_GFSK.v(13) " "Verilog HDL Implicit Net warning at top_GFSK.v(13): created implicit net for \"rst_n\"" {  } { { "../rtl/top_GFSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/top_GFSK.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1745566675513 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "GPSK " "Top-level design entity \"GPSK\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1745566675536 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745566675543 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 25 15:37:55 2025 " "Processing ended: Fri Apr 25 15:37:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745566675543 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745566675543 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745566675543 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1745566675543 ""}
