Protel Design System Design Rule Check
PCB File : C:\Users\Onur\Desktop\ONUR_GUZEL\HARDWARE\PCB_PROJECTS\MOTOR_DRIVERS\72V_BLDC_FOC\ALTIUM DESIGNER\CONTROLLER\CONTROLLER.PcbDoc
Date     : 2.03.2025
Time     : 23:27:38

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (102.6mm,106mm) on Top Overlay And Pad D?-1(102.95mm,106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (102.6mm,106mm) on Top Overlay And Pad D?-1(102.95mm,106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (106.6mm,9mm) on Top Overlay And Pad D?-1(106.95mm,9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (106.6mm,9mm) on Top Overlay And Pad D?-1(106.95mm,9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (123.2mm,124.05mm) on Top Overlay And Pad D?-1(123.65mm,124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (123.2mm,124.05mm) on Top Overlay And Pad D?-1(123.65mm,124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (136.6mm,106mm) on Top Overlay And Pad D?-1(136.95mm,106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (136.6mm,106mm) on Top Overlay And Pad D?-1(136.95mm,106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (167.7mm,77mm) on Top Overlay And Pad D?-1(169mm,77mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (167.7mm,77mm) on Top Overlay And Pad D?-1(169mm,77mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (179.2mm,124.05mm) on Top Overlay And Pad D?-1(179.65mm,124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (179.2mm,124.05mm) on Top Overlay And Pad D?-1(179.65mm,124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(102mm,116mm) on Top Layer And Track (102.35mm,115.55mm)(103.35mm,115.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(102mm,116mm) on Top Layer And Track (102.35mm,116.45mm)(103.35mm,116.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(102mm,256mm) on Top Layer And Track (102.35mm,255.55mm)(103.35mm,255.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(102mm,256mm) on Top Layer And Track (102.35mm,256.45mm)(103.35mm,256.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(102mm,96mm) on Top Layer And Track (102.35mm,95.55mm)(103.35mm,95.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(102mm,96mm) on Top Layer And Track (102.35mm,96.45mm)(103.35mm,96.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(106mm,106mm) on Top Layer And Track (106.35mm,105.55mm)(107.35mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(106mm,106mm) on Top Layer And Track (106.35mm,106.45mm)(107.35mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(106mm,116mm) on Top Layer And Track (106.35mm,115.55mm)(107.35mm,115.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(106mm,116mm) on Top Layer And Track (106.35mm,116.45mm)(107.35mm,116.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(106mm,256mm) on Top Layer And Track (106.35mm,255.55mm)(107.35mm,255.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(106mm,256mm) on Top Layer And Track (106.35mm,256.45mm)(107.35mm,256.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(106mm,34mm) on Top Layer And Track (106.35mm,33.55mm)(107.35mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(106mm,34mm) on Top Layer And Track (106.35mm,34.45mm)(107.35mm,34.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(106mm,61mm) on Top Layer And Track (106.35mm,60.55mm)(107.35mm,60.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(106mm,61mm) on Top Layer And Track (106.35mm,61.45mm)(107.35mm,61.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(106mm,96mm) on Top Layer And Track (106.35mm,95.55mm)(107.35mm,95.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(106mm,96mm) on Top Layer And Track (106.35mm,96.45mm)(107.35mm,96.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C?-1(108mm,240mm) on Top Layer And Track (108.6mm,239.2mm)(110.4mm,239.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C?-1(108mm,240mm) on Top Layer And Track (108.6mm,240.8mm)(110.4mm,240.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(111mm,116mm) on Top Layer And Track (111.35mm,115.55mm)(112.35mm,115.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(111mm,116mm) on Top Layer And Track (111.35mm,116.45mm)(112.35mm,116.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(111mm,61mm) on Top Layer And Track (111.35mm,60.55mm)(112.35mm,60.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(111mm,61mm) on Top Layer And Track (111.35mm,61.45mm)(112.35mm,61.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(111mm,77mm) on Top Layer And Track (111.35mm,76.55mm)(112.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(111mm,77mm) on Top Layer And Track (111.35mm,77.45mm)(112.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(111mm,96mm) on Top Layer And Track (111.35mm,95.55mm)(112.35mm,95.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(111mm,96mm) on Top Layer And Track (111.35mm,96.45mm)(112.35mm,96.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C?-1(114mm,240mm) on Top Layer And Track (114.55mm,239.325mm)(115.25mm,239.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C?-1(114mm,240mm) on Top Layer And Track (114.55mm,240.675mm)(115.25mm,240.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(115mm,228mm) on Top Layer And Track (115.35mm,227.55mm)(116.35mm,227.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(115mm,228mm) on Top Layer And Track (115.35mm,228.45mm)(116.35mm,228.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(115mm,61mm) on Top Layer And Track (115.35mm,60.55mm)(116.35mm,60.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(115mm,61mm) on Top Layer And Track (115.35mm,61.45mm)(116.35mm,61.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(115mm,77mm) on Top Layer And Track (115.35mm,76.55mm)(116.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(115mm,77mm) on Top Layer And Track (115.35mm,77.45mm)(116.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(118mm,240mm) on Top Layer And Track (118.35mm,239.55mm)(119.35mm,239.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(118mm,240mm) on Top Layer And Track (118.35mm,240.45mm)(119.35mm,240.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(119mm,228mm) on Top Layer And Track (119.35mm,227.55mm)(120.35mm,227.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(119mm,228mm) on Top Layer And Track (119.35mm,228.45mm)(120.35mm,228.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(119mm,77mm) on Top Layer And Track (119.35mm,76.55mm)(120.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(119mm,77mm) on Top Layer And Track (119.35mm,77.45mm)(120.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(124mm,106mm) on Top Layer And Track (124.35mm,105.55mm)(125.35mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(124mm,106mm) on Top Layer And Track (124.35mm,106.45mm)(125.35mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(124mm,228mm) on Top Layer And Track (124.35mm,227.55mm)(125.35mm,227.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(124mm,228mm) on Top Layer And Track (124.35mm,228.45mm)(125.35mm,228.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(128mm,228mm) on Top Layer And Track (128.35mm,227.55mm)(129.35mm,227.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(128mm,228mm) on Top Layer And Track (128.35mm,228.45mm)(129.35mm,228.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(138mm,9mm) on Top Layer And Track (138.35mm,8.55mm)(139.35mm,8.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(138mm,9mm) on Top Layer And Track (138.35mm,9.45mm)(139.35mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(142mm,9mm) on Top Layer And Track (142.35mm,8.55mm)(143.35mm,8.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(142mm,9mm) on Top Layer And Track (142.35mm,9.45mm)(143.35mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(147mm,9mm) on Top Layer And Track (147.35mm,8.55mm)(148.35mm,8.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(147mm,9mm) on Top Layer And Track (147.35mm,9.45mm)(148.35mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(151mm,9mm) on Top Layer And Track (151.35mm,8.55mm)(152.35mm,8.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(151mm,9mm) on Top Layer And Track (151.35mm,9.45mm)(152.35mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(154mm,106mm) on Top Layer And Track (154.35mm,105.55mm)(155.35mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(154mm,106mm) on Top Layer And Track (154.35mm,106.45mm)(155.35mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(158mm,106mm) on Top Layer And Track (158.35mm,105.55mm)(159.35mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(158mm,106mm) on Top Layer And Track (158.35mm,106.45mm)(159.35mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(163mm,106mm) on Top Layer And Track (163.35mm,105.55mm)(164.35mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(163mm,106mm) on Top Layer And Track (163.35mm,106.45mm)(164.35mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(167mm,106mm) on Top Layer And Track (167.35mm,105.55mm)(168.35mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(167mm,106mm) on Top Layer And Track (167.35mm,106.45mm)(168.35mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(167mm,124mm) on Top Layer And Track (167.35mm,123.55mm)(168.35mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(167mm,124mm) on Top Layer And Track (167.35mm,124.45mm)(168.35mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(192mm,77mm) on Top Layer And Track (192.35mm,76.55mm)(193.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(192mm,77mm) on Top Layer And Track (192.35mm,77.45mm)(193.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(196mm,77mm) on Top Layer And Track (196.35mm,76.55mm)(197.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(196mm,77mm) on Top Layer And Track (196.35mm,77.45mm)(197.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(200mm,50mm) on Top Layer And Track (200.35mm,49.55mm)(201.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(200mm,50mm) on Top Layer And Track (200.35mm,50.45mm)(201.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(200mm,77mm) on Top Layer And Track (200.35mm,76.55mm)(201.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(200mm,77mm) on Top Layer And Track (200.35mm,77.45mm)(201.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(205mm,77mm) on Top Layer And Track (205.35mm,76.55mm)(206.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(205mm,77mm) on Top Layer And Track (205.35mm,77.45mm)(206.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(213mm,50mm) on Top Layer And Track (213.35mm,49.55mm)(214.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(213mm,50mm) on Top Layer And Track (213.35mm,50.45mm)(214.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(218mm,77mm) on Top Layer And Track (218.35mm,76.55mm)(219.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(218mm,77mm) on Top Layer And Track (218.35mm,77.45mm)(219.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(253mm,50mm) on Top Layer And Track (253.35mm,49.55mm)(254.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(253mm,50mm) on Top Layer And Track (253.35mm,50.45mm)(254.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(257mm,50mm) on Top Layer And Track (257.35mm,49.55mm)(258.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(257mm,50mm) on Top Layer And Track (257.35mm,50.45mm)(258.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(340mm,50mm) on Top Layer And Track (340.35mm,49.55mm)(341.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(340mm,50mm) on Top Layer And Track (340.35mm,50.45mm)(341.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(348mm,50mm) on Top Layer And Track (348.35mm,49.55mm)(349.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(348mm,50mm) on Top Layer And Track (348.35mm,50.45mm)(349.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(353mm,50mm) on Top Layer And Track (353.35mm,49.55mm)(354.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(353mm,50mm) on Top Layer And Track (353.35mm,50.45mm)(354.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(376mm,50mm) on Top Layer And Track (376.35mm,49.55mm)(377.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-1(376mm,50mm) on Top Layer And Track (376.35mm,50.45mm)(377.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(103.7mm,116mm) on Top Layer And Track (102.35mm,115.55mm)(103.35mm,115.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(103.7mm,116mm) on Top Layer And Track (102.35mm,116.45mm)(103.35mm,116.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(103.7mm,124mm) on Top Layer And Track (102.35mm,123.55mm)(103.35mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(103.7mm,124mm) on Top Layer And Track (102.35mm,124.45mm)(103.35mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(107.7mm,106mm) on Top Layer And Track (106.35mm,105.55mm)(107.35mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(107.7mm,106mm) on Top Layer And Track (106.35mm,106.45mm)(107.35mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(107.7mm,116mm) on Top Layer And Track (106.35mm,115.55mm)(107.35mm,115.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(107.7mm,116mm) on Top Layer And Track (106.35mm,116.45mm)(107.35mm,116.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(107.7mm,256mm) on Top Layer And Track (106.35mm,255.55mm)(107.35mm,255.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(107.7mm,256mm) on Top Layer And Track (106.35mm,256.45mm)(107.35mm,256.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(107.7mm,50mm) on Top Layer And Track (106.35mm,49.55mm)(107.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(107.7mm,50mm) on Top Layer And Track (106.35mm,50.45mm)(107.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C?-2(111mm,240mm) on Top Layer And Track (108.6mm,239.2mm)(110.4mm,239.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C?-2(111mm,240mm) on Top Layer And Track (108.6mm,240.8mm)(110.4mm,240.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(112.7mm,116mm) on Top Layer And Track (111.35mm,115.55mm)(112.35mm,115.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(112.7mm,116mm) on Top Layer And Track (111.35mm,116.45mm)(112.35mm,116.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(112.7mm,124mm) on Top Layer And Track (111.35mm,123.55mm)(112.35mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(112.7mm,124mm) on Top Layer And Track (111.35mm,124.45mm)(112.35mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(112.7mm,256mm) on Top Layer And Track (111.35mm,255.55mm)(112.35mm,255.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(112.7mm,256mm) on Top Layer And Track (111.35mm,256.45mm)(112.35mm,256.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(112.7mm,96mm) on Top Layer And Track (111.35mm,95.55mm)(112.35mm,95.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(112.7mm,96mm) on Top Layer And Track (111.35mm,96.45mm)(112.35mm,96.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C?-2(115.8mm,240mm) on Top Layer And Track (114.55mm,239.325mm)(115.25mm,239.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C?-2(115.8mm,240mm) on Top Layer And Track (114.55mm,240.675mm)(115.25mm,240.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(116.7mm,228mm) on Top Layer And Track (115.35mm,227.55mm)(116.35mm,227.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(116.7mm,228mm) on Top Layer And Track (115.35mm,228.45mm)(116.35mm,228.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(116.7mm,61mm) on Top Layer And Track (115.35mm,60.55mm)(116.35mm,60.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(116.7mm,61mm) on Top Layer And Track (115.35mm,61.45mm)(116.35mm,61.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(116.7mm,96mm) on Top Layer And Track (115.35mm,95.55mm)(116.35mm,95.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(116.7mm,96mm) on Top Layer And Track (115.35mm,96.45mm)(116.35mm,96.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(120.7mm,228mm) on Top Layer And Track (119.35mm,227.55mm)(120.35mm,227.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(120.7mm,228mm) on Top Layer And Track (119.35mm,228.45mm)(120.35mm,228.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(120.7mm,77mm) on Top Layer And Track (119.35mm,76.55mm)(120.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(120.7mm,77mm) on Top Layer And Track (119.35mm,77.45mm)(120.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(125.7mm,228mm) on Top Layer And Track (124.35mm,227.55mm)(125.35mm,227.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(125.7mm,228mm) on Top Layer And Track (124.35mm,228.45mm)(125.35mm,228.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(125.7mm,77mm) on Top Layer And Track (124.35mm,76.55mm)(125.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(125.7mm,77mm) on Top Layer And Track (124.35mm,77.45mm)(125.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(125.7mm,9mm) on Top Layer And Track (124.35mm,8.55mm)(125.35mm,8.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(125.7mm,9mm) on Top Layer And Track (124.35mm,9.45mm)(125.35mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(132.7mm,24mm) on Top Layer And Track (131.35mm,23.55mm)(132.35mm,23.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(132.7mm,24mm) on Top Layer And Track (131.35mm,24.45mm)(132.35mm,24.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(152.7mm,9mm) on Top Layer And Track (151.35mm,8.55mm)(152.35mm,8.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(152.7mm,9mm) on Top Layer And Track (151.35mm,9.45mm)(152.35mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(155.7mm,106mm) on Top Layer And Track (154.35mm,106.45mm)(155.35mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(159.7mm,106mm) on Top Layer And Track (158.35mm,105.55mm)(159.35mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(159.7mm,106mm) on Top Layer And Track (158.35mm,106.45mm)(159.35mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(160.7mm,50mm) on Top Layer And Track (159.35mm,49.55mm)(160.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(160.7mm,50mm) on Top Layer And Track (159.35mm,50.45mm)(160.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(164.7mm,106mm) on Top Layer And Track (163.35mm,105.55mm)(164.35mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(164.7mm,106mm) on Top Layer And Track (163.35mm,106.45mm)(164.35mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(174.7mm,77mm) on Top Layer And Track (173.35mm,76.55mm)(174.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(174.7mm,77mm) on Top Layer And Track (173.35mm,77.45mm)(174.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(197.7mm,77mm) on Top Layer And Track (196.35mm,76.55mm)(197.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(197.7mm,77mm) on Top Layer And Track (196.35mm,77.45mm)(197.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(201.7mm,77mm) on Top Layer And Track (200.35mm,76.55mm)(201.35mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(201.7mm,77mm) on Top Layer And Track (200.35mm,77.45mm)(201.35mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(250.7mm,50mm) on Top Layer And Track (249.35mm,49.55mm)(250.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(250.7mm,50mm) on Top Layer And Track (249.35mm,50.45mm)(250.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(254.7mm,50mm) on Top Layer And Track (253.35mm,49.55mm)(254.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(254.7mm,50mm) on Top Layer And Track (253.35mm,50.45mm)(254.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(258.7mm,50mm) on Top Layer And Track (257.35mm,49.55mm)(258.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(258.7mm,50mm) on Top Layer And Track (257.35mm,50.45mm)(258.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(284.7mm,50mm) on Top Layer And Track (283.35mm,49.55mm)(284.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(284.7mm,50mm) on Top Layer And Track (283.35mm,50.45mm)(284.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(354.7mm,50mm) on Top Layer And Track (353.35mm,49.55mm)(354.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(354.7mm,50mm) on Top Layer And Track (353.35mm,50.45mm)(354.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(412.7mm,50mm) on Top Layer And Track (411.35mm,49.55mm)(412.35mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C?-2(412.7mm,50mm) on Top Layer And Track (411.35mm,50.45mm)(412.35mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(36.8mm,37.079mm) on Top Layer And Text "C9" (35.255mm,36.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C10-2(36.8mm,37.079mm) on Top Layer And Track (35.55mm,36.404mm)(36.25mm,36.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C10-2(36.8mm,37.079mm) on Top Layer And Track (35.55mm,37.754mm)(36.25mm,37.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-2(36mm,38.866mm) on Top Layer And Text "C10" (34.646mm,38.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C11-2(36mm,38.866mm) on Top Layer And Text "C9" (35.255mm,36.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C11-2(36mm,38.866mm) on Top Layer And Track (35.325mm,39.416mm)(35.325mm,40.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C11-2(36mm,38.866mm) on Top Layer And Track (36.675mm,39.416mm)(36.675mm,40.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C14-1(36mm,48.899mm) on Top Layer And Track (35.2mm,46.499mm)(35.2mm,48.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C14-1(36mm,48.899mm) on Top Layer And Track (36.8mm,46.499mm)(36.8mm,48.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C15-2(36.8mm,50.735mm) on Top Layer And Text "C14" (35.255mm,50.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C15-2(36.8mm,50.735mm) on Top Layer And Track (35.55mm,50.06mm)(36.25mm,50.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C15-2(36.8mm,50.735mm) on Top Layer And Track (35.55mm,51.41mm)(36.25mm,51.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C19-1(102mm,240mm) on Top Layer And Track (102.6mm,239.2mm)(104.4mm,239.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C19-1(102mm,240mm) on Top Layer And Track (102.6mm,240.8mm)(104.4mm,240.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C19-2(105mm,240mm) on Top Layer And Track (102.6mm,239.2mm)(104.4mm,239.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C19-2(105mm,240mm) on Top Layer And Track (102.6mm,240.8mm)(104.4mm,240.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C3-1(37mm,14.026mm) on Top Layer And Track (36.55mm,12.676mm)(36.55mm,13.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C3-1(37mm,14.026mm) on Top Layer And Track (37.45mm,12.676mm)(37.45mm,13.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(36mm,18.648mm) on Top Layer And Text "C4" (35.382mm,18.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C5-2(36mm,18.648mm) on Top Layer And Track (35.325mm,19.198mm)(35.325mm,19.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C5-2(36mm,18.648mm) on Top Layer And Track (36.675mm,19.198mm)(36.675mm,19.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(36mm,27.632mm) on Top Layer And Text "C7" (36.601mm,27.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C8-2(36mm,27.632mm) on Top Layer And Track (35.2mm,28.232mm)(35.2mm,30.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C8-2(36mm,27.632mm) on Top Layer And Track (36.8mm,28.232mm)(36.8mm,30.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D?-1(112.85mm,23.95mm) on Top Layer And Track (112.15mm,24.5mm)(113.55mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D?-1(112.85mm,23.95mm) on Top Layer And Track (113.9mm,21.552mm)(113.9mm,24.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D?-1(169mm,77mm) on Top Layer And Track (169.05mm,76.3mm)(170.45mm,76.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D?-1(169mm,77mm) on Top Layer And Track (169.05mm,77.7mm)(170.45mm,77.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D?-1(171.9mm,49.95mm) on Top Layer And Track (171.325mm,50.5mm)(172.475mm,50.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D?-1(171.9mm,49.95mm) on Top Layer And Track (172.825mm,47.54mm)(172.825mm,50.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D?-2(112.85mm,22.05mm) on Top Layer And Track (113.9mm,21.552mm)(113.9mm,24.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D?-2(129.9mm,48.05mm) on Top Layer And Track (130.825mm,47.54mm)(130.825mm,50.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D?-3(115.15mm,23mm) on Top Layer And Track (114.1mm,21.552mm)(114.1mm,24.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D?-3(132.1mm,49mm) on Top Layer And Track (131.175mm,47.54mm)(131.175mm,50.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D?-3(174.1mm,49mm) on Top Layer And Track (173.175mm,47.54mm)(173.175mm,50.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(120.225mm,256.445mm) on Top Layer And Track (119.35mm,257.12mm)(121.1mm,257.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(120.225mm,256.445mm) on Top Layer And Track (121.45mm,246.85mm)(121.45mm,257.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(120.288mm,115.905mm) on Top Layer And Track (121.4mm,111.55mm)(121.4mm,116.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(120.289mm,60.222mm) on Top Layer And Track (119.525mm,60.79mm)(121.052mm,60.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-1(120.289mm,60.222mm) on Top Layer And Track (121.402mm,55.548mm)(121.402mm,60.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-1(120.289mm,60.222mm) on Top Layer And Track (121.402mm,60.452mm)(124.598mm,60.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(129.025mm,3.8mm) on Top Layer And Track (128.45mm,3.1mm)(128.45mm,4.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(129.025mm,3.8mm) on Top Layer And Track (128.5mm,4.85mm)(131.5mm,4.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(155.288mm,76.445mm) on Top Layer And Track (154.325mm,77.12mm)(156.25mm,77.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-1(155.288mm,76.445mm) on Top Layer And Track (156.6mm,66.85mm)(156.6mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(186.025mm,45.8mm) on Top Layer And Track (185.45mm,45.1mm)(185.45mm,46.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(186.025mm,45.8mm) on Top Layer And Track (185.5mm,46.85mm)(188.5mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC?-1(361.95mm,49.95mm) on Top Layer And Track (361.325mm,50.5mm)(362.575mm,50.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(361.95mm,49.95mm) on Top Layer And Track (362.925mm,47.54mm)(362.925mm,50.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(381.225mm,50.445mm) on Top Layer And Track (380.35mm,51.12mm)(382.1mm,51.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-1(381.225mm,50.445mm) on Top Layer And Track (382.45mm,40.85mm)(382.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-10(125.711mm,56.412mm) on Top Layer And Track (124.598mm,55.548mm)(124.598mm,60.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-10(129.775mm,248.825mm) on Top Layer And Track (128.55mm,246.85mm)(128.55mm,257.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-10(151.712mm,68.825mm) on Top Layer And Track (150.4mm,66.85mm)(150.4mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-10(390.775mm,42.825mm) on Top Layer And Track (389.55mm,40.85mm)(389.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-10(403.775mm,42.825mm) on Top Layer And Track (402.55mm,40.85mm)(402.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-11(129.775mm,250.095mm) on Top Layer And Track (128.55mm,246.85mm)(128.55mm,257.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-11(141.262mm,220.75mm) on Top Layer And Track (142.35mm,217.35mm)(142.35mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-11(151.712mm,70.095mm) on Top Layer And Track (150.4mm,66.85mm)(150.4mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-11(245.775mm,44.095mm) on Top Layer And Track (244.55mm,40.85mm)(244.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-11(280.775mm,44.095mm) on Top Layer And Track (279.55mm,40.85mm)(279.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-11(403.775mm,44.095mm) on Top Layer And Track (402.55mm,40.85mm)(402.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-12(129.775mm,251.365mm) on Top Layer And Track (128.55mm,246.85mm)(128.55mm,257.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-12(138.712mm,71.365mm) on Top Layer And Track (137.4mm,66.85mm)(137.4mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-12(141.262mm,220.25mm) on Top Layer And Track (142.35mm,217.35mm)(142.35mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-12(164.712mm,71.365mm) on Top Layer And Track (163.4mm,66.85mm)(163.4mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-12(390.775mm,45.365mm) on Top Layer And Track (389.55mm,40.85mm)(389.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-12(403.775mm,45.365mm) on Top Layer And Track (402.55mm,40.85mm)(402.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-13(141.262mm,219.75mm) on Top Layer And Track (142.35mm,217.35mm)(142.35mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-13(151.712mm,72.635mm) on Top Layer And Track (150.4mm,66.85mm)(150.4mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-13(164.712mm,72.635mm) on Top Layer And Track (163.4mm,66.85mm)(163.4mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-13(390.775mm,46.635mm) on Top Layer And Track (389.55mm,40.85mm)(389.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-13(403.775mm,46.635mm) on Top Layer And Track (402.55mm,40.85mm)(402.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-14(164.712mm,73.905mm) on Top Layer And Track (163.4mm,66.85mm)(163.4mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-14(390.775mm,47.905mm) on Top Layer And Track (389.55mm,40.85mm)(389.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-15(138.712mm,75.175mm) on Top Layer And Track (137.4mm,66.85mm)(137.4mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-15(164.712mm,75.175mm) on Top Layer And Track (163.4mm,66.85mm)(163.4mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-15(319.775mm,49.175mm) on Top Layer And Track (318.55mm,40.85mm)(318.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-15(390.775mm,49.175mm) on Top Layer And Track (389.55mm,40.85mm)(389.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-16(125.711mm,60.222mm) on Top Layer And Track (121.402mm,60.452mm)(124.598mm,60.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-16(125.711mm,60.222mm) on Top Layer And Track (124.598mm,55.548mm)(124.598mm,60.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-16(129.775mm,256.445mm) on Top Layer And Track (128.55mm,246.85mm)(128.55mm,257.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-17(143.25mm,216.262mm) on Top Layer And Track (142.35mm,217.35mm)(151.65mm,217.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-19(144.25mm,216.262mm) on Top Layer And Track (142.35mm,217.35mm)(151.65mm,217.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-2(111.288mm,32.635mm) on Top Layer And Track (112.4mm,29.55mm)(112.4mm,34.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-2(120.288mm,114.635mm) on Top Layer And Track (121.4mm,111.55mm)(121.4mm,116.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-2(141.262mm,225.25mm) on Top Layer And Track (142.35mm,217.35mm)(142.35mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-2(142.288mm,75.175mm) on Top Layer And Track (143.6mm,66.85mm)(143.6mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-2(236.225mm,49.175mm) on Top Layer And Track (237.45mm,40.85mm)(237.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-2(271.225mm,49.175mm) on Top Layer And Track (272.45mm,40.85mm)(272.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-2(310.225mm,49.175mm) on Top Layer And Track (311.45mm,40.85mm)(311.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-2(381.225mm,49.175mm) on Top Layer And Track (382.45mm,40.85mm)(382.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-2(394.225mm,49.175mm) on Top Layer And Track (395.45mm,40.85mm)(395.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-20(144.75mm,216.262mm) on Top Layer And Track (142.35mm,217.35mm)(151.65mm,217.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-21(145.25mm,216.262mm) on Top Layer And Track (142.35mm,217.35mm)(151.65mm,217.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-22(145.75mm,216.262mm) on Top Layer And Track (142.35mm,217.35mm)(151.65mm,217.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-23(146.25mm,216.262mm) on Top Layer And Track (142.35mm,217.35mm)(151.65mm,217.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-24(146.75mm,216.262mm) on Top Layer And Track (142.35mm,217.35mm)(151.65mm,217.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-26(147.75mm,216.262mm) on Top Layer And Track (142.35mm,217.35mm)(151.65mm,217.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-28(148.75mm,216.262mm) on Top Layer And Track (142.35mm,217.35mm)(151.65mm,217.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-3(111.288mm,31.365mm) on Top Layer And Track (112.4mm,29.55mm)(112.4mm,34.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-3(117.325mm,45.8mm) on Top Layer And Track (115.5mm,46.85mm)(118.5mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-3(120.225mm,253.905mm) on Top Layer And Track (121.45mm,246.85mm)(121.45mm,257.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-3(120.288mm,93.365mm) on Top Layer And Track (121.4mm,91.55mm)(121.4mm,96.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-3(129.288mm,73.905mm) on Top Layer And Track (130.6mm,66.85mm)(130.6mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-3(155.288mm,73.905mm) on Top Layer And Track (156.6mm,66.85mm)(156.6mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-3(310.225mm,47.905mm) on Top Layer And Track (311.45mm,40.85mm)(311.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-3(364.05mm,49mm) on Top Layer And Track (363.075mm,47.54mm)(363.075mm,50.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-3(381.225mm,47.905mm) on Top Layer And Track (382.45mm,40.85mm)(382.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-31(150.25mm,216.262mm) on Top Layer And Track (142.35mm,217.35mm)(151.65mm,217.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-32(150.75mm,216.262mm) on Top Layer And Track (142.35mm,217.35mm)(151.65mm,217.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-33(152.738mm,218.25mm) on Top Layer And Track (151.65mm,217.35mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-34(152.738mm,218.75mm) on Top Layer And Track (151.65mm,217.35mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-35(152.738mm,219.25mm) on Top Layer And Track (151.65mm,217.35mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-37(152.738mm,220.25mm) on Top Layer And Track (151.65mm,217.35mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-4(111.288mm,30.095mm) on Top Layer And Track (112.4mm,29.55mm)(112.4mm,34.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-4(120.288mm,112.095mm) on Top Layer And Track (121.4mm,111.55mm)(121.4mm,116.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-4(120.289mm,58.318mm) on Top Layer And Track (121.402mm,55.548mm)(121.402mm,60.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-4(142.288mm,72.635mm) on Top Layer And Track (143.6mm,66.85mm)(143.6mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-4(187.975mm,45.8mm) on Top Layer And Track (185.5mm,46.85mm)(188.5mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-4(310.225mm,46.635mm) on Top Layer And Track (311.45mm,40.85mm)(311.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-43(152.738mm,223.25mm) on Top Layer And Track (151.65mm,217.35mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-45(152.738mm,224.25mm) on Top Layer And Track (151.65mm,217.35mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-46(152.738mm,224.75mm) on Top Layer And Track (151.65mm,217.35mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-47(152.738mm,225.25mm) on Top Layer And Track (151.65mm,217.35mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-48(152.738mm,225.75mm) on Top Layer And Track (151.65mm,217.35mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-49(150.75mm,227.738mm) on Top Layer And Track (142.35mm,226.65mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-5(116.712mm,30.095mm) on Top Layer And Track (115.6mm,29.55mm)(115.6mm,34.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-5(120.225mm,251.365mm) on Top Layer And Track (121.45mm,246.85mm)(121.45mm,257.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-5(120.289mm,57.682mm) on Top Layer And Track (121.402mm,55.548mm)(121.402mm,60.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-5(125.712mm,92.095mm) on Top Layer And Track (124.6mm,91.55mm)(124.6mm,96.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-5(310.225mm,45.365mm) on Top Layer And Track (311.45mm,40.85mm)(311.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-5(381.225mm,45.365mm) on Top Layer And Track (382.45mm,40.85mm)(382.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-50(150.25mm,227.738mm) on Top Layer And Track (142.35mm,226.65mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-52(149.25mm,227.738mm) on Top Layer And Track (142.35mm,226.65mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-53(148.75mm,227.738mm) on Top Layer And Track (142.35mm,226.65mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-56(147.25mm,227.738mm) on Top Layer And Track (142.35mm,226.65mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-58(146.25mm,227.738mm) on Top Layer And Track (142.35mm,226.65mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-59(145.75mm,227.738mm) on Top Layer And Track (142.35mm,226.65mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-6(120.225mm,250.095mm) on Top Layer And Track (121.45mm,246.85mm)(121.45mm,257.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-6(120.289mm,57.048mm) on Top Layer And Track (121.402mm,55.548mm)(121.402mm,60.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-6(125.712mm,113.365mm) on Top Layer And Track (124.6mm,111.55mm)(124.6mm,116.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-6(129.288mm,70.095mm) on Top Layer And Track (130.6mm,66.85mm)(130.6mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-6(130.325mm,8.2mm) on Top Layer And Track (128.5mm,7.15mm)(131.5mm,7.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-6(141.262mm,223.25mm) on Top Layer And Track (142.35mm,217.35mm)(142.35mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-6(149.525mm,17.73mm) on Top Layer And Track (148mm,14.358mm)(148mm,23.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-6(236.225mm,44.095mm) on Top Layer And Track (237.45mm,40.85mm)(237.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-6(271.225mm,44.095mm) on Top Layer And Track (272.45mm,40.85mm)(272.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-6(310.225mm,44.095mm) on Top Layer And Track (311.45mm,40.85mm)(311.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-60(145.25mm,227.738mm) on Top Layer And Track (142.35mm,226.65mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-61(144.75mm,227.738mm) on Top Layer And Track (142.35mm,226.65mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-63(143.75mm,227.738mm) on Top Layer And Track (142.35mm,226.65mm)(151.65mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-7(120.225mm,248.825mm) on Top Layer And Track (121.45mm,246.85mm)(121.45mm,257.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-7(125.712mm,114.635mm) on Top Layer And Track (124.6mm,111.55mm)(124.6mm,116.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-7(125.712mm,94.635mm) on Top Layer And Track (124.6mm,91.55mm)(124.6mm,96.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-7(129.288mm,68.825mm) on Top Layer And Track (130.6mm,66.85mm)(130.6mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-7(141.262mm,222.75mm) on Top Layer And Track (142.35mm,217.35mm)(142.35mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-7(236.225mm,42.825mm) on Top Layer And Track (237.45mm,40.85mm)(237.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-7(271.225mm,42.825mm) on Top Layer And Track (272.45mm,40.85mm)(272.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-8(120.225mm,247.555mm) on Top Layer And Track (121.45mm,246.85mm)(121.45mm,257.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-8(125.712mm,115.905mm) on Top Layer And Track (124.6mm,111.55mm)(124.6mm,116.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-8(125.712mm,95.905mm) on Top Layer And Track (124.6mm,91.55mm)(124.6mm,96.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-8(129.288mm,67.555mm) on Top Layer And Track (130.6mm,66.85mm)(130.6mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-8(141.262mm,222.25mm) on Top Layer And Track (142.35mm,217.35mm)(142.35mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-8(142.288mm,67.555mm) on Top Layer And Track (143.6mm,66.85mm)(143.6mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-8(271.225mm,41.555mm) on Top Layer And Track (272.45mm,40.85mm)(272.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-8(394.225mm,41.555mm) on Top Layer And Track (395.45mm,40.85mm)(395.45mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-9(129.775mm,247.555mm) on Top Layer And Track (128.55mm,246.85mm)(128.55mm,257.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-9(141.262mm,221.75mm) on Top Layer And Track (142.35mm,217.35mm)(142.35mm,226.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-9(151.712mm,67.555mm) on Top Layer And Track (150.4mm,66.85mm)(150.4mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC?-9(164.712mm,67.555mm) on Top Layer And Track (163.4mm,66.85mm)(163.4mm,77.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-9(245.775mm,41.555mm) on Top Layer And Track (244.55mm,40.85mm)(244.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-9(319.775mm,41.555mm) on Top Layer And Track (318.55mm,40.85mm)(318.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC?-9(390.775mm,41.555mm) on Top Layer And Track (389.55mm,40.85mm)(389.55mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC10-1(144.025mm,45.8mm) on Top Layer And Track (143.45mm,45.1mm)(143.45mm,46.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC10-1(144.025mm,45.8mm) on Top Layer And Track (143.5mm,46.85mm)(146.5mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC10-5(145.975mm,50.2mm) on Top Layer And Track (143.5mm,49.15mm)(146.5mm,49.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad K?-2(109.27mm,18.25mm) on Top Layer And Track (105.956mm,19.35mm)(110.044mm,19.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad K?-3(109.27mm,23.75mm) on Top Layer And Track (105.956mm,22.65mm)(110.044mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q?-1(188.9mm,123.95mm) on Top Layer And Track (188.375mm,124.5mm)(189.425mm,124.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q?-1(188.9mm,123.95mm) on Top Layer And Track (189.775mm,121.55mm)(189.775mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q?-1(193.9mm,123.95mm) on Top Layer And Track (193.35mm,124.5mm)(194.45mm,124.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q?-1(193.9mm,123.95mm) on Top Layer And Track (194.8mm,121.55mm)(194.8mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q?-1(198.9mm,123.95mm) on Top Layer And Track (198.375mm,124.5mm)(199.425mm,124.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q?-1(198.9mm,123.95mm) on Top Layer And Track (199.775mm,121.55mm)(199.775mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q?-2(132.9mm,122.05mm) on Top Layer And Track (133.775mm,121.55mm)(133.775mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q?-2(142.9mm,122.05mm) on Top Layer And Track (143.775mm,121.55mm)(143.775mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q?-3(201.1mm,123mm) on Top Layer And Track (200.225mm,121.55mm)(200.225mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(111mm,106mm) on Top Layer And Track (111.45mm,105.55mm)(112.05mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(111mm,106mm) on Top Layer And Track (111.45mm,106.45mm)(112.05mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(120mm,124mm) on Top Layer And Track (120.45mm,123.55mm)(121.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(120mm,124mm) on Top Layer And Track (120.45mm,124.45mm)(121.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(125mm,50mm) on Top Layer And Track (125.45mm,49.55mm)(126.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(125mm,50mm) on Top Layer And Track (125.45mm,50.45mm)(126.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(128mm,106mm) on Top Layer And Track (128.45mm,105.55mm)(129.05mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(128mm,106mm) on Top Layer And Track (128.45mm,106.45mm)(129.05mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(128mm,124mm) on Top Layer And Track (128.45mm,123.55mm)(129.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(128mm,124mm) on Top Layer And Track (128.45mm,124.45mm)(129.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(133mm,106mm) on Top Layer And Track (133.45mm,105.55mm)(134.05mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(133mm,106mm) on Top Layer And Track (133.45mm,106.45mm)(134.05mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(135mm,50mm) on Top Layer And Track (135.45mm,49.55mm)(136.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(135mm,50mm) on Top Layer And Track (135.45mm,50.45mm)(136.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(154mm,124mm) on Top Layer And Track (154.45mm,123.55mm)(155.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(154mm,124mm) on Top Layer And Track (154.45mm,124.45mm)(155.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(156mm,228mm) on Top Layer And Track (156.45mm,228.45mm)(157.05mm,228.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(162mm,124mm) on Top Layer And Track (162.45mm,123.55mm)(163.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(162mm,124mm) on Top Layer And Track (162.45mm,124.45mm)(163.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(171mm,124mm) on Top Layer And Track (171.45mm,123.55mm)(172.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(171mm,124mm) on Top Layer And Track (171.45mm,124.45mm)(172.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(175mm,124mm) on Top Layer And Track (175.45mm,123.55mm)(176.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(175mm,124mm) on Top Layer And Track (175.45mm,124.45mm)(176.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(177mm,50mm) on Top Layer And Track (177.45mm,49.55mm)(178.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(177mm,50mm) on Top Layer And Track (177.45mm,50.45mm)(178.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(181mm,106mm) on Top Layer And Track (181.45mm,105.55mm)(182.05mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(181mm,106mm) on Top Layer And Track (181.45mm,106.45mm)(182.05mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(184mm,124mm) on Top Layer And Track (184.45mm,123.55mm)(185.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(196mm,50mm) on Top Layer And Track (196.45mm,49.55mm)(197.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(196mm,50mm) on Top Layer And Track (196.45mm,50.45mm)(197.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(217mm,50mm) on Top Layer And Track (217.45mm,49.55mm)(218.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(217mm,50mm) on Top Layer And Track (217.45mm,50.45mm)(218.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(221mm,50mm) on Top Layer And Track (221.45mm,49.55mm)(222.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(221mm,50mm) on Top Layer And Track (221.45mm,50.45mm)(222.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(288mm,50mm) on Top Layer And Track (288.45mm,49.55mm)(289.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(288mm,50mm) on Top Layer And Track (288.45mm,50.45mm)(289.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(292mm,50mm) on Top Layer And Track (292.45mm,49.55mm)(293.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(292mm,50mm) on Top Layer And Track (292.45mm,50.45mm)(293.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(305mm,50mm) on Top Layer And Track (305.45mm,49.55mm)(306.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(305mm,50mm) on Top Layer And Track (305.45mm,50.45mm)(306.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(323mm,50mm) on Top Layer And Track (323.45mm,49.55mm)(324.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(323mm,50mm) on Top Layer And Track (323.45mm,50.45mm)(324.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(327mm,50mm) on Top Layer And Track (327.45mm,49.55mm)(328.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(327mm,50mm) on Top Layer And Track (327.45mm,50.45mm)(328.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(371mm,50mm) on Top Layer And Track (371.45mm,49.55mm)(372.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(371mm,50mm) on Top Layer And Track (371.45mm,50.45mm)(372.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(419mm,50mm) on Top Layer And Track (419.45mm,49.55mm)(420.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(419mm,50mm) on Top Layer And Track (419.45mm,50.45mm)(420.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(428mm,50mm) on Top Layer And Track (428.45mm,49.55mm)(429.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-1(428mm,50mm) on Top Layer And Track (428.45mm,50.45mm)(429.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(108.5mm,228mm) on Top Layer And Track (107.45mm,227.55mm)(108.05mm,227.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(108.5mm,228mm) on Top Layer And Track (107.45mm,228.45mm)(108.05mm,228.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(112.5mm,228mm) on Top Layer And Track (111.45mm,227.55mm)(112.05mm,227.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(112.5mm,228mm) on Top Layer And Track (111.45mm,228.45mm)(112.05mm,228.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(112.5mm,9mm) on Top Layer And Track (111.45mm,8.55mm)(112.05mm,8.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(112.5mm,9mm) on Top Layer And Track (111.45mm,9.45mm)(112.05mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(116.5mm,124mm) on Top Layer And Track (115.45mm,123.55mm)(116.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(116.5mm,124mm) on Top Layer And Track (115.45mm,124.45mm)(116.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(119.5mm,24mm) on Top Layer And Track (118.45mm,23.55mm)(119.05mm,23.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(119.5mm,24mm) on Top Layer And Track (118.45mm,24.45mm)(119.05mm,24.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(121.5mm,124mm) on Top Layer And Track (120.45mm,123.55mm)(121.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(121.5mm,124mm) on Top Layer And Track (120.45mm,124.45mm)(121.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(129.5mm,124mm) on Top Layer And Track (128.45mm,123.55mm)(129.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(129.5mm,124mm) on Top Layer And Track (128.45mm,124.45mm)(129.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(134.5mm,106mm) on Top Layer And Track (133.45mm,105.55mm)(134.05mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(134.5mm,106mm) on Top Layer And Track (133.45mm,106.45mm)(134.05mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(136.5mm,50mm) on Top Layer And Track (135.45mm,49.55mm)(136.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(136.5mm,50mm) on Top Layer And Track (135.45mm,50.45mm)(136.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(151.5mm,106mm) on Top Layer And Track (150.45mm,105.55mm)(151.05mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(151.5mm,106mm) on Top Layer And Track (150.45mm,106.45mm)(151.05mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(151.5mm,50mm) on Top Layer And Track (150.45mm,49.55mm)(151.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(151.5mm,50mm) on Top Layer And Track (150.45mm,50.45mm)(151.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(155.5mm,124mm) on Top Layer And Track (154.45mm,123.55mm)(155.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(155.5mm,124mm) on Top Layer And Track (154.45mm,124.45mm)(155.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(157.5mm,228mm) on Top Layer And Track (156.45mm,227.55mm)(157.05mm,227.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(157.5mm,228mm) on Top Layer And Track (156.45mm,228.45mm)(157.05mm,228.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(176.5mm,124mm) on Top Layer And Track (175.45mm,123.55mm)(176.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(176.5mm,124mm) on Top Layer And Track (175.45mm,124.45mm)(176.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(178.5mm,106mm) on Top Layer And Track (177.45mm,105.55mm)(178.05mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(178.5mm,106mm) on Top Layer And Track (177.45mm,106.45mm)(178.05mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(178.5mm,50mm) on Top Layer And Track (177.45mm,49.55mm)(178.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(178.5mm,50mm) on Top Layer And Track (177.45mm,50.45mm)(178.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(182.5mm,106mm) on Top Layer And Track (181.45mm,105.55mm)(182.05mm,105.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(182.5mm,106mm) on Top Layer And Track (181.45mm,106.45mm)(182.05mm,106.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(182.5mm,50mm) on Top Layer And Track (181.45mm,49.55mm)(182.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(182.5mm,50mm) on Top Layer And Track (181.45mm,50.45mm)(182.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(185.5mm,124mm) on Top Layer And Track (184.45mm,123.55mm)(185.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(185.5mm,124mm) on Top Layer And Track (184.45mm,124.45mm)(185.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(197.5mm,50mm) on Top Layer And Track (196.45mm,49.55mm)(197.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(197.5mm,50mm) on Top Layer And Track (196.45mm,50.45mm)(197.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(211.5mm,124mm) on Top Layer And Track (210.45mm,123.55mm)(211.05mm,123.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(211.5mm,124mm) on Top Layer And Track (210.45mm,124.45mm)(211.05mm,124.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(222.5mm,50mm) on Top Layer And Track (221.45mm,49.55mm)(222.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(222.5mm,50mm) on Top Layer And Track (221.45mm,50.45mm)(222.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(227.5mm,50mm) on Top Layer And Track (226.45mm,49.55mm)(227.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(227.5mm,50mm) on Top Layer And Track (226.45mm,50.45mm)(227.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(289.5mm,50mm) on Top Layer And Track (288.45mm,49.55mm)(289.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(289.5mm,50mm) on Top Layer And Track (288.45mm,50.45mm)(289.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(293.5mm,50mm) on Top Layer And Track (292.45mm,49.55mm)(293.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(293.5mm,50mm) on Top Layer And Track (292.45mm,50.45mm)(293.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(324.5mm,50mm) on Top Layer And Track (323.45mm,49.55mm)(324.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(324.5mm,50mm) on Top Layer And Track (323.45mm,50.45mm)(324.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(328.5mm,50mm) on Top Layer And Track (327.45mm,49.55mm)(328.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(328.5mm,50mm) on Top Layer And Track (327.45mm,50.45mm)(328.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(420.5mm,50mm) on Top Layer And Track (419.45mm,49.55mm)(420.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(420.5mm,50mm) on Top Layer And Track (419.45mm,50.45mm)(420.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(425.5mm,50mm) on Top Layer And Track (424.45mm,49.55mm)(425.05mm,49.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R?-2(425.5mm,50mm) on Top Layer And Track (424.45mm,50.45mm)(425.05mm,50.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
Rule Violations :469

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (34.646mm,38.71mm) on Top Overlay And Track (35.325mm,39.416mm)(35.325mm,40.116mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.254mm) Between Text "C10" (34.646mm,38.71mm) on Top Overlay And Track (36.675mm,39.416mm)(36.675mm,40.116mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "C11" (35.382mm,42.037mm) on Top Overlay And Track (35.35mm,43.838mm)(36.35mm,43.838mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.083mm < 0.254mm) Between Text "C11" (35.382mm,42.037mm) on Top Overlay And Track (35.55mm,41.777mm)(36.25mm,41.777mm) on Top Overlay Silk Text to Silk Clearance [0.083mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (35.382mm,42.037mm) on Top Overlay And Track (35.55mm,43.127mm)(36.25mm,43.127mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (34.646mm,44.094mm) on Top Overlay And Text "C13" (34.849mm,45.695mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.079mm < 0.254mm) Between Text "C12" (34.646mm,44.094mm) on Top Overlay And Track (35.35mm,43.838mm)(36.35mm,43.838mm) on Top Overlay Silk Text to Silk Clearance [0.079mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (34.646mm,44.094mm) on Top Overlay And Track (35.35mm,44.738mm)(36.35mm,44.738mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (34.849mm,45.695mm) on Top Overlay And Track (35.2mm,46.499mm)(35.2mm,48.299mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (34.849mm,45.695mm) on Top Overlay And Track (36.8mm,46.499mm)(36.8mm,48.299mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "C14" (35.255mm,50.317mm) on Top Overlay And Track (35.35mm,52.122mm)(36.35mm,52.122mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.08mm < 0.254mm) Between Text "C14" (35.255mm,50.317mm) on Top Overlay And Track (35.55mm,50.06mm)(36.25mm,50.06mm) on Top Overlay Silk Text to Silk Clearance [0.08mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C14" (35.255mm,50.317mm) on Top Overlay And Track (35.55mm,51.41mm)(36.25mm,51.41mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (34.646mm,52.375mm) on Top Overlay And Text "C16" (34.849mm,53.975mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "C15" (34.646mm,52.375mm) on Top Overlay And Track (35.35mm,52.122mm)(36.35mm,52.122mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (34.646mm,52.375mm) on Top Overlay And Track (35.35mm,53.022mm)(36.35mm,53.022mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (36.601mm,15.189mm) on Top Overlay And Track (36.675mm,15.887mm)(36.675mm,16.587mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (35.382mm,18.491mm) on Top Overlay And Track (35.325mm,19.198mm)(35.325mm,19.898mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.254mm) Between Text "C4" (35.382mm,18.491mm) on Top Overlay And Track (36.675mm,19.198mm)(36.675mm,19.898mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (35.382mm,21.819mm) on Top Overlay And Track (36.55mm,22.11mm)(36.55mm,23.11mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (35.382mm,21.819mm) on Top Overlay And Track (37.45mm,22.11mm)(37.45mm,23.11mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (36.601mm,24.613mm) on Top Overlay And Track (36.55mm,24.921mm)(36.55mm,25.921mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (36.601mm,24.613mm) on Top Overlay And Track (37.45mm,24.921mm)(37.45mm,25.921mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (36.601mm,27.432mm) on Top Overlay And Track (36.8mm,28.232mm)(36.8mm,30.032mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (35.255mm,32.055mm) on Top Overlay And Track (35.2mm,32.843mm)(35.2mm,34.643mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (35.255mm,32.055mm) on Top Overlay And Track (36.8mm,32.843mm)(36.8mm,34.643mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.254mm) Between Text "C9" (35.255mm,36.652mm) on Top Overlay And Track (35.55mm,36.404mm)(36.25mm,36.404mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (35.255mm,36.652mm) on Top Overlay And Track (35.55mm,37.754mm)(36.25mm,37.754mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC1" (34.696mm,62.967mm) on Top Overlay And Track (37.5mm,62.955mm)(37.5mm,67.955mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (36.601mm,89.459mm) on Top Overlay And Track (36.55mm,89.95mm)(36.55mm,90.55mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (36.601mm,89.459mm) on Top Overlay And Track (37.45mm,89.95mm)(37.45mm,90.55mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :31

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00