// Seed: 912482275
module module_0 ();
  logic id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wire id_2,
    output logic id_3,
    output uwire id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7
);
  initial begin : LABEL_0
    fork
      id_9(id_1 - id_0);
    join
    id_3 = !id_0 == id_6 - id_1;
    if (1) id_9 = id_9 == -1'b0;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0  id_0,
    output tri0  id_1,
    output tri0  id_2,
    input  wand  id_3,
    output uwire id_4
);
  wire  id_6;
  wire  id_7;
  logic id_8;
  module_0 modCall_1 ();
endmodule
