// Seed: 3237054665
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2,
    output tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri id_7
);
  assign id_4 = id_6;
  assign #id_9 id_4 = 1'h0;
  wire id_10;
endmodule
module module_1 #(
    parameter id_7 = 32'd35
) (
    output logic id_0,
    input uwire id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 _id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    output uwire id_11,
    input uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    output tri id_15,
    input tri id_16,
    output wand id_17,
    input supply1 id_18,
    input supply0 id_19,
    input supply1 id_20,
    output tri id_21,
    input wor id_22,
    input tri1 id_23,
    input tri id_24
);
  assign id_9 = id_16;
  final begin
    id_0 <= ~1;
  end
  always release id_17[id_7];
  xor (
      id_14,
      id_10,
      id_13,
      id_2,
      id_18,
      id_4,
      id_3,
      id_8,
      id_12,
      id_1,
      id_16,
      id_24,
      id_6,
      id_19,
      id_22,
      id_5
  );
  module_0(
      id_2, id_18, id_17, id_14, id_9, id_16, id_18, id_14
  );
endmodule
