// Seed: 1771734067
module module_0;
  wire id_1;
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input logic id_3,
    output logic id_4,
    input tri id_5,
    output supply0 id_6,
    input wire id_7
);
  assign {id_3, 1, 1 - id_5, id_3, id_3} = 1;
  assign id_6 = id_0;
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
  always id_4 <= id_3;
endmodule
