// Automatically generated by PRGA's RTL generator
`timescale 1ns/1ps
module {{ module.name }} #(
    parameter   DATA_WIDTH = {{ module.ports.o|length }}
) (
    input wire prog_clk
    , input wire prog_rst

    , input wire [DATA_WIDTH-1:0] i
    , output reg [DATA_WIDTH-1:0] o
    );

    always @(prog_clk) begin
        if (prog_rst) begin
            o <= { DATA_WIDTH {1'b0} };
        end else begin
            o <= i;
        end
    end

endmodule
