;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-26
	CMP @-127, 100
	ADD 10, 9
	ADD 10, 9
	CMP 0, 1
	MOV @121, 106
	MOV @121, 406
	SUB 30, 500
	SUB 637, 504
	MOV @121, 106
	MOV @121, 106
	JMP @12, #200
	MOV 0, 0
	SUB @121, 106
	DJN -1, @-26
	MOV -1, <-26
	MOV 0, 0
	SLT 130, 9
	JMN 12, #15
	SLT 12, @60
	SUB 30, 500
	SUB 12, @15
	JMP 100, 600
	ADD #900, 25
	JMP <0, -5
	JMP <0, -5
	SUB 0, -5
	JMN 12, #15
	JMN 12, #15
	DAT #210, #60
	CMP @-127, 100
	JMP 201, @-120
	SUB #12, @261
	SLT 12, @60
	MOV -1, <-26
	SLT 12, @60
	MOV -1, <-26
	SLT 121, 615
	SPL @0, -3
	SPL 0, <-2
	SUB @0, <101
	CMP -207, <-120
	JMP @12, #200
	MOV -1, <-26
	CMP -207, <-120
	SPL 0, <-2
