Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Dec 26 19:35:06 2024
| Host         : LukasDell running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file counter_methodology_drc_routed.rpt -pb counter_methodology_drc_routed.pb -rpx counter_methodology_drc_routed.rpx
| Design       : counter
| Device       : xc7z020clg400-3
| Speed File   : -3
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 33
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 33     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on count[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on count[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on count[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on count[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on count[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on count[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on count[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on count[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on count[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on count[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on count[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on count[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on count[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on count[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on count[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on count[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on count[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on count[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on count[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on count[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on count[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on count[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on count[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on count[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on count[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on count[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on count[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on count[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on count[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on count[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on count[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on count[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>


