/*
 * system_stm32f1xx.c
 *
 *  Created on: Jul 18, 2026
 *      Author: Rubin Khadka
 */

#include "stm32f103xb.h"
#include "stdint.h"

// System Core Clock Frequency
uint32_t SystemCoreClock = 72000000;

void SystemInit(void)
{
    // Enable HSE (8MHz external crystal)
    RCC->CR |= RCC_CR_HSEON;
    while((RCC->CR & RCC_CR_HSERDY) == 0);

    // Configure Flash for 72MHz (2 wait states)
    FLASH->ACR = FLASH_ACR_LATENCY_2 | FLASH_ACR_PRFTBE;

    // Configure PLL: 8MHz × 9 = 72MHz
    RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE);
    RCC->CFGR |= RCC_CFGR_PLLMULL9;       	// Multiply by 9
    RCC->CFGR |= RCC_CFGR_PLLSRC;     		// Use HSE as source

    // APB1 prescaler: divide by 2 (max 36MHz)
    RCC->CFGR &= ~RCC_CFGR_PPRE1;
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;

    // Enable PLL and wait for lock
    RCC->CR |= RCC_CR_PLLON;
    while((RCC->CR & RCC_CR_PLLRDY) == 0);

    // Switch system clock to PLL
    RCC->CFGR = (RCC->CFGR & ~RCC_CFGR_SW) | RCC_CFGR_SW_PLL;
    while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);

    // Update SystemCoreClock
    SystemCoreClock = 72000000;
}
