INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/FPGA/learn/learn_IP/learn_IP.ip_user_files/ip/c_counter_binary_0/c_counter_binary_0_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_counter_binary_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/FPGA/learn/learn_IP/learn_IP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
