%TF.GenerationSoftware,KiCad,Pcbnew,(6.0.7)*%
%TF.CreationDate,2022-08-18T15:11:27+03:00*%
%TF.ProjectId,mp3_test_board,6d70335f-7465-4737-945f-626f6172642e,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.7)) date 2022-08-18 15:11:27*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.150000X-0.650000X-0.150000X0.650000X-0.150000X0.650000X0.150000X-0.650000X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.150000X-0.825000X-0.150000X0.825000X-0.150000X0.825000X0.150000X-0.825000X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12R,1.750000X0.450000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13RoundRect,0.150000X-0.512500X-0.150000X0.512500X-0.150000X0.512500X0.150000X-0.512500X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.150000X-0.625000X-0.150000X0.625000X-0.150000X0.625000X0.150000X-0.625000X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.062500X-0.375000X-0.062500X0.375000X-0.062500X0.375000X0.062500X-0.375000X0.062500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.062500X-0.062500X-0.375000X0.062500X-0.375000X0.062500X0.375000X-0.062500X0.375000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17R,1.450000X1.450000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.125000X-0.537500X-0.125000X0.537500X-0.125000X0.537500X0.125000X-0.537500X0.125000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19R,0.850000X0.300000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U12,1,CS*%
%TO.N,unconnected-(U12-Pad1)*%
X162900000Y-85940000D03*
%TO.P,U12,2,DO(IO1)*%
%TO.N,unconnected-(U12-Pad2)*%
X162900000Y-87210000D03*
%TO.P,U12,3,WP(IO2)*%
%TO.N,unconnected-(U12-Pad3)*%
X162900000Y-88480000D03*
%TO.P,U12,4,GND*%
%TO.N,unconnected-(U12-Pad4)*%
X162900000Y-89750000D03*
%TO.P,U12,5,DI(IO0)*%
%TO.N,unconnected-(U12-Pad5)*%
X170100000Y-89750000D03*
%TO.P,U12,6,CLK*%
%TO.N,unconnected-(U12-Pad6)*%
X170100000Y-88480000D03*
%TO.P,U12,7,HOLD*%
%TO.N,unconnected-(U12-Pad7)*%
X170100000Y-87210000D03*
%TO.P,U12,8,VCC*%
%TO.N,unconnected-(U12-Pad8)*%
X170100000Y-85940000D03*
%TD*%
D11*
%TO.P,U11,1*%
%TO.N,Net-(R27-Pad2)*%
X146055000Y-92230000D03*
%TO.P,U11,2,-*%
X146055000Y-93500000D03*
%TO.P,U11,3,+*%
%TO.N,Net-(C39-Pad1)*%
X146055000Y-94770000D03*
%TO.P,U11,4,V-*%
%TO.N,-5VA*%
X146055000Y-96040000D03*
%TO.P,U11,5,+*%
%TO.N,Net-(C41-Pad1)*%
X151005000Y-96040000D03*
%TO.P,U11,6,-*%
%TO.N,Net-(R28-Pad2)*%
X151005000Y-94770000D03*
%TO.P,U11,7*%
X151005000Y-93500000D03*
%TO.P,U11,8,V+*%
%TO.N,+5VA*%
X151005000Y-92230000D03*
%TD*%
%TO.P,U10,1*%
%TO.N,Net-(C39-Pad1)*%
X139765000Y-81915000D03*
%TO.P,U10,2,-*%
%TO.N,Net-(C40-Pad1)*%
X139765000Y-83185000D03*
%TO.P,U10,3,+*%
%TO.N,Net-(C39-Pad2)*%
X139765000Y-84455000D03*
%TO.P,U10,4,V-*%
%TO.N,-5VA*%
X139765000Y-85725000D03*
%TO.P,U10,5,+*%
%TO.N,Net-(C41-Pad2)*%
X144715000Y-85725000D03*
%TO.P,U10,6,-*%
%TO.N,Net-(C42-Pad1)*%
X144715000Y-84455000D03*
%TO.P,U10,7*%
%TO.N,Net-(C41-Pad1)*%
X144715000Y-83185000D03*
%TO.P,U10,8,V+*%
%TO.N,+5VA*%
X144715000Y-81915000D03*
%TD*%
D12*
%TO.P,U9,1,LRCK/DSLDL*%
%TO.N,DAC_I2S_LRCK*%
X128480000Y-79595000D03*
%TO.P,U9,2,DIN/DINL*%
%TO.N,DAC_I2S_DIN*%
X128480000Y-80245000D03*
%TO.P,U9,3,BCLK/DSD64CLK*%
%TO.N,DAC_I2S_BCLK*%
X128480000Y-80895000D03*
%TO.P,U9,4,FSEL/DINR*%
%TO.N,unconnected-(U9-Pad4)*%
X128480000Y-81545000D03*
%TO.P,U9,5,MCLK*%
%TO.N,DAC_I2S_MCLK*%
X128480000Y-82195000D03*
%TO.P,U9,6,DIFFHW*%
%TO.N,GND*%
X128480000Y-82845000D03*
%TO.P,U9,7,DGND*%
X128480000Y-83495000D03*
%TO.P,U9,8,DVDD*%
%TO.N,+3V3*%
X128480000Y-84145000D03*
%TO.P,U9,9,AVDDR*%
%TO.N,+5VA*%
X128480000Y-84795000D03*
%TO.P,U9,10,AGNDR*%
%TO.N,GNDA*%
X128480000Y-85445000D03*
%TO.P,U9,11,VMIDR*%
%TO.N,Net-(C27-Pad1)*%
X128480000Y-86095000D03*
%TO.P,U9,12,VOUTRP*%
%TO.N,Net-(R16-Pad2)*%
X128480000Y-86745000D03*
%TO.P,U9,13,VOUTRN*%
%TO.N,Net-(R15-Pad2)*%
X128480000Y-87395000D03*
%TO.P,U9,14,AGND*%
%TO.N,GNDA*%
X128480000Y-88045000D03*
%TO.P,U9,15,AVDD*%
%TO.N,+5VA*%
X135680000Y-88045000D03*
%TO.P,U9,16,VOUTLN*%
%TO.N,Net-(R17-Pad2)*%
X135680000Y-87395000D03*
%TO.P,U9,17,VOUTLP*%
%TO.N,Net-(R18-Pad2)*%
X135680000Y-86745000D03*
%TO.P,U9,18,VMIDL*%
%TO.N,Net-(C25-Pad1)*%
X135680000Y-86095000D03*
%TO.P,U9,19,AGNDL*%
%TO.N,GNDA*%
X135680000Y-85445000D03*
%TO.P,U9,20,AVDDL*%
%TO.N,+5VA*%
X135680000Y-84795000D03*
%TO.P,U9,21,ZFLAG*%
%TO.N,unconnected-(U9-Pad21)*%
X135680000Y-84145000D03*
%TO.P,U9,22,OSR/DSDR*%
%TO.N,unconnected-(U9-Pad22)*%
X135680000Y-83495000D03*
%TO.P,U9,23,IWO/DOUT*%
%TO.N,unconnected-(U9-Pad23)*%
X135680000Y-82845000D03*
%TO.P,U9,24,MODE/LRSEL*%
%TO.N,unconnected-(U9-Pad24)*%
X135680000Y-82195000D03*
%TO.P,U9,25,MUTEB/SDOUT*%
%TO.N,unconnected-(U9-Pad25)*%
X135680000Y-81545000D03*
%TO.P,U9,26,SDIN/DEEMPH*%
%TO.N,DAC_I2C_SDIN*%
X135680000Y-80895000D03*
%TO.P,U9,27,SCLK/DSD*%
%TO.N,DAC_I2C_SCLK*%
X135680000Y-80245000D03*
%TO.P,U9,28,CSB/SADDR/I2S*%
%TO.N,GND*%
X135680000Y-79595000D03*
%TD*%
D13*
%TO.P,U7,1,EN*%
%TO.N,VCC*%
X145632500Y-107005000D03*
%TO.P,U7,2,GND*%
%TO.N,GND*%
X145632500Y-107955000D03*
%TO.P,U7,3,SW*%
%TO.N,Net-(L7-Pad1)*%
X145632500Y-108905000D03*
%TO.P,U7,4,VIN*%
%TO.N,VCC*%
X147907500Y-108905000D03*
%TO.P,U7,5,FB*%
%TO.N,Net-(C19-Pad2)*%
X147907500Y-107005000D03*
%TD*%
%TO.P,U6,1,EN*%
%TO.N,VCC*%
X140482500Y-109165000D03*
%TO.P,U6,2,GND*%
%TO.N,GND*%
X140482500Y-110115000D03*
%TO.P,U6,3,SW*%
%TO.N,Net-(L6-Pad1)*%
X140482500Y-111065000D03*
%TO.P,U6,4,VIN*%
%TO.N,VCC*%
X142757500Y-111065000D03*
%TO.P,U6,5,FB*%
%TO.N,Net-(C18-Pad2)*%
X142757500Y-109165000D03*
%TD*%
D14*
%TO.P,U5,1,CLK*%
%TO.N,unconnected-(U5-Pad1)*%
X135305000Y-102680000D03*
%TO.P,U5,2,D*%
%TO.N,unconnected-(U5-Pad2)*%
X135305000Y-103950000D03*
%TO.P,U5,3,~{Q}*%
%TO.N,unconnected-(U5-Pad3)*%
X135305000Y-105220000D03*
%TO.P,U5,4,GND*%
%TO.N,unconnected-(U5-Pad4)*%
X135305000Y-106490000D03*
%TO.P,U5,5,Q*%
%TO.N,unconnected-(U5-Pad5)*%
X140655000Y-106490000D03*
%TO.P,U5,6,~{CLR}*%
%TO.N,unconnected-(U5-Pad6)*%
X140655000Y-105220000D03*
%TO.P,U5,7,~{PRE}*%
%TO.N,unconnected-(U5-Pad7)*%
X140655000Y-103950000D03*
%TO.P,U5,8,VCC*%
%TO.N,unconnected-(U5-Pad8)*%
X140655000Y-102680000D03*
%TD*%
D15*
%TO.P,U4,1,TS*%
%TO.N,unconnected-(U4-Pad1)*%
X134962500Y-109785000D03*
%TO.P,U4,2,BAT*%
%TO.N,Net-(C10-Pad1)*%
X134962500Y-110285000D03*
%TO.P,U4,3,BAT*%
X134962500Y-110785000D03*
%TO.P,U4,4,EN*%
%TO.N,unconnected-(U4-Pad4)*%
X134962500Y-111285000D03*
D16*
%TO.P,U4,5,EN2*%
%TO.N,Net-(R3-Pad2)*%
X135650000Y-111972500D03*
%TO.P,U4,6,EN1*%
%TO.N,Net-(R1-Pad1)*%
X136150000Y-111972500D03*
%TO.P,U4,7,PGOOD*%
%TO.N,unconnected-(U4-Pad7)*%
X136650000Y-111972500D03*
%TO.P,U4,8,GND*%
%TO.N,GND*%
X137150000Y-111972500D03*
D15*
%TO.P,U4,9,CHG*%
%TO.N,CHARGER_STAT*%
X137837500Y-111285000D03*
%TO.P,U4,10,SYS*%
%TO.N,VCC*%
X137837500Y-110785000D03*
%TO.P,U4,11,SYS*%
X137837500Y-110285000D03*
%TO.P,U4,12,NC*%
%TO.N,unconnected-(U4-Pad12)*%
X137837500Y-109785000D03*
D16*
%TO.P,U4,13,VIN*%
%TO.N,VBUS*%
X137150000Y-109097500D03*
%TO.P,U4,14,TIMER*%
%TO.N,Net-(C6-Pad2)*%
X136650000Y-109097500D03*
%TO.P,U4,15,SYSOFF*%
%TO.N,unconnected-(U4-Pad15)*%
X136150000Y-109097500D03*
%TO.P,U4,16,ISETA*%
%TO.N,Net-(R8-Pad1)*%
X135650000Y-109097500D03*
D17*
%TO.P,U4,17*%
%TO.N,N/C*%
X136400000Y-110535000D03*
%TD*%
D18*
%TO.P,U3,1,VIN*%
%TO.N,Net-(L1-Pad2)*%
X148792500Y-102530000D03*
%TO.P,U3,2,FB*%
%TO.N,Net-(R4-Pad2)*%
X148792500Y-103180000D03*
%TO.P,U3,3,VOUT*%
%TO.N,Net-(C8-Pad1)*%
X148792500Y-103830000D03*
%TO.P,U3,4,PGND*%
%TO.N,GNDA*%
X148792500Y-104480000D03*
%TO.P,U3,5,GND*%
X151067500Y-104480000D03*
%TO.P,U3,6,SW*%
%TO.N,VCC*%
X151067500Y-103830000D03*
%TO.P,U3,7,EN*%
%TO.N,Net-(R2-Pad1)*%
X151067500Y-103180000D03*
%TO.P,U3,8,ILIM*%
%TO.N,unconnected-(U3-Pad8)*%
X151067500Y-102530000D03*
%TD*%
D19*
%TO.P,U2,1,RST2*%
%TO.N,unconnected-(U2-Pad1)*%
X145420000Y-111305000D03*
%TO.P,U2,2,VSS*%
%TO.N,GND*%
X145420000Y-111805000D03*
%TO.P,U2,3,SR1*%
%TO.N,unconnected-(U2-Pad3)*%
X145420000Y-112305000D03*
%TO.P,U2,4,RST1*%
%TO.N,unconnected-(U2-Pad4)*%
X145420000Y-112805000D03*
%TO.P,U2,5,DSR*%
%TO.N,unconnected-(U2-Pad5)*%
X147320000Y-112805000D03*
%TO.P,U2,6,NC*%
%TO.N,unconnected-(U2-Pad6)*%
X147320000Y-112305000D03*
%TO.P,U2,7,SR0*%
%TO.N,unconnected-(U2-Pad7)*%
X147320000Y-111805000D03*
%TO.P,U2,8,VCC*%
%TO.N,unconnected-(U2-Pad8)*%
X147320000Y-111305000D03*
%TD*%
D13*
%TO.P,U1,1,BOOT*%
%TO.N,Net-(C7-Pad1)*%
X143642500Y-102555000D03*
%TO.P,U1,2,GND*%
%TO.N,Net-(C4-Pad2)*%
X143642500Y-103505000D03*
%TO.P,U1,3,FB*%
%TO.N,Net-(R6-Pad2)*%
X143642500Y-104455000D03*
%TO.P,U1,4,EN*%
%TO.N,unconnected-(U1-Pad4)*%
X145917500Y-104455000D03*
%TO.P,U1,5,VIN*%
%TO.N,VCC*%
X145917500Y-103505000D03*
%TO.P,U1,6,SW*%
%TO.N,Net-(C7-Pad2)*%
X145917500Y-102555000D03*
%TD*%
M02*
