

================================================================
== Vitis HLS Report for 'extract'
================================================================
* Date:           Mon Sep  5 21:55:17 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  5.454 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                         |                                              |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116             |extract_Pipeline_VITIS_LOOP_113_1             |        9|        9|  29.700 ns|  29.700 ns|    9|     9|       no|
        |grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138             |extract_Pipeline_VITIS_LOOP_133_2             |        3|     2154|   9.900 ns|   7.108 us|    3|  2154|       no|
        |grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162             |extract_Pipeline_VITIS_LOOP_145_3             |        5|     2156|  16.500 ns|   7.115 us|    5|  2156|       no|
        |grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190  |extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4  |       52|       52|   0.284 us|   0.284 us|   52|    52|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BUFFER_LINES  |       14|       84|    2 ~ 12|          -|          -|     7|        no|
        |- SPLIT_LINES   |        ?|        ?|  9 ~ 4316|          -|          -|     ?|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     195|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|     359|     566|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     744|    -|
|Register         |        -|    -|     237|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     596|    1505|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190  |extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4  |        0|   0|   98|  286|    0|
    |grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116             |extract_Pipeline_VITIS_LOOP_113_1             |        0|   0|   25|   64|    0|
    |grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138             |extract_Pipeline_VITIS_LOOP_133_2             |        0|   0|   25|   64|    0|
    |grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162             |extract_Pipeline_VITIS_LOOP_145_3             |        0|   0|  211|  152|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                              |        0|   0|  359|  566|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln125_fu_263_p2              |         +|   0|  0|   4|           3|           1|
    |add_ln165_fu_323_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln170_fu_346_p2              |         +|   0|  0|  32|          32|           1|
    |row_3_fu_329_p2                  |         +|   0|  0|  12|          12|           1|
    |sub_ln176_fu_306_p2              |         -|   0|  0|  14|          14|          14|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   1|           1|           1|
    |icmp_ln112_fu_257_p2             |      icmp|   0|  0|   2|           3|           2|
    |icmp_ln113_fu_243_p2             |      icmp|   0|  0|   5|          11|           1|
    |icmp_ln131_fu_291_p2             |      icmp|   0|  0|   5|          12|          12|
    |icmp_ln162_fu_317_p2             |      icmp|   0|  0|  12|          32|           3|
    |icmp_ln167_fu_340_p2             |      icmp|   0|  0|  12|          32|           3|
    |select_ln162_fu_334_p3           |    select|   0|  0|  32|           1|           1|
    |select_ln167_fu_361_p3           |    select|   0|  0|  32|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 195|         186|          42|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |InImg_data156_read     |  21|          5|    1|          5|
    |LEF_Img_data157_din    |   9|          2|   16|         32|
    |LEF_Img_data157_write  |  13|          3|    1|          3|
    |SEF_Img_data158_din    |   9|          2|   16|         32|
    |SEF_Img_data158_write  |  13|          3|    1|          3|
    |ap_NS_fsm              |  53|         13|    1|         13|
    |empty_35_fu_100        |   9|          2|   32|         64|
    |empty_fu_96            |   9|          2|   32|         64|
    |indvars_iv82_fu_88     |   9|          2|    3|          6|
    |row_fu_92              |   9|          2|   12|         24|
    |this_buff_0_address0   |  13|          3|   11|         33|
    |this_buff_0_address1   |  13|          3|   11|         33|
    |this_buff_0_ce0        |  13|          3|    1|          3|
    |this_buff_0_ce1        |  13|          3|    1|          3|
    |this_buff_0_d1         |  13|          3|   16|         48|
    |this_buff_0_we1        |  13|          3|    1|          3|
    |this_buff_1_address0   |  13|          3|   11|         33|
    |this_buff_1_address1   |  13|          3|   11|         33|
    |this_buff_1_ce0        |  13|          3|    1|          3|
    |this_buff_1_ce1        |  13|          3|    1|          3|
    |this_buff_1_d1         |  13|          3|   16|         48|
    |this_buff_1_we1        |  13|          3|    1|          3|
    |this_buff_2_address0   |  13|          3|   11|         33|
    |this_buff_2_address1   |  13|          3|   11|         33|
    |this_buff_2_ce0        |  13|          3|    1|          3|
    |this_buff_2_ce1        |  13|          3|    1|          3|
    |this_buff_2_d1         |  13|          3|   16|         48|
    |this_buff_2_we1        |  13|          3|    1|          3|
    |this_buff_3_address0   |  13|          3|   11|         33|
    |this_buff_3_address1   |  13|          3|   11|         33|
    |this_buff_3_ce0        |  13|          3|    1|          3|
    |this_buff_3_ce1        |  13|          3|    1|          3|
    |this_buff_3_d1         |  13|          3|   16|         48|
    |this_buff_3_we1        |  13|          3|    1|          3|
    |this_buff_4_address0   |  13|          3|   11|         33|
    |this_buff_4_address1   |  13|          3|   11|         33|
    |this_buff_4_ce0        |  13|          3|    1|          3|
    |this_buff_4_ce1        |  13|          3|    1|          3|
    |this_buff_4_d1         |  13|          3|   16|         48|
    |this_buff_4_we1        |  13|          3|    1|          3|
    |this_buff_5_address0   |  13|          3|   11|         33|
    |this_buff_5_address1   |  13|          3|   11|         33|
    |this_buff_5_ce0        |  13|          3|    1|          3|
    |this_buff_5_ce1        |  13|          3|    1|          3|
    |this_buff_5_d1         |  13|          3|   16|         48|
    |this_buff_5_we1        |  13|          3|    1|          3|
    |this_buff_6_address0   |  13|          3|   11|         33|
    |this_buff_6_address1   |  13|          3|   11|         33|
    |this_buff_6_ce0        |  13|          3|    1|          3|
    |this_buff_6_ce1        |  13|          3|    1|          3|
    |this_buff_6_d1         |  13|          3|   16|         48|
    |this_buff_6_we1        |  13|          3|    1|          3|
    |this_buff_7_address0   |  13|          3|   11|         33|
    |this_buff_7_ce0        |  13|          3|    1|          3|
    |this_buff_7_ce1        |   9|          2|    1|          2|
    |this_buff_7_we1        |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 744|        172|  416|       1147|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln125_reg_404                                                     |   3|   0|    3|          0|
    |add_ln165_reg_451                                                     |  32|   0|   32|          0|
    |add_ln170_reg_466                                                     |  32|   0|   32|          0|
    |ap_CS_fsm                                                             |  12|   0|   12|          0|
    |empty_35_fu_100                                                       |  32|   0|   32|          0|
    |empty_38_reg_441                                                      |   3|   0|    3|          0|
    |empty_fu_96                                                           |  32|   0|   32|          0|
    |grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_start_reg             |   1|   0|    1|          0|
    |grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_start_reg             |   1|   0|    1|          0|
    |grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_start_reg             |   1|   0|    1|          0|
    |icmp_ln113_reg_394                                                    |   1|   0|    1|          0|
    |icmp_ln162_reg_446                                                    |   1|   0|    1|          0|
    |icmp_ln167_reg_461                                                    |   1|   0|    1|          0|
    |indvars_iv82_fu_88                                                    |   3|   0|    3|          0|
    |reg_227                                                               |  32|   0|   32|          0|
    |row_3_reg_456                                                         |  12|   0|   12|          0|
    |row_fu_92                                                             |  12|   0|   12|          0|
    |sub_ln176_reg_436                                                     |  14|   0|   14|          0|
    |trunc_ln_reg_384                                                      |  11|   0|   11|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 237|   0|  237|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|          extract|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|          extract|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|          extract|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|          extract|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|          extract|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|          extract|  return value|
|this_buff_0_address0            |  out|   11|   ap_memory|      this_buff_0|         array|
|this_buff_0_ce0                 |  out|    1|   ap_memory|      this_buff_0|         array|
|this_buff_0_q0                  |   in|   16|   ap_memory|      this_buff_0|         array|
|this_buff_0_address1            |  out|   11|   ap_memory|      this_buff_0|         array|
|this_buff_0_ce1                 |  out|    1|   ap_memory|      this_buff_0|         array|
|this_buff_0_we1                 |  out|    1|   ap_memory|      this_buff_0|         array|
|this_buff_0_d1                  |  out|   16|   ap_memory|      this_buff_0|         array|
|this_buff_1_address0            |  out|   11|   ap_memory|      this_buff_1|         array|
|this_buff_1_ce0                 |  out|    1|   ap_memory|      this_buff_1|         array|
|this_buff_1_q0                  |   in|   16|   ap_memory|      this_buff_1|         array|
|this_buff_1_address1            |  out|   11|   ap_memory|      this_buff_1|         array|
|this_buff_1_ce1                 |  out|    1|   ap_memory|      this_buff_1|         array|
|this_buff_1_we1                 |  out|    1|   ap_memory|      this_buff_1|         array|
|this_buff_1_d1                  |  out|   16|   ap_memory|      this_buff_1|         array|
|this_buff_2_address0            |  out|   11|   ap_memory|      this_buff_2|         array|
|this_buff_2_ce0                 |  out|    1|   ap_memory|      this_buff_2|         array|
|this_buff_2_q0                  |   in|   16|   ap_memory|      this_buff_2|         array|
|this_buff_2_address1            |  out|   11|   ap_memory|      this_buff_2|         array|
|this_buff_2_ce1                 |  out|    1|   ap_memory|      this_buff_2|         array|
|this_buff_2_we1                 |  out|    1|   ap_memory|      this_buff_2|         array|
|this_buff_2_d1                  |  out|   16|   ap_memory|      this_buff_2|         array|
|this_buff_3_address0            |  out|   11|   ap_memory|      this_buff_3|         array|
|this_buff_3_ce0                 |  out|    1|   ap_memory|      this_buff_3|         array|
|this_buff_3_q0                  |   in|   16|   ap_memory|      this_buff_3|         array|
|this_buff_3_address1            |  out|   11|   ap_memory|      this_buff_3|         array|
|this_buff_3_ce1                 |  out|    1|   ap_memory|      this_buff_3|         array|
|this_buff_3_we1                 |  out|    1|   ap_memory|      this_buff_3|         array|
|this_buff_3_d1                  |  out|   16|   ap_memory|      this_buff_3|         array|
|this_buff_4_address0            |  out|   11|   ap_memory|      this_buff_4|         array|
|this_buff_4_ce0                 |  out|    1|   ap_memory|      this_buff_4|         array|
|this_buff_4_q0                  |   in|   16|   ap_memory|      this_buff_4|         array|
|this_buff_4_address1            |  out|   11|   ap_memory|      this_buff_4|         array|
|this_buff_4_ce1                 |  out|    1|   ap_memory|      this_buff_4|         array|
|this_buff_4_we1                 |  out|    1|   ap_memory|      this_buff_4|         array|
|this_buff_4_d1                  |  out|   16|   ap_memory|      this_buff_4|         array|
|this_buff_5_address0            |  out|   11|   ap_memory|      this_buff_5|         array|
|this_buff_5_ce0                 |  out|    1|   ap_memory|      this_buff_5|         array|
|this_buff_5_q0                  |   in|   16|   ap_memory|      this_buff_5|         array|
|this_buff_5_address1            |  out|   11|   ap_memory|      this_buff_5|         array|
|this_buff_5_ce1                 |  out|    1|   ap_memory|      this_buff_5|         array|
|this_buff_5_we1                 |  out|    1|   ap_memory|      this_buff_5|         array|
|this_buff_5_d1                  |  out|   16|   ap_memory|      this_buff_5|         array|
|this_buff_6_address0            |  out|   11|   ap_memory|      this_buff_6|         array|
|this_buff_6_ce0                 |  out|    1|   ap_memory|      this_buff_6|         array|
|this_buff_6_q0                  |   in|   16|   ap_memory|      this_buff_6|         array|
|this_buff_6_address1            |  out|   11|   ap_memory|      this_buff_6|         array|
|this_buff_6_ce1                 |  out|    1|   ap_memory|      this_buff_6|         array|
|this_buff_6_we1                 |  out|    1|   ap_memory|      this_buff_6|         array|
|this_buff_6_d1                  |  out|   16|   ap_memory|      this_buff_6|         array|
|this_buff_7_address0            |  out|   11|   ap_memory|      this_buff_7|         array|
|this_buff_7_ce0                 |  out|    1|   ap_memory|      this_buff_7|         array|
|this_buff_7_q0                  |   in|   16|   ap_memory|      this_buff_7|         array|
|this_buff_7_address1            |  out|   11|   ap_memory|      this_buff_7|         array|
|this_buff_7_ce1                 |  out|    1|   ap_memory|      this_buff_7|         array|
|this_buff_7_we1                 |  out|    1|   ap_memory|      this_buff_7|         array|
|this_buff_7_d1                  |  out|   16|   ap_memory|      this_buff_7|         array|
|p_read5                         |   in|   12|     ap_none|          p_read5|        scalar|
|InImg_data156_dout              |   in|   16|     ap_fifo|    InImg_data156|       pointer|
|InImg_data156_num_data_valid    |   in|    3|     ap_fifo|    InImg_data156|       pointer|
|InImg_data156_fifo_cap          |   in|    3|     ap_fifo|    InImg_data156|       pointer|
|InImg_data156_empty_n           |   in|    1|     ap_fifo|    InImg_data156|       pointer|
|InImg_data156_read              |  out|    1|     ap_fifo|    InImg_data156|       pointer|
|p_read14                        |   in|   12|     ap_none|         p_read14|        scalar|
|LEF_Img_data157_din             |  out|   16|     ap_fifo|  LEF_Img_data157|       pointer|
|LEF_Img_data157_num_data_valid  |   in|    3|     ap_fifo|  LEF_Img_data157|       pointer|
|LEF_Img_data157_fifo_cap        |   in|    3|     ap_fifo|  LEF_Img_data157|       pointer|
|LEF_Img_data157_full_n          |   in|    1|     ap_fifo|  LEF_Img_data157|       pointer|
|LEF_Img_data157_write           |  out|    1|     ap_fifo|  LEF_Img_data157|       pointer|
|SEF_Img_data158_din             |  out|   16|     ap_fifo|  SEF_Img_data158|       pointer|
|SEF_Img_data158_num_data_valid  |   in|    3|     ap_fifo|  SEF_Img_data158|       pointer|
|SEF_Img_data158_fifo_cap        |   in|    3|     ap_fifo|  SEF_Img_data158|       pointer|
|SEF_Img_data158_full_n          |   in|    1|     ap_fifo|  SEF_Img_data158|       pointer|
|SEF_Img_data158_write           |  out|    1|     ap_fifo|  SEF_Img_data158|       pointer|
+--------------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 5 
3 --> 4 
4 --> 2 
5 --> 11 6 8 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvars_iv82 = alloca i32 1"   --->   Operation 13 'alloca' 'indvars_iv82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InImg_data156, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LEF_Img_data157, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEF_Img_data158, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read14" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 25 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_2 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read5" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 26 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %p_read_2, i32 1, i32 11" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.88ns)   --->   "%icmp_ln113 = icmp_ne  i11 %trunc_ln, i11 0" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 28 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln112 = store i3 0, i3 %indvars_iv82" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 29 'store' 'store_ln112' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln112 = br void %VITIS_LOOP_113_1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 30 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvars_iv82_load = load i3 %indvars_iv82" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:125]   --->   Operation 31 'load' 'indvars_iv82_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.98ns)   --->   "%icmp_ln112 = icmp_eq  i3 %indvars_iv82_load, i3 7" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 32 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.76ns)   --->   "%add_ln125 = add i3 %indvars_iv82_load, i3 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:125]   --->   Operation 34 'add' 'add_ln125' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %VITIS_LOOP_113_1.split, void %VITIS_LOOP_133_2.preheader" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 35 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 36 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.inc11, void %for.inc.preheader" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 37 'br' 'br_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 38 'alloca' 'row' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 39 'alloca' 'empty' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32 1"   --->   Operation 40 'alloca' 'empty_35' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln131 = store i32 0, i32 %empty_35" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 41 'store' 'store_ln131' <Predicate = (icmp_ln112)> <Delay = 1.29>
ST_2 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln131 = store i32 7, i32 %empty" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 42 'store' 'store_ln131' <Predicate = (icmp_ln112)> <Delay = 1.29>
ST_2 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln131 = store i12 7, i12 %row" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 43 'store' 'store_ln131' <Predicate = (icmp_ln112)> <Delay = 1.29>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln131 = br void %VITIS_LOOP_133_2" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 44 'br' 'br_ln131' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.18>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_36 = wait i32 @_ssdm_op_Wait"   --->   Operation 45 'wait' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.18ns)   --->   "%call_ln113 = call void @extract_Pipeline_VITIS_LOOP_113_1, i11 %trunc_ln, i16 %InImg_data156, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i3 %indvars_iv82_load" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 46 'call' 'call_ln113' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln113 = call void @extract_Pipeline_VITIS_LOOP_113_1, i11 %trunc_ln, i16 %InImg_data156, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i3 %indvars_iv82_load" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 47 'call' 'call_ln113' <Predicate = (icmp_ln113)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc11"   --->   Operation 48 'br' 'br_ln0' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln112 = store i3 %add_ln125, i3 %indvars_iv82" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 49 'store' 'store_ln112' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln112 = br void %VITIS_LOOP_113_1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:112]   --->   Operation 50 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.82>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%row_2 = load i12 %row" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 51 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.82ns)   --->   "%icmp_ln131 = icmp_ult  i12 %row_2, i12 %p_read" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 52 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %VITIS_LOOP_177_4.preheader, void %VITIS_LOOP_133_2.split" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 53 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 54 'specloopname' 'specloopname_ln131' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln113, void %for.body45.preheader, void %for.body25.lr.ph" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:133]   --->   Operation 55 'br' 'br_ln133' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i11 %trunc_ln" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 56 'zext' 'zext_ln176' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln, i3 0" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 57 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.52ns)   --->   "%sub_ln176 = sub i14 %p_shl, i14 %zext_ln176" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 58 'sub' 'sub_ln176' <Predicate = (!icmp_ln131)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 59 'wait' 'empty_37' <Predicate = (!icmp_ln131)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.18>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%p_load192 = load i32 %empty"   --->   Operation 60 'load' 'p_load192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %p_load192"   --->   Operation 61 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (3.18ns)   --->   "%call_ln113 = call void @extract_Pipeline_VITIS_LOOP_133_2, i11 %trunc_ln, i16 %InImg_data156, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i16 %this_buff_7, i3 %empty_38" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 63 'call' 'call_ln113' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln113 = call void @extract_Pipeline_VITIS_LOOP_133_2, i11 %trunc_ln, i16 %InImg_data156, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i16 %this_buff_7, i3 %empty_38" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 64 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 1.96>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty_40' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body45.preheader"   --->   Operation 66 'br' 'br_ln0' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%p_load193 = load i32 %empty" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:165]   --->   Operation 67 'load' 'p_load193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.96ns)   --->   "%icmp_ln162 = icmp_eq  i32 %p_load193, i32 7" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:162]   --->   Operation 68 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (1.89ns)   --->   "%add_ln165 = add i32 %p_load193, i32 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:165]   --->   Operation 69 'add' 'add_ln165' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (1.54ns)   --->   "%row_3 = add i12 %row_2, i12 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 70 'add' 'row_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 3.18>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_35" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:170]   --->   Operation 71 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty_41 = wait i32 @_ssdm_op_Wait"   --->   Operation 72 'wait' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (3.18ns)   --->   "%call_ln113 = call void @extract_Pipeline_VITIS_LOOP_145_3, i11 %trunc_ln, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i16 %this_buff_7, i32 %p_load, i16 %LEF_Img_data157, i16 %InImg_data156, i16 %SEF_Img_data158" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 73 'call' 'call_ln113' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 74 [1/1] (0.70ns)   --->   "%select_ln162 = select i1 %icmp_ln162, i32 0, i32 %add_ln165" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:162]   --->   Operation 74 'select' 'select_ln162' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (1.96ns)   --->   "%icmp_ln167 = icmp_eq  i32 %p_load, i32 7" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:167]   --->   Operation 75 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (1.89ns)   --->   "%add_ln170 = add i32 %p_load, i32 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:170]   --->   Operation 76 'add' 'add_ln170' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (1.29ns)   --->   "%store_ln131 = store i32 %select_ln162, i32 %empty" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 77 'store' 'store_ln131' <Predicate = true> <Delay = 1.29>
ST_9 : Operation 78 [1/1] (1.29ns)   --->   "%store_ln131 = store i12 %row_3, i12 %row" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 78 'store' 'store_ln131' <Predicate = true> <Delay = 1.29>

State 10 <SV = 7> <Delay = 2.00>
ST_10 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln113 = call void @extract_Pipeline_VITIS_LOOP_145_3, i11 %trunc_ln, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i16 %this_buff_7, i32 %p_load, i16 %LEF_Img_data157, i16 %InImg_data156, i16 %SEF_Img_data158" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:113]   --->   Operation 79 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 80 [1/1] (0.70ns)   --->   "%select_ln167 = select i1 %icmp_ln167, i32 0, i32 %add_ln170" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:167]   --->   Operation 80 'select' 'select_ln167' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (1.29ns)   --->   "%store_ln131 = store i32 %select_ln167, i32 %empty_35" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 81 'store' 'store_ln131' <Predicate = true> <Delay = 1.29>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln131 = br void %VITIS_LOOP_133_2" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:131]   --->   Operation 82 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 5.45>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%p_load191 = load i32 %empty_35"   --->   Operation 83 'load' 'p_load191' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [2/2] (5.45ns)   --->   "%call_ln176 = call void @extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4, i32 %p_load191, i14 %sub_ln176, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i16 %this_buff_7, i16 %LEF_Img_data157, i16 %InImg_data156, i16 %SEF_Img_data158, i11 %trunc_ln" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 84 'call' 'call_ln176' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln176 = call void @extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4, i32 %p_load191, i14 %sub_ln176, i16 %this_buff_0, i16 %this_buff_1, i16 %this_buff_2, i16 %this_buff_3, i16 %this_buff_4, i16 %this_buff_5, i16 %this_buff_6, i16 %this_buff_7, i16 %LEF_Img_data157, i16 %InImg_data156, i16 %SEF_Img_data158, i11 %trunc_ln" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 85 'call' 'call_ln176' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_buff_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ this_buff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ this_buff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ this_buff_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ this_buff_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ this_buff_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ this_buff_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ this_buff_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ InImg_data156]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LEF_Img_data157]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ SEF_Img_data158]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv82          (alloca           ) [ 0111100000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
p_read                (read             ) [ 0011111111100]
p_read_2              (read             ) [ 0000000000000]
trunc_ln              (partselect       ) [ 0011111111111]
icmp_ln113            (icmp             ) [ 0011111111100]
store_ln112           (store            ) [ 0000000000000]
br_ln112              (br               ) [ 0000000000000]
indvars_iv82_load     (load             ) [ 0001100000000]
icmp_ln112            (icmp             ) [ 0011100000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
add_ln125             (add              ) [ 0001100000000]
br_ln112              (br               ) [ 0000000000000]
specloopname_ln112    (specloopname     ) [ 0000000000000]
br_ln113              (br               ) [ 0000000000000]
row                   (alloca           ) [ 0011111111100]
empty                 (alloca           ) [ 0011111111100]
empty_35              (alloca           ) [ 0011111111110]
store_ln131           (store            ) [ 0000000000000]
store_ln131           (store            ) [ 0000000000000]
store_ln131           (store            ) [ 0000000000000]
br_ln131              (br               ) [ 0000000000000]
empty_36              (wait             ) [ 0000000000000]
call_ln113            (call             ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
store_ln112           (store            ) [ 0000000000000]
br_ln112              (br               ) [ 0000000000000]
row_2                 (load             ) [ 0000001110000]
icmp_ln131            (icmp             ) [ 0000011111100]
br_ln131              (br               ) [ 0000000000000]
specloopname_ln131    (specloopname     ) [ 0000000000000]
br_ln133              (br               ) [ 0000000000000]
zext_ln176            (zext             ) [ 0000000000000]
p_shl                 (bitconcatenate   ) [ 0000000000000]
sub_ln176             (sub              ) [ 0000000000011]
empty_37              (wait             ) [ 0000000000000]
p_load192             (load             ) [ 0000000000000]
empty_38              (trunc            ) [ 0000000100000]
empty_39              (wait             ) [ 0000000000000]
call_ln113            (call             ) [ 0000000000000]
empty_40              (wait             ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
p_load193             (load             ) [ 0000000000000]
icmp_ln162            (icmp             ) [ 0000000001000]
add_ln165             (add              ) [ 0000000001000]
row_3                 (add              ) [ 0000000001000]
p_load                (load             ) [ 0000000000100]
empty_41              (wait             ) [ 0000000000000]
select_ln162          (select           ) [ 0000000000000]
icmp_ln167            (icmp             ) [ 0000000000100]
add_ln170             (add              ) [ 0000000000100]
store_ln131           (store            ) [ 0000000000000]
store_ln131           (store            ) [ 0000000000000]
call_ln113            (call             ) [ 0000000000000]
select_ln167          (select           ) [ 0000000000000]
store_ln131           (store            ) [ 0000000000000]
br_ln131              (br               ) [ 0000000000000]
p_load191             (load             ) [ 0000000000001]
call_ln176            (call             ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_buff_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_buff_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_buff_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_buff_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_buff_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_buff_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="this_buff_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_buff_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="InImg_data156">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InImg_data156"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read14">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="LEF_Img_data157">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LEF_Img_data157"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="SEF_Img_data158">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SEF_Img_data158"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extract_Pipeline_VITIS_LOOP_113_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extract_Pipeline_VITIS_LOOP_133_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extract_Pipeline_VITIS_LOOP_145_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="indvars_iv82_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv82/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="row_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_35_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_35/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_2_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="12" slack="0"/>
<pin id="113" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="11" slack="2"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="0" index="3" bw="16" slack="0"/>
<pin id="121" dir="0" index="4" bw="16" slack="0"/>
<pin id="122" dir="0" index="5" bw="16" slack="0"/>
<pin id="123" dir="0" index="6" bw="16" slack="0"/>
<pin id="124" dir="0" index="7" bw="16" slack="0"/>
<pin id="125" dir="0" index="8" bw="16" slack="0"/>
<pin id="126" dir="0" index="9" bw="16" slack="0"/>
<pin id="127" dir="0" index="10" bw="3" slack="2147483647"/>
<pin id="128" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="11" slack="3"/>
<pin id="141" dir="0" index="2" bw="16" slack="0"/>
<pin id="142" dir="0" index="3" bw="16" slack="0"/>
<pin id="143" dir="0" index="4" bw="16" slack="0"/>
<pin id="144" dir="0" index="5" bw="16" slack="0"/>
<pin id="145" dir="0" index="6" bw="16" slack="0"/>
<pin id="146" dir="0" index="7" bw="16" slack="0"/>
<pin id="147" dir="0" index="8" bw="16" slack="0"/>
<pin id="148" dir="0" index="9" bw="16" slack="0"/>
<pin id="149" dir="0" index="10" bw="16" slack="0"/>
<pin id="150" dir="0" index="11" bw="3" slack="0"/>
<pin id="151" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="6"/>
<pin id="165" dir="0" index="2" bw="16" slack="0"/>
<pin id="166" dir="0" index="3" bw="16" slack="0"/>
<pin id="167" dir="0" index="4" bw="16" slack="0"/>
<pin id="168" dir="0" index="5" bw="16" slack="0"/>
<pin id="169" dir="0" index="6" bw="16" slack="0"/>
<pin id="170" dir="0" index="7" bw="16" slack="0"/>
<pin id="171" dir="0" index="8" bw="16" slack="0"/>
<pin id="172" dir="0" index="9" bw="16" slack="0"/>
<pin id="173" dir="0" index="10" bw="32" slack="0"/>
<pin id="174" dir="0" index="11" bw="16" slack="0"/>
<pin id="175" dir="0" index="12" bw="16" slack="0"/>
<pin id="176" dir="0" index="13" bw="16" slack="0"/>
<pin id="177" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/9 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="14" slack="1"/>
<pin id="194" dir="0" index="3" bw="16" slack="0"/>
<pin id="195" dir="0" index="4" bw="16" slack="0"/>
<pin id="196" dir="0" index="5" bw="16" slack="0"/>
<pin id="197" dir="0" index="6" bw="16" slack="0"/>
<pin id="198" dir="0" index="7" bw="16" slack="0"/>
<pin id="199" dir="0" index="8" bw="16" slack="0"/>
<pin id="200" dir="0" index="9" bw="16" slack="0"/>
<pin id="201" dir="0" index="10" bw="16" slack="0"/>
<pin id="202" dir="0" index="11" bw="16" slack="0"/>
<pin id="203" dir="0" index="12" bw="16" slack="0"/>
<pin id="204" dir="0" index="13" bw="16" slack="0"/>
<pin id="205" dir="0" index="14" bw="11" slack="3"/>
<pin id="206" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln176/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load192/6 p_load193/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/9 p_load191/11 "/>
</bind>
</comp>

<comp id="227" class="1005" name="reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load p_load191 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="12" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="0" index="3" bw="5" slack="0"/>
<pin id="238" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln113_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln112_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="indvars_iv82_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv82_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln112_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln125_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln131_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln131_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln131_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="12" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln112_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="2"/>
<pin id="286" dir="0" index="1" bw="3" slack="3"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="row_2_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="1"/>
<pin id="290" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_2/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln131_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="2"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln176_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="2"/>
<pin id="298" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_shl_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="0" index="1" bw="11" slack="2"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sub_ln176_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="14" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln176/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="empty_38_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln162_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln165_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="row_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/8 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln162_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="32" slack="1"/>
<pin id="338" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln162/9 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln167_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/9 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln170_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/9 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln131_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="5"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/9 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln131_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="12" slack="1"/>
<pin id="359" dir="0" index="1" bw="12" slack="5"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln167_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="1"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln167/10 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln131_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="6"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/10 "/>
</bind>
</comp>

<comp id="372" class="1005" name="indvars_iv82_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv82 "/>
</bind>
</comp>

<comp id="379" class="1005" name="p_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="2"/>
<pin id="381" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="trunc_ln_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="2"/>
<pin id="386" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="394" class="1005" name="icmp_ln113_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="404" class="1005" name="add_ln125_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="2"/>
<pin id="406" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="add_ln125 "/>
</bind>
</comp>

<comp id="409" class="1005" name="row_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="0"/>
<pin id="411" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="416" class="1005" name="empty_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="423" class="1005" name="empty_35_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="436" class="1005" name="sub_ln176_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="14" slack="1"/>
<pin id="438" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln176 "/>
</bind>
</comp>

<comp id="441" class="1005" name="empty_38_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="1"/>
<pin id="443" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln162_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln162 "/>
</bind>
</comp>

<comp id="451" class="1005" name="add_ln165_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165 "/>
</bind>
</comp>

<comp id="456" class="1005" name="row_3_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="1"/>
<pin id="458" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_3 "/>
</bind>
</comp>

<comp id="461" class="1005" name="icmp_ln167_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln167 "/>
</bind>
</comp>

<comp id="466" class="1005" name="add_ln170_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln170 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="129"><net_src comp="74" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="116" pin=8"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="116" pin=9"/></net>

<net id="152"><net_src comp="80" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="138" pin=8"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="138" pin=9"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="138" pin=10"/></net>

<net id="178"><net_src comp="84" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="162" pin=4"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="162" pin=5"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="162" pin=6"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="162" pin=7"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="162" pin=8"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="162" pin=9"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="162" pin=11"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="162" pin=12"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="162" pin=13"/></net>

<net id="207"><net_src comp="86" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="190" pin=6"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="190" pin=7"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="190" pin=8"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="190" pin=9"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="190" pin=10"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="190" pin=11"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="190" pin=12"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="190" pin=13"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="162" pin=10"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="162" pin=10"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="110" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="247"><net_src comp="233" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="254" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="62" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="70" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="304"><net_src comp="78" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="296" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="219" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="138" pin=11"/></net>

<net id="321"><net_src comp="219" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="68" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="219" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="26" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="82" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="222" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="68" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="222" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="334" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="366"><net_src comp="40" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="88" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="382"><net_src comp="104" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="387"><net_src comp="233" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="190" pin=14"/></net>

<net id="397"><net_src comp="243" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="407"><net_src comp="263" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="412"><net_src comp="92" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="419"><net_src comp="96" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="426"><net_src comp="100" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="439"><net_src comp="306" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="444"><net_src comp="312" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="138" pin=11"/></net>

<net id="449"><net_src comp="317" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="454"><net_src comp="323" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="459"><net_src comp="329" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="464"><net_src comp="340" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="469"><net_src comp="346" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="361" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_buff_0 | {3 4 6 7 }
	Port: this_buff_1 | {3 4 6 7 }
	Port: this_buff_2 | {3 4 6 7 }
	Port: this_buff_3 | {3 4 6 7 }
	Port: this_buff_4 | {3 4 6 7 }
	Port: this_buff_5 | {3 4 6 7 }
	Port: this_buff_6 | {3 4 6 7 }
	Port: this_buff_7 | {6 7 }
	Port: InImg_data156 | {}
	Port: LEF_Img_data157 | {9 10 11 12 }
	Port: SEF_Img_data158 | {9 10 11 12 }
 - Input state : 
	Port: extract : this_buff_0 | {9 10 11 12 }
	Port: extract : this_buff_1 | {9 10 11 12 }
	Port: extract : this_buff_2 | {9 10 11 12 }
	Port: extract : this_buff_3 | {9 10 11 12 }
	Port: extract : this_buff_4 | {9 10 11 12 }
	Port: extract : this_buff_5 | {9 10 11 12 }
	Port: extract : this_buff_6 | {9 10 11 12 }
	Port: extract : this_buff_7 | {9 10 11 12 }
	Port: extract : p_read5 | {1 }
	Port: extract : InImg_data156 | {3 4 6 7 9 10 11 12 }
	Port: extract : p_read14 | {1 }
	Port: extract : LEF_Img_data157 | {}
	Port: extract : SEF_Img_data158 | {}
  - Chain level:
	State 1
		icmp_ln113 : 1
		store_ln112 : 1
	State 2
		icmp_ln112 : 1
		add_ln125 : 1
		br_ln112 : 2
		store_ln131 : 1
		store_ln131 : 1
		store_ln131 : 1
	State 3
	State 4
	State 5
		icmp_ln131 : 1
		br_ln131 : 2
		sub_ln176 : 1
	State 6
		empty_38 : 1
		call_ln113 : 2
	State 7
	State 8
		icmp_ln162 : 1
		add_ln165 : 1
	State 9
		call_ln113 : 1
		icmp_ln167 : 1
		add_ln170 : 1
		store_ln131 : 1
	State 10
		store_ln131 : 1
	State 11
		call_ln176 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |       grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116      |    0    |    25   |    16   |
|   call   |       grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138      |    0    |    25   |    16   |
|          |       grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162      |  10.384 |   261   |   125   |
|          | grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190 |  10.384 |   180   |   264   |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |                     add_ln125_fu_263                    |    0    |    0    |    4    |
|    add   |                     add_ln165_fu_323                    |    0    |    0    |    32   |
|          |                       row_3_fu_329                      |    0    |    0    |    12   |
|          |                     add_ln170_fu_346                    |    0    |    0    |    32   |
|----------|---------------------------------------------------------|---------|---------|---------|
|  select  |                   select_ln162_fu_334                   |    0    |    0    |    32   |
|          |                   select_ln167_fu_361                   |    0    |    0    |    32   |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |                    icmp_ln113_fu_243                    |    0    |    0    |    5    |
|          |                    icmp_ln112_fu_257                    |    0    |    0    |    2    |
|   icmp   |                    icmp_ln131_fu_291                    |    0    |    0    |    5    |
|          |                    icmp_ln162_fu_317                    |    0    |    0    |    12   |
|          |                    icmp_ln167_fu_340                    |    0    |    0    |    12   |
|----------|---------------------------------------------------------|---------|---------|---------|
|    sub   |                     sub_ln176_fu_306                    |    0    |    0    |    14   |
|----------|---------------------------------------------------------|---------|---------|---------|
|   read   |                    p_read_read_fu_104                   |    0    |    0    |    0    |
|          |                   p_read_2_read_fu_110                  |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|partselect|                     trunc_ln_fu_233                     |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|   zext   |                    zext_ln176_fu_296                    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                       p_shl_fu_299                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|   trunc  |                     empty_38_fu_312                     |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|   Total  |                                                         |  20.768 |   491   |   615   |
|----------|---------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln125_reg_404 |    3   |
|  add_ln165_reg_451 |   32   |
|  add_ln170_reg_466 |   32   |
|  empty_35_reg_423  |   32   |
|  empty_38_reg_441  |    3   |
|    empty_reg_416   |   32   |
| icmp_ln113_reg_394 |    1   |
| icmp_ln162_reg_446 |    1   |
| icmp_ln167_reg_461 |    1   |
|indvars_iv82_reg_372|    3   |
|   p_read_reg_379   |   12   |
|       reg_227      |   32   |
|    row_3_reg_456   |   12   |
|     row_reg_409    |   12   |
|  sub_ln176_reg_436 |   14   |
|  trunc_ln_reg_384  |   11   |
+--------------------+--------+
|        Total       |   233  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|       grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138      |  p11 |   2  |   3  |    6   ||    9    |
|       grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162      |  p10 |   2  |  32  |   64   ||    9    |
| grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                          |      |      |      |   134  ||  3.894  ||    27   |
|---------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   20   |   491  |   615  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   27   |
|  Register |    -   |   233  |    -   |
+-----------+--------+--------+--------+
|   Total   |   24   |   724  |   642  |
+-----------+--------+--------+--------+
