;redcode
;assert 1
	SPL -0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 127, @106
	SUB 3, @20
	MOV 127, @106
	ADD #187, 9
	SPL 7, -612
	CMP @-127, 100
	MOV 1, <20
	SPL 7, -612
	SPL 7, -612
	SUB @13, 0
	SUB @13, 0
	SUB @13, 0
	SPL 100, <-522
	ADD #187, 9
	MOV 127, @106
	JMP @0, #2
	JMP @0, #2
	MOV -617, <-46
	MOV #187, 9
	MOV #187, 9
	SLT @61, @4
	SUB @1, 3
	ADD @130, 9
	SUB @1, 3
	ADD @130, 9
	ADD -130, 9
	CMP -207, <-120
	SPL 0, <-22
	SUB @5, 4
	ADD -130, 9
	SPL 500, 402
	MOV -617, <-46
	ADD 50, 40
	SPL 0, <-22
	SUB 300, 90
	SLT @61, @4
	SLT @61, @4
	SPL 110, 251
	SUB @1, 3
	ADD 50, 40
	JMZ 5, 20
	SPL 271, @60
	SPL 0, <-22
	MOV -7, <-20
	MOV -7, <-20
	ADD 270, 60
