#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec  1 15:50:18 2023
# Process ID: 30596
# Current directory: E:/Vivado2017/Lab/11.14_7segment_display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11436 E:\Vivado2017\Lab\11.14_7segment_display\11.13_all_files.xpr
# Log file: E:/Vivado2017/Lab/11.14_7segment_display/vivado.log
# Journal file: E:/Vivado2017/Lab/11.14_7segment_display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.xpr
INFO: [Project 1-313] Project file moved from 'E:/Vivado2017/Lab/11.14_all_files' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2017/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Fri Dec  1 15:57:31 2023] Launched synth_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/runme.log
[Fri Dec  1 15:57:31 2023] Launched impl_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.ltx
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Fri Dec  1 15:58:47 2023] Launched impl_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/runme.log
set_property PROBES.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"top1/cpu1/my_lia_debug"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Fri Dec  1 16:04:24 2023] Launched synth_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/runme.log
[Fri Dec  1 16:04:24 2023] Launched impl_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/runme.log
set_property PROBES.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Fri Dec  1 16:09:51 2023] Launched synth_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/runme.log
[Fri Dec  1 16:09:51 2023] Launched impl_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/runme.log
set_property PROBES.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Fri Dec  1 16:26:40 2023] Launched synth_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/runme.log
[Fri Dec  1 16:26:40 2023] Launched impl_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"top1/cpu1/my_lia_debug"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Fri Dec  1 16:33:23 2023] Launched synth_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/runme.log
[Fri Dec  1 16:33:23 2023] Launched impl_1...
Run output will be captured here: E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/runme.log
set_property PROBES.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/impl_1/structure.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"top1/cpu1/my_lia_debug"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 17:09:54 2023...
