
board1_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016944  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  08016b28  08016b28  00017b28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801703c  0801703c  0001922c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801703c  0801703c  0001803c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017044  08017044  0001922c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017044  08017044  00018044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017048  08017048  00018048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000022c  20000000  0801704c  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006bc4  2000022c  08017278  0001922c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006df0  08017278  00019df0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001922c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032ac4  00000000  00000000  0001925c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007137  00000000  00000000  0004bd20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002698  00000000  00000000  00052e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d9f  00000000  00000000  000554f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f92f  00000000  00000000  0005728f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002fd07  00000000  00000000  00086bbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00124ad9  00000000  00000000  000b68c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001db39e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000afd4  00000000  00000000  001db3e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001e63b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000022c 	.word	0x2000022c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08016b0c 	.word	0x08016b0c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000230 	.word	0x20000230
 800021c:	08016b0c 	.word	0x08016b0c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b988 	b.w	8000fc0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <Board1_roverLightsOFF>:
static void Board1_Supervisor(void);
static void Board1_initStructures(void);

/* Function for Chart: '<Root>/Board1' */
static void Board1_roverLightsOFF(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  Board1_DW.decision.led_A = OFF;
 8000fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff4 <Board1_roverLightsOFF+0x30>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board1_DW.decision.led_B = OFF;
 8000fd0:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <Board1_roverLightsOFF+0x30>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board1_DW.decision.rear_led = IDLE;
 8000fd8:	4b06      	ldr	r3, [pc, #24]	@ (8000ff4 <Board1_roverLightsOFF+0x30>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board1_DW.decision.rear_sign = OFF;
 8000fe0:	4b04      	ldr	r3, [pc, #16]	@ (8000ff4 <Board1_roverLightsOFF+0x30>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8000fe8:	bf00      	nop
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	20000248 	.word	0x20000248

08000ff8 <Board1_enter_internal_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_enter_internal_Normal(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  Board1_DW.is_active_Supervisor = 1U;
 8000ffc:	4b4f      	ldr	r3, [pc, #316]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
  Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 8001004:	4b4d      	ldr	r3, [pc, #308]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001006:	220e      	movs	r2, #14
 8001008:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
  Board1_DW.is_active_Moving_obstacle = 1U;
 800100c:	4b4b      	ldr	r3, [pc, #300]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800100e:	2201      	movs	r2, #1
 8001010:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
  Board1_DW.is_active_No_obstacle = 1U;
 8001014:	4b49      	ldr	r3, [pc, #292]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001016:	2201      	movs	r2, #1
 8001018:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
  Board1_DW.is_No_obstacle = Board1_IN_No_movements;
 800101c:	4b47      	ldr	r3, [pc, #284]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800101e:	2201      	movs	r2, #1
 8001020:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  Board1_DW.moving_obstacle = NO_OBSTACLE;
 8001024:	4b45      	ldr	r3, [pc, #276]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001026:	2200      	movs	r2, #0
 8001028:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  Board1_DW.is_active_Obstacle_from_left = 1U;
 800102c:	4b43      	ldr	r3, [pc, #268]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800102e:	2201      	movs	r2, #1
 8001030:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 8001034:	4b41      	ldr	r3, [pc, #260]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001036:	2203      	movs	r2, #3
 8001038:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
  Board1_DW.is_active_Obstacle_from_right = 1U;
 800103c:	4b3f      	ldr	r3, [pc, #252]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800103e:	2201      	movs	r2, #1
 8001040:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
  Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8001044:	4b3d      	ldr	r3, [pc, #244]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001046:	2203      	movs	r2, #3
 8001048:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
  Board1_DW.is_active_Combo = 1U;
 800104c:	4b3b      	ldr	r3, [pc, #236]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800104e:	2201      	movs	r2, #1
 8001050:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
  Board1_DW.is_active_Special_retro = 1U;
 8001054:	4b39      	ldr	r3, [pc, #228]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001056:	2201      	movs	r2, #1
 8001058:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board1_DW.special_retro = false;
 800105c:	4b37      	ldr	r3, [pc, #220]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800105e:	2200      	movs	r2, #0
 8001060:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
  Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8001064:	4b35      	ldr	r3, [pc, #212]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001066:	2203      	movs	r2, #3
 8001068:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board1_DW.is_active_Obstacle_detection = 1U;
 800106c:	4b33      	ldr	r3, [pc, #204]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800106e:	2201      	movs	r2, #1
 8001070:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board1_DW.obs_detection = true;
 8001074:	4b31      	ldr	r3, [pc, #196]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001076:	2201      	movs	r2, #1
 8001078:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
  Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 800107c:	4b2f      	ldr	r3, [pc, #188]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800107e:	2203      	movs	r2, #3
 8001080:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board1_DW.is_active_Battery_temperature_m = 1U;
 8001084:	4b2d      	ldr	r3, [pc, #180]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001086:	2201      	movs	r2, #1
 8001088:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board1_DW.is_active_Normal_velocity = 1U;
 800108c:	4b2b      	ldr	r3, [pc, #172]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800108e:	2201      	movs	r2, #1
 8001090:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board1_DW.is_Normal_velocity = Board1_IN_No_limitation;
 8001094:	4b29      	ldr	r3, [pc, #164]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001096:	2201      	movs	r2, #1
 8001098:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board1_DW.limit_velocity = false;
 800109c:	4b27      	ldr	r3, [pc, #156]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800109e:	2200      	movs	r2, #0
 80010a0:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  Board1_DW.is_active_Battery_manager = 1U;
 80010a4:	4b25      	ldr	r3, [pc, #148]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010a6:	2201      	movs	r2, #1
 80010a8:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board1_DW.is_Battery_manager = Board1_IN_Normal;
 80010ac:	4b23      	ldr	r3, [pc, #140]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010ae:	2202      	movs	r2, #2
 80010b0:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board1_DW.is_active_Temperature_manager = 1U;
 80010b4:	4b21      	ldr	r3, [pc, #132]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010b6:	2201      	movs	r2, #1
 80010b8:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board1_DW.is_Temperature_manager = Board1_IN_Normal_g;
 80010bc:	4b1f      	ldr	r3, [pc, #124]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010be:	2203      	movs	r2, #3
 80010c0:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board1_DW.is_active_Actions = 1U;
 80010c4:	4b1d      	ldr	r3, [pc, #116]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.is_active_Routine_manager = 1U;
 80010cc:	4b1b      	ldr	r3, [pc, #108]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_Routine_manager = Board1_IN_Normal_voltage;
 80010d4:	4b19      	ldr	r3, [pc, #100]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010d6:	2202      	movs	r2, #2
 80010d8:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 80010dc:	4b17      	ldr	r3, [pc, #92]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010de:	2208      	movs	r2, #8
 80010e0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board1_DW.is_active_Lights_manager = 1U;
 80010e4:	4b15      	ldr	r3, [pc, #84]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
  Board1_DW.is_Lights_manager = Board1_IN_Normal_voltage;
 80010ec:	4b13      	ldr	r3, [pc, #76]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010ee:	2202      	movs	r2, #2
 80010f0:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
  Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_OFF;
 80010f4:	4b11      	ldr	r3, [pc, #68]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010f6:	2202      	movs	r2, #2
 80010f8:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  Board1_roverLightsOFF();
 80010fc:	f7ff ff62 	bl	8000fc4 <Board1_roverLightsOFF>
  Board1_DW.is_active_Mode_manager = 1U;
 8001100:	4b0e      	ldr	r3, [pc, #56]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001102:	2201      	movs	r2, #1
 8001104:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
  Board1_DW.is_Mode_manager = Board1_IN_Normal_voltage;
 8001108:	4b0c      	ldr	r3, [pc, #48]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800110a:	2202      	movs	r2, #2
 800110c:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_DEFAULT;
 8001110:	4b0a      	ldr	r3, [pc, #40]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001112:	2201      	movs	r2, #1
 8001114:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board1_DW.decision.mode = DEFAULT;
 8001118:	4b08      	ldr	r3, [pc, #32]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800111a:	2200      	movs	r2, #0
 800111c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
  Board1_DW.is_active_Relay_manager = 1U;
 8001120:	4b06      	ldr	r3, [pc, #24]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001122:	2201      	movs	r2, #1
 8001124:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board1_DW.is_Relay_manager = Board1_IN_Normal_voltage;
 8001128:	4b04      	ldr	r3, [pc, #16]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800112a:	2202      	movs	r2, #2
 800112c:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board1_DW.decision.relay = true;
 8001130:	4b02      	ldr	r3, [pc, #8]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001132:	2201      	movs	r2, #1
 8001134:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
}
 8001138:	bf00      	nop
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000248 	.word	0x20000248

08001140 <Board1_isSessionhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isSessionhigh(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  return is_Session_high();
 8001144:	f004 ff5a 	bl	8005ffc <is_Session_high>
 8001148:	4603      	mov	r3, r0
}
 800114a:	4618      	mov	r0, r3
 800114c:	bd80      	pop	{r7, pc}

0800114e <Board1_check_elapsed_time_us>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_check_elapsed_time_us(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b082      	sub	sp, #8
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
 8001156:	6039      	str	r1, [r7, #0]
  return check_elapsed_time_us(b_start_time, b_min_elapsed_time);
 8001158:	6839      	ldr	r1, [r7, #0]
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f004 ff96 	bl	800608c <check_elapsed_time_us>
 8001160:	4603      	mov	r3, r0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <Board1_suspend_RX_TX>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_suspend_RX_TX(void)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	af00      	add	r7, sp, #0
  UART_DMA_Stop();
 800116e:	f004 fdab 	bl	8005cc8 <UART_DMA_Stop>
}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}

08001176 <Board1_setSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_setSTalk(void)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	af00      	add	r7, sp, #0
  set_STALK();
 800117a:	f004 ff51 	bl	8006020 <set_STALK>
}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}

08001182 <Board1_sendPing>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_sendPing(void)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	af00      	add	r7, sp, #0
  UART_Send_Ping();
 8001186:	f004 fe39 	bl	8005dfc <UART_Send_Ping>
}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}

0800118e <Board1_get_time>:

/* Function for Chart: '<Root>/Board1' */
static uint32_T Board1_get_time(void)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	af00      	add	r7, sp, #0
  return get_tick();
 8001192:	f004 ff6f 	bl	8006074 <get_tick>
 8001196:	4603      	mov	r3, r0
}
 8001198:	4618      	mov	r0, r3
 800119a:	bd80      	pop	{r7, pc}

0800119c <Board1_dataReceived>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_dataReceived(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  return UART_Data_Received();
 80011a0:	f004 fd7e 	bl	8005ca0 <UART_Data_Received>
 80011a4:	4603      	mov	r3, r0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	bd80      	pop	{r7, pc}
	...

080011ac <Board1_correctPing>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_correctPing(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  return Correct_Ping(Board1_DW.receivedPing);
 80011b0:	4b04      	ldr	r3, [pc, #16]	@ (80011c4 <Board1_correctPing+0x18>)
 80011b2:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 80011b6:	4618      	mov	r0, r3
 80011b8:	f004 ff0e 	bl	8005fd8 <Correct_Ping>
 80011bc:	4603      	mov	r3, r0
}
 80011be:	4618      	mov	r0, r3
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000248 	.word	0x20000248

080011c8 <Board1_waitPing>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_waitPing(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  UART_Wait_Ping(&Board1_DW.receivedPing);
 80011cc:	4802      	ldr	r0, [pc, #8]	@ (80011d8 <Board1_waitPing+0x10>)
 80011ce:	f004 fe5b 	bl	8005e88 <UART_Wait_Ping>
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	2000033a 	.word	0x2000033a

080011dc <Board1_resetSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_resetSTalk(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  reset_STALK();
 80011e0:	f004 ff2a 	bl	8006038 <reset_STALK>
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <Board1_isMTalkhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isMTalkhigh(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  return is_MTALK_high();
 80011ec:	f004 ff30 	bl	8006050 <is_MTALK_high>
 80011f0:	4603      	mov	r3, r0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <Board1_dataSended>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_dataSended(void)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	af00      	add	r7, sp, #0
  return UART_Data_Sended();
 80011fa:	f004 fd3d 	bl	8005c78 <UART_Data_Sended>
 80011fe:	4603      	mov	r3, r0
}
 8001200:	4618      	mov	r0, r3
 8001202:	bd80      	pop	{r7, pc}

08001204 <Board1_stop_motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_stop_motors(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  enter_critical_section();
 8001208:	f004 ff7a 	bl	8006100 <enter_critical_section>

  /* Outport: '<Root>/output' */
  Board1_Y.output.rif_FA = 0.0F;
 800120c:	4b1c      	ldr	r3, [pc, #112]	@ (8001280 <Board1_stop_motors+0x7c>)
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
  Board1_Y.output.rif_FB = 0.0F;
 8001214:	4b1a      	ldr	r3, [pc, #104]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	605a      	str	r2, [r3, #4]
  Board1_Y.output.rif_BA = 0.0F;
 800121c:	4b18      	ldr	r3, [pc, #96]	@ (8001280 <Board1_stop_motors+0x7c>)
 800121e:	f04f 0200 	mov.w	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  Board1_Y.output.rif_BB = 0.0F;
 8001224:	4b16      	ldr	r3, [pc, #88]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001226:	f04f 0200 	mov.w	r2, #0
 800122a:	60da      	str	r2, [r3, #12]
  Board1_Y.output.brk_mode = EMERGENCY;
 800122c:	4b14      	ldr	r3, [pc, #80]	@ (8001280 <Board1_stop_motors+0x7c>)
 800122e:	2202      	movs	r2, #2
 8001230:	741a      	strb	r2, [r3, #16]
  Board1_Y.output.relay = false;
 8001232:	4b13      	ldr	r3, [pc, #76]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001234:	2200      	movs	r2, #0
 8001236:	759a      	strb	r2, [r3, #22]
  Board1_Y.output.rear_led = IDLE;
 8001238:	4b11      	ldr	r3, [pc, #68]	@ (8001280 <Board1_stop_motors+0x7c>)
 800123a:	2200      	movs	r2, #0
 800123c:	74da      	strb	r2, [r3, #19]

  /* Inport: '<Root>/battery_voltage' */
  if (Board1_U.battery_voltage < Board1_CRITICAL_VOLTAGE) {
 800123e:	4b11      	ldr	r3, [pc, #68]	@ (8001284 <Board1_stop_motors+0x80>)
 8001240:	edd3 7a01 	vldr	s15, [r3, #4]
 8001244:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8001248:	eef4 7ac7 	vcmpe.f32	s15, s14
 800124c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001250:	d509      	bpl.n	8001266 <Board1_stop_motors+0x62>
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = OFF;
 8001252:	4b0b      	ldr	r3, [pc, #44]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001254:	2200      	movs	r2, #0
 8001256:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = OFF;
 8001258:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <Board1_stop_motors+0x7c>)
 800125a:	2200      	movs	r2, #0
 800125c:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_sign = OFF;
 800125e:	4b08      	ldr	r3, [pc, #32]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001260:	2200      	movs	r2, #0
 8001262:	751a      	strb	r2, [r3, #20]
 8001264:	e008      	b.n	8001278 <Board1_stop_motors+0x74>
  } else {
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = RED;
 8001266:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001268:	2202      	movs	r2, #2
 800126a:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = RED;
 800126c:	4b04      	ldr	r3, [pc, #16]	@ (8001280 <Board1_stop_motors+0x7c>)
 800126e:	2202      	movs	r2, #2
 8001270:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_sign = RED;
 8001272:	4b03      	ldr	r3, [pc, #12]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001274:	2202      	movs	r2, #2
 8001276:	751a      	strb	r2, [r3, #20]
  }

  /* End of Inport: '<Root>/battery_voltage' */
  exit_critical_section();
 8001278:	f004 ff48 	bl	800610c <exit_critical_section>
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000384 	.word	0x20000384
 8001284:	20000374 	.word	0x20000374

08001288 <Board1_send_decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_send_decision(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  UART_Send_Decision(&Board1_DW.decision);
 800128c:	4802      	ldr	r0, [pc, #8]	@ (8001298 <Board1_send_decision+0x10>)
 800128e:	f004 fd85 	bl	8005d9c <UART_Send_Decision>
}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	200002d0 	.word	0x200002d0

0800129c <Bo_exit_internal_Normal_voltage>:

/* Function for Chart: '<Root>/Board1' */
static void Bo_exit_internal_Normal_voltage(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  Board1_DW.is_Control_controller_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012a0:	4b16      	ldr	r3, [pc, #88]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board1_DW.is_Emergency_button_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012a8:	4b14      	ldr	r3, [pc, #80]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012b0:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board1_DW.is_Low_controller_battery_routi = Board1_IN_NO_ACTIVE_CHILD;
 80012b8:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 80012c0:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 80012c8:	4b0c      	ldr	r3, [pc, #48]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
  Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012d0:	4b0a      	ldr	r3, [pc, #40]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
  Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012da:	2200      	movs	r2, #0
 80012dc:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012e0:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
  Board1_DW.is_Normal_voltage = Board1_IN_NO_ACTIVE_CHILD;
 80012e8:	4b04      	ldr	r3, [pc, #16]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	20000248 	.word	0x20000248

08001300 <Board1_exit_internal_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_exit_internal_Normal(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  Board1_DW.is_Relay_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001304:	4b41      	ldr	r3, [pc, #260]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001306:	2200      	movs	r2, #0
 8001308:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board1_DW.is_active_Relay_manager = 0U;
 800130c:	4b3f      	ldr	r3, [pc, #252]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800130e:	2200      	movs	r2, #0
 8001310:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board1_DW.is_Normal_voltage_n = Board1_IN_NO_ACTIVE_CHILD;
 8001314:	4b3d      	ldr	r3, [pc, #244]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001316:	2200      	movs	r2, #0
 8001318:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board1_DW.is_Mode_manager = Board1_IN_NO_ACTIVE_CHILD;
 800131c:	4b3b      	ldr	r3, [pc, #236]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800131e:	2200      	movs	r2, #0
 8001320:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Board1_DW.is_active_Mode_manager = 0U;
 8001324:	4b39      	ldr	r3, [pc, #228]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001326:	2200      	movs	r2, #0
 8001328:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
  Board1_DW.is_Normal_voltage_g = Board1_IN_NO_ACTIVE_CHILD;
 800132c:	4b37      	ldr	r3, [pc, #220]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800132e:	2200      	movs	r2, #0
 8001330:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  Board1_DW.is_Lights_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001334:	4b35      	ldr	r3, [pc, #212]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001336:	2200      	movs	r2, #0
 8001338:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
  Board1_DW.is_active_Lights_manager = 0U;
 800133c:	4b33      	ldr	r3, [pc, #204]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800133e:	2200      	movs	r2, #0
 8001340:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
  Bo_exit_internal_Normal_voltage();
 8001344:	f7ff ffaa 	bl	800129c <Bo_exit_internal_Normal_voltage>
  Board1_DW.is_Routine_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001348:	4b30      	ldr	r3, [pc, #192]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800134a:	2200      	movs	r2, #0
 800134c:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_active_Routine_manager = 0U;
 8001350:	4b2e      	ldr	r3, [pc, #184]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001352:	2200      	movs	r2, #0
 8001354:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_active_Actions = 0U;
 8001358:	4b2c      	ldr	r3, [pc, #176]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800135a:	2200      	movs	r2, #0
 800135c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.is_Temperature_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001360:	4b2a      	ldr	r3, [pc, #168]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001362:	2200      	movs	r2, #0
 8001364:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board1_DW.is_active_Temperature_manager = 0U;
 8001368:	4b28      	ldr	r3, [pc, #160]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800136a:	2200      	movs	r2, #0
 800136c:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board1_DW.is_Battery_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001370:	4b26      	ldr	r3, [pc, #152]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001372:	2200      	movs	r2, #0
 8001374:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board1_DW.is_active_Battery_manager = 0U;
 8001378:	4b24      	ldr	r3, [pc, #144]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800137a:	2200      	movs	r2, #0
 800137c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board1_DW.is_Normal_velocity = Board1_IN_NO_ACTIVE_CHILD;
 8001380:	4b22      	ldr	r3, [pc, #136]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001382:	2200      	movs	r2, #0
 8001384:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board1_DW.is_active_Normal_velocity = 0U;
 8001388:	4b20      	ldr	r3, [pc, #128]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800138a:	2200      	movs	r2, #0
 800138c:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board1_DW.is_active_Battery_temperature_m = 0U;
 8001390:	4b1e      	ldr	r3, [pc, #120]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001392:	2200      	movs	r2, #0
 8001394:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board1_DW.is_Obstacle_detection = Board1_IN_NO_ACTIVE_CHILD;
 8001398:	4b1c      	ldr	r3, [pc, #112]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800139a:	2200      	movs	r2, #0
 800139c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board1_DW.is_active_Obstacle_detection = 0U;
 80013a0:	4b1a      	ldr	r3, [pc, #104]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board1_DW.is_Special_retro = Board1_IN_NO_ACTIVE_CHILD;
 80013a8:	4b18      	ldr	r3, [pc, #96]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board1_DW.is_active_Special_retro = 0U;
 80013b0:	4b16      	ldr	r3, [pc, #88]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board1_DW.is_active_Combo = 0U;
 80013b8:	4b14      	ldr	r3, [pc, #80]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
  Board1_DW.is_Obstacle_from_right = Board1_IN_NO_ACTIVE_CHILD;
 80013c0:	4b12      	ldr	r3, [pc, #72]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
  Board1_DW.is_active_Obstacle_from_right = 0U;
 80013c8:	4b10      	ldr	r3, [pc, #64]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
  Board1_DW.is_Obstacle_from_left = Board1_IN_NO_ACTIVE_CHILD;
 80013d0:	4b0e      	ldr	r3, [pc, #56]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
  Board1_DW.is_active_Obstacle_from_left = 0U;
 80013d8:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013da:	2200      	movs	r2, #0
 80013dc:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  Board1_DW.is_No_obstacle = Board1_IN_NO_ACTIVE_CHILD;
 80013e0:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  Board1_DW.is_active_No_obstacle = 0U;
 80013e8:	4b08      	ldr	r3, [pc, #32]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
  Board1_DW.is_active_Moving_obstacle = 0U;
 80013f0:	4b06      	ldr	r3, [pc, #24]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
  Board1_DW.is_Supervisor = Board1_IN_NO_ACTIVE_CHILD;
 80013f8:	4b04      	ldr	r3, [pc, #16]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
  Board1_DW.is_active_Supervisor = 0U;
 8001400:	4b02      	ldr	r3, [pc, #8]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001402:	2200      	movs	r2, #0
 8001404:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20000248 	.word	0x20000248

08001410 <Board1_write_output>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_write_output(void)
{
 8001410:	b5b0      	push	{r4, r5, r7, lr}
 8001412:	af00      	add	r7, sp, #0
  enter_critical_section();
 8001414:	f004 fe74 	bl	8006100 <enter_critical_section>

  /* Outport: '<Root>/output' */
  Board1_Y.output = Board1_DW.decision;
 8001418:	4a07      	ldr	r2, [pc, #28]	@ (8001438 <Board1_write_output+0x28>)
 800141a:	4b08      	ldr	r3, [pc, #32]	@ (800143c <Board1_write_output+0x2c>)
 800141c:	4615      	mov	r5, r2
 800141e:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8001422:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001424:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001426:	e894 0003 	ldmia.w	r4, {r0, r1}
 800142a:	e885 0003 	stmia.w	r5, {r0, r1}
  exit_critical_section();
 800142e:	f004 fe6d 	bl	800610c <exit_critical_section>
}
 8001432:	bf00      	nop
 8001434:	bdb0      	pop	{r4, r5, r7, pc}
 8001436:	bf00      	nop
 8001438:	20000384 	.word	0x20000384
 800143c:	20000248 	.word	0x20000248

08001440 <Board1_Decision_sended>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Decision_sended(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
  boolean_T b;
  boolean_T d_p;
  b = !Board1_isSessionhigh();
 8001446:	f7ff fe7b 	bl	8001140 <Board1_isSessionhigh>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	bf0c      	ite	eq
 8001450:	2301      	moveq	r3, #1
 8001452:	2300      	movne	r3, #0
 8001454:	b2db      	uxtb	r3, r3
 8001456:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	2b00      	cmp	r3, #0
 800145c:	f000 80d1 	beq.w	8001602 <Board1_Decision_sended+0x1c2>
    b = false;
 8001460:	2300      	movs	r3, #0
 8001462:	71fb      	strb	r3, [r7, #7]
    if (Board1_DW.decision.relay ==
 8001464:	4b82      	ldr	r3, [pc, #520]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001466:	f893 209e 	ldrb.w	r2, [r3, #158]	@ 0x9e
        Board1_DW.receivedDecisionPacket.decision.relay) {
 800146a:	4b81      	ldr	r3, [pc, #516]	@ (8001670 <Board1_Decision_sended+0x230>)
 800146c:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
    if (Board1_DW.decision.relay ==
 8001470:	429a      	cmp	r2, r3
 8001472:	f040 80a4 	bne.w	80015be <Board1_Decision_sended+0x17e>
      d_p = false;
 8001476:	2300      	movs	r3, #0
 8001478:	71bb      	strb	r3, [r7, #6]
      if ((int32_T)Board1_DW.decision.mode == (int32_T)
 800147a:	4b7d      	ldr	r3, [pc, #500]	@ (8001670 <Board1_Decision_sended+0x230>)
 800147c:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
          Board1_DW.receivedDecisionPacket.decision.mode) {
 8001480:	4b7b      	ldr	r3, [pc, #492]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001482:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
      if ((int32_T)Board1_DW.decision.mode == (int32_T)
 8001486:	429a      	cmp	r2, r3
 8001488:	d101      	bne.n	800148e <Board1_Decision_sended+0x4e>
        d_p = true;
 800148a:	2301      	movs	r3, #1
 800148c:	71bb      	strb	r3, [r7, #6]
      }

      if (d_p) {
 800148e:	79bb      	ldrb	r3, [r7, #6]
 8001490:	2b00      	cmp	r3, #0
 8001492:	f000 8091 	beq.w	80015b8 <Board1_Decision_sended+0x178>
        d_p = false;
 8001496:	2300      	movs	r3, #0
 8001498:	71bb      	strb	r3, [r7, #6]
        if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 800149a:	4b75      	ldr	r3, [pc, #468]	@ (8001670 <Board1_Decision_sended+0x230>)
 800149c:	f893 209c 	ldrb.w	r2, [r3, #156]	@ 0x9c
            Board1_DW.receivedDecisionPacket.decision.rear_sign) {
 80014a0:	4b73      	ldr	r3, [pc, #460]	@ (8001670 <Board1_Decision_sended+0x230>)
 80014a2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
        if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d101      	bne.n	80014ae <Board1_Decision_sended+0x6e>
          d_p = true;
 80014aa:	2301      	movs	r3, #1
 80014ac:	71bb      	strb	r3, [r7, #6]
        }

        if (d_p) {
 80014ae:	79bb      	ldrb	r3, [r7, #6]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d07e      	beq.n	80015b2 <Board1_Decision_sended+0x172>
          d_p = false;
 80014b4:	2300      	movs	r3, #0
 80014b6:	71bb      	strb	r3, [r7, #6]
          if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 80014b8:	4b6d      	ldr	r3, [pc, #436]	@ (8001670 <Board1_Decision_sended+0x230>)
 80014ba:	f893 209b 	ldrb.w	r2, [r3, #155]	@ 0x9b
              Board1_DW.receivedDecisionPacket.decision.rear_led) {
 80014be:	4b6c      	ldr	r3, [pc, #432]	@ (8001670 <Board1_Decision_sended+0x230>)
 80014c0:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
          if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d101      	bne.n	80014cc <Board1_Decision_sended+0x8c>
            d_p = true;
 80014c8:	2301      	movs	r3, #1
 80014ca:	71bb      	strb	r3, [r7, #6]
          }

          if (d_p) {
 80014cc:	79bb      	ldrb	r3, [r7, #6]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d06c      	beq.n	80015ac <Board1_Decision_sended+0x16c>
            d_p = false;
 80014d2:	2300      	movs	r3, #0
 80014d4:	71bb      	strb	r3, [r7, #6]
            if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 80014d6:	4b66      	ldr	r3, [pc, #408]	@ (8001670 <Board1_Decision_sended+0x230>)
 80014d8:	f893 209a 	ldrb.w	r2, [r3, #154]	@ 0x9a
                Board1_DW.receivedDecisionPacket.decision.led_B) {
 80014dc:	4b64      	ldr	r3, [pc, #400]	@ (8001670 <Board1_Decision_sended+0x230>)
 80014de:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
            if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d101      	bne.n	80014ea <Board1_Decision_sended+0xaa>
              d_p = true;
 80014e6:	2301      	movs	r3, #1
 80014e8:	71bb      	strb	r3, [r7, #6]
            }

            if (d_p) {
 80014ea:	79bb      	ldrb	r3, [r7, #6]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d05a      	beq.n	80015a6 <Board1_Decision_sended+0x166>
              d_p = false;
 80014f0:	2300      	movs	r3, #0
 80014f2:	71bb      	strb	r3, [r7, #6]
              if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 80014f4:	4b5e      	ldr	r3, [pc, #376]	@ (8001670 <Board1_Decision_sended+0x230>)
 80014f6:	f893 2099 	ldrb.w	r2, [r3, #153]	@ 0x99
                  Board1_DW.receivedDecisionPacket.decision.led_A) {
 80014fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001670 <Board1_Decision_sended+0x230>)
 80014fc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
              if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 8001500:	429a      	cmp	r2, r3
 8001502:	d101      	bne.n	8001508 <Board1_Decision_sended+0xc8>
                d_p = true;
 8001504:	2301      	movs	r3, #1
 8001506:	71bb      	strb	r3, [r7, #6]
              }

              if (d_p) {
 8001508:	79bb      	ldrb	r3, [r7, #6]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d048      	beq.n	80015a0 <Board1_Decision_sended+0x160>
                d_p = false;
 800150e:	2300      	movs	r3, #0
 8001510:	71bb      	strb	r3, [r7, #6]
                if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 8001512:	4b57      	ldr	r3, [pc, #348]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001514:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
                    Board1_DW.receivedDecisionPacket.decision.brk_mode) {
 8001518:	4b55      	ldr	r3, [pc, #340]	@ (8001670 <Board1_Decision_sended+0x230>)
 800151a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
                if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 800151e:	429a      	cmp	r2, r3
 8001520:	d101      	bne.n	8001526 <Board1_Decision_sended+0xe6>
                  d_p = true;
 8001522:	2301      	movs	r3, #1
 8001524:	71bb      	strb	r3, [r7, #6]
                }

                if (d_p) {
 8001526:	79bb      	ldrb	r3, [r7, #6]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d036      	beq.n	800159a <Board1_Decision_sended+0x15a>
                  if (Board1_DW.decision.rif_BB ==
 800152c:	4b50      	ldr	r3, [pc, #320]	@ (8001670 <Board1_Decision_sended+0x230>)
 800152e:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
                      Board1_DW.receivedDecisionPacket.decision.rif_BB) {
 8001532:	4b4f      	ldr	r3, [pc, #316]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001534:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
                  if (Board1_DW.decision.rif_BB ==
 8001538:	eeb4 7a67 	vcmp.f32	s14, s15
 800153c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001540:	d128      	bne.n	8001594 <Board1_Decision_sended+0x154>
                    if (Board1_DW.decision.rif_BA ==
 8001542:	4b4b      	ldr	r3, [pc, #300]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001544:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
                        Board1_DW.receivedDecisionPacket.decision.rif_BA) {
 8001548:	4b49      	ldr	r3, [pc, #292]	@ (8001670 <Board1_Decision_sended+0x230>)
 800154a:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
                    if (Board1_DW.decision.rif_BA ==
 800154e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001556:	d11a      	bne.n	800158e <Board1_Decision_sended+0x14e>
                      d_p = ((Board1_DW.decision.rif_FB ==
 8001558:	4b45      	ldr	r3, [pc, #276]	@ (8001670 <Board1_Decision_sended+0x230>)
 800155a:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
                              Board1_DW.receivedDecisionPacket.decision.rif_FB) &&
 800155e:	4b44      	ldr	r3, [pc, #272]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001560:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001564:	eeb4 7a67 	vcmp.f32	s14, s15
 8001568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800156c:	d10c      	bne.n	8001588 <Board1_Decision_sended+0x148>
                             (Board1_DW.decision.rif_FA ==
 800156e:	4b40      	ldr	r3, [pc, #256]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001570:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
                              Board1_DW.receivedDecisionPacket.decision.rif_FA));
 8001574:	4b3e      	ldr	r3, [pc, #248]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001576:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
                              Board1_DW.receivedDecisionPacket.decision.rif_FB) &&
 800157a:	eeb4 7a67 	vcmp.f32	s14, s15
 800157e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001582:	d101      	bne.n	8001588 <Board1_Decision_sended+0x148>
 8001584:	2301      	movs	r3, #1
 8001586:	e000      	b.n	800158a <Board1_Decision_sended+0x14a>
 8001588:	2300      	movs	r3, #0
                      d_p = ((Board1_DW.decision.rif_FB ==
 800158a:	71bb      	strb	r3, [r7, #6]
 800158c:	e019      	b.n	80015c2 <Board1_Decision_sended+0x182>
                    } else {
                      d_p = false;
 800158e:	2300      	movs	r3, #0
 8001590:	71bb      	strb	r3, [r7, #6]
 8001592:	e016      	b.n	80015c2 <Board1_Decision_sended+0x182>
                    }
                  } else {
                    d_p = false;
 8001594:	2300      	movs	r3, #0
 8001596:	71bb      	strb	r3, [r7, #6]
 8001598:	e013      	b.n	80015c2 <Board1_Decision_sended+0x182>
                  }
                } else {
                  d_p = false;
 800159a:	2300      	movs	r3, #0
 800159c:	71bb      	strb	r3, [r7, #6]
 800159e:	e010      	b.n	80015c2 <Board1_Decision_sended+0x182>
                }
              } else {
                d_p = false;
 80015a0:	2300      	movs	r3, #0
 80015a2:	71bb      	strb	r3, [r7, #6]
 80015a4:	e00d      	b.n	80015c2 <Board1_Decision_sended+0x182>
              }
            } else {
              d_p = false;
 80015a6:	2300      	movs	r3, #0
 80015a8:	71bb      	strb	r3, [r7, #6]
 80015aa:	e00a      	b.n	80015c2 <Board1_Decision_sended+0x182>
            }
          } else {
            d_p = false;
 80015ac:	2300      	movs	r3, #0
 80015ae:	71bb      	strb	r3, [r7, #6]
 80015b0:	e007      	b.n	80015c2 <Board1_Decision_sended+0x182>
          }
        } else {
          d_p = false;
 80015b2:	2300      	movs	r3, #0
 80015b4:	71bb      	strb	r3, [r7, #6]
 80015b6:	e004      	b.n	80015c2 <Board1_Decision_sended+0x182>
        }
      } else {
        d_p = false;
 80015b8:	2300      	movs	r3, #0
 80015ba:	71bb      	strb	r3, [r7, #6]
 80015bc:	e001      	b.n	80015c2 <Board1_Decision_sended+0x182>
      }
    } else {
      d_p = false;
 80015be:	2300      	movs	r3, #0
 80015c0:	71bb      	strb	r3, [r7, #6]
    }

    if (d_p) {
 80015c2:	79bb      	ldrb	r3, [r7, #6]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <Board1_Decision_sended+0x18c>
      b = true;
 80015c8:	2301      	movs	r3, #1
 80015ca:	71fb      	strb	r3, [r7, #7]
    }

    if (b) {
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d006      	beq.n	80015e0 <Board1_Decision_sended+0x1a0>
      Board1_DW.is_Supervisor = Board1_IN_Same_decision;
 80015d2:	4b27      	ldr	r3, [pc, #156]	@ (8001670 <Board1_Decision_sended+0x230>)
 80015d4:	2209      	movs	r2, #9
 80015d6:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_write_output();
 80015da:	f7ff ff19 	bl	8001410 <Board1_write_output>
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 80015de:	e043      	b.n	8001668 <Board1_Decision_sended+0x228>
      Board1_exit_internal_Normal();
 80015e0:	f7ff fe8e 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_suspend_RX_TX();
 80015e4:	f7ff fdc1 	bl	800116a <Board1_suspend_RX_TX>
      Board1_DW.is_Supervision_task = Board1_IN_Single_Board;
 80015e8:	4b21      	ldr	r3, [pc, #132]	@ (8001670 <Board1_Decision_sended+0x230>)
 80015ea:	2203      	movs	r2, #3
 80015ec:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_resetSTalk();
 80015f0:	f7ff fdf4 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 80015f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001670 <Board1_Decision_sended+0x230>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      Board1_stop_motors();
 80015fc:	f7ff fe02 	bl	8001204 <Board1_stop_motors>
}
 8001600:	e032      	b.n	8001668 <Board1_Decision_sended+0x228>
    b = Board1_check_elapsed_time_us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8001602:	4b1b      	ldr	r3, [pc, #108]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001604:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001608:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fd9e 	bl	800114e <Board1_check_elapsed_time_us>
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d025      	beq.n	8001668 <Board1_Decision_sended+0x228>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 800161c:	4b14      	ldr	r3, [pc, #80]	@ (8001670 <Board1_Decision_sended+0x230>)
 800161e:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8001622:	2b00      	cmp	r3, #0
 8001624:	d110      	bne.n	8001648 <Board1_Decision_sended+0x208>
        Board1_DW.retransmitted = 1U;
 8001626:	4b12      	ldr	r3, [pc, #72]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001628:	2201      	movs	r2, #1
 800162a:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
        Board1_DW.is_Supervisor = Board1_IN_Send_decision;
 800162e:	4b10      	ldr	r3, [pc, #64]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001630:	220a      	movs	r2, #10
 8001632:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_send_decision();
 8001636:	f7ff fe27 	bl	8001288 <Board1_send_decision>
        Board1_DW.time_comm = Board1_get_time();
 800163a:	f7ff fda8 	bl	800118e <Board1_get_time>
 800163e:	4603      	mov	r3, r0
 8001640:	4a0b      	ldr	r2, [pc, #44]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001642:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8001646:	e00f      	b.n	8001668 <Board1_Decision_sended+0x228>
        Board1_stop_motors();
 8001648:	f7ff fddc 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 800164c:	f7ff fe58 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_suspend_RX_TX();
 8001650:	f7ff fd8b 	bl	800116a <Board1_suspend_RX_TX>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8001654:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001656:	2201      	movs	r2, #1
 8001658:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 800165c:	f7ff fd8b 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8001660:	4b03      	ldr	r3, [pc, #12]	@ (8001670 <Board1_Decision_sended+0x230>)
 8001662:	2202      	movs	r2, #2
 8001664:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	20000248 	.word	0x20000248

08001674 <Board1_send_global_state>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_send_global_state(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  UART_Send_GlobalState(&Board1_DW.global_state);
 8001678:	4802      	ldr	r0, [pc, #8]	@ (8001684 <Board1_send_global_state+0x10>)
 800167a:	f004 fb5f 	bl	8005d3c <UART_Send_GlobalState>
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000280 	.word	0x20000280

08001688 <Board1_isequal_h>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isequal_h(MOVING_OBSTACLE_TYPE varargin_1,
  MOVING_OBSTACLE_TYPE varargin_2)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	460a      	mov	r2, r1
 8001692:	71fb      	strb	r3, [r7, #7]
 8001694:	4613      	mov	r3, r2
 8001696:	71bb      	strb	r3, [r7, #6]
  boolean_T p;
  p = false;
 8001698:	2300      	movs	r3, #0
 800169a:	73fb      	strb	r3, [r7, #15]
  if ((int32_T)varargin_1 == (int32_T)varargin_2) {
 800169c:	79fa      	ldrb	r2, [r7, #7]
 800169e:	79bb      	ldrb	r3, [r7, #6]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d101      	bne.n	80016a8 <Board1_isequal_h+0x20>
    p = true;
 80016a4:	2301      	movs	r3, #1
 80016a6:	73fb      	strb	r3, [r7, #15]
  }

  return p;
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3714      	adds	r7, #20
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr

080016b6 <Board1_isequal>:
  boolean_T varargin_1_spc_retro, boolean_T varargin_1_limit_vel, boolean_T
  varargin_1_obs_detection, const StateBusB1 varargin_2_stateB1, const
  StateBusB2 varargin_2_stateB2, MOVING_OBSTACLE_TYPE varargin_2_mov_obs,
  boolean_T varargin_2_spc_retro, boolean_T varargin_2_limit_vel, boolean_T
  varargin_2_obs_detection)
{
 80016b6:	b590      	push	{r4, r7, lr}
 80016b8:	b087      	sub	sp, #28
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	ed87 0a03 	vstr	s0, [r7, #12]
 80016c0:	edc7 0a02 	vstr	s1, [r7, #8]
 80016c4:	4604      	mov	r4, r0
 80016c6:	4608      	mov	r0, r1
 80016c8:	4611      	mov	r1, r2
 80016ca:	461a      	mov	r2, r3
 80016cc:	4623      	mov	r3, r4
 80016ce:	80fb      	strh	r3, [r7, #6]
 80016d0:	4603      	mov	r3, r0
 80016d2:	80bb      	strh	r3, [r7, #4]
 80016d4:	460b      	mov	r3, r1
 80016d6:	807b      	strh	r3, [r7, #2]
 80016d8:	4613      	mov	r3, r2
 80016da:	803b      	strh	r3, [r7, #0]
  boolean_T e_p;
  boolean_T p;
  p = false;
 80016dc:	2300      	movs	r3, #0
 80016de:	75bb      	strb	r3, [r7, #22]
  if (varargin_1_obs_detection == varargin_2_obs_detection) {
 80016e0:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80016e4:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 80016e8:	429a      	cmp	r2, r3
 80016ea:	f040 80ee 	bne.w	80018ca <Board1_isequal+0x214>
    if (varargin_1_limit_vel == varargin_2_limit_vel) {
 80016ee:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80016f2:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 80016f6:	429a      	cmp	r2, r3
 80016f8:	f040 80e4 	bne.w	80018c4 <Board1_isequal+0x20e>
      if (varargin_1_spc_retro == varargin_2_spc_retro) {
 80016fc:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8001700:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8001704:	429a      	cmp	r2, r3
 8001706:	f040 80da 	bne.w	80018be <Board1_isequal+0x208>
        if (Board1_isequal_h(varargin_1_mov_obs, varargin_2_mov_obs)) {
 800170a:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 800170e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001712:	4611      	mov	r1, r2
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff ffb7 	bl	8001688 <Board1_isequal_h>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	f000 80cb 	beq.w	80018b8 <Board1_isequal+0x202>
          if (varargin_1_stateB2.controller_battery ==
 8001722:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
              varargin_2_stateB2.controller_battery) {
 8001726:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
          if (varargin_1_stateB2.controller_battery ==
 800172a:	429a      	cmp	r2, r3
 800172c:	f040 8081 	bne.w	8001832 <Board1_isequal+0x17c>
            if (varargin_1_stateB2.l_stick_button ==
 8001730:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
                varargin_2_stateB2.l_stick_button) {
 8001734:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
            if (varargin_1_stateB2.l_stick_button ==
 8001738:	429a      	cmp	r2, r3
 800173a:	d177      	bne.n	800182c <Board1_isequal+0x176>
              if (varargin_1_stateB2.r_stick_button ==
 800173c:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
                  varargin_2_stateB2.r_stick_button) {
 8001740:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
              if (varargin_1_stateB2.r_stick_button ==
 8001744:	429a      	cmp	r2, r3
 8001746:	d16e      	bne.n	8001826 <Board1_isequal+0x170>
                if (varargin_1_stateB2.button4 == varargin_2_stateB2.button4) {
 8001748:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800174c:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8001750:	429a      	cmp	r2, r3
 8001752:	d165      	bne.n	8001820 <Board1_isequal+0x16a>
                  if (varargin_1_stateB2.button3 == varargin_2_stateB2.button3)
 8001754:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001758:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 800175c:	429a      	cmp	r2, r3
 800175e:	d15c      	bne.n	800181a <Board1_isequal+0x164>
                  {
                    if (varargin_1_stateB2.button2 == varargin_2_stateB2.button2)
 8001760:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001764:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001768:	429a      	cmp	r2, r3
 800176a:	d153      	bne.n	8001814 <Board1_isequal+0x15e>
                    {
                      if (varargin_1_stateB2.button1 ==
 800176c:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
                          varargin_2_stateB2.button1) {
 8001770:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
                      if (varargin_1_stateB2.button1 ==
 8001774:	429a      	cmp	r2, r3
 8001776:	d14a      	bne.n	800180e <Board1_isequal+0x158>
                        if (varargin_1_stateB2.controller_x ==
 8001778:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
                            varargin_2_stateB2.controller_x) {
 800177a:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
                        if (varargin_1_stateB2.controller_x ==
 800177e:	429a      	cmp	r2, r3
 8001780:	d142      	bne.n	8001808 <Board1_isequal+0x152>
                          if (varargin_1_stateB2.controller_y ==
 8001782:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
                              varargin_2_stateB2.controller_y) {
 8001784:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
                          if (varargin_1_stateB2.controller_y ==
 8001788:	429a      	cmp	r2, r3
 800178a:	d13a      	bne.n	8001802 <Board1_isequal+0x14c>
                            if (varargin_1_stateB2.sonar3 ==
 800178c:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
                                varargin_2_stateB2.sonar3) {
 800178e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
                            if (varargin_1_stateB2.sonar3 ==
 8001792:	429a      	cmp	r2, r3
 8001794:	d132      	bne.n	80017fc <Board1_isequal+0x146>
                              if (varargin_1_stateB2.sonar2 ==
 8001796:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
                                  varargin_2_stateB2.sonar2) {
 8001798:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
                              if (varargin_1_stateB2.sonar2 ==
 800179c:	429a      	cmp	r2, r3
 800179e:	d12a      	bne.n	80017f6 <Board1_isequal+0x140>
                                if (varargin_1_stateB2.sonar1 ==
 80017a0:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
                                    varargin_2_stateB2.sonar1) {
 80017a2:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
                                if (varargin_1_stateB2.sonar1 ==
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d122      	bne.n	80017f0 <Board1_isequal+0x13a>
                                  if (varargin_1_stateB2.gyroYaw ==
 80017aa:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
                                      varargin_2_stateB2.gyroYaw) {
 80017ae:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
                                  if (varargin_1_stateB2.gyroYaw ==
 80017b2:	eeb4 7a67 	vcmp.f32	s14, s15
 80017b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ba:	d116      	bne.n	80017ea <Board1_isequal+0x134>
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 80017bc:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
                                            varargin_2_stateB2.acceleration_x) &&
 80017c0:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80017c4:	eeb4 7a67 	vcmp.f32	s14, s15
 80017c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017cc:	d10a      	bne.n	80017e4 <Board1_isequal+0x12e>
                                           (varargin_1_stateB2.acceleration_y ==
 80017ce:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
                                            varargin_2_stateB2.acceleration_y));
 80017d2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
                                            varargin_2_stateB2.acceleration_x) &&
 80017d6:	eeb4 7a67 	vcmp.f32	s14, s15
 80017da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017de:	d101      	bne.n	80017e4 <Board1_isequal+0x12e>
 80017e0:	2301      	movs	r3, #1
 80017e2:	e000      	b.n	80017e6 <Board1_isequal+0x130>
 80017e4:	2300      	movs	r3, #0
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 80017e6:	75fb      	strb	r3, [r7, #23]
 80017e8:	e025      	b.n	8001836 <Board1_isequal+0x180>
                                  } else {
                                    e_p = false;
 80017ea:	2300      	movs	r3, #0
 80017ec:	75fb      	strb	r3, [r7, #23]
 80017ee:	e022      	b.n	8001836 <Board1_isequal+0x180>
                                  }
                                } else {
                                  e_p = false;
 80017f0:	2300      	movs	r3, #0
 80017f2:	75fb      	strb	r3, [r7, #23]
 80017f4:	e01f      	b.n	8001836 <Board1_isequal+0x180>
                                }
                              } else {
                                e_p = false;
 80017f6:	2300      	movs	r3, #0
 80017f8:	75fb      	strb	r3, [r7, #23]
 80017fa:	e01c      	b.n	8001836 <Board1_isequal+0x180>
                              }
                            } else {
                              e_p = false;
 80017fc:	2300      	movs	r3, #0
 80017fe:	75fb      	strb	r3, [r7, #23]
 8001800:	e019      	b.n	8001836 <Board1_isequal+0x180>
                            }
                          } else {
                            e_p = false;
 8001802:	2300      	movs	r3, #0
 8001804:	75fb      	strb	r3, [r7, #23]
 8001806:	e016      	b.n	8001836 <Board1_isequal+0x180>
                          }
                        } else {
                          e_p = false;
 8001808:	2300      	movs	r3, #0
 800180a:	75fb      	strb	r3, [r7, #23]
 800180c:	e013      	b.n	8001836 <Board1_isequal+0x180>
                        }
                      } else {
                        e_p = false;
 800180e:	2300      	movs	r3, #0
 8001810:	75fb      	strb	r3, [r7, #23]
 8001812:	e010      	b.n	8001836 <Board1_isequal+0x180>
                      }
                    } else {
                      e_p = false;
 8001814:	2300      	movs	r3, #0
 8001816:	75fb      	strb	r3, [r7, #23]
 8001818:	e00d      	b.n	8001836 <Board1_isequal+0x180>
                    }
                  } else {
                    e_p = false;
 800181a:	2300      	movs	r3, #0
 800181c:	75fb      	strb	r3, [r7, #23]
 800181e:	e00a      	b.n	8001836 <Board1_isequal+0x180>
                  }
                } else {
                  e_p = false;
 8001820:	2300      	movs	r3, #0
 8001822:	75fb      	strb	r3, [r7, #23]
 8001824:	e007      	b.n	8001836 <Board1_isequal+0x180>
                }
              } else {
                e_p = false;
 8001826:	2300      	movs	r3, #0
 8001828:	75fb      	strb	r3, [r7, #23]
 800182a:	e004      	b.n	8001836 <Board1_isequal+0x180>
              }
            } else {
              e_p = false;
 800182c:	2300      	movs	r3, #0
 800182e:	75fb      	strb	r3, [r7, #23]
 8001830:	e001      	b.n	8001836 <Board1_isequal+0x180>
            }
          } else {
            e_p = false;
 8001832:	2300      	movs	r3, #0
 8001834:	75fb      	strb	r3, [r7, #23]
          }

          if (e_p) {
 8001836:	7dfb      	ldrb	r3, [r7, #23]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d03a      	beq.n	80018b2 <Board1_isequal+0x1fc>
            if (varargin_1_stateB1_velocity_BB == varargin_2_stateB1.velocity_BB)
 800183c:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 8001840:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001844:	429a      	cmp	r2, r3
 8001846:	d131      	bne.n	80018ac <Board1_isequal+0x1f6>
            {
              if (varargin_1_stateB1_velocity_BA ==
                  varargin_2_stateB1.velocity_BA) {
 8001848:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
              if (varargin_1_stateB1_velocity_BA ==
 800184c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001850:	429a      	cmp	r2, r3
 8001852:	d128      	bne.n	80018a6 <Board1_isequal+0x1f0>
                if (varargin_1_stateB1_velocity_FB ==
                    varargin_2_stateB1.velocity_FB) {
 8001854:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
                if (varargin_1_stateB1_velocity_FB ==
 8001858:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800185c:	429a      	cmp	r2, r3
 800185e:	d11f      	bne.n	80018a0 <Board1_isequal+0x1ea>
                  if (varargin_1_stateB1_velocity_FA ==
                      varargin_2_stateB1.velocity_FA) {
 8001860:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	@ 0x60
                  if (varargin_1_stateB1_velocity_FA ==
 8001864:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001868:	429a      	cmp	r2, r3
 800186a:	d116      	bne.n	800189a <Board1_isequal+0x1e4>
                    e_p = ((varargin_1_stateB1_temperature ==
                            varargin_2_stateB1.temperature) &&
 800186c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001870:	ed97 7a02 	vldr	s14, [r7, #8]
 8001874:	eeb4 7a67 	vcmp.f32	s14, s15
 8001878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187c:	d10a      	bne.n	8001894 <Board1_isequal+0x1de>
                           (varargin_1_stateB1_battery_volt ==
                            varargin_2_stateB1.battery_voltage));
 800187e:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
                            varargin_2_stateB1.temperature) &&
 8001882:	ed97 7a03 	vldr	s14, [r7, #12]
 8001886:	eeb4 7a67 	vcmp.f32	s14, s15
 800188a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188e:	d101      	bne.n	8001894 <Board1_isequal+0x1de>
 8001890:	2301      	movs	r3, #1
 8001892:	e000      	b.n	8001896 <Board1_isequal+0x1e0>
 8001894:	2300      	movs	r3, #0
                    e_p = ((varargin_1_stateB1_temperature ==
 8001896:	75fb      	strb	r3, [r7, #23]
 8001898:	e019      	b.n	80018ce <Board1_isequal+0x218>
                  } else {
                    e_p = false;
 800189a:	2300      	movs	r3, #0
 800189c:	75fb      	strb	r3, [r7, #23]
 800189e:	e016      	b.n	80018ce <Board1_isequal+0x218>
                  }
                } else {
                  e_p = false;
 80018a0:	2300      	movs	r3, #0
 80018a2:	75fb      	strb	r3, [r7, #23]
 80018a4:	e013      	b.n	80018ce <Board1_isequal+0x218>
                }
              } else {
                e_p = false;
 80018a6:	2300      	movs	r3, #0
 80018a8:	75fb      	strb	r3, [r7, #23]
 80018aa:	e010      	b.n	80018ce <Board1_isequal+0x218>
              }
            } else {
              e_p = false;
 80018ac:	2300      	movs	r3, #0
 80018ae:	75fb      	strb	r3, [r7, #23]
 80018b0:	e00d      	b.n	80018ce <Board1_isequal+0x218>
            }
          } else {
            e_p = false;
 80018b2:	2300      	movs	r3, #0
 80018b4:	75fb      	strb	r3, [r7, #23]
 80018b6:	e00a      	b.n	80018ce <Board1_isequal+0x218>
          }
        } else {
          e_p = false;
 80018b8:	2300      	movs	r3, #0
 80018ba:	75fb      	strb	r3, [r7, #23]
 80018bc:	e007      	b.n	80018ce <Board1_isequal+0x218>
        }
      } else {
        e_p = false;
 80018be:	2300      	movs	r3, #0
 80018c0:	75fb      	strb	r3, [r7, #23]
 80018c2:	e004      	b.n	80018ce <Board1_isequal+0x218>
      }
    } else {
      e_p = false;
 80018c4:	2300      	movs	r3, #0
 80018c6:	75fb      	strb	r3, [r7, #23]
 80018c8:	e001      	b.n	80018ce <Board1_isequal+0x218>
    }
  } else {
    e_p = false;
 80018ca:	2300      	movs	r3, #0
 80018cc:	75fb      	strb	r3, [r7, #23]
  }

  if (e_p) {
 80018ce:	7dfb      	ldrb	r3, [r7, #23]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <Board1_isequal+0x222>
    p = true;
 80018d4:	2301      	movs	r3, #1
 80018d6:	75bb      	strb	r3, [r7, #22]
  }

  return p;
 80018d8:	7dbb      	ldrb	r3, [r7, #22]
}
 80018da:	4618      	mov	r0, r3
 80018dc:	371c      	adds	r7, #28
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd90      	pop	{r4, r7, pc}
	...

080018e4 <Board1_waitDecision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_waitDecision(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  UART_Wait_Decision(&Board1_DW.receivedDecisionPacket);
 80018e8:	4802      	ldr	r0, [pc, #8]	@ (80018f4 <Board1_waitDecision+0x10>)
 80018ea:	f004 fabb 	bl	8005e64 <UART_Wait_Decision>
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	200002b4 	.word	0x200002b4

080018f8 <Board1_Global_state_sended>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Global_state_sended(void)
{
 80018f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80018fc:	b0a3      	sub	sp, #140	@ 0x8c
 80018fe:	af1c      	add	r7, sp, #112	@ 0x70
  boolean_T b;
  b = Board1_isMTalkhigh();
 8001900:	f7ff fc72 	bl	80011e8 <Board1_isMTalkhigh>
 8001904:	4603      	mov	r3, r0
 8001906:	75fb      	strb	r3, [r7, #23]
  if (b) {
 8001908:	7dfb      	ldrb	r3, [r7, #23]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d07d      	beq.n	8001a0a <Board1_Global_state_sended+0x112>
    if (Board1_isequal(Board1_DW.global_state.stateB1.battery_voltage,
 800190e:	4b5b      	ldr	r3, [pc, #364]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001910:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001914:	4b59      	ldr	r3, [pc, #356]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001916:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 800191a:	4b58      	ldr	r3, [pc, #352]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 800191c:	f9b3 c040 	ldrsh.w	ip, [r3, #64]	@ 0x40
 8001920:	4b56      	ldr	r3, [pc, #344]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001922:	f9b3 e042 	ldrsh.w	lr, [r3, #66]	@ 0x42
 8001926:	4b55      	ldr	r3, [pc, #340]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001928:	f9b3 8044 	ldrsh.w	r8, [r3, #68]	@ 0x44
 800192c:	4b53      	ldr	r3, [pc, #332]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 800192e:	f9b3 9046 	ldrsh.w	r9, [r3, #70]	@ 0x46
 8001932:	4b52      	ldr	r3, [pc, #328]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001934:	f893 6068 	ldrb.w	r6, [r3, #104]	@ 0x68
 8001938:	4b50      	ldr	r3, [pc, #320]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 800193a:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	4b4e      	ldr	r3, [pc, #312]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001942:	f893 206a 	ldrb.w	r2, [r3, #106]	@ 0x6a
 8001946:	60ba      	str	r2, [r7, #8]
 8001948:	4b4c      	ldr	r3, [pc, #304]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 800194a:	f893 106b 	ldrb.w	r1, [r3, #107]	@ 0x6b
 800194e:	6079      	str	r1, [r7, #4]
 8001950:	4b4a      	ldr	r3, [pc, #296]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001952:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001956:	4a49      	ldr	r2, [pc, #292]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001958:	f892 2031 	ldrb.w	r2, [r2, #49]	@ 0x31
 800195c:	4947      	ldr	r1, [pc, #284]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 800195e:	f891 1032 	ldrb.w	r1, [r1, #50]	@ 0x32
 8001962:	4846      	ldr	r0, [pc, #280]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001964:	f890 0033 	ldrb.w	r0, [r0, #51]	@ 0x33
 8001968:	901b      	str	r0, [sp, #108]	@ 0x6c
 800196a:	911a      	str	r1, [sp, #104]	@ 0x68
 800196c:	9219      	str	r2, [sp, #100]	@ 0x64
 800196e:	9318      	str	r3, [sp, #96]	@ 0x60
 8001970:	4b42      	ldr	r3, [pc, #264]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001972:	ad10      	add	r5, sp, #64	@ 0x40
 8001974:	f103 0410 	add.w	r4, r3, #16
 8001978:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800197a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800197c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001980:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001984:	4b3d      	ldr	r3, [pc, #244]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001986:	ac0c      	add	r4, sp, #48	@ 0x30
 8001988:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800198a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	910b      	str	r1, [sp, #44]	@ 0x2c
 8001992:	68ba      	ldr	r2, [r7, #8]
 8001994:	920a      	str	r2, [sp, #40]	@ 0x28
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	9309      	str	r3, [sp, #36]	@ 0x24
 800199a:	9608      	str	r6, [sp, #32]
 800199c:	4b37      	ldr	r3, [pc, #220]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 800199e:	466d      	mov	r5, sp
 80019a0:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 80019a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019a8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019ac:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80019b0:	464b      	mov	r3, r9
 80019b2:	4642      	mov	r2, r8
 80019b4:	4671      	mov	r1, lr
 80019b6:	4660      	mov	r0, ip
 80019b8:	eef0 0a47 	vmov.f32	s1, s14
 80019bc:	eeb0 0a67 	vmov.f32	s0, s15
 80019c0:	f7ff fe79 	bl	80016b6 <Board1_isequal>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00e      	beq.n	80019e8 <Board1_Global_state_sended+0xf0>
                       Board1_DW.receivedGlobalStatePacket.global_state.mov_obs,
                       Board1_DW.receivedGlobalStatePacket.global_state.spc_retro,
                       Board1_DW.receivedGlobalStatePacket.global_state.limit_vel,
                       Board1_DW.receivedGlobalStatePacket.global_state.obs_detection))
    {
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 80019ca:	4b2c      	ldr	r3, [pc, #176]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 80019cc:	2205      	movs	r2, #5
 80019ce:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_waitDecision();
 80019d2:	f7ff ff87 	bl	80018e4 <Board1_waitDecision>
      Board1_resetSTalk();
 80019d6:	f7ff fc01 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_get_time();
 80019da:	f7ff fbd8 	bl	800118e <Board1_get_time>
 80019de:	4603      	mov	r3, r0
 80019e0:	4a26      	ldr	r2, [pc, #152]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 80019e2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 80019e6:	e043      	b.n	8001a70 <Board1_Global_state_sended+0x178>
      Board1_exit_internal_Normal();
 80019e8:	f7ff fc8a 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_suspend_RX_TX();
 80019ec:	f7ff fbbd 	bl	800116a <Board1_suspend_RX_TX>
      Board1_DW.is_Supervision_task = Board1_IN_Single_Board;
 80019f0:	4b22      	ldr	r3, [pc, #136]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 80019f2:	2203      	movs	r2, #3
 80019f4:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_resetSTalk();
 80019f8:	f7ff fbf0 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 80019fc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      Board1_stop_motors();
 8001a04:	f7ff fbfe 	bl	8001204 <Board1_stop_motors>
}
 8001a08:	e032      	b.n	8001a70 <Board1_Global_state_sended+0x178>
    b = Board1_check_elapsed_time_us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8001a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001a0c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001a10:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff fb9a 	bl	800114e <Board1_check_elapsed_time_us>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	75fb      	strb	r3, [r7, #23]
    if (b) {
 8001a1e:	7dfb      	ldrb	r3, [r7, #23]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d025      	beq.n	8001a70 <Board1_Global_state_sended+0x178>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8001a24:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001a26:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d110      	bne.n	8001a50 <Board1_Global_state_sended+0x158>
        Board1_DW.retransmitted = 1U;
 8001a2e:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001a30:	2201      	movs	r2, #1
 8001a32:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
        Board1_DW.is_Supervisor = Board1_IN_Send_global_state;
 8001a36:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001a38:	220b      	movs	r2, #11
 8001a3a:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_send_global_state();
 8001a3e:	f7ff fe19 	bl	8001674 <Board1_send_global_state>
        Board1_DW.time_comm = Board1_get_time();
 8001a42:	f7ff fba4 	bl	800118e <Board1_get_time>
 8001a46:	4603      	mov	r3, r0
 8001a48:	4a0c      	ldr	r2, [pc, #48]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001a4a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8001a4e:	e00f      	b.n	8001a70 <Board1_Global_state_sended+0x178>
        Board1_stop_motors();
 8001a50:	f7ff fbd8 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8001a54:	f7ff fc54 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_suspend_RX_TX();
 8001a58:	f7ff fb87 	bl	800116a <Board1_suspend_RX_TX>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8001a5c:	4b07      	ldr	r3, [pc, #28]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 8001a64:	f7ff fb87 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8001a68:	4b04      	ldr	r3, [pc, #16]	@ (8001a7c <Board1_Global_state_sended+0x184>)
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 8001a70:	bf00      	nop
 8001a72:	371c      	adds	r7, #28
 8001a74:	46bd      	mov	sp, r7
 8001a76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000248 	.word	0x20000248

08001a80 <Board1_correctDecisionCRC>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_correctDecisionCRC(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  return Correct_CRC_Decision(&Board1_DW.receivedDecisionPacket);
 8001a84:	4802      	ldr	r0, [pc, #8]	@ (8001a90 <Board1_correctDecisionCRC+0x10>)
 8001a86:	f004 fa75 	bl	8005f74 <Correct_CRC_Decision>
 8001a8a:	4603      	mov	r3, r0
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	200002b4 	.word	0x200002b4

08001a94 <Board1_critical_voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_critical_voltage(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  return Board1_DW.global_state.stateB1.battery_voltage <=
 8001a98:	4b08      	ldr	r3, [pc, #32]	@ (8001abc <Board1_critical_voltage+0x28>)
 8001a9a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001a9e:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8001aa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aaa:	bf94      	ite	ls
 8001aac:	2301      	movls	r3, #1
 8001aae:	2300      	movhi	r3, #0
 8001ab0:	b2db      	uxtb	r3, r3
    Board1_CRITICAL_VOLTAGE;
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr
 8001abc:	20000248 	.word	0x20000248

08001ac0 <Board1_roverStopped>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_roverStopped(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board1_DW.global_state.stateB1.velocity_FA == 0);
 8001ac6:	4b23      	ldr	r3, [pc, #140]	@ (8001b54 <Board1_roverStopped+0x94>)
 8001ac8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	bf0c      	ite	eq
 8001ad0:	2301      	moveq	r3, #1
 8001ad2:	2300      	movne	r3, #0
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	713b      	strb	r3, [r7, #4]
  x[1] = (Board1_DW.global_state.stateB1.velocity_FB == 0);
 8001ad8:	4b1e      	ldr	r3, [pc, #120]	@ (8001b54 <Board1_roverStopped+0x94>)
 8001ada:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	bf0c      	ite	eq
 8001ae2:	2301      	moveq	r3, #1
 8001ae4:	2300      	movne	r3, #0
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	717b      	strb	r3, [r7, #5]
  x[2] = (Board1_DW.global_state.stateB1.velocity_BA == 0);
 8001aea:	4b1a      	ldr	r3, [pc, #104]	@ (8001b54 <Board1_roverStopped+0x94>)
 8001aec:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	bf0c      	ite	eq
 8001af4:	2301      	moveq	r3, #1
 8001af6:	2300      	movne	r3, #0
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board1_DW.global_state.stateB1.velocity_BB == 0);
 8001afc:	4b15      	ldr	r3, [pc, #84]	@ (8001b54 <Board1_roverStopped+0x94>)
 8001afe:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	bf0c      	ite	eq
 8001b06:	2301      	moveq	r3, #1
 8001b08:	2300      	movne	r3, #0
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	71fb      	strb	r3, [r7, #7]
  y = true;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	72bb      	strb	r3, [r7, #10]
  k = 0;
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8001b16:	2300      	movs	r3, #0
 8001b18:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 8001b1a:	e00d      	b.n	8001b38 <Board1_roverStopped+0x78>
    if (!x[k]) {
 8001b1c:	1d3a      	adds	r2, r7, #4
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	4413      	add	r3, r2
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d104      	bne.n	8001b32 <Board1_roverStopped+0x72>
      y = false;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	72fb      	strb	r3, [r7, #11]
 8001b30:	e002      	b.n	8001b38 <Board1_roverStopped+0x78>
    } else {
      k++;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	3301      	adds	r3, #1
 8001b36:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 8001b38:	7afb      	ldrb	r3, [r7, #11]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d102      	bne.n	8001b44 <Board1_roverStopped+0x84>
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	2b03      	cmp	r3, #3
 8001b42:	ddeb      	ble.n	8001b1c <Board1_roverStopped+0x5c>
    }
  }

  return y;
 8001b44:	7abb      	ldrb	r3, [r7, #10]
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3714      	adds	r7, #20
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	20000248 	.word	0x20000248

08001b58 <Board1_emergency_b_pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_emergency_b_pressed(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b90 <Board1_emergency_b_pressed+0x38>)
 8001b5e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board1_DW.global_state.stateB2.button4 &&
 8001b62:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d10b      	bne.n	8001b82 <Board1_emergency_b_pressed+0x2a>
 8001b6a:	4b09      	ldr	r3, [pc, #36]	@ (8001b90 <Board1_emergency_b_pressed+0x38>)
 8001b6c:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d006      	beq.n	8001b82 <Board1_emergency_b_pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8001b74:	4b06      	ldr	r3, [pc, #24]	@ (8001b90 <Board1_emergency_b_pressed+0x38>)
 8001b76:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board1_DW.global_state.stateB2.button4 &&
 8001b7a:	2b05      	cmp	r3, #5
 8001b7c:	d901      	bls.n	8001b82 <Board1_emergency_b_pressed+0x2a>
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e000      	b.n	8001b84 <Board1_emergency_b_pressed+0x2c>
 8001b82:	2300      	movs	r3, #0
 8001b84:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	20000248 	.word	0x20000248

08001b94 <Board1_turn_left>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_turn_left(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = -20.0F;
 8001b98:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc4 <Board1_turn_left+0x30>)
 8001b9a:	4a0b      	ldr	r2, [pc, #44]	@ (8001bc8 <Board1_turn_left+0x34>)
 8001b9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = Board1_TURN_RPM;
 8001ba0:	4b08      	ldr	r3, [pc, #32]	@ (8001bc4 <Board1_turn_left+0x30>)
 8001ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bcc <Board1_turn_left+0x38>)
 8001ba4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = -20.0F;
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <Board1_turn_left+0x30>)
 8001baa:	4a07      	ldr	r2, [pc, #28]	@ (8001bc8 <Board1_turn_left+0x34>)
 8001bac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = Board1_TURN_RPM;
 8001bb0:	4b04      	ldr	r3, [pc, #16]	@ (8001bc4 <Board1_turn_left+0x30>)
 8001bb2:	4a06      	ldr	r2, [pc, #24]	@ (8001bcc <Board1_turn_left+0x38>)
 8001bb4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	20000248 	.word	0x20000248
 8001bc8:	c1a00000 	.word	0xc1a00000
 8001bcc:	41a00000 	.word	0x41a00000

08001bd0 <Board1_turn_right>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_turn_right(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_RPM;
 8001bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001c00 <Board1_turn_right+0x30>)
 8001bd6:	4a0b      	ldr	r2, [pc, #44]	@ (8001c04 <Board1_turn_right+0x34>)
 8001bd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -20.0F;
 8001bdc:	4b08      	ldr	r3, [pc, #32]	@ (8001c00 <Board1_turn_right+0x30>)
 8001bde:	4a0a      	ldr	r2, [pc, #40]	@ (8001c08 <Board1_turn_right+0x38>)
 8001be0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_RPM;
 8001be4:	4b06      	ldr	r3, [pc, #24]	@ (8001c00 <Board1_turn_right+0x30>)
 8001be6:	4a07      	ldr	r2, [pc, #28]	@ (8001c04 <Board1_turn_right+0x34>)
 8001be8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -20.0F;
 8001bec:	4b04      	ldr	r3, [pc, #16]	@ (8001c00 <Board1_turn_right+0x30>)
 8001bee:	4a06      	ldr	r2, [pc, #24]	@ (8001c08 <Board1_turn_right+0x38>)
 8001bf0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	20000248 	.word	0x20000248
 8001c04:	41a00000 	.word	0x41a00000
 8001c08:	c1a00000 	.word	0xc1a00000

08001c0c <Board1_update_angle>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_update_angle(real32_T yaw)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	ed87 0a01 	vstr	s0, [r7, #4]
  Board1_DW.angle += (yaw + Board1_DW.prevYaw) * 0.5F * Board1_PERIOD;
 8001c16:	4b10      	ldr	r3, [pc, #64]	@ (8001c58 <Board1_update_angle+0x4c>)
 8001c18:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 8001c1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c58 <Board1_update_angle+0x4c>)
 8001c1e:	edd3 6a36 	vldr	s13, [r3, #216]	@ 0xd8
 8001c22:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001c2a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001c2e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c32:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001c5c <Board1_update_angle+0x50>
 8001c36:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c3e:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <Board1_update_angle+0x4c>)
 8001c40:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
  Board1_DW.prevYaw = yaw;
 8001c44:	4a04      	ldr	r2, [pc, #16]	@ (8001c58 <Board1_update_angle+0x4c>)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
}
 8001c4c:	bf00      	nop
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	20000248 	.word	0x20000248
 8001c5c:	3d75c28f 	.word	0x3d75c28f

08001c60 <Board1_stopAllMotors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_stopAllMotors(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = 0.0F;
 8001c64:	4b0c      	ldr	r3, [pc, #48]	@ (8001c98 <Board1_stopAllMotors+0x38>)
 8001c66:	f04f 0200 	mov.w	r2, #0
 8001c6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = 0.0F;
 8001c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c98 <Board1_stopAllMotors+0x38>)
 8001c70:	f04f 0200 	mov.w	r2, #0
 8001c74:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = 0.0F;
 8001c78:	4b07      	ldr	r3, [pc, #28]	@ (8001c98 <Board1_stopAllMotors+0x38>)
 8001c7a:	f04f 0200 	mov.w	r2, #0
 8001c7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = 0.0F;
 8001c82:	4b05      	ldr	r3, [pc, #20]	@ (8001c98 <Board1_stopAllMotors+0x38>)
 8001c84:	f04f 0200 	mov.w	r2, #0
 8001c88:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001c8c:	bf00      	nop
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	20000248 	.word	0x20000248

08001c9c <Board1_Emergency_sonar_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Emergency_sonar_routine(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_emergency_b_pressed();
 8001ca2:	f7ff ff59 	bl	8001b58 <Board1_emergency_b_pressed>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d012      	beq.n	8001cd6 <Board1_Emergency_sonar_routine+0x3a>
    Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001cb0:	4b78      	ldr	r3, [pc, #480]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
    Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8001cb8:	4b76      	ldr	r3, [pc, #472]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001cba:	2202      	movs	r2, #2
 8001cbc:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8001cc0:	4b74      	ldr	r3, [pc, #464]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    Board1_stopAllMotors();
 8001cc8:	f7ff ffca 	bl	8001c60 <Board1_stopAllMotors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8001ccc:	4b71      	ldr	r3, [pc, #452]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001cce:	2202      	movs	r2, #2
 8001cd0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
      }
      break;
    }
  }
}
 8001cd4:	e0da      	b.n	8001e8c <Board1_Emergency_sonar_routine+0x1f0>
    switch (Board1_DW.is_Emergency_sonar_routine) {
 8001cd6:	4b6f      	ldr	r3, [pc, #444]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001cd8:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8001cdc:	3b01      	subs	r3, #1
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	f200 80d4 	bhi.w	8001e8c <Board1_Emergency_sonar_routine+0x1f0>
 8001ce4:	a201      	add	r2, pc, #4	@ (adr r2, 8001cec <Board1_Emergency_sonar_routine+0x50>)
 8001ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cea:	bf00      	nop
 8001cec:	08001d01 	.word	0x08001d01
 8001cf0:	08001d77 	.word	0x08001d77
 8001cf4:	08001d89 	.word	0x08001d89
 8001cf8:	08001d9b 	.word	0x08001d9b
 8001cfc:	08001e0f 	.word	0x08001e0f
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001d00:	4b64      	ldr	r3, [pc, #400]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d02:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001d06:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d104      	bne.n	8001d18 <Board1_Emergency_sonar_routine+0x7c>
        b = Board1_roverStopped();
 8001d0e:	f7ff fed7 	bl	8001ac0 <Board1_roverStopped>
 8001d12:	4603      	mov	r3, r0
 8001d14:	71fb      	strb	r3, [r7, #7]
 8001d16:	e001      	b.n	8001d1c <Board1_Emergency_sonar_routine+0x80>
        b = false;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8001d1c:	79fb      	ldrb	r3, [r7, #7]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	f000 80af 	beq.w	8001e82 <Board1_Emergency_sonar_routine+0x1e6>
        if (Board1_DW.global_state.stateB2.sonar3 > Board1_IMM_DISTANCE) {
 8001d24:	4b5b      	ldr	r3, [pc, #364]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d26:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8001d2a:	2b46      	cmp	r3, #70	@ 0x46
 8001d2c:	d90a      	bls.n	8001d44 <Board1_Emergency_sonar_routine+0xa8>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right;
 8001d2e:	4b59      	ldr	r3, [pc, #356]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d30:	2205      	movs	r2, #5
 8001d32:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_turn_right();
 8001d36:	f7ff ff4b 	bl	8001bd0 <Board1_turn_right>
          Board1_DW.decision.brk_mode = NONE;
 8001d3a:	4b56      	ldr	r3, [pc, #344]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d42:	e09e      	b.n	8001e82 <Board1_Emergency_sonar_routine+0x1e6>
        } else if (Board1_DW.global_state.stateB2.sonar1 > Board1_IMM_DISTANCE)
 8001d44:	4b53      	ldr	r3, [pc, #332]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d46:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001d4a:	2b46      	cmp	r3, #70	@ 0x46
 8001d4c:	d90a      	bls.n	8001d64 <Board1_Emergency_sonar_routine+0xc8>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 8001d4e:	4b51      	ldr	r3, [pc, #324]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d50:	2204      	movs	r2, #4
 8001d52:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_turn_left();
 8001d56:	f7ff ff1d 	bl	8001b94 <Board1_turn_left>
          Board1_DW.decision.brk_mode = NONE;
 8001d5a:	4b4e      	ldr	r3, [pc, #312]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d62:	e08e      	b.n	8001e82 <Board1_Emergency_sonar_routine+0x1e6>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001d64:	4b4b      	ldr	r3, [pc, #300]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8001d6c:	4b49      	ldr	r3, [pc, #292]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d6e:	2208      	movs	r2, #8
 8001d70:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 8001d74:	e085      	b.n	8001e82 <Board1_Emergency_sonar_routine+0x1e6>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001d76:	4b47      	ldr	r3, [pc, #284]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8001d7e:	4b45      	ldr	r3, [pc, #276]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d80:	2208      	movs	r2, #8
 8001d82:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 8001d86:	e081      	b.n	8001e8c <Board1_Emergency_sonar_routine+0x1f0>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001d88:	4b42      	ldr	r3, [pc, #264]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8001d90:	4b40      	ldr	r3, [pc, #256]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d92:	2208      	movs	r2, #8
 8001d94:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 8001d98:	e078      	b.n	8001e8c <Board1_Emergency_sonar_routine+0x1f0>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001d9a:	4b3e      	ldr	r3, [pc, #248]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001d9c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001da0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d16e      	bne.n	8001e86 <Board1_Emergency_sonar_routine+0x1ea>
        Board1_update_angle(Board1_DW.global_state.stateB2.gyroYaw);
 8001da8:	4b3a      	ldr	r3, [pc, #232]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001daa:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001dae:	eeb0 0a67 	vmov.f32	s0, s15
 8001db2:	f7ff ff2b 	bl	8001c0c <Board1_update_angle>
        if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8001db6:	4b37      	ldr	r3, [pc, #220]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001db8:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001dbc:	eef0 7ae7 	vabs.f32	s15, s15
 8001dc0:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001e98 <Board1_Emergency_sonar_routine+0x1fc>
 8001dc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dcc:	db14      	blt.n	8001df8 <Board1_Emergency_sonar_routine+0x15c>
          Board1_DW.angle = 0.0F;
 8001dce:	4b31      	ldr	r3, [pc, #196]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001dd0:	f04f 0200 	mov.w	r2, #0
 8001dd4:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8001dd8:	4b2e      	ldr	r3, [pc, #184]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001dda:	f04f 0200 	mov.w	r2, #0
 8001dde:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_left_rotation;
 8001de2:	4b2c      	ldr	r3, [pc, #176]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001de4:	2202      	movs	r2, #2
 8001de6:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_stopAllMotors();
 8001dea:	f7ff ff39 	bl	8001c60 <Board1_stopAllMotors>
          Board1_DW.decision.brk_mode = NONE;
 8001dee:	4b29      	ldr	r3, [pc, #164]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001df6:	e046      	b.n	8001e86 <Board1_Emergency_sonar_routine+0x1ea>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 8001df8:	4b26      	ldr	r3, [pc, #152]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001dfa:	2204      	movs	r2, #4
 8001dfc:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_turn_left();
 8001e00:	f7ff fec8 	bl	8001b94 <Board1_turn_left>
          Board1_DW.decision.brk_mode = NONE;
 8001e04:	4b23      	ldr	r3, [pc, #140]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e0c:	e03b      	b.n	8001e86 <Board1_Emergency_sonar_routine+0x1ea>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001e0e:	4b21      	ldr	r3, [pc, #132]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001e10:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001e14:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d136      	bne.n	8001e8a <Board1_Emergency_sonar_routine+0x1ee>
        Board1_update_angle(Board1_DW.global_state.stateB2.gyroYaw);
 8001e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001e1e:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001e22:	eeb0 0a67 	vmov.f32	s0, s15
 8001e26:	f7ff fef1 	bl	8001c0c <Board1_update_angle>
        if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8001e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001e2c:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001e30:	eef0 7ae7 	vabs.f32	s15, s15
 8001e34:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001e98 <Board1_Emergency_sonar_routine+0x1fc>
 8001e38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e40:	db14      	blt.n	8001e6c <Board1_Emergency_sonar_routine+0x1d0>
          Board1_DW.angle = 0.0F;
 8001e42:	4b14      	ldr	r3, [pc, #80]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001e44:	f04f 0200 	mov.w	r2, #0
 8001e48:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8001e4c:	4b11      	ldr	r3, [pc, #68]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001e4e:	f04f 0200 	mov.w	r2, #0
 8001e52:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_right_rotation;
 8001e56:	4b0f      	ldr	r3, [pc, #60]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001e58:	2203      	movs	r2, #3
 8001e5a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_stopAllMotors();
 8001e5e:	f7ff feff 	bl	8001c60 <Board1_stopAllMotors>
          Board1_DW.decision.brk_mode = NONE;
 8001e62:	4b0c      	ldr	r3, [pc, #48]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e6a:	e00e      	b.n	8001e8a <Board1_Emergency_sonar_routine+0x1ee>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right;
 8001e6c:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001e6e:	2205      	movs	r2, #5
 8001e70:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_turn_right();
 8001e74:	f7ff feac 	bl	8001bd0 <Board1_turn_right>
          Board1_DW.decision.brk_mode = NONE;
 8001e78:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <Board1_Emergency_sonar_routine+0x1f8>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e80:	e003      	b.n	8001e8a <Board1_Emergency_sonar_routine+0x1ee>
      break;
 8001e82:	bf00      	nop
 8001e84:	e002      	b.n	8001e8c <Board1_Emergency_sonar_routine+0x1f0>
      break;
 8001e86:	bf00      	nop
 8001e88:	e000      	b.n	8001e8c <Board1_Emergency_sonar_routine+0x1f0>
      break;
 8001e8a:	bf00      	nop
}
 8001e8c:	bf00      	nop
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000248 	.word	0x20000248
 8001e98:	42340000 	.word	0x42340000

08001e9c <Board1_stop_b_pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_stop_b_pressed(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed4 <Board1_stop_b_pressed+0x38>)
 8001ea2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board1_DW.global_state.stateB2.button3 &&
 8001ea6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d10b      	bne.n	8001ec6 <Board1_stop_b_pressed+0x2a>
 8001eae:	4b09      	ldr	r3, [pc, #36]	@ (8001ed4 <Board1_stop_b_pressed+0x38>)
 8001eb0:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d006      	beq.n	8001ec6 <Board1_stop_b_pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8001eb8:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <Board1_stop_b_pressed+0x38>)
 8001eba:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board1_DW.global_state.stateB2.button3 &&
 8001ebe:	2b05      	cmp	r3, #5
 8001ec0:	d901      	bls.n	8001ec6 <Board1_stop_b_pressed+0x2a>
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e000      	b.n	8001ec8 <Board1_stop_b_pressed+0x2c>
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	20000248 	.word	0x20000248

08001ed8 <Board1_near_obstacle>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_near_obstacle(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001edc:	4b11      	ldr	r3, [pc, #68]	@ (8001f24 <Board1_near_obstacle+0x4c>)
 8001ede:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_IMM_DISTANCE)) &&
 8001ee2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d115      	bne.n	8001f16 <Board1_near_obstacle+0x3e>
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
 8001eea:	4b0e      	ldr	r3, [pc, #56]	@ (8001f24 <Board1_near_obstacle+0x4c>)
 8001eec:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001ef0:	2b46      	cmp	r3, #70	@ 0x46
 8001ef2:	d909      	bls.n	8001f08 <Board1_near_obstacle+0x30>
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
 8001ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f24 <Board1_near_obstacle+0x4c>)
 8001ef6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
 8001efa:	2b46      	cmp	r3, #70	@ 0x46
 8001efc:	d904      	bls.n	8001f08 <Board1_near_obstacle+0x30>
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_IMM_DISTANCE)) &&
 8001efe:	4b09      	ldr	r3, [pc, #36]	@ (8001f24 <Board1_near_obstacle+0x4c>)
 8001f00:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
 8001f04:	2b46      	cmp	r3, #70	@ 0x46
 8001f06:	d806      	bhi.n	8001f16 <Board1_near_obstacle+0x3e>
    Board1_DW.global_state.obs_detection;
 8001f08:	4b06      	ldr	r3, [pc, #24]	@ (8001f24 <Board1_near_obstacle+0x4c>)
 8001f0a:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_IMM_DISTANCE)) &&
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <Board1_near_obstacle+0x3e>
 8001f12:	2301      	movs	r3, #1
 8001f14:	e000      	b.n	8001f18 <Board1_near_obstacle+0x40>
 8001f16:	2300      	movs	r3, #0
 8001f18:	b2db      	uxtb	r3, r3
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr
 8001f24:	20000248 	.word	0x20000248

08001f28 <Moving_obstacle_from_left_routi>:

/* Function for Chart: '<Root>/Board1' */
static void Moving_obstacle_from_left_routi(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_emergency_b_pressed();
 8001f2e:	f7ff fe13 	bl	8001b58 <Board1_emergency_b_pressed>
 8001f32:	4603      	mov	r3, r0
 8001f34:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d012      	beq.n	8001f62 <Moving_obstacle_from_left_routi+0x3a>
    Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8001f3c:	4b61      	ldr	r3, [pc, #388]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8001f44:	4b5f      	ldr	r3, [pc, #380]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001f46:	2202      	movs	r2, #2
 8001f48:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8001f4c:	4b5d      	ldr	r3, [pc, #372]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    Board1_stopAllMotors();
 8001f54:	f7ff fe84 	bl	8001c60 <Board1_stopAllMotors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8001f58:	4b5a      	ldr	r3, [pc, #360]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001f5a:	2202      	movs	r2, #2
 8001f5c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8001f60:	e0ac      	b.n	80020bc <Moving_obstacle_from_left_routi+0x194>
    b = Board1_stop_b_pressed();
 8001f62:	f7ff ff9b 	bl	8001e9c <Board1_stop_b_pressed>
 8001f66:	4603      	mov	r3, r0
 8001f68:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d012      	beq.n	8001f96 <Moving_obstacle_from_left_routi+0x6e>
      Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8001f70:	4b54      	ldr	r3, [pc, #336]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
      Board1_DW.is_Normal_voltage = Board1_IN_Stop_slow_routine;
 8001f78:	4b52      	ldr	r3, [pc, #328]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001f7a:	220a      	movs	r2, #10
 8001f7c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8001f80:	4b50      	ldr	r3, [pc, #320]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
      Board1_stopAllMotors();
 8001f88:	f7ff fe6a 	bl	8001c60 <Board1_stopAllMotors>
      Board1_DW.decision.brk_mode = NORMAL;
 8001f8c:	4b4d      	ldr	r3, [pc, #308]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8001f94:	e092      	b.n	80020bc <Moving_obstacle_from_left_routi+0x194>
      switch (Board1_DW.is_Moving_obstacle_from_left_ro) {
 8001f96:	4b4b      	ldr	r3, [pc, #300]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001f98:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8001f9c:	2b03      	cmp	r3, #3
 8001f9e:	d050      	beq.n	8002042 <Moving_obstacle_from_left_routi+0x11a>
 8001fa0:	2b03      	cmp	r3, #3
 8001fa2:	f300 808b 	bgt.w	80020bc <Moving_obstacle_from_left_routi+0x194>
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d002      	beq.n	8001fb0 <Moving_obstacle_from_left_routi+0x88>
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d009      	beq.n	8001fc2 <Moving_obstacle_from_left_routi+0x9a>
}
 8001fae:	e085      	b.n	80020bc <Moving_obstacle_from_left_routi+0x194>
        Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8001fb0:	4b44      	ldr	r3, [pc, #272]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
        Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8001fb8:	4b42      	ldr	r3, [pc, #264]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001fba:	2208      	movs	r2, #8
 8001fbc:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8001fc0:	e07c      	b.n	80020bc <Moving_obstacle_from_left_routi+0x194>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001fc2:	4b40      	ldr	r3, [pc, #256]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001fc4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001fc8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d104      	bne.n	8001fda <Moving_obstacle_from_left_routi+0xb2>
          b = Board1_roverStopped();
 8001fd0:	f7ff fd76 	bl	8001ac0 <Board1_roverStopped>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	71fb      	strb	r3, [r7, #7]
 8001fd8:	e001      	b.n	8001fde <Moving_obstacle_from_left_routi+0xb6>
          b = false;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8001fde:	79fb      	ldrb	r3, [r7, #7]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d00a      	beq.n	8001ffa <Moving_obstacle_from_left_routi+0xd2>
          Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_Turn_left_h;
 8001fe4:	4b37      	ldr	r3, [pc, #220]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001fe6:	2203      	movs	r2, #3
 8001fe8:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
          Board1_turn_left();
 8001fec:	f7ff fdd2 	bl	8001b94 <Board1_turn_left>
          Board1_DW.decision.brk_mode = NONE;
 8001ff0:	4b34      	ldr	r3, [pc, #208]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8001ff8:	e05d      	b.n	80020b6 <Moving_obstacle_from_left_routi+0x18e>
          b = Board1_near_obstacle();
 8001ffa:	f7ff ff6d 	bl	8001ed8 <Board1_near_obstacle>
 8001ffe:	4603      	mov	r3, r0
 8002000:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d056      	beq.n	80020b6 <Moving_obstacle_from_left_routi+0x18e>
            Board1_DW.is_Moving_obstacle_from_left_ro =
 8002008:	4b2e      	ldr	r3, [pc, #184]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 800200a:	2200      	movs	r2, #0
 800200c:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
            Board1_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 8002010:	4b2c      	ldr	r3, [pc, #176]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8002012:	2203      	movs	r2, #3
 8002014:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.angle = 0.0F;
 8002018:	4b2a      	ldr	r3, [pc, #168]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 800201a:	f04f 0200 	mov.w	r2, #0
 800201e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 8002022:	4b28      	ldr	r3, [pc, #160]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8002024:	f04f 0200 	mov.w	r2, #0
 8002028:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 800202c:	4b25      	ldr	r3, [pc, #148]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 800202e:	2201      	movs	r2, #1
 8002030:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
            Board1_stopAllMotors();
 8002034:	f7ff fe14 	bl	8001c60 <Board1_stopAllMotors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 8002038:	4b22      	ldr	r3, [pc, #136]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 800203a:	2202      	movs	r2, #2
 800203c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002040:	e039      	b.n	80020b6 <Moving_obstacle_from_left_routi+0x18e>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002042:	4b20      	ldr	r3, [pc, #128]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8002044:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002048:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800204c:	4293      	cmp	r3, r2
 800204e:	d134      	bne.n	80020ba <Moving_obstacle_from_left_routi+0x192>
          Board1_update_angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002050:	4b1c      	ldr	r3, [pc, #112]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8002052:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002056:	eeb0 0a67 	vmov.f32	s0, s15
 800205a:	f7ff fdd7 	bl	8001c0c <Board1_update_angle>
          if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 800205e:	4b19      	ldr	r3, [pc, #100]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8002060:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002064:	eef0 7ae7 	vabs.f32	s15, s15
 8002068:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80020c8 <Moving_obstacle_from_left_routi+0x1a0>
 800206c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002074:	db14      	blt.n	80020a0 <Moving_obstacle_from_left_routi+0x178>
            Board1_DW.angle = 0.0F;
 8002076:	4b13      	ldr	r3, [pc, #76]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 8002080:	4b10      	ldr	r3, [pc, #64]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8002082:	f04f 0200 	mov.w	r2, #0
 8002086:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Moving_obstacle_from_left_ro =
 800208a:	4b0e      	ldr	r3, [pc, #56]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 800208c:	2201      	movs	r2, #1
 800208e:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
            Board1_stopAllMotors();
 8002092:	f7ff fde5 	bl	8001c60 <Board1_stopAllMotors>
            Board1_DW.decision.brk_mode = NONE;
 8002096:	4b0b      	ldr	r3, [pc, #44]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800209e:	e00c      	b.n	80020ba <Moving_obstacle_from_left_routi+0x192>
            Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_Turn_left_h;
 80020a0:	4b08      	ldr	r3, [pc, #32]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 80020a2:	2203      	movs	r2, #3
 80020a4:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
            Board1_turn_left();
 80020a8:	f7ff fd74 	bl	8001b94 <Board1_turn_left>
            Board1_DW.decision.brk_mode = NONE;
 80020ac:	4b05      	ldr	r3, [pc, #20]	@ (80020c4 <Moving_obstacle_from_left_routi+0x19c>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80020b4:	e001      	b.n	80020ba <Moving_obstacle_from_left_routi+0x192>
        break;
 80020b6:	bf00      	nop
 80020b8:	e000      	b.n	80020bc <Moving_obstacle_from_left_routi+0x194>
        break;
 80020ba:	bf00      	nop
}
 80020bc:	bf00      	nop
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	20000248 	.word	0x20000248
 80020c8:	42340000 	.word	0x42340000

080020cc <Moving_obstacle_from_right_rout>:

/* Function for Chart: '<Root>/Board1' */
static void Moving_obstacle_from_right_rout(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_emergency_b_pressed();
 80020d2:	f7ff fd41 	bl	8001b58 <Board1_emergency_b_pressed>
 80020d6:	4603      	mov	r3, r0
 80020d8:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d012      	beq.n	8002106 <Moving_obstacle_from_right_rout+0x3a>
    Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 80020e0:	4b61      	ldr	r3, [pc, #388]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 80020e8:	4b5f      	ldr	r3, [pc, #380]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 80020ea:	2202      	movs	r2, #2
 80020ec:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 80020f0:	4b5d      	ldr	r3, [pc, #372]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 80020f2:	2201      	movs	r2, #1
 80020f4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    Board1_stopAllMotors();
 80020f8:	f7ff fdb2 	bl	8001c60 <Board1_stopAllMotors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 80020fc:	4b5a      	ldr	r3, [pc, #360]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 80020fe:	2202      	movs	r2, #2
 8002100:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8002104:	e0ac      	b.n	8002260 <Moving_obstacle_from_right_rout+0x194>
    b = Board1_stop_b_pressed();
 8002106:	f7ff fec9 	bl	8001e9c <Board1_stop_b_pressed>
 800210a:	4603      	mov	r3, r0
 800210c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d012      	beq.n	800213a <Moving_obstacle_from_right_rout+0x6e>
      Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002114:	4b54      	ldr	r3, [pc, #336]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 8002116:	2200      	movs	r2, #0
 8002118:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      Board1_DW.is_Normal_voltage = Board1_IN_Stop_slow_routine;
 800211c:	4b52      	ldr	r3, [pc, #328]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 800211e:	220a      	movs	r2, #10
 8002120:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002124:	4b50      	ldr	r3, [pc, #320]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 8002126:	2201      	movs	r2, #1
 8002128:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
      Board1_stopAllMotors();
 800212c:	f7ff fd98 	bl	8001c60 <Board1_stopAllMotors>
      Board1_DW.decision.brk_mode = NORMAL;
 8002130:	4b4d      	ldr	r3, [pc, #308]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 8002132:	2201      	movs	r2, #1
 8002134:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002138:	e092      	b.n	8002260 <Moving_obstacle_from_right_rout+0x194>
      switch (Board1_DW.is_Moving_obstacle_from_right_r) {
 800213a:	4b4b      	ldr	r3, [pc, #300]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 800213c:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8002140:	2b03      	cmp	r3, #3
 8002142:	d050      	beq.n	80021e6 <Moving_obstacle_from_right_rout+0x11a>
 8002144:	2b03      	cmp	r3, #3
 8002146:	f300 808b 	bgt.w	8002260 <Moving_obstacle_from_right_rout+0x194>
 800214a:	2b01      	cmp	r3, #1
 800214c:	d002      	beq.n	8002154 <Moving_obstacle_from_right_rout+0x88>
 800214e:	2b02      	cmp	r3, #2
 8002150:	d009      	beq.n	8002166 <Moving_obstacle_from_right_rout+0x9a>
}
 8002152:	e085      	b.n	8002260 <Moving_obstacle_from_right_rout+0x194>
        Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002154:	4b44      	ldr	r3, [pc, #272]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 8002156:	2200      	movs	r2, #0
 8002158:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 800215c:	4b42      	ldr	r3, [pc, #264]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 800215e:	2208      	movs	r2, #8
 8002160:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002164:	e07c      	b.n	8002260 <Moving_obstacle_from_right_rout+0x194>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002166:	4b40      	ldr	r3, [pc, #256]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 8002168:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800216c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002170:	4293      	cmp	r3, r2
 8002172:	d104      	bne.n	800217e <Moving_obstacle_from_right_rout+0xb2>
          b = Board1_roverStopped();
 8002174:	f7ff fca4 	bl	8001ac0 <Board1_roverStopped>
 8002178:	4603      	mov	r3, r0
 800217a:	71fb      	strb	r3, [r7, #7]
 800217c:	e001      	b.n	8002182 <Moving_obstacle_from_right_rout+0xb6>
          b = false;
 800217e:	2300      	movs	r3, #0
 8002180:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002182:	79fb      	ldrb	r3, [r7, #7]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00a      	beq.n	800219e <Moving_obstacle_from_right_rout+0xd2>
          Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Turn_right_m;
 8002188:	4b37      	ldr	r3, [pc, #220]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 800218a:	2203      	movs	r2, #3
 800218c:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board1_turn_right();
 8002190:	f7ff fd1e 	bl	8001bd0 <Board1_turn_right>
          Board1_DW.decision.brk_mode = NONE;
 8002194:	4b34      	ldr	r3, [pc, #208]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 8002196:	2200      	movs	r2, #0
 8002198:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800219c:	e05d      	b.n	800225a <Moving_obstacle_from_right_rout+0x18e>
          b = Board1_near_obstacle();
 800219e:	f7ff fe9b 	bl	8001ed8 <Board1_near_obstacle>
 80021a2:	4603      	mov	r3, r0
 80021a4:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80021a6:	79fb      	ldrb	r3, [r7, #7]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d056      	beq.n	800225a <Moving_obstacle_from_right_rout+0x18e>
            Board1_DW.is_Moving_obstacle_from_right_r =
 80021ac:	4b2e      	ldr	r3, [pc, #184]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
            Board1_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 80021b4:	4b2c      	ldr	r3, [pc, #176]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 80021b6:	2203      	movs	r2, #3
 80021b8:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.angle = 0.0F;
 80021bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 80021be:	f04f 0200 	mov.w	r2, #0
 80021c2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 80021c6:	4b28      	ldr	r3, [pc, #160]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 80021c8:	f04f 0200 	mov.w	r2, #0
 80021cc:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 80021d0:	4b25      	ldr	r3, [pc, #148]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
            Board1_stopAllMotors();
 80021d8:	f7ff fd42 	bl	8001c60 <Board1_stopAllMotors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 80021dc:	4b22      	ldr	r3, [pc, #136]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 80021de:	2202      	movs	r2, #2
 80021e0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80021e4:	e039      	b.n	800225a <Moving_obstacle_from_right_rout+0x18e>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 80021e6:	4b20      	ldr	r3, [pc, #128]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 80021e8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80021ec:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d134      	bne.n	800225e <Moving_obstacle_from_right_rout+0x192>
          Board1_update_angle(Board1_DW.global_state.stateB2.gyroYaw);
 80021f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 80021f6:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80021fa:	eeb0 0a67 	vmov.f32	s0, s15
 80021fe:	f7ff fd05 	bl	8001c0c <Board1_update_angle>
          if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8002202:	4b19      	ldr	r3, [pc, #100]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 8002204:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002208:	eef0 7ae7 	vabs.f32	s15, s15
 800220c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800226c <Moving_obstacle_from_right_rout+0x1a0>
 8002210:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002218:	db14      	blt.n	8002244 <Moving_obstacle_from_right_rout+0x178>
            Board1_DW.angle = 0.0F;
 800221a:	4b13      	ldr	r3, [pc, #76]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 800221c:	f04f 0200 	mov.w	r2, #0
 8002220:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 8002224:	4b10      	ldr	r3, [pc, #64]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 8002226:	f04f 0200 	mov.w	r2, #0
 800222a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Moving_obstacle_from_right_r =
 800222e:	4b0e      	ldr	r3, [pc, #56]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 8002230:	2201      	movs	r2, #1
 8002232:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
            Board1_stopAllMotors();
 8002236:	f7ff fd13 	bl	8001c60 <Board1_stopAllMotors>
            Board1_DW.decision.brk_mode = NONE;
 800223a:	4b0b      	ldr	r3, [pc, #44]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 800223c:	2200      	movs	r2, #0
 800223e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002242:	e00c      	b.n	800225e <Moving_obstacle_from_right_rout+0x192>
            Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Turn_right_m;
 8002244:	4b08      	ldr	r3, [pc, #32]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 8002246:	2203      	movs	r2, #3
 8002248:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
            Board1_turn_right();
 800224c:	f7ff fcc0 	bl	8001bd0 <Board1_turn_right>
            Board1_DW.decision.brk_mode = NONE;
 8002250:	4b05      	ldr	r3, [pc, #20]	@ (8002268 <Moving_obstacle_from_right_rout+0x19c>)
 8002252:	2200      	movs	r2, #0
 8002254:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002258:	e001      	b.n	800225e <Moving_obstacle_from_right_rout+0x192>
        break;
 800225a:	bf00      	nop
 800225c:	e000      	b.n	8002260 <Moving_obstacle_from_right_rout+0x194>
        break;
 800225e:	bf00      	nop
}
 8002260:	bf00      	nop
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	20000248 	.word	0x20000248
 800226c:	42340000 	.word	0x42340000

08002270 <Board1_roverMovingForward>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_roverMovingForward(void)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board1_DW.global_state.stateB1.velocity_FA > 0);
 8002276:	4b23      	ldr	r3, [pc, #140]	@ (8002304 <Board1_roverMovingForward+0x94>)
 8002278:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800227c:	2b00      	cmp	r3, #0
 800227e:	bfcc      	ite	gt
 8002280:	2301      	movgt	r3, #1
 8002282:	2300      	movle	r3, #0
 8002284:	b2db      	uxtb	r3, r3
 8002286:	713b      	strb	r3, [r7, #4]
  x[1] = (Board1_DW.global_state.stateB1.velocity_FB > 0);
 8002288:	4b1e      	ldr	r3, [pc, #120]	@ (8002304 <Board1_roverMovingForward+0x94>)
 800228a:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 800228e:	2b00      	cmp	r3, #0
 8002290:	bfcc      	ite	gt
 8002292:	2301      	movgt	r3, #1
 8002294:	2300      	movle	r3, #0
 8002296:	b2db      	uxtb	r3, r3
 8002298:	717b      	strb	r3, [r7, #5]
  x[2] = (Board1_DW.global_state.stateB1.velocity_BA > 0);
 800229a:	4b1a      	ldr	r3, [pc, #104]	@ (8002304 <Board1_roverMovingForward+0x94>)
 800229c:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	bfcc      	ite	gt
 80022a4:	2301      	movgt	r3, #1
 80022a6:	2300      	movle	r3, #0
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board1_DW.global_state.stateB1.velocity_BB > 0);
 80022ac:	4b15      	ldr	r3, [pc, #84]	@ (8002304 <Board1_roverMovingForward+0x94>)
 80022ae:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	bfcc      	ite	gt
 80022b6:	2301      	movgt	r3, #1
 80022b8:	2300      	movle	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	71fb      	strb	r3, [r7, #7]
  y = true;
 80022be:	2301      	movs	r3, #1
 80022c0:	72bb      	strb	r3, [r7, #10]
  k = 0;
 80022c2:	2300      	movs	r3, #0
 80022c4:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 80022c6:	2300      	movs	r3, #0
 80022c8:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 80022ca:	e00d      	b.n	80022e8 <Board1_roverMovingForward+0x78>
    if (!x[k]) {
 80022cc:	1d3a      	adds	r2, r7, #4
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	4413      	add	r3, r2
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d104      	bne.n	80022e2 <Board1_roverMovingForward+0x72>
      y = false;
 80022d8:	2300      	movs	r3, #0
 80022da:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 80022dc:	2301      	movs	r3, #1
 80022de:	72fb      	strb	r3, [r7, #11]
 80022e0:	e002      	b.n	80022e8 <Board1_roverMovingForward+0x78>
    } else {
      k++;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	3301      	adds	r3, #1
 80022e6:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 80022e8:	7afb      	ldrb	r3, [r7, #11]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d102      	bne.n	80022f4 <Board1_roverMovingForward+0x84>
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2b03      	cmp	r3, #3
 80022f2:	ddeb      	ble.n	80022cc <Board1_roverMovingForward+0x5c>
    }
  }

  return y;
 80022f4:	7abb      	ldrb	r3, [r7, #10]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	20000248 	.word	0x20000248

08002308 <Board1_emergency_s_routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_emergency_s_routine(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800230e:	4b11      	ldr	r3, [pc, #68]	@ (8002354 <Board1_emergency_s_routine+0x4c>)
 8002310:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002314:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002318:	4293      	cmp	r3, r2
 800231a:	d113      	bne.n	8002344 <Board1_emergency_s_routine+0x3c>
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
 800231c:	4b0d      	ldr	r3, [pc, #52]	@ (8002354 <Board1_emergency_s_routine+0x4c>)
 800231e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002322:	2b46      	cmp	r3, #70	@ 0x46
 8002324:	d909      	bls.n	800233a <Board1_emergency_s_routine+0x32>
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
 8002326:	4b0b      	ldr	r3, [pc, #44]	@ (8002354 <Board1_emergency_s_routine+0x4c>)
 8002328:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
 800232c:	2b46      	cmp	r3, #70	@ 0x46
 800232e:	d904      	bls.n	800233a <Board1_emergency_s_routine+0x32>
       (Board1_DW.global_state.stateB2.sonar3 <= Board1_IMM_DISTANCE))) {
 8002330:	4b08      	ldr	r3, [pc, #32]	@ (8002354 <Board1_emergency_s_routine+0x4c>)
 8002332:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
 8002336:	2b46      	cmp	r3, #70	@ 0x46
 8002338:	d804      	bhi.n	8002344 <Board1_emergency_s_routine+0x3c>
    y = Board1_roverMovingForward();
 800233a:	f7ff ff99 	bl	8002270 <Board1_roverMovingForward>
 800233e:	4603      	mov	r3, r0
 8002340:	71fb      	strb	r3, [r7, #7]
 8002342:	e001      	b.n	8002348 <Board1_emergency_s_routine+0x40>
  } else {
    y = false;
 8002344:	2300      	movs	r3, #0
 8002346:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002348:	79fb      	ldrb	r3, [r7, #7]
}
 800234a:	4618      	mov	r0, r3
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000248 	.word	0x20000248

08002358 <Board1_mov_obs_r_routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_mov_obs_r_routine(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800235e:	4b11      	ldr	r3, [pc, #68]	@ (80023a4 <Board1_mov_obs_r_routine+0x4c>)
 8002360:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002364:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002368:	4293      	cmp	r3, r2
 800236a:	d113      	bne.n	8002394 <Board1_mov_obs_r_routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT)) {
 800236c:	4b0d      	ldr	r3, [pc, #52]	@ (80023a4 <Board1_mov_obs_r_routine+0x4c>)
 800236e:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002372:	2b02      	cmp	r3, #2
 8002374:	d10e      	bne.n	8002394 <Board1_mov_obs_r_routine+0x3c>
    y = (Board1_roverMovingForward() && Board1_DW.global_state.obs_detection);
 8002376:	f7ff ff7b 	bl	8002270 <Board1_roverMovingForward>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d006      	beq.n	800238e <Board1_mov_obs_r_routine+0x36>
 8002380:	4b08      	ldr	r3, [pc, #32]	@ (80023a4 <Board1_mov_obs_r_routine+0x4c>)
 8002382:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <Board1_mov_obs_r_routine+0x36>
 800238a:	2301      	movs	r3, #1
 800238c:	e000      	b.n	8002390 <Board1_mov_obs_r_routine+0x38>
 800238e:	2300      	movs	r3, #0
 8002390:	71fb      	strb	r3, [r7, #7]
 8002392:	e001      	b.n	8002398 <Board1_mov_obs_r_routine+0x40>
  } else {
    y = false;
 8002394:	2300      	movs	r3, #0
 8002396:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002398:	79fb      	ldrb	r3, [r7, #7]
}
 800239a:	4618      	mov	r0, r3
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	20000248 	.word	0x20000248

080023a8 <Board1_mov_obs_l_routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_mov_obs_l_routine(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80023ae:	4b11      	ldr	r3, [pc, #68]	@ (80023f4 <Board1_mov_obs_l_routine+0x4c>)
 80023b0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80023b4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d113      	bne.n	80023e4 <Board1_mov_obs_l_routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT)) {
 80023bc:	4b0d      	ldr	r3, [pc, #52]	@ (80023f4 <Board1_mov_obs_l_routine+0x4c>)
 80023be:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d10e      	bne.n	80023e4 <Board1_mov_obs_l_routine+0x3c>
    y = (Board1_roverMovingForward() && Board1_DW.global_state.obs_detection);
 80023c6:	f7ff ff53 	bl	8002270 <Board1_roverMovingForward>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d006      	beq.n	80023de <Board1_mov_obs_l_routine+0x36>
 80023d0:	4b08      	ldr	r3, [pc, #32]	@ (80023f4 <Board1_mov_obs_l_routine+0x4c>)
 80023d2:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <Board1_mov_obs_l_routine+0x36>
 80023da:	2301      	movs	r3, #1
 80023dc:	e000      	b.n	80023e0 <Board1_mov_obs_l_routine+0x38>
 80023de:	2300      	movs	r3, #0
 80023e0:	71fb      	strb	r3, [r7, #7]
 80023e2:	e001      	b.n	80023e8 <Board1_mov_obs_l_routine+0x40>
  } else {
    y = false;
 80023e4:	2300      	movs	r3, #0
 80023e6:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80023e8:	79fb      	ldrb	r3, [r7, #7]
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000248 	.word	0x20000248

080023f8 <Board1_stop_slow_routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_stop_slow_routine(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 80023fe:	4b18      	ldr	r3, [pc, #96]	@ (8002460 <Board1_stop_slow_routine+0x68>)
 8002400:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002404:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002408:	4293      	cmp	r3, r2
 800240a:	d121      	bne.n	8002450 <Board1_stop_slow_routine+0x58>
    if ((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) &&
 800240c:	4b14      	ldr	r3, [pc, #80]	@ (8002460 <Board1_stop_slow_routine+0x68>)
 800240e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002412:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002416:	d80c      	bhi.n	8002432 <Board1_stop_slow_routine+0x3a>
        Board1_roverMovingForward() && Board1_DW.global_state.obs_detection) {
 8002418:	f7ff ff2a 	bl	8002270 <Board1_roverMovingForward>
 800241c:	4603      	mov	r3, r0
    if ((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) &&
 800241e:	2b00      	cmp	r3, #0
 8002420:	d007      	beq.n	8002432 <Board1_stop_slow_routine+0x3a>
        Board1_roverMovingForward() && Board1_DW.global_state.obs_detection) {
 8002422:	4b0f      	ldr	r3, [pc, #60]	@ (8002460 <Board1_stop_slow_routine+0x68>)
 8002424:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8002428:	2b00      	cmp	r3, #0
 800242a:	d002      	beq.n	8002432 <Board1_stop_slow_routine+0x3a>
      y = true;
 800242c:	2301      	movs	r3, #1
 800242e:	71fb      	strb	r3, [r7, #7]
 8002430:	e010      	b.n	8002454 <Board1_stop_slow_routine+0x5c>
    } else {
      y = (Board1_DW.global_state.stateB2.button3 &&
 8002432:	4b0b      	ldr	r3, [pc, #44]	@ (8002460 <Board1_stop_slow_routine+0x68>)
 8002434:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8002438:	2b00      	cmp	r3, #0
 800243a:	d006      	beq.n	800244a <Board1_stop_slow_routine+0x52>
           (Board1_DW.global_state.stateB2.controller_battery >
 800243c:	4b08      	ldr	r3, [pc, #32]	@ (8002460 <Board1_stop_slow_routine+0x68>)
 800243e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
      y = (Board1_DW.global_state.stateB2.button3 &&
 8002442:	2b05      	cmp	r3, #5
 8002444:	d901      	bls.n	800244a <Board1_stop_slow_routine+0x52>
 8002446:	2301      	movs	r3, #1
 8002448:	e000      	b.n	800244c <Board1_stop_slow_routine+0x54>
 800244a:	2300      	movs	r3, #0
 800244c:	71fb      	strb	r3, [r7, #7]
 800244e:	e001      	b.n	8002454 <Board1_stop_slow_routine+0x5c>
            Board1_LOW_CONTROLLER_BATTERY));
    }
  } else {
    y = false;
 8002450:	2300      	movs	r3, #0
 8002452:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002454:	79fb      	ldrb	r3, [r7, #7]
}
 8002456:	4618      	mov	r0, r3
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000248 	.word	0x20000248

08002464 <low_controller_battery_routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T low_controller_battery_routine(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002468:	4b0a      	ldr	r3, [pc, #40]	@ (8002494 <low_controller_battery_routine+0x30>)
 800246a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800246e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002472:	4293      	cmp	r3, r2
 8002474:	d106      	bne.n	8002484 <low_controller_battery_routine+0x20>
    (Board1_DW.global_state.stateB2.controller_battery <=
 8002476:	4b07      	ldr	r3, [pc, #28]	@ (8002494 <low_controller_battery_routine+0x30>)
 8002478:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 800247c:	2b05      	cmp	r3, #5
 800247e:	d801      	bhi.n	8002484 <low_controller_battery_routine+0x20>
 8002480:	2301      	movs	r3, #1
 8002482:	e000      	b.n	8002486 <low_controller_battery_routine+0x22>
 8002484:	2300      	movs	r3, #0
 8002486:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8002488:	4618      	mov	r0, r3
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	20000248 	.word	0x20000248

08002498 <Board1_spec_retro_routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_spec_retro_routine(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 800249e:	4b13      	ldr	r3, [pc, #76]	@ (80024ec <Board1_spec_retro_routine+0x54>)
 80024a0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80024a4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d118      	bne.n	80024de <Board1_spec_retro_routine+0x46>
    y = (Board1_roverStopped() && ((Board1_DW.global_state.stateB2.controller_y <
 80024ac:	f7ff fb08 	bl	8001ac0 <Board1_roverStopped>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d010      	beq.n	80024d8 <Board1_spec_retro_routine+0x40>
 80024b6:	4b0d      	ldr	r3, [pc, #52]	@ (80024ec <Board1_spec_retro_routine+0x54>)
 80024b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80024bc:	2bfe      	cmp	r3, #254	@ 0xfe
 80024be:	d80b      	bhi.n	80024d8 <Board1_spec_retro_routine+0x40>
           Board1_CONTROLLER_ZERO) &&
          (Board1_DW.global_state.stateB2.controller_x == Board1_CONTROLLER_ZERO)
 80024c0:	4b0a      	ldr	r3, [pc, #40]	@ (80024ec <Board1_spec_retro_routine+0x54>)
 80024c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
           Board1_CONTROLLER_ZERO) &&
 80024c6:	2bff      	cmp	r3, #255	@ 0xff
 80024c8:	d106      	bne.n	80024d8 <Board1_spec_retro_routine+0x40>
          && Board1_DW.global_state.spc_retro));
 80024ca:	4b08      	ldr	r3, [pc, #32]	@ (80024ec <Board1_spec_retro_routine+0x54>)
 80024cc:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <Board1_spec_retro_routine+0x40>
    y = (Board1_roverStopped() && ((Board1_DW.global_state.stateB2.controller_y <
 80024d4:	2301      	movs	r3, #1
 80024d6:	e000      	b.n	80024da <Board1_spec_retro_routine+0x42>
 80024d8:	2300      	movs	r3, #0
 80024da:	71fb      	strb	r3, [r7, #7]
 80024dc:	e001      	b.n	80024e2 <Board1_spec_retro_routine+0x4a>
  } else {
    y = false;
 80024de:	2300      	movs	r3, #0
 80024e0:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80024e2:	79fb      	ldrb	r3, [r7, #7]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	20000248 	.word	0x20000248

080024f0 <Board1_no_mov_routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_no_mov_routine(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 80024f6:	4b14      	ldr	r3, [pc, #80]	@ (8002548 <Board1_no_mov_routine+0x58>)
 80024f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80024fc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002500:	4293      	cmp	r3, r2
 8002502:	d119      	bne.n	8002538 <Board1_no_mov_routine+0x48>
    y = (Board1_roverStopped() && ((Board1_DW.global_state.stateB2.sonar2 <=
 8002504:	f7ff fadc 	bl	8001ac0 <Board1_roverStopped>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d011      	beq.n	8002532 <Board1_no_mov_routine+0x42>
 800250e:	4b0e      	ldr	r3, [pc, #56]	@ (8002548 <Board1_no_mov_routine+0x58>)
 8002510:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002514:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002518:	d80b      	bhi.n	8002532 <Board1_no_mov_routine+0x42>
           Board1_MAX_DISTANCE) && (Board1_DW.global_state.stateB2.controller_y >
 800251a:	4b0b      	ldr	r3, [pc, #44]	@ (8002548 <Board1_no_mov_routine+0x58>)
 800251c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002520:	2bff      	cmp	r3, #255	@ 0xff
 8002522:	d906      	bls.n	8002532 <Board1_no_mov_routine+0x42>
           Board1_CONTROLLER_ZERO) && Board1_DW.global_state.obs_detection));
 8002524:	4b08      	ldr	r3, [pc, #32]	@ (8002548 <Board1_no_mov_routine+0x58>)
 8002526:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <Board1_no_mov_routine+0x42>
    y = (Board1_roverStopped() && ((Board1_DW.global_state.stateB2.sonar2 <=
 800252e:	2301      	movs	r3, #1
 8002530:	e000      	b.n	8002534 <Board1_no_mov_routine+0x44>
 8002532:	2300      	movs	r3, #0
 8002534:	71fb      	strb	r3, [r7, #7]
 8002536:	e001      	b.n	800253c <Board1_no_mov_routine+0x4c>
  } else {
    y = false;
 8002538:	2300      	movs	r3, #0
 800253a:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800253c:	79fb      	ldrb	r3, [r7, #7]
}
 800253e:	4618      	mov	r0, r3
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20000248 	.word	0x20000248

0800254c <Board1_scale_controller>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_scale_controller(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
  int32_T MAX_SPEED;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (Board1_DW.global_state.limit_vel) {
 8002552:	4b6f      	ldr	r3, [pc, #444]	@ (8002710 <Board1_scale_controller+0x1c4>)
 8002554:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8002558:	2b00      	cmp	r3, #0
 800255a:	d002      	beq.n	8002562 <Board1_scale_controller+0x16>
    MAX_SPEED = (int32_T)Board1_LIMITED_RPM;
 800255c:	2350      	movs	r3, #80	@ 0x50
 800255e:	617b      	str	r3, [r7, #20]
 8002560:	e001      	b.n	8002566 <Board1_scale_controller+0x1a>
  } else {
    MAX_SPEED = (int32_T)Board1_MAX_RPM;
 8002562:	2396      	movs	r3, #150	@ 0x96
 8002564:	617b      	str	r3, [r7, #20]
  }

  throttle = ((real32_T)Board1_DW.global_state.stateB2.controller_y -
 8002566:	4b6a      	ldr	r3, [pc, #424]	@ (8002710 <Board1_scale_controller+0x1c4>)
 8002568:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800256c:	ee07 3a90 	vmov	s15, r3
 8002570:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002574:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002714 <Board1_scale_controller+0x1c8>
 8002578:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800257c:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8002714 <Board1_scale_controller+0x1c8>
 8002580:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002584:	edc7 7a03 	vstr	s15, [r7, #12]
              Board1_CENTER) / Board1_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	ee07 3a90 	vmov	s15, r3
 800258e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002592:	ed97 7a03 	vldr	s14, [r7, #12]
 8002596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800259a:	edc7 7a04 	vstr	s15, [r7, #16]
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 800259e:	4b5c      	ldr	r3, [pc, #368]	@ (8002710 <Board1_scale_controller+0x1c4>)
 80025a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80025a4:	ee07 3a90 	vmov	s15, r3
 80025a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025ac:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002714 <Board1_scale_controller+0x1c8>
 80025b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
    / Board1_CENTER * (real32_T)MAX_SPEED;
 80025b4:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8002714 <Board1_scale_controller+0x1c8>
 80025b8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	ee07 3a90 	vmov	s15, r3
 80025c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 80025c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ca:	edc7 7a02 	vstr	s15, [r7, #8]
  if (fabsf(throttle) < Board1_PURE_TURN_EPS) {
 80025ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80025d2:	eef0 7ae7 	vabs.f32	s15, s15
 80025d6:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002718 <Board1_scale_controller+0x1cc>
 80025da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e2:	d503      	bpl.n	80025ec <Board1_scale_controller+0xa0>
    forward = 0.0F;
 80025e4:	f04f 0300 	mov.w	r3, #0
 80025e8:	613b      	str	r3, [r7, #16]
 80025ea:	e035      	b.n	8002658 <Board1_scale_controller+0x10c>
  } else {
    throttle = fabsf(forward) * Board1_TURN_RATIO;
 80025ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80025f0:	eef0 7ae7 	vabs.f32	s15, s15
 80025f4:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800271c <Board1_scale_controller+0x1d0>
 80025f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025fc:	edc7 7a03 	vstr	s15, [r7, #12]
    if (fabsf(turn) > throttle) {
 8002600:	edd7 7a02 	vldr	s15, [r7, #8]
 8002604:	eef0 7ae7 	vabs.f32	s15, s15
 8002608:	ed97 7a03 	vldr	s14, [r7, #12]
 800260c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002614:	d520      	bpl.n	8002658 <Board1_scale_controller+0x10c>
      int32_T tmp;
      if (turn < 0.0F) {
 8002616:	edd7 7a02 	vldr	s15, [r7, #8]
 800261a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800261e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002622:	d503      	bpl.n	800262c <Board1_scale_controller+0xe0>
        tmp = -1;
 8002624:	f04f 33ff 	mov.w	r3, #4294967295
 8002628:	607b      	str	r3, [r7, #4]
 800262a:	e00a      	b.n	8002642 <Board1_scale_controller+0xf6>
      } else {
        tmp = (turn > 0.0F);
 800262c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002630:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002638:	bfcc      	ite	gt
 800263a:	2301      	movgt	r3, #1
 800263c:	2300      	movle	r3, #0
 800263e:	b2db      	uxtb	r3, r3
 8002640:	607b      	str	r3, [r7, #4]
      }

      turn = (real32_T)tmp * throttle;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	ee07 3a90 	vmov	s15, r3
 8002648:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800264c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002650:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002654:	edc7 7a02 	vstr	s15, [r7, #8]
    }
  }

  throttle = forward + turn;
 8002658:	ed97 7a04 	vldr	s14, [r7, #16]
 800265c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002660:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002664:	edc7 7a03 	vstr	s15, [r7, #12]
  forward -= turn;
 8002668:	ed97 7a04 	vldr	s14, [r7, #16]
 800266c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002670:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002674:	edc7 7a04 	vstr	s15, [r7, #16]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 8002678:	edd7 7a03 	vldr	s15, [r7, #12]
 800267c:	eeb0 7ae7 	vabs.f32	s14, s15
 8002680:	edd7 7a04 	vldr	s15, [r7, #16]
 8002684:	eef0 7ae7 	vabs.f32	s15, s15
 8002688:	eef0 0a67 	vmov.f32	s1, s15
 800268c:	eeb0 0a47 	vmov.f32	s0, s14
 8002690:	f014 f998 	bl	80169c4 <fmaxf>
 8002694:	ed87 0a02 	vstr	s0, [r7, #8]
  if (turn > MAX_SPEED) {
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	ee07 3a90 	vmov	s15, r3
 800269e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026a2:	ed97 7a02 	vldr	s14, [r7, #8]
 80026a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ae:	dd1a      	ble.n	80026e6 <Board1_scale_controller+0x19a>
    turn = (real32_T)MAX_SPEED / turn;
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	ee07 3a90 	vmov	s15, r3
 80026b6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80026ba:	ed97 7a02 	vldr	s14, [r7, #8]
 80026be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026c2:	edc7 7a02 	vstr	s15, [r7, #8]
    throttle *= turn;
 80026c6:	ed97 7a03 	vldr	s14, [r7, #12]
 80026ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80026ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026d2:	edc7 7a03 	vstr	s15, [r7, #12]
    forward *= turn;
 80026d6:	ed97 7a04 	vldr	s14, [r7, #16]
 80026da:	edd7 7a02 	vldr	s15, [r7, #8]
 80026de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026e2:	edc7 7a04 	vstr	s15, [r7, #16]
  }

  Board1_DW.decision.rif_FA = throttle;
 80026e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002710 <Board1_scale_controller+0x1c4>)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board1_DW.decision.rif_BA = throttle;
 80026ee:	4a08      	ldr	r2, [pc, #32]	@ (8002710 <Board1_scale_controller+0x1c4>)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board1_DW.decision.rif_FB = forward;
 80026f6:	4a06      	ldr	r2, [pc, #24]	@ (8002710 <Board1_scale_controller+0x1c4>)
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board1_DW.decision.rif_BB = forward;
 80026fe:	4a04      	ldr	r2, [pc, #16]	@ (8002710 <Board1_scale_controller+0x1c4>)
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002706:	bf00      	nop
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20000248 	.word	0x20000248
 8002714:	437f0000 	.word	0x437f0000
 8002718:	3c23d70a 	.word	0x3c23d70a
 800271c:	3eb33333 	.word	0x3eb33333

08002720 <Board1_turn_back>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_turn_back(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_BACK_RPM;
 8002724:	4b0a      	ldr	r3, [pc, #40]	@ (8002750 <Board1_turn_back+0x30>)
 8002726:	4a0b      	ldr	r2, [pc, #44]	@ (8002754 <Board1_turn_back+0x34>)
 8002728:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -40.0F;
 800272c:	4b08      	ldr	r3, [pc, #32]	@ (8002750 <Board1_turn_back+0x30>)
 800272e:	4a0a      	ldr	r2, [pc, #40]	@ (8002758 <Board1_turn_back+0x38>)
 8002730:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_BACK_RPM;
 8002734:	4b06      	ldr	r3, [pc, #24]	@ (8002750 <Board1_turn_back+0x30>)
 8002736:	4a07      	ldr	r2, [pc, #28]	@ (8002754 <Board1_turn_back+0x34>)
 8002738:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -40.0F;
 800273c:	4b04      	ldr	r3, [pc, #16]	@ (8002750 <Board1_turn_back+0x30>)
 800273e:	4a06      	ldr	r2, [pc, #24]	@ (8002758 <Board1_turn_back+0x38>)
 8002740:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8002744:	bf00      	nop
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	20000248 	.word	0x20000248
 8002754:	42200000 	.word	0x42200000
 8002758:	c2200000 	.word	0xc2200000

0800275c <Board1_Select_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Select_routine(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_emergency_b_pressed();
 8002762:	f7ff f9f9 	bl	8001b58 <Board1_emergency_b_pressed>
 8002766:	4603      	mov	r3, r0
 8002768:	71fb      	strb	r3, [r7, #7]
  if (b) {
 800276a:	79fb      	ldrb	r3, [r7, #7]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d00e      	beq.n	800278e <Board1_Select_routine+0x32>
    Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002770:	4b74      	ldr	r3, [pc, #464]	@ (8002944 <Board1_Select_routine+0x1e8>)
 8002772:	2202      	movs	r2, #2
 8002774:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002778:	4b72      	ldr	r3, [pc, #456]	@ (8002944 <Board1_Select_routine+0x1e8>)
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    Board1_stopAllMotors();
 8002780:	f7ff fa6e 	bl	8001c60 <Board1_stopAllMotors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8002784:	4b6f      	ldr	r3, [pc, #444]	@ (8002944 <Board1_Select_routine+0x1e8>)
 8002786:	2202      	movs	r2, #2
 8002788:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 800278c:	e0d6      	b.n	800293c <Board1_Select_routine+0x1e0>
    b = Board1_emergency_s_routine();
 800278e:	f7ff fdbb 	bl	8002308 <Board1_emergency_s_routine>
 8002792:	4603      	mov	r3, r0
 8002794:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002796:	79fb      	ldrb	r3, [r7, #7]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d018      	beq.n	80027ce <Board1_Select_routine+0x72>
      Board1_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 800279c:	4b69      	ldr	r3, [pc, #420]	@ (8002944 <Board1_Select_routine+0x1e8>)
 800279e:	2203      	movs	r2, #3
 80027a0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      Board1_DW.angle = 0.0F;
 80027a4:	4b67      	ldr	r3, [pc, #412]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80027a6:	f04f 0200 	mov.w	r2, #0
 80027aa:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
      Board1_DW.prevYaw = 0.0F;
 80027ae:	4b65      	ldr	r3, [pc, #404]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80027b0:	f04f 0200 	mov.w	r2, #0
 80027b4:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 80027b8:	4b62      	ldr	r3, [pc, #392]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board1_stopAllMotors();
 80027c0:	f7ff fa4e 	bl	8001c60 <Board1_stopAllMotors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 80027c4:	4b5f      	ldr	r3, [pc, #380]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80027c6:	2202      	movs	r2, #2
 80027c8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80027cc:	e0b6      	b.n	800293c <Board1_Select_routine+0x1e0>
      b = Board1_mov_obs_r_routine();
 80027ce:	f7ff fdc3 	bl	8002358 <Board1_mov_obs_r_routine>
 80027d2:	4603      	mov	r3, r0
 80027d4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80027d6:	79fb      	ldrb	r3, [r7, #7]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d018      	beq.n	800280e <Board1_Select_routine+0xb2>
        Board1_DW.is_Normal_voltage = IN_Moving_obstacle_from_right_r;
 80027dc:	4b59      	ldr	r3, [pc, #356]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80027de:	2206      	movs	r2, #6
 80027e0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        Board1_DW.angle = 0.0F;
 80027e4:	4b57      	ldr	r3, [pc, #348]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80027e6:	f04f 0200 	mov.w	r2, #0
 80027ea:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Board1_DW.prevYaw = 0.0F;
 80027ee:	4b55      	ldr	r3, [pc, #340]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80027f0:	f04f 0200 	mov.w	r2, #0
 80027f4:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Stop_to_turn_right;
 80027f8:	4b52      	ldr	r3, [pc, #328]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80027fa:	2202      	movs	r2, #2
 80027fc:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        Board1_stopAllMotors();
 8002800:	f7ff fa2e 	bl	8001c60 <Board1_stopAllMotors>
        Board1_DW.decision.brk_mode = NORMAL;
 8002804:	4b4f      	ldr	r3, [pc, #316]	@ (8002944 <Board1_Select_routine+0x1e8>)
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 800280c:	e096      	b.n	800293c <Board1_Select_routine+0x1e0>
        b = Board1_mov_obs_l_routine();
 800280e:	f7ff fdcb 	bl	80023a8 <Board1_mov_obs_l_routine>
 8002812:	4603      	mov	r3, r0
 8002814:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002816:	79fb      	ldrb	r3, [r7, #7]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d018      	beq.n	800284e <Board1_Select_routine+0xf2>
          Board1_DW.is_Normal_voltage = IN_Moving_obstacle_from_left_ro;
 800281c:	4b49      	ldr	r3, [pc, #292]	@ (8002944 <Board1_Select_routine+0x1e8>)
 800281e:	2205      	movs	r2, #5
 8002820:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
          Board1_DW.angle = 0.0F;
 8002824:	4b47      	ldr	r3, [pc, #284]	@ (8002944 <Board1_Select_routine+0x1e8>)
 8002826:	f04f 0200 	mov.w	r2, #0
 800282a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 800282e:	4b45      	ldr	r3, [pc, #276]	@ (8002944 <Board1_Select_routine+0x1e8>)
 8002830:	f04f 0200 	mov.w	r2, #0
 8002834:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Moving_obstacle_from_left_ro =
 8002838:	4b42      	ldr	r3, [pc, #264]	@ (8002944 <Board1_Select_routine+0x1e8>)
 800283a:	2202      	movs	r2, #2
 800283c:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
          Board1_stopAllMotors();
 8002840:	f7ff fa0e 	bl	8001c60 <Board1_stopAllMotors>
          Board1_DW.decision.brk_mode = NORMAL;
 8002844:	4b3f      	ldr	r3, [pc, #252]	@ (8002944 <Board1_Select_routine+0x1e8>)
 8002846:	2201      	movs	r2, #1
 8002848:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 800284c:	e076      	b.n	800293c <Board1_Select_routine+0x1e0>
          b = Board1_stop_slow_routine();
 800284e:	f7ff fdd3 	bl	80023f8 <Board1_stop_slow_routine>
 8002852:	4603      	mov	r3, r0
 8002854:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002856:	79fb      	ldrb	r3, [r7, #7]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00e      	beq.n	800287a <Board1_Select_routine+0x11e>
            Board1_DW.is_Normal_voltage = Board1_IN_Stop_slow_routine;
 800285c:	4b39      	ldr	r3, [pc, #228]	@ (8002944 <Board1_Select_routine+0x1e8>)
 800285e:	220a      	movs	r2, #10
 8002860:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002864:	4b37      	ldr	r3, [pc, #220]	@ (8002944 <Board1_Select_routine+0x1e8>)
 8002866:	2201      	movs	r2, #1
 8002868:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board1_stopAllMotors();
 800286c:	f7ff f9f8 	bl	8001c60 <Board1_stopAllMotors>
            Board1_DW.decision.brk_mode = NORMAL;
 8002870:	4b34      	ldr	r3, [pc, #208]	@ (8002944 <Board1_Select_routine+0x1e8>)
 8002872:	2201      	movs	r2, #1
 8002874:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002878:	e060      	b.n	800293c <Board1_Select_routine+0x1e0>
            b = low_controller_battery_routine();
 800287a:	f7ff fdf3 	bl	8002464 <low_controller_battery_routine>
 800287e:	4603      	mov	r3, r0
 8002880:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002882:	79fb      	ldrb	r3, [r7, #7]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d00e      	beq.n	80028a6 <Board1_Select_routine+0x14a>
              Board1_DW.is_Normal_voltage = IN_Low_controller_battery_routi;
 8002888:	4b2e      	ldr	r3, [pc, #184]	@ (8002944 <Board1_Select_routine+0x1e8>)
 800288a:	2204      	movs	r2, #4
 800288c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
              Board1_DW.is_Low_controller_battery_routi =
 8002890:	4b2c      	ldr	r3, [pc, #176]	@ (8002944 <Board1_Select_routine+0x1e8>)
 8002892:	2201      	movs	r2, #1
 8002894:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
              Board1_stopAllMotors();
 8002898:	f7ff f9e2 	bl	8001c60 <Board1_stopAllMotors>
              Board1_DW.decision.brk_mode = NORMAL;
 800289c:	4b29      	ldr	r3, [pc, #164]	@ (8002944 <Board1_Select_routine+0x1e8>)
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80028a4:	e04a      	b.n	800293c <Board1_Select_routine+0x1e0>
              b = Board1_spec_retro_routine();
 80028a6:	f7ff fdf7 	bl	8002498 <Board1_spec_retro_routine>
 80028aa:	4603      	mov	r3, r0
 80028ac:	71fb      	strb	r3, [r7, #7]
              if (b) {
 80028ae:	79fb      	ldrb	r3, [r7, #7]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d018      	beq.n	80028e6 <Board1_Select_routine+0x18a>
                Board1_DW.is_Normal_voltage = Board1_IN_Special_retro_routine;
 80028b4:	4b23      	ldr	r3, [pc, #140]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80028b6:	2209      	movs	r2, #9
 80028b8:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
                Board1_DW.angle = 0.0F;
 80028bc:	4b21      	ldr	r3, [pc, #132]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80028be:	f04f 0200 	mov.w	r2, #0
 80028c2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board1_DW.prevYaw = 0.0F;
 80028c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80028c8:	f04f 0200 	mov.w	r2, #0
 80028cc:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back;
 80028d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80028d2:	2202      	movs	r2, #2
 80028d4:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
                Board1_turn_back();
 80028d8:	f7ff ff22 	bl	8002720 <Board1_turn_back>
                Board1_DW.decision.brk_mode = NONE;
 80028dc:	4b19      	ldr	r3, [pc, #100]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80028e4:	e02a      	b.n	800293c <Board1_Select_routine+0x1e0>
                b = Board1_no_mov_routine();
 80028e6:	f7ff fe03 	bl	80024f0 <Board1_no_mov_routine>
 80028ea:	4603      	mov	r3, r0
 80028ec:	71fb      	strb	r3, [r7, #7]
                if (b) {
 80028ee:	79fb      	ldrb	r3, [r7, #7]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d00e      	beq.n	8002912 <Board1_Select_routine+0x1b6>
                  Board1_DW.is_Normal_voltage = Board1_IN_Not_moving_routine;
 80028f4:	4b13      	ldr	r3, [pc, #76]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80028f6:	2207      	movs	r2, #7
 80028f8:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
                  Board1_DW.is_Not_moving_routine = Board1_IN_Not_moving;
 80028fc:	4b11      	ldr	r3, [pc, #68]	@ (8002944 <Board1_Select_routine+0x1e8>)
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
                  Board1_stopAllMotors();
 8002904:	f7ff f9ac 	bl	8001c60 <Board1_stopAllMotors>
                  Board1_DW.decision.brk_mode = NORMAL;
 8002908:	4b0e      	ldr	r3, [pc, #56]	@ (8002944 <Board1_Select_routine+0x1e8>)
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002910:	e014      	b.n	800293c <Board1_Select_routine+0x1e0>
                } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002912:	4b0c      	ldr	r3, [pc, #48]	@ (8002944 <Board1_Select_routine+0x1e8>)
 8002914:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002918:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800291c:	4293      	cmp	r3, r2
 800291e:	d10d      	bne.n	800293c <Board1_Select_routine+0x1e0>
                  Board1_DW.is_Normal_voltage = B_IN_Control_controller_routine;
 8002920:	4b08      	ldr	r3, [pc, #32]	@ (8002944 <Board1_Select_routine+0x1e8>)
 8002922:	2201      	movs	r2, #1
 8002924:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
                  Board1_DW.is_Control_controller_routine =
 8002928:	4b06      	ldr	r3, [pc, #24]	@ (8002944 <Board1_Select_routine+0x1e8>)
 800292a:	2201      	movs	r2, #1
 800292c:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                  Board1_scale_controller();
 8002930:	f7ff fe0c 	bl	800254c <Board1_scale_controller>
                  Board1_DW.decision.brk_mode = NONE;
 8002934:	4b03      	ldr	r3, [pc, #12]	@ (8002944 <Board1_Select_routine+0x1e8>)
 8002936:	2200      	movs	r2, #0
 8002938:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 800293c:	bf00      	nop
 800293e:	3708      	adds	r7, #8
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	20000248 	.word	0x20000248

08002948 <Board1_mov_obs_right>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_mov_obs_right(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 800294c:	4b0a      	ldr	r3, [pc, #40]	@ (8002978 <Board1_mov_obs_right+0x30>)
 800294e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002952:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002956:	4293      	cmp	r3, r2
 8002958:	d106      	bne.n	8002968 <Board1_mov_obs_right+0x20>
    (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT);
 800295a:	4b07      	ldr	r3, [pc, #28]	@ (8002978 <Board1_mov_obs_right+0x30>)
 800295c:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002960:	2b02      	cmp	r3, #2
 8002962:	d101      	bne.n	8002968 <Board1_mov_obs_right+0x20>
 8002964:	2301      	movs	r3, #1
 8002966:	e000      	b.n	800296a <Board1_mov_obs_right+0x22>
 8002968:	2300      	movs	r3, #0
 800296a:	b2db      	uxtb	r3, r3
}
 800296c:	4618      	mov	r0, r3
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	20000248 	.word	0x20000248

0800297c <Board1_mov_obs_left>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_mov_obs_left(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002980:	4b0a      	ldr	r3, [pc, #40]	@ (80029ac <Board1_mov_obs_left+0x30>)
 8002982:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002986:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800298a:	4293      	cmp	r3, r2
 800298c:	d106      	bne.n	800299c <Board1_mov_obs_left+0x20>
    (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT);
 800298e:	4b07      	ldr	r3, [pc, #28]	@ (80029ac <Board1_mov_obs_left+0x30>)
 8002990:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002994:	2b01      	cmp	r3, #1
 8002996:	d101      	bne.n	800299c <Board1_mov_obs_left+0x20>
 8002998:	2301      	movs	r3, #1
 800299a:	e000      	b.n	800299e <Board1_mov_obs_left+0x22>
 800299c:	2300      	movs	r3, #0
 800299e:	b2db      	uxtb	r3, r3
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	20000248 	.word	0x20000248

080029b0 <Board1_Routine_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Routine_manager(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board1_DW.is_Routine_manager) {
 80029b6:	4bc0      	ldr	r3, [pc, #768]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 80029b8:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d002      	beq.n	80029c6 <Board1_Routine_manager+0x16>
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d020      	beq.n	8002a06 <Board1_Routine_manager+0x56>
        break;
      }
    }
    break;
  }
}
 80029c4:	e1e6      	b.n	8002d94 <Board1_Routine_manager+0x3e4>
    if (Board1_DW.sfEvent == Board1_event_STEP) {
 80029c6:	4bbc      	ldr	r3, [pc, #752]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 80029c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80029cc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d109      	bne.n	80029e8 <Board1_Routine_manager+0x38>
      b = !Board1_critical_voltage();
 80029d4:	f7ff f85e 	bl	8001a94 <Board1_critical_voltage>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	bf0c      	ite	eq
 80029de:	2301      	moveq	r3, #1
 80029e0:	2300      	movne	r3, #0
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	71fb      	strb	r3, [r7, #7]
 80029e6:	e001      	b.n	80029ec <Board1_Routine_manager+0x3c>
      b = false;
 80029e8:	2300      	movs	r3, #0
 80029ea:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80029ec:	79fb      	ldrb	r3, [r7, #7]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f000 81cd 	beq.w	8002d8e <Board1_Routine_manager+0x3de>
      Board1_DW.is_Routine_manager = Board1_IN_Normal_voltage;
 80029f4:	4bb0      	ldr	r3, [pc, #704]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 80029f6:	2202      	movs	r2, #2
 80029f8:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 80029fc:	4bae      	ldr	r3, [pc, #696]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 80029fe:	2208      	movs	r2, #8
 8002a00:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    break;
 8002a04:	e1c3      	b.n	8002d8e <Board1_Routine_manager+0x3de>
    if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002a06:	4bac      	ldr	r3, [pc, #688]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002a08:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002a0c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d104      	bne.n	8002a1e <Board1_Routine_manager+0x6e>
      b = Board1_critical_voltage();
 8002a14:	f7ff f83e 	bl	8001a94 <Board1_critical_voltage>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	71fb      	strb	r3, [r7, #7]
 8002a1c:	e001      	b.n	8002a22 <Board1_Routine_manager+0x72>
      b = false;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d00c      	beq.n	8002a42 <Board1_Routine_manager+0x92>
      Bo_exit_internal_Normal_voltage();
 8002a28:	f7fe fc38 	bl	800129c <Bo_exit_internal_Normal_voltage>
      Board1_DW.is_Routine_manager = Board1_IN_Critical_voltage;
 8002a2c:	4ba2      	ldr	r3, [pc, #648]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      Board1_stopAllMotors();
 8002a34:	f7ff f914 	bl	8001c60 <Board1_stopAllMotors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002a38:	4b9f      	ldr	r3, [pc, #636]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002a3a:	2202      	movs	r2, #2
 8002a3c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    break;
 8002a40:	e1a7      	b.n	8002d92 <Board1_Routine_manager+0x3e2>
      switch (Board1_DW.is_Normal_voltage) {
 8002a42:	4b9d      	ldr	r3, [pc, #628]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002a44:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	2b09      	cmp	r3, #9
 8002a4c:	f200 81a1 	bhi.w	8002d92 <Board1_Routine_manager+0x3e2>
 8002a50:	a201      	add	r2, pc, #4	@ (adr r2, 8002a58 <Board1_Routine_manager+0xa8>)
 8002a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a56:	bf00      	nop
 8002a58:	08002a81 	.word	0x08002a81
 8002a5c:	08002a9f 	.word	0x08002a9f
 8002a60:	08002acd 	.word	0x08002acd
 8002a64:	08002ad3 	.word	0x08002ad3
 8002a68:	08002af1 	.word	0x08002af1
 8002a6c:	08002af7 	.word	0x08002af7
 8002a70:	08002afd 	.word	0x08002afd
 8002a74:	08002b1b 	.word	0x08002b1b
 8002a78:	08002b21 	.word	0x08002b21
 8002a7c:	08002c3b 	.word	0x08002c3b
        if (Board1_DW.is_Control_controller_routine ==
 8002a80:	4b8d      	ldr	r3, [pc, #564]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002a82:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	f040 8177 	bne.w	8002d7a <Board1_Routine_manager+0x3ca>
          Board1_DW.is_Control_controller_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002a8c:	4b8a      	ldr	r3, [pc, #552]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
          Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002a94:	4b88      	ldr	r3, [pc, #544]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002a96:	2208      	movs	r2, #8
 8002a98:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002a9c:	e16d      	b.n	8002d7a <Board1_Routine_manager+0x3ca>
        if (Board1_DW.is_Emergency_button_routine == Board1_IN_Emergency_button)
 8002a9e:	4b86      	ldr	r3, [pc, #536]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002aa0:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	f040 816a 	bne.w	8002d7e <Board1_Routine_manager+0x3ce>
          b = Board1_roverStopped();
 8002aaa:	f7ff f809 	bl	8001ac0 <Board1_roverStopped>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002ab2:	79fb      	ldrb	r3, [r7, #7]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f000 8162 	beq.w	8002d7e <Board1_Routine_manager+0x3ce>
            Board1_DW.is_Emergency_button_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002aba:	4b7f      	ldr	r3, [pc, #508]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
            Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002ac2:	4b7d      	ldr	r3, [pc, #500]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002ac4:	2208      	movs	r2, #8
 8002ac6:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002aca:	e158      	b.n	8002d7e <Board1_Routine_manager+0x3ce>
        Board1_Emergency_sonar_routine();
 8002acc:	f7ff f8e6 	bl	8001c9c <Board1_Emergency_sonar_routine>
        break;
 8002ad0:	e15c      	b.n	8002d8c <Board1_Routine_manager+0x3dc>
        if (Board1_DW.is_Low_controller_battery_routi ==
 8002ad2:	4b79      	ldr	r3, [pc, #484]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002ad4:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	f040 8152 	bne.w	8002d82 <Board1_Routine_manager+0x3d2>
          Board1_DW.is_Low_controller_battery_routi = Board1_IN_NO_ACTIVE_CHILD;
 8002ade:	4b76      	ldr	r3, [pc, #472]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
          Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002ae6:	4b74      	ldr	r3, [pc, #464]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002ae8:	2208      	movs	r2, #8
 8002aea:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002aee:	e148      	b.n	8002d82 <Board1_Routine_manager+0x3d2>
        Moving_obstacle_from_left_routi();
 8002af0:	f7ff fa1a 	bl	8001f28 <Moving_obstacle_from_left_routi>
        break;
 8002af4:	e14a      	b.n	8002d8c <Board1_Routine_manager+0x3dc>
        Moving_obstacle_from_right_rout();
 8002af6:	f7ff fae9 	bl	80020cc <Moving_obstacle_from_right_rout>
        break;
 8002afa:	e147      	b.n	8002d8c <Board1_Routine_manager+0x3dc>
        if (Board1_DW.is_Not_moving_routine == Board1_IN_Not_moving) {
 8002afc:	4b6e      	ldr	r3, [pc, #440]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002afe:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	f040 813f 	bne.w	8002d86 <Board1_Routine_manager+0x3d6>
          Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b08:	4b6b      	ldr	r3, [pc, #428]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002b10:	4b69      	ldr	r3, [pc, #420]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002b12:	2208      	movs	r2, #8
 8002b14:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002b18:	e135      	b.n	8002d86 <Board1_Routine_manager+0x3d6>
        Board1_Select_routine();
 8002b1a:	f7ff fe1f 	bl	800275c <Board1_Select_routine>
        break;
 8002b1e:	e135      	b.n	8002d8c <Board1_Routine_manager+0x3dc>
        b = Board1_emergency_b_pressed();
 8002b20:	f7ff f81a 	bl	8001b58 <Board1_emergency_b_pressed>
 8002b24:	4603      	mov	r3, r0
 8002b26:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002b28:	79fb      	ldrb	r3, [r7, #7]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d012      	beq.n	8002b54 <Board1_Routine_manager+0x1a4>
          Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b2e:	4b62      	ldr	r3, [pc, #392]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
          Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002b36:	4b60      	ldr	r3, [pc, #384]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002b38:	2202      	movs	r2, #2
 8002b3a:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
          Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002b3e:	4b5e      	ldr	r3, [pc, #376]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002b40:	2201      	movs	r2, #1
 8002b42:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
          Board1_stopAllMotors();
 8002b46:	f7ff f88b 	bl	8001c60 <Board1_stopAllMotors>
          Board1_DW.decision.brk_mode = EMERGENCY;
 8002b4a:	4b5b      	ldr	r3, [pc, #364]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002b4c:	2202      	movs	r2, #2
 8002b4e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002b52:	e11b      	b.n	8002d8c <Board1_Routine_manager+0x3dc>
          b = Board1_stop_b_pressed();
 8002b54:	f7ff f9a2 	bl	8001e9c <Board1_stop_b_pressed>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002b5c:	79fb      	ldrb	r3, [r7, #7]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d012      	beq.n	8002b88 <Board1_Routine_manager+0x1d8>
            Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b62:	4b55      	ldr	r3, [pc, #340]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
            Board1_DW.is_Normal_voltage = Board1_IN_Stop_slow_routine;
 8002b6a:	4b53      	ldr	r3, [pc, #332]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002b6c:	220a      	movs	r2, #10
 8002b6e:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002b72:	4b51      	ldr	r3, [pc, #324]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002b74:	2201      	movs	r2, #1
 8002b76:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board1_stopAllMotors();
 8002b7a:	f7ff f871 	bl	8001c60 <Board1_stopAllMotors>
            Board1_DW.decision.brk_mode = NORMAL;
 8002b7e:	4b4e      	ldr	r3, [pc, #312]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002b86:	e101      	b.n	8002d8c <Board1_Routine_manager+0x3dc>
            switch (Board1_DW.is_Special_retro_routine) {
 8002b88:	4b4b      	ldr	r3, [pc, #300]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002b8a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d002      	beq.n	8002b98 <Board1_Routine_manager+0x1e8>
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d013      	beq.n	8002bbe <Board1_Routine_manager+0x20e>
        break;
 8002b96:	e0f9      	b.n	8002d8c <Board1_Routine_manager+0x3dc>
              if ((Board1_DW.global_state.stateB2.controller_y >=
 8002b98:	4b47      	ldr	r3, [pc, #284]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002b9a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002b9e:	2bfe      	cmp	r3, #254	@ 0xfe
 8002ba0:	d804      	bhi.n	8002bac <Board1_Routine_manager+0x1fc>
                  (Board1_DW.global_state.stateB2.controller_x !=
 8002ba2:	4b45      	ldr	r3, [pc, #276]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002ba4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
                   Board1_CONTROLLER_ZERO) ||
 8002ba8:	2bff      	cmp	r3, #255	@ 0xff
 8002baa:	d042      	beq.n	8002c32 <Board1_Routine_manager+0x282>
                Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002bac:	4b42      	ldr	r3, [pc, #264]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
                Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002bb4:	4b40      	ldr	r3, [pc, #256]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002bb6:	2208      	movs	r2, #8
 8002bb8:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
              break;
 8002bbc:	e039      	b.n	8002c32 <Board1_Routine_manager+0x282>
              if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002bbe:	4b3e      	ldr	r3, [pc, #248]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002bc0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002bc4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d134      	bne.n	8002c36 <Board1_Routine_manager+0x286>
                Board1_update_angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002bcc:	4b3a      	ldr	r3, [pc, #232]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002bce:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8002bd6:	f7ff f819 	bl	8001c0c <Board1_update_angle>
                if (fabsf(Board1_DW.angle) >= Board1_TURN_BACK_ANGLE) {
 8002bda:	4b37      	ldr	r3, [pc, #220]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002bdc:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002be0:	eef0 7ae7 	vabs.f32	s15, s15
 8002be4:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002cbc <Board1_Routine_manager+0x30c>
 8002be8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bf0:	db14      	blt.n	8002c1c <Board1_Routine_manager+0x26c>
                  Board1_DW.angle = 0.0F;
 8002bf2:	4b31      	ldr	r3, [pc, #196]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002bf4:	f04f 0200 	mov.w	r2, #0
 8002bf8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                  Board1_DW.prevYaw = 0.0F;
 8002bfc:	4b2e      	ldr	r3, [pc, #184]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002bfe:	f04f 0200 	mov.w	r2, #0
 8002c02:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                  Board1_DW.is_Special_retro_routine =
 8002c06:	4b2c      	ldr	r3, [pc, #176]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
                  Board1_stopAllMotors();
 8002c0e:	f7ff f827 	bl	8001c60 <Board1_stopAllMotors>
                  Board1_DW.decision.brk_mode = NONE;
 8002c12:	4b29      	ldr	r3, [pc, #164]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8002c1a:	e00c      	b.n	8002c36 <Board1_Routine_manager+0x286>
                  Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back;
 8002c1c:	4b26      	ldr	r3, [pc, #152]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002c1e:	2202      	movs	r2, #2
 8002c20:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
                  Board1_turn_back();
 8002c24:	f7ff fd7c 	bl	8002720 <Board1_turn_back>
                  Board1_DW.decision.brk_mode = NONE;
 8002c28:	4b23      	ldr	r3, [pc, #140]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8002c30:	e001      	b.n	8002c36 <Board1_Routine_manager+0x286>
              break;
 8002c32:	bf00      	nop
 8002c34:	e0aa      	b.n	8002d8c <Board1_Routine_manager+0x3dc>
              break;
 8002c36:	bf00      	nop
        break;
 8002c38:	e0a8      	b.n	8002d8c <Board1_Routine_manager+0x3dc>
        b = Board1_emergency_b_pressed();
 8002c3a:	f7fe ff8d 	bl	8001b58 <Board1_emergency_b_pressed>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002c42:	79fb      	ldrb	r3, [r7, #7]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d012      	beq.n	8002c6e <Board1_Routine_manager+0x2be>
          Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002c48:	4b1b      	ldr	r3, [pc, #108]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
          Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002c50:	4b19      	ldr	r3, [pc, #100]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002c52:	2202      	movs	r2, #2
 8002c54:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
          Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002c58:	4b17      	ldr	r3, [pc, #92]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
          Board1_stopAllMotors();
 8002c60:	f7fe fffe 	bl	8001c60 <Board1_stopAllMotors>
          Board1_DW.decision.brk_mode = EMERGENCY;
 8002c64:	4b14      	ldr	r3, [pc, #80]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002c66:	2202      	movs	r2, #2
 8002c68:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002c6c:	e08d      	b.n	8002d8a <Board1_Routine_manager+0x3da>
          b = Board1_near_obstacle();
 8002c6e:	f7ff f933 	bl	8001ed8 <Board1_near_obstacle>
 8002c72:	4603      	mov	r3, r0
 8002c74:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002c76:	79fb      	ldrb	r3, [r7, #7]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d021      	beq.n	8002cc0 <Board1_Routine_manager+0x310>
            Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board1_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 8002c84:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002c86:	2203      	movs	r2, #3
 8002c88:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.angle = 0.0F;
 8002c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002c8e:	f04f 0200 	mov.w	r2, #0
 8002c92:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 8002c96:	4b08      	ldr	r3, [pc, #32]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002c98:	f04f 0200 	mov.w	r2, #0
 8002c9c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002ca0:	4b05      	ldr	r3, [pc, #20]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
            Board1_stopAllMotors();
 8002ca8:	f7fe ffda 	bl	8001c60 <Board1_stopAllMotors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 8002cac:	4b02      	ldr	r3, [pc, #8]	@ (8002cb8 <Board1_Routine_manager+0x308>)
 8002cae:	2202      	movs	r2, #2
 8002cb0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002cb4:	e069      	b.n	8002d8a <Board1_Routine_manager+0x3da>
 8002cb6:	bf00      	nop
 8002cb8:	20000248 	.word	0x20000248
 8002cbc:	43340000 	.word	0x43340000
            b = Board1_mov_obs_right();
 8002cc0:	f7ff fe42 	bl	8002948 <Board1_mov_obs_right>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002cc8:	79fb      	ldrb	r3, [r7, #7]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d01c      	beq.n	8002d08 <Board1_Routine_manager+0x358>
              Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002cce:	4b33      	ldr	r3, [pc, #204]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
              Board1_DW.is_Normal_voltage = IN_Moving_obstacle_from_right_r;
 8002cd6:	4b31      	ldr	r3, [pc, #196]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002cd8:	2206      	movs	r2, #6
 8002cda:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
              Board1_DW.angle = 0.0F;
 8002cde:	4b2f      	ldr	r3, [pc, #188]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002ce0:	f04f 0200 	mov.w	r2, #0
 8002ce4:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
              Board1_DW.prevYaw = 0.0F;
 8002ce8:	4b2c      	ldr	r3, [pc, #176]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002cea:	f04f 0200 	mov.w	r2, #0
 8002cee:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
              Board1_DW.is_Moving_obstacle_from_right_r =
 8002cf2:	4b2a      	ldr	r3, [pc, #168]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
              Board1_stopAllMotors();
 8002cfa:	f7fe ffb1 	bl	8001c60 <Board1_stopAllMotors>
              Board1_DW.decision.brk_mode = NORMAL;
 8002cfe:	4b27      	ldr	r3, [pc, #156]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002d00:	2201      	movs	r2, #1
 8002d02:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002d06:	e040      	b.n	8002d8a <Board1_Routine_manager+0x3da>
              b = Board1_mov_obs_left();
 8002d08:	f7ff fe38 	bl	800297c <Board1_mov_obs_left>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8002d10:	79fb      	ldrb	r3, [r7, #7]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d01c      	beq.n	8002d50 <Board1_Routine_manager+0x3a0>
                Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002d16:	4b21      	ldr	r3, [pc, #132]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
                Board1_DW.is_Normal_voltage = IN_Moving_obstacle_from_left_ro;
 8002d1e:	4b1f      	ldr	r3, [pc, #124]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002d20:	2205      	movs	r2, #5
 8002d22:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
                Board1_DW.angle = 0.0F;
 8002d26:	4b1d      	ldr	r3, [pc, #116]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002d28:	f04f 0200 	mov.w	r2, #0
 8002d2c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board1_DW.prevYaw = 0.0F;
 8002d30:	4b1a      	ldr	r3, [pc, #104]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002d32:	f04f 0200 	mov.w	r2, #0
 8002d36:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board1_DW.is_Moving_obstacle_from_left_ro =
 8002d3a:	4b18      	ldr	r3, [pc, #96]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002d3c:	2202      	movs	r2, #2
 8002d3e:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
                Board1_stopAllMotors();
 8002d42:	f7fe ff8d 	bl	8001c60 <Board1_stopAllMotors>
                Board1_DW.decision.brk_mode = NORMAL;
 8002d46:	4b15      	ldr	r3, [pc, #84]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002d4e:	e01c      	b.n	8002d8a <Board1_Routine_manager+0x3da>
              } else if (Board1_DW.is_Stop_slow_routine == Board1_IN_Stop_slow)
 8002d50:	4b12      	ldr	r3, [pc, #72]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002d52:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d117      	bne.n	8002d8a <Board1_Routine_manager+0x3da>
                b = Board1_roverStopped();
 8002d5a:	f7fe feb1 	bl	8001ac0 <Board1_roverStopped>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	71fb      	strb	r3, [r7, #7]
                if (b) {
 8002d62:	79fb      	ldrb	r3, [r7, #7]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d010      	beq.n	8002d8a <Board1_Routine_manager+0x3da>
                  Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002d68:	4b0c      	ldr	r3, [pc, #48]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
                  Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002d70:	4b0a      	ldr	r3, [pc, #40]	@ (8002d9c <Board1_Routine_manager+0x3ec>)
 8002d72:	2208      	movs	r2, #8
 8002d74:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002d78:	e007      	b.n	8002d8a <Board1_Routine_manager+0x3da>
        break;
 8002d7a:	bf00      	nop
 8002d7c:	e009      	b.n	8002d92 <Board1_Routine_manager+0x3e2>
        break;
 8002d7e:	bf00      	nop
 8002d80:	e007      	b.n	8002d92 <Board1_Routine_manager+0x3e2>
        break;
 8002d82:	bf00      	nop
 8002d84:	e005      	b.n	8002d92 <Board1_Routine_manager+0x3e2>
        break;
 8002d86:	bf00      	nop
 8002d88:	e003      	b.n	8002d92 <Board1_Routine_manager+0x3e2>
        break;
 8002d8a:	bf00      	nop
    break;
 8002d8c:	e001      	b.n	8002d92 <Board1_Routine_manager+0x3e2>
    break;
 8002d8e:	bf00      	nop
 8002d90:	e000      	b.n	8002d94 <Board1_Routine_manager+0x3e4>
    break;
 8002d92:	bf00      	nop
}
 8002d94:	bf00      	nop
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	20000248 	.word	0x20000248

08002da0 <Board1_lights_b_pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_lights_b_pressed(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8002da6:	4b12      	ldr	r3, [pc, #72]	@ (8002df0 <Board1_lights_b_pressed+0x50>)
 8002da8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002dac:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d002      	beq.n	8002dba <Board1_lights_b_pressed+0x1a>
    y = false;
 8002db4:	2300      	movs	r3, #0
 8002db6:	71fb      	strb	r3, [r7, #7]
 8002db8:	e013      	b.n	8002de2 <Board1_lights_b_pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 8002dba:	4b0d      	ldr	r3, [pc, #52]	@ (8002df0 <Board1_lights_b_pressed+0x50>)
 8002dbc:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d006      	beq.n	8002dd2 <Board1_lights_b_pressed+0x32>
         (!Board1_DW.prev_r_stick_button));
 8002dc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002df0 <Board1_lights_b_pressed+0x50>)
 8002dc6:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <Board1_lights_b_pressed+0x32>
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e000      	b.n	8002dd4 <Board1_lights_b_pressed+0x34>
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_r_stick_button =
      Board1_DW.global_state.stateB2.r_stick_button;
 8002dd6:	4b06      	ldr	r3, [pc, #24]	@ (8002df0 <Board1_lights_b_pressed+0x50>)
 8002dd8:	f893 2062 	ldrb.w	r2, [r3, #98]	@ 0x62
    Board1_DW.prev_r_stick_button =
 8002ddc:	4b04      	ldr	r3, [pc, #16]	@ (8002df0 <Board1_lights_b_pressed+0x50>)
 8002dde:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
  }

  return y;
 8002de2:	79fb      	ldrb	r3, [r7, #7]
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	20000248 	.word	0x20000248

08002df4 <Board1_updateRoverLights>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_updateRoverLights(boolean_T white_led_when_stopped)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b089      	sub	sp, #36	@ 0x24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	71fb      	strb	r3, [r7, #7]
  boolean_T x[4];
  if (Board1_DW.decision.brk_mode != NONE) {
 8002dfe:	4bb0      	ldr	r3, [pc, #704]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e00:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d010      	beq.n	8002e2a <Board1_updateRoverLights+0x36>
    Board1_DW.decision.led_A = WHITE;
 8002e08:	4bad      	ldr	r3, [pc, #692]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 8002e10:	4bab      	ldr	r3, [pc, #684]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = BRAKING_LIGHT;
 8002e18:	4ba9      	ldr	r3, [pc, #676]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board1_DW.decision.rear_sign = WHITE;
 8002e20:	4ba7      	ldr	r3, [pc, #668]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
          Board1_DW.decision.rear_sign = WHITE;
        }
      }
    }
  }
}
 8002e28:	e1ea      	b.n	8003200 <Board1_updateRoverLights+0x40c>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F <
 8002e2a:	4ba5      	ldr	r3, [pc, #660]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e2c:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002e30:	4ba3      	ldr	r3, [pc, #652]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e32:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002e36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e3a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002e3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e4a:	d521      	bpl.n	8002e90 <Board1_updateRoverLights+0x9c>
              0.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 8002e4c:	4b9c      	ldr	r3, [pc, #624]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e4e:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002e52:	4b9b      	ldr	r3, [pc, #620]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e54:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002e58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e5c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002e60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e6c:	dd10      	ble.n	8002e90 <Board1_updateRoverLights+0x9c>
    Board1_DW.decision.led_A = BLINKING_RED;
 8002e6e:	4b94      	ldr	r3, [pc, #592]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e70:	2203      	movs	r2, #3
 8002e72:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 8002e76:	4b92      	ldr	r3, [pc, #584]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_LEFT;
 8002e7e:	4b90      	ldr	r3, [pc, #576]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e80:	2204      	movs	r2, #4
 8002e82:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board1_DW.decision.rear_sign = WHITE;
 8002e86:	4b8e      	ldr	r3, [pc, #568]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002e8e:	e1b7      	b.n	8003200 <Board1_updateRoverLights+0x40c>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F >
 8002e90:	4b8b      	ldr	r3, [pc, #556]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e92:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002e96:	4b8a      	ldr	r3, [pc, #552]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002e98:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002e9c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ea0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002ea4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ea8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb0:	dd21      	ble.n	8002ef6 <Board1_updateRoverLights+0x102>
              0.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 8002eb2:	4b83      	ldr	r3, [pc, #524]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002eb4:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002eb8:	4b81      	ldr	r3, [pc, #516]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002eba:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002ebe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ec2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002ec6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002eca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed2:	d510      	bpl.n	8002ef6 <Board1_updateRoverLights+0x102>
    Board1_DW.decision.led_A = WHITE;
 8002ed4:	4b7a      	ldr	r3, [pc, #488]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = BLINKING_RED;
 8002edc:	4b78      	ldr	r3, [pc, #480]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002ede:	2203      	movs	r2, #3
 8002ee0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_RIGHT;
 8002ee4:	4b76      	ldr	r3, [pc, #472]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002ee6:	2205      	movs	r2, #5
 8002ee8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board1_DW.decision.rear_sign = WHITE;
 8002eec:	4b74      	ldr	r3, [pc, #464]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002ef4:	e184      	b.n	8003200 <Board1_updateRoverLights+0x40c>
    left_ref = (Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F;
 8002ef6:	4b72      	ldr	r3, [pc, #456]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002ef8:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002efc:	4b70      	ldr	r3, [pc, #448]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002efe:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002f02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f06:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002f0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f0e:	edc7 7a04 	vstr	s15, [r7, #16]
    right_ref = (Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) / 2.0F;
 8002f12:	4b6b      	ldr	r3, [pc, #428]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002f14:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002f18:	4b69      	ldr	r3, [pc, #420]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002f1a:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002f1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f22:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002f26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f2a:	edc7 7a03 	vstr	s15, [r7, #12]
    e_y = ((left_ref > 0.0F) && (right_ref > 0.0F));
 8002f2e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f3a:	dd08      	ble.n	8002f4e <Board1_updateRoverLights+0x15a>
 8002f3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f48:	dd01      	ble.n	8002f4e <Board1_updateRoverLights+0x15a>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e000      	b.n	8002f50 <Board1_updateRoverLights+0x15c>
 8002f4e:	2300      	movs	r3, #0
 8002f50:	77fb      	strb	r3, [r7, #31]
    if (e_y && (right_ref - left_ref > Board1_TURN_THRESHOLD)) {
 8002f52:	7ffb      	ldrb	r3, [r7, #31]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d01d      	beq.n	8002f94 <Board1_updateRoverLights+0x1a0>
 8002f58:	ed97 7a03 	vldr	s14, [r7, #12]
 8002f5c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f64:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002f68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f70:	dd10      	ble.n	8002f94 <Board1_updateRoverLights+0x1a0>
      Board1_DW.decision.led_A = BLINKING_RED;
 8002f72:	4b53      	ldr	r3, [pc, #332]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002f74:	2203      	movs	r2, #3
 8002f76:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = WHITE;
 8002f7a:	4b51      	ldr	r3, [pc, #324]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_LEFT;
 8002f82:	4b4f      	ldr	r3, [pc, #316]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002f84:	2204      	movs	r2, #4
 8002f86:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
      Board1_DW.decision.rear_sign = WHITE;
 8002f8a:	4b4d      	ldr	r3, [pc, #308]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002f92:	e135      	b.n	8003200 <Board1_updateRoverLights+0x40c>
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 8002f94:	7ffb      	ldrb	r3, [r7, #31]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d031      	beq.n	8002ffe <Board1_updateRoverLights+0x20a>
 8002f9a:	4b49      	ldr	r3, [pc, #292]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002f9c:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002fa0:	4b47      	ldr	r3, [pc, #284]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002fa2:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002fa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002faa:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002fae:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                       2.0F - (Board1_DW.decision.rif_FB +
 8002fb2:	4b43      	ldr	r3, [pc, #268]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002fb4:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 8002fb8:	4b41      	ldr	r3, [pc, #260]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002fba:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
                       2.0F - (Board1_DW.decision.rif_FB +
 8002fbe:	ee76 6aa7 	vadd.f32	s13, s13, s15
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 8002fc2:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8002fc6:	eec6 7a86 	vdiv.f32	s15, s13, s12
                       2.0F - (Board1_DW.decision.rif_FB +
 8002fca:	ee77 7a67 	vsub.f32	s15, s14, s15
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 8002fce:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002fd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fda:	dd10      	ble.n	8002ffe <Board1_updateRoverLights+0x20a>
      Board1_DW.decision.led_A = WHITE;
 8002fdc:	4b38      	ldr	r3, [pc, #224]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = BLINKING_RED;
 8002fe4:	4b36      	ldr	r3, [pc, #216]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002fe6:	2203      	movs	r2, #3
 8002fe8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_RIGHT;
 8002fec:	4b34      	ldr	r3, [pc, #208]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002fee:	2205      	movs	r2, #5
 8002ff0:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
      Board1_DW.decision.rear_sign = WHITE;
 8002ff4:	4b32      	ldr	r3, [pc, #200]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002ffc:	e100      	b.n	8003200 <Board1_updateRoverLights+0x40c>
      x[0] = (Board1_DW.decision.rif_FA < 0.0F);
 8002ffe:	4b30      	ldr	r3, [pc, #192]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8003000:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003004:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800300c:	bf4c      	ite	mi
 800300e:	2301      	movmi	r3, #1
 8003010:	2300      	movpl	r3, #0
 8003012:	b2db      	uxtb	r3, r3
 8003014:	723b      	strb	r3, [r7, #8]
      x[1] = (Board1_DW.decision.rif_FB < 0.0F);
 8003016:	4b2a      	ldr	r3, [pc, #168]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8003018:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800301c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003024:	bf4c      	ite	mi
 8003026:	2301      	movmi	r3, #1
 8003028:	2300      	movpl	r3, #0
 800302a:	b2db      	uxtb	r3, r3
 800302c:	727b      	strb	r3, [r7, #9]
      x[2] = (Board1_DW.decision.rif_BA < 0.0F);
 800302e:	4b24      	ldr	r3, [pc, #144]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8003030:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003034:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800303c:	bf4c      	ite	mi
 800303e:	2301      	movmi	r3, #1
 8003040:	2300      	movpl	r3, #0
 8003042:	b2db      	uxtb	r3, r3
 8003044:	72bb      	strb	r3, [r7, #10]
      x[3] = (Board1_DW.decision.rif_BB < 0.0F);
 8003046:	4b1e      	ldr	r3, [pc, #120]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 8003048:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800304c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003054:	bf4c      	ite	mi
 8003056:	2301      	movmi	r3, #1
 8003058:	2300      	movpl	r3, #0
 800305a:	b2db      	uxtb	r3, r3
 800305c:	72fb      	strb	r3, [r7, #11]
      e_y = true;
 800305e:	2301      	movs	r3, #1
 8003060:	77fb      	strb	r3, [r7, #31]
      k = 0;
 8003062:	2300      	movs	r3, #0
 8003064:	61bb      	str	r3, [r7, #24]
      exitg1 = false;
 8003066:	2300      	movs	r3, #0
 8003068:	75fb      	strb	r3, [r7, #23]
      while ((!exitg1) && (k < 4)) {
 800306a:	e00e      	b.n	800308a <Board1_updateRoverLights+0x296>
        if (!x[k]) {
 800306c:	f107 0208 	add.w	r2, r7, #8
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	4413      	add	r3, r2
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d104      	bne.n	8003084 <Board1_updateRoverLights+0x290>
          e_y = false;
 800307a:	2300      	movs	r3, #0
 800307c:	77fb      	strb	r3, [r7, #31]
          exitg1 = true;
 800307e:	2301      	movs	r3, #1
 8003080:	75fb      	strb	r3, [r7, #23]
 8003082:	e002      	b.n	800308a <Board1_updateRoverLights+0x296>
          k++;
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	3301      	adds	r3, #1
 8003088:	61bb      	str	r3, [r7, #24]
      while ((!exitg1) && (k < 4)) {
 800308a:	7dfb      	ldrb	r3, [r7, #23]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d102      	bne.n	8003096 <Board1_updateRoverLights+0x2a2>
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	2b03      	cmp	r3, #3
 8003094:	ddea      	ble.n	800306c <Board1_updateRoverLights+0x278>
      if (e_y) {
 8003096:	7ffb      	ldrb	r3, [r7, #31]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d013      	beq.n	80030c4 <Board1_updateRoverLights+0x2d0>
        Board1_DW.decision.led_A = WHITE;
 800309c:	4b08      	ldr	r3, [pc, #32]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
        Board1_DW.decision.led_B = WHITE;
 80030a4:	4b06      	ldr	r3, [pc, #24]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
        Board1_DW.decision.rear_led = BACKWARD_LIGHTS;
 80030ac:	4b04      	ldr	r3, [pc, #16]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 80030ae:	2203      	movs	r2, #3
 80030b0:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
        Board1_DW.decision.rear_sign = WHITE;
 80030b4:	4b02      	ldr	r3, [pc, #8]	@ (80030c0 <Board1_updateRoverLights+0x2cc>)
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 80030bc:	e0a0      	b.n	8003200 <Board1_updateRoverLights+0x40c>
 80030be:	bf00      	nop
 80030c0:	20000248 	.word	0x20000248
        x[0] = (Board1_DW.decision.rif_FA > 0.0F);
 80030c4:	4b51      	ldr	r3, [pc, #324]	@ (800320c <Board1_updateRoverLights+0x418>)
 80030c6:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 80030ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d2:	bfcc      	ite	gt
 80030d4:	2301      	movgt	r3, #1
 80030d6:	2300      	movle	r3, #0
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	723b      	strb	r3, [r7, #8]
        x[1] = (Board1_DW.decision.rif_FB > 0.0F);
 80030dc:	4b4b      	ldr	r3, [pc, #300]	@ (800320c <Board1_updateRoverLights+0x418>)
 80030de:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80030e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ea:	bfcc      	ite	gt
 80030ec:	2301      	movgt	r3, #1
 80030ee:	2300      	movle	r3, #0
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	727b      	strb	r3, [r7, #9]
        x[2] = (Board1_DW.decision.rif_BA > 0.0F);
 80030f4:	4b45      	ldr	r3, [pc, #276]	@ (800320c <Board1_updateRoverLights+0x418>)
 80030f6:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80030fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003102:	bfcc      	ite	gt
 8003104:	2301      	movgt	r3, #1
 8003106:	2300      	movle	r3, #0
 8003108:	b2db      	uxtb	r3, r3
 800310a:	72bb      	strb	r3, [r7, #10]
        x[3] = (Board1_DW.decision.rif_BB > 0.0F);
 800310c:	4b3f      	ldr	r3, [pc, #252]	@ (800320c <Board1_updateRoverLights+0x418>)
 800310e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003112:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800311a:	bfcc      	ite	gt
 800311c:	2301      	movgt	r3, #1
 800311e:	2300      	movle	r3, #0
 8003120:	b2db      	uxtb	r3, r3
 8003122:	72fb      	strb	r3, [r7, #11]
        e_y = true;
 8003124:	2301      	movs	r3, #1
 8003126:	77fb      	strb	r3, [r7, #31]
        k = 0;
 8003128:	2300      	movs	r3, #0
 800312a:	61bb      	str	r3, [r7, #24]
        exitg1 = false;
 800312c:	2300      	movs	r3, #0
 800312e:	75fb      	strb	r3, [r7, #23]
        while ((!exitg1) && (k < 4)) {
 8003130:	e00e      	b.n	8003150 <Board1_updateRoverLights+0x35c>
          if (!x[k]) {
 8003132:	f107 0208 	add.w	r2, r7, #8
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	4413      	add	r3, r2
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d104      	bne.n	800314a <Board1_updateRoverLights+0x356>
            e_y = false;
 8003140:	2300      	movs	r3, #0
 8003142:	77fb      	strb	r3, [r7, #31]
            exitg1 = true;
 8003144:	2301      	movs	r3, #1
 8003146:	75fb      	strb	r3, [r7, #23]
 8003148:	e002      	b.n	8003150 <Board1_updateRoverLights+0x35c>
            k++;
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	3301      	adds	r3, #1
 800314e:	61bb      	str	r3, [r7, #24]
        while ((!exitg1) && (k < 4)) {
 8003150:	7dfb      	ldrb	r3, [r7, #23]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d102      	bne.n	800315c <Board1_updateRoverLights+0x368>
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	2b03      	cmp	r3, #3
 800315a:	ddea      	ble.n	8003132 <Board1_updateRoverLights+0x33e>
        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 800315c:	7ffb      	ldrb	r3, [r7, #31]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d031      	beq.n	80031c6 <Board1_updateRoverLights+0x3d2>
 8003162:	4b2a      	ldr	r3, [pc, #168]	@ (800320c <Board1_updateRoverLights+0x418>)
 8003164:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003168:	4b28      	ldr	r3, [pc, #160]	@ (800320c <Board1_updateRoverLights+0x418>)
 800316a:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800316e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003176:	d126      	bne.n	80031c6 <Board1_updateRoverLights+0x3d2>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 8003178:	4b24      	ldr	r3, [pc, #144]	@ (800320c <Board1_updateRoverLights+0x418>)
 800317a:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800317e:	4b23      	ldr	r3, [pc, #140]	@ (800320c <Board1_updateRoverLights+0x418>)
 8003180:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 8003184:	eeb4 7a67 	vcmp.f32	s14, s15
 8003188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800318c:	d11b      	bne.n	80031c6 <Board1_updateRoverLights+0x3d2>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BB)) {
 800318e:	4b1f      	ldr	r3, [pc, #124]	@ (800320c <Board1_updateRoverLights+0x418>)
 8003190:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003194:	4b1d      	ldr	r3, [pc, #116]	@ (800320c <Board1_updateRoverLights+0x418>)
 8003196:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 800319a:	eeb4 7a67 	vcmp.f32	s14, s15
 800319e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031a2:	d110      	bne.n	80031c6 <Board1_updateRoverLights+0x3d2>
          Board1_DW.decision.led_A = WHITE;
 80031a4:	4b19      	ldr	r3, [pc, #100]	@ (800320c <Board1_updateRoverLights+0x418>)
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
          Board1_DW.decision.led_B = WHITE;
 80031ac:	4b17      	ldr	r3, [pc, #92]	@ (800320c <Board1_updateRoverLights+0x418>)
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board1_DW.decision.rear_led = BACKLIGHTS;
 80031b4:	4b15      	ldr	r3, [pc, #84]	@ (800320c <Board1_updateRoverLights+0x418>)
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
          Board1_DW.decision.rear_sign = WHITE;
 80031bc:	4b13      	ldr	r3, [pc, #76]	@ (800320c <Board1_updateRoverLights+0x418>)
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 80031c4:	e01c      	b.n	8003200 <Board1_updateRoverLights+0x40c>
          if (white_led_when_stopped) {
 80031c6:	79fb      	ldrb	r3, [r7, #7]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d008      	beq.n	80031de <Board1_updateRoverLights+0x3ea>
            Board1_DW.decision.led_A = WHITE;
 80031cc:	4b0f      	ldr	r3, [pc, #60]	@ (800320c <Board1_updateRoverLights+0x418>)
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = WHITE;
 80031d4:	4b0d      	ldr	r3, [pc, #52]	@ (800320c <Board1_updateRoverLights+0x418>)
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
 80031dc:	e007      	b.n	80031ee <Board1_updateRoverLights+0x3fa>
            Board1_DW.decision.led_A = OFF;
 80031de:	4b0b      	ldr	r3, [pc, #44]	@ (800320c <Board1_updateRoverLights+0x418>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = OFF;
 80031e6:	4b09      	ldr	r3, [pc, #36]	@ (800320c <Board1_updateRoverLights+0x418>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board1_DW.decision.rear_led = BACKLIGHTS;
 80031ee:	4b07      	ldr	r3, [pc, #28]	@ (800320c <Board1_updateRoverLights+0x418>)
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
          Board1_DW.decision.rear_sign = WHITE;
 80031f6:	4b05      	ldr	r3, [pc, #20]	@ (800320c <Board1_updateRoverLights+0x418>)
 80031f8:	2201      	movs	r2, #1
 80031fa:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 80031fe:	e7ff      	b.n	8003200 <Board1_updateRoverLights+0x40c>
 8003200:	bf00      	nop
 8003202:	3724      	adds	r7, #36	@ 0x24
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	20000248 	.word	0x20000248

08003210 <Board1_mode_b_pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_mode_b_pressed(void)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003216:	4b12      	ldr	r3, [pc, #72]	@ (8003260 <Board1_mode_b_pressed+0x50>)
 8003218:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800321c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003220:	4293      	cmp	r3, r2
 8003222:	d002      	beq.n	800322a <Board1_mode_b_pressed+0x1a>
    y = false;
 8003224:	2300      	movs	r3, #0
 8003226:	71fb      	strb	r3, [r7, #7]
 8003228:	e013      	b.n	8003252 <Board1_mode_b_pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 800322a:	4b0d      	ldr	r3, [pc, #52]	@ (8003260 <Board1_mode_b_pressed+0x50>)
 800322c:	f893 3063 	ldrb.w	r3, [r3, #99]	@ 0x63
 8003230:	2b00      	cmp	r3, #0
 8003232:	d006      	beq.n	8003242 <Board1_mode_b_pressed+0x32>
         (!Board1_DW.prev_l_stick_button));
 8003234:	4b0a      	ldr	r3, [pc, #40]	@ (8003260 <Board1_mode_b_pressed+0x50>)
 8003236:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <Board1_mode_b_pressed+0x32>
 800323e:	2301      	movs	r3, #1
 8003240:	e000      	b.n	8003244 <Board1_mode_b_pressed+0x34>
 8003242:	2300      	movs	r3, #0
 8003244:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_l_stick_button =
      Board1_DW.global_state.stateB2.l_stick_button;
 8003246:	4b06      	ldr	r3, [pc, #24]	@ (8003260 <Board1_mode_b_pressed+0x50>)
 8003248:	f893 2063 	ldrb.w	r2, [r3, #99]	@ 0x63
    Board1_DW.prev_l_stick_button =
 800324c:	4b04      	ldr	r3, [pc, #16]	@ (8003260 <Board1_mode_b_pressed+0x50>)
 800324e:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
  }

  return y;
 8003252:	79fb      	ldrb	r3, [r7, #7]
}
 8003254:	4618      	mov	r0, r3
 8003256:	370c      	adds	r7, #12
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr
 8003260:	20000248 	.word	0x20000248

08003264 <Board1_Actions>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Actions(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Routine_manager != 0) {
 800326a:	4ba9      	ldr	r3, [pc, #676]	@ (8003510 <Board1_Actions+0x2ac>)
 800326c:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8003270:	2b00      	cmp	r3, #0
 8003272:	d001      	beq.n	8003278 <Board1_Actions+0x14>
    Board1_Routine_manager();
 8003274:	f7ff fb9c 	bl	80029b0 <Board1_Routine_manager>
  }

  if (Board1_DW.is_active_Lights_manager != 0) {
 8003278:	4ba5      	ldr	r3, [pc, #660]	@ (8003510 <Board1_Actions+0x2ac>)
 800327a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 800327e:	2b00      	cmp	r3, #0
 8003280:	f000 80a5 	beq.w	80033ce <Board1_Actions+0x16a>
    switch (Board1_DW.is_Lights_manager) {
 8003284:	4ba2      	ldr	r3, [pc, #648]	@ (8003510 <Board1_Actions+0x2ac>)
 8003286:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 800328a:	2b01      	cmp	r3, #1
 800328c:	d002      	beq.n	8003294 <Board1_Actions+0x30>
 800328e:	2b02      	cmp	r3, #2
 8003290:	d022      	beq.n	80032d8 <Board1_Actions+0x74>
 8003292:	e09c      	b.n	80033ce <Board1_Actions+0x16a>
     case Board1_IN_Critical_voltage:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003294:	4b9e      	ldr	r3, [pc, #632]	@ (8003510 <Board1_Actions+0x2ac>)
 8003296:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800329a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800329e:	4293      	cmp	r3, r2
 80032a0:	d109      	bne.n	80032b6 <Board1_Actions+0x52>
        b = !Board1_critical_voltage();
 80032a2:	f7fe fbf7 	bl	8001a94 <Board1_critical_voltage>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	bf0c      	ite	eq
 80032ac:	2301      	moveq	r3, #1
 80032ae:	2300      	movne	r3, #0
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	71fb      	strb	r3, [r7, #7]
 80032b4:	e001      	b.n	80032ba <Board1_Actions+0x56>
      } else {
        b = false;
 80032b6:	2300      	movs	r3, #0
 80032b8:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80032ba:	79fb      	ldrb	r3, [r7, #7]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 8083 	beq.w	80033c8 <Board1_Actions+0x164>
        Board1_DW.is_Lights_manager = Board1_IN_Normal_voltage;
 80032c2:	4b93      	ldr	r3, [pc, #588]	@ (8003510 <Board1_Actions+0x2ac>)
 80032c4:	2202      	movs	r2, #2
 80032c6:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_OFF;
 80032ca:	4b91      	ldr	r3, [pc, #580]	@ (8003510 <Board1_Actions+0x2ac>)
 80032cc:	2202      	movs	r2, #2
 80032ce:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        Board1_roverLightsOFF();
 80032d2:	f7fd fe77 	bl	8000fc4 <Board1_roverLightsOFF>
      }
      break;
 80032d6:	e077      	b.n	80033c8 <Board1_Actions+0x164>

     case Board1_IN_Normal_voltage:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80032d8:	4b8d      	ldr	r3, [pc, #564]	@ (8003510 <Board1_Actions+0x2ac>)
 80032da:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80032de:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d104      	bne.n	80032f0 <Board1_Actions+0x8c>
        b = Board1_critical_voltage();
 80032e6:	f7fe fbd5 	bl	8001a94 <Board1_critical_voltage>
 80032ea:	4603      	mov	r3, r0
 80032ec:	71fb      	strb	r3, [r7, #7]
 80032ee:	e001      	b.n	80032f4 <Board1_Actions+0x90>
      } else {
        b = false;
 80032f0:	2300      	movs	r3, #0
 80032f2:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80032f4:	79fb      	ldrb	r3, [r7, #7]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d00a      	beq.n	8003310 <Board1_Actions+0xac>
        Board1_DW.is_Normal_voltage_g = Board1_IN_NO_ACTIVE_CHILD;
 80032fa:	4b85      	ldr	r3, [pc, #532]	@ (8003510 <Board1_Actions+0x2ac>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        Board1_DW.is_Lights_manager = Board1_IN_Critical_voltage;
 8003302:	4b83      	ldr	r3, [pc, #524]	@ (8003510 <Board1_Actions+0x2ac>)
 8003304:	2201      	movs	r2, #1
 8003306:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_roverLightsOFF();
 800330a:	f7fd fe5b 	bl	8000fc4 <Board1_roverLightsOFF>
            Board1_updateRoverLights(true);
          }
          break;
        }
      }
      break;
 800330e:	e05d      	b.n	80033cc <Board1_Actions+0x168>
        switch (Board1_DW.is_Normal_voltage_g) {
 8003310:	4b7f      	ldr	r3, [pc, #508]	@ (8003510 <Board1_Actions+0x2ac>)
 8003312:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8003316:	2b03      	cmp	r3, #3
 8003318:	d032      	beq.n	8003380 <Board1_Actions+0x11c>
 800331a:	2b03      	cmp	r3, #3
 800331c:	dc56      	bgt.n	80033cc <Board1_Actions+0x168>
 800331e:	2b01      	cmp	r3, #1
 8003320:	d002      	beq.n	8003328 <Board1_Actions+0xc4>
 8003322:	2b02      	cmp	r3, #2
 8003324:	d01d      	beq.n	8003362 <Board1_Actions+0xfe>
      break;
 8003326:	e051      	b.n	80033cc <Board1_Actions+0x168>
          b = Board1_lights_b_pressed();
 8003328:	f7ff fd3a 	bl	8002da0 <Board1_lights_b_pressed>
 800332c:	4603      	mov	r3, r0
 800332e:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003330:	79fb      	ldrb	r3, [r7, #7]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d006      	beq.n	8003344 <Board1_Actions+0xe0>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_OFF;
 8003336:	4b76      	ldr	r3, [pc, #472]	@ (8003510 <Board1_Actions+0x2ac>)
 8003338:	2202      	movs	r2, #2
 800333a:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_roverLightsOFF();
 800333e:	f7fd fe41 	bl	8000fc4 <Board1_roverLightsOFF>
          break;
 8003342:	e03b      	b.n	80033bc <Board1_Actions+0x158>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003344:	4b72      	ldr	r3, [pc, #456]	@ (8003510 <Board1_Actions+0x2ac>)
 8003346:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800334a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800334e:	4293      	cmp	r3, r2
 8003350:	d134      	bne.n	80033bc <Board1_Actions+0x158>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_AUTO;
 8003352:	4b6f      	ldr	r3, [pc, #444]	@ (8003510 <Board1_Actions+0x2ac>)
 8003354:	2201      	movs	r2, #1
 8003356:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_updateRoverLights(false);
 800335a:	2000      	movs	r0, #0
 800335c:	f7ff fd4a 	bl	8002df4 <Board1_updateRoverLights>
          break;
 8003360:	e02c      	b.n	80033bc <Board1_Actions+0x158>
          b = Board1_lights_b_pressed();
 8003362:	f7ff fd1d 	bl	8002da0 <Board1_lights_b_pressed>
 8003366:	4603      	mov	r3, r0
 8003368:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800336a:	79fb      	ldrb	r3, [r7, #7]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d027      	beq.n	80033c0 <Board1_Actions+0x15c>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_ON;
 8003370:	4b67      	ldr	r3, [pc, #412]	@ (8003510 <Board1_Actions+0x2ac>)
 8003372:	2203      	movs	r2, #3
 8003374:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_updateRoverLights(true);
 8003378:	2001      	movs	r0, #1
 800337a:	f7ff fd3b 	bl	8002df4 <Board1_updateRoverLights>
          break;
 800337e:	e01f      	b.n	80033c0 <Board1_Actions+0x15c>
          b = Board1_lights_b_pressed();
 8003380:	f7ff fd0e 	bl	8002da0 <Board1_lights_b_pressed>
 8003384:	4603      	mov	r3, r0
 8003386:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003388:	79fb      	ldrb	r3, [r7, #7]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d007      	beq.n	800339e <Board1_Actions+0x13a>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_AUTO;
 800338e:	4b60      	ldr	r3, [pc, #384]	@ (8003510 <Board1_Actions+0x2ac>)
 8003390:	2201      	movs	r2, #1
 8003392:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_updateRoverLights(false);
 8003396:	2000      	movs	r0, #0
 8003398:	f7ff fd2c 	bl	8002df4 <Board1_updateRoverLights>
          break;
 800339c:	e012      	b.n	80033c4 <Board1_Actions+0x160>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 800339e:	4b5c      	ldr	r3, [pc, #368]	@ (8003510 <Board1_Actions+0x2ac>)
 80033a0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80033a4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d10b      	bne.n	80033c4 <Board1_Actions+0x160>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_ON;
 80033ac:	4b58      	ldr	r3, [pc, #352]	@ (8003510 <Board1_Actions+0x2ac>)
 80033ae:	2203      	movs	r2, #3
 80033b0:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_updateRoverLights(true);
 80033b4:	2001      	movs	r0, #1
 80033b6:	f7ff fd1d 	bl	8002df4 <Board1_updateRoverLights>
          break;
 80033ba:	e003      	b.n	80033c4 <Board1_Actions+0x160>
          break;
 80033bc:	bf00      	nop
 80033be:	e005      	b.n	80033cc <Board1_Actions+0x168>
          break;
 80033c0:	bf00      	nop
 80033c2:	e003      	b.n	80033cc <Board1_Actions+0x168>
          break;
 80033c4:	bf00      	nop
      break;
 80033c6:	e001      	b.n	80033cc <Board1_Actions+0x168>
      break;
 80033c8:	bf00      	nop
 80033ca:	e000      	b.n	80033ce <Board1_Actions+0x16a>
      break;
 80033cc:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Mode_manager != 0) {
 80033ce:	4b50      	ldr	r3, [pc, #320]	@ (8003510 <Board1_Actions+0x2ac>)
 80033d0:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f000 808e 	beq.w	80034f6 <Board1_Actions+0x292>
    switch (Board1_DW.is_Mode_manager) {
 80033da:	4b4d      	ldr	r3, [pc, #308]	@ (8003510 <Board1_Actions+0x2ac>)
 80033dc:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d002      	beq.n	80033ea <Board1_Actions+0x186>
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d023      	beq.n	8003430 <Board1_Actions+0x1cc>
 80033e8:	e085      	b.n	80034f6 <Board1_Actions+0x292>
     case Board1_IN_Critical_voltage:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80033ea:	4b49      	ldr	r3, [pc, #292]	@ (8003510 <Board1_Actions+0x2ac>)
 80033ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80033f0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d109      	bne.n	800340c <Board1_Actions+0x1a8>
        b = !Board1_critical_voltage();
 80033f8:	f7fe fb4c 	bl	8001a94 <Board1_critical_voltage>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	bf0c      	ite	eq
 8003402:	2301      	moveq	r3, #1
 8003404:	2300      	movne	r3, #0
 8003406:	b2db      	uxtb	r3, r3
 8003408:	71fb      	strb	r3, [r7, #7]
 800340a:	e001      	b.n	8003410 <Board1_Actions+0x1ac>
      } else {
        b = false;
 800340c:	2300      	movs	r3, #0
 800340e:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003410:	79fb      	ldrb	r3, [r7, #7]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d06c      	beq.n	80034f0 <Board1_Actions+0x28c>
        Board1_DW.is_Mode_manager = Board1_IN_Normal_voltage;
 8003416:	4b3e      	ldr	r3, [pc, #248]	@ (8003510 <Board1_Actions+0x2ac>)
 8003418:	2202      	movs	r2, #2
 800341a:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_DEFAULT;
 800341e:	4b3c      	ldr	r3, [pc, #240]	@ (8003510 <Board1_Actions+0x2ac>)
 8003420:	2201      	movs	r2, #1
 8003422:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        Board1_DW.decision.mode = DEFAULT;
 8003426:	4b3a      	ldr	r3, [pc, #232]	@ (8003510 <Board1_Actions+0x2ac>)
 8003428:	2200      	movs	r2, #0
 800342a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      }
      break;
 800342e:	e05f      	b.n	80034f0 <Board1_Actions+0x28c>

     case Board1_IN_Normal_voltage:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003430:	4b37      	ldr	r3, [pc, #220]	@ (8003510 <Board1_Actions+0x2ac>)
 8003432:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003436:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800343a:	4293      	cmp	r3, r2
 800343c:	d104      	bne.n	8003448 <Board1_Actions+0x1e4>
        b = Board1_critical_voltage();
 800343e:	f7fe fb29 	bl	8001a94 <Board1_critical_voltage>
 8003442:	4603      	mov	r3, r0
 8003444:	71fb      	strb	r3, [r7, #7]
 8003446:	e001      	b.n	800344c <Board1_Actions+0x1e8>
      } else {
        b = false;
 8003448:	2300      	movs	r3, #0
 800344a:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 800344c:	79fb      	ldrb	r3, [r7, #7]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00c      	beq.n	800346c <Board1_Actions+0x208>
        Board1_DW.is_Normal_voltage_n = Board1_IN_NO_ACTIVE_CHILD;
 8003452:	4b2f      	ldr	r3, [pc, #188]	@ (8003510 <Board1_Actions+0x2ac>)
 8003454:	2200      	movs	r2, #0
 8003456:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        Board1_DW.is_Mode_manager = Board1_IN_Critical_voltage;
 800345a:	4b2d      	ldr	r3, [pc, #180]	@ (8003510 <Board1_Actions+0x2ac>)
 800345c:	2201      	movs	r2, #1
 800345e:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        Board1_DW.decision.mode = ECO;
 8003462:	4b2b      	ldr	r3, [pc, #172]	@ (8003510 <Board1_Actions+0x2ac>)
 8003464:	2202      	movs	r2, #2
 8003466:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            Board1_DW.decision.mode = ECO;
          }
          break;
        }
      }
      break;
 800346a:	e043      	b.n	80034f4 <Board1_Actions+0x290>
        switch (Board1_DW.is_Normal_voltage_n) {
 800346c:	4b28      	ldr	r3, [pc, #160]	@ (8003510 <Board1_Actions+0x2ac>)
 800346e:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8003472:	2b03      	cmp	r3, #3
 8003474:	d026      	beq.n	80034c4 <Board1_Actions+0x260>
 8003476:	2b03      	cmp	r3, #3
 8003478:	dc3c      	bgt.n	80034f4 <Board1_Actions+0x290>
 800347a:	2b01      	cmp	r3, #1
 800347c:	d002      	beq.n	8003484 <Board1_Actions+0x220>
 800347e:	2b02      	cmp	r3, #2
 8003480:	d010      	beq.n	80034a4 <Board1_Actions+0x240>
      break;
 8003482:	e037      	b.n	80034f4 <Board1_Actions+0x290>
          b = Board1_mode_b_pressed();
 8003484:	f7ff fec4 	bl	8003210 <Board1_mode_b_pressed>
 8003488:	4603      	mov	r3, r0
 800348a:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800348c:	79fb      	ldrb	r3, [r7, #7]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d028      	beq.n	80034e4 <Board1_Actions+0x280>
            Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_SPORT;
 8003492:	4b1f      	ldr	r3, [pc, #124]	@ (8003510 <Board1_Actions+0x2ac>)
 8003494:	2203      	movs	r2, #3
 8003496:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            Board1_DW.decision.mode = SPORT;
 800349a:	4b1d      	ldr	r3, [pc, #116]	@ (8003510 <Board1_Actions+0x2ac>)
 800349c:	2201      	movs	r2, #1
 800349e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 80034a2:	e01f      	b.n	80034e4 <Board1_Actions+0x280>
          b = Board1_mode_b_pressed();
 80034a4:	f7ff feb4 	bl	8003210 <Board1_mode_b_pressed>
 80034a8:	4603      	mov	r3, r0
 80034aa:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80034ac:	79fb      	ldrb	r3, [r7, #7]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d01a      	beq.n	80034e8 <Board1_Actions+0x284>
            Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_DEFAULT;
 80034b2:	4b17      	ldr	r3, [pc, #92]	@ (8003510 <Board1_Actions+0x2ac>)
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            Board1_DW.decision.mode = DEFAULT;
 80034ba:	4b15      	ldr	r3, [pc, #84]	@ (8003510 <Board1_Actions+0x2ac>)
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 80034c2:	e011      	b.n	80034e8 <Board1_Actions+0x284>
          b = Board1_mode_b_pressed();
 80034c4:	f7ff fea4 	bl	8003210 <Board1_mode_b_pressed>
 80034c8:	4603      	mov	r3, r0
 80034ca:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80034cc:	79fb      	ldrb	r3, [r7, #7]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00c      	beq.n	80034ec <Board1_Actions+0x288>
            Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_ECO;
 80034d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003510 <Board1_Actions+0x2ac>)
 80034d4:	2202      	movs	r2, #2
 80034d6:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            Board1_DW.decision.mode = ECO;
 80034da:	4b0d      	ldr	r3, [pc, #52]	@ (8003510 <Board1_Actions+0x2ac>)
 80034dc:	2202      	movs	r2, #2
 80034de:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 80034e2:	e003      	b.n	80034ec <Board1_Actions+0x288>
          break;
 80034e4:	bf00      	nop
 80034e6:	e005      	b.n	80034f4 <Board1_Actions+0x290>
          break;
 80034e8:	bf00      	nop
 80034ea:	e003      	b.n	80034f4 <Board1_Actions+0x290>
          break;
 80034ec:	bf00      	nop
      break;
 80034ee:	e001      	b.n	80034f4 <Board1_Actions+0x290>
      break;
 80034f0:	bf00      	nop
 80034f2:	e000      	b.n	80034f6 <Board1_Actions+0x292>
      break;
 80034f4:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Relay_manager != 0) {
 80034f6:	4b06      	ldr	r3, [pc, #24]	@ (8003510 <Board1_Actions+0x2ac>)
 80034f8:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d045      	beq.n	800358c <Board1_Actions+0x328>
    switch (Board1_DW.is_Relay_manager) {
 8003500:	4b03      	ldr	r3, [pc, #12]	@ (8003510 <Board1_Actions+0x2ac>)
 8003502:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8003506:	2b01      	cmp	r3, #1
 8003508:	d004      	beq.n	8003514 <Board1_Actions+0x2b0>
 800350a:	2b02      	cmp	r3, #2
 800350c:	d021      	beq.n	8003552 <Board1_Actions+0x2ee>
        Board1_DW.decision.relay = false;
      }
      break;
    }
  }
}
 800350e:	e03d      	b.n	800358c <Board1_Actions+0x328>
 8003510:	20000248 	.word	0x20000248
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003514:	4b1f      	ldr	r3, [pc, #124]	@ (8003594 <Board1_Actions+0x330>)
 8003516:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800351a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800351e:	4293      	cmp	r3, r2
 8003520:	d109      	bne.n	8003536 <Board1_Actions+0x2d2>
        b = !Board1_critical_voltage();
 8003522:	f7fe fab7 	bl	8001a94 <Board1_critical_voltage>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	bf0c      	ite	eq
 800352c:	2301      	moveq	r3, #1
 800352e:	2300      	movne	r3, #0
 8003530:	b2db      	uxtb	r3, r3
 8003532:	71fb      	strb	r3, [r7, #7]
 8003534:	e001      	b.n	800353a <Board1_Actions+0x2d6>
        b = false;
 8003536:	2300      	movs	r3, #0
 8003538:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800353a:	79fb      	ldrb	r3, [r7, #7]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d022      	beq.n	8003586 <Board1_Actions+0x322>
        Board1_DW.is_Relay_manager = Board1_IN_Normal_voltage;
 8003540:	4b14      	ldr	r3, [pc, #80]	@ (8003594 <Board1_Actions+0x330>)
 8003542:	2202      	movs	r2, #2
 8003544:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        Board1_DW.decision.relay = true;
 8003548:	4b12      	ldr	r3, [pc, #72]	@ (8003594 <Board1_Actions+0x330>)
 800354a:	2201      	movs	r2, #1
 800354c:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003550:	e019      	b.n	8003586 <Board1_Actions+0x322>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003552:	4b10      	ldr	r3, [pc, #64]	@ (8003594 <Board1_Actions+0x330>)
 8003554:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003558:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800355c:	4293      	cmp	r3, r2
 800355e:	d104      	bne.n	800356a <Board1_Actions+0x306>
        b = Board1_critical_voltage();
 8003560:	f7fe fa98 	bl	8001a94 <Board1_critical_voltage>
 8003564:	4603      	mov	r3, r0
 8003566:	71fb      	strb	r3, [r7, #7]
 8003568:	e001      	b.n	800356e <Board1_Actions+0x30a>
        b = false;
 800356a:	2300      	movs	r3, #0
 800356c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800356e:	79fb      	ldrb	r3, [r7, #7]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00a      	beq.n	800358a <Board1_Actions+0x326>
        Board1_DW.is_Relay_manager = Board1_IN_Critical_voltage;
 8003574:	4b07      	ldr	r3, [pc, #28]	@ (8003594 <Board1_Actions+0x330>)
 8003576:	2201      	movs	r2, #1
 8003578:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        Board1_DW.decision.relay = false;
 800357c:	4b05      	ldr	r3, [pc, #20]	@ (8003594 <Board1_Actions+0x330>)
 800357e:	2200      	movs	r2, #0
 8003580:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003584:	e001      	b.n	800358a <Board1_Actions+0x326>
      break;
 8003586:	bf00      	nop
 8003588:	e000      	b.n	800358c <Board1_Actions+0x328>
      break;
 800358a:	bf00      	nop
}
 800358c:	bf00      	nop
 800358e:	3708      	adds	r7, #8
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	20000248 	.word	0x20000248

08003598 <Board1_Receive_decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_decision(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_dataReceived();
 800359e:	f7fd fdfd 	bl	800119c <Board1_dataReceived>
 80035a2:	4603      	mov	r3, r0
 80035a4:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80035a6:	79fb      	ldrb	r3, [r7, #7]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d036      	beq.n	800361a <Board1_Receive_decision+0x82>
    b = Board1_correctDecisionCRC();
 80035ac:	f7fe fa68 	bl	8001a80 <Board1_correctDecisionCRC>
 80035b0:	4603      	mov	r3, r0
 80035b2:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80035b4:	79fb      	ldrb	r3, [r7, #7]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d020      	beq.n	80035fc <Board1_Receive_decision+0x64>
      b_previousEvent = Board1_DW.sfEvent;
 80035ba:	4b28      	ldr	r3, [pc, #160]	@ (800365c <Board1_Receive_decision+0xc4>)
 80035bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80035c0:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 80035c2:	4b26      	ldr	r3, [pc, #152]	@ (800365c <Board1_Receive_decision+0xc4>)
 80035c4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80035c8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Actions != 0) {
 80035cc:	4b23      	ldr	r3, [pc, #140]	@ (800365c <Board1_Receive_decision+0xc4>)
 80035ce:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <Board1_Receive_decision+0x42>
        Board1_Actions();
 80035d6:	f7ff fe45 	bl	8003264 <Board1_Actions>
      }

      Board1_DW.sfEvent = b_previousEvent;
 80035da:	4a20      	ldr	r2, [pc, #128]	@ (800365c <Board1_Receive_decision+0xc4>)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board1_DW.is_Supervisor = Board1_IN_Decision_received;
 80035e2:	4b1e      	ldr	r3, [pc, #120]	@ (800365c <Board1_Receive_decision+0xc4>)
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_setSTalk();
 80035ea:	f7fd fdc4 	bl	8001176 <Board1_setSTalk>
      Board1_DW.time_comm = Board1_get_time();
 80035ee:	f7fd fdce 	bl	800118e <Board1_get_time>
 80035f2:	4603      	mov	r3, r0
 80035f4:	4a19      	ldr	r2, [pc, #100]	@ (800365c <Board1_Receive_decision+0xc4>)
 80035f6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 80035fa:	e02b      	b.n	8003654 <Board1_Receive_decision+0xbc>
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 80035fc:	4b17      	ldr	r3, [pc, #92]	@ (800365c <Board1_Receive_decision+0xc4>)
 80035fe:	2205      	movs	r2, #5
 8003600:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_waitDecision();
 8003604:	f7fe f96e 	bl	80018e4 <Board1_waitDecision>
      Board1_resetSTalk();
 8003608:	f7fd fde8 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_get_time();
 800360c:	f7fd fdbf 	bl	800118e <Board1_get_time>
 8003610:	4603      	mov	r3, r0
 8003612:	4a12      	ldr	r2, [pc, #72]	@ (800365c <Board1_Receive_decision+0xc4>)
 8003614:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8003618:	e01c      	b.n	8003654 <Board1_Receive_decision+0xbc>
    b = Board1_check_elapsed_time_us(Board1_DW.time_comm,
 800361a:	4b10      	ldr	r3, [pc, #64]	@ (800365c <Board1_Receive_decision+0xc4>)
 800361c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003620:	f640 5148 	movw	r1, #3400	@ 0xd48
 8003624:	4618      	mov	r0, r3
 8003626:	f7fd fd92 	bl	800114e <Board1_check_elapsed_time_us>
 800362a:	4603      	mov	r3, r0
 800362c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800362e:	79fb      	ldrb	r3, [r7, #7]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00f      	beq.n	8003654 <Board1_Receive_decision+0xbc>
      Board1_stop_motors();
 8003634:	f7fd fde6 	bl	8001204 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8003638:	f7fd fe62 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_suspend_RX_TX();
 800363c:	f7fd fd95 	bl	800116a <Board1_suspend_RX_TX>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8003640:	4b06      	ldr	r3, [pc, #24]	@ (800365c <Board1_Receive_decision+0xc4>)
 8003642:	2201      	movs	r2, #1
 8003644:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 8003648:	f7fd fd95 	bl	8001176 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 800364c:	4b03      	ldr	r3, [pc, #12]	@ (800365c <Board1_Receive_decision+0xc4>)
 800364e:	2202      	movs	r2, #2
 8003650:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 8003654:	bf00      	nop
 8003656:	3708      	adds	r7, #8
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	20000248 	.word	0x20000248

08003660 <Board1_correctGlobalStateCRC>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_correctGlobalStateCRC(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  return Correct_CRC_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 8003664:	4802      	ldr	r0, [pc, #8]	@ (8003670 <Board1_correctGlobalStateCRC+0x10>)
 8003666:	f002 fc53 	bl	8005f10 <Correct_CRC_GlobalState>
 800366a:	4603      	mov	r3, r0
}
 800366c:	4618      	mov	r0, r3
 800366e:	bd80      	pop	{r7, pc}
 8003670:	20000248 	.word	0x20000248

08003674 <Board1_waitGlobalState>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_waitGlobalState(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  UART_Wait_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 8003678:	4802      	ldr	r0, [pc, #8]	@ (8003684 <Board1_waitGlobalState+0x10>)
 800367a:	f002 fbe1 	bl	8005e40 <UART_Wait_GlobalState>
}
 800367e:	bf00      	nop
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20000248 	.word	0x20000248

08003688 <Board1_obs_sonar2>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_obs_sonar2(void)
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 800368c:	4b09      	ldr	r3, [pc, #36]	@ (80036b4 <Board1_obs_sonar2+0x2c>)
 800368e:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
 8003692:	2b95      	cmp	r3, #149	@ 0x95
 8003694:	d907      	bls.n	80036a6 <Board1_obs_sonar2+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar2 <= Board1_MAX_DISTANCE);
 8003696:	4b07      	ldr	r3, [pc, #28]	@ (80036b4 <Board1_obs_sonar2+0x2c>)
 8003698:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 800369c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80036a0:	d801      	bhi.n	80036a6 <Board1_obs_sonar2+0x1e>
 80036a2:	2301      	movs	r3, #1
 80036a4:	e000      	b.n	80036a8 <Board1_obs_sonar2+0x20>
 80036a6:	2300      	movs	r3, #0
 80036a8:	b2db      	uxtb	r3, r3
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr
 80036b4:	20000248 	.word	0x20000248

080036b8 <Board1_check_elapsed_time>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_check_elapsed_time(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
  return check_elapsed_time(b_start_time, b_min_elapsed_time);
 80036c2:	6839      	ldr	r1, [r7, #0]
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f002 fcfb 	bl	80060c0 <check_elapsed_time>
 80036ca:	4603      	mov	r3, r0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3708      	adds	r7, #8
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <Board1_obs_sonar1>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_obs_sonar1(void)
{
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 80036d8:	4b09      	ldr	r3, [pc, #36]	@ (8003700 <Board1_obs_sonar1+0x2c>)
 80036da:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80036de:	2b95      	cmp	r3, #149	@ 0x95
 80036e0:	d907      	bls.n	80036f2 <Board1_obs_sonar1+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar1 <= Board1_MAX_DISTANCE);
 80036e2:	4b07      	ldr	r3, [pc, #28]	@ (8003700 <Board1_obs_sonar1+0x2c>)
 80036e4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 80036e8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80036ec:	d801      	bhi.n	80036f2 <Board1_obs_sonar1+0x1e>
 80036ee:	2301      	movs	r3, #1
 80036f0:	e000      	b.n	80036f4 <Board1_obs_sonar1+0x20>
 80036f2:	2300      	movs	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr
 8003700:	20000248 	.word	0x20000248

08003704 <Board1_obs_sonar3>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_obs_sonar3(void)
{
 8003704:	b480      	push	{r7}
 8003706:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 8003708:	4b09      	ldr	r3, [pc, #36]	@ (8003730 <Board1_obs_sonar3+0x2c>)
 800370a:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 800370e:	2b95      	cmp	r3, #149	@ 0x95
 8003710:	d907      	bls.n	8003722 <Board1_obs_sonar3+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar3 <= Board1_MAX_DISTANCE);
 8003712:	4b07      	ldr	r3, [pc, #28]	@ (8003730 <Board1_obs_sonar3+0x2c>)
 8003714:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 8003718:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800371c:	d801      	bhi.n	8003722 <Board1_obs_sonar3+0x1e>
 800371e:	2301      	movs	r3, #1
 8003720:	e000      	b.n	8003724 <Board1_obs_sonar3+0x20>
 8003722:	2300      	movs	r3, #0
 8003724:	b2db      	uxtb	r3, r3
}
 8003726:	4618      	mov	r0, r3
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	20000248 	.word	0x20000248

08003734 <Board1_Moving_obstacle>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Moving_obstacle(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board1_DW.is_active_No_obstacle != 0) && (Board1_DW.is_No_obstacle ==
 800373a:	4b7f      	ldr	r3, [pc, #508]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 800373c:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8003740:	2b00      	cmp	r3, #0
 8003742:	d00f      	beq.n	8003764 <Board1_Moving_obstacle+0x30>
 8003744:	4b7c      	ldr	r3, [pc, #496]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 8003746:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800374a:	2b01      	cmp	r3, #1
 800374c:	d10a      	bne.n	8003764 <Board1_Moving_obstacle+0x30>
       Board1_IN_No_movements) && (Board1_DW.sfEvent == Board1_event_STEP)) {
 800374e:	4b7a      	ldr	r3, [pc, #488]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 8003750:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003754:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003758:	4293      	cmp	r3, r2
 800375a:	d103      	bne.n	8003764 <Board1_Moving_obstacle+0x30>
    Board1_DW.moving_obstacle = NO_OBSTACLE;
 800375c:	4b76      	ldr	r3, [pc, #472]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 800375e:	2200      	movs	r2, #0
 8003760:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  }

  if (Board1_DW.is_active_Obstacle_from_left != 0) {
 8003764:	4b74      	ldr	r3, [pc, #464]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 8003766:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 800376a:	2b00      	cmp	r3, #0
 800376c:	d06d      	beq.n	800384a <Board1_Moving_obstacle+0x116>
    switch (Board1_DW.is_Obstacle_from_left) {
 800376e:	4b72      	ldr	r3, [pc, #456]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 8003770:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 8003774:	2b03      	cmp	r3, #3
 8003776:	d03c      	beq.n	80037f2 <Board1_Moving_obstacle+0xbe>
 8003778:	2b03      	cmp	r3, #3
 800377a:	dc66      	bgt.n	800384a <Board1_Moving_obstacle+0x116>
 800377c:	2b01      	cmp	r3, #1
 800377e:	d002      	beq.n	8003786 <Board1_Moving_obstacle+0x52>
 8003780:	2b02      	cmp	r3, #2
 8003782:	d005      	beq.n	8003790 <Board1_Moving_obstacle+0x5c>
 8003784:	e061      	b.n	800384a <Board1_Moving_obstacle+0x116>
     case Bo_IN_Moving_obstacle_from_left:
      Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 8003786:	4b6c      	ldr	r3, [pc, #432]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 8003788:	2203      	movs	r2, #3
 800378a:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      break;
 800378e:	e05c      	b.n	800384a <Board1_Moving_obstacle+0x116>

     case Board1_IN_Obstacle_left:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003790:	4b69      	ldr	r3, [pc, #420]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 8003792:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003796:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800379a:	4293      	cmp	r3, r2
 800379c:	d104      	bne.n	80037a8 <Board1_Moving_obstacle+0x74>
        b = Board1_obs_sonar2();
 800379e:	f7ff ff73 	bl	8003688 <Board1_obs_sonar2>
 80037a2:	4603      	mov	r3, r0
 80037a4:	71fb      	strb	r3, [r7, #7]
 80037a6:	e001      	b.n	80037ac <Board1_Moving_obstacle+0x78>
      } else {
        b = false;
 80037a8:	2300      	movs	r3, #0
 80037aa:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80037ac:	79fb      	ldrb	r3, [r7, #7]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d008      	beq.n	80037c4 <Board1_Moving_obstacle+0x90>
        Board1_DW.is_Obstacle_from_left = Bo_IN_Moving_obstacle_from_left;
 80037b2:	4b61      	ldr	r3, [pc, #388]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_DW.moving_obstacle = MOVING_FROM_LEFT;
 80037ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                 Board1_check_elapsed_time(Board1_DW.time_obs,
                  Board1_OBS_TIMEOUT)) {
        Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
      }
      break;
 80037c2:	e03f      	b.n	8003844 <Board1_Moving_obstacle+0x110>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80037c4:	4b5c      	ldr	r3, [pc, #368]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 80037c6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037ca:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d138      	bne.n	8003844 <Board1_Moving_obstacle+0x110>
                 Board1_check_elapsed_time(Board1_DW.time_obs,
 80037d2:	4b59      	ldr	r3, [pc, #356]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 80037d4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80037d8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80037dc:	4618      	mov	r0, r3
 80037de:	f7ff ff6b 	bl	80036b8 <Board1_check_elapsed_time>
 80037e2:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d02d      	beq.n	8003844 <Board1_Moving_obstacle+0x110>
        Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 80037e8:	4b53      	ldr	r3, [pc, #332]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 80037ea:	2203      	movs	r2, #3
 80037ec:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      break;
 80037f0:	e028      	b.n	8003844 <Board1_Moving_obstacle+0x110>

     case Board1_IN_Waiting:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80037f2:	4b51      	ldr	r3, [pc, #324]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 80037f4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037f8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d111      	bne.n	8003824 <Board1_Moving_obstacle+0xf0>
        if (Board1_obs_sonar1()) {
 8003800:	f7ff ff68 	bl	80036d4 <Board1_obs_sonar1>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d009      	beq.n	800381e <Board1_Moving_obstacle+0xea>
          b = !Board1_obs_sonar2();
 800380a:	f7ff ff3d 	bl	8003688 <Board1_obs_sonar2>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	bf0c      	ite	eq
 8003814:	2301      	moveq	r3, #1
 8003816:	2300      	movne	r3, #0
 8003818:	b2db      	uxtb	r3, r3
 800381a:	71fb      	strb	r3, [r7, #7]
 800381c:	e004      	b.n	8003828 <Board1_Moving_obstacle+0xf4>
        } else {
          b = false;
 800381e:	2300      	movs	r3, #0
 8003820:	71fb      	strb	r3, [r7, #7]
 8003822:	e001      	b.n	8003828 <Board1_Moving_obstacle+0xf4>
        }
      } else {
        b = false;
 8003824:	2300      	movs	r3, #0
 8003826:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003828:	79fb      	ldrb	r3, [r7, #7]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00c      	beq.n	8003848 <Board1_Moving_obstacle+0x114>
        Board1_DW.is_Obstacle_from_left = Board1_IN_Obstacle_left;
 800382e:	4b42      	ldr	r3, [pc, #264]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 8003830:	2202      	movs	r2, #2
 8003832:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_DW.time_obs = Board1_get_time();
 8003836:	f7fd fcaa 	bl	800118e <Board1_get_time>
 800383a:	4603      	mov	r3, r0
 800383c:	4a3e      	ldr	r2, [pc, #248]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 800383e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      }
      break;
 8003842:	e001      	b.n	8003848 <Board1_Moving_obstacle+0x114>
      break;
 8003844:	bf00      	nop
 8003846:	e000      	b.n	800384a <Board1_Moving_obstacle+0x116>
      break;
 8003848:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Obstacle_from_right != 0) {
 800384a:	4b3b      	ldr	r3, [pc, #236]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 800384c:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8003850:	2b00      	cmp	r3, #0
 8003852:	d06d      	beq.n	8003930 <Board1_Moving_obstacle+0x1fc>
    switch (Board1_DW.is_Obstacle_from_right) {
 8003854:	4b38      	ldr	r3, [pc, #224]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 8003856:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800385a:	2b03      	cmp	r3, #3
 800385c:	d03c      	beq.n	80038d8 <Board1_Moving_obstacle+0x1a4>
 800385e:	2b03      	cmp	r3, #3
 8003860:	dc66      	bgt.n	8003930 <Board1_Moving_obstacle+0x1fc>
 8003862:	2b01      	cmp	r3, #1
 8003864:	d002      	beq.n	800386c <Board1_Moving_obstacle+0x138>
 8003866:	2b02      	cmp	r3, #2
 8003868:	d005      	beq.n	8003876 <Board1_Moving_obstacle+0x142>
        Board1_DW.time_obs = Board1_get_time();
      }
      break;
    }
  }
}
 800386a:	e061      	b.n	8003930 <Board1_Moving_obstacle+0x1fc>
      Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 800386c:	4b32      	ldr	r3, [pc, #200]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 800386e:	2203      	movs	r2, #3
 8003870:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
      break;
 8003874:	e05c      	b.n	8003930 <Board1_Moving_obstacle+0x1fc>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003876:	4b30      	ldr	r3, [pc, #192]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 8003878:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800387c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003880:	4293      	cmp	r3, r2
 8003882:	d104      	bne.n	800388e <Board1_Moving_obstacle+0x15a>
        b = Board1_obs_sonar2();
 8003884:	f7ff ff00 	bl	8003688 <Board1_obs_sonar2>
 8003888:	4603      	mov	r3, r0
 800388a:	71fb      	strb	r3, [r7, #7]
 800388c:	e001      	b.n	8003892 <Board1_Moving_obstacle+0x15e>
        b = false;
 800388e:	2300      	movs	r3, #0
 8003890:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003892:	79fb      	ldrb	r3, [r7, #7]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d008      	beq.n	80038aa <Board1_Moving_obstacle+0x176>
        Board1_DW.is_Obstacle_from_right = B_IN_Moving_obstacle_from_right;
 8003898:	4b27      	ldr	r3, [pc, #156]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
        Board1_DW.moving_obstacle = MOVING_FROM_RIGHT;
 80038a0:	4b25      	ldr	r3, [pc, #148]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 80038a2:	2202      	movs	r2, #2
 80038a4:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      break;
 80038a8:	e03f      	b.n	800392a <Board1_Moving_obstacle+0x1f6>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80038aa:	4b23      	ldr	r3, [pc, #140]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 80038ac:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80038b0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d138      	bne.n	800392a <Board1_Moving_obstacle+0x1f6>
                 Board1_check_elapsed_time(Board1_DW.time_obs,
 80038b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 80038ba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80038be:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7ff fef8 	bl	80036b8 <Board1_check_elapsed_time>
 80038c8:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d02d      	beq.n	800392a <Board1_Moving_obstacle+0x1f6>
        Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 80038ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 80038d0:	2203      	movs	r2, #3
 80038d2:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
      break;
 80038d6:	e028      	b.n	800392a <Board1_Moving_obstacle+0x1f6>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80038d8:	4b17      	ldr	r3, [pc, #92]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 80038da:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80038de:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d111      	bne.n	800390a <Board1_Moving_obstacle+0x1d6>
        if (Board1_obs_sonar3()) {
 80038e6:	f7ff ff0d 	bl	8003704 <Board1_obs_sonar3>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d009      	beq.n	8003904 <Board1_Moving_obstacle+0x1d0>
          b = !Board1_obs_sonar2();
 80038f0:	f7ff feca 	bl	8003688 <Board1_obs_sonar2>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	bf0c      	ite	eq
 80038fa:	2301      	moveq	r3, #1
 80038fc:	2300      	movne	r3, #0
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	71fb      	strb	r3, [r7, #7]
 8003902:	e004      	b.n	800390e <Board1_Moving_obstacle+0x1da>
          b = false;
 8003904:	2300      	movs	r3, #0
 8003906:	71fb      	strb	r3, [r7, #7]
 8003908:	e001      	b.n	800390e <Board1_Moving_obstacle+0x1da>
        b = false;
 800390a:	2300      	movs	r3, #0
 800390c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800390e:	79fb      	ldrb	r3, [r7, #7]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00c      	beq.n	800392e <Board1_Moving_obstacle+0x1fa>
        Board1_DW.is_Obstacle_from_right = Board1_IN_Obstacle_right;
 8003914:	4b08      	ldr	r3, [pc, #32]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 8003916:	2202      	movs	r2, #2
 8003918:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
        Board1_DW.time_obs = Board1_get_time();
 800391c:	f7fd fc37 	bl	800118e <Board1_get_time>
 8003920:	4603      	mov	r3, r0
 8003922:	4a05      	ldr	r2, [pc, #20]	@ (8003938 <Board1_Moving_obstacle+0x204>)
 8003924:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003928:	e001      	b.n	800392e <Board1_Moving_obstacle+0x1fa>
      break;
 800392a:	bf00      	nop
 800392c:	e000      	b.n	8003930 <Board1_Moving_obstacle+0x1fc>
      break;
 800392e:	bf00      	nop
}
 8003930:	bf00      	nop
 8003932:	3708      	adds	r7, #8
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	20000248 	.word	0x20000248

0800393c <Board1_button2_pressed_retro>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_button2_pressed_retro(void)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003942:	4b12      	ldr	r3, [pc, #72]	@ (800398c <Board1_button2_pressed_retro+0x50>)
 8003944:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003948:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800394c:	4293      	cmp	r3, r2
 800394e:	d002      	beq.n	8003956 <Board1_button2_pressed_retro+0x1a>
    y = false;
 8003950:	2300      	movs	r3, #0
 8003952:	71fb      	strb	r3, [r7, #7]
 8003954:	e013      	b.n	800397e <Board1_button2_pressed_retro+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003956:	4b0d      	ldr	r3, [pc, #52]	@ (800398c <Board1_button2_pressed_retro+0x50>)
 8003958:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 800395c:	2b00      	cmp	r3, #0
 800395e:	d006      	beq.n	800396e <Board1_button2_pressed_retro+0x32>
         (!Board1_DW.prev_button2_retro));
 8003960:	4b0a      	ldr	r3, [pc, #40]	@ (800398c <Board1_button2_pressed_retro+0x50>)
 8003962:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <Board1_button2_pressed_retro+0x32>
 800396a:	2301      	movs	r3, #1
 800396c:	e000      	b.n	8003970 <Board1_button2_pressed_retro+0x34>
 800396e:	2300      	movs	r3, #0
 8003970:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button2_retro = Board1_DW.receivedStatePacket.state.button2;
 8003972:	4b06      	ldr	r3, [pc, #24]	@ (800398c <Board1_button2_pressed_retro+0x50>)
 8003974:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003978:	4b04      	ldr	r3, [pc, #16]	@ (800398c <Board1_button2_pressed_retro+0x50>)
 800397a:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
  }

  return y;
 800397e:	79fb      	ldrb	r3, [r7, #7]
}
 8003980:	4618      	mov	r0, r3
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr
 800398c:	20000248 	.word	0x20000248

08003990 <Board1_button1_pressed_retro>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_button1_pressed_retro(void)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003996:	4b12      	ldr	r3, [pc, #72]	@ (80039e0 <Board1_button1_pressed_retro+0x50>)
 8003998:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800399c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d002      	beq.n	80039aa <Board1_button1_pressed_retro+0x1a>
    y = false;
 80039a4:	2300      	movs	r3, #0
 80039a6:	71fb      	strb	r3, [r7, #7]
 80039a8:	e013      	b.n	80039d2 <Board1_button1_pressed_retro+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 80039aa:	4b0d      	ldr	r3, [pc, #52]	@ (80039e0 <Board1_button1_pressed_retro+0x50>)
 80039ac:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d006      	beq.n	80039c2 <Board1_button1_pressed_retro+0x32>
         (!Board1_DW.prev_button1_retro));
 80039b4:	4b0a      	ldr	r3, [pc, #40]	@ (80039e0 <Board1_button1_pressed_retro+0x50>)
 80039b6:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <Board1_button1_pressed_retro+0x32>
 80039be:	2301      	movs	r3, #1
 80039c0:	e000      	b.n	80039c4 <Board1_button1_pressed_retro+0x34>
 80039c2:	2300      	movs	r3, #0
 80039c4:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1_retro = Board1_DW.receivedStatePacket.state.button1;
 80039c6:	4b06      	ldr	r3, [pc, #24]	@ (80039e0 <Board1_button1_pressed_retro+0x50>)
 80039c8:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 80039cc:	4b04      	ldr	r3, [pc, #16]	@ (80039e0 <Board1_button1_pressed_retro+0x50>)
 80039ce:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
  }

  return y;
 80039d2:	79fb      	ldrb	r3, [r7, #7]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr
 80039e0:	20000248 	.word	0x20000248

080039e4 <Board1_button2_pressed_obs>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_button2_pressed_obs(void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 80039ea:	4b12      	ldr	r3, [pc, #72]	@ (8003a34 <Board1_button2_pressed_obs+0x50>)
 80039ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80039f0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d002      	beq.n	80039fe <Board1_button2_pressed_obs+0x1a>
    y = false;
 80039f8:	2300      	movs	r3, #0
 80039fa:	71fb      	strb	r3, [r7, #7]
 80039fc:	e013      	b.n	8003a26 <Board1_button2_pressed_obs+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 80039fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003a34 <Board1_button2_pressed_obs+0x50>)
 8003a00:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d006      	beq.n	8003a16 <Board1_button2_pressed_obs+0x32>
         (!Board1_DW.prev_button2_obs));
 8003a08:	4b0a      	ldr	r3, [pc, #40]	@ (8003a34 <Board1_button2_pressed_obs+0x50>)
 8003a0a:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <Board1_button2_pressed_obs+0x32>
 8003a12:	2301      	movs	r3, #1
 8003a14:	e000      	b.n	8003a18 <Board1_button2_pressed_obs+0x34>
 8003a16:	2300      	movs	r3, #0
 8003a18:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button2_obs = Board1_DW.receivedStatePacket.state.button1;
 8003a1a:	4b06      	ldr	r3, [pc, #24]	@ (8003a34 <Board1_button2_pressed_obs+0x50>)
 8003a1c:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 8003a20:	4b04      	ldr	r3, [pc, #16]	@ (8003a34 <Board1_button2_pressed_obs+0x50>)
 8003a22:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
  }

  return y;
 8003a26:	79fb      	ldrb	r3, [r7, #7]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	20000248 	.word	0x20000248

08003a38 <Board1_button1_pressed_obs>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_button1_pressed_obs(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003a3e:	4b12      	ldr	r3, [pc, #72]	@ (8003a88 <Board1_button1_pressed_obs+0x50>)
 8003a40:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003a44:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d002      	beq.n	8003a52 <Board1_button1_pressed_obs+0x1a>
    y = false;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	71fb      	strb	r3, [r7, #7]
 8003a50:	e013      	b.n	8003a7a <Board1_button1_pressed_obs+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003a52:	4b0d      	ldr	r3, [pc, #52]	@ (8003a88 <Board1_button1_pressed_obs+0x50>)
 8003a54:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d006      	beq.n	8003a6a <Board1_button1_pressed_obs+0x32>
         (!Board1_DW.prev_button1_obs));
 8003a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a88 <Board1_button1_pressed_obs+0x50>)
 8003a5e:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d101      	bne.n	8003a6a <Board1_button1_pressed_obs+0x32>
 8003a66:	2301      	movs	r3, #1
 8003a68:	e000      	b.n	8003a6c <Board1_button1_pressed_obs+0x34>
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1_obs = Board1_DW.receivedStatePacket.state.button2;
 8003a6e:	4b06      	ldr	r3, [pc, #24]	@ (8003a88 <Board1_button1_pressed_obs+0x50>)
 8003a70:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003a74:	4b04      	ldr	r3, [pc, #16]	@ (8003a88 <Board1_button1_pressed_obs+0x50>)
 8003a76:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
  }

  return y;
 8003a7a:	79fb      	ldrb	r3, [r7, #7]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr
 8003a88:	20000248 	.word	0x20000248

08003a8c <Board1_Combo>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Combo(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Special_retro != 0) {
 8003a92:	4b5c      	ldr	r3, [pc, #368]	@ (8003c04 <Board1_Combo+0x178>)
 8003a94:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d054      	beq.n	8003b46 <Board1_Combo+0xba>
    switch (Board1_DW.is_Special_retro) {
 8003a9c:	4b59      	ldr	r3, [pc, #356]	@ (8003c04 <Board1_Combo+0x178>)
 8003a9e:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8003aa2:	2b03      	cmp	r3, #3
 8003aa4:	d03a      	beq.n	8003b1c <Board1_Combo+0x90>
 8003aa6:	2b03      	cmp	r3, #3
 8003aa8:	dc4d      	bgt.n	8003b46 <Board1_Combo+0xba>
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d002      	beq.n	8003ab4 <Board1_Combo+0x28>
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d02f      	beq.n	8003b12 <Board1_Combo+0x86>
 8003ab2:	e048      	b.n	8003b46 <Board1_Combo+0xba>
     case Board1_IN_First_button:
      b = Board1_button2_pressed_retro();
 8003ab4:	f7ff ff42 	bl	800393c <Board1_button2_pressed_retro>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003abc:	79fb      	ldrb	r3, [r7, #7]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d010      	beq.n	8003ae4 <Board1_Combo+0x58>
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_change;
 8003ac2:	4b50      	ldr	r3, [pc, #320]	@ (8003c04 <Board1_Combo+0x178>)
 8003ac4:	2202      	movs	r2, #2
 8003ac6:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
        Board1_DW.special_retro = !Board1_DW.special_retro;
 8003aca:	4b4e      	ldr	r3, [pc, #312]	@ (8003c04 <Board1_Combo+0x178>)
 8003acc:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	bf0c      	ite	eq
 8003ad4:	2301      	moveq	r3, #1
 8003ad6:	2300      	movne	r3, #0
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	461a      	mov	r2, r3
 8003adc:	4b49      	ldr	r3, [pc, #292]	@ (8003c04 <Board1_Combo+0x178>)
 8003ade:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                 Board1_check_elapsed_time(Board1_DW.time_button,
                  Board1_BUTTON_TIMEOUT)) {
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
      }
      break;
 8003ae2:	e02d      	b.n	8003b40 <Board1_Combo+0xb4>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003ae4:	4b47      	ldr	r3, [pc, #284]	@ (8003c04 <Board1_Combo+0x178>)
 8003ae6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003aea:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d126      	bne.n	8003b40 <Board1_Combo+0xb4>
                 Board1_check_elapsed_time(Board1_DW.time_button,
 8003af2:	4b44      	ldr	r3, [pc, #272]	@ (8003c04 <Board1_Combo+0x178>)
 8003af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003af8:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7ff fddb 	bl	80036b8 <Board1_check_elapsed_time>
 8003b02:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d01b      	beq.n	8003b40 <Board1_Combo+0xb4>
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8003b08:	4b3e      	ldr	r3, [pc, #248]	@ (8003c04 <Board1_Combo+0x178>)
 8003b0a:	2203      	movs	r2, #3
 8003b0c:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
      break;
 8003b10:	e016      	b.n	8003b40 <Board1_Combo+0xb4>

     case Board1_IN_Special_retro_change:
      Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8003b12:	4b3c      	ldr	r3, [pc, #240]	@ (8003c04 <Board1_Combo+0x178>)
 8003b14:	2203      	movs	r2, #3
 8003b16:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
      break;
 8003b1a:	e014      	b.n	8003b46 <Board1_Combo+0xba>

     case Board1_IN_Special_retro_start:
      b = Board1_button1_pressed_retro();
 8003b1c:	f7ff ff38 	bl	8003990 <Board1_button1_pressed_retro>
 8003b20:	4603      	mov	r3, r0
 8003b22:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003b24:	79fb      	ldrb	r3, [r7, #7]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00c      	beq.n	8003b44 <Board1_Combo+0xb8>
        Board1_DW.is_Special_retro = Board1_IN_First_button;
 8003b2a:	4b36      	ldr	r3, [pc, #216]	@ (8003c04 <Board1_Combo+0x178>)
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
        Board1_DW.time_button = Board1_get_time();
 8003b32:	f7fd fb2c 	bl	800118e <Board1_get_time>
 8003b36:	4603      	mov	r3, r0
 8003b38:	4a32      	ldr	r2, [pc, #200]	@ (8003c04 <Board1_Combo+0x178>)
 8003b3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      }
      break;
 8003b3e:	e001      	b.n	8003b44 <Board1_Combo+0xb8>
      break;
 8003b40:	bf00      	nop
 8003b42:	e000      	b.n	8003b46 <Board1_Combo+0xba>
      break;
 8003b44:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Obstacle_detection != 0) {
 8003b46:	4b2f      	ldr	r3, [pc, #188]	@ (8003c04 <Board1_Combo+0x178>)
 8003b48:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d054      	beq.n	8003bfa <Board1_Combo+0x16e>
    switch (Board1_DW.is_Obstacle_detection) {
 8003b50:	4b2c      	ldr	r3, [pc, #176]	@ (8003c04 <Board1_Combo+0x178>)
 8003b52:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8003b56:	2b03      	cmp	r3, #3
 8003b58:	d03a      	beq.n	8003bd0 <Board1_Combo+0x144>
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	dc4d      	bgt.n	8003bfa <Board1_Combo+0x16e>
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d002      	beq.n	8003b68 <Board1_Combo+0xdc>
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d02f      	beq.n	8003bc6 <Board1_Combo+0x13a>
        Board1_DW.time_button = Board1_get_time();
      }
      break;
    }
  }
}
 8003b66:	e048      	b.n	8003bfa <Board1_Combo+0x16e>
      b = Board1_button2_pressed_obs();
 8003b68:	f7ff ff3c 	bl	80039e4 <Board1_button2_pressed_obs>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003b70:	79fb      	ldrb	r3, [r7, #7]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d010      	beq.n	8003b98 <Board1_Combo+0x10c>
        Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_change;
 8003b76:	4b23      	ldr	r3, [pc, #140]	@ (8003c04 <Board1_Combo+0x178>)
 8003b78:	2202      	movs	r2, #2
 8003b7a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board1_DW.obs_detection = !Board1_DW.obs_detection;
 8003b7e:	4b21      	ldr	r3, [pc, #132]	@ (8003c04 <Board1_Combo+0x178>)
 8003b80:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	bf0c      	ite	eq
 8003b88:	2301      	moveq	r3, #1
 8003b8a:	2300      	movne	r3, #0
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	461a      	mov	r2, r3
 8003b90:	4b1c      	ldr	r3, [pc, #112]	@ (8003c04 <Board1_Combo+0x178>)
 8003b92:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      break;
 8003b96:	e02d      	b.n	8003bf4 <Board1_Combo+0x168>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003b98:	4b1a      	ldr	r3, [pc, #104]	@ (8003c04 <Board1_Combo+0x178>)
 8003b9a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003b9e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d126      	bne.n	8003bf4 <Board1_Combo+0x168>
                 Board1_check_elapsed_time(Board1_DW.time_button,
 8003ba6:	4b17      	ldr	r3, [pc, #92]	@ (8003c04 <Board1_Combo+0x178>)
 8003ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bac:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f7ff fd81 	bl	80036b8 <Board1_check_elapsed_time>
 8003bb6:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d01b      	beq.n	8003bf4 <Board1_Combo+0x168>
        Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 8003bbc:	4b11      	ldr	r3, [pc, #68]	@ (8003c04 <Board1_Combo+0x178>)
 8003bbe:	2203      	movs	r2, #3
 8003bc0:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      break;
 8003bc4:	e016      	b.n	8003bf4 <Board1_Combo+0x168>
      Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 8003bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8003c04 <Board1_Combo+0x178>)
 8003bc8:	2203      	movs	r2, #3
 8003bca:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      break;
 8003bce:	e014      	b.n	8003bfa <Board1_Combo+0x16e>
      b = Board1_button1_pressed_obs();
 8003bd0:	f7ff ff32 	bl	8003a38 <Board1_button1_pressed_obs>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003bd8:	79fb      	ldrb	r3, [r7, #7]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00c      	beq.n	8003bf8 <Board1_Combo+0x16c>
        Board1_DW.is_Obstacle_detection = Board1_IN_First_button;
 8003bde:	4b09      	ldr	r3, [pc, #36]	@ (8003c04 <Board1_Combo+0x178>)
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board1_DW.time_button = Board1_get_time();
 8003be6:	f7fd fad2 	bl	800118e <Board1_get_time>
 8003bea:	4603      	mov	r3, r0
 8003bec:	4a05      	ldr	r2, [pc, #20]	@ (8003c04 <Board1_Combo+0x178>)
 8003bee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003bf2:	e001      	b.n	8003bf8 <Board1_Combo+0x16c>
      break;
 8003bf4:	bf00      	nop
 8003bf6:	e000      	b.n	8003bfa <Board1_Combo+0x16e>
      break;
 8003bf8:	bf00      	nop
}
 8003bfa:	bf00      	nop
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	20000248 	.word	0x20000248

08003c08 <Board1_low_voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_low_voltage(void)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	af00      	add	r7, sp, #0
  return Board1_DW.state.battery_voltage <= Board1_LOW_VOLTAGE;
 8003c0c:	4b08      	ldr	r3, [pc, #32]	@ (8003c30 <Board1_low_voltage+0x28>)
 8003c0e:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8003c12:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003c34 <Board1_low_voltage+0x2c>
 8003c16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c1e:	bf94      	ite	ls
 8003c20:	2301      	movls	r3, #1
 8003c22:	2300      	movhi	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr
 8003c30:	20000248 	.word	0x20000248
 8003c34:	411d47ae 	.word	0x411d47ae

08003c38 <Board1_high_temp>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_high_temp(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
  return Board1_DW.state.temperature >= Board1_HIGH_TEMPERATURE;
 8003c3c:	4b08      	ldr	r3, [pc, #32]	@ (8003c60 <Board1_high_temp+0x28>)
 8003c3e:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 8003c42:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003c64 <Board1_high_temp+0x2c>
 8003c46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c4e:	bfac      	ite	ge
 8003c50:	2301      	movge	r3, #1
 8003c52:	2300      	movlt	r3, #0
 8003c54:	b2db      	uxtb	r3, r3
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr
 8003c60:	20000248 	.word	0x20000248
 8003c64:	42700000 	.word	0x42700000

08003c68 <Boa_Battery_temperature_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Boa_Battery_temperature_manager(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board1_DW.is_active_Normal_velocity != 0) &&
 8003c6e:	4b81      	ldr	r3, [pc, #516]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003c70:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d00f      	beq.n	8003c98 <Boa_Battery_temperature_manager+0x30>
      (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 8003c78:	4b7e      	ldr	r3, [pc, #504]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003c7a:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
  if ((Board1_DW.is_active_Normal_velocity != 0) &&
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d10a      	bne.n	8003c98 <Boa_Battery_temperature_manager+0x30>
      (Board1_DW.sfEvent == Board1_event_STEP)) {
 8003c82:	4b7c      	ldr	r3, [pc, #496]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003c84:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
      (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 8003c88:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d103      	bne.n	8003c98 <Boa_Battery_temperature_manager+0x30>
    Board1_DW.limit_velocity = false;
 8003c90:	4b78      	ldr	r3, [pc, #480]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  }

  if (Board1_DW.is_active_Battery_manager != 0) {
 8003c98:	4b76      	ldr	r3, [pc, #472]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003c9a:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d04f      	beq.n	8003d42 <Boa_Battery_temperature_manager+0xda>
    switch (Board1_DW.is_Battery_manager) {
 8003ca2:	4b74      	ldr	r3, [pc, #464]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003ca4:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d002      	beq.n	8003cb2 <Boa_Battery_temperature_manager+0x4a>
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d02b      	beq.n	8003d08 <Boa_Battery_temperature_manager+0xa0>
 8003cb0:	e047      	b.n	8003d42 <Boa_Battery_temperature_manager+0xda>
     case Board1_IN_Limited:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003cb2:	4b70      	ldr	r3, [pc, #448]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003cb4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003cb8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d109      	bne.n	8003cd4 <Boa_Battery_temperature_manager+0x6c>
        b = !Board1_low_voltage();
 8003cc0:	f7ff ffa2 	bl	8003c08 <Board1_low_voltage>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	bf0c      	ite	eq
 8003cca:	2301      	moveq	r3, #1
 8003ccc:	2300      	movne	r3, #0
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	71fb      	strb	r3, [r7, #7]
 8003cd2:	e001      	b.n	8003cd8 <Boa_Battery_temperature_manager+0x70>
      } else {
        b = false;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003cd8:	79fb      	ldrb	r3, [r7, #7]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d004      	beq.n	8003ce8 <Boa_Battery_temperature_manager+0x80>
        Board1_DW.is_Battery_manager = Board1_IN_Normal;
 8003cde:	4b65      	ldr	r3, [pc, #404]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003ce0:	2202      	movs	r2, #2
 8003ce2:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
        Board1_DW.limit_velocity = true;
      }
      break;
 8003ce6:	e029      	b.n	8003d3c <Boa_Battery_temperature_manager+0xd4>
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003ce8:	4b62      	ldr	r3, [pc, #392]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003cea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003cee:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d122      	bne.n	8003d3c <Boa_Battery_temperature_manager+0xd4>
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
 8003cf6:	4b5f      	ldr	r3, [pc, #380]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
        Board1_DW.limit_velocity = true;
 8003cfe:	4b5d      	ldr	r3, [pc, #372]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      break;
 8003d06:	e019      	b.n	8003d3c <Boa_Battery_temperature_manager+0xd4>

     case Board1_IN_Normal:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003d08:	4b5a      	ldr	r3, [pc, #360]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003d0a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d0e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d104      	bne.n	8003d20 <Boa_Battery_temperature_manager+0xb8>
        b = Board1_low_voltage();
 8003d16:	f7ff ff77 	bl	8003c08 <Board1_low_voltage>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	71fb      	strb	r3, [r7, #7]
 8003d1e:	e001      	b.n	8003d24 <Boa_Battery_temperature_manager+0xbc>
      } else {
        b = false;
 8003d20:	2300      	movs	r3, #0
 8003d22:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003d24:	79fb      	ldrb	r3, [r7, #7]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00a      	beq.n	8003d40 <Boa_Battery_temperature_manager+0xd8>
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
 8003d2a:	4b52      	ldr	r3, [pc, #328]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
        Board1_DW.limit_velocity = true;
 8003d32:	4b50      	ldr	r3, [pc, #320]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      }
      break;
 8003d3a:	e001      	b.n	8003d40 <Boa_Battery_temperature_manager+0xd8>
      break;
 8003d3c:	bf00      	nop
 8003d3e:	e000      	b.n	8003d42 <Boa_Battery_temperature_manager+0xda>
      break;
 8003d40:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Temperature_manager != 0) {
 8003d42:	4b4c      	ldr	r3, [pc, #304]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003d44:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	f000 808f 	beq.w	8003e6c <Boa_Battery_temperature_manager+0x204>
    switch (Board1_DW.is_Temperature_manager) {
 8003d4e:	4b49      	ldr	r3, [pc, #292]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003d50:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8003d54:	2b03      	cmp	r3, #3
 8003d56:	d068      	beq.n	8003e2a <Boa_Battery_temperature_manager+0x1c2>
 8003d58:	2b03      	cmp	r3, #3
 8003d5a:	f300 8087 	bgt.w	8003e6c <Boa_Battery_temperature_manager+0x204>
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d002      	beq.n	8003d68 <Boa_Battery_temperature_manager+0x100>
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d036      	beq.n	8003dd4 <Boa_Battery_temperature_manager+0x16c>
        Board1_DW.time_temp = Board1_get_time();
      }
      break;
    }
  }
}
 8003d66:	e081      	b.n	8003e6c <Boa_Battery_temperature_manager+0x204>
      if ((Board1_DW.sfEvent == Board1_event_STEP) && Board1_check_elapsed_time
 8003d68:	4b42      	ldr	r3, [pc, #264]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003d6a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d6e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d113      	bne.n	8003d9e <Boa_Battery_temperature_manager+0x136>
 8003d76:	4b3f      	ldr	r3, [pc, #252]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003d78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d7c:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7ff fc99 	bl	80036b8 <Board1_check_elapsed_time>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d008      	beq.n	8003d9e <Boa_Battery_temperature_manager+0x136>
        Board1_DW.is_Temperature_manager = Board1_IN_Limited_o;
 8003d8c:	4b39      	ldr	r3, [pc, #228]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
        Board1_DW.limit_velocity = true;
 8003d94:	4b37      	ldr	r3, [pc, #220]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      break;
 8003d9c:	e061      	b.n	8003e62 <Boa_Battery_temperature_manager+0x1fa>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003d9e:	4b35      	ldr	r3, [pc, #212]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003da0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003da4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d109      	bne.n	8003dc0 <Boa_Battery_temperature_manager+0x158>
          b = !Board1_high_temp();
 8003dac:	f7ff ff44 	bl	8003c38 <Board1_high_temp>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	bf0c      	ite	eq
 8003db6:	2301      	moveq	r3, #1
 8003db8:	2300      	movne	r3, #0
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	71fb      	strb	r3, [r7, #7]
 8003dbe:	e001      	b.n	8003dc4 <Boa_Battery_temperature_manager+0x15c>
          b = false;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8003dc4:	79fb      	ldrb	r3, [r7, #7]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d04b      	beq.n	8003e62 <Boa_Battery_temperature_manager+0x1fa>
          Board1_DW.is_Temperature_manager = Board1_IN_Normal_g;
 8003dca:	4b2a      	ldr	r3, [pc, #168]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003dcc:	2203      	movs	r2, #3
 8003dce:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
      break;
 8003dd2:	e046      	b.n	8003e62 <Boa_Battery_temperature_manager+0x1fa>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003dd4:	4b27      	ldr	r3, [pc, #156]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003dd6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003dda:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d109      	bne.n	8003df6 <Boa_Battery_temperature_manager+0x18e>
        b = !Board1_high_temp();
 8003de2:	f7ff ff29 	bl	8003c38 <Board1_high_temp>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	bf0c      	ite	eq
 8003dec:	2301      	moveq	r3, #1
 8003dee:	2300      	movne	r3, #0
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	71fb      	strb	r3, [r7, #7]
 8003df4:	e001      	b.n	8003dfa <Boa_Battery_temperature_manager+0x192>
        b = false;
 8003df6:	2300      	movs	r3, #0
 8003df8:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003dfa:	79fb      	ldrb	r3, [r7, #7]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d004      	beq.n	8003e0a <Boa_Battery_temperature_manager+0x1a2>
        Board1_DW.is_Temperature_manager = Board1_IN_Normal_g;
 8003e00:	4b1c      	ldr	r3, [pc, #112]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003e02:	2203      	movs	r2, #3
 8003e04:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
      break;
 8003e08:	e02d      	b.n	8003e66 <Boa_Battery_temperature_manager+0x1fe>
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003e0c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003e10:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d126      	bne.n	8003e66 <Boa_Battery_temperature_manager+0x1fe>
        Board1_DW.is_Temperature_manager = Board1_IN_Limited_o;
 8003e18:	4b16      	ldr	r3, [pc, #88]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
        Board1_DW.limit_velocity = true;
 8003e20:	4b14      	ldr	r3, [pc, #80]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      break;
 8003e28:	e01d      	b.n	8003e66 <Boa_Battery_temperature_manager+0x1fe>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003e2a:	4b12      	ldr	r3, [pc, #72]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003e2c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003e30:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d104      	bne.n	8003e42 <Boa_Battery_temperature_manager+0x1da>
        b = Board1_high_temp();
 8003e38:	f7ff fefe 	bl	8003c38 <Board1_high_temp>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	71fb      	strb	r3, [r7, #7]
 8003e40:	e001      	b.n	8003e46 <Boa_Battery_temperature_manager+0x1de>
        b = false;
 8003e42:	2300      	movs	r3, #0
 8003e44:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003e46:	79fb      	ldrb	r3, [r7, #7]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d00e      	beq.n	8003e6a <Boa_Battery_temperature_manager+0x202>
        Board1_DW.is_Temperature_manager = Board1_IN_High_temp;
 8003e4c:	4b09      	ldr	r3, [pc, #36]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
        Board1_DW.time_temp = Board1_get_time();
 8003e54:	f7fd f99b 	bl	800118e <Board1_get_time>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	4a06      	ldr	r2, [pc, #24]	@ (8003e74 <Boa_Battery_temperature_manager+0x20c>)
 8003e5c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      break;
 8003e60:	e003      	b.n	8003e6a <Boa_Battery_temperature_manager+0x202>
      break;
 8003e62:	bf00      	nop
 8003e64:	e002      	b.n	8003e6c <Boa_Battery_temperature_manager+0x204>
      break;
 8003e66:	bf00      	nop
 8003e68:	e000      	b.n	8003e6c <Boa_Battery_temperature_manager+0x204>
      break;
 8003e6a:	bf00      	nop
}
 8003e6c:	bf00      	nop
 8003e6e:	3708      	adds	r7, #8
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	20000248 	.word	0x20000248

08003e78 <Board1_updateGlobalState>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_updateGlobalState(void)
{
 8003e78:	b4b0      	push	{r4, r5, r7}
 8003e7a:	af00      	add	r7, sp, #0
  Board1_DW.global_state.stateB1 = Board1_DW.state;
 8003e7c:	4a17      	ldr	r2, [pc, #92]	@ (8003edc <Board1_updateGlobalState+0x64>)
 8003e7e:	4b17      	ldr	r3, [pc, #92]	@ (8003edc <Board1_updateGlobalState+0x64>)
 8003e80:	f102 0438 	add.w	r4, r2, #56	@ 0x38
 8003e84:	33c4      	adds	r3, #196	@ 0xc4
 8003e86:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e88:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board1_DW.global_state.stateB2 = Board1_DW.receivedStatePacket.state;
 8003e8c:	4a13      	ldr	r2, [pc, #76]	@ (8003edc <Board1_updateGlobalState+0x64>)
 8003e8e:	4b13      	ldr	r3, [pc, #76]	@ (8003edc <Board1_updateGlobalState+0x64>)
 8003e90:	f102 0448 	add.w	r4, r2, #72	@ 0x48
 8003e94:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 8003e98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e9c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003ea0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board1_DW.global_state.mov_obs = Board1_DW.moving_obstacle;
 8003ea4:	4b0d      	ldr	r3, [pc, #52]	@ (8003edc <Board1_updateGlobalState+0x64>)
 8003ea6:	f893 20f0 	ldrb.w	r2, [r3, #240]	@ 0xf0
 8003eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8003edc <Board1_updateGlobalState+0x64>)
 8003eac:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
  Board1_DW.global_state.spc_retro = Board1_DW.special_retro;
 8003eb0:	4b0a      	ldr	r3, [pc, #40]	@ (8003edc <Board1_updateGlobalState+0x64>)
 8003eb2:	f893 2123 	ldrb.w	r2, [r3, #291]	@ 0x123
 8003eb6:	4b09      	ldr	r3, [pc, #36]	@ (8003edc <Board1_updateGlobalState+0x64>)
 8003eb8:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
  Board1_DW.global_state.limit_vel = Board1_DW.limit_velocity;
 8003ebc:	4b07      	ldr	r3, [pc, #28]	@ (8003edc <Board1_updateGlobalState+0x64>)
 8003ebe:	f893 2124 	ldrb.w	r2, [r3, #292]	@ 0x124
 8003ec2:	4b06      	ldr	r3, [pc, #24]	@ (8003edc <Board1_updateGlobalState+0x64>)
 8003ec4:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
  Board1_DW.global_state.obs_detection = Board1_DW.obs_detection;
 8003ec8:	4b04      	ldr	r3, [pc, #16]	@ (8003edc <Board1_updateGlobalState+0x64>)
 8003eca:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 8003ece:	4b03      	ldr	r3, [pc, #12]	@ (8003edc <Board1_updateGlobalState+0x64>)
 8003ed0:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
}
 8003ed4:	bf00      	nop
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bcb0      	pop	{r4, r5, r7}
 8003eda:	4770      	bx	lr
 8003edc:	20000248 	.word	0x20000248

08003ee0 <Board1_Receive_global_state>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_global_state(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_dataReceived();
 8003ee6:	f7fd f959 	bl	800119c <Board1_dataReceived>
 8003eea:	4603      	mov	r3, r0
 8003eec:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8003eee:	79fb      	ldrb	r3, [r7, #7]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d050      	beq.n	8003f96 <Board1_Receive_global_state+0xb6>
    b = Board1_correctGlobalStateCRC();
 8003ef4:	f7ff fbb4 	bl	8003660 <Board1_correctGlobalStateCRC>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003efc:	79fb      	ldrb	r3, [r7, #7]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d03a      	beq.n	8003f78 <Board1_Receive_global_state+0x98>
      b_previousEvent = Board1_DW.sfEvent;
 8003f02:	4b35      	ldr	r3, [pc, #212]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f04:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003f08:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 8003f0a:	4b33      	ldr	r3, [pc, #204]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f0c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f10:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Moving_obstacle != 0) {
 8003f14:	4b30      	ldr	r3, [pc, #192]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f16:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <Board1_Receive_global_state+0x42>
        Board1_Moving_obstacle();
 8003f1e:	f7ff fc09 	bl	8003734 <Board1_Moving_obstacle>
      }

      Board1_DW.sfEvent = Board1_event_STEP;
 8003f22:	4b2d      	ldr	r3, [pc, #180]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f24:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f28:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Combo != 0) {
 8003f2c:	4b2a      	ldr	r3, [pc, #168]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f2e:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <Board1_Receive_global_state+0x5a>
        Board1_Combo();
 8003f36:	f7ff fda9 	bl	8003a8c <Board1_Combo>
      }

      Board1_DW.sfEvent = Board1_event_STEP;
 8003f3a:	4b27      	ldr	r3, [pc, #156]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f3c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f40:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Battery_temperature_m != 0) {
 8003f44:	4b24      	ldr	r3, [pc, #144]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f46:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d001      	beq.n	8003f52 <Board1_Receive_global_state+0x72>
        Boa_Battery_temperature_manager();
 8003f4e:	f7ff fe8b 	bl	8003c68 <Boa_Battery_temperature_manager>
      }

      Board1_DW.sfEvent = b_previousEvent;
 8003f52:	4a21      	ldr	r2, [pc, #132]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board1_updateGlobalState();
 8003f5a:	f7ff ff8d 	bl	8003e78 <Board1_updateGlobalState>
      Board1_DW.is_Supervisor = Board1_IN_Global_state_received;
 8003f5e:	4b1e      	ldr	r3, [pc, #120]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f60:	2203      	movs	r2, #3
 8003f62:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_setSTalk();
 8003f66:	f7fd f906 	bl	8001176 <Board1_setSTalk>
      Board1_DW.time_comm = Board1_get_time();
 8003f6a:	f7fd f910 	bl	800118e <Board1_get_time>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	4a19      	ldr	r2, [pc, #100]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f72:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 8003f76:	e02b      	b.n	8003fd0 <Board1_Receive_global_state+0xf0>
      Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 8003f78:	4b17      	ldr	r3, [pc, #92]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f7a:	2206      	movs	r2, #6
 8003f7c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_waitGlobalState();
 8003f80:	f7ff fb78 	bl	8003674 <Board1_waitGlobalState>
      Board1_resetSTalk();
 8003f84:	f7fd f92a 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_get_time();
 8003f88:	f7fd f901 	bl	800118e <Board1_get_time>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	4a12      	ldr	r2, [pc, #72]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f90:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8003f94:	e01c      	b.n	8003fd0 <Board1_Receive_global_state+0xf0>
    b = Board1_check_elapsed_time_us(Board1_DW.time_comm,
 8003f96:	4b10      	ldr	r3, [pc, #64]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003f98:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003f9c:	f241 517c 	movw	r1, #5500	@ 0x157c
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7fd f8d4 	bl	800114e <Board1_check_elapsed_time_us>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003faa:	79fb      	ldrb	r3, [r7, #7]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00f      	beq.n	8003fd0 <Board1_Receive_global_state+0xf0>
      Board1_stop_motors();
 8003fb0:	f7fd f928 	bl	8001204 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8003fb4:	f7fd f9a4 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_suspend_RX_TX();
 8003fb8:	f7fd f8d7 	bl	800116a <Board1_suspend_RX_TX>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8003fbc:	4b06      	ldr	r3, [pc, #24]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 8003fc4:	f7fd f8d7 	bl	8001176 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 8003fc8:	4b03      	ldr	r3, [pc, #12]	@ (8003fd8 <Board1_Receive_global_state+0xf8>)
 8003fca:	2202      	movs	r2, #2
 8003fcc:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 8003fd0:	bf00      	nop
 8003fd2:	3708      	adds	r7, #8
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	20000248 	.word	0x20000248

08003fdc <Board1_correctStateCRC>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_correctStateCRC(void)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
  return Correct_CRC_State(&Board1_DW.receivedStatePacket);
 8003fe0:	4802      	ldr	r0, [pc, #8]	@ (8003fec <Board1_correctStateCRC+0x10>)
 8003fe2:	f001 ff63 	bl	8005eac <Correct_CRC_State>
 8003fe6:	4603      	mov	r3, r0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	200002e8 	.word	0x200002e8

08003ff0 <Board1_waitState>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_waitState(void)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	af00      	add	r7, sp, #0
  UART_Wait_State(&Board1_DW.receivedStatePacket);
 8003ff4:	4802      	ldr	r0, [pc, #8]	@ (8004000 <Board1_waitState+0x10>)
 8003ff6:	f001 ff11 	bl	8005e1c <UART_Wait_State>
}
 8003ffa:	bf00      	nop
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	200002e8 	.word	0x200002e8

08004004 <Board1_updateState>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_updateState(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0
  enter_critical_section();
 8004008:	f002 f87a 	bl	8006100 <enter_critical_section>

  /* Inport: '<Root>/battery_voltage' */
  Board1_DW.state.battery_voltage = Board1_U.battery_voltage;
 800400c:	4b12      	ldr	r3, [pc, #72]	@ (8004058 <Board1_updateState+0x54>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	4a12      	ldr	r2, [pc, #72]	@ (800405c <Board1_updateState+0x58>)
 8004012:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4

  /* Inport: '<Root>/temperature' */
  Board1_DW.state.temperature = Board1_U.temperature;
 8004016:	4b10      	ldr	r3, [pc, #64]	@ (8004058 <Board1_updateState+0x54>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a10      	ldr	r2, [pc, #64]	@ (800405c <Board1_updateState+0x58>)
 800401c:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

  /* Inport: '<Root>/velocity_FA' */
  Board1_DW.state.velocity_FA = Board1_U.velocity_FA;
 8004020:	4b0d      	ldr	r3, [pc, #52]	@ (8004058 <Board1_updateState+0x54>)
 8004022:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8004026:	4b0d      	ldr	r3, [pc, #52]	@ (800405c <Board1_updateState+0x58>)
 8004028:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc

  /* Inport: '<Root>/velocity_FB' */
  Board1_DW.state.velocity_FB = Board1_U.velocity_FB;
 800402c:	4b0a      	ldr	r3, [pc, #40]	@ (8004058 <Board1_updateState+0x54>)
 800402e:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8004032:	4b0a      	ldr	r3, [pc, #40]	@ (800405c <Board1_updateState+0x58>)
 8004034:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce

  /* Inport: '<Root>/velocity_BA' */
  Board1_DW.state.velocity_BA = Board1_U.velocity_BA;
 8004038:	4b07      	ldr	r3, [pc, #28]	@ (8004058 <Board1_updateState+0x54>)
 800403a:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 800403e:	4b07      	ldr	r3, [pc, #28]	@ (800405c <Board1_updateState+0x58>)
 8004040:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

  /* Inport: '<Root>/velocity_BB' */
  Board1_DW.state.velocity_BB = Board1_U.velocity_BB;
 8004044:	4b04      	ldr	r3, [pc, #16]	@ (8004058 <Board1_updateState+0x54>)
 8004046:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 800404a:	4b04      	ldr	r3, [pc, #16]	@ (800405c <Board1_updateState+0x58>)
 800404c:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
  exit_critical_section();
 8004050:	f002 f85c 	bl	800610c <exit_critical_section>
}
 8004054:	bf00      	nop
 8004056:	bd80      	pop	{r7, pc}
 8004058:	20000374 	.word	0x20000374
 800405c:	20000248 	.word	0x20000248

08004060 <Board1_send_state>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_send_state(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  UART_Send_State(&Board1_DW.state);
 8004064:	4802      	ldr	r0, [pc, #8]	@ (8004070 <Board1_send_state+0x10>)
 8004066:	f001 fe39 	bl	8005cdc <UART_Send_State>
}
 800406a:	bf00      	nop
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	2000030c 	.word	0x2000030c

08004074 <Board1_Supervisor>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Supervisor(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board1_DW.is_Supervisor) {
 800407a:	4bc6      	ldr	r3, [pc, #792]	@ (8004394 <Board1_Supervisor+0x320>)
 800407c:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8004080:	3b01      	subs	r3, #1
 8004082:	2b0d      	cmp	r3, #13
 8004084:	f200 8240 	bhi.w	8004508 <Board1_Supervisor+0x494>
 8004088:	a201      	add	r2, pc, #4	@ (adr r2, 8004090 <Board1_Supervisor+0x1c>)
 800408a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800408e:	bf00      	nop
 8004090:	080040c9 	.word	0x080040c9
 8004094:	08004139 	.word	0x08004139
 8004098:	0800413f 	.word	0x0800413f
 800409c:	080041af 	.word	0x080041af
 80040a0:	080041b5 	.word	0x080041b5
 80040a4:	080041bb 	.word	0x080041bb
 80040a8:	080041c1 	.word	0x080041c1
 80040ac:	08004257 	.word	0x08004257
 80040b0:	080042c7 	.word	0x080042c7
 80040b4:	080042d1 	.word	0x080042d1
 80040b8:	08004333 	.word	0x08004333
 80040bc:	08004399 	.word	0x08004399
 80040c0:	080043fb 	.word	0x080043fb
 80040c4:	0800448f 	.word	0x0800448f
   case Board1_IN_Decision_received:
    b = Board1_check_elapsed_time_us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 80040c8:	4bb2      	ldr	r3, [pc, #712]	@ (8004394 <Board1_Supervisor+0x320>)
 80040ca:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80040ce:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7fd f83b 	bl	800114e <Board1_check_elapsed_time_us>
 80040d8:	4603      	mov	r3, r0
 80040da:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80040dc:	79fb      	ldrb	r3, [r7, #7]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d010      	beq.n	8004104 <Board1_Supervisor+0x90>
      Board1_stop_motors();
 80040e2:	f7fd f88f 	bl	8001204 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 80040e6:	f7fd f90b 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_suspend_RX_TX();
 80040ea:	f7fd f83e 	bl	800116a <Board1_suspend_RX_TX>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 80040ee:	4ba9      	ldr	r3, [pc, #676]	@ (8004394 <Board1_Supervisor+0x320>)
 80040f0:	2201      	movs	r2, #1
 80040f2:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 80040f6:	f7fd f83e 	bl	8001176 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 80040fa:	4ba6      	ldr	r3, [pc, #664]	@ (8004394 <Board1_Supervisor+0x320>)
 80040fc:	2202      	movs	r2, #2
 80040fe:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
        Board1_DW.is_Supervisor = Board1_IN_Send_decision;
        Board1_send_decision();
        Board1_DW.time_comm = Board1_get_time();
      }
    }
    break;
 8004102:	e1f2      	b.n	80044ea <Board1_Supervisor+0x476>
      b = !Board1_isMTalkhigh();
 8004104:	f7fd f870 	bl	80011e8 <Board1_isMTalkhigh>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	bf0c      	ite	eq
 800410e:	2301      	moveq	r3, #1
 8004110:	2300      	movne	r3, #0
 8004112:	b2db      	uxtb	r3, r3
 8004114:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004116:	79fb      	ldrb	r3, [r7, #7]
 8004118:	2b00      	cmp	r3, #0
 800411a:	f000 81e6 	beq.w	80044ea <Board1_Supervisor+0x476>
        Board1_DW.is_Supervisor = Board1_IN_Send_decision;
 800411e:	4b9d      	ldr	r3, [pc, #628]	@ (8004394 <Board1_Supervisor+0x320>)
 8004120:	220a      	movs	r2, #10
 8004122:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_send_decision();
 8004126:	f7fd f8af 	bl	8001288 <Board1_send_decision>
        Board1_DW.time_comm = Board1_get_time();
 800412a:	f7fd f830 	bl	800118e <Board1_get_time>
 800412e:	4603      	mov	r3, r0
 8004130:	4a98      	ldr	r2, [pc, #608]	@ (8004394 <Board1_Supervisor+0x320>)
 8004132:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 8004136:	e1d8      	b.n	80044ea <Board1_Supervisor+0x476>

   case Board1_IN_Decision_sended:
    Board1_Decision_sended();
 8004138:	f7fd f982 	bl	8001440 <Board1_Decision_sended>
    break;
 800413c:	e1e4      	b.n	8004508 <Board1_Supervisor+0x494>

   case Board1_IN_Global_state_received:
    b = Board1_check_elapsed_time_us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 800413e:	4b95      	ldr	r3, [pc, #596]	@ (8004394 <Board1_Supervisor+0x320>)
 8004140:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004144:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004148:	4618      	mov	r0, r3
 800414a:	f7fd f800 	bl	800114e <Board1_check_elapsed_time_us>
 800414e:	4603      	mov	r3, r0
 8004150:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004152:	79fb      	ldrb	r3, [r7, #7]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d010      	beq.n	800417a <Board1_Supervisor+0x106>
      Board1_stop_motors();
 8004158:	f7fd f854 	bl	8001204 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 800415c:	f7fd f8d0 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_suspend_RX_TX();
 8004160:	f7fd f803 	bl	800116a <Board1_suspend_RX_TX>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004164:	4b8b      	ldr	r3, [pc, #556]	@ (8004394 <Board1_Supervisor+0x320>)
 8004166:	2201      	movs	r2, #1
 8004168:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 800416c:	f7fd f803 	bl	8001176 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004170:	4b88      	ldr	r3, [pc, #544]	@ (8004394 <Board1_Supervisor+0x320>)
 8004172:	2202      	movs	r2, #2
 8004174:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
        Board1_DW.is_Supervisor = Board1_IN_Send_global_state;
        Board1_send_global_state();
        Board1_DW.time_comm = Board1_get_time();
      }
    }
    break;
 8004178:	e1b9      	b.n	80044ee <Board1_Supervisor+0x47a>
      b = !Board1_isMTalkhigh();
 800417a:	f7fd f835 	bl	80011e8 <Board1_isMTalkhigh>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	bf0c      	ite	eq
 8004184:	2301      	moveq	r3, #1
 8004186:	2300      	movne	r3, #0
 8004188:	b2db      	uxtb	r3, r3
 800418a:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800418c:	79fb      	ldrb	r3, [r7, #7]
 800418e:	2b00      	cmp	r3, #0
 8004190:	f000 81ad 	beq.w	80044ee <Board1_Supervisor+0x47a>
        Board1_DW.is_Supervisor = Board1_IN_Send_global_state;
 8004194:	4b7f      	ldr	r3, [pc, #508]	@ (8004394 <Board1_Supervisor+0x320>)
 8004196:	220b      	movs	r2, #11
 8004198:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_send_global_state();
 800419c:	f7fd fa6a 	bl	8001674 <Board1_send_global_state>
        Board1_DW.time_comm = Board1_get_time();
 80041a0:	f7fc fff5 	bl	800118e <Board1_get_time>
 80041a4:	4603      	mov	r3, r0
 80041a6:	4a7b      	ldr	r2, [pc, #492]	@ (8004394 <Board1_Supervisor+0x320>)
 80041a8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 80041ac:	e19f      	b.n	80044ee <Board1_Supervisor+0x47a>

   case Board1_IN_Global_state_sended:
    Board1_Global_state_sended();
 80041ae:	f7fd fba3 	bl	80018f8 <Board1_Global_state_sended>
    break;
 80041b2:	e1a9      	b.n	8004508 <Board1_Supervisor+0x494>

   case Board1_IN_Receive_decision:
    Board1_Receive_decision();
 80041b4:	f7ff f9f0 	bl	8003598 <Board1_Receive_decision>
    break;
 80041b8:	e1a6      	b.n	8004508 <Board1_Supervisor+0x494>

   case Board1_IN_Receive_global_state:
    Board1_Receive_global_state();
 80041ba:	f7ff fe91 	bl	8003ee0 <Board1_Receive_global_state>
    break;
 80041be:	e1a3      	b.n	8004508 <Board1_Supervisor+0x494>

   case Board1_IN_Receive_state:
    b = Board1_dataReceived();
 80041c0:	f7fc ffec 	bl	800119c <Board1_dataReceived>
 80041c4:	4603      	mov	r3, r0
 80041c6:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80041c8:	79fb      	ldrb	r3, [r7, #7]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d024      	beq.n	8004218 <Board1_Supervisor+0x1a4>
      b = Board1_correctStateCRC();
 80041ce:	f7ff ff05 	bl	8003fdc <Board1_correctStateCRC>
 80041d2:	4603      	mov	r3, r0
 80041d4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80041d6:	79fb      	ldrb	r3, [r7, #7]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00e      	beq.n	80041fa <Board1_Supervisor+0x186>
        Board1_updateState();
 80041dc:	f7ff ff12 	bl	8004004 <Board1_updateState>
        Board1_DW.is_Supervisor = Board1_IN_Received_state;
 80041e0:	4b6c      	ldr	r3, [pc, #432]	@ (8004394 <Board1_Supervisor+0x320>)
 80041e2:	2208      	movs	r2, #8
 80041e4:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_setSTalk();
 80041e8:	f7fc ffc5 	bl	8001176 <Board1_setSTalk>
        Board1_DW.time_comm = Board1_get_time();
 80041ec:	f7fc ffcf 	bl	800118e <Board1_get_time>
 80041f0:	4603      	mov	r3, r0
 80041f2:	4a68      	ldr	r2, [pc, #416]	@ (8004394 <Board1_Supervisor+0x320>)
 80041f4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 80041f8:	e17b      	b.n	80044f2 <Board1_Supervisor+0x47e>
        Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 80041fa:	4b66      	ldr	r3, [pc, #408]	@ (8004394 <Board1_Supervisor+0x320>)
 80041fc:	2207      	movs	r2, #7
 80041fe:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_waitState();
 8004202:	f7ff fef5 	bl	8003ff0 <Board1_waitState>
        Board1_resetSTalk();
 8004206:	f7fc ffe9 	bl	80011dc <Board1_resetSTalk>
        Board1_DW.time_comm = Board1_get_time();
 800420a:	f7fc ffc0 	bl	800118e <Board1_get_time>
 800420e:	4603      	mov	r3, r0
 8004210:	4a60      	ldr	r2, [pc, #384]	@ (8004394 <Board1_Supervisor+0x320>)
 8004212:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 8004216:	e16c      	b.n	80044f2 <Board1_Supervisor+0x47e>
      b = Board1_check_elapsed_time_us(Board1_DW.time_comm,
 8004218:	4b5e      	ldr	r3, [pc, #376]	@ (8004394 <Board1_Supervisor+0x320>)
 800421a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800421e:	f640 61d8 	movw	r1, #3800	@ 0xed8
 8004222:	4618      	mov	r0, r3
 8004224:	f7fc ff93 	bl	800114e <Board1_check_elapsed_time_us>
 8004228:	4603      	mov	r3, r0
 800422a:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800422c:	79fb      	ldrb	r3, [r7, #7]
 800422e:	2b00      	cmp	r3, #0
 8004230:	f000 815f 	beq.w	80044f2 <Board1_Supervisor+0x47e>
        Board1_stop_motors();
 8004234:	f7fc ffe6 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004238:	f7fd f862 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_suspend_RX_TX();
 800423c:	f7fc ff95 	bl	800116a <Board1_suspend_RX_TX>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004240:	4b54      	ldr	r3, [pc, #336]	@ (8004394 <Board1_Supervisor+0x320>)
 8004242:	2201      	movs	r2, #1
 8004244:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 8004248:	f7fc ff95 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 800424c:	4b51      	ldr	r3, [pc, #324]	@ (8004394 <Board1_Supervisor+0x320>)
 800424e:	2202      	movs	r2, #2
 8004250:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 8004254:	e14d      	b.n	80044f2 <Board1_Supervisor+0x47e>

   case Board1_IN_Received_state:
    b = !Board1_isMTalkhigh();
 8004256:	f7fc ffc7 	bl	80011e8 <Board1_isMTalkhigh>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	bf0c      	ite	eq
 8004260:	2301      	moveq	r3, #1
 8004262:	2300      	movne	r3, #0
 8004264:	b2db      	uxtb	r3, r3
 8004266:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004268:	79fb      	ldrb	r3, [r7, #7]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00c      	beq.n	8004288 <Board1_Supervisor+0x214>
      Board1_DW.is_Supervisor = Board1_IN_Send_state;
 800426e:	4b49      	ldr	r3, [pc, #292]	@ (8004394 <Board1_Supervisor+0x320>)
 8004270:	220c      	movs	r2, #12
 8004272:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_send_state();
 8004276:	f7ff fef3 	bl	8004060 <Board1_send_state>
      Board1_DW.time_comm = Board1_get_time();
 800427a:	f7fc ff88 	bl	800118e <Board1_get_time>
 800427e:	4603      	mov	r3, r0
 8004280:	4a44      	ldr	r2, [pc, #272]	@ (8004394 <Board1_Supervisor+0x320>)
 8004282:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 8004286:	e136      	b.n	80044f6 <Board1_Supervisor+0x482>
      b = Board1_check_elapsed_time_us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004288:	4b42      	ldr	r3, [pc, #264]	@ (8004394 <Board1_Supervisor+0x320>)
 800428a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800428e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004292:	4618      	mov	r0, r3
 8004294:	f7fc ff5b 	bl	800114e <Board1_check_elapsed_time_us>
 8004298:	4603      	mov	r3, r0
 800429a:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800429c:	79fb      	ldrb	r3, [r7, #7]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f000 8129 	beq.w	80044f6 <Board1_Supervisor+0x482>
        Board1_stop_motors();
 80042a4:	f7fc ffae 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 80042a8:	f7fd f82a 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_suspend_RX_TX();
 80042ac:	f7fc ff5d 	bl	800116a <Board1_suspend_RX_TX>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 80042b0:	4b38      	ldr	r3, [pc, #224]	@ (8004394 <Board1_Supervisor+0x320>)
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 80042b8:	f7fc ff5d 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 80042bc:	4b35      	ldr	r3, [pc, #212]	@ (8004394 <Board1_Supervisor+0x320>)
 80042be:	2202      	movs	r2, #2
 80042c0:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 80042c4:	e117      	b.n	80044f6 <Board1_Supervisor+0x482>

   case Board1_IN_Same_decision:
    Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 80042c6:	4b33      	ldr	r3, [pc, #204]	@ (8004394 <Board1_Supervisor+0x320>)
 80042c8:	220e      	movs	r2, #14
 80042ca:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    break;
 80042ce:	e11b      	b.n	8004508 <Board1_Supervisor+0x494>

   case Board1_IN_Send_decision:
    b = Board1_dataSended();
 80042d0:	f7fc ff91 	bl	80011f6 <Board1_dataSended>
 80042d4:	4603      	mov	r3, r0
 80042d6:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80042d8:	79fb      	ldrb	r3, [r7, #7]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00a      	beq.n	80042f4 <Board1_Supervisor+0x280>
      Board1_DW.is_Supervisor = Board1_IN_Decision_sended;
 80042de:	4b2d      	ldr	r3, [pc, #180]	@ (8004394 <Board1_Supervisor+0x320>)
 80042e0:	2202      	movs	r2, #2
 80042e2:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_DW.time_comm = Board1_get_time();
 80042e6:	f7fc ff52 	bl	800118e <Board1_get_time>
 80042ea:	4603      	mov	r3, r0
 80042ec:	4a29      	ldr	r2, [pc, #164]	@ (8004394 <Board1_Supervisor+0x320>)
 80042ee:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 80042f2:	e102      	b.n	80044fa <Board1_Supervisor+0x486>
      b = Board1_check_elapsed_time_us(Board1_DW.time_comm,
 80042f4:	4b27      	ldr	r3, [pc, #156]	@ (8004394 <Board1_Supervisor+0x320>)
 80042f6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80042fa:	f640 3154 	movw	r1, #2900	@ 0xb54
 80042fe:	4618      	mov	r0, r3
 8004300:	f7fc ff25 	bl	800114e <Board1_check_elapsed_time_us>
 8004304:	4603      	mov	r3, r0
 8004306:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004308:	79fb      	ldrb	r3, [r7, #7]
 800430a:	2b00      	cmp	r3, #0
 800430c:	f000 80f5 	beq.w	80044fa <Board1_Supervisor+0x486>
        Board1_stop_motors();
 8004310:	f7fc ff78 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004314:	f7fc fff4 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_suspend_RX_TX();
 8004318:	f7fc ff27 	bl	800116a <Board1_suspend_RX_TX>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 800431c:	4b1d      	ldr	r3, [pc, #116]	@ (8004394 <Board1_Supervisor+0x320>)
 800431e:	2201      	movs	r2, #1
 8004320:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 8004324:	f7fc ff27 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004328:	4b1a      	ldr	r3, [pc, #104]	@ (8004394 <Board1_Supervisor+0x320>)
 800432a:	2202      	movs	r2, #2
 800432c:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 8004330:	e0e3      	b.n	80044fa <Board1_Supervisor+0x486>

   case Board1_IN_Send_global_state:
    b = Board1_dataSended();
 8004332:	f7fc ff60 	bl	80011f6 <Board1_dataSended>
 8004336:	4603      	mov	r3, r0
 8004338:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800433a:	79fb      	ldrb	r3, [r7, #7]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d00a      	beq.n	8004356 <Board1_Supervisor+0x2e2>
      Board1_DW.is_Supervisor = Board1_IN_Global_state_sended;
 8004340:	4b14      	ldr	r3, [pc, #80]	@ (8004394 <Board1_Supervisor+0x320>)
 8004342:	2204      	movs	r2, #4
 8004344:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_DW.time_comm = Board1_get_time();
 8004348:	f7fc ff21 	bl	800118e <Board1_get_time>
 800434c:	4603      	mov	r3, r0
 800434e:	4a11      	ldr	r2, [pc, #68]	@ (8004394 <Board1_Supervisor+0x320>)
 8004350:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 8004354:	e0d3      	b.n	80044fe <Board1_Supervisor+0x48a>
      b = Board1_check_elapsed_time_us(Board1_DW.time_comm,
 8004356:	4b0f      	ldr	r3, [pc, #60]	@ (8004394 <Board1_Supervisor+0x320>)
 8004358:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800435c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004360:	4618      	mov	r0, r3
 8004362:	f7fc fef4 	bl	800114e <Board1_check_elapsed_time_us>
 8004366:	4603      	mov	r3, r0
 8004368:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800436a:	79fb      	ldrb	r3, [r7, #7]
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 80c6 	beq.w	80044fe <Board1_Supervisor+0x48a>
        Board1_stop_motors();
 8004372:	f7fc ff47 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004376:	f7fc ffc3 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_suspend_RX_TX();
 800437a:	f7fc fef6 	bl	800116a <Board1_suspend_RX_TX>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 800437e:	4b05      	ldr	r3, [pc, #20]	@ (8004394 <Board1_Supervisor+0x320>)
 8004380:	2201      	movs	r2, #1
 8004382:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 8004386:	f7fc fef6 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 800438a:	4b02      	ldr	r3, [pc, #8]	@ (8004394 <Board1_Supervisor+0x320>)
 800438c:	2202      	movs	r2, #2
 800438e:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 8004392:	e0b4      	b.n	80044fe <Board1_Supervisor+0x48a>
 8004394:	20000248 	.word	0x20000248

   case Board1_IN_Send_state:
    b = Board1_dataSended();
 8004398:	f7fc ff2d 	bl	80011f6 <Board1_dataSended>
 800439c:	4603      	mov	r3, r0
 800439e:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80043a0:	79fb      	ldrb	r3, [r7, #7]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00a      	beq.n	80043bc <Board1_Supervisor+0x348>
      Board1_DW.is_Supervisor = Board1_IN_State_sended;
 80043a6:	4b5a      	ldr	r3, [pc, #360]	@ (8004510 <Board1_Supervisor+0x49c>)
 80043a8:	220d      	movs	r2, #13
 80043aa:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_DW.time_comm = Board1_get_time();
 80043ae:	f7fc feee 	bl	800118e <Board1_get_time>
 80043b2:	4603      	mov	r3, r0
 80043b4:	4a56      	ldr	r2, [pc, #344]	@ (8004510 <Board1_Supervisor+0x49c>)
 80043b6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 80043ba:	e0a2      	b.n	8004502 <Board1_Supervisor+0x48e>
      b = Board1_check_elapsed_time_us(Board1_DW.time_comm,
 80043bc:	4b54      	ldr	r3, [pc, #336]	@ (8004510 <Board1_Supervisor+0x49c>)
 80043be:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80043c2:	f640 0198 	movw	r1, #2200	@ 0x898
 80043c6:	4618      	mov	r0, r3
 80043c8:	f7fc fec1 	bl	800114e <Board1_check_elapsed_time_us>
 80043cc:	4603      	mov	r3, r0
 80043ce:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80043d0:	79fb      	ldrb	r3, [r7, #7]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	f000 8095 	beq.w	8004502 <Board1_Supervisor+0x48e>
        Board1_stop_motors();
 80043d8:	f7fc ff14 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 80043dc:	f7fc ff90 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_suspend_RX_TX();
 80043e0:	f7fc fec3 	bl	800116a <Board1_suspend_RX_TX>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 80043e4:	4b4a      	ldr	r3, [pc, #296]	@ (8004510 <Board1_Supervisor+0x49c>)
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 80043ec:	f7fc fec3 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 80043f0:	4b47      	ldr	r3, [pc, #284]	@ (8004510 <Board1_Supervisor+0x49c>)
 80043f2:	2202      	movs	r2, #2
 80043f4:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 80043f8:	e083      	b.n	8004502 <Board1_Supervisor+0x48e>

   case Board1_IN_State_sended:
    b = Board1_isMTalkhigh();
 80043fa:	f7fc fef5 	bl	80011e8 <Board1_isMTalkhigh>
 80043fe:	4603      	mov	r3, r0
 8004400:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004402:	79fb      	ldrb	r3, [r7, #7]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d00e      	beq.n	8004426 <Board1_Supervisor+0x3b2>
      Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 8004408:	4b41      	ldr	r3, [pc, #260]	@ (8004510 <Board1_Supervisor+0x49c>)
 800440a:	2206      	movs	r2, #6
 800440c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_waitGlobalState();
 8004410:	f7ff f930 	bl	8003674 <Board1_waitGlobalState>
      Board1_resetSTalk();
 8004414:	f7fc fee2 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_get_time();
 8004418:	f7fc feb9 	bl	800118e <Board1_get_time>
 800441c:	4603      	mov	r3, r0
 800441e:	4a3c      	ldr	r2, [pc, #240]	@ (8004510 <Board1_Supervisor+0x49c>)
 8004420:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
    }
    break;
 8004424:	e06f      	b.n	8004506 <Board1_Supervisor+0x492>
      b = Board1_check_elapsed_time_us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004426:	4b3a      	ldr	r3, [pc, #232]	@ (8004510 <Board1_Supervisor+0x49c>)
 8004428:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800442c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004430:	4618      	mov	r0, r3
 8004432:	f7fc fe8c 	bl	800114e <Board1_check_elapsed_time_us>
 8004436:	4603      	mov	r3, r0
 8004438:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800443a:	79fb      	ldrb	r3, [r7, #7]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d062      	beq.n	8004506 <Board1_Supervisor+0x492>
        if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8004440:	4b33      	ldr	r3, [pc, #204]	@ (8004510 <Board1_Supervisor+0x49c>)
 8004442:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8004446:	2b00      	cmp	r3, #0
 8004448:	d110      	bne.n	800446c <Board1_Supervisor+0x3f8>
          Board1_DW.retransmitted = 1U;
 800444a:	4b31      	ldr	r3, [pc, #196]	@ (8004510 <Board1_Supervisor+0x49c>)
 800444c:	2201      	movs	r2, #1
 800444e:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
          Board1_DW.is_Supervisor = Board1_IN_Send_state;
 8004452:	4b2f      	ldr	r3, [pc, #188]	@ (8004510 <Board1_Supervisor+0x49c>)
 8004454:	220c      	movs	r2, #12
 8004456:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board1_send_state();
 800445a:	f7ff fe01 	bl	8004060 <Board1_send_state>
          Board1_DW.time_comm = Board1_get_time();
 800445e:	f7fc fe96 	bl	800118e <Board1_get_time>
 8004462:	4603      	mov	r3, r0
 8004464:	4a2a      	ldr	r2, [pc, #168]	@ (8004510 <Board1_Supervisor+0x49c>)
 8004466:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 800446a:	e04c      	b.n	8004506 <Board1_Supervisor+0x492>
          Board1_stop_motors();
 800446c:	f7fc feca 	bl	8001204 <Board1_stop_motors>
          Board1_exit_internal_Normal();
 8004470:	f7fc ff46 	bl	8001300 <Board1_exit_internal_Normal>
          Board1_suspend_RX_TX();
 8004474:	f7fc fe79 	bl	800116a <Board1_suspend_RX_TX>
          Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004478:	4b25      	ldr	r3, [pc, #148]	@ (8004510 <Board1_Supervisor+0x49c>)
 800447a:	2201      	movs	r2, #1
 800447c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
          Board1_setSTalk();
 8004480:	f7fc fe79 	bl	8001176 <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004484:	4b22      	ldr	r3, [pc, #136]	@ (8004510 <Board1_Supervisor+0x49c>)
 8004486:	2202      	movs	r2, #2
 8004488:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 800448c:	e03b      	b.n	8004506 <Board1_Supervisor+0x492>

   case Board1_IN_Waiting_to_start:
    if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 800448e:	f7fc fe57 	bl	8001140 <Board1_isSessionhigh>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d017      	beq.n	80044c8 <Board1_Supervisor+0x454>
 8004498:	f7fc fea6 	bl	80011e8 <Board1_isMTalkhigh>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d012      	beq.n	80044c8 <Board1_Supervisor+0x454>
      Board1_DW.retransmitted = 0U;
 80044a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004510 <Board1_Supervisor+0x49c>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
      Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 80044aa:	4b19      	ldr	r3, [pc, #100]	@ (8004510 <Board1_Supervisor+0x49c>)
 80044ac:	2207      	movs	r2, #7
 80044ae:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_waitState();
 80044b2:	f7ff fd9d 	bl	8003ff0 <Board1_waitState>
      Board1_resetSTalk();
 80044b6:	f7fc fe91 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_get_time();
 80044ba:	f7fc fe68 	bl	800118e <Board1_get_time>
 80044be:	4603      	mov	r3, r0
 80044c0:	4a13      	ldr	r2, [pc, #76]	@ (8004510 <Board1_Supervisor+0x49c>)
 80044c2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_suspend_RX_TX();
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
    break;
 80044c6:	e01f      	b.n	8004508 <Board1_Supervisor+0x494>
      Board1_stop_motors();
 80044c8:	f7fc fe9c 	bl	8001204 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 80044cc:	f7fc ff18 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_suspend_RX_TX();
 80044d0:	f7fc fe4b 	bl	800116a <Board1_suspend_RX_TX>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 80044d4:	4b0e      	ldr	r3, [pc, #56]	@ (8004510 <Board1_Supervisor+0x49c>)
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 80044dc:	f7fc fe4b 	bl	8001176 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 80044e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004510 <Board1_Supervisor+0x49c>)
 80044e2:	2202      	movs	r2, #2
 80044e4:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 80044e8:	e00e      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 80044ea:	bf00      	nop
 80044ec:	e00c      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 80044ee:	bf00      	nop
 80044f0:	e00a      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 80044f2:	bf00      	nop
 80044f4:	e008      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 80044f6:	bf00      	nop
 80044f8:	e006      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 80044fa:	bf00      	nop
 80044fc:	e004      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 80044fe:	bf00      	nop
 8004500:	e002      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 8004502:	bf00      	nop
 8004504:	e000      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 8004506:	bf00      	nop
  }
}
 8004508:	bf00      	nop
 800450a:	3708      	adds	r7, #8
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	20000248 	.word	0x20000248

08004514 <Board1_initStructures>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_initStructures(void)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	af00      	add	r7, sp, #0
      false                            /* relay */
    },                                 /* decision */
    0U                                 /* crc */
  };

  Board1_DW.state = tmp;
 8004518:	4b1c      	ldr	r3, [pc, #112]	@ (800458c <Board1_initStructures+0x78>)
 800451a:	33c4      	adds	r3, #196	@ 0xc4
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	605a      	str	r2, [r3, #4]
 8004522:	609a      	str	r2, [r3, #8]
 8004524:	60da      	str	r2, [r3, #12]
  Board1_DW.global_state = tmp_0;
 8004526:	4b19      	ldr	r3, [pc, #100]	@ (800458c <Board1_initStructures+0x78>)
 8004528:	3338      	adds	r3, #56	@ 0x38
 800452a:	2234      	movs	r2, #52	@ 0x34
 800452c:	2100      	movs	r1, #0
 800452e:	4618      	mov	r0, r3
 8004530:	f010 fac5 	bl	8014abe <memset>
 8004534:	4b15      	ldr	r3, [pc, #84]	@ (800458c <Board1_initStructures+0x78>)
 8004536:	2201      	movs	r2, #1
 8004538:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
  Board1_DW.decision = tmp_1;
 800453c:	4b13      	ldr	r3, [pc, #76]	@ (800458c <Board1_initStructures+0x78>)
 800453e:	3388      	adds	r3, #136	@ 0x88
 8004540:	2200      	movs	r2, #0
 8004542:	601a      	str	r2, [r3, #0]
 8004544:	605a      	str	r2, [r3, #4]
 8004546:	609a      	str	r2, [r3, #8]
 8004548:	60da      	str	r2, [r3, #12]
 800454a:	611a      	str	r2, [r3, #16]
 800454c:	615a      	str	r2, [r3, #20]
  Board1_DW.receivedStatePacket = tmp_2;
 800454e:	4b0f      	ldr	r3, [pc, #60]	@ (800458c <Board1_initStructures+0x78>)
 8004550:	33a0      	adds	r3, #160	@ 0xa0
 8004552:	2224      	movs	r2, #36	@ 0x24
 8004554:	2100      	movs	r1, #0
 8004556:	4618      	mov	r0, r3
 8004558:	f010 fab1 	bl	8014abe <memset>
  Board1_DW.receivedGlobalStatePacket = tmp_3;
 800455c:	4b0b      	ldr	r3, [pc, #44]	@ (800458c <Board1_initStructures+0x78>)
 800455e:	4618      	mov	r0, r3
 8004560:	2338      	movs	r3, #56	@ 0x38
 8004562:	461a      	mov	r2, r3
 8004564:	2100      	movs	r1, #0
 8004566:	f010 faaa 	bl	8014abe <memset>
 800456a:	4b08      	ldr	r3, [pc, #32]	@ (800458c <Board1_initStructures+0x78>)
 800456c:	2201      	movs	r2, #1
 800456e:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
  Board1_DW.receivedDecisionPacket = tmp_4;
 8004572:	4b06      	ldr	r3, [pc, #24]	@ (800458c <Board1_initStructures+0x78>)
 8004574:	336c      	adds	r3, #108	@ 0x6c
 8004576:	2200      	movs	r2, #0
 8004578:	601a      	str	r2, [r3, #0]
 800457a:	605a      	str	r2, [r3, #4]
 800457c:	609a      	str	r2, [r3, #8]
 800457e:	60da      	str	r2, [r3, #12]
 8004580:	611a      	str	r2, [r3, #16]
 8004582:	615a      	str	r2, [r3, #20]
 8004584:	619a      	str	r2, [r3, #24]
}
 8004586:	bf00      	nop
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	20000248 	.word	0x20000248

08004590 <Board1_step>:

/* Model step function */
void Board1_step(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
  boolean_T b;

  /* Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 8004596:	4bc2      	ldr	r3, [pc, #776]	@ (80048a0 <Board1_step+0x310>)
 8004598:	f04f 32ff 	mov.w	r2, #4294967295
 800459c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  if (Board1_DW.is_active_c3_Board1 == 0) {
 80045a0:	4bbf      	ldr	r3, [pc, #764]	@ (80048a0 <Board1_step+0x310>)
 80045a2:	f893 30f3 	ldrb.w	r3, [r3, #243]	@ 0xf3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d112      	bne.n	80045d0 <Board1_step+0x40>
    Board1_DW.is_active_c3_Board1 = 1U;
 80045aa:	4bbd      	ldr	r3, [pc, #756]	@ (80048a0 <Board1_step+0x310>)
 80045ac:	2201      	movs	r2, #1
 80045ae:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
    Board1_initStructures();
 80045b2:	f7ff ffaf 	bl	8004514 <Board1_initStructures>
    Board1_setSTalk();
 80045b6:	f7fc fdde 	bl	8001176 <Board1_setSTalk>
    Board1_DW.is_c3_Board1 = Board1_IN_Supervision_task;
 80045ba:	4bb9      	ldr	r3, [pc, #740]	@ (80048a0 <Board1_step+0x310>)
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    Board1_DW.is_Supervision_task = Board1_IN_Normal;
 80045c2:	4bb7      	ldr	r3, [pc, #732]	@ (80048a0 <Board1_step+0x310>)
 80045c4:	2202      	movs	r2, #2
 80045c6:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    Board1_enter_internal_Normal();
 80045ca:	f7fc fd15 	bl	8000ff8 <Board1_enter_internal_Normal>
      break;
    }
  }

  /* End of Chart: '<Root>/Board1' */
}
 80045ce:	e19d      	b.n	800490c <Board1_step+0x37c>
  } else if (Board1_DW.is_c3_Board1 == Board1_IN_Supervision_task) {
 80045d0:	4bb3      	ldr	r3, [pc, #716]	@ (80048a0 <Board1_step+0x310>)
 80045d2:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	f040 8198 	bne.w	800490c <Board1_step+0x37c>
    switch (Board1_DW.is_Supervision_task) {
 80045dc:	4bb0      	ldr	r3, [pc, #704]	@ (80048a0 <Board1_step+0x310>)
 80045de:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80045e2:	2b03      	cmp	r3, #3
 80045e4:	f000 8187 	beq.w	80048f6 <Board1_step+0x366>
 80045e8:	2b03      	cmp	r3, #3
 80045ea:	f300 818f 	bgt.w	800490c <Board1_step+0x37c>
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d003      	beq.n	80045fa <Board1_step+0x6a>
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	f000 8156 	beq.w	80048a4 <Board1_step+0x314>
}
 80045f8:	e188      	b.n	800490c <Board1_step+0x37c>
      switch (Board1_DW.is_Degraded) {
 80045fa:	4ba9      	ldr	r3, [pc, #676]	@ (80048a0 <Board1_step+0x310>)
 80045fc:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 8004600:	2b01      	cmp	r3, #1
 8004602:	d003      	beq.n	800460c <Board1_step+0x7c>
 8004604:	2b02      	cmp	r3, #2
 8004606:	f000 813e 	beq.w	8004886 <Board1_step+0x2f6>
      break;
 800460a:	e17f      	b.n	800490c <Board1_step+0x37c>
        switch (Board1_DW.is_Restablish) {
 800460c:	4ba4      	ldr	r3, [pc, #656]	@ (80048a0 <Board1_step+0x310>)
 800460e:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8004612:	3b01      	subs	r3, #1
 8004614:	2b05      	cmp	r3, #5
 8004616:	f200 8141 	bhi.w	800489c <Board1_step+0x30c>
 800461a:	a201      	add	r2, pc, #4	@ (adr r2, 8004620 <Board1_step+0x90>)
 800461c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004620:	08004639 	.word	0x08004639
 8004624:	08004657 	.word	0x08004657
 8004628:	080046db 	.word	0x080046db
 800462c:	08004765 	.word	0x08004765
 8004630:	080047cb 	.word	0x080047cb
 8004634:	08004823 	.word	0x08004823
          Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004638:	4b99      	ldr	r3, [pc, #612]	@ (80048a0 <Board1_step+0x310>)
 800463a:	2200      	movs	r2, #0
 800463c:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
          Board1_DW.is_Degraded = Board1_IN_NO_ACTIVE_CHILD;
 8004640:	4b97      	ldr	r3, [pc, #604]	@ (80048a0 <Board1_step+0x310>)
 8004642:	2200      	movs	r2, #0
 8004644:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          Board1_DW.is_Supervision_task = Board1_IN_Normal;
 8004648:	4b95      	ldr	r3, [pc, #596]	@ (80048a0 <Board1_step+0x310>)
 800464a:	2202      	movs	r2, #2
 800464c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
          Board1_enter_internal_Normal();
 8004650:	f7fc fcd2 	bl	8000ff8 <Board1_enter_internal_Normal>
          break;
 8004654:	e116      	b.n	8004884 <Board1_step+0x2f4>
          b = !Board1_isSessionhigh();
 8004656:	f7fc fd73 	bl	8001140 <Board1_isSessionhigh>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	bf0c      	ite	eq
 8004660:	2301      	moveq	r3, #1
 8004662:	2300      	movne	r3, #0
 8004664:	b2db      	uxtb	r3, r3
 8004666:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8004668:	79fb      	ldrb	r3, [r7, #7]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d004      	beq.n	8004678 <Board1_step+0xe8>
            Board1_DW.is_Restablish = Boar_IN_Connection_restablished;
 800466e:	4b8c      	ldr	r3, [pc, #560]	@ (80048a0 <Board1_step+0x310>)
 8004670:	2201      	movs	r2, #1
 8004672:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
          break;
 8004676:	e0fe      	b.n	8004876 <Board1_step+0x2e6>
            b = Board1_check_elapsed_time_us(Board1_DW.time_comm,
 8004678:	4b89      	ldr	r3, [pc, #548]	@ (80048a0 <Board1_step+0x310>)
 800467a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800467e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004682:	4618      	mov	r0, r3
 8004684:	f7fc fd63 	bl	800114e <Board1_check_elapsed_time_us>
 8004688:	4603      	mov	r3, r0
 800468a:	71fb      	strb	r3, [r7, #7]
            if (b) {
 800468c:	79fb      	ldrb	r3, [r7, #7]
 800468e:	2b00      	cmp	r3, #0
 8004690:	f000 80f1 	beq.w	8004876 <Board1_step+0x2e6>
              if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8004694:	4b82      	ldr	r3, [pc, #520]	@ (80048a0 <Board1_step+0x310>)
 8004696:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 800469a:	2b00      	cmp	r3, #0
 800469c:	d110      	bne.n	80046c0 <Board1_step+0x130>
                Board1_DW.retransmitted = 1U;
 800469e:	4b80      	ldr	r3, [pc, #512]	@ (80048a0 <Board1_step+0x310>)
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
                Board1_DW.is_Restablish = Board1_IN_Send_ping;
 80046a6:	4b7e      	ldr	r3, [pc, #504]	@ (80048a0 <Board1_step+0x310>)
 80046a8:	2205      	movs	r2, #5
 80046aa:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
                Board1_sendPing();
 80046ae:	f7fc fd68 	bl	8001182 <Board1_sendPing>
                Board1_DW.time_comm = Board1_get_time();
 80046b2:	f7fc fd6c 	bl	800118e <Board1_get_time>
 80046b6:	4603      	mov	r3, r0
 80046b8:	4a79      	ldr	r2, [pc, #484]	@ (80048a0 <Board1_step+0x310>)
 80046ba:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 80046be:	e0da      	b.n	8004876 <Board1_step+0x2e6>
                Board1_suspend_RX_TX();
 80046c0:	f7fc fd53 	bl	800116a <Board1_suspend_RX_TX>
                Board1_setSTalk();
 80046c4:	f7fc fd57 	bl	8001176 <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 80046c8:	4b75      	ldr	r3, [pc, #468]	@ (80048a0 <Board1_step+0x310>)
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 80046d0:	4b73      	ldr	r3, [pc, #460]	@ (80048a0 <Board1_step+0x310>)
 80046d2:	2202      	movs	r2, #2
 80046d4:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 80046d8:	e0cd      	b.n	8004876 <Board1_step+0x2e6>
          b = Board1_dataReceived();
 80046da:	f7fc fd5f 	bl	800119c <Board1_dataReceived>
 80046de:	4603      	mov	r3, r0
 80046e0:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80046e2:	79fb      	ldrb	r3, [r7, #7]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d022      	beq.n	800472e <Board1_step+0x19e>
            b = Board1_correctPing();
 80046e8:	f7fc fd60 	bl	80011ac <Board1_correctPing>
 80046ec:	4603      	mov	r3, r0
 80046ee:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80046f0:	79fb      	ldrb	r3, [r7, #7]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00c      	beq.n	8004710 <Board1_step+0x180>
              Board1_DW.is_Restablish = Board1_IN_Received_Ping;
 80046f6:	4b6a      	ldr	r3, [pc, #424]	@ (80048a0 <Board1_step+0x310>)
 80046f8:	2204      	movs	r2, #4
 80046fa:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_setSTalk();
 80046fe:	f7fc fd3a 	bl	8001176 <Board1_setSTalk>
              Board1_DW.time_comm = Board1_get_time();
 8004702:	f7fc fd44 	bl	800118e <Board1_get_time>
 8004706:	4603      	mov	r3, r0
 8004708:	4a65      	ldr	r2, [pc, #404]	@ (80048a0 <Board1_step+0x310>)
 800470a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 800470e:	e0b4      	b.n	800487a <Board1_step+0x2ea>
              Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 8004710:	4b63      	ldr	r3, [pc, #396]	@ (80048a0 <Board1_step+0x310>)
 8004712:	2203      	movs	r2, #3
 8004714:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_waitPing();
 8004718:	f7fc fd56 	bl	80011c8 <Board1_waitPing>
              Board1_resetSTalk();
 800471c:	f7fc fd5e 	bl	80011dc <Board1_resetSTalk>
              Board1_DW.time_comm = Board1_get_time();
 8004720:	f7fc fd35 	bl	800118e <Board1_get_time>
 8004724:	4603      	mov	r3, r0
 8004726:	4a5e      	ldr	r2, [pc, #376]	@ (80048a0 <Board1_step+0x310>)
 8004728:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 800472c:	e0a5      	b.n	800487a <Board1_step+0x2ea>
            b = Board1_check_elapsed_time_us(Board1_DW.time_comm,
 800472e:	4b5c      	ldr	r3, [pc, #368]	@ (80048a0 <Board1_step+0x310>)
 8004730:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004734:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004738:	4618      	mov	r0, r3
 800473a:	f7fc fd08 	bl	800114e <Board1_check_elapsed_time_us>
 800473e:	4603      	mov	r3, r0
 8004740:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004742:	79fb      	ldrb	r3, [r7, #7]
 8004744:	2b00      	cmp	r3, #0
 8004746:	f000 8098 	beq.w	800487a <Board1_step+0x2ea>
              Board1_suspend_RX_TX();
 800474a:	f7fc fd0e 	bl	800116a <Board1_suspend_RX_TX>
              Board1_setSTalk();
 800474e:	f7fc fd12 	bl	8001176 <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004752:	4b53      	ldr	r3, [pc, #332]	@ (80048a0 <Board1_step+0x310>)
 8004754:	2200      	movs	r2, #0
 8004756:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 800475a:	4b51      	ldr	r3, [pc, #324]	@ (80048a0 <Board1_step+0x310>)
 800475c:	2202      	movs	r2, #2
 800475e:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 8004762:	e08a      	b.n	800487a <Board1_step+0x2ea>
          b = !Board1_isMTalkhigh();
 8004764:	f7fc fd40 	bl	80011e8 <Board1_isMTalkhigh>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	bf0c      	ite	eq
 800476e:	2301      	moveq	r3, #1
 8004770:	2300      	movne	r3, #0
 8004772:	b2db      	uxtb	r3, r3
 8004774:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8004776:	79fb      	ldrb	r3, [r7, #7]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00c      	beq.n	8004796 <Board1_step+0x206>
            Board1_DW.is_Restablish = Board1_IN_Send_ping;
 800477c:	4b48      	ldr	r3, [pc, #288]	@ (80048a0 <Board1_step+0x310>)
 800477e:	2205      	movs	r2, #5
 8004780:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
            Board1_sendPing();
 8004784:	f7fc fcfd 	bl	8001182 <Board1_sendPing>
            Board1_DW.time_comm = Board1_get_time();
 8004788:	f7fc fd01 	bl	800118e <Board1_get_time>
 800478c:	4603      	mov	r3, r0
 800478e:	4a44      	ldr	r2, [pc, #272]	@ (80048a0 <Board1_step+0x310>)
 8004790:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 8004794:	e073      	b.n	800487e <Board1_step+0x2ee>
            b = Board1_check_elapsed_time_us(Board1_DW.time_comm,
 8004796:	4b42      	ldr	r3, [pc, #264]	@ (80048a0 <Board1_step+0x310>)
 8004798:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800479c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80047a0:	4618      	mov	r0, r3
 80047a2:	f7fc fcd4 	bl	800114e <Board1_check_elapsed_time_us>
 80047a6:	4603      	mov	r3, r0
 80047a8:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80047aa:	79fb      	ldrb	r3, [r7, #7]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d066      	beq.n	800487e <Board1_step+0x2ee>
              Board1_suspend_RX_TX();
 80047b0:	f7fc fcdb 	bl	800116a <Board1_suspend_RX_TX>
              Board1_setSTalk();
 80047b4:	f7fc fcdf 	bl	8001176 <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 80047b8:	4b39      	ldr	r3, [pc, #228]	@ (80048a0 <Board1_step+0x310>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 80047c0:	4b37      	ldr	r3, [pc, #220]	@ (80048a0 <Board1_step+0x310>)
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 80047c8:	e059      	b.n	800487e <Board1_step+0x2ee>
          b = Board1_dataSended();
 80047ca:	f7fc fd14 	bl	80011f6 <Board1_dataSended>
 80047ce:	4603      	mov	r3, r0
 80047d0:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80047d2:	79fb      	ldrb	r3, [r7, #7]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00a      	beq.n	80047ee <Board1_step+0x25e>
            Board1_DW.is_Restablish = Board1_IN_Ping_sended;
 80047d8:	4b31      	ldr	r3, [pc, #196]	@ (80048a0 <Board1_step+0x310>)
 80047da:	2202      	movs	r2, #2
 80047dc:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
            Board1_DW.time_comm = Board1_get_time();
 80047e0:	f7fc fcd5 	bl	800118e <Board1_get_time>
 80047e4:	4603      	mov	r3, r0
 80047e6:	4a2e      	ldr	r2, [pc, #184]	@ (80048a0 <Board1_step+0x310>)
 80047e8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 80047ec:	e049      	b.n	8004882 <Board1_step+0x2f2>
            b = Board1_check_elapsed_time_us(Board1_DW.time_comm,
 80047ee:	4b2c      	ldr	r3, [pc, #176]	@ (80048a0 <Board1_step+0x310>)
 80047f0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80047f4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7fc fca8 	bl	800114e <Board1_check_elapsed_time_us>
 80047fe:	4603      	mov	r3, r0
 8004800:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004802:	79fb      	ldrb	r3, [r7, #7]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d03c      	beq.n	8004882 <Board1_step+0x2f2>
              Board1_suspend_RX_TX();
 8004808:	f7fc fcaf 	bl	800116a <Board1_suspend_RX_TX>
              Board1_setSTalk();
 800480c:	f7fc fcb3 	bl	8001176 <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004810:	4b23      	ldr	r3, [pc, #140]	@ (80048a0 <Board1_step+0x310>)
 8004812:	2200      	movs	r2, #0
 8004814:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004818:	4b21      	ldr	r3, [pc, #132]	@ (80048a0 <Board1_step+0x310>)
 800481a:	2202      	movs	r2, #2
 800481c:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 8004820:	e02f      	b.n	8004882 <Board1_step+0x2f2>
          if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 8004822:	f7fc fc8d 	bl	8001140 <Board1_isSessionhigh>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d017      	beq.n	800485c <Board1_step+0x2cc>
 800482c:	f7fc fcdc 	bl	80011e8 <Board1_isMTalkhigh>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d012      	beq.n	800485c <Board1_step+0x2cc>
            Board1_DW.retransmitted = 0U;
 8004836:	4b1a      	ldr	r3, [pc, #104]	@ (80048a0 <Board1_step+0x310>)
 8004838:	2200      	movs	r2, #0
 800483a:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
            Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 800483e:	4b18      	ldr	r3, [pc, #96]	@ (80048a0 <Board1_step+0x310>)
 8004840:	2203      	movs	r2, #3
 8004842:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
            Board1_waitPing();
 8004846:	f7fc fcbf 	bl	80011c8 <Board1_waitPing>
            Board1_resetSTalk();
 800484a:	f7fc fcc7 	bl	80011dc <Board1_resetSTalk>
            Board1_DW.time_comm = Board1_get_time();
 800484e:	f7fc fc9e 	bl	800118e <Board1_get_time>
 8004852:	4603      	mov	r3, r0
 8004854:	4a12      	ldr	r2, [pc, #72]	@ (80048a0 <Board1_step+0x310>)
 8004856:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 800485a:	e013      	b.n	8004884 <Board1_step+0x2f4>
            Board1_suspend_RX_TX();
 800485c:	f7fc fc85 	bl	800116a <Board1_suspend_RX_TX>
            Board1_setSTalk();
 8004860:	f7fc fc89 	bl	8001176 <Board1_setSTalk>
            Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004864:	4b0e      	ldr	r3, [pc, #56]	@ (80048a0 <Board1_step+0x310>)
 8004866:	2200      	movs	r2, #0
 8004868:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
            Board1_DW.is_Degraded = Board1_IN_Restarting;
 800486c:	4b0c      	ldr	r3, [pc, #48]	@ (80048a0 <Board1_step+0x310>)
 800486e:	2202      	movs	r2, #2
 8004870:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 8004874:	e006      	b.n	8004884 <Board1_step+0x2f4>
          break;
 8004876:	bf00      	nop
 8004878:	e010      	b.n	800489c <Board1_step+0x30c>
          break;
 800487a:	bf00      	nop
 800487c:	e00e      	b.n	800489c <Board1_step+0x30c>
          break;
 800487e:	bf00      	nop
 8004880:	e00c      	b.n	800489c <Board1_step+0x30c>
          break;
 8004882:	bf00      	nop
        break;
 8004884:	e00a      	b.n	800489c <Board1_step+0x30c>
        Board1_DW.is_Degraded = Board1_IN_Restablish;
 8004886:	4b06      	ldr	r3, [pc, #24]	@ (80048a0 <Board1_step+0x310>)
 8004888:	2201      	movs	r2, #1
 800488a:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
        Board1_stop_motors();
 800488e:	f7fc fcb9 	bl	8001204 <Board1_stop_motors>
        Board1_DW.is_Restablish = Board1_IN_Waiting_to_restablish;
 8004892:	4b03      	ldr	r3, [pc, #12]	@ (80048a0 <Board1_step+0x310>)
 8004894:	2206      	movs	r2, #6
 8004896:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
        break;
 800489a:	e000      	b.n	800489e <Board1_step+0x30e>
        break;
 800489c:	bf00      	nop
      break;
 800489e:	e035      	b.n	800490c <Board1_step+0x37c>
 80048a0:	20000248 	.word	0x20000248
      if (Board1_DW.is_active_Supervisor != 0) {
 80048a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004914 <Board1_step+0x384>)
 80048a6:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <Board1_step+0x322>
        Board1_Supervisor();
 80048ae:	f7ff fbe1 	bl	8004074 <Board1_Supervisor>
      if (Board1_DW.is_Supervision_task == Board1_IN_Normal) {
 80048b2:	4b18      	ldr	r3, [pc, #96]	@ (8004914 <Board1_step+0x384>)
 80048b4:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d124      	bne.n	8004906 <Board1_step+0x376>
        if (Board1_DW.is_active_Moving_obstacle != 0) {
 80048bc:	4b15      	ldr	r3, [pc, #84]	@ (8004914 <Board1_step+0x384>)
 80048be:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d001      	beq.n	80048ca <Board1_step+0x33a>
          Board1_Moving_obstacle();
 80048c6:	f7fe ff35 	bl	8003734 <Board1_Moving_obstacle>
        if (Board1_DW.is_active_Combo != 0) {
 80048ca:	4b12      	ldr	r3, [pc, #72]	@ (8004914 <Board1_step+0x384>)
 80048cc:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d001      	beq.n	80048d8 <Board1_step+0x348>
          Board1_Combo();
 80048d4:	f7ff f8da 	bl	8003a8c <Board1_Combo>
        if (Board1_DW.is_active_Battery_temperature_m != 0) {
 80048d8:	4b0e      	ldr	r3, [pc, #56]	@ (8004914 <Board1_step+0x384>)
 80048da:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d001      	beq.n	80048e6 <Board1_step+0x356>
          Boa_Battery_temperature_manager();
 80048e2:	f7ff f9c1 	bl	8003c68 <Boa_Battery_temperature_manager>
        if (Board1_DW.is_active_Actions != 0) {
 80048e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004914 <Board1_step+0x384>)
 80048e8:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d00a      	beq.n	8004906 <Board1_step+0x376>
          Board1_Actions();
 80048f0:	f7fe fcb8 	bl	8003264 <Board1_Actions>
      break;
 80048f4:	e007      	b.n	8004906 <Board1_step+0x376>
      if (Board1_DW.is_Single_Board == Board1_IN_Other_board_failure) {
 80048f6:	4b07      	ldr	r3, [pc, #28]	@ (8004914 <Board1_step+0x384>)
 80048f8:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d104      	bne.n	800490a <Board1_step+0x37a>
        Board1_stop_motors();
 8004900:	f7fc fc80 	bl	8001204 <Board1_stop_motors>
      break;
 8004904:	e001      	b.n	800490a <Board1_step+0x37a>
      break;
 8004906:	bf00      	nop
 8004908:	e000      	b.n	800490c <Board1_step+0x37c>
      break;
 800490a:	bf00      	nop
}
 800490c:	bf00      	nop
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	20000248 	.word	0x20000248

08004918 <Board1_initialize>:

/* Model initialize function */
void Board1_initialize(void)
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0
  /* SystemInitialize for Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 800491c:	4b04      	ldr	r3, [pc, #16]	@ (8004930 <Board1_initialize+0x18>)
 800491e:	f04f 32ff 	mov.w	r2, #4294967295
 8004922:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
}
 8004926:	bf00      	nop
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr
 8004930:	20000248 	.word	0x20000248

08004934 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b08c      	sub	sp, #48	@ 0x30
 8004938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800493a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800493e:	2200      	movs	r2, #0
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	605a      	str	r2, [r3, #4]
 8004944:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004946:	1d3b      	adds	r3, r7, #4
 8004948:	2220      	movs	r2, #32
 800494a:	2100      	movs	r1, #0
 800494c:	4618      	mov	r0, r3
 800494e:	f010 f8b6 	bl	8014abe <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004952:	4b32      	ldr	r3, [pc, #200]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004954:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004958:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800495a:	4b30      	ldr	r3, [pc, #192]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 800495c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004960:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004962:	4b2e      	ldr	r3, [pc, #184]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004964:	2200      	movs	r2, #0
 8004966:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004968:	4b2c      	ldr	r3, [pc, #176]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 800496a:	2200      	movs	r2, #0
 800496c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800496e:	4b2b      	ldr	r3, [pc, #172]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004970:	2200      	movs	r2, #0
 8004972:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004974:	4b29      	ldr	r3, [pc, #164]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004976:	2200      	movs	r2, #0
 8004978:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800497a:	4b28      	ldr	r3, [pc, #160]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 800497c:	2204      	movs	r2, #4
 800497e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004980:	4b26      	ldr	r3, [pc, #152]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004982:	2200      	movs	r2, #0
 8004984:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004986:	4b25      	ldr	r3, [pc, #148]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004988:	2200      	movs	r2, #0
 800498a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800498c:	4b23      	ldr	r3, [pc, #140]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 800498e:	2201      	movs	r2, #1
 8004990:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004992:	4b22      	ldr	r3, [pc, #136]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004994:	2200      	movs	r2, #0
 8004996:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800499a:	4b20      	ldr	r3, [pc, #128]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 800499c:	2200      	movs	r2, #0
 800499e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80049a0:	4b1e      	ldr	r3, [pc, #120]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80049a6:	4b1d      	ldr	r3, [pc, #116]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80049ae:	4b1b      	ldr	r3, [pc, #108]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80049b4:	4b19      	ldr	r3, [pc, #100]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80049bc:	4817      	ldr	r0, [pc, #92]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 80049be:	f004 fc43 	bl	8009248 <HAL_ADC_Init>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d001      	beq.n	80049cc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80049c8:	f002 fef8 	bl	80077bc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80049cc:	2300      	movs	r3, #0
 80049ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80049d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049d4:	4619      	mov	r1, r3
 80049d6:	4811      	ldr	r0, [pc, #68]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 80049d8:	f005 fec4 	bl	800a764 <HAL_ADCEx_MultiModeConfigChannel>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d001      	beq.n	80049e6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80049e2:	f002 feeb 	bl	80077bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 80049e6:	4b0e      	ldr	r3, [pc, #56]	@ (8004a20 <MX_ADC1_Init+0xec>)
 80049e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80049ea:	2306      	movs	r3, #6
 80049ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80049ee:	2300      	movs	r3, #0
 80049f0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80049f2:	237f      	movs	r3, #127	@ 0x7f
 80049f4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80049f6:	2304      	movs	r3, #4
 80049f8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80049fa:	2300      	movs	r3, #0
 80049fc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80049fe:	1d3b      	adds	r3, r7, #4
 8004a00:	4619      	mov	r1, r3
 8004a02:	4806      	ldr	r0, [pc, #24]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004a04:	f005 f808 	bl	8009a18 <HAL_ADC_ConfigChannel>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d001      	beq.n	8004a12 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004a0e:	f002 fed5 	bl	80077bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004a12:	bf00      	nop
 8004a14:	3730      	adds	r7, #48	@ 0x30
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	2000039c 	.word	0x2000039c
 8004a20:	c3210000 	.word	0xc3210000

08004a24 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b09e      	sub	sp, #120	@ 0x78
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a2c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004a30:	2200      	movs	r2, #0
 8004a32:	601a      	str	r2, [r3, #0]
 8004a34:	605a      	str	r2, [r3, #4]
 8004a36:	609a      	str	r2, [r3, #8]
 8004a38:	60da      	str	r2, [r3, #12]
 8004a3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a3c:	f107 0310 	add.w	r3, r7, #16
 8004a40:	2254      	movs	r2, #84	@ 0x54
 8004a42:	2100      	movs	r1, #0
 8004a44:	4618      	mov	r0, r3
 8004a46:	f010 f83a 	bl	8014abe <memset>
  if(adcHandle->Instance==ADC1)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a52:	d133      	bne.n	8004abc <HAL_ADC_MspInit+0x98>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004a54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a58:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004a5a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004a5e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a60:	f107 0310 	add.w	r3, r7, #16
 8004a64:	4618      	mov	r0, r3
 8004a66:	f007 fd89 	bl	800c57c <HAL_RCCEx_PeriphCLKConfig>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d001      	beq.n	8004a74 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004a70:	f002 fea4 	bl	80077bc <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004a74:	4b13      	ldr	r3, [pc, #76]	@ (8004ac4 <HAL_ADC_MspInit+0xa0>)
 8004a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a78:	4a12      	ldr	r2, [pc, #72]	@ (8004ac4 <HAL_ADC_MspInit+0xa0>)
 8004a7a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004a7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a80:	4b10      	ldr	r3, [pc, #64]	@ (8004ac4 <HAL_ADC_MspInit+0xa0>)
 8004a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a88:	60fb      	str	r3, [r7, #12]
 8004a8a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac4 <HAL_ADC_MspInit+0xa0>)
 8004a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a90:	4a0c      	ldr	r2, [pc, #48]	@ (8004ac4 <HAL_ADC_MspInit+0xa0>)
 8004a92:	f043 0304 	orr.w	r3, r3, #4
 8004a96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a98:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac4 <HAL_ADC_MspInit+0xa0>)
 8004a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	60bb      	str	r3, [r7, #8]
 8004aa2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004aa4:	2308      	movs	r3, #8
 8004aa6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aac:	2300      	movs	r3, #0
 8004aae:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ab0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	4804      	ldr	r0, [pc, #16]	@ (8004ac8 <HAL_ADC_MspInit+0xa4>)
 8004ab8:	f006 fd82 	bl	800b5c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004abc:	bf00      	nop
 8004abe:	3778      	adds	r7, #120	@ 0x78
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40021000 	.word	0x40021000
 8004ac8:	48000800 	.word	0x48000800

08004acc <ramp>:

/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
static inline float ramp(float current, float target, float step){
 8004acc:	b480      	push	{r7}
 8004ace:	b085      	sub	sp, #20
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	ed87 0a03 	vstr	s0, [r7, #12]
 8004ad6:	edc7 0a02 	vstr	s1, [r7, #8]
 8004ada:	ed87 1a01 	vstr	s2, [r7, #4]
    if (current < target - step)
 8004ade:	ed97 7a02 	vldr	s14, [r7, #8]
 8004ae2:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ae6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004aea:	ed97 7a03 	vldr	s14, [r7, #12]
 8004aee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004af6:	d506      	bpl.n	8004b06 <ramp+0x3a>
        return current + step;
 8004af8:	ed97 7a03 	vldr	s14, [r7, #12]
 8004afc:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b04:	e015      	b.n	8004b32 <ramp+0x66>
    else if (current > target + step)
 8004b06:	ed97 7a02 	vldr	s14, [r7, #8]
 8004b0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b12:	ed97 7a03 	vldr	s14, [r7, #12]
 8004b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b1e:	dd06      	ble.n	8004b2e <ramp+0x62>
        return current - step;
 8004b20:	ed97 7a03 	vldr	s14, [r7, #12]
 8004b24:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b2c:	e001      	b.n	8004b32 <ramp+0x66>
    else
        return target;
 8004b2e:	edd7 7a02 	vldr	s15, [r7, #8]
}
 8004b32:	eeb0 0a67 	vmov.f32	s0, s15
 8004b36:	3714      	adds	r7, #20
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr

08004b40 <init_encoders_supervision>:
  * @param  None
  * @retval None
  */
/* USER CODE BEGIN Init */
static Encoder_Status_t init_encoders_supervision(void)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	af00      	add	r7, sp, #0
    if (encoder_init(&encoder_FA, ENCODER_HW_CONFIG[ENCODER_FA].htim, &ENCODER_HW_CONFIG[ENCODER_FA].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8004b44:	4b1f      	ldr	r3, [pc, #124]	@ (8004bc4 <init_encoders_supervision+0x84>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8004bc8 <init_encoders_supervision+0x88>
 8004b4c:	4a1f      	ldr	r2, [pc, #124]	@ (8004bcc <init_encoders_supervision+0x8c>)
 8004b4e:	4619      	mov	r1, r3
 8004b50:	481f      	ldr	r0, [pc, #124]	@ (8004bd0 <init_encoders_supervision+0x90>)
 8004b52:	f001 fbc1 	bl	80062d8 <encoder_init>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d002      	beq.n	8004b62 <init_encoders_supervision+0x22>
        return ENCODER_ERR;
 8004b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b60:	e02d      	b.n	8004bbe <init_encoders_supervision+0x7e>
    }

    if (encoder_init(&encoder_FB, ENCODER_HW_CONFIG[ENCODER_FB].htim, &ENCODER_HW_CONFIG[ENCODER_FB].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8004b62:	4b18      	ldr	r3, [pc, #96]	@ (8004bc4 <init_encoders_supervision+0x84>)
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8004bc8 <init_encoders_supervision+0x88>
 8004b6a:	4a1a      	ldr	r2, [pc, #104]	@ (8004bd4 <init_encoders_supervision+0x94>)
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	481a      	ldr	r0, [pc, #104]	@ (8004bd8 <init_encoders_supervision+0x98>)
 8004b70:	f001 fbb2 	bl	80062d8 <encoder_init>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d002      	beq.n	8004b80 <init_encoders_supervision+0x40>
        return ENCODER_ERR;
 8004b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b7e:	e01e      	b.n	8004bbe <init_encoders_supervision+0x7e>
    }

    if (encoder_init(&encoder_BA, ENCODER_HW_CONFIG[ENCODER_BA].htim, &ENCODER_HW_CONFIG[ENCODER_BA].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8004b80:	4b10      	ldr	r3, [pc, #64]	@ (8004bc4 <init_encoders_supervision+0x84>)
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8004bc8 <init_encoders_supervision+0x88>
 8004b88:	4a14      	ldr	r2, [pc, #80]	@ (8004bdc <init_encoders_supervision+0x9c>)
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	4814      	ldr	r0, [pc, #80]	@ (8004be0 <init_encoders_supervision+0xa0>)
 8004b8e:	f001 fba3 	bl	80062d8 <encoder_init>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d002      	beq.n	8004b9e <init_encoders_supervision+0x5e>
        return ENCODER_ERR;
 8004b98:	f04f 33ff 	mov.w	r3, #4294967295
 8004b9c:	e00f      	b.n	8004bbe <init_encoders_supervision+0x7e>
    }

    if (encoder_init(&encoder_BB, ENCODER_HW_CONFIG[ENCODER_BB].htim, &ENCODER_HW_CONFIG[ENCODER_BB].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8004b9e:	4b09      	ldr	r3, [pc, #36]	@ (8004bc4 <init_encoders_supervision+0x84>)
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba2:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8004bc8 <init_encoders_supervision+0x88>
 8004ba6:	4a0f      	ldr	r2, [pc, #60]	@ (8004be4 <init_encoders_supervision+0xa4>)
 8004ba8:	4619      	mov	r1, r3
 8004baa:	480f      	ldr	r0, [pc, #60]	@ (8004be8 <init_encoders_supervision+0xa8>)
 8004bac:	f001 fb94 	bl	80062d8 <encoder_init>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d002      	beq.n	8004bbc <init_encoders_supervision+0x7c>
        return ENCODER_ERR;
 8004bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8004bba:	e000      	b.n	8004bbe <init_encoders_supervision+0x7e>
    }

    return ENCODER_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	08016c54 	.word	0x08016c54
 8004bc8:	42700000 	.word	0x42700000
 8004bcc:	08016c58 	.word	0x08016c58
 8004bd0:	20000418 	.word	0x20000418
 8004bd4:	08016c64 	.word	0x08016c64
 8004bd8:	20000434 	.word	0x20000434
 8004bdc:	08016c70 	.word	0x08016c70
 8004be0:	20000450 	.word	0x20000450
 8004be4:	08016c7c 	.word	0x08016c7c
 8004be8:	2000046c 	.word	0x2000046c

08004bec <init_encoders_pid>:

static Encoder_Status_t init_encoders_pid(void){
 8004bec:	b580      	push	{r7, lr}
 8004bee:	af00      	add	r7, sp, #0
    if (encoder_init(&encoder_FA_pid, ENCODER_HW_CONFIG[ENCODER_FA].htim, &ENCODER_HW_CONFIG[ENCODER_FA].calib, PID_PERIOD) != ENCODER_OK){
 8004bf0:	4b1f      	ldr	r3, [pc, #124]	@ (8004c70 <init_encoders_pid+0x84>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8004bf8:	4a1e      	ldr	r2, [pc, #120]	@ (8004c74 <init_encoders_pid+0x88>)
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	481e      	ldr	r0, [pc, #120]	@ (8004c78 <init_encoders_pid+0x8c>)
 8004bfe:	f001 fb6b 	bl	80062d8 <encoder_init>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d002      	beq.n	8004c0e <init_encoders_pid+0x22>
        return ENCODER_ERR;
 8004c08:	f04f 33ff 	mov.w	r3, #4294967295
 8004c0c:	e02d      	b.n	8004c6a <init_encoders_pid+0x7e>
    }

    if (encoder_init(&encoder_FB_pid, ENCODER_HW_CONFIG[ENCODER_FB].htim, &ENCODER_HW_CONFIG[ENCODER_FB].calib, PID_PERIOD) != ENCODER_OK){
 8004c0e:	4b18      	ldr	r3, [pc, #96]	@ (8004c70 <init_encoders_pid+0x84>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8004c16:	4a19      	ldr	r2, [pc, #100]	@ (8004c7c <init_encoders_pid+0x90>)
 8004c18:	4619      	mov	r1, r3
 8004c1a:	4819      	ldr	r0, [pc, #100]	@ (8004c80 <init_encoders_pid+0x94>)
 8004c1c:	f001 fb5c 	bl	80062d8 <encoder_init>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d002      	beq.n	8004c2c <init_encoders_pid+0x40>
        return ENCODER_ERR;
 8004c26:	f04f 33ff 	mov.w	r3, #4294967295
 8004c2a:	e01e      	b.n	8004c6a <init_encoders_pid+0x7e>
    }

    if (encoder_init(&encoder_BA_pid, ENCODER_HW_CONFIG[ENCODER_BA].htim, &ENCODER_HW_CONFIG[ENCODER_BA].calib, PID_PERIOD) != ENCODER_OK){
 8004c2c:	4b10      	ldr	r3, [pc, #64]	@ (8004c70 <init_encoders_pid+0x84>)
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8004c34:	4a13      	ldr	r2, [pc, #76]	@ (8004c84 <init_encoders_pid+0x98>)
 8004c36:	4619      	mov	r1, r3
 8004c38:	4813      	ldr	r0, [pc, #76]	@ (8004c88 <init_encoders_pid+0x9c>)
 8004c3a:	f001 fb4d 	bl	80062d8 <encoder_init>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d002      	beq.n	8004c4a <init_encoders_pid+0x5e>
        return ENCODER_ERR;
 8004c44:	f04f 33ff 	mov.w	r3, #4294967295
 8004c48:	e00f      	b.n	8004c6a <init_encoders_pid+0x7e>
    }

    if (encoder_init(&encoder_BB_pid, ENCODER_HW_CONFIG[ENCODER_BB].htim, &ENCODER_HW_CONFIG[ENCODER_BB].calib, PID_PERIOD) != ENCODER_OK){
 8004c4a:	4b09      	ldr	r3, [pc, #36]	@ (8004c70 <init_encoders_pid+0x84>)
 8004c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c4e:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8004c52:	4a0e      	ldr	r2, [pc, #56]	@ (8004c8c <init_encoders_pid+0xa0>)
 8004c54:	4619      	mov	r1, r3
 8004c56:	480e      	ldr	r0, [pc, #56]	@ (8004c90 <init_encoders_pid+0xa4>)
 8004c58:	f001 fb3e 	bl	80062d8 <encoder_init>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d002      	beq.n	8004c68 <init_encoders_pid+0x7c>
        return ENCODER_ERR;
 8004c62:	f04f 33ff 	mov.w	r3, #4294967295
 8004c66:	e000      	b.n	8004c6a <init_encoders_pid+0x7e>
    }

    return ENCODER_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	08016c54 	.word	0x08016c54
 8004c74:	08016c58 	.word	0x08016c58
 8004c78:	20000488 	.word	0x20000488
 8004c7c:	08016c64 	.word	0x08016c64
 8004c80:	200004a4 	.word	0x200004a4
 8004c84:	08016c70 	.word	0x08016c70
 8004c88:	200004c0 	.word	0x200004c0
 8004c8c:	08016c7c 	.word	0x08016c7c
 8004c90:	200004dc 	.word	0x200004dc

08004c94 <init_motors>:

static Motor_Status_t init_motors(void)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	af00      	add	r7, sp, #0
    if (motor_init(&motor_FA, MOTOR_HW_CONFIG[MOTOR_FA].htim, MOTOR_HW_CONFIG[MOTOR_FA].channel, &MOTOR_HW_CONFIG[MOTOR_FA].calib) != MOTOR_OK){
 8004c98:	4b1d      	ldr	r3, [pc, #116]	@ (8004d10 <init_motors+0x7c>)
 8004c9a:	6819      	ldr	r1, [r3, #0]
 8004c9c:	4b1c      	ldr	r3, [pc, #112]	@ (8004d10 <init_motors+0x7c>)
 8004c9e:	685a      	ldr	r2, [r3, #4]
 8004ca0:	4b1c      	ldr	r3, [pc, #112]	@ (8004d14 <init_motors+0x80>)
 8004ca2:	481d      	ldr	r0, [pc, #116]	@ (8004d18 <init_motors+0x84>)
 8004ca4:	f002 fe49 	bl	800793a <motor_init>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d002      	beq.n	8004cb4 <init_motors+0x20>
        return MOTOR_ERR;
 8004cae:	f04f 33ff 	mov.w	r3, #4294967295
 8004cb2:	e02a      	b.n	8004d0a <init_motors+0x76>
    }

    if (motor_init(&motor_FB, MOTOR_HW_CONFIG[MOTOR_FB].htim, MOTOR_HW_CONFIG[MOTOR_FB].channel, &MOTOR_HW_CONFIG[MOTOR_FB].calib) != MOTOR_OK){
 8004cb4:	4b16      	ldr	r3, [pc, #88]	@ (8004d10 <init_motors+0x7c>)
 8004cb6:	6919      	ldr	r1, [r3, #16]
 8004cb8:	4b15      	ldr	r3, [pc, #84]	@ (8004d10 <init_motors+0x7c>)
 8004cba:	695a      	ldr	r2, [r3, #20]
 8004cbc:	4b17      	ldr	r3, [pc, #92]	@ (8004d1c <init_motors+0x88>)
 8004cbe:	4818      	ldr	r0, [pc, #96]	@ (8004d20 <init_motors+0x8c>)
 8004cc0:	f002 fe3b 	bl	800793a <motor_init>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d002      	beq.n	8004cd0 <init_motors+0x3c>
        return MOTOR_ERR;
 8004cca:	f04f 33ff 	mov.w	r3, #4294967295
 8004cce:	e01c      	b.n	8004d0a <init_motors+0x76>
    }

    if (motor_init(&motor_BA, MOTOR_HW_CONFIG[MOTOR_BA].htim, MOTOR_HW_CONFIG[MOTOR_BA].channel, &MOTOR_HW_CONFIG[MOTOR_BA].calib) != MOTOR_OK){
 8004cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8004d10 <init_motors+0x7c>)
 8004cd2:	6a19      	ldr	r1, [r3, #32]
 8004cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8004d10 <init_motors+0x7c>)
 8004cd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004cd8:	4b12      	ldr	r3, [pc, #72]	@ (8004d24 <init_motors+0x90>)
 8004cda:	4813      	ldr	r0, [pc, #76]	@ (8004d28 <init_motors+0x94>)
 8004cdc:	f002 fe2d 	bl	800793a <motor_init>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d002      	beq.n	8004cec <init_motors+0x58>
        return MOTOR_ERR;
 8004ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8004cea:	e00e      	b.n	8004d0a <init_motors+0x76>
    }

    if (motor_init(&motor_BB, MOTOR_HW_CONFIG[MOTOR_BB].htim, MOTOR_HW_CONFIG[MOTOR_BB].channel, &MOTOR_HW_CONFIG[MOTOR_BB].calib) != MOTOR_OK){
 8004cec:	4b08      	ldr	r3, [pc, #32]	@ (8004d10 <init_motors+0x7c>)
 8004cee:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004cf0:	4b07      	ldr	r3, [pc, #28]	@ (8004d10 <init_motors+0x7c>)
 8004cf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cf4:	4b0d      	ldr	r3, [pc, #52]	@ (8004d2c <init_motors+0x98>)
 8004cf6:	480e      	ldr	r0, [pc, #56]	@ (8004d30 <init_motors+0x9c>)
 8004cf8:	f002 fe1f 	bl	800793a <motor_init>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d002      	beq.n	8004d08 <init_motors+0x74>
        return MOTOR_ERR;
 8004d02:	f04f 33ff 	mov.w	r3, #4294967295
 8004d06:	e000      	b.n	8004d0a <init_motors+0x76>
    }

    return MOTOR_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	08016c14 	.word	0x08016c14
 8004d14:	08016c1c 	.word	0x08016c1c
 8004d18:	20000500 	.word	0x20000500
 8004d1c:	08016c2c 	.word	0x08016c2c
 8004d20:	20000510 	.word	0x20000510
 8004d24:	08016c3c 	.word	0x08016c3c
 8004d28:	20000520 	.word	0x20000520
 8004d2c:	08016c4c 	.word	0x08016c4c
 8004d30:	20000530 	.word	0x20000530

08004d34 <MX_FREERTOS_Init>:


void MX_FREERTOS_Init(void) {
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af02      	add	r7, sp, #8
	DWD_Init(&hard_rt_deadline_wd, &htim4, SYSTEM_ALIVE_MASK, deadlineProcedure);
 8004d3a:	4b62      	ldr	r3, [pc, #392]	@ (8004ec4 <MX_FREERTOS_Init+0x190>)
 8004d3c:	220f      	movs	r2, #15
 8004d3e:	4962      	ldr	r1, [pc, #392]	@ (8004ec8 <MX_FREERTOS_Init+0x194>)
 8004d40:	4862      	ldr	r0, [pc, #392]	@ (8004ecc <MX_FREERTOS_Init+0x198>)
 8004d42:	f001 fa2b 	bl	800619c <DWD_Init>
	BATT_init(&hadc1);
 8004d46:	4862      	ldr	r0, [pc, #392]	@ (8004ed0 <MX_FREERTOS_Init+0x19c>)
 8004d48:	f000 fe62 	bl	8005a10 <BATT_init>
	TEMP_init(&hadc1);
 8004d4c:	4860      	ldr	r0, [pc, #384]	@ (8004ed0 <MX_FREERTOS_Init+0x19c>)
 8004d4e:	f003 f935 	bl	8007fbc <TEMP_init>

	if (init_encoders_supervision() != ENCODER_OK){
 8004d52:	f7ff fef5 	bl	8004b40 <init_encoders_supervision>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d002      	beq.n	8004d62 <MX_FREERTOS_Init+0x2e>
		Error_Handler();
 8004d5c:	f002 fd2e 	bl	80077bc <Error_Handler>
		return;
 8004d60:	e0ae      	b.n	8004ec0 <MX_FREERTOS_Init+0x18c>
	}
	if (init_encoders_pid() != ENCODER_OK){
 8004d62:	f7ff ff43 	bl	8004bec <init_encoders_pid>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d002      	beq.n	8004d72 <MX_FREERTOS_Init+0x3e>
		Error_Handler();
 8004d6c:	f002 fd26 	bl	80077bc <Error_Handler>
		return;
 8004d70:	e0a6      	b.n	8004ec0 <MX_FREERTOS_Init+0x18c>
	}
	if (init_motors() != MOTOR_OK){
 8004d72:	f7ff ff8f 	bl	8004c94 <init_motors>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d002      	beq.n	8004d82 <MX_FREERTOS_Init+0x4e>
		Error_Handler();
 8004d7c:	f002 fd1e 	bl	80077bc <Error_Handler>
		return;
 8004d80:	e09e      	b.n	8004ec0 <MX_FREERTOS_Init+0x18c>
	}

	if (PID_Law_init(&pid_FA, a1, b0_FA, b1_FA) != PID_LAW_OK) {
 8004d82:	4b54      	ldr	r3, [pc, #336]	@ (8004ed4 <MX_FREERTOS_Init+0x1a0>)
 8004d84:	edd3 7a00 	vldr	s15, [r3]
 8004d88:	4b53      	ldr	r3, [pc, #332]	@ (8004ed8 <MX_FREERTOS_Init+0x1a4>)
 8004d8a:	ed93 7a00 	vldr	s14, [r3]
 8004d8e:	4b53      	ldr	r3, [pc, #332]	@ (8004edc <MX_FREERTOS_Init+0x1a8>)
 8004d90:	edd3 6a00 	vldr	s13, [r3]
 8004d94:	eeb0 1a66 	vmov.f32	s2, s13
 8004d98:	eef0 0a47 	vmov.f32	s1, s14
 8004d9c:	eeb0 0a67 	vmov.f32	s0, s15
 8004da0:	484f      	ldr	r0, [pc, #316]	@ (8004ee0 <MX_FREERTOS_Init+0x1ac>)
 8004da2:	f002 fe1e 	bl	80079e2 <PID_Law_init>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d002      	beq.n	8004db2 <MX_FREERTOS_Init+0x7e>
	    Error_Handler();
 8004dac:	f002 fd06 	bl	80077bc <Error_Handler>
		return;
 8004db0:	e086      	b.n	8004ec0 <MX_FREERTOS_Init+0x18c>
	}

	if (PID_Law_init(&pid_FB, a1, b0_FB, b1_FB) != PID_LAW_OK) {
 8004db2:	4b48      	ldr	r3, [pc, #288]	@ (8004ed4 <MX_FREERTOS_Init+0x1a0>)
 8004db4:	edd3 7a00 	vldr	s15, [r3]
 8004db8:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee4 <MX_FREERTOS_Init+0x1b0>)
 8004dba:	ed93 7a00 	vldr	s14, [r3]
 8004dbe:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee8 <MX_FREERTOS_Init+0x1b4>)
 8004dc0:	edd3 6a00 	vldr	s13, [r3]
 8004dc4:	eeb0 1a66 	vmov.f32	s2, s13
 8004dc8:	eef0 0a47 	vmov.f32	s1, s14
 8004dcc:	eeb0 0a67 	vmov.f32	s0, s15
 8004dd0:	4846      	ldr	r0, [pc, #280]	@ (8004eec <MX_FREERTOS_Init+0x1b8>)
 8004dd2:	f002 fe06 	bl	80079e2 <PID_Law_init>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d002      	beq.n	8004de2 <MX_FREERTOS_Init+0xae>
	    Error_Handler();
 8004ddc:	f002 fcee 	bl	80077bc <Error_Handler>
		return;
 8004de0:	e06e      	b.n	8004ec0 <MX_FREERTOS_Init+0x18c>
	}

	if (PID_Law_init(&pid_BA, a1, b0_BA, b1_BA) != PID_LAW_OK) {
 8004de2:	4b3c      	ldr	r3, [pc, #240]	@ (8004ed4 <MX_FREERTOS_Init+0x1a0>)
 8004de4:	edd3 7a00 	vldr	s15, [r3]
 8004de8:	4b41      	ldr	r3, [pc, #260]	@ (8004ef0 <MX_FREERTOS_Init+0x1bc>)
 8004dea:	ed93 7a00 	vldr	s14, [r3]
 8004dee:	4b41      	ldr	r3, [pc, #260]	@ (8004ef4 <MX_FREERTOS_Init+0x1c0>)
 8004df0:	edd3 6a00 	vldr	s13, [r3]
 8004df4:	eeb0 1a66 	vmov.f32	s2, s13
 8004df8:	eef0 0a47 	vmov.f32	s1, s14
 8004dfc:	eeb0 0a67 	vmov.f32	s0, s15
 8004e00:	483d      	ldr	r0, [pc, #244]	@ (8004ef8 <MX_FREERTOS_Init+0x1c4>)
 8004e02:	f002 fdee 	bl	80079e2 <PID_Law_init>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d002      	beq.n	8004e12 <MX_FREERTOS_Init+0xde>
	    Error_Handler();
 8004e0c:	f002 fcd6 	bl	80077bc <Error_Handler>
	    return;
 8004e10:	e056      	b.n	8004ec0 <MX_FREERTOS_Init+0x18c>
	}

	if (PID_Law_init(&pid_BB, a1, b0_BB, b1_BB) != PID_LAW_OK) {
 8004e12:	4b30      	ldr	r3, [pc, #192]	@ (8004ed4 <MX_FREERTOS_Init+0x1a0>)
 8004e14:	edd3 7a00 	vldr	s15, [r3]
 8004e18:	4b38      	ldr	r3, [pc, #224]	@ (8004efc <MX_FREERTOS_Init+0x1c8>)
 8004e1a:	ed93 7a00 	vldr	s14, [r3]
 8004e1e:	4b38      	ldr	r3, [pc, #224]	@ (8004f00 <MX_FREERTOS_Init+0x1cc>)
 8004e20:	edd3 6a00 	vldr	s13, [r3]
 8004e24:	eeb0 1a66 	vmov.f32	s2, s13
 8004e28:	eef0 0a47 	vmov.f32	s1, s14
 8004e2c:	eeb0 0a67 	vmov.f32	s0, s15
 8004e30:	4834      	ldr	r0, [pc, #208]	@ (8004f04 <MX_FREERTOS_Init+0x1d0>)
 8004e32:	f002 fdd6 	bl	80079e2 <PID_Law_init>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d002      	beq.n	8004e42 <MX_FREERTOS_Init+0x10e>
	    Error_Handler();
 8004e3c:	f002 fcbe 	bl	80077bc <Error_Handler>
	    return;
 8004e40:	e03e      	b.n	8004ec0 <MX_FREERTOS_Init+0x18c>
	}


	led_stripe_init(&cfg);
 8004e42:	4831      	ldr	r0, [pc, #196]	@ (8004f08 <MX_FREERTOS_Init+0x1d4>)
 8004e44:	f001 fdb0 	bl	80069a8 <led_stripe_init>
	led_init(&ledA, ledA_ports, ledA_pins, OFF, led_init_state, 20);
 8004e48:	2314      	movs	r3, #20
 8004e4a:	9301      	str	r3, [sp, #4]
 8004e4c:	4b2f      	ldr	r3, [pc, #188]	@ (8004f0c <MX_FREERTOS_Init+0x1d8>)
 8004e4e:	9300      	str	r3, [sp, #0]
 8004e50:	2300      	movs	r3, #0
 8004e52:	4a2f      	ldr	r2, [pc, #188]	@ (8004f10 <MX_FREERTOS_Init+0x1dc>)
 8004e54:	492f      	ldr	r1, [pc, #188]	@ (8004f14 <MX_FREERTOS_Init+0x1e0>)
 8004e56:	4830      	ldr	r0, [pc, #192]	@ (8004f18 <MX_FREERTOS_Init+0x1e4>)
 8004e58:	f001 fbea 	bl	8006630 <led_init>
	led_init(&ledB, ledB_ports, ledB_pins, OFF, led_init_state, 20);
 8004e5c:	2314      	movs	r3, #20
 8004e5e:	9301      	str	r3, [sp, #4]
 8004e60:	4b2a      	ldr	r3, [pc, #168]	@ (8004f0c <MX_FREERTOS_Init+0x1d8>)
 8004e62:	9300      	str	r3, [sp, #0]
 8004e64:	2300      	movs	r3, #0
 8004e66:	4a2d      	ldr	r2, [pc, #180]	@ (8004f1c <MX_FREERTOS_Init+0x1e8>)
 8004e68:	492d      	ldr	r1, [pc, #180]	@ (8004f20 <MX_FREERTOS_Init+0x1ec>)
 8004e6a:	482e      	ldr	r0, [pc, #184]	@ (8004f24 <MX_FREERTOS_Init+0x1f0>)
 8004e6c:	f001 fbe0 	bl	8006630 <led_init>

	Board1_initialize();
 8004e70:	f7ff fd52 	bl	8004918 <Board1_initialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of supervision */
  supervisionHandle = osThreadNew(supervisionTask, NULL, &supervision_attributes);
 8004e74:	4a2c      	ldr	r2, [pc, #176]	@ (8004f28 <MX_FREERTOS_Init+0x1f4>)
 8004e76:	2100      	movs	r1, #0
 8004e78:	482c      	ldr	r0, [pc, #176]	@ (8004f2c <MX_FREERTOS_Init+0x1f8>)
 8004e7a:	f00b ff59 	bl	8010d30 <osThreadNew>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	4a2b      	ldr	r2, [pc, #172]	@ (8004f30 <MX_FREERTOS_Init+0x1fc>)
 8004e82:	6013      	str	r3, [r2, #0]

  /* creation of readSensors */
  readSensorsHandle = osThreadNew(readSensorsTask, NULL, &readSensors_attributes);
 8004e84:	4a2b      	ldr	r2, [pc, #172]	@ (8004f34 <MX_FREERTOS_Init+0x200>)
 8004e86:	2100      	movs	r1, #0
 8004e88:	482b      	ldr	r0, [pc, #172]	@ (8004f38 <MX_FREERTOS_Init+0x204>)
 8004e8a:	f00b ff51 	bl	8010d30 <osThreadNew>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	4a2a      	ldr	r2, [pc, #168]	@ (8004f3c <MX_FREERTOS_Init+0x208>)
 8004e92:	6013      	str	r3, [r2, #0]

  /* creation of pid */
  pidHandle = osThreadNew(pidTask, NULL, &pid_attributes);
 8004e94:	4a2a      	ldr	r2, [pc, #168]	@ (8004f40 <MX_FREERTOS_Init+0x20c>)
 8004e96:	2100      	movs	r1, #0
 8004e98:	482a      	ldr	r0, [pc, #168]	@ (8004f44 <MX_FREERTOS_Init+0x210>)
 8004e9a:	f00b ff49 	bl	8010d30 <osThreadNew>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	4a29      	ldr	r2, [pc, #164]	@ (8004f48 <MX_FREERTOS_Init+0x214>)
 8004ea2:	6013      	str	r3, [r2, #0]

  /* creation of lights */
  lightsHandle = osThreadNew(lightsTask, NULL, &lights_attributes);
 8004ea4:	4a29      	ldr	r2, [pc, #164]	@ (8004f4c <MX_FREERTOS_Init+0x218>)
 8004ea6:	2100      	movs	r1, #0
 8004ea8:	4829      	ldr	r0, [pc, #164]	@ (8004f50 <MX_FREERTOS_Init+0x21c>)
 8004eaa:	f00b ff41 	bl	8010d30 <osThreadNew>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	4a28      	ldr	r2, [pc, #160]	@ (8004f54 <MX_FREERTOS_Init+0x220>)
 8004eb2:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of SessionEvent */
  SessionEventHandle = osEventFlagsNew(&SessionEvent_attributes);
 8004eb4:	4828      	ldr	r0, [pc, #160]	@ (8004f58 <MX_FREERTOS_Init+0x224>)
 8004eb6:	f00b ffcd 	bl	8010e54 <osEventFlagsNew>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	4a27      	ldr	r2, [pc, #156]	@ (8004f5c <MX_FREERTOS_Init+0x228>)
 8004ebe:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	08005881 	.word	0x08005881
 8004ec8:	20001f88 	.word	0x20001f88
 8004ecc:	20000408 	.word	0x20000408
 8004ed0:	2000039c 	.word	0x2000039c
 8004ed4:	20000000 	.word	0x20000000
 8004ed8:	20000004 	.word	0x20000004
 8004edc:	20000014 	.word	0x20000014
 8004ee0:	20000554 	.word	0x20000554
 8004ee4:	20000008 	.word	0x20000008
 8004ee8:	20000018 	.word	0x20000018
 8004eec:	20000568 	.word	0x20000568
 8004ef0:	2000000c 	.word	0x2000000c
 8004ef4:	2000001c 	.word	0x2000001c
 8004ef8:	2000057c 	.word	0x2000057c
 8004efc:	20000010 	.word	0x20000010
 8004f00:	20000020 	.word	0x20000020
 8004f04:	20000590 	.word	0x20000590
 8004f08:	2000003c 	.word	0x2000003c
 8004f0c:	20000628 	.word	0x20000628
 8004f10:	2000002c 	.word	0x2000002c
 8004f14:	20000024 	.word	0x20000024
 8004f18:	200005fc 	.word	0x200005fc
 8004f1c:	20000038 	.word	0x20000038
 8004f20:	20000030 	.word	0x20000030
 8004f24:	20000610 	.word	0x20000610
 8004f28:	08016b74 	.word	0x08016b74
 8004f2c:	08004f61 	.word	0x08004f61
 8004f30:	2000062c 	.word	0x2000062c
 8004f34:	08016b98 	.word	0x08016b98
 8004f38:	08004f91 	.word	0x08004f91
 8004f3c:	20000ed8 	.word	0x20000ed8
 8004f40:	08016bbc 	.word	0x08016bbc
 8004f44:	080050f1 	.word	0x080050f1
 8004f48:	20001384 	.word	0x20001384
 8004f4c:	08016be0 	.word	0x08016be0
 8004f50:	08005681 	.word	0x08005681
 8004f54:	20001a30 	.word	0x20001a30
 8004f58:	08016c04 	.word	0x08016c04
 8004f5c:	20001cdc 	.word	0x20001cdc

08004f60 <supervisionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_supervisionTask */
void supervisionTask(void *argument)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN supervisionTask */

	for(;;){
			osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8004f68:	4b07      	ldr	r3, [pc, #28]	@ (8004f88 <supervisionTask+0x28>)
 8004f6a:	6818      	ldr	r0, [r3, #0]
 8004f6c:	233c      	movs	r3, #60	@ 0x3c
 8004f6e:	2200      	movs	r2, #0
 8004f70:	2101      	movs	r1, #1
 8004f72:	f00b fff1 	bl	8010f58 <osEventFlagsWait>
			executeSupervision();
 8004f76:	f000 fbd5 	bl	8005724 <executeSupervision>
			DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SUPERVISION);
 8004f7a:	2101      	movs	r1, #1
 8004f7c:	4803      	ldr	r0, [pc, #12]	@ (8004f8c <supervisionTask+0x2c>)
 8004f7e:	f001 f934 	bl	80061ea <DWD_Notify>
			osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8004f82:	bf00      	nop
 8004f84:	e7f0      	b.n	8004f68 <supervisionTask+0x8>
 8004f86:	bf00      	nop
 8004f88:	20001cdc 	.word	0x20001cdc
 8004f8c:	20000408 	.word	0x20000408

08004f90 <readSensorsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readSensorsTask */
void readSensorsTask(void *argument)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b086      	sub	sp, #24
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readSensorsTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8004f98:	f00d fb76 	bl	8012688 <xTaskGetTickCount>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(SUPERVISION_PERIOD);
 8004fa0:	233c      	movs	r3, #60	@ 0x3c
 8004fa2:	617b      	str	r3, [r7, #20]
	real32_T battery_voltage, temperature;

	for(;;){
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004fa4:	f107 0308 	add.w	r3, r7, #8
 8004fa8:	6979      	ldr	r1, [r7, #20]
 8004faa:	4618      	mov	r0, r3
 8004fac:	f00d f9d0 	bl	8012350 <vTaskDelayUntil>

		//debug_read_sensor++;
		if (encoder_readRPM(&encoder_FA) != ENCODER_OK) {
 8004fb0:	4845      	ldr	r0, [pc, #276]	@ (80050c8 <readSensorsTask+0x138>)
 8004fb2:	f001 f9d1 	bl	8006358 <encoder_readRPM>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d001      	beq.n	8004fc0 <readSensorsTask+0x30>
		    Error_Handler();
 8004fbc:	f002 fbfe 	bl	80077bc <Error_Handler>
		}

		if (encoder_readRPM(&encoder_FB) != ENCODER_OK) {
 8004fc0:	4842      	ldr	r0, [pc, #264]	@ (80050cc <readSensorsTask+0x13c>)
 8004fc2:	f001 f9c9 	bl	8006358 <encoder_readRPM>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d001      	beq.n	8004fd0 <readSensorsTask+0x40>
		    Error_Handler();
 8004fcc:	f002 fbf6 	bl	80077bc <Error_Handler>
		}

		if (encoder_readRPM(&encoder_BA) != ENCODER_OK) {
 8004fd0:	483f      	ldr	r0, [pc, #252]	@ (80050d0 <readSensorsTask+0x140>)
 8004fd2:	f001 f9c1 	bl	8006358 <encoder_readRPM>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d001      	beq.n	8004fe0 <readSensorsTask+0x50>
		    Error_Handler();
 8004fdc:	f002 fbee 	bl	80077bc <Error_Handler>
		}

		if (encoder_readRPM(&encoder_BB) != ENCODER_OK) {
 8004fe0:	483c      	ldr	r0, [pc, #240]	@ (80050d4 <readSensorsTask+0x144>)
 8004fe2:	f001 f9b9 	bl	8006358 <encoder_readRPM>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d001      	beq.n	8004ff0 <readSensorsTask+0x60>
		    Error_Handler();
 8004fec:	f002 fbe6 	bl	80077bc <Error_Handler>
		}


		temperature = TEMP_getCelsius();
 8004ff0:	f003 f814 	bl	800801c <TEMP_getCelsius>
 8004ff4:	ed87 0a04 	vstr	s0, [r7, #16]

		battery_voltage = BATT_getVolt();
 8004ff8:	f000 fd3a 	bl	8005a70 <BATT_getVolt>
 8004ffc:	ed87 0a03 	vstr	s0, [r7, #12]

		//debug_temperature = temperature;
		//debug_battery_voltage = battery_voltage;

		velocity_FA = (int16_T) roundf(encoder_FA.velocity);
 8005000:	4b31      	ldr	r3, [pc, #196]	@ (80050c8 <readSensorsTask+0x138>)
 8005002:	edd3 7a06 	vldr	s15, [r3, #24]
 8005006:	eeb0 0a67 	vmov.f32	s0, s15
 800500a:	f011 fd5b 	bl	8016ac4 <roundf>
 800500e:	eef0 7a40 	vmov.f32	s15, s0
 8005012:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005016:	ee17 3a90 	vmov	r3, s15
 800501a:	b21a      	sxth	r2, r3
 800501c:	4b2e      	ldr	r3, [pc, #184]	@ (80050d8 <readSensorsTask+0x148>)
 800501e:	801a      	strh	r2, [r3, #0]
		velocity_FB = (int16_T) roundf(encoder_FB.velocity);
 8005020:	4b2a      	ldr	r3, [pc, #168]	@ (80050cc <readSensorsTask+0x13c>)
 8005022:	edd3 7a06 	vldr	s15, [r3, #24]
 8005026:	eeb0 0a67 	vmov.f32	s0, s15
 800502a:	f011 fd4b 	bl	8016ac4 <roundf>
 800502e:	eef0 7a40 	vmov.f32	s15, s0
 8005032:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005036:	ee17 3a90 	vmov	r3, s15
 800503a:	b21a      	sxth	r2, r3
 800503c:	4b27      	ldr	r3, [pc, #156]	@ (80050dc <readSensorsTask+0x14c>)
 800503e:	801a      	strh	r2, [r3, #0]
		velocity_BA = (int16_T) roundf(encoder_BA.velocity);
 8005040:	4b23      	ldr	r3, [pc, #140]	@ (80050d0 <readSensorsTask+0x140>)
 8005042:	edd3 7a06 	vldr	s15, [r3, #24]
 8005046:	eeb0 0a67 	vmov.f32	s0, s15
 800504a:	f011 fd3b 	bl	8016ac4 <roundf>
 800504e:	eef0 7a40 	vmov.f32	s15, s0
 8005052:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005056:	ee17 3a90 	vmov	r3, s15
 800505a:	b21a      	sxth	r2, r3
 800505c:	4b20      	ldr	r3, [pc, #128]	@ (80050e0 <readSensorsTask+0x150>)
 800505e:	801a      	strh	r2, [r3, #0]
		velocity_BB = (int16_T) roundf(encoder_BB.velocity);
 8005060:	4b1c      	ldr	r3, [pc, #112]	@ (80050d4 <readSensorsTask+0x144>)
 8005062:	edd3 7a06 	vldr	s15, [r3, #24]
 8005066:	eeb0 0a67 	vmov.f32	s0, s15
 800506a:	f011 fd2b 	bl	8016ac4 <roundf>
 800506e:	eef0 7a40 	vmov.f32	s15, s0
 8005072:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005076:	ee17 3a90 	vmov	r3, s15
 800507a:	b21a      	sxth	r2, r3
 800507c:	4b19      	ldr	r3, [pc, #100]	@ (80050e4 <readSensorsTask+0x154>)
 800507e:	801a      	strh	r2, [r3, #0]

		taskENTER_CRITICAL();
 8005080:	f00e fcb2 	bl	80139e8 <vPortEnterCritical>

		Board1_U.temperature = temperature;
 8005084:	4a18      	ldr	r2, [pc, #96]	@ (80050e8 <readSensorsTask+0x158>)
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	6013      	str	r3, [r2, #0]
		Board1_U.battery_voltage = battery_voltage;
 800508a:	4a17      	ldr	r2, [pc, #92]	@ (80050e8 <readSensorsTask+0x158>)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6053      	str	r3, [r2, #4]
		Board1_U.velocity_FA = velocity_FA;
 8005090:	4b11      	ldr	r3, [pc, #68]	@ (80050d8 <readSensorsTask+0x148>)
 8005092:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005096:	4b14      	ldr	r3, [pc, #80]	@ (80050e8 <readSensorsTask+0x158>)
 8005098:	819a      	strh	r2, [r3, #12]
		Board1_U.velocity_FB = velocity_FB;
 800509a:	4b10      	ldr	r3, [pc, #64]	@ (80050dc <readSensorsTask+0x14c>)
 800509c:	f9b3 2000 	ldrsh.w	r2, [r3]
 80050a0:	4b11      	ldr	r3, [pc, #68]	@ (80050e8 <readSensorsTask+0x158>)
 80050a2:	81da      	strh	r2, [r3, #14]
		Board1_U.velocity_BA = velocity_BA;
 80050a4:	4b0e      	ldr	r3, [pc, #56]	@ (80050e0 <readSensorsTask+0x150>)
 80050a6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80050aa:	4b0f      	ldr	r3, [pc, #60]	@ (80050e8 <readSensorsTask+0x158>)
 80050ac:	811a      	strh	r2, [r3, #8]
		Board1_U.velocity_BB = velocity_BB;
 80050ae:	4b0d      	ldr	r3, [pc, #52]	@ (80050e4 <readSensorsTask+0x154>)
 80050b0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80050b4:	4b0c      	ldr	r3, [pc, #48]	@ (80050e8 <readSensorsTask+0x158>)
 80050b6:	815a      	strh	r2, [r3, #10]

		taskEXIT_CRITICAL();
 80050b8:	f00e fcc8 	bl	8013a4c <vPortExitCritical>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_READ_SENSORS);
 80050bc:	2102      	movs	r1, #2
 80050be:	480b      	ldr	r0, [pc, #44]	@ (80050ec <readSensorsTask+0x15c>)
 80050c0:	f001 f893 	bl	80061ea <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80050c4:	e76e      	b.n	8004fa4 <readSensorsTask+0x14>
 80050c6:	bf00      	nop
 80050c8:	20000418 	.word	0x20000418
 80050cc:	20000434 	.word	0x20000434
 80050d0:	20000450 	.word	0x20000450
 80050d4:	2000046c 	.word	0x2000046c
 80050d8:	200004f8 	.word	0x200004f8
 80050dc:	200004fa 	.word	0x200004fa
 80050e0:	200004fc 	.word	0x200004fc
 80050e4:	200004fe 	.word	0x200004fe
 80050e8:	20000374 	.word	0x20000374
 80050ec:	20000408 	.word	0x20000408

080050f0 <pidTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pidTask */
void pidTask(void *argument)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b08a      	sub	sp, #40	@ 0x28
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pidTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80050f8:	f00d fac6 	bl	8012688 <xTaskGetTickCount>
 80050fc:	4603      	mov	r3, r0
 80050fe:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(PID_PERIOD);
 8005100:	2305      	movs	r3, #5
 8005102:	623b      	str	r3, [r7, #32]
	real32_T rif_FA = 0, rif_FB = 0, rif_BA = 0, rif_BB = 0;
 8005104:	f04f 0300 	mov.w	r3, #0
 8005108:	61fb      	str	r3, [r7, #28]
 800510a:	f04f 0300 	mov.w	r3, #0
 800510e:	61bb      	str	r3, [r7, #24]
 8005110:	f04f 0300 	mov.w	r3, #0
 8005114:	617b      	str	r3, [r7, #20]
 8005116:	f04f 0300 	mov.w	r3, #0
 800511a:	613b      	str	r3, [r7, #16]

	real32_T ramp_step;

	for (;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 800511c:	f107 0308 	add.w	r3, r7, #8
 8005120:	6a39      	ldr	r1, [r7, #32]
 8005122:	4618      	mov	r0, r3
 8005124:	f00d f914 	bl	8012350 <vTaskDelayUntil>
		//debug_pid++;
		taskENTER_CRITICAL();
 8005128:	f00e fc5e 	bl	80139e8 <vPortEnterCritical>

		rif_FA = Board1_Y.output.rif_FA;
 800512c:	4b74      	ldr	r3, [pc, #464]	@ (8005300 <pidTask+0x210>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	61fb      	str	r3, [r7, #28]
		rif_FB = Board1_Y.output.rif_FB;
 8005132:	4b73      	ldr	r3, [pc, #460]	@ (8005300 <pidTask+0x210>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	61bb      	str	r3, [r7, #24]
		rif_BA = Board1_Y.output.rif_BA;
 8005138:	4b71      	ldr	r3, [pc, #452]	@ (8005300 <pidTask+0x210>)
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	617b      	str	r3, [r7, #20]
		rif_BB = Board1_Y.output.rif_BB;
 800513e:	4b70      	ldr	r3, [pc, #448]	@ (8005300 <pidTask+0x210>)
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	613b      	str	r3, [r7, #16]
		braking_mode = Board1_Y.output.brk_mode;
 8005144:	4b6e      	ldr	r3, [pc, #440]	@ (8005300 <pidTask+0x210>)
 8005146:	7c1b      	ldrb	r3, [r3, #16]
 8005148:	73fb      	strb	r3, [r7, #15]
		rover_mode = Board1_Y.output.mode;
 800514a:	4b6d      	ldr	r3, [pc, #436]	@ (8005300 <pidTask+0x210>)
 800514c:	7d5b      	ldrb	r3, [r3, #21]
 800514e:	73bb      	strb	r3, [r7, #14]

	    taskEXIT_CRITICAL();
 8005150:	f00e fc7c 	bl	8013a4c <vPortExitCritical>

	    if (encoder_readRPM(&encoder_FA_pid) != ENCODER_OK) {
 8005154:	486b      	ldr	r0, [pc, #428]	@ (8005304 <pidTask+0x214>)
 8005156:	f001 f8ff 	bl	8006358 <encoder_readRPM>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d001      	beq.n	8005164 <pidTask+0x74>
	        Error_Handler();
 8005160:	f002 fb2c 	bl	80077bc <Error_Handler>
	    }

	    if (encoder_readRPM(&encoder_FB_pid) != ENCODER_OK) {
 8005164:	4868      	ldr	r0, [pc, #416]	@ (8005308 <pidTask+0x218>)
 8005166:	f001 f8f7 	bl	8006358 <encoder_readRPM>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d001      	beq.n	8005174 <pidTask+0x84>
	        Error_Handler();
 8005170:	f002 fb24 	bl	80077bc <Error_Handler>
	    }

	    if (encoder_readRPM(&encoder_BA_pid) != ENCODER_OK) {
 8005174:	4865      	ldr	r0, [pc, #404]	@ (800530c <pidTask+0x21c>)
 8005176:	f001 f8ef 	bl	8006358 <encoder_readRPM>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d001      	beq.n	8005184 <pidTask+0x94>
	        Error_Handler();
 8005180:	f002 fb1c 	bl	80077bc <Error_Handler>
	    }

	    if (encoder_readRPM(&encoder_BB_pid) != ENCODER_OK) {
 8005184:	4862      	ldr	r0, [pc, #392]	@ (8005310 <pidTask+0x220>)
 8005186:	f001 f8e7 	bl	8006358 <encoder_readRPM>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d001      	beq.n	8005194 <pidTask+0xa4>
	        Error_Handler();
 8005190:	f002 fb14 	bl	80077bc <Error_Handler>
	    }


	    switch (rover_mode)
 8005194:	7bbb      	ldrb	r3, [r7, #14]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d002      	beq.n	80051a0 <pidTask+0xb0>
 800519a:	2b01      	cmp	r3, #1
 800519c:	d003      	beq.n	80051a6 <pidTask+0xb6>
 800519e:	e005      	b.n	80051ac <pidTask+0xbc>
	    {
	        case DEFAULT:
	            ramp_step = RAMP_STEP_DEFAULT;
 80051a0:	4b5c      	ldr	r3, [pc, #368]	@ (8005314 <pidTask+0x224>)
 80051a2:	627b      	str	r3, [r7, #36]	@ 0x24
	            break;
 80051a4:	e006      	b.n	80051b4 <pidTask+0xc4>

	        case SPORT:
	            ramp_step = RAMP_STEP_SPORT;
 80051a6:	4b5c      	ldr	r3, [pc, #368]	@ (8005318 <pidTask+0x228>)
 80051a8:	627b      	str	r3, [r7, #36]	@ 0x24
	            break;
 80051aa:	e003      	b.n	80051b4 <pidTask+0xc4>

	        default:
	            ramp_step = RAMP_STEP_ECO;
 80051ac:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80051b0:	627b      	str	r3, [r7, #36]	@ 0x24
	            break;
 80051b2:	bf00      	nop
	    }


	    if (braking_mode == EMERGENCY &&
 80051b4:	7bfb      	ldrb	r3, [r7, #15]
 80051b6:	2b02      	cmp	r3, #2
 80051b8:	d128      	bne.n	800520c <pidTask+0x11c>
 80051ba:	edd7 7a07 	vldr	s15, [r7, #28]
 80051be:	eef5 7a40 	vcmp.f32	s15, #0.0
 80051c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051c6:	d121      	bne.n	800520c <pidTask+0x11c>
	        (rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0)) {
 80051c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80051cc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80051d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051d4:	d11a      	bne.n	800520c <pidTask+0x11c>
 80051d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80051da:	eef5 7a40 	vcmp.f32	s15, #0.0
 80051de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051e2:	d113      	bne.n	800520c <pidTask+0x11c>
 80051e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80051e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80051ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051f0:	d10c      	bne.n	800520c <pidTask+0x11c>
	        rif_FA_r = rif_FA;
 80051f2:	4a4a      	ldr	r2, [pc, #296]	@ (800531c <pidTask+0x22c>)
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	6013      	str	r3, [r2, #0]
	        rif_FB_r = rif_FB;
 80051f8:	4a49      	ldr	r2, [pc, #292]	@ (8005320 <pidTask+0x230>)
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	6013      	str	r3, [r2, #0]
	        rif_BA_r = rif_BA;
 80051fe:	4a49      	ldr	r2, [pc, #292]	@ (8005324 <pidTask+0x234>)
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	6013      	str	r3, [r2, #0]
	        rif_BB_r = rif_BB;
 8005204:	4a48      	ldr	r2, [pc, #288]	@ (8005328 <pidTask+0x238>)
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	6013      	str	r3, [r2, #0]
 800520a:	e0cf      	b.n	80053ac <pidTask+0x2bc>
	    }
	    else if (braking_mode == NORMAL &&
 800520c:	7bfb      	ldrb	r3, [r7, #15]
 800520e:	2b01      	cmp	r3, #1
 8005210:	f040 808c 	bne.w	800532c <pidTask+0x23c>
 8005214:	edd7 7a07 	vldr	s15, [r7, #28]
 8005218:	eef5 7a40 	vcmp.f32	s15, #0.0
 800521c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005220:	f040 8084 	bne.w	800532c <pidTask+0x23c>
	        (rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0)) {
 8005224:	edd7 7a06 	vldr	s15, [r7, #24]
 8005228:	eef5 7a40 	vcmp.f32	s15, #0.0
 800522c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005230:	d17c      	bne.n	800532c <pidTask+0x23c>
 8005232:	edd7 7a05 	vldr	s15, [r7, #20]
 8005236:	eef5 7a40 	vcmp.f32	s15, #0.0
 800523a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800523e:	d175      	bne.n	800532c <pidTask+0x23c>
 8005240:	edd7 7a04 	vldr	s15, [r7, #16]
 8005244:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800524c:	d16e      	bne.n	800532c <pidTask+0x23c>
	        rif_FA_r = ramp(rif_FA_r, rif_FA, ramp_step * NORMAL_BRK_COEFF);
 800524e:	4b33      	ldr	r3, [pc, #204]	@ (800531c <pidTask+0x22c>)
 8005250:	ed93 7a00 	vldr	s14, [r3]
 8005254:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005258:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800525c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005260:	eeb0 1a67 	vmov.f32	s2, s15
 8005264:	edd7 0a07 	vldr	s1, [r7, #28]
 8005268:	eeb0 0a47 	vmov.f32	s0, s14
 800526c:	f7ff fc2e 	bl	8004acc <ramp>
 8005270:	eef0 7a40 	vmov.f32	s15, s0
 8005274:	4b29      	ldr	r3, [pc, #164]	@ (800531c <pidTask+0x22c>)
 8005276:	edc3 7a00 	vstr	s15, [r3]
	        rif_FB_r = ramp(rif_FB_r, rif_FB, ramp_step * NORMAL_BRK_COEFF);
 800527a:	4b29      	ldr	r3, [pc, #164]	@ (8005320 <pidTask+0x230>)
 800527c:	ed93 7a00 	vldr	s14, [r3]
 8005280:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005284:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005288:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800528c:	eeb0 1a67 	vmov.f32	s2, s15
 8005290:	edd7 0a06 	vldr	s1, [r7, #24]
 8005294:	eeb0 0a47 	vmov.f32	s0, s14
 8005298:	f7ff fc18 	bl	8004acc <ramp>
 800529c:	eef0 7a40 	vmov.f32	s15, s0
 80052a0:	4b1f      	ldr	r3, [pc, #124]	@ (8005320 <pidTask+0x230>)
 80052a2:	edc3 7a00 	vstr	s15, [r3]
	        rif_BA_r = ramp(rif_BA_r, rif_BA, ramp_step * NORMAL_BRK_COEFF);
 80052a6:	4b1f      	ldr	r3, [pc, #124]	@ (8005324 <pidTask+0x234>)
 80052a8:	ed93 7a00 	vldr	s14, [r3]
 80052ac:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80052b0:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80052b4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80052b8:	eeb0 1a67 	vmov.f32	s2, s15
 80052bc:	edd7 0a05 	vldr	s1, [r7, #20]
 80052c0:	eeb0 0a47 	vmov.f32	s0, s14
 80052c4:	f7ff fc02 	bl	8004acc <ramp>
 80052c8:	eef0 7a40 	vmov.f32	s15, s0
 80052cc:	4b15      	ldr	r3, [pc, #84]	@ (8005324 <pidTask+0x234>)
 80052ce:	edc3 7a00 	vstr	s15, [r3]
	        rif_BB_r = ramp(rif_BB_r, rif_BB, ramp_step * NORMAL_BRK_COEFF);
 80052d2:	4b15      	ldr	r3, [pc, #84]	@ (8005328 <pidTask+0x238>)
 80052d4:	ed93 7a00 	vldr	s14, [r3]
 80052d8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80052dc:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80052e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80052e4:	eeb0 1a67 	vmov.f32	s2, s15
 80052e8:	edd7 0a04 	vldr	s1, [r7, #16]
 80052ec:	eeb0 0a47 	vmov.f32	s0, s14
 80052f0:	f7ff fbec 	bl	8004acc <ramp>
 80052f4:	eef0 7a40 	vmov.f32	s15, s0
 80052f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005328 <pidTask+0x238>)
 80052fa:	edc3 7a00 	vstr	s15, [r3]
 80052fe:	e055      	b.n	80053ac <pidTask+0x2bc>
 8005300:	20000384 	.word	0x20000384
 8005304:	20000488 	.word	0x20000488
 8005308:	200004a4 	.word	0x200004a4
 800530c:	200004c0 	.word	0x200004c0
 8005310:	200004dc 	.word	0x200004dc
 8005314:	40400000 	.word	0x40400000
 8005318:	40a00000 	.word	0x40a00000
 800531c:	20001d00 	.word	0x20001d00
 8005320:	20001d04 	.word	0x20001d04
 8005324:	20001d08 	.word	0x20001d08
 8005328:	20001d0c 	.word	0x20001d0c
	    }
	    else {
	        rif_FA_r = ramp(rif_FA_r, rif_FA, ramp_step);
 800532c:	4bba      	ldr	r3, [pc, #744]	@ (8005618 <pidTask+0x528>)
 800532e:	edd3 7a00 	vldr	s15, [r3]
 8005332:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8005336:	edd7 0a07 	vldr	s1, [r7, #28]
 800533a:	eeb0 0a67 	vmov.f32	s0, s15
 800533e:	f7ff fbc5 	bl	8004acc <ramp>
 8005342:	eef0 7a40 	vmov.f32	s15, s0
 8005346:	4bb4      	ldr	r3, [pc, #720]	@ (8005618 <pidTask+0x528>)
 8005348:	edc3 7a00 	vstr	s15, [r3]
	        rif_FB_r = ramp(rif_FB_r, rif_FB, ramp_step);
 800534c:	4bb3      	ldr	r3, [pc, #716]	@ (800561c <pidTask+0x52c>)
 800534e:	edd3 7a00 	vldr	s15, [r3]
 8005352:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8005356:	edd7 0a06 	vldr	s1, [r7, #24]
 800535a:	eeb0 0a67 	vmov.f32	s0, s15
 800535e:	f7ff fbb5 	bl	8004acc <ramp>
 8005362:	eef0 7a40 	vmov.f32	s15, s0
 8005366:	4bad      	ldr	r3, [pc, #692]	@ (800561c <pidTask+0x52c>)
 8005368:	edc3 7a00 	vstr	s15, [r3]
	        rif_BA_r = ramp(rif_BA_r, rif_BA, ramp_step);
 800536c:	4bac      	ldr	r3, [pc, #688]	@ (8005620 <pidTask+0x530>)
 800536e:	edd3 7a00 	vldr	s15, [r3]
 8005372:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8005376:	edd7 0a05 	vldr	s1, [r7, #20]
 800537a:	eeb0 0a67 	vmov.f32	s0, s15
 800537e:	f7ff fba5 	bl	8004acc <ramp>
 8005382:	eef0 7a40 	vmov.f32	s15, s0
 8005386:	4ba6      	ldr	r3, [pc, #664]	@ (8005620 <pidTask+0x530>)
 8005388:	edc3 7a00 	vstr	s15, [r3]
	        rif_BB_r = ramp(rif_BB_r, rif_BB, ramp_step);
 800538c:	4ba5      	ldr	r3, [pc, #660]	@ (8005624 <pidTask+0x534>)
 800538e:	edd3 7a00 	vldr	s15, [r3]
 8005392:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8005396:	edd7 0a04 	vldr	s1, [r7, #16]
 800539a:	eeb0 0a67 	vmov.f32	s0, s15
 800539e:	f7ff fb95 	bl	8004acc <ramp>
 80053a2:	eef0 7a40 	vmov.f32	s15, s0
 80053a6:	4b9f      	ldr	r3, [pc, #636]	@ (8005624 <pidTask+0x534>)
 80053a8:	edc3 7a00 	vstr	s15, [r3]
	    }

	    if (PID_Law_compute(&pid_FA, rif_FA_r, encoder_FA_pid.velocity, &control_FA) != PID_LAW_OK) {
 80053ac:	4b9a      	ldr	r3, [pc, #616]	@ (8005618 <pidTask+0x528>)
 80053ae:	edd3 7a00 	vldr	s15, [r3]
 80053b2:	4b9d      	ldr	r3, [pc, #628]	@ (8005628 <pidTask+0x538>)
 80053b4:	ed93 7a06 	vldr	s14, [r3, #24]
 80053b8:	499c      	ldr	r1, [pc, #624]	@ (800562c <pidTask+0x53c>)
 80053ba:	eef0 0a47 	vmov.f32	s1, s14
 80053be:	eeb0 0a67 	vmov.f32	s0, s15
 80053c2:	489b      	ldr	r0, [pc, #620]	@ (8005630 <pidTask+0x540>)
 80053c4:	f002 fb36 	bl	8007a34 <PID_Law_compute>
 80053c8:	4603      	mov	r3, r0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d001      	beq.n	80053d2 <pidTask+0x2e2>
	        Error_Handler();
 80053ce:	f002 f9f5 	bl	80077bc <Error_Handler>
	    }
	    out_FA = abs(round(control_FA * MOTOR_MAX_DUTY / U_MAX));
 80053d2:	4b96      	ldr	r3, [pc, #600]	@ (800562c <pidTask+0x53c>)
 80053d4:	edd3 7a00 	vldr	s15, [r3]
 80053d8:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8005634 <pidTask+0x544>
 80053dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80053e0:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80053e4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80053e8:	ee16 0a90 	vmov	r0, s13
 80053ec:	f7fb f8d4 	bl	8000598 <__aeabi_f2d>
 80053f0:	4602      	mov	r2, r0
 80053f2:	460b      	mov	r3, r1
 80053f4:	ec43 2b10 	vmov	d0, r2, r3
 80053f8:	f011 fb1e 	bl	8016a38 <round>
 80053fc:	ec53 2b10 	vmov	r2, r3, d0
 8005400:	4610      	mov	r0, r2
 8005402:	4619      	mov	r1, r3
 8005404:	f7fb fbd0 	bl	8000ba8 <__aeabi_d2iz>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	bfb8      	it	lt
 800540e:	425b      	neglt	r3, r3
 8005410:	b2da      	uxtb	r2, r3
 8005412:	4b89      	ldr	r3, [pc, #548]	@ (8005638 <pidTask+0x548>)
 8005414:	701a      	strb	r2, [r3, #0]

	    if (PID_Law_compute(&pid_FB, rif_FB_r, encoder_FB_pid.velocity, &control_FB) != PID_LAW_OK) {
 8005416:	4b81      	ldr	r3, [pc, #516]	@ (800561c <pidTask+0x52c>)
 8005418:	edd3 7a00 	vldr	s15, [r3]
 800541c:	4b87      	ldr	r3, [pc, #540]	@ (800563c <pidTask+0x54c>)
 800541e:	ed93 7a06 	vldr	s14, [r3, #24]
 8005422:	4987      	ldr	r1, [pc, #540]	@ (8005640 <pidTask+0x550>)
 8005424:	eef0 0a47 	vmov.f32	s1, s14
 8005428:	eeb0 0a67 	vmov.f32	s0, s15
 800542c:	4885      	ldr	r0, [pc, #532]	@ (8005644 <pidTask+0x554>)
 800542e:	f002 fb01 	bl	8007a34 <PID_Law_compute>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d001      	beq.n	800543c <pidTask+0x34c>
	        Error_Handler();
 8005438:	f002 f9c0 	bl	80077bc <Error_Handler>
	    }
	    out_FB = abs(round(control_FB * MOTOR_MAX_DUTY / U_MAX));
 800543c:	4b80      	ldr	r3, [pc, #512]	@ (8005640 <pidTask+0x550>)
 800543e:	edd3 7a00 	vldr	s15, [r3]
 8005442:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8005634 <pidTask+0x544>
 8005446:	ee67 7a87 	vmul.f32	s15, s15, s14
 800544a:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800544e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005452:	ee16 0a90 	vmov	r0, s13
 8005456:	f7fb f89f 	bl	8000598 <__aeabi_f2d>
 800545a:	4602      	mov	r2, r0
 800545c:	460b      	mov	r3, r1
 800545e:	ec43 2b10 	vmov	d0, r2, r3
 8005462:	f011 fae9 	bl	8016a38 <round>
 8005466:	ec53 2b10 	vmov	r2, r3, d0
 800546a:	4610      	mov	r0, r2
 800546c:	4619      	mov	r1, r3
 800546e:	f7fb fb9b 	bl	8000ba8 <__aeabi_d2iz>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	bfb8      	it	lt
 8005478:	425b      	neglt	r3, r3
 800547a:	b2da      	uxtb	r2, r3
 800547c:	4b72      	ldr	r3, [pc, #456]	@ (8005648 <pidTask+0x558>)
 800547e:	701a      	strb	r2, [r3, #0]

	    if (PID_Law_compute(&pid_BA, rif_BA_r, encoder_BA_pid.velocity, &control_BA) != PID_LAW_OK) {
 8005480:	4b67      	ldr	r3, [pc, #412]	@ (8005620 <pidTask+0x530>)
 8005482:	edd3 7a00 	vldr	s15, [r3]
 8005486:	4b71      	ldr	r3, [pc, #452]	@ (800564c <pidTask+0x55c>)
 8005488:	ed93 7a06 	vldr	s14, [r3, #24]
 800548c:	4970      	ldr	r1, [pc, #448]	@ (8005650 <pidTask+0x560>)
 800548e:	eef0 0a47 	vmov.f32	s1, s14
 8005492:	eeb0 0a67 	vmov.f32	s0, s15
 8005496:	486f      	ldr	r0, [pc, #444]	@ (8005654 <pidTask+0x564>)
 8005498:	f002 facc 	bl	8007a34 <PID_Law_compute>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d001      	beq.n	80054a6 <pidTask+0x3b6>
	        Error_Handler();
 80054a2:	f002 f98b 	bl	80077bc <Error_Handler>
	    }
	    out_BA = abs(round(control_BA * MOTOR_MAX_DUTY / U_MAX));
 80054a6:	4b6a      	ldr	r3, [pc, #424]	@ (8005650 <pidTask+0x560>)
 80054a8:	edd3 7a00 	vldr	s15, [r3]
 80054ac:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8005634 <pidTask+0x544>
 80054b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80054b4:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80054b8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80054bc:	ee16 0a90 	vmov	r0, s13
 80054c0:	f7fb f86a 	bl	8000598 <__aeabi_f2d>
 80054c4:	4602      	mov	r2, r0
 80054c6:	460b      	mov	r3, r1
 80054c8:	ec43 2b10 	vmov	d0, r2, r3
 80054cc:	f011 fab4 	bl	8016a38 <round>
 80054d0:	ec53 2b10 	vmov	r2, r3, d0
 80054d4:	4610      	mov	r0, r2
 80054d6:	4619      	mov	r1, r3
 80054d8:	f7fb fb66 	bl	8000ba8 <__aeabi_d2iz>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	bfb8      	it	lt
 80054e2:	425b      	neglt	r3, r3
 80054e4:	b2da      	uxtb	r2, r3
 80054e6:	4b5c      	ldr	r3, [pc, #368]	@ (8005658 <pidTask+0x568>)
 80054e8:	701a      	strb	r2, [r3, #0]

	    if (PID_Law_compute(&pid_BB, rif_BB_r, encoder_BB_pid.velocity, &control_BB) != PID_LAW_OK) {
 80054ea:	4b4e      	ldr	r3, [pc, #312]	@ (8005624 <pidTask+0x534>)
 80054ec:	edd3 7a00 	vldr	s15, [r3]
 80054f0:	4b5a      	ldr	r3, [pc, #360]	@ (800565c <pidTask+0x56c>)
 80054f2:	ed93 7a06 	vldr	s14, [r3, #24]
 80054f6:	495a      	ldr	r1, [pc, #360]	@ (8005660 <pidTask+0x570>)
 80054f8:	eef0 0a47 	vmov.f32	s1, s14
 80054fc:	eeb0 0a67 	vmov.f32	s0, s15
 8005500:	4858      	ldr	r0, [pc, #352]	@ (8005664 <pidTask+0x574>)
 8005502:	f002 fa97 	bl	8007a34 <PID_Law_compute>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d001      	beq.n	8005510 <pidTask+0x420>
	        Error_Handler();
 800550c:	f002 f956 	bl	80077bc <Error_Handler>
	    }
	    out_BB = abs(round(control_BB * MOTOR_MAX_DUTY / U_MAX));
 8005510:	4b53      	ldr	r3, [pc, #332]	@ (8005660 <pidTask+0x570>)
 8005512:	edd3 7a00 	vldr	s15, [r3]
 8005516:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8005634 <pidTask+0x544>
 800551a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800551e:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8005522:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005526:	ee16 0a90 	vmov	r0, s13
 800552a:	f7fb f835 	bl	8000598 <__aeabi_f2d>
 800552e:	4602      	mov	r2, r0
 8005530:	460b      	mov	r3, r1
 8005532:	ec43 2b10 	vmov	d0, r2, r3
 8005536:	f011 fa7f 	bl	8016a38 <round>
 800553a:	ec53 2b10 	vmov	r2, r3, d0
 800553e:	4610      	mov	r0, r2
 8005540:	4619      	mov	r1, r3
 8005542:	f7fb fb31 	bl	8000ba8 <__aeabi_d2iz>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	bfb8      	it	lt
 800554c:	425b      	neglt	r3, r3
 800554e:	b2da      	uxtb	r2, r3
 8005550:	4b45      	ldr	r3, [pc, #276]	@ (8005668 <pidTask+0x578>)
 8005552:	701a      	strb	r2, [r3, #0]



	    if (motor_set(&motor_FA, out_FA, (control_FA > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8005554:	4b38      	ldr	r3, [pc, #224]	@ (8005638 <pidTask+0x548>)
 8005556:	781b      	ldrb	r3, [r3, #0]
 8005558:	4a34      	ldr	r2, [pc, #208]	@ (800562c <pidTask+0x53c>)
 800555a:	edd2 7a00 	vldr	s15, [r2]
 800555e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005566:	dd01      	ble.n	800556c <pidTask+0x47c>
 8005568:	2201      	movs	r2, #1
 800556a:	e001      	b.n	8005570 <pidTask+0x480>
 800556c:	f04f 32ff 	mov.w	r2, #4294967295
 8005570:	4619      	mov	r1, r3
 8005572:	483e      	ldr	r0, [pc, #248]	@ (800566c <pidTask+0x57c>)
 8005574:	f002 fa10 	bl	8007998 <motor_set>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <pidTask+0x492>
	        Error_Handler();
 800557e:	f002 f91d 	bl	80077bc <Error_Handler>
	    }

	    if (motor_set(&motor_FB, out_FB, (control_FB > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8005582:	4b31      	ldr	r3, [pc, #196]	@ (8005648 <pidTask+0x558>)
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	4a2e      	ldr	r2, [pc, #184]	@ (8005640 <pidTask+0x550>)
 8005588:	edd2 7a00 	vldr	s15, [r2]
 800558c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005594:	dd01      	ble.n	800559a <pidTask+0x4aa>
 8005596:	2201      	movs	r2, #1
 8005598:	e001      	b.n	800559e <pidTask+0x4ae>
 800559a:	f04f 32ff 	mov.w	r2, #4294967295
 800559e:	4619      	mov	r1, r3
 80055a0:	4833      	ldr	r0, [pc, #204]	@ (8005670 <pidTask+0x580>)
 80055a2:	f002 f9f9 	bl	8007998 <motor_set>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d001      	beq.n	80055b0 <pidTask+0x4c0>
	        Error_Handler();
 80055ac:	f002 f906 	bl	80077bc <Error_Handler>
	    }

	    if (motor_set(&motor_BA, out_BA, (control_BA > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 80055b0:	4b29      	ldr	r3, [pc, #164]	@ (8005658 <pidTask+0x568>)
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	4a26      	ldr	r2, [pc, #152]	@ (8005650 <pidTask+0x560>)
 80055b6:	edd2 7a00 	vldr	s15, [r2]
 80055ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80055be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055c2:	dd01      	ble.n	80055c8 <pidTask+0x4d8>
 80055c4:	2201      	movs	r2, #1
 80055c6:	e001      	b.n	80055cc <pidTask+0x4dc>
 80055c8:	f04f 32ff 	mov.w	r2, #4294967295
 80055cc:	4619      	mov	r1, r3
 80055ce:	4829      	ldr	r0, [pc, #164]	@ (8005674 <pidTask+0x584>)
 80055d0:	f002 f9e2 	bl	8007998 <motor_set>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d001      	beq.n	80055de <pidTask+0x4ee>
	        Error_Handler();
 80055da:	f002 f8ef 	bl	80077bc <Error_Handler>
	    }

	    if (motor_set(&motor_BB, out_BB, (control_BB > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 80055de:	4b22      	ldr	r3, [pc, #136]	@ (8005668 <pidTask+0x578>)
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	4a1f      	ldr	r2, [pc, #124]	@ (8005660 <pidTask+0x570>)
 80055e4:	edd2 7a00 	vldr	s15, [r2]
 80055e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80055ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055f0:	dd01      	ble.n	80055f6 <pidTask+0x506>
 80055f2:	2201      	movs	r2, #1
 80055f4:	e001      	b.n	80055fa <pidTask+0x50a>
 80055f6:	f04f 32ff 	mov.w	r2, #4294967295
 80055fa:	4619      	mov	r1, r3
 80055fc:	481e      	ldr	r0, [pc, #120]	@ (8005678 <pidTask+0x588>)
 80055fe:	f002 f9cb 	bl	8007998 <motor_set>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <pidTask+0x51c>
	        Error_Handler();
 8005608:	f002 f8d8 	bl	80077bc <Error_Handler>
	    }



		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_PID);
 800560c:	2104      	movs	r1, #4
 800560e:	481b      	ldr	r0, [pc, #108]	@ (800567c <pidTask+0x58c>)
 8005610:	f000 fdeb 	bl	80061ea <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005614:	e582      	b.n	800511c <pidTask+0x2c>
 8005616:	bf00      	nop
 8005618:	20001d00 	.word	0x20001d00
 800561c:	20001d04 	.word	0x20001d04
 8005620:	20001d08 	.word	0x20001d08
 8005624:	20001d0c 	.word	0x20001d0c
 8005628:	20000488 	.word	0x20000488
 800562c:	2000054c 	.word	0x2000054c
 8005630:	20000554 	.word	0x20000554
 8005634:	42c80000 	.word	0x42c80000
 8005638:	20000553 	.word	0x20000553
 800563c:	200004a4 	.word	0x200004a4
 8005640:	20000548 	.word	0x20000548
 8005644:	20000568 	.word	0x20000568
 8005648:	20000552 	.word	0x20000552
 800564c:	200004c0 	.word	0x200004c0
 8005650:	20000544 	.word	0x20000544
 8005654:	2000057c 	.word	0x2000057c
 8005658:	20000551 	.word	0x20000551
 800565c:	200004dc 	.word	0x200004dc
 8005660:	20000540 	.word	0x20000540
 8005664:	20000590 	.word	0x20000590
 8005668:	20000550 	.word	0x20000550
 800566c:	20000500 	.word	0x20000500
 8005670:	20000510 	.word	0x20000510
 8005674:	20000520 	.word	0x20000520
 8005678:	20000530 	.word	0x20000530
 800567c:	20000408 	.word	0x20000408

08005680 <lightsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_lightsTask */
void lightsTask(void *argument)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN lightsTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8005688:	f00c fffe 	bl	8012688 <xTaskGetTickCount>
 800568c:	4603      	mov	r3, r0
 800568e:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(LIGHTS_PERIOD);
 8005690:	2332      	movs	r3, #50	@ 0x32
 8005692:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005694:	f107 0308 	add.w	r3, r7, #8
 8005698:	68f9      	ldr	r1, [r7, #12]
 800569a:	4618      	mov	r0, r3
 800569c:	f00c fe58 	bl	8012350 <vTaskDelayUntil>

		taskENTER_CRITICAL();
 80056a0:	f00e f9a2 	bl	80139e8 <vPortEnterCritical>

		led_FA = Board1_Y.output.led_A;
 80056a4:	4b17      	ldr	r3, [pc, #92]	@ (8005704 <lightsTask+0x84>)
 80056a6:	7c5a      	ldrb	r2, [r3, #17]
 80056a8:	4b17      	ldr	r3, [pc, #92]	@ (8005708 <lightsTask+0x88>)
 80056aa:	701a      	strb	r2, [r3, #0]
		led_FB = Board1_Y.output.led_B;
 80056ac:	4b15      	ldr	r3, [pc, #84]	@ (8005704 <lightsTask+0x84>)
 80056ae:	7c9a      	ldrb	r2, [r3, #18]
 80056b0:	4b16      	ldr	r3, [pc, #88]	@ (800570c <lightsTask+0x8c>)
 80056b2:	701a      	strb	r2, [r3, #0]
		rear_led = Board1_Y.output.rear_led;
 80056b4:	4b13      	ldr	r3, [pc, #76]	@ (8005704 <lightsTask+0x84>)
 80056b6:	7cda      	ldrb	r2, [r3, #19]
 80056b8:	4b15      	ldr	r3, [pc, #84]	@ (8005710 <lightsTask+0x90>)
 80056ba:	701a      	strb	r2, [r3, #0]
		rear_sign = Board1_Y.output.rear_sign;
 80056bc:	4b11      	ldr	r3, [pc, #68]	@ (8005704 <lightsTask+0x84>)
 80056be:	7d1a      	ldrb	r2, [r3, #20]
 80056c0:	4b14      	ldr	r3, [pc, #80]	@ (8005714 <lightsTask+0x94>)
 80056c2:	701a      	strb	r2, [r3, #0]

		taskEXIT_CRITICAL();
 80056c4:	f00e f9c2 	bl	8013a4c <vPortExitCritical>

		led_step(&ledA, led_FA);
 80056c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005708 <lightsTask+0x88>)
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	4619      	mov	r1, r3
 80056ce:	4812      	ldr	r0, [pc, #72]	@ (8005718 <lightsTask+0x98>)
 80056d0:	f001 f84e 	bl	8006770 <led_step>
		led_step(&ledB, led_FB);
 80056d4:	4b0d      	ldr	r3, [pc, #52]	@ (800570c <lightsTask+0x8c>)
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	4619      	mov	r1, r3
 80056da:	4810      	ldr	r0, [pc, #64]	@ (800571c <lightsTask+0x9c>)
 80056dc:	f001 f848 	bl	8006770 <led_step>
		rear_led_step(rear_led);
 80056e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005710 <lightsTask+0x90>)
 80056e2:	781b      	ldrb	r3, [r3, #0]
 80056e4:	4618      	mov	r0, r3
 80056e6:	f001 f9af 	bl	8006a48 <rear_led_step>
		rear_sign_step(rear_sign); //aggiustare il +1
 80056ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005714 <lightsTask+0x94>)
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	4618      	mov	r0, r3
 80056f0:	f001 fa16 	bl	8006b20 <rear_sign_step>
		led_render();
 80056f4:	f001 fd82 	bl	80071fc <led_render>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_LIGHT);
 80056f8:	2108      	movs	r1, #8
 80056fa:	4809      	ldr	r0, [pc, #36]	@ (8005720 <lightsTask+0xa0>)
 80056fc:	f000 fd75 	bl	80061ea <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005700:	bf00      	nop
 8005702:	e7c7      	b.n	8005694 <lightsTask+0x14>
 8005704:	20000384 	.word	0x20000384
 8005708:	20000624 	.word	0x20000624
 800570c:	20000625 	.word	0x20000625
 8005710:	20000627 	.word	0x20000627
 8005714:	20000626 	.word	0x20000626
 8005718:	200005fc 	.word	0x200005fc
 800571c:	20000610 	.word	0x20000610
 8005720:	20000408 	.word	0x20000408

08005724 <executeSupervision>:
  /* USER CODE END lightsTask */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void executeSupervision(){
 8005724:	b5b0      	push	{r4, r5, r7, lr}
 8005726:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8005728:	4846      	ldr	r0, [pc, #280]	@ (8005844 <executeSupervision+0x120>)
 800572a:	f007 fa65 	bl	800cbf8 <HAL_TIM_Base_Start_IT>

	debug_time = HAL_GetTick();
 800572e:	f003 fb05 	bl	8008d3c <HAL_GetTick>
 8005732:	4603      	mov	r3, r0
 8005734:	4a44      	ldr	r2, [pc, #272]	@ (8005848 <executeSupervision+0x124>)
 8005736:	6013      	str	r3, [r2, #0]

	do{
		debug_state = Board1_DW.is_Supervisor;
 8005738:	4b44      	ldr	r3, [pc, #272]	@ (800584c <executeSupervision+0x128>)
 800573a:	f893 20f9 	ldrb.w	r2, [r3, #249]	@ 0xf9
 800573e:	4b44      	ldr	r3, [pc, #272]	@ (8005850 <executeSupervision+0x12c>)
 8005740:	701a      	strb	r2, [r3, #0]
		debug_state_degraded = Board1_DW.is_Restablish;
 8005742:	4b42      	ldr	r3, [pc, #264]	@ (800584c <executeSupervision+0x128>)
 8005744:	f893 20f7 	ldrb.w	r2, [r3, #247]	@ 0xf7
 8005748:	4b42      	ldr	r3, [pc, #264]	@ (8005854 <executeSupervision+0x130>)
 800574a:	701a      	strb	r2, [r3, #0]
		if(degraded == 0)
 800574c:	4b42      	ldr	r3, [pc, #264]	@ (8005858 <executeSupervision+0x134>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d104      	bne.n	800575e <executeSupervision+0x3a>
			state_good = debug_state;
 8005754:	4b3e      	ldr	r3, [pc, #248]	@ (8005850 <executeSupervision+0x12c>)
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	b2da      	uxtb	r2, r3
 800575a:	4b40      	ldr	r3, [pc, #256]	@ (800585c <executeSupervision+0x138>)
 800575c:	701a      	strb	r2, [r3, #0]
		debug_count_step++;
 800575e:	4b40      	ldr	r3, [pc, #256]	@ (8005860 <executeSupervision+0x13c>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	3301      	adds	r3, #1
 8005764:	4a3e      	ldr	r2, [pc, #248]	@ (8005860 <executeSupervision+0x13c>)
 8005766:	6013      	str	r3, [r2, #0]
		Board1_step();
 8005768:	f7fe ff12 	bl	8004590 <Board1_step>

		if(Board1_DW.is_Supervision_task != Board1_IN_Normal)
 800576c:	4b37      	ldr	r3, [pc, #220]	@ (800584c <executeSupervision+0x128>)
 800576e:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8005772:	2b02      	cmp	r3, #2
 8005774:	d004      	beq.n	8005780 <executeSupervision+0x5c>
				degraded=degraded+1;
 8005776:	4b38      	ldr	r3, [pc, #224]	@ (8005858 <executeSupervision+0x134>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	3301      	adds	r3, #1
 800577c:	4a36      	ldr	r2, [pc, #216]	@ (8005858 <executeSupervision+0x134>)
 800577e:	6013      	str	r3, [r2, #0]

		if(Board1_DW.is_Supervision_task == Board1_IN_Single_Board)
 8005780:	4b32      	ldr	r3, [pc, #200]	@ (800584c <executeSupervision+0x128>)
 8005782:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8005786:	2b03      	cmp	r3, #3
 8005788:	d10a      	bne.n	80057a0 <executeSupervision+0x7c>
					debug_decision = Board1_DW.decision;
 800578a:	4a36      	ldr	r2, [pc, #216]	@ (8005864 <executeSupervision+0x140>)
 800578c:	4b2f      	ldr	r3, [pc, #188]	@ (800584c <executeSupervision+0x128>)
 800578e:	4615      	mov	r5, r2
 8005790:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8005794:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005796:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005798:	e894 0003 	ldmia.w	r4, {r0, r1}
 800579c:	e885 0003 	stmia.w	r5, {r0, r1}

		if(Board1_DW.is_Supervision_task == Board1_IN_Normal && Board1_DW.retransmitted)
 80057a0:	4b2a      	ldr	r3, [pc, #168]	@ (800584c <executeSupervision+0x128>)
 80057a2:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80057a6:	2b02      	cmp	r3, #2
 80057a8:	d107      	bne.n	80057ba <executeSupervision+0x96>
 80057aa:	4b28      	ldr	r3, [pc, #160]	@ (800584c <executeSupervision+0x128>)
 80057ac:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d002      	beq.n	80057ba <executeSupervision+0x96>
			retransmit_seen_in_cycle = true;
 80057b4:	4b2c      	ldr	r3, [pc, #176]	@ (8005868 <executeSupervision+0x144>)
 80057b6:	2201      	movs	r2, #1
 80057b8:	701a      	strb	r2, [r3, #0]
	}
	while(Board1_DW.is_Supervisor != Board1_IN_Same_decision &&
 80057ba:	4b24      	ldr	r3, [pc, #144]	@ (800584c <executeSupervision+0x128>)
 80057bc:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
					Board1_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 80057c0:	2b09      	cmp	r3, #9
 80057c2:	d012      	beq.n	80057ea <executeSupervision+0xc6>
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
 80057c4:	4b21      	ldr	r3, [pc, #132]	@ (800584c <executeSupervision+0x128>)
 80057c6:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
	while(Board1_DW.is_Supervisor != Board1_IN_Same_decision &&
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d00d      	beq.n	80057ea <executeSupervision+0xc6>
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
 80057ce:	4b1f      	ldr	r3, [pc, #124]	@ (800584c <executeSupervision+0x128>)
 80057d0:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	d008      	beq.n	80057ea <executeSupervision+0xc6>
					Board1_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 80057d8:	4b1c      	ldr	r3, [pc, #112]	@ (800584c <executeSupervision+0x128>)
 80057da:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d003      	beq.n	80057ea <executeSupervision+0xc6>
					Board1_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 80057e2:	4b22      	ldr	r3, [pc, #136]	@ (800586c <executeSupervision+0x148>)
 80057e4:	781b      	ldrb	r3, [r3, #0]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d0a6      	beq.n	8005738 <executeSupervision+0x14>

	debug_diff = HAL_GetTick() - debug_time;
 80057ea:	f003 faa7 	bl	8008d3c <HAL_GetTick>
 80057ee:	4602      	mov	r2, r0
 80057f0:	4b15      	ldr	r3, [pc, #84]	@ (8005848 <executeSupervision+0x124>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	4a1e      	ldr	r2, [pc, #120]	@ (8005870 <executeSupervision+0x14c>)
 80057f8:	6013      	str	r3, [r2, #0]

	HAL_TIM_Base_Stop_IT(&htim4);
 80057fa:	4812      	ldr	r0, [pc, #72]	@ (8005844 <executeSupervision+0x120>)
 80057fc:	f007 fa74 	bl	800cce8 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8005800:	4b10      	ldr	r3, [pc, #64]	@ (8005844 <executeSupervision+0x120>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2200      	movs	r2, #0
 8005806:	625a      	str	r2, [r3, #36]	@ 0x24

	if (retransmit_seen_in_cycle){
 8005808:	4b17      	ldr	r3, [pc, #92]	@ (8005868 <executeSupervision+0x144>)
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d007      	beq.n	8005820 <executeSupervision+0xfc>
		count_retransmit++;
 8005810:	4b18      	ldr	r3, [pc, #96]	@ (8005874 <executeSupervision+0x150>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	3301      	adds	r3, #1
 8005816:	4a17      	ldr	r2, [pc, #92]	@ (8005874 <executeSupervision+0x150>)
 8005818:	6013      	str	r3, [r2, #0]
		retransmit_seen_in_cycle = false;
 800581a:	4b13      	ldr	r3, [pc, #76]	@ (8005868 <executeSupervision+0x144>)
 800581c:	2200      	movs	r2, #0
 800581e:	701a      	strb	r2, [r3, #0]
	}

	if(deadline){
 8005820:	4b12      	ldr	r3, [pc, #72]	@ (800586c <executeSupervision+0x148>)
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <executeSupervision+0x108>
		deadlineProcedure();
 8005828:	f000 f82a 	bl	8005880 <deadlineProcedure>
	}

	debug_output = Board1_Y.output;
 800582c:	4a12      	ldr	r2, [pc, #72]	@ (8005878 <executeSupervision+0x154>)
 800582e:	4b13      	ldr	r3, [pc, #76]	@ (800587c <executeSupervision+0x158>)
 8005830:	4614      	mov	r4, r2
 8005832:	461d      	mov	r5, r3
 8005834:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005836:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005838:	e895 0003 	ldmia.w	r5, {r0, r1}
 800583c:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8005840:	bf00      	nop
 8005842:	bdb0      	pop	{r4, r5, r7, pc}
 8005844:	20001f88 	.word	0x20001f88
 8005848:	200005c8 	.word	0x200005c8
 800584c:	20000248 	.word	0x20000248
 8005850:	200005c1 	.word	0x200005c1
 8005854:	200005c0 	.word	0x200005c0
 8005858:	200005d0 	.word	0x200005d0
 800585c:	200005d4 	.word	0x200005d4
 8005860:	200005bc 	.word	0x200005bc
 8005864:	200005d8 	.word	0x200005d8
 8005868:	200005f0 	.word	0x200005f0
 800586c:	200005f8 	.word	0x200005f8
 8005870:	200005cc 	.word	0x200005cc
 8005874:	200005f4 	.word	0x200005f4
 8005878:	200005a4 	.word	0x200005a4
 800587c:	20000384 	.word	0x20000384

08005880 <deadlineProcedure>:

void deadlineProcedure(){
 8005880:	b580      	push	{r7, lr}
 8005882:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005884:	b672      	cpsid	i
}
 8005886:	bf00      	nop
	__disable_irq(); // Disabilitazione di ogni ulteriore Interrupt

	// Ferma tutti i motori
	if (motor_set(&motor_FA, 0, CLOCKWISE) != MOTOR_OK) {
 8005888:	2201      	movs	r2, #1
 800588a:	2100      	movs	r1, #0
 800588c:	4821      	ldr	r0, [pc, #132]	@ (8005914 <deadlineProcedure+0x94>)
 800588e:	f002 f883 	bl	8007998 <motor_set>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d001      	beq.n	800589c <deadlineProcedure+0x1c>
	    Error_Handler();
 8005898:	f001 ff90 	bl	80077bc <Error_Handler>
	}

	if (motor_set(&motor_FB, 0, CLOCKWISE) != MOTOR_OK) {
 800589c:	2201      	movs	r2, #1
 800589e:	2100      	movs	r1, #0
 80058a0:	481d      	ldr	r0, [pc, #116]	@ (8005918 <deadlineProcedure+0x98>)
 80058a2:	f002 f879 	bl	8007998 <motor_set>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d001      	beq.n	80058b0 <deadlineProcedure+0x30>
	    Error_Handler();
 80058ac:	f001 ff86 	bl	80077bc <Error_Handler>
	}

	if (motor_set(&motor_BA, 0, CLOCKWISE) != MOTOR_OK) {
 80058b0:	2201      	movs	r2, #1
 80058b2:	2100      	movs	r1, #0
 80058b4:	4819      	ldr	r0, [pc, #100]	@ (800591c <deadlineProcedure+0x9c>)
 80058b6:	f002 f86f 	bl	8007998 <motor_set>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d001      	beq.n	80058c4 <deadlineProcedure+0x44>
	    Error_Handler();
 80058c0:	f001 ff7c 	bl	80077bc <Error_Handler>
	}

	if (motor_set(&motor_BB, 0, CLOCKWISE) != MOTOR_OK) {
 80058c4:	2201      	movs	r2, #1
 80058c6:	2100      	movs	r1, #0
 80058c8:	4815      	ldr	r0, [pc, #84]	@ (8005920 <deadlineProcedure+0xa0>)
 80058ca:	f002 f865 	bl	8007998 <motor_set>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d001      	beq.n	80058d8 <deadlineProcedure+0x58>
	    Error_Handler();
 80058d4:	f001 ff72 	bl	80077bc <Error_Handler>
	}


	// Ferma i PWM
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80058d8:	2100      	movs	r1, #0
 80058da:	4812      	ldr	r0, [pc, #72]	@ (8005924 <deadlineProcedure+0xa4>)
 80058dc:	f007 fb9c 	bl	800d018 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80058e0:	2104      	movs	r1, #4
 80058e2:	4810      	ldr	r0, [pc, #64]	@ (8005924 <deadlineProcedure+0xa4>)
 80058e4:	f007 fb98 	bl	800d018 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 80058e8:	2108      	movs	r1, #8
 80058ea:	480e      	ldr	r0, [pc, #56]	@ (8005924 <deadlineProcedure+0xa4>)
 80058ec:	f007 fb94 	bl	800d018 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80058f0:	210c      	movs	r1, #12
 80058f2:	480c      	ldr	r0, [pc, #48]	@ (8005924 <deadlineProcedure+0xa4>)
 80058f4:	f007 fb90 	bl	800d018 <HAL_TIM_PWM_Stop>

	// Ferma gli encoder
	HAL_TIM_Base_Stop(&htim20);
 80058f8:	480b      	ldr	r0, [pc, #44]	@ (8005928 <deadlineProcedure+0xa8>)
 80058fa:	f007 f955 	bl	800cba8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim8);
 80058fe:	480b      	ldr	r0, [pc, #44]	@ (800592c <deadlineProcedure+0xac>)
 8005900:	f007 f952 	bl	800cba8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim5);
 8005904:	480a      	ldr	r0, [pc, #40]	@ (8005930 <deadlineProcedure+0xb0>)
 8005906:	f007 f94f 	bl	800cba8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim1);
 800590a:	480a      	ldr	r0, [pc, #40]	@ (8005934 <deadlineProcedure+0xb4>)
 800590c:	f007 f94c 	bl	800cba8 <HAL_TIM_Base_Stop>


	while(1) {
 8005910:	bf00      	nop
 8005912:	e7fd      	b.n	8005910 <deadlineProcedure+0x90>
 8005914:	20000500 	.word	0x20000500
 8005918:	20000510 	.word	0x20000510
 800591c:	20000520 	.word	0x20000520
 8005920:	20000530 	.word	0x20000530
 8005924:	20001f3c 	.word	0x20001f3c
 8005928:	200020b8 	.word	0x200020b8
 800592c:	20002020 	.word	0x20002020
 8005930:	20001fd4 	.word	0x20001fd4
 8005934:	20001ea4 	.word	0x20001ea4

08005938 <HAL_GPIO_EXTI_Callback>:
	    // Blocco del sistema in condizioni di sicurezza
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0
 800593e:	4603      	mov	r3, r0
 8005940:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == SESSION_Pin)
 8005942:	88fb      	ldrh	r3, [r7, #6]
 8005944:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005948:	d10a      	bne.n	8005960 <HAL_GPIO_EXTI_Callback+0x28>
	{
		debug_rts++;
 800594a:	4b07      	ldr	r3, [pc, #28]	@ (8005968 <HAL_GPIO_EXTI_Callback+0x30>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	3301      	adds	r3, #1
 8005950:	4a05      	ldr	r2, [pc, #20]	@ (8005968 <HAL_GPIO_EXTI_Callback+0x30>)
 8005952:	6013      	str	r3, [r2, #0]
		osEventFlagsSet(SessionEventHandle, EVT_SESSION);
 8005954:	4b05      	ldr	r3, [pc, #20]	@ (800596c <HAL_GPIO_EXTI_Callback+0x34>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2101      	movs	r1, #1
 800595a:	4618      	mov	r0, r3
 800595c:	f00b faba 	bl	8010ed4 <osEventFlagsSet>
	}
}
 8005960:	bf00      	nop
 8005962:	3708      	adds	r7, #8
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}
 8005968:	200005c4 	.word	0x200005c4
 800596c:	20001cdc 	.word	0x20001cdc

08005970 <BATT_cfgCh_>:
 * \brief Configures the ADC channel for battery measurement.
 * \param channel ADC channel to configure.
 * \return HAL_OK on success, HAL_ERROR otherwise.
 */
static HAL_StatusTypeDef BATT_cfgCh_(uint32_t channel)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b08c      	sub	sp, #48	@ 0x30
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef st;
    ADC_ChannelConfTypeDef cfg;

    cfg.Channel      = channel;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	60fb      	str	r3, [r7, #12]
    cfg.Rank         = ADC_REGULAR_RANK_1;
 800597c:	2306      	movs	r3, #6
 800597e:	613b      	str	r3, [r7, #16]
    cfg.SamplingTime = BATT_ADC_SMPL_TIME;
 8005980:	2306      	movs	r3, #6
 8005982:	617b      	str	r3, [r7, #20]
    cfg.SingleDiff   = ADC_SINGLE_ENDED;
 8005984:	237f      	movs	r3, #127	@ 0x7f
 8005986:	61bb      	str	r3, [r7, #24]
    cfg.OffsetNumber = ADC_OFFSET_NONE;
 8005988:	2304      	movs	r3, #4
 800598a:	61fb      	str	r3, [r7, #28]
    cfg.Offset       = 0U;
 800598c:	2300      	movs	r3, #0
 800598e:	623b      	str	r3, [r7, #32]

    st = HAL_ADC_ConfigChannel(l_adc, &cfg);
 8005990:	4b08      	ldr	r3, [pc, #32]	@ (80059b4 <BATT_cfgCh_+0x44>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f107 020c 	add.w	r2, r7, #12
 8005998:	4611      	mov	r1, r2
 800599a:	4618      	mov	r0, r3
 800599c:	f004 f83c 	bl	8009a18 <HAL_ADC_ConfigChannel>
 80059a0:	4603      	mov	r3, r0
 80059a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    return st;
 80059a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3730      	adds	r7, #48	@ 0x30
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}
 80059b2:	bf00      	nop
 80059b4:	20001d10 	.word	0x20001d10

080059b8 <BATT_readConv_>:
/**
 * \brief Performs a single ADC conversion.
 * \return Raw ADC value (0..4095) or 0 on failure.
 */
static uint32_t BATT_readConv_(void)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
    uint32_t adcVal;
    HAL_StatusTypeDef stStart;
    HAL_StatusTypeDef stPoll;

    adcVal = 0U;
 80059be:	2300      	movs	r3, #0
 80059c0:	607b      	str	r3, [r7, #4]

    stStart = HAL_ADC_Start(l_adc);
 80059c2:	4b12      	ldr	r3, [pc, #72]	@ (8005a0c <BATT_readConv_+0x54>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4618      	mov	r0, r3
 80059c8:	f003 fdfa 	bl	80095c0 <HAL_ADC_Start>
 80059cc:	4603      	mov	r3, r0
 80059ce:	70fb      	strb	r3, [r7, #3]
    if (stStart == HAL_OK)
 80059d0:	78fb      	ldrb	r3, [r7, #3]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d115      	bne.n	8005a02 <BATT_readConv_+0x4a>
    {
        stPoll = HAL_ADC_PollForConversion(l_adc, BATT_ADC_TMO_MS);
 80059d6:	4b0d      	ldr	r3, [pc, #52]	@ (8005a0c <BATT_readConv_+0x54>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	210a      	movs	r1, #10
 80059dc:	4618      	mov	r0, r3
 80059de:	f003 ff07 	bl	80097f0 <HAL_ADC_PollForConversion>
 80059e2:	4603      	mov	r3, r0
 80059e4:	70bb      	strb	r3, [r7, #2]
        if (stPoll == HAL_OK)
 80059e6:	78bb      	ldrb	r3, [r7, #2]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d105      	bne.n	80059f8 <BATT_readConv_+0x40>
        {
            adcVal = HAL_ADC_GetValue(l_adc);
 80059ec:	4b07      	ldr	r3, [pc, #28]	@ (8005a0c <BATT_readConv_+0x54>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4618      	mov	r0, r3
 80059f2:	f004 f803 	bl	80099fc <HAL_ADC_GetValue>
 80059f6:	6078      	str	r0, [r7, #4]
        }
        (void)HAL_ADC_Stop(l_adc);
 80059f8:	4b04      	ldr	r3, [pc, #16]	@ (8005a0c <BATT_readConv_+0x54>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4618      	mov	r0, r3
 80059fe:	f003 fec3 	bl	8009788 <HAL_ADC_Stop>
    }

    return adcVal;
 8005a02:	687b      	ldr	r3, [r7, #4]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3708      	adds	r7, #8
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	20001d10 	.word	0x20001d10

08005a10 <BATT_init>:

/* ========== PUBLIC API ========== */

void BATT_init(ADC_HandleTypeDef * adc)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
    l_adc = adc;
 8005a18:	4a06      	ldr	r2, [pc, #24]	@ (8005a34 <BATT_init+0x24>)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6013      	str	r3, [r2, #0]
    HAL_ADCEx_Calibration_Start(l_adc, ADC_SINGLE_ENDED);
 8005a1e:	4b05      	ldr	r3, [pc, #20]	@ (8005a34 <BATT_init+0x24>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	217f      	movs	r1, #127	@ 0x7f
 8005a24:	4618      	mov	r0, r3
 8005a26:	f004 fe3b 	bl	800a6a0 <HAL_ADCEx_Calibration_Start>
}
 8005a2a:	bf00      	nop
 8005a2c:	3708      	adds	r7, #8
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop
 8005a34:	20001d10 	.word	0x20001d10

08005a38 <BATT_readRaw>:

uint32_t BATT_readRaw(void)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
    uint32_t raw;

    raw = 0U;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	607b      	str	r3, [r7, #4]

    if (l_adc != (ADC_HandleTypeDef *)0)
 8005a42:	4b09      	ldr	r3, [pc, #36]	@ (8005a68 <BATT_readRaw+0x30>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d008      	beq.n	8005a5c <BATT_readRaw+0x24>
    {
        if (BATT_cfgCh_(BATT_ADC_CH) == HAL_OK)
 8005a4a:	4808      	ldr	r0, [pc, #32]	@ (8005a6c <BATT_readRaw+0x34>)
 8005a4c:	f7ff ff90 	bl	8005970 <BATT_cfgCh_>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d102      	bne.n	8005a5c <BATT_readRaw+0x24>
        {
            raw = BATT_readConv_();
 8005a56:	f7ff ffaf 	bl	80059b8 <BATT_readConv_>
 8005a5a:	6078      	str	r0, [r7, #4]
        }
    }

    return raw;
 8005a5c:	687b      	ldr	r3, [r7, #4]
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3708      	adds	r7, #8
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	20001d10 	.word	0x20001d10
 8005a6c:	25b00200 	.word	0x25b00200

08005a70 <BATT_getVolt>:

float BATT_getVolt(void)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
    uint32_t raw;
    float vAdc;
    float ratio;
    float vBat;

    raw = BATT_readRaw();
 8005a76:	f7ff ffdf 	bl	8005a38 <BATT_readRaw>
 8005a7a:	60f8      	str	r0, [r7, #12]

    /* ADC conversion to volts */
    vAdc = ((float)raw * BATT_ADC_VREF_MV) /
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	ee07 3a90 	vmov	s15, r3
 8005a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a86:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8005ac0 <BATT_getVolt+0x50>
 8005a8a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005a8e:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8005ac4 <BATT_getVolt+0x54>
 8005a92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005a96:	edc7 7a02 	vstr	s15, [r7, #8]
           (BATT_ADC_MAX_CNT * 1000.0F);

    /* Divider ratio */
    ratio = (BATT_R1_OHM + BATT_R2_OHM) / BATT_R2_OHM;
 8005a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac8 <BATT_getVolt+0x58>)
 8005a9c:	607b      	str	r3, [r7, #4]

    vBat = vAdc * ratio;
 8005a9e:	ed97 7a02 	vldr	s14, [r7, #8]
 8005aa2:	edd7 7a01 	vldr	s15, [r7, #4]
 8005aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aaa:	edc7 7a00 	vstr	s15, [r7]
    return vBat;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	ee07 3a90 	vmov	s15, r3
}
 8005ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8005ab8:	3710      	adds	r7, #16
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	454e4000 	.word	0x454e4000
 8005ac4:	4a79f060 	.word	0x4a79f060
 8005ac8:	409684be 	.word	0x409684be

08005acc <Copy_StateBusB1>:

boolean_T tx_complete = 0;
boolean_T rx_complete = 0;

// Copia StateBusB1 campo per campo
static void Copy_StateBusB1(StateBusB1* dest, const StateBusB1* src) {
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
    dest->battery_voltage = src->battery_voltage;
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	601a      	str	r2, [r3, #0]
    dest->temperature = src->temperature;
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	685a      	ldr	r2, [r3, #4]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	605a      	str	r2, [r3, #4]
    dest->velocity_FA = src->velocity_FA;
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	811a      	strh	r2, [r3, #8]
    dest->velocity_FB = src->velocity_FB;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	815a      	strh	r2, [r3, #10]
    dest->velocity_BA = src->velocity_BA;
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	819a      	strh	r2, [r3, #12]
    dest->velocity_BB = src->velocity_BB;
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	81da      	strh	r2, [r3, #14]
}
 8005b0e:	bf00      	nop
 8005b10:	370c      	adds	r7, #12
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr

08005b1a <Copy_StateBusB2>:

// Copia StateBusB2 campo per campo
static void Copy_StateBusB2(StateBusB2* dest, const StateBusB2* src) {
 8005b1a:	b480      	push	{r7}
 8005b1c:	b083      	sub	sp, #12
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
 8005b22:	6039      	str	r1, [r7, #0]
	dest->acceleration_y = src->acceleration_y;
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	601a      	str	r2, [r3, #0]
	dest->acceleration_x = src->acceleration_x;
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	685a      	ldr	r2, [r3, #4]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	605a      	str	r2, [r3, #4]
	dest->gyroYaw = src->gyroYaw;
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	689a      	ldr	r2, [r3, #8]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	609a      	str	r2, [r3, #8]
	dest->sonar1 = src->sonar1;
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	899a      	ldrh	r2, [r3, #12]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	819a      	strh	r2, [r3, #12]
	dest->sonar2 = src->sonar2;
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	89da      	ldrh	r2, [r3, #14]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	81da      	strh	r2, [r3, #14]
	dest->sonar3 = src->sonar3;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	8a1a      	ldrh	r2, [r3, #16]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	821a      	strh	r2, [r3, #16]
	dest->controller_y = src->controller_y;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	8a5a      	ldrh	r2, [r3, #18]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	825a      	strh	r2, [r3, #18]
    dest->controller_x = src->controller_x;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	8a9a      	ldrh	r2, [r3, #20]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	829a      	strh	r2, [r3, #20]
    dest->button1 = src->button1;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	7d9a      	ldrb	r2, [r3, #22]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	759a      	strb	r2, [r3, #22]
    dest->button2 = src->button2;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	7dda      	ldrb	r2, [r3, #23]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	75da      	strb	r2, [r3, #23]
    dest->button3 = src->button3;
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	7e1a      	ldrb	r2, [r3, #24]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	761a      	strb	r2, [r3, #24]
    dest->button4 = src->button4;
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	7e5a      	ldrb	r2, [r3, #25]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	765a      	strb	r2, [r3, #25]
    dest->r_stick_button = src->r_stick_button;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	7e9a      	ldrb	r2, [r3, #26]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	769a      	strb	r2, [r3, #26]
    dest->l_stick_button = src->l_stick_button;
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	7eda      	ldrb	r2, [r3, #27]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	76da      	strb	r2, [r3, #27]
    dest->controller_battery = src->controller_battery;
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	7f1a      	ldrb	r2, [r3, #28]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	771a      	strb	r2, [r3, #28]
}
 8005b9c:	bf00      	nop
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <Copy_GSBus>:

// Copia GSBus campo per campo
static void Copy_GSBus(GSBus* dest, const GSBus* src) {
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
    Copy_StateBusB1(&dest->stateB1, &src->stateB1);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	683a      	ldr	r2, [r7, #0]
 8005bb6:	4611      	mov	r1, r2
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f7ff ff87 	bl	8005acc <Copy_StateBusB1>
    Copy_StateBusB2(&dest->stateB2, &src->stateB2);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f103 0210 	add.w	r2, r3, #16
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	3310      	adds	r3, #16
 8005bc8:	4619      	mov	r1, r3
 8005bca:	4610      	mov	r0, r2
 8005bcc:	f7ff ffa5 	bl	8005b1a <Copy_StateBusB2>
    dest->mov_obs = src->mov_obs;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    dest->spc_retro = src->spc_retro;
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    dest->limit_vel = src->limit_vel;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    dest->obs_detection = src->obs_detection;
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 8005c00:	bf00      	nop
 8005c02:	3708      	adds	r7, #8
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <Copy_DecBus>:

// Copia DecBus campo per campo
static void Copy_DecBus(DecBus* dest, const DecBus* src) {
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
 8005c10:	6039      	str	r1, [r7, #0]
    dest->rif_FA = src->rif_FA;
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	601a      	str	r2, [r3, #0]
    dest->rif_FB = src->rif_FB;
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	605a      	str	r2, [r3, #4]
    dest->rif_BA = src->rif_BA;
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	689a      	ldr	r2, [r3, #8]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	609a      	str	r2, [r3, #8]
    dest->rif_BB = src->rif_BB;
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	68da      	ldr	r2, [r3, #12]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	60da      	str	r2, [r3, #12]
    dest->brk_mode = src->brk_mode;
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	7c1a      	ldrb	r2, [r3, #16]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	741a      	strb	r2, [r3, #16]
    dest->led_A = src->led_A;
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	7c5a      	ldrb	r2, [r3, #17]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	745a      	strb	r2, [r3, #17]
    dest->led_B = src->led_B;
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	7c9a      	ldrb	r2, [r3, #18]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	749a      	strb	r2, [r3, #18]
    dest->rear_led = src->rear_led;
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	7cda      	ldrb	r2, [r3, #19]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	74da      	strb	r2, [r3, #19]
    dest->rear_sign = src->rear_sign;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	7d1a      	ldrb	r2, [r3, #20]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	751a      	strb	r2, [r3, #20]
    dest->mode = src->mode;
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	7d5a      	ldrb	r2, [r3, #21]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	755a      	strb	r2, [r3, #21]
    dest->relay = src->relay;
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	7d9a      	ldrb	r2, [r3, #22]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	759a      	strb	r2, [r3, #22]
}
 8005c6a:	bf00      	nop
 8005c6c:	370c      	adds	r7, #12
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr
	...

08005c78 <UART_Data_Sended>:

boolean_T UART_Data_Sended(void)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	af00      	add	r7, sp, #0
    if (tx_complete) {
 8005c7c:	4b07      	ldr	r3, [pc, #28]	@ (8005c9c <UART_Data_Sended+0x24>)
 8005c7e:	781b      	ldrb	r3, [r3, #0]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d004      	beq.n	8005c8e <UART_Data_Sended+0x16>
        tx_complete = 0;
 8005c84:	4b05      	ldr	r3, [pc, #20]	@ (8005c9c <UART_Data_Sended+0x24>)
 8005c86:	2200      	movs	r2, #0
 8005c88:	701a      	strb	r2, [r3, #0]
        return 1;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e000      	b.n	8005c90 <UART_Data_Sended+0x18>
    }
    return 0;
 8005c8e:	2300      	movs	r3, #0
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	20001d14 	.word	0x20001d14

08005ca0 <UART_Data_Received>:

boolean_T UART_Data_Received(void)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	af00      	add	r7, sp, #0
    if (rx_complete) {
 8005ca4:	4b07      	ldr	r3, [pc, #28]	@ (8005cc4 <UART_Data_Received+0x24>)
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d004      	beq.n	8005cb6 <UART_Data_Received+0x16>
        rx_complete = 0;
 8005cac:	4b05      	ldr	r3, [pc, #20]	@ (8005cc4 <UART_Data_Received+0x24>)
 8005cae:	2200      	movs	r2, #0
 8005cb0:	701a      	strb	r2, [r3, #0]
        return 1;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e000      	b.n	8005cb8 <UART_Data_Received+0x18>
    }
    return 0;
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop
 8005cc4:	20001d15 	.word	0x20001d15

08005cc8 <UART_DMA_Stop>:

void UART_DMA_Stop(void)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	af00      	add	r7, sp, #0
    HAL_UART_DMAStop(&huart3);
 8005ccc:	4802      	ldr	r0, [pc, #8]	@ (8005cd8 <UART_DMA_Stop+0x10>)
 8005cce:	f009 fa45 	bl	800f15c <HAL_UART_DMAStop>
}
 8005cd2:	bf00      	nop
 8005cd4:	bd80      	pop	{r7, pc}
 8005cd6:	bf00      	nop
 8005cd8:	20002164 	.word	0x20002164

08005cdc <UART_Send_State>:

void UART_Send_State(const void* s)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
    static PacketStateB1 packet;

    memset(&packet, 0, sizeof(packet));
 8005ce4:	2214      	movs	r2, #20
 8005ce6:	2100      	movs	r1, #0
 8005ce8:	4811      	ldr	r0, [pc, #68]	@ (8005d30 <UART_Send_State+0x54>)
 8005cea:	f00e fee8 	bl	8014abe <memset>
    Copy_StateBusB1(&packet.state, (const StateBusB1*)s);
 8005cee:	6879      	ldr	r1, [r7, #4]
 8005cf0:	480f      	ldr	r0, [pc, #60]	@ (8005d30 <UART_Send_State+0x54>)
 8005cf2:	f7ff feeb 	bl	8005acc <Copy_StateBusB1>

    __HAL_CRC_DR_RESET(&hcrc);
 8005cf6:	4b0f      	ldr	r3, [pc, #60]	@ (8005d34 <UART_Send_State+0x58>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	689a      	ldr	r2, [r3, #8]
 8005cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8005d34 <UART_Send_State+0x58>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f042 0201 	orr.w	r2, r2, #1
 8005d04:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005d06:	2210      	movs	r2, #16
 8005d08:	4909      	ldr	r1, [pc, #36]	@ (8005d30 <UART_Send_State+0x54>)
 8005d0a:	480a      	ldr	r0, [pc, #40]	@ (8005d34 <UART_Send_State+0x58>)
 8005d0c:	f004 ff76 	bl	800abfc <HAL_CRC_Calculate>
 8005d10:	4603      	mov	r3, r0
 8005d12:	4a07      	ldr	r2, [pc, #28]	@ (8005d30 <UART_Send_State+0x54>)
 8005d14:	6113      	str	r3, [r2, #16]
                                  (uint32_t*)&packet.state,
                                  sizeof(packet.state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005d16:	4808      	ldr	r0, [pc, #32]	@ (8005d38 <UART_Send_State+0x5c>)
 8005d18:	f009 fe22 	bl	800f960 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005d1c:	2214      	movs	r2, #20
 8005d1e:	4904      	ldr	r1, [pc, #16]	@ (8005d30 <UART_Send_State+0x54>)
 8005d20:	4805      	ldr	r0, [pc, #20]	@ (8005d38 <UART_Send_State+0x5c>)
 8005d22:	f009 f94f 	bl	800efc4 <HAL_UART_Transmit_DMA>
}
 8005d26:	bf00      	nop
 8005d28:	3708      	adds	r7, #8
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	20001d18 	.word	0x20001d18
 8005d34:	20001d80 	.word	0x20001d80
 8005d38:	20002164 	.word	0x20002164

08005d3c <UART_Send_GlobalState>:

void UART_Send_GlobalState(const void* gs)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
    static PacketGstate packet;

    memset(&packet, 0, sizeof(packet));
 8005d44:	2238      	movs	r2, #56	@ 0x38
 8005d46:	2100      	movs	r1, #0
 8005d48:	4811      	ldr	r0, [pc, #68]	@ (8005d90 <UART_Send_GlobalState+0x54>)
 8005d4a:	f00e feb8 	bl	8014abe <memset>
    Copy_GSBus(&packet.global_state, (const GSBus*)gs);
 8005d4e:	6879      	ldr	r1, [r7, #4]
 8005d50:	480f      	ldr	r0, [pc, #60]	@ (8005d90 <UART_Send_GlobalState+0x54>)
 8005d52:	f7ff ff29 	bl	8005ba8 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005d56:	4b0f      	ldr	r3, [pc, #60]	@ (8005d94 <UART_Send_GlobalState+0x58>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	689a      	ldr	r2, [r3, #8]
 8005d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8005d94 <UART_Send_GlobalState+0x58>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f042 0201 	orr.w	r2, r2, #1
 8005d64:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005d66:	2234      	movs	r2, #52	@ 0x34
 8005d68:	4909      	ldr	r1, [pc, #36]	@ (8005d90 <UART_Send_GlobalState+0x54>)
 8005d6a:	480a      	ldr	r0, [pc, #40]	@ (8005d94 <UART_Send_GlobalState+0x58>)
 8005d6c:	f004 ff46 	bl	800abfc <HAL_CRC_Calculate>
 8005d70:	4603      	mov	r3, r0
 8005d72:	4a07      	ldr	r2, [pc, #28]	@ (8005d90 <UART_Send_GlobalState+0x54>)
 8005d74:	6353      	str	r3, [r2, #52]	@ 0x34
                                  (uint32_t*)&packet.global_state,
                                  sizeof(packet.global_state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005d76:	4808      	ldr	r0, [pc, #32]	@ (8005d98 <UART_Send_GlobalState+0x5c>)
 8005d78:	f009 fdf2 	bl	800f960 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005d7c:	2238      	movs	r2, #56	@ 0x38
 8005d7e:	4904      	ldr	r1, [pc, #16]	@ (8005d90 <UART_Send_GlobalState+0x54>)
 8005d80:	4805      	ldr	r0, [pc, #20]	@ (8005d98 <UART_Send_GlobalState+0x5c>)
 8005d82:	f009 f91f 	bl	800efc4 <HAL_UART_Transmit_DMA>
}
 8005d86:	bf00      	nop
 8005d88:	3708      	adds	r7, #8
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	20001d2c 	.word	0x20001d2c
 8005d94:	20001d80 	.word	0x20001d80
 8005d98:	20002164 	.word	0x20002164

08005d9c <UART_Send_Decision>:

void UART_Send_Decision(const void* dec)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b082      	sub	sp, #8
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
    static PacketDecision packet;

    memset(&packet, 0, sizeof(packet));
 8005da4:	221c      	movs	r2, #28
 8005da6:	2100      	movs	r1, #0
 8005da8:	4811      	ldr	r0, [pc, #68]	@ (8005df0 <UART_Send_Decision+0x54>)
 8005daa:	f00e fe88 	bl	8014abe <memset>
    Copy_DecBus(&packet.decision, (const DecBus*)dec);
 8005dae:	6879      	ldr	r1, [r7, #4]
 8005db0:	480f      	ldr	r0, [pc, #60]	@ (8005df0 <UART_Send_Decision+0x54>)
 8005db2:	f7ff ff29 	bl	8005c08 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005db6:	4b0f      	ldr	r3, [pc, #60]	@ (8005df4 <UART_Send_Decision+0x58>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	689a      	ldr	r2, [r3, #8]
 8005dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8005df4 <UART_Send_Decision+0x58>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f042 0201 	orr.w	r2, r2, #1
 8005dc4:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005dc6:	2218      	movs	r2, #24
 8005dc8:	4909      	ldr	r1, [pc, #36]	@ (8005df0 <UART_Send_Decision+0x54>)
 8005dca:	480a      	ldr	r0, [pc, #40]	@ (8005df4 <UART_Send_Decision+0x58>)
 8005dcc:	f004 ff16 	bl	800abfc <HAL_CRC_Calculate>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	4a07      	ldr	r2, [pc, #28]	@ (8005df0 <UART_Send_Decision+0x54>)
 8005dd4:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.decision,
                                  sizeof(packet.decision));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005dd6:	4808      	ldr	r0, [pc, #32]	@ (8005df8 <UART_Send_Decision+0x5c>)
 8005dd8:	f009 fdc2 	bl	800f960 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005ddc:	221c      	movs	r2, #28
 8005dde:	4904      	ldr	r1, [pc, #16]	@ (8005df0 <UART_Send_Decision+0x54>)
 8005de0:	4805      	ldr	r0, [pc, #20]	@ (8005df8 <UART_Send_Decision+0x5c>)
 8005de2:	f009 f8ef 	bl	800efc4 <HAL_UART_Transmit_DMA>
}
 8005de6:	bf00      	nop
 8005de8:	3708      	adds	r7, #8
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	20001d64 	.word	0x20001d64
 8005df4:	20001d80 	.word	0x20001d80
 8005df8:	20002164 	.word	0x20002164

08005dfc <UART_Send_Ping>:

void UART_Send_Ping(void)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	af00      	add	r7, sp, #0
    static uint8_t ping = PING;

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005e00:	4804      	ldr	r0, [pc, #16]	@ (8005e14 <UART_Send_Ping+0x18>)
 8005e02:	f009 fdad 	bl	800f960 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, &ping, sizeof(ping));
 8005e06:	2201      	movs	r2, #1
 8005e08:	4903      	ldr	r1, [pc, #12]	@ (8005e18 <UART_Send_Ping+0x1c>)
 8005e0a:	4802      	ldr	r0, [pc, #8]	@ (8005e14 <UART_Send_Ping+0x18>)
 8005e0c:	f009 f8da 	bl	800efc4 <HAL_UART_Transmit_DMA>
}
 8005e10:	bf00      	nop
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	20002164 	.word	0x20002164
 8005e18:	20000050 	.word	0x20000050

08005e1c <UART_Wait_State>:

void UART_Wait_State(void* s)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005e24:	4805      	ldr	r0, [pc, #20]	@ (8005e3c <UART_Wait_State+0x20>)
 8005e26:	f009 fdef 	bl	800fa08 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8005e2a:	2224      	movs	r2, #36	@ 0x24
 8005e2c:	6879      	ldr	r1, [r7, #4]
 8005e2e:	4803      	ldr	r0, [pc, #12]	@ (8005e3c <UART_Wait_State+0x20>)
 8005e30:	f009 f948 	bl	800f0c4 <HAL_UART_Receive_DMA>
                         (uint8_t*)s,
                         sizeof(PacketStateB2));
}
 8005e34:	bf00      	nop
 8005e36:	3708      	adds	r7, #8
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}
 8005e3c:	20002164 	.word	0x20002164

08005e40 <UART_Wait_GlobalState>:

void UART_Wait_GlobalState(void* gs)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005e48:	4805      	ldr	r0, [pc, #20]	@ (8005e60 <UART_Wait_GlobalState+0x20>)
 8005e4a:	f009 fddd 	bl	800fa08 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8005e4e:	2238      	movs	r2, #56	@ 0x38
 8005e50:	6879      	ldr	r1, [r7, #4]
 8005e52:	4803      	ldr	r0, [pc, #12]	@ (8005e60 <UART_Wait_GlobalState+0x20>)
 8005e54:	f009 f936 	bl	800f0c4 <HAL_UART_Receive_DMA>
                         (uint8_t*)gs,
                         sizeof(PacketGstate));
}
 8005e58:	bf00      	nop
 8005e5a:	3708      	adds	r7, #8
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	20002164 	.word	0x20002164

08005e64 <UART_Wait_Decision>:

void UART_Wait_Decision(void* dec)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b082      	sub	sp, #8
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005e6c:	4805      	ldr	r0, [pc, #20]	@ (8005e84 <UART_Wait_Decision+0x20>)
 8005e6e:	f009 fdcb 	bl	800fa08 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8005e72:	221c      	movs	r2, #28
 8005e74:	6879      	ldr	r1, [r7, #4]
 8005e76:	4803      	ldr	r0, [pc, #12]	@ (8005e84 <UART_Wait_Decision+0x20>)
 8005e78:	f009 f924 	bl	800f0c4 <HAL_UART_Receive_DMA>
                         (uint8_t*)dec,
                         sizeof(PacketDecision));
}
 8005e7c:	bf00      	nop
 8005e7e:	3708      	adds	r7, #8
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	20002164 	.word	0x20002164

08005e88 <UART_Wait_Ping>:

void UART_Wait_Ping(void* ping)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005e90:	4805      	ldr	r0, [pc, #20]	@ (8005ea8 <UART_Wait_Ping+0x20>)
 8005e92:	f009 fdb9 	bl	800fa08 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8005e96:	2201      	movs	r2, #1
 8005e98:	6879      	ldr	r1, [r7, #4]
 8005e9a:	4803      	ldr	r0, [pc, #12]	@ (8005ea8 <UART_Wait_Ping+0x20>)
 8005e9c:	f009 f912 	bl	800f0c4 <HAL_UART_Receive_DMA>
                         (uint8_t*)ping,
                         sizeof(uint8_t));
}
 8005ea0:	bf00      	nop
 8005ea2:	3708      	adds	r7, #8
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	20002164 	.word	0x20002164

08005eac <Correct_CRC_State>:

boolean_T Correct_CRC_State(const void* s_packet)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b08c      	sub	sp, #48	@ 0x30
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
    const PacketStateB2* packet = (const PacketStateB2*)s_packet;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    StateBusB2 clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8005eb8:	f107 0308 	add.w	r3, r7, #8
 8005ebc:	2220      	movs	r2, #32
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f00e fdfc 	bl	8014abe <memset>
    Copy_StateBusB2(&clean_state, &packet->state);
 8005ec6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ec8:	f107 0308 	add.w	r3, r7, #8
 8005ecc:	4611      	mov	r1, r2
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f7ff fe23 	bl	8005b1a <Copy_StateBusB2>

    __HAL_CRC_DR_RESET(&hcrc);
 8005ed4:	4b0d      	ldr	r3, [pc, #52]	@ (8005f0c <Correct_CRC_State+0x60>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	689a      	ldr	r2, [r3, #8]
 8005eda:	4b0c      	ldr	r3, [pc, #48]	@ (8005f0c <Correct_CRC_State+0x60>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f042 0201 	orr.w	r2, r2, #1
 8005ee2:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8005ee4:	f107 0308 	add.w	r3, r7, #8
 8005ee8:	2220      	movs	r2, #32
 8005eea:	4619      	mov	r1, r3
 8005eec:	4807      	ldr	r0, [pc, #28]	@ (8005f0c <Correct_CRC_State+0x60>)
 8005eee:	f004 fe85 	bl	800abfc <HAL_CRC_Calculate>
 8005ef2:	62b8      	str	r0, [r7, #40]	@ 0x28
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    return (crc_calc == packet->crc);
 8005ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ef6:	6a1b      	ldr	r3, [r3, #32]
 8005ef8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005efa:	429a      	cmp	r2, r3
 8005efc:	bf0c      	ite	eq
 8005efe:	2301      	moveq	r3, #1
 8005f00:	2300      	movne	r3, #0
 8005f02:	b2db      	uxtb	r3, r3
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3730      	adds	r7, #48	@ 0x30
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	20001d80 	.word	0x20001d80

08005f10 <Correct_CRC_GlobalState>:

boolean_T Correct_CRC_GlobalState(const void* gs_packet)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b092      	sub	sp, #72	@ 0x48
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
    const PacketGstate* packet = (const PacketGstate*)gs_packet;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	647b      	str	r3, [r7, #68]	@ 0x44

    GSBus clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8005f1c:	f107 030c 	add.w	r3, r7, #12
 8005f20:	2234      	movs	r2, #52	@ 0x34
 8005f22:	2100      	movs	r1, #0
 8005f24:	4618      	mov	r0, r3
 8005f26:	f00e fdca 	bl	8014abe <memset>
    Copy_GSBus(&clean_state, &packet->global_state);
 8005f2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f2c:	f107 030c 	add.w	r3, r7, #12
 8005f30:	4611      	mov	r1, r2
 8005f32:	4618      	mov	r0, r3
 8005f34:	f7ff fe38 	bl	8005ba8 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005f38:	4b0d      	ldr	r3, [pc, #52]	@ (8005f70 <Correct_CRC_GlobalState+0x60>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	689a      	ldr	r2, [r3, #8]
 8005f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8005f70 <Correct_CRC_GlobalState+0x60>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f042 0201 	orr.w	r2, r2, #1
 8005f46:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8005f48:	f107 030c 	add.w	r3, r7, #12
 8005f4c:	2234      	movs	r2, #52	@ 0x34
 8005f4e:	4619      	mov	r1, r3
 8005f50:	4807      	ldr	r0, [pc, #28]	@ (8005f70 <Correct_CRC_GlobalState+0x60>)
 8005f52:	f004 fe53 	bl	800abfc <HAL_CRC_Calculate>
 8005f56:	6438      	str	r0, [r7, #64]	@ 0x40
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    return (crc_calc == packet->crc);
 8005f58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	bf0c      	ite	eq
 8005f62:	2301      	moveq	r3, #1
 8005f64:	2300      	movne	r3, #0
 8005f66:	b2db      	uxtb	r3, r3
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3748      	adds	r7, #72	@ 0x48
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	20001d80 	.word	0x20001d80

08005f74 <Correct_CRC_Decision>:

boolean_T Correct_CRC_Decision(const void* dec_packet)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b08a      	sub	sp, #40	@ 0x28
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
    const PacketDecision* packet = (const PacketDecision*)dec_packet;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	627b      	str	r3, [r7, #36]	@ 0x24

    DecBus clean_decision;
    memset(&clean_decision, 0, sizeof(clean_decision));
 8005f80:	f107 0308 	add.w	r3, r7, #8
 8005f84:	2218      	movs	r2, #24
 8005f86:	2100      	movs	r1, #0
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f00e fd98 	bl	8014abe <memset>
    Copy_DecBus(&clean_decision, &packet->decision);
 8005f8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f90:	f107 0308 	add.w	r3, r7, #8
 8005f94:	4611      	mov	r1, r2
 8005f96:	4618      	mov	r0, r3
 8005f98:	f7ff fe36 	bl	8005c08 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd4 <Correct_CRC_Decision+0x60>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	689a      	ldr	r2, [r3, #8]
 8005fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8005fd4 <Correct_CRC_Decision+0x60>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f042 0201 	orr.w	r2, r2, #1
 8005faa:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8005fac:	f107 0308 	add.w	r3, r7, #8
 8005fb0:	2218      	movs	r2, #24
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	4807      	ldr	r0, [pc, #28]	@ (8005fd4 <Correct_CRC_Decision+0x60>)
 8005fb6:	f004 fe21 	bl	800abfc <HAL_CRC_Calculate>
 8005fba:	6238      	str	r0, [r7, #32]
                          (uint32_t*)&clean_decision,
                          sizeof(clean_decision));

    return (crc_calc == packet->crc);
 8005fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbe:	699b      	ldr	r3, [r3, #24]
 8005fc0:	6a3a      	ldr	r2, [r7, #32]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	bf0c      	ite	eq
 8005fc6:	2301      	moveq	r3, #1
 8005fc8:	2300      	movne	r3, #0
 8005fca:	b2db      	uxtb	r3, r3
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3728      	adds	r7, #40	@ 0x28
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	20001d80 	.word	0x20001d80

08005fd8 <Correct_Ping>:

boolean_T Correct_Ping(uint8_t rec_ping)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	4603      	mov	r3, r0
 8005fe0:	71fb      	strb	r3, [r7, #7]
    return (rec_ping == PING);
 8005fe2:	79fb      	ldrb	r3, [r7, #7]
 8005fe4:	2baa      	cmp	r3, #170	@ 0xaa
 8005fe6:	bf0c      	ite	eq
 8005fe8:	2301      	moveq	r3, #1
 8005fea:	2300      	movne	r3, #0
 8005fec:	b2db      	uxtb	r3, r3
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	370c      	adds	r7, #12
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
	...

08005ffc <is_Session_high>:

boolean_T is_Session_high(void)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(SESSION_GPIO_Port, SESSION_Pin)
 8006000:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006004:	4805      	ldr	r0, [pc, #20]	@ (800601c <is_Session_high+0x20>)
 8006006:	f005 fc5d 	bl	800b8c4 <HAL_GPIO_ReadPin>
 800600a:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 800600c:	2b01      	cmp	r3, #1
 800600e:	bf0c      	ite	eq
 8006010:	2301      	moveq	r3, #1
 8006012:	2300      	movne	r3, #0
 8006014:	b2db      	uxtb	r3, r3
}
 8006016:	4618      	mov	r0, r3
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	48000800 	.word	0x48000800

08006020 <set_STALK>:

void set_STALK(void)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 8006024:	2201      	movs	r2, #1
 8006026:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800602a:	4802      	ldr	r0, [pc, #8]	@ (8006034 <set_STALK+0x14>)
 800602c:	f005 fc62 	bl	800b8f4 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_SET);
}
 8006030:	bf00      	nop
 8006032:	bd80      	pop	{r7, pc}
 8006034:	48000800 	.word	0x48000800

08006038 <reset_STALK>:

void reset_STALK(void)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 800603c:	2200      	movs	r2, #0
 800603e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006042:	4802      	ldr	r0, [pc, #8]	@ (800604c <reset_STALK+0x14>)
 8006044:	f005 fc56 	bl	800b8f4 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_RESET);
}
 8006048:	bf00      	nop
 800604a:	bd80      	pop	{r7, pc}
 800604c:	48000800 	.word	0x48000800

08006050 <is_MTALK_high>:

boolean_T is_MTALK_high(void)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(MTALK_GPIO_Port, MTALK_Pin)
 8006054:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006058:	4805      	ldr	r0, [pc, #20]	@ (8006070 <is_MTALK_high+0x20>)
 800605a:	f005 fc33 	bl	800b8c4 <HAL_GPIO_ReadPin>
 800605e:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 8006060:	2b01      	cmp	r3, #1
 8006062:	bf0c      	ite	eq
 8006064:	2301      	moveq	r3, #1
 8006066:	2300      	movne	r3, #0
 8006068:	b2db      	uxtb	r3, r3
}
 800606a:	4618      	mov	r0, r3
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	48000800 	.word	0x48000800

08006074 <get_tick>:

uint32_t get_tick(void)
{
 8006074:	b480      	push	{r7}
 8006076:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_COUNTER(&htim2);
 8006078:	4b03      	ldr	r3, [pc, #12]	@ (8006088 <get_tick+0x14>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800607e:	4618      	mov	r0, r3
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr
 8006088:	20001ef0 	.word	0x20001ef0

0800608c <check_elapsed_time_us>:

boolean_T check_elapsed_time_us(uint32_T start_time,
                                uint32_T min_elapsed_time)
{
 800608c:	b480      	push	{r7}
 800608e:	b085      	sub	sp, #20
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 8006096:	4b09      	ldr	r3, [pc, #36]	@ (80060bc <check_elapsed_time_us+0x30>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609c:	60fb      	str	r3, [r7, #12]
    return ((current_us - start_time) >= min_elapsed_time);
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	1ad3      	subs	r3, r2, r3
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	bf94      	ite	ls
 80060aa:	2301      	movls	r3, #1
 80060ac:	2300      	movhi	r3, #0
 80060ae:	b2db      	uxtb	r3, r3
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr
 80060bc:	20001ef0 	.word	0x20001ef0

080060c0 <check_elapsed_time>:

boolean_T check_elapsed_time(uint32_T start_time,
                             uint32_T min_elapsed_time)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b085      	sub	sp, #20
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 80060ca:	4b0c      	ldr	r3, [pc, #48]	@ (80060fc <check_elapsed_time+0x3c>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d0:	60fb      	str	r3, [r7, #12]
    uint32_t elapsed_us = current_us - start_time;
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	60bb      	str	r3, [r7, #8]

    return (elapsed_us >= (min_elapsed_time * 1000U));
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80060e0:	fb02 f303 	mul.w	r3, r2, r3
 80060e4:	68ba      	ldr	r2, [r7, #8]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	bf2c      	ite	cs
 80060ea:	2301      	movcs	r3, #1
 80060ec:	2300      	movcc	r3, #0
 80060ee:	b2db      	uxtb	r3, r3
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3714      	adds	r7, #20
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr
 80060fc:	20001ef0 	.word	0x20001ef0

08006100 <enter_critical_section>:

void enter_critical_section(void)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	af00      	add	r7, sp, #0
    taskENTER_CRITICAL();
 8006104:	f00d fc70 	bl	80139e8 <vPortEnterCritical>
}
 8006108:	bf00      	nop
 800610a:	bd80      	pop	{r7, pc}

0800610c <exit_critical_section>:

void exit_critical_section(void)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	af00      	add	r7, sp, #0
    taskEXIT_CRITICAL();
 8006110:	f00d fc9c 	bl	8013a4c <vPortExitCritical>
}
 8006114:	bf00      	nop
 8006116:	bd80      	pop	{r7, pc}

08006118 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800611c:	4b0d      	ldr	r3, [pc, #52]	@ (8006154 <MX_CRC_Init+0x3c>)
 800611e:	4a0e      	ldr	r2, [pc, #56]	@ (8006158 <MX_CRC_Init+0x40>)
 8006120:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8006122:	4b0c      	ldr	r3, [pc, #48]	@ (8006154 <MX_CRC_Init+0x3c>)
 8006124:	2200      	movs	r2, #0
 8006126:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8006128:	4b0a      	ldr	r3, [pc, #40]	@ (8006154 <MX_CRC_Init+0x3c>)
 800612a:	2200      	movs	r2, #0
 800612c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800612e:	4b09      	ldr	r3, [pc, #36]	@ (8006154 <MX_CRC_Init+0x3c>)
 8006130:	2200      	movs	r2, #0
 8006132:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8006134:	4b07      	ldr	r3, [pc, #28]	@ (8006154 <MX_CRC_Init+0x3c>)
 8006136:	2200      	movs	r2, #0
 8006138:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800613a:	4b06      	ldr	r3, [pc, #24]	@ (8006154 <MX_CRC_Init+0x3c>)
 800613c:	2201      	movs	r2, #1
 800613e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8006140:	4804      	ldr	r0, [pc, #16]	@ (8006154 <MX_CRC_Init+0x3c>)
 8006142:	f004 fcf7 	bl	800ab34 <HAL_CRC_Init>
 8006146:	4603      	mov	r3, r0
 8006148:	2b00      	cmp	r3, #0
 800614a:	d001      	beq.n	8006150 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800614c:	f001 fb36 	bl	80077bc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8006150:	bf00      	nop
 8006152:	bd80      	pop	{r7, pc}
 8006154:	20001d80 	.word	0x20001d80
 8006158:	40023000 	.word	0x40023000

0800615c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800615c:	b480      	push	{r7}
 800615e:	b085      	sub	sp, #20
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a0a      	ldr	r2, [pc, #40]	@ (8006194 <HAL_CRC_MspInit+0x38>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d10b      	bne.n	8006186 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800616e:	4b0a      	ldr	r3, [pc, #40]	@ (8006198 <HAL_CRC_MspInit+0x3c>)
 8006170:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006172:	4a09      	ldr	r2, [pc, #36]	@ (8006198 <HAL_CRC_MspInit+0x3c>)
 8006174:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006178:	6493      	str	r3, [r2, #72]	@ 0x48
 800617a:	4b07      	ldr	r3, [pc, #28]	@ (8006198 <HAL_CRC_MspInit+0x3c>)
 800617c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800617e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006182:	60fb      	str	r3, [r7, #12]
 8006184:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8006186:	bf00      	nop
 8006188:	3714      	adds	r7, #20
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr
 8006192:	bf00      	nop
 8006194:	40023000 	.word	0x40023000
 8006198:	40021000 	.word	0x40021000

0800619c <DWD_Init>:
#include "deadline_watchdog.h"
#include "FreeRTOS.h"
#include "task.h"

void DWD_Init(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim, uint32_t target_mask, DWD_Callback_t callback)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	607a      	str	r2, [r7, #4]
 80061a8:	603b      	str	r3, [r7, #0]
    hwd->htim = htim;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	68ba      	ldr	r2, [r7, #8]
 80061ae:	601a      	str	r2, [r3, #0]
    hwd->target_mask = target_mask;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	605a      	str	r2, [r3, #4]
    hwd->on_deadline_cb = callback;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	683a      	ldr	r2, [r7, #0]
 80061ba:	60da      	str	r2, [r3, #12]

    hwd->current_mask = 0;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2200      	movs	r2, #0
 80061c0:	609a      	str	r2, [r3, #8]

    __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2200      	movs	r2, #0
 80061ca:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_CLEAR_FLAG(hwd->htim, TIM_FLAG_UPDATE);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f06f 0201 	mvn.w	r2, #1
 80061d6:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(hwd->htim);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4618      	mov	r0, r3
 80061de:	f006 fd0b 	bl	800cbf8 <HAL_TIM_Base_Start_IT>
}
 80061e2:	bf00      	nop
 80061e4:	3710      	adds	r7, #16
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}

080061ea <DWD_Notify>:

void DWD_Notify(Deadline_Watchdog_t *hwd, uint32_t flag)
{
 80061ea:	b580      	push	{r7, lr}
 80061ec:	b082      	sub	sp, #8
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6078      	str	r0, [r7, #4]
 80061f2:	6039      	str	r1, [r7, #0]
    taskENTER_CRITICAL();
 80061f4:	f00d fbf8 	bl	80139e8 <vPortEnterCritical>
    hwd->current_mask |= flag;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	689a      	ldr	r2, [r3, #8]
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	431a      	orrs	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	609a      	str	r2, [r3, #8]
    if (hwd->current_mask == hwd->target_mask)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	689a      	ldr	r2, [r3, #8]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	429a      	cmp	r2, r3
 800620e:	d107      	bne.n	8006220 <DWD_Notify+0x36>
    {
        hwd->current_mask = 0;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	609a      	str	r2, [r3, #8]
        __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	2200      	movs	r2, #0
 800621e:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    taskEXIT_CRITICAL();
 8006220:	f00d fc14 	bl	8013a4c <vPortExitCritical>
}
 8006224:	bf00      	nop
 8006226:	3708      	adds	r7, #8
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <DWD_CheckStatus>:

void DWD_CheckStatus(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim_irq)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b082      	sub	sp, #8
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
    if (htim_irq->Instance == hwd->htim->Instance)
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	429a      	cmp	r2, r3
 8006242:	d10b      	bne.n	800625c <DWD_CheckStatus+0x30>
    {
        HAL_TIM_Base_Stop_IT(hwd->htim);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4618      	mov	r0, r3
 800624a:	f006 fd4d 	bl	800cce8 <HAL_TIM_Base_Stop_IT>

        if (hwd->on_deadline_cb != NULL)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d002      	beq.n	800625c <DWD_CheckStatus+0x30>
        {
            hwd->on_deadline_cb();
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	4798      	blx	r3
        }
    }
}
 800625c:	bf00      	nop
 800625e:	3708      	adds	r7, #8
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800626a:	4b1a      	ldr	r3, [pc, #104]	@ (80062d4 <MX_DMA_Init+0x70>)
 800626c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800626e:	4a19      	ldr	r2, [pc, #100]	@ (80062d4 <MX_DMA_Init+0x70>)
 8006270:	f043 0304 	orr.w	r3, r3, #4
 8006274:	6493      	str	r3, [r2, #72]	@ 0x48
 8006276:	4b17      	ldr	r3, [pc, #92]	@ (80062d4 <MX_DMA_Init+0x70>)
 8006278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800627a:	f003 0304 	and.w	r3, r3, #4
 800627e:	607b      	str	r3, [r7, #4]
 8006280:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006282:	4b14      	ldr	r3, [pc, #80]	@ (80062d4 <MX_DMA_Init+0x70>)
 8006284:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006286:	4a13      	ldr	r2, [pc, #76]	@ (80062d4 <MX_DMA_Init+0x70>)
 8006288:	f043 0301 	orr.w	r3, r3, #1
 800628c:	6493      	str	r3, [r2, #72]	@ 0x48
 800628e:	4b11      	ldr	r3, [pc, #68]	@ (80062d4 <MX_DMA_Init+0x70>)
 8006290:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006292:	f003 0301 	and.w	r3, r3, #1
 8006296:	603b      	str	r3, [r7, #0]
 8006298:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800629a:	2200      	movs	r2, #0
 800629c:	2105      	movs	r1, #5
 800629e:	200b      	movs	r0, #11
 80062a0:	f004 fc20 	bl	800aae4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80062a4:	200b      	movs	r0, #11
 80062a6:	f004 fc37 	bl	800ab18 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80062aa:	2200      	movs	r2, #0
 80062ac:	2105      	movs	r1, #5
 80062ae:	200c      	movs	r0, #12
 80062b0:	f004 fc18 	bl	800aae4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80062b4:	200c      	movs	r0, #12
 80062b6:	f004 fc2f 	bl	800ab18 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80062ba:	2200      	movs	r2, #0
 80062bc:	2100      	movs	r1, #0
 80062be:	200d      	movs	r0, #13
 80062c0:	f004 fc10 	bl	800aae4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80062c4:	200d      	movs	r0, #13
 80062c6:	f004 fc27 	bl	800ab18 <HAL_NVIC_EnableIRQ>

}
 80062ca:	bf00      	nop
 80062cc:	3708      	adds	r7, #8
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	40021000 	.word	0x40021000

080062d8 <encoder_init>:
#include "encoder.h"
#include "gpio.h"

Encoder_Status_t encoder_init(EncoderHandle* enc, TIM_HandleTypeDef* htim, const Encoder_Calibration_t* calib, float reading_period_ms)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	60f8      	str	r0, [r7, #12]
 80062e0:	60b9      	str	r1, [r7, #8]
 80062e2:	607a      	str	r2, [r7, #4]
 80062e4:	ed87 0a00 	vstr	s0, [r7]
    if ((enc == NULL) || (htim == NULL) || (calib == NULL)) {
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d005      	beq.n	80062fa <encoder_init+0x22>
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d002      	beq.n	80062fa <encoder_init+0x22>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d102      	bne.n	8006300 <encoder_init+0x28>
        return ENCODER_ERR;
 80062fa:	f04f 33ff 	mov.w	r3, #4294967295
 80062fe:	e025      	b.n	800634c <encoder_init+0x74>
    }

    enc->htim = htim;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	68ba      	ldr	r2, [r7, #8]
 8006304:	601a      	str	r2, [r3, #0]
    enc->prev_count = __HAL_TIM_GET_COUNTER(htim);
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	605a      	str	r2, [r3, #4]
    enc->arr = __HAL_TIM_GET_AUTORELOAD(htim);
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	609a      	str	r2, [r3, #8]
    enc->reading_period = reading_period_ms / 1000.0f;
 800631a:	ed97 7a00 	vldr	s14, [r7]
 800631e:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8006354 <encoder_init+0x7c>
 8006322:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	edc3 7a03 	vstr	s15, [r3, #12]
    enc->calib = *calib;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	3310      	adds	r3, #16
 8006332:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006336:	e883 0003 	stmia.w	r3, {r0, r1}
    enc->velocity = 0.0f;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f04f 0200 	mov.w	r2, #0
 8006340:	619a      	str	r2, [r3, #24]

    HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 8006342:	213c      	movs	r1, #60	@ 0x3c
 8006344:	68b8      	ldr	r0, [r7, #8]
 8006346:	f007 fad3 	bl	800d8f0 <HAL_TIM_Encoder_Start>
    return ENCODER_OK;
 800634a:	2300      	movs	r3, #0
}
 800634c:	4618      	mov	r0, r3
 800634e:	3710      	adds	r7, #16
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}
 8006354:	447a0000 	.word	0x447a0000

08006358 <encoder_readRPM>:




Encoder_Status_t encoder_readRPM(EncoderHandle* enc){
 8006358:	b5b0      	push	{r4, r5, r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]

	if ((enc == NULL) || (enc->htim == NULL)) {
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d003      	beq.n	800636e <encoder_readRPM+0x16>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d102      	bne.n	8006374 <encoder_readRPM+0x1c>
		return ENCODER_ERR;
 800636e:	f04f 33ff 	mov.w	r3, #4294967295
 8006372:	e0b8      	b.n	80064e6 <encoder_readRPM+0x18e>
	}

	float diff;
	uint32_t cnt = __HAL_TIM_GET_COUNTER(enc->htim);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800637c:	60bb      	str	r3, [r7, #8]

	if(enc->prev_count == cnt){
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	68ba      	ldr	r2, [r7, #8]
 8006384:	429a      	cmp	r2, r3
 8006386:	d107      	bne.n	8006398 <encoder_readRPM+0x40>
	  diff = 0;
 8006388:	f04f 0300 	mov.w	r3, #0
 800638c:	60fb      	str	r3, [r7, #12]
	  enc->velocity = 0;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f04f 0200 	mov.w	r2, #0
 8006394:	619a      	str	r2, [r3, #24]
 8006396:	e08d      	b.n	80064b4 <encoder_readRPM+0x15c>
	}

	else if (__HAL_TIM_IS_TIM_COUNTING_DOWN(enc->htim)) {
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 0310 	and.w	r3, r3, #16
 80063a4:	2b10      	cmp	r3, #16
 80063a6:	d138      	bne.n	800641a <encoder_readRPM+0xc2>

	  if (cnt < enc->prev_count)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	68ba      	ldr	r2, [r7, #8]
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d20a      	bcs.n	80063c8 <encoder_readRPM+0x70>
		  diff = enc->prev_count - cnt;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	685a      	ldr	r2, [r3, #4]
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	ee07 3a90 	vmov	s15, r3
 80063be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063c2:	edc7 7a03 	vstr	s15, [r7, #12]
 80063c6:	e00c      	b.n	80063e2 <encoder_readRPM+0x8a>

	  else
		  diff = (enc->arr - cnt) + enc->prev_count;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	689a      	ldr	r2, [r3, #8]
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	1ad2      	subs	r2, r2, r3
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	4413      	add	r3, r2
 80063d6:	ee07 3a90 	vmov	s15, r3
 80063da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063de:	edc7 7a03 	vstr	s15, [r7, #12]

	  enc->velocity = (60.0f * diff) /
 80063e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80063e6:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80064f0 <encoder_readRPM+0x198>
 80063ea:	ee67 6a87 	vmul.f32	s13, s15, s14
	                  (enc->calib.pulses_per_rev * enc->reading_period * enc->calib.gear_ratio);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	8a1b      	ldrh	r3, [r3, #16]
 80063f2:	ee07 3a90 	vmov	s15, r3
 80063f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	edd3 7a03 	vldr	s15, [r3, #12]
 8006400:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	edd3 7a05 	vldr	s15, [r3, #20]
 800640a:	ee27 7a27 	vmul.f32	s14, s14, s15
	  enc->velocity = (60.0f * diff) /
 800640e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	edc3 7a06 	vstr	s15, [r3, #24]
 8006418:	e04c      	b.n	80064b4 <encoder_readRPM+0x15c>
	}

	else {
	  if (cnt > enc->prev_count)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	68ba      	ldr	r2, [r7, #8]
 8006420:	429a      	cmp	r2, r3
 8006422:	d90a      	bls.n	800643a <encoder_readRPM+0xe2>
		  diff = cnt - enc->prev_count;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	68ba      	ldr	r2, [r7, #8]
 800642a:	1ad3      	subs	r3, r2, r3
 800642c:	ee07 3a90 	vmov	s15, r3
 8006430:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006434:	edc7 7a03 	vstr	s15, [r7, #12]
 8006438:	e00c      	b.n	8006454 <encoder_readRPM+0xfc>
	  else
		  diff = (enc->arr - enc->prev_count) + cnt;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	689a      	ldr	r2, [r3, #8]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	1ad2      	subs	r2, r2, r3
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	4413      	add	r3, r2
 8006448:	ee07 3a90 	vmov	s15, r3
 800644c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006450:	edc7 7a03 	vstr	s15, [r7, #12]

	  enc->velocity = -(60.0 * diff) /
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f7fa f89f 	bl	8000598 <__aeabi_f2d>
 800645a:	f04f 0200 	mov.w	r2, #0
 800645e:	4b25      	ldr	r3, [pc, #148]	@ (80064f4 <encoder_readRPM+0x19c>)
 8006460:	f7fa f8f2 	bl	8000648 <__aeabi_dmul>
 8006464:	4602      	mov	r2, r0
 8006466:	460b      	mov	r3, r1
 8006468:	4614      	mov	r4, r2
 800646a:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
			  (enc->calib.pulses_per_rev * enc->reading_period * enc->calib.gear_ratio);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	8a1b      	ldrh	r3, [r3, #16]
 8006472:	ee07 3a90 	vmov	s15, r3
 8006476:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	edd3 7a03 	vldr	s15, [r3, #12]
 8006480:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	edd3 7a05 	vldr	s15, [r3, #20]
 800648a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800648e:	ee17 0a90 	vmov	r0, s15
 8006492:	f7fa f881 	bl	8000598 <__aeabi_f2d>
 8006496:	4602      	mov	r2, r0
 8006498:	460b      	mov	r3, r1
	  enc->velocity = -(60.0 * diff) /
 800649a:	4620      	mov	r0, r4
 800649c:	4629      	mov	r1, r5
 800649e:	f7fa f9fd 	bl	800089c <__aeabi_ddiv>
 80064a2:	4602      	mov	r2, r0
 80064a4:	460b      	mov	r3, r1
 80064a6:	4610      	mov	r0, r2
 80064a8:	4619      	mov	r1, r3
 80064aa:	f7fa fba5 	bl	8000bf8 <__aeabi_d2f>
 80064ae:	4602      	mov	r2, r0
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	619a      	str	r2, [r3, #24]
	}

	if ((enc->htim->Instance->SMCR & 0x3) == 0x3)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	f003 0303 	and.w	r3, r3, #3
 80064c0:	2b03      	cmp	r3, #3
 80064c2:	d109      	bne.n	80064d8 <encoder_readRPM+0x180>
		enc->velocity /= 2;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	ed93 7a06 	vldr	s14, [r3, #24]
 80064ca:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80064ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	edc3 7a06 	vstr	s15, [r3, #24]

	enc->prev_count = __HAL_TIM_GET_COUNTER(enc->htim);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	605a      	str	r2, [r3, #4]

    return ENCODER_OK;
 80064e4:	2300      	movs	r3, #0
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3710      	adds	r7, #16
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bdb0      	pop	{r4, r5, r7, pc}
 80064ee:	bf00      	nop
 80064f0:	42700000 	.word	0x42700000
 80064f4:	404e0000 	.word	0x404e0000

080064f8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b088      	sub	sp, #32
 80064fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064fe:	f107 030c 	add.w	r3, r7, #12
 8006502:	2200      	movs	r2, #0
 8006504:	601a      	str	r2, [r3, #0]
 8006506:	605a      	str	r2, [r3, #4]
 8006508:	609a      	str	r2, [r3, #8]
 800650a:	60da      	str	r2, [r3, #12]
 800650c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800650e:	4b45      	ldr	r3, [pc, #276]	@ (8006624 <MX_GPIO_Init+0x12c>)
 8006510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006512:	4a44      	ldr	r2, [pc, #272]	@ (8006624 <MX_GPIO_Init+0x12c>)
 8006514:	f043 0304 	orr.w	r3, r3, #4
 8006518:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800651a:	4b42      	ldr	r3, [pc, #264]	@ (8006624 <MX_GPIO_Init+0x12c>)
 800651c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800651e:	f003 0304 	and.w	r3, r3, #4
 8006522:	60bb      	str	r3, [r7, #8]
 8006524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006526:	4b3f      	ldr	r3, [pc, #252]	@ (8006624 <MX_GPIO_Init+0x12c>)
 8006528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800652a:	4a3e      	ldr	r2, [pc, #248]	@ (8006624 <MX_GPIO_Init+0x12c>)
 800652c:	f043 0301 	orr.w	r3, r3, #1
 8006530:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006532:	4b3c      	ldr	r3, [pc, #240]	@ (8006624 <MX_GPIO_Init+0x12c>)
 8006534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006536:	f003 0301 	and.w	r3, r3, #1
 800653a:	607b      	str	r3, [r7, #4]
 800653c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800653e:	4b39      	ldr	r3, [pc, #228]	@ (8006624 <MX_GPIO_Init+0x12c>)
 8006540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006542:	4a38      	ldr	r2, [pc, #224]	@ (8006624 <MX_GPIO_Init+0x12c>)
 8006544:	f043 0302 	orr.w	r3, r3, #2
 8006548:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800654a:	4b36      	ldr	r3, [pc, #216]	@ (8006624 <MX_GPIO_Init+0x12c>)
 800654c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800654e:	f003 0302 	and.w	r3, r3, #2
 8006552:	603b      	str	r3, [r7, #0]
 8006554:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STALK_GPIO_Port, STALK_Pin, GPIO_PIN_RESET);
 8006556:	2200      	movs	r2, #0
 8006558:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800655c:	4832      	ldr	r0, [pc, #200]	@ (8006628 <MX_GPIO_Init+0x130>)
 800655e:	f005 f9c9 	bl	800b8f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FB_LED_WHITE_GPIO_Port, FB_LED_WHITE_Pin, GPIO_PIN_RESET);
 8006562:	2200      	movs	r2, #0
 8006564:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006568:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800656c:	f005 f9c2 	bl	800b8f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin, GPIO_PIN_RESET);
 8006570:	2200      	movs	r2, #0
 8006572:	2138      	movs	r1, #56	@ 0x38
 8006574:	482d      	ldr	r0, [pc, #180]	@ (800662c <MX_GPIO_Init+0x134>)
 8006576:	f005 f9bd 	bl	800b8f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MTALK_Pin */
  GPIO_InitStruct.Pin = MTALK_Pin;
 800657a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800657e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006580:	2300      	movs	r3, #0
 8006582:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006584:	2302      	movs	r3, #2
 8006586:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MTALK_GPIO_Port, &GPIO_InitStruct);
 8006588:	f107 030c 	add.w	r3, r7, #12
 800658c:	4619      	mov	r1, r3
 800658e:	4826      	ldr	r0, [pc, #152]	@ (8006628 <MX_GPIO_Init+0x130>)
 8006590:	f005 f816 	bl	800b5c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : STALK_Pin */
  GPIO_InitStruct.Pin = STALK_Pin;
 8006594:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006598:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800659a:	2301      	movs	r3, #1
 800659c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800659e:	2300      	movs	r3, #0
 80065a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80065a2:	2300      	movs	r3, #0
 80065a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STALK_GPIO_Port, &GPIO_InitStruct);
 80065a6:	f107 030c 	add.w	r3, r7, #12
 80065aa:	4619      	mov	r1, r3
 80065ac:	481e      	ldr	r0, [pc, #120]	@ (8006628 <MX_GPIO_Init+0x130>)
 80065ae:	f005 f807 	bl	800b5c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FB_LED_WHITE_Pin */
  GPIO_InitStruct.Pin = FB_LED_WHITE_Pin;
 80065b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80065b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80065b8:	2301      	movs	r3, #1
 80065ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065bc:	2300      	movs	r3, #0
 80065be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80065c0:	2300      	movs	r3, #0
 80065c2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FB_LED_WHITE_GPIO_Port, &GPIO_InitStruct);
 80065c4:	f107 030c 	add.w	r3, r7, #12
 80065c8:	4619      	mov	r1, r3
 80065ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80065ce:	f004 fff7 	bl	800b5c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SESSION_Pin */
  GPIO_InitStruct.Pin = SESSION_Pin;
 80065d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80065d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80065d8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80065dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80065de:	2302      	movs	r3, #2
 80065e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SESSION_GPIO_Port, &GPIO_InitStruct);
 80065e2:	f107 030c 	add.w	r3, r7, #12
 80065e6:	4619      	mov	r1, r3
 80065e8:	480f      	ldr	r0, [pc, #60]	@ (8006628 <MX_GPIO_Init+0x130>)
 80065ea:	f004 ffe9 	bl	800b5c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : FB_LED_RED_Pin FA_LED_WHITE_Pin FA_LED_RED_Pin */
  GPIO_InitStruct.Pin = FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin;
 80065ee:	2338      	movs	r3, #56	@ 0x38
 80065f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80065f2:	2301      	movs	r3, #1
 80065f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065f6:	2300      	movs	r3, #0
 80065f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80065fa:	2300      	movs	r3, #0
 80065fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065fe:	f107 030c 	add.w	r3, r7, #12
 8006602:	4619      	mov	r1, r3
 8006604:	4809      	ldr	r0, [pc, #36]	@ (800662c <MX_GPIO_Init+0x134>)
 8006606:	f004 ffdb 	bl	800b5c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800660a:	2200      	movs	r2, #0
 800660c:	2105      	movs	r1, #5
 800660e:	2028      	movs	r0, #40	@ 0x28
 8006610:	f004 fa68 	bl	800aae4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006614:	2028      	movs	r0, #40	@ 0x28
 8006616:	f004 fa7f 	bl	800ab18 <HAL_NVIC_EnableIRQ>

}
 800661a:	bf00      	nop
 800661c:	3720      	adds	r7, #32
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}
 8006622:	bf00      	nop
 8006624:	40021000 	.word	0x40021000
 8006628:	48000800 	.word	0x48000800
 800662c:	48000400 	.word	0x48000400

08006630 <led_init>:




int8_t led_init(led_t* led, GPIO_TypeDef* GPIOx[LED_COUNT], uint16_t GPIO_Pin[LED_COUNT], led_state_t init_state,pin_state_t init_pin_state[LED_COUNT], uint8_t toggle_steps)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b086      	sub	sp, #24
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
 800663c:	70fb      	strb	r3, [r7, #3]

	int8_t res = LED_ERR;
 800663e:	23ff      	movs	r3, #255	@ 0xff
 8006640:	75fb      	strb	r3, [r7, #23]

	if(led)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d040      	beq.n	80066ca <led_init+0x9a>
	{

		led->state = init_state;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	78fa      	ldrb	r2, [r7, #3]
 800664c:	731a      	strb	r2, [r3, #12]
		led->step = 0;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2200      	movs	r2, #0
 8006652:	735a      	strb	r2, [r3, #13]
		led->toggle_steps = toggle_steps;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800665a:	741a      	strb	r2, [r3, #16]


		for(uint8_t i = 0; i < LED_COUNT; i++){
 800665c:	2300      	movs	r3, #0
 800665e:	75bb      	strb	r3, [r7, #22]
 8006660:	e02e      	b.n	80066c0 <led_init+0x90>
			led->pin[i] = GPIO_Pin[i];
 8006662:	7dbb      	ldrb	r3, [r7, #22]
 8006664:	005b      	lsls	r3, r3, #1
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	4413      	add	r3, r2
 800666a:	7dba      	ldrb	r2, [r7, #22]
 800666c:	8819      	ldrh	r1, [r3, #0]
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	3204      	adds	r2, #4
 8006672:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			led->port[i] = GPIOx[i];
 8006676:	7dbb      	ldrb	r3, [r7, #22]
 8006678:	009b      	lsls	r3, r3, #2
 800667a:	68ba      	ldr	r2, [r7, #8]
 800667c:	4413      	add	r3, r2
 800667e:	7dba      	ldrb	r2, [r7, #22]
 8006680:	6819      	ldr	r1, [r3, #0]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			led->pinState[i] = init_pin_state[i];
 8006688:	7dbb      	ldrb	r3, [r7, #22]
 800668a:	6a3a      	ldr	r2, [r7, #32]
 800668c:	441a      	add	r2, r3
 800668e:	7dbb      	ldrb	r3, [r7, #22]
 8006690:	7811      	ldrb	r1, [r2, #0]
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	4413      	add	r3, r2
 8006696:	460a      	mov	r2, r1
 8006698:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(led->port[i], led->pin[i], led->pinState[i]);
 800669a:	7dba      	ldrb	r2, [r7, #22]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80066a2:	7dba      	ldrb	r2, [r7, #22]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	3204      	adds	r2, #4
 80066a8:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80066ac:	7dbb      	ldrb	r3, [r7, #22]
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	4413      	add	r3, r2
 80066b2:	7b9b      	ldrb	r3, [r3, #14]
 80066b4:	461a      	mov	r2, r3
 80066b6:	f005 f91d 	bl	800b8f4 <HAL_GPIO_WritePin>
		for(uint8_t i = 0; i < LED_COUNT; i++){
 80066ba:	7dbb      	ldrb	r3, [r7, #22]
 80066bc:	3301      	adds	r3, #1
 80066be:	75bb      	strb	r3, [r7, #22]
 80066c0:	7dbb      	ldrb	r3, [r7, #22]
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d9cd      	bls.n	8006662 <led_init+0x32>
		}

		res = LED_OK;
 80066c6:	2300      	movs	r3, #0
 80066c8:	75fb      	strb	r3, [r7, #23]
	}

	return res;
 80066ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3718      	adds	r7, #24
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}

080066d6 <led_write>:


int8_t led_write(led_t* led, pin_state_t status, controlled_led_t controlled_led)
{
 80066d6:	b580      	push	{r7, lr}
 80066d8:	b084      	sub	sp, #16
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
 80066de:	460b      	mov	r3, r1
 80066e0:	70fb      	strb	r3, [r7, #3]
 80066e2:	4613      	mov	r3, r2
 80066e4:	70bb      	strb	r3, [r7, #2]
	int8_t res = LED_ERR;
 80066e6:	23ff      	movs	r3, #255	@ 0xff
 80066e8:	73fb      	strb	r3, [r7, #15]

	if(led)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d016      	beq.n	800671e <led_write+0x48>
	{
		led->pinState[controlled_led] = status;
 80066f0:	78bb      	ldrb	r3, [r7, #2]
 80066f2:	687a      	ldr	r2, [r7, #4]
 80066f4:	4413      	add	r3, r2
 80066f6:	78fa      	ldrb	r2, [r7, #3]
 80066f8:	739a      	strb	r2, [r3, #14]
		HAL_GPIO_WritePin(led->port[controlled_led], led->pin[controlled_led], led->pinState[controlled_led]);
 80066fa:	78ba      	ldrb	r2, [r7, #2]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006702:	78ba      	ldrb	r2, [r7, #2]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	3204      	adds	r2, #4
 8006708:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 800670c:	78bb      	ldrb	r3, [r7, #2]
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	4413      	add	r3, r2
 8006712:	7b9b      	ldrb	r3, [r3, #14]
 8006714:	461a      	mov	r2, r3
 8006716:	f005 f8ed 	bl	800b8f4 <HAL_GPIO_WritePin>
		res = LED_OK;
 800671a:	2300      	movs	r3, #0
 800671c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800671e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006722:	4618      	mov	r0, r3
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}

0800672a <led_on>:



int8_t led_on(led_t* led, controlled_led_t controlled_led)
{
 800672a:	b580      	push	{r7, lr}
 800672c:	b082      	sub	sp, #8
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
 8006732:	460b      	mov	r3, r1
 8006734:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 1, controlled_led);
 8006736:	78fb      	ldrb	r3, [r7, #3]
 8006738:	461a      	mov	r2, r3
 800673a:	2101      	movs	r1, #1
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f7ff ffca 	bl	80066d6 <led_write>
 8006742:	4603      	mov	r3, r0
}
 8006744:	4618      	mov	r0, r3
 8006746:	3708      	adds	r7, #8
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}

0800674c <led_off>:

int8_t led_off(led_t* led, controlled_led_t controlled_led)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b082      	sub	sp, #8
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	460b      	mov	r3, r1
 8006756:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 0, controlled_led);
 8006758:	78fb      	ldrb	r3, [r7, #3]
 800675a:	461a      	mov	r2, r3
 800675c:	2100      	movs	r1, #0
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f7ff ffb9 	bl	80066d6 <led_write>
 8006764:	4603      	mov	r3, r0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3708      	adds	r7, #8
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
	...

08006770 <led_step>:

	return res;
}


int8_t led_step(led_t* led, led_state_t state){
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	460b      	mov	r3, r1
 800677a:	70fb      	strb	r3, [r7, #3]

	if(!led) return LED_ERR;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d102      	bne.n	8006788 <led_step+0x18>
 8006782:	f04f 33ff 	mov.w	r3, #4294967295
 8006786:	e053      	b.n	8006830 <led_step+0xc0>


	int8_t res = LED_ERR;
 8006788:	23ff      	movs	r3, #255	@ 0xff
 800678a:	73fb      	strb	r3, [r7, #15]

	if (state != led->state){
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	7b1b      	ldrb	r3, [r3, #12]
 8006790:	78fa      	ldrb	r2, [r7, #3]
 8006792:	429a      	cmp	r2, r3
 8006794:	d005      	beq.n	80067a2 <led_step+0x32>

			led->step = 0;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	735a      	strb	r2, [r3, #13]
			led->state = state;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	78fa      	ldrb	r2, [r7, #3]
 80067a0:	731a      	strb	r2, [r3, #12]
	}


	switch(state){
 80067a2:	78fb      	ldrb	r3, [r7, #3]
 80067a4:	2b03      	cmp	r3, #3
 80067a6:	d82f      	bhi.n	8006808 <led_step+0x98>
 80067a8:	a201      	add	r2, pc, #4	@ (adr r2, 80067b0 <led_step+0x40>)
 80067aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ae:	bf00      	nop
 80067b0:	080067c1 	.word	0x080067c1
 80067b4:	080067d3 	.word	0x080067d3
 80067b8:	080067e5 	.word	0x080067e5
 80067bc:	080067f7 	.word	0x080067f7

		case OFF:
			if(led_mode_off(led) == LED_OK){
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 f839 	bl	8006838 <led_mode_off>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d128      	bne.n	800681e <led_step+0xae>
				res = LED_OK;
 80067cc:	2300      	movs	r3, #0
 80067ce:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80067d0:	e025      	b.n	800681e <led_step+0xae>

		case WHITE:
			if(led_mode_white(led) == LED_OK){
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 f858 	bl	8006888 <led_mode_white>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d121      	bne.n	8006822 <led_step+0xb2>
				res = LED_OK;
 80067de:	2300      	movs	r3, #0
 80067e0:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80067e2:	e01e      	b.n	8006822 <led_step+0xb2>

		case RED:
			if(led_mode_red(led) == LED_OK){
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 f877 	bl	80068d8 <led_mode_red>
 80067ea:	4603      	mov	r3, r0
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d11a      	bne.n	8006826 <led_step+0xb6>
				res = LED_OK;
 80067f0:	2300      	movs	r3, #0
 80067f2:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80067f4:	e017      	b.n	8006826 <led_step+0xb6>

		case BLINKING_RED:
			if(led_mode_blinking_red(led) == LED_OK){
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 f896 	bl	8006928 <led_mode_blinking_red>
 80067fc:	4603      	mov	r3, r0
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d113      	bne.n	800682a <led_step+0xba>
				res = LED_OK;
 8006802:	2300      	movs	r3, #0
 8006804:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006806:	e010      	b.n	800682a <led_step+0xba>

		default:
			led_off(led, LED_WHITE);
 8006808:	2101      	movs	r1, #1
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f7ff ff9e 	bl	800674c <led_off>
			led_off(led, LED_RED);
 8006810:	2100      	movs	r1, #0
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f7ff ff9a 	bl	800674c <led_off>
			res = LED_ERR;
 8006818:	23ff      	movs	r3, #255	@ 0xff
 800681a:	73fb      	strb	r3, [r7, #15]
			break;
 800681c:	e006      	b.n	800682c <led_step+0xbc>
			break;
 800681e:	bf00      	nop
 8006820:	e004      	b.n	800682c <led_step+0xbc>
			break;
 8006822:	bf00      	nop
 8006824:	e002      	b.n	800682c <led_step+0xbc>
			break;
 8006826:	bf00      	nop
 8006828:	e000      	b.n	800682c <led_step+0xbc>
			break;
 800682a:	bf00      	nop

	}



	return res;
 800682c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006830:	4618      	mov	r0, r3
 8006832:	3710      	adds	r7, #16
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <led_mode_off>:



static int8_t led_mode_off( led_t* led){
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]

	if(led->step != 0) return LED_OK;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	7b5b      	ldrb	r3, [r3, #13]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d001      	beq.n	800684c <led_mode_off+0x14>
 8006848:	2300      	movs	r3, #0
 800684a:	e019      	b.n	8006880 <led_mode_off+0x48>


	int8_t res = LED_ERR;
 800684c:	23ff      	movs	r3, #255	@ 0xff
 800684e:	73fb      	strb	r3, [r7, #15]

	if(led_off(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
 8006850:	2100      	movs	r1, #0
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f7ff ff7a 	bl	800674c <led_off>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d10e      	bne.n	800687c <led_mode_off+0x44>
 800685e:	2101      	movs	r1, #1
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f7ff ff73 	bl	800674c <led_off>
 8006866:	4603      	mov	r3, r0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d107      	bne.n	800687c <led_mode_off+0x44>
		led->step++;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	7b5b      	ldrb	r3, [r3, #13]
 8006870:	3301      	adds	r3, #1
 8006872:	b2da      	uxtb	r2, r3
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 8006878:	2300      	movs	r3, #0
 800687a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800687c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006880:	4618      	mov	r0, r3
 8006882:	3710      	adds	r7, #16
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}

08006888 <led_mode_white>:


static int8_t led_mode_white( led_t* led){
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
	if(led->step != 0) return LED_OK;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	7b5b      	ldrb	r3, [r3, #13]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d001      	beq.n	800689c <led_mode_white+0x14>
 8006898:	2300      	movs	r3, #0
 800689a:	e019      	b.n	80068d0 <led_mode_white+0x48>

	int8_t res = LED_ERR;
 800689c:	23ff      	movs	r3, #255	@ 0xff
 800689e:	73fb      	strb	r3, [r7, #15]

	if(led_off(led, LED_RED) == LED_OK && led_on(led, LED_WHITE) == LED_OK){
 80068a0:	2100      	movs	r1, #0
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f7ff ff52 	bl	800674c <led_off>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d10e      	bne.n	80068cc <led_mode_white+0x44>
 80068ae:	2101      	movs	r1, #1
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f7ff ff3a 	bl	800672a <led_on>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d107      	bne.n	80068cc <led_mode_white+0x44>
		led->step++;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	7b5b      	ldrb	r3, [r3, #13]
 80068c0:	3301      	adds	r3, #1
 80068c2:	b2da      	uxtb	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 80068c8:	2300      	movs	r3, #0
 80068ca:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80068cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3710      	adds	r7, #16
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}

080068d8 <led_mode_red>:


static int8_t led_mode_red( led_t* led){
 80068d8:	b580      	push	{r7, lr}
 80068da:	b084      	sub	sp, #16
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]

	if(led->step != 0) return LED_OK;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	7b5b      	ldrb	r3, [r3, #13]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d001      	beq.n	80068ec <led_mode_red+0x14>
 80068e8:	2300      	movs	r3, #0
 80068ea:	e019      	b.n	8006920 <led_mode_red+0x48>

	int8_t res = LED_ERR;
 80068ec:	23ff      	movs	r3, #255	@ 0xff
 80068ee:	73fb      	strb	r3, [r7, #15]

	if(led_on(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
 80068f0:	2100      	movs	r1, #0
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f7ff ff19 	bl	800672a <led_on>
 80068f8:	4603      	mov	r3, r0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10e      	bne.n	800691c <led_mode_red+0x44>
 80068fe:	2101      	movs	r1, #1
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f7ff ff23 	bl	800674c <led_off>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d107      	bne.n	800691c <led_mode_red+0x44>
		led->step++;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	7b5b      	ldrb	r3, [r3, #13]
 8006910:	3301      	adds	r3, #1
 8006912:	b2da      	uxtb	r2, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 8006918:	2300      	movs	r3, #0
 800691a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800691c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006920:	4618      	mov	r0, r3
 8006922:	3710      	adds	r7, #16
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}

08006928 <led_mode_blinking_red>:
	return res;
}*/



static int8_t led_mode_blinking_red( led_t* led){
 8006928:	b580      	push	{r7, lr}
 800692a:	b084      	sub	sp, #16
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
	int8_t res = LED_ERR;
 8006930:	23ff      	movs	r3, #255	@ 0xff
 8006932:	73fb      	strb	r3, [r7, #15]

	if(led->pinState[LED_WHITE] != GPIO_PIN_RESET)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	7bdb      	ldrb	r3, [r3, #15]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d005      	beq.n	8006948 <led_mode_blinking_red+0x20>
		res = led_off(led, LED_WHITE);
 800693c:	2101      	movs	r1, #1
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f7ff ff04 	bl	800674c <led_off>
 8006944:	4603      	mov	r3, r0
 8006946:	73fb      	strb	r3, [r7, #15]


	if(led->step == 0 && led->pinState[LED_RED] != GPIO_PIN_SET){
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	7b5b      	ldrb	r3, [r3, #13]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d109      	bne.n	8006964 <led_mode_blinking_red+0x3c>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	7b9b      	ldrb	r3, [r3, #14]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d005      	beq.n	8006964 <led_mode_blinking_red+0x3c>
		res = led_on(led,LED_RED);
 8006958:	2100      	movs	r1, #0
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f7ff fee5 	bl	800672a <led_on>
 8006960:	4603      	mov	r3, r0
 8006962:	73fb      	strb	r3, [r7, #15]
	/*
	if(led_toggle(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
		res = LED_OK;
	}*/

	if(led->step == 4 && led->pinState[LED_RED] != GPIO_PIN_RESET){
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	7b5b      	ldrb	r3, [r3, #13]
 8006968:	2b04      	cmp	r3, #4
 800696a:	d109      	bne.n	8006980 <led_mode_blinking_red+0x58>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	7b9b      	ldrb	r3, [r3, #14]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d005      	beq.n	8006980 <led_mode_blinking_red+0x58>
		res = led_off(led,LED_RED);
 8006974:	2100      	movs	r1, #0
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f7ff fee8 	bl	800674c <led_off>
 800697c:	4603      	mov	r3, r0
 800697e:	73fb      	strb	r3, [r7, #15]
	}

	led->step = (led->step + 1) % 8;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	7b5b      	ldrb	r3, [r3, #13]
 8006984:	3301      	adds	r3, #1
 8006986:	425a      	negs	r2, r3
 8006988:	f003 0307 	and.w	r3, r3, #7
 800698c:	f002 0207 	and.w	r2, r2, #7
 8006990:	bf58      	it	pl
 8006992:	4253      	negpl	r3, r2
 8006994:	b2da      	uxtb	r2, r3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	735a      	strb	r2, [r3, #13]

	return res;
 800699a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3710      	adds	r7, #16
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
	...

080069a8 <led_stripe_init>:
static led_status_t rear_sign_off();
static led_status_t rear_sign_white();
static led_status_t rear_sign_red();


led_status_t led_stripe_init(led_config_t *cfg){
 80069a8:	b5b0      	push	{r4, r5, r7, lr}
 80069aa:	b082      	sub	sp, #8
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]

  if (!cfg) return LED_STRIPE_ERR;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d101      	bne.n	80069ba <led_stripe_init+0x12>
 80069b6:	2301      	movs	r3, #1
 80069b8:	e038      	b.n	8006a2c <led_stripe_init+0x84>

  g_led_bus.cfg = *cfg;
 80069ba:	4a1e      	ldr	r2, [pc, #120]	@ (8006a34 <led_stripe_init+0x8c>)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4614      	mov	r4, r2
 80069c0:	461d      	mov	r5, r3
 80069c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80069c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80069c6:	682b      	ldr	r3, [r5, #0]
 80069c8:	6023      	str	r3, [r4, #0]
  g_led_bus.wr_buf_p = 0;
 80069ca:	4b1a      	ldr	r3, [pc, #104]	@ (8006a34 <led_stripe_init+0x8c>)
 80069cc:	2200      	movs	r2, #0
 80069ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  g_led_bus.dirty = 0;
 80069d2:	4b18      	ldr	r3, [pc, #96]	@ (8006a34 <led_stripe_init+0x8c>)
 80069d4:	2200      	movs	r2, #0
 80069d6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  memset(g_led_bus.rgb_arr, 0, sizeof(g_led_bus.rgb_arr));
 80069da:	223f      	movs	r2, #63	@ 0x3f
 80069dc:	2100      	movs	r1, #0
 80069de:	4816      	ldr	r0, [pc, #88]	@ (8006a38 <led_stripe_init+0x90>)
 80069e0:	f00e f86d 	bl	8014abe <memset>
  memset(g_led_bus.wr_buf,  0, sizeof(g_led_bus.wr_buf));
 80069e4:	2230      	movs	r2, #48	@ 0x30
 80069e6:	2100      	movs	r1, #0
 80069e8:	4814      	ldr	r0, [pc, #80]	@ (8006a3c <led_stripe_init+0x94>)
 80069ea:	f00e f868 	bl	8014abe <memset>

  rear_led.bus  = &g_led_bus;
 80069ee:	4b14      	ldr	r3, [pc, #80]	@ (8006a40 <led_stripe_init+0x98>)
 80069f0:	4a10      	ldr	r2, [pc, #64]	@ (8006a34 <led_stripe_init+0x8c>)
 80069f2:	601a      	str	r2, [r3, #0]
  rear_led.start = LED_REAR_LED_START;
 80069f4:	4b12      	ldr	r3, [pc, #72]	@ (8006a40 <led_stripe_init+0x98>)
 80069f6:	2208      	movs	r2, #8
 80069f8:	809a      	strh	r2, [r3, #4]
  rear_led.end   = LED_REAR_LED_END;
 80069fa:	4b11      	ldr	r3, [pc, #68]	@ (8006a40 <led_stripe_init+0x98>)
 80069fc:	2214      	movs	r2, #20
 80069fe:	80da      	strh	r2, [r3, #6]
  rear_led.last_animation = IDLE;
 8006a00:	4b0f      	ldr	r3, [pc, #60]	@ (8006a40 <led_stripe_init+0x98>)
 8006a02:	2200      	movs	r2, #0
 8006a04:	721a      	strb	r2, [r3, #8]
  rear_led.step = 0;
 8006a06:	4b0e      	ldr	r3, [pc, #56]	@ (8006a40 <led_stripe_init+0x98>)
 8006a08:	2200      	movs	r2, #0
 8006a0a:	815a      	strh	r2, [r3, #10]

  rear_sign.bus  = &g_led_bus;
 8006a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8006a44 <led_stripe_init+0x9c>)
 8006a0e:	4a09      	ldr	r2, [pc, #36]	@ (8006a34 <led_stripe_init+0x8c>)
 8006a10:	601a      	str	r2, [r3, #0]
  rear_sign.start = LED_REAR_SIGN_START;
 8006a12:	4b0c      	ldr	r3, [pc, #48]	@ (8006a44 <led_stripe_init+0x9c>)
 8006a14:	2200      	movs	r2, #0
 8006a16:	809a      	strh	r2, [r3, #4]
  rear_sign.end   = LED_REAR_SIGN_END;
 8006a18:	4b0a      	ldr	r3, [pc, #40]	@ (8006a44 <led_stripe_init+0x9c>)
 8006a1a:	2207      	movs	r2, #7
 8006a1c:	80da      	strh	r2, [r3, #6]
  rear_sign.last_animation = IDLE;
 8006a1e:	4b09      	ldr	r3, [pc, #36]	@ (8006a44 <led_stripe_init+0x9c>)
 8006a20:	2200      	movs	r2, #0
 8006a22:	721a      	strb	r2, [r3, #8]
  rear_sign.step = 0;
 8006a24:	4b07      	ldr	r3, [pc, #28]	@ (8006a44 <led_stripe_init+0x9c>)
 8006a26:	2200      	movs	r2, #0
 8006a28:	815a      	strh	r2, [r3, #10]

  return LED_STRIPE_OK;
 8006a2a:	2300      	movs	r3, #0
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3708      	adds	r7, #8
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bdb0      	pop	{r4, r5, r7, pc}
 8006a34:	20001da4 	.word	0x20001da4
 8006a38:	20001db8 	.word	0x20001db8
 8006a3c:	20001df7 	.word	0x20001df7
 8006a40:	20001e30 	.word	0x20001e30
 8006a44:	20001e3c 	.word	0x20001e3c

08006a48 <rear_led_step>:

led_status_t rear_led_step(uint8_t animation){
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	4603      	mov	r3, r0
 8006a50:	71fb      	strb	r3, [r7, #7]

	led_status_t res = LED_STRIPE_ERR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	73fb      	strb	r3, [r7, #15]


	if (animation != rear_led.last_animation){
 8006a56:	4b31      	ldr	r3, [pc, #196]	@ (8006b1c <rear_led_step+0xd4>)
 8006a58:	7a1b      	ldrb	r3, [r3, #8]
 8006a5a:	79fa      	ldrb	r2, [r7, #7]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d005      	beq.n	8006a6c <rear_led_step+0x24>
		rear_led.step = 0;
 8006a60:	4b2e      	ldr	r3, [pc, #184]	@ (8006b1c <rear_led_step+0xd4>)
 8006a62:	2200      	movs	r2, #0
 8006a64:	815a      	strh	r2, [r3, #10]
		rear_led.last_animation = animation;
 8006a66:	4a2d      	ldr	r2, [pc, #180]	@ (8006b1c <rear_led_step+0xd4>)
 8006a68:	79fb      	ldrb	r3, [r7, #7]
 8006a6a:	7213      	strb	r3, [r2, #8]
	}

	switch(animation){
 8006a6c:	79fb      	ldrb	r3, [r7, #7]
 8006a6e:	2b05      	cmp	r3, #5
 8006a70:	d83e      	bhi.n	8006af0 <rear_led_step+0xa8>
 8006a72:	a201      	add	r2, pc, #4	@ (adr r2, 8006a78 <rear_led_step+0x30>)
 8006a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a78:	08006a91 	.word	0x08006a91
 8006a7c:	08006aa1 	.word	0x08006aa1
 8006a80:	08006ab1 	.word	0x08006ab1
 8006a84:	08006ac1 	.word	0x08006ac1
 8006a88:	08006ad1 	.word	0x08006ad1
 8006a8c:	08006ae1 	.word	0x08006ae1
		case IDLE:
			if(rear_led_off() == LED_STRIPE_OK){
 8006a90:	f000 f88c 	bl	8006bac <rear_led_off>
 8006a94:	4603      	mov	r3, r0
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d12f      	bne.n	8006afa <rear_led_step+0xb2>
				res = LED_STRIPE_OK;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006a9e:	e02c      	b.n	8006afa <rear_led_step+0xb2>
		case BACKLIGHTS:
			if(rear_led_anim_backlights() == LED_STRIPE_OK){
 8006aa0:	f000 f8fc 	bl	8006c9c <rear_led_anim_backlights>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d129      	bne.n	8006afe <rear_led_step+0xb6>
				res = LED_STRIPE_OK;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006aae:	e026      	b.n	8006afe <rear_led_step+0xb6>
		case  BRAKING_LIGHT:
			if(rear_led_anim_stop() == LED_STRIPE_OK){
 8006ab0:	f000 f8cc 	bl	8006c4c <rear_led_anim_stop>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d123      	bne.n	8006b02 <rear_led_step+0xba>
				res = LED_STRIPE_OK;
 8006aba:	2300      	movs	r3, #0
 8006abc:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006abe:	e020      	b.n	8006b02 <rear_led_step+0xba>
		case  BACKWARD_LIGHTS:
			if(rear_led_anim_backward() == LED_STRIPE_OK){
 8006ac0:	f000 fa9c 	bl	8006ffc <rear_led_anim_backward>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d11d      	bne.n	8006b06 <rear_led_step+0xbe>
				res = LED_STRIPE_OK;
 8006aca:	2300      	movs	r3, #0
 8006acc:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006ace:	e01a      	b.n	8006b06 <rear_led_step+0xbe>
		case  ARROW_LEFT:
			if(rear_led_anim_arrow_left() == LED_STRIPE_OK){
 8006ad0:	f000 f9e8 	bl	8006ea4 <rear_led_anim_arrow_left>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d117      	bne.n	8006b0a <rear_led_step+0xc2>
				res = LED_STRIPE_OK;
 8006ada:	2300      	movs	r3, #0
 8006adc:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006ade:	e014      	b.n	8006b0a <rear_led_step+0xc2>
		case  ARROW_RIGHT:
			if(rear_led_anim_arrow_right() == LED_STRIPE_OK){
 8006ae0:	f000 f934 	bl	8006d4c <rear_led_anim_arrow_right>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d111      	bne.n	8006b0e <rear_led_step+0xc6>
				res = LED_STRIPE_OK;
 8006aea:	2300      	movs	r3, #0
 8006aec:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006aee:	e00e      	b.n	8006b0e <rear_led_step+0xc6>

		default:
			rear_led_off();
 8006af0:	f000 f85c 	bl	8006bac <rear_led_off>
			res = LED_STRIPE_ERR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	73fb      	strb	r3, [r7, #15]
			break;
 8006af8:	e00a      	b.n	8006b10 <rear_led_step+0xc8>
			break;
 8006afa:	bf00      	nop
 8006afc:	e008      	b.n	8006b10 <rear_led_step+0xc8>
			break;
 8006afe:	bf00      	nop
 8006b00:	e006      	b.n	8006b10 <rear_led_step+0xc8>
			break;
 8006b02:	bf00      	nop
 8006b04:	e004      	b.n	8006b10 <rear_led_step+0xc8>
			break;
 8006b06:	bf00      	nop
 8006b08:	e002      	b.n	8006b10 <rear_led_step+0xc8>
			break;
 8006b0a:	bf00      	nop
 8006b0c:	e000      	b.n	8006b10 <rear_led_step+0xc8>
			break;
 8006b0e:	bf00      	nop

	}
	return res;
 8006b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	20001e30 	.word	0x20001e30

08006b20 <rear_sign_step>:



led_status_t rear_sign_step(uint8_t animation){
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b084      	sub	sp, #16
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	4603      	mov	r3, r0
 8006b28:	71fb      	strb	r3, [r7, #7]

	led_status_t res = LED_STRIPE_ERR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	73fb      	strb	r3, [r7, #15]


	if (animation != rear_sign.last_animation){
 8006b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ba8 <rear_sign_step+0x88>)
 8006b30:	7a1b      	ldrb	r3, [r3, #8]
 8006b32:	79fa      	ldrb	r2, [r7, #7]
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d005      	beq.n	8006b44 <rear_sign_step+0x24>
		rear_sign.step = 0;
 8006b38:	4b1b      	ldr	r3, [pc, #108]	@ (8006ba8 <rear_sign_step+0x88>)
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	815a      	strh	r2, [r3, #10]
		rear_sign.last_animation = animation;
 8006b3e:	4a1a      	ldr	r2, [pc, #104]	@ (8006ba8 <rear_sign_step+0x88>)
 8006b40:	79fb      	ldrb	r3, [r7, #7]
 8006b42:	7213      	strb	r3, [r2, #8]
	}

	switch(animation){
 8006b44:	79fb      	ldrb	r3, [r7, #7]
 8006b46:	2b02      	cmp	r3, #2
 8006b48:	d016      	beq.n	8006b78 <rear_sign_step+0x58>
 8006b4a:	2b02      	cmp	r3, #2
 8006b4c:	dc1c      	bgt.n	8006b88 <rear_sign_step+0x68>
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d002      	beq.n	8006b58 <rear_sign_step+0x38>
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d008      	beq.n	8006b68 <rear_sign_step+0x48>
 8006b56:	e017      	b.n	8006b88 <rear_sign_step+0x68>
		case OFF:
			if(rear_sign_off() == LED_STRIPE_OK){
 8006b58:	f000 f850 	bl	8006bfc <rear_sign_off>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d117      	bne.n	8006b92 <rear_sign_step+0x72>
				res = LED_STRIPE_OK;
 8006b62:	2300      	movs	r3, #0
 8006b64:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006b66:	e014      	b.n	8006b92 <rear_sign_step+0x72>
		case WHITE:
			if(rear_sign_white() == LED_STRIPE_OK){
 8006b68:	f000 fa70 	bl	800704c <rear_sign_white>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d111      	bne.n	8006b96 <rear_sign_step+0x76>
				res = LED_STRIPE_OK;
 8006b72:	2300      	movs	r3, #0
 8006b74:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006b76:	e00e      	b.n	8006b96 <rear_sign_step+0x76>
		case RED:
			if(rear_sign_red() == LED_STRIPE_OK){
 8006b78:	f000 fa90 	bl	800709c <rear_sign_red>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d10b      	bne.n	8006b9a <rear_sign_step+0x7a>
				res = LED_STRIPE_OK;
 8006b82:	2300      	movs	r3, #0
 8006b84:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006b86:	e008      	b.n	8006b9a <rear_sign_step+0x7a>
		default:
			rear_sign_off();
 8006b88:	f000 f838 	bl	8006bfc <rear_sign_off>
			res = LED_STRIPE_ERR;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	73fb      	strb	r3, [r7, #15]
			break;
 8006b90:	e004      	b.n	8006b9c <rear_sign_step+0x7c>
			break;
 8006b92:	bf00      	nop
 8006b94:	e002      	b.n	8006b9c <rear_sign_step+0x7c>
			break;
 8006b96:	bf00      	nop
 8006b98:	e000      	b.n	8006b9c <rear_sign_step+0x7c>
			break;
 8006b9a:	bf00      	nop

	}
	return res;
 8006b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3710      	adds	r7, #16
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}
 8006ba6:	bf00      	nop
 8006ba8:	20001e3c 	.word	0x20001e3c

08006bac <rear_led_off>:

static led_status_t rear_led_off(void)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8006bb2:	4b10      	ldr	r3, [pc, #64]	@ (8006bf4 <rear_led_off+0x48>)
 8006bb4:	895b      	ldrh	r3, [r3, #10]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d001      	beq.n	8006bbe <rear_led_off+0x12>
 8006bba:	2300      	movs	r3, #0
 8006bbc:	e016      	b.n	8006bec <rear_led_off+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) != LED_STRIPE_OK)
 8006bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8006bf4 <rear_led_off+0x48>)
 8006bc0:	8898      	ldrh	r0, [r3, #4]
 8006bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf4 <rear_led_off+0x48>)
 8006bc4:	88d9      	ldrh	r1, [r3, #6]
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	9300      	str	r3, [sp, #0]
 8006bca:	2300      	movs	r3, #0
 8006bcc:	2200      	movs	r2, #0
 8006bce:	f000 fadf 	bl	8007190 <led_set_RGB_range>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d001      	beq.n	8006bdc <rear_led_off+0x30>
        return LED_STRIPE_ERR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e007      	b.n	8006bec <rear_led_off+0x40>

    g_led_bus.dirty = 1;
 8006bdc:	4b06      	ldr	r3, [pc, #24]	@ (8006bf8 <rear_led_off+0x4c>)
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8006be4:	4b03      	ldr	r3, [pc, #12]	@ (8006bf4 <rear_led_off+0x48>)
 8006be6:	2201      	movs	r2, #1
 8006be8:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006bea:	2300      	movs	r3, #0
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	20001e30 	.word	0x20001e30
 8006bf8:	20001da4 	.word	0x20001da4

08006bfc <rear_sign_off>:



static led_status_t rear_sign_off(void)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 8006c02:	4b10      	ldr	r3, [pc, #64]	@ (8006c44 <rear_sign_off+0x48>)
 8006c04:	895b      	ldrh	r3, [r3, #10]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d001      	beq.n	8006c0e <rear_sign_off+0x12>
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	e016      	b.n	8006c3c <rear_sign_off+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 0, 0, 0) != LED_STRIPE_OK)
 8006c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c44 <rear_sign_off+0x48>)
 8006c10:	8898      	ldrh	r0, [r3, #4]
 8006c12:	4b0c      	ldr	r3, [pc, #48]	@ (8006c44 <rear_sign_off+0x48>)
 8006c14:	88d9      	ldrh	r1, [r3, #6]
 8006c16:	2300      	movs	r3, #0
 8006c18:	9300      	str	r3, [sp, #0]
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f000 fab7 	bl	8007190 <led_set_RGB_range>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d001      	beq.n	8006c2c <rear_sign_off+0x30>
        return LED_STRIPE_ERR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e007      	b.n	8006c3c <rear_sign_off+0x40>

    g_led_bus.dirty = 1;
 8006c2c:	4b06      	ldr	r3, [pc, #24]	@ (8006c48 <rear_sign_off+0x4c>)
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8006c34:	4b03      	ldr	r3, [pc, #12]	@ (8006c44 <rear_sign_off+0x48>)
 8006c36:	2201      	movs	r2, #1
 8006c38:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006c3a:	2300      	movs	r3, #0
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	20001e3c 	.word	0x20001e3c
 8006c48:	20001da4 	.word	0x20001da4

08006c4c <rear_led_anim_stop>:

static led_status_t rear_led_anim_stop(void)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b082      	sub	sp, #8
 8006c50:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8006c52:	4b10      	ldr	r3, [pc, #64]	@ (8006c94 <rear_led_anim_stop+0x48>)
 8006c54:	895b      	ldrh	r3, [r3, #10]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d001      	beq.n	8006c5e <rear_led_anim_stop+0x12>
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	e016      	b.n	8006c8c <rear_led_anim_stop+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 0, 0) != LED_STRIPE_OK)
 8006c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c94 <rear_led_anim_stop+0x48>)
 8006c60:	8898      	ldrh	r0, [r3, #4]
 8006c62:	4b0c      	ldr	r3, [pc, #48]	@ (8006c94 <rear_led_anim_stop+0x48>)
 8006c64:	88d9      	ldrh	r1, [r3, #6]
 8006c66:	2300      	movs	r3, #0
 8006c68:	9300      	str	r3, [sp, #0]
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	22ff      	movs	r2, #255	@ 0xff
 8006c6e:	f000 fa8f 	bl	8007190 <led_set_RGB_range>
 8006c72:	4603      	mov	r3, r0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d001      	beq.n	8006c7c <rear_led_anim_stop+0x30>
        return LED_STRIPE_ERR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e007      	b.n	8006c8c <rear_led_anim_stop+0x40>

    g_led_bus.dirty = 1;
 8006c7c:	4b06      	ldr	r3, [pc, #24]	@ (8006c98 <rear_led_anim_stop+0x4c>)
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8006c84:	4b03      	ldr	r3, [pc, #12]	@ (8006c94 <rear_led_anim_stop+0x48>)
 8006c86:	2201      	movs	r2, #1
 8006c88:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}
 8006c92:	bf00      	nop
 8006c94:	20001e30 	.word	0x20001e30
 8006c98:	20001da4 	.word	0x20001da4

08006c9c <rear_led_anim_backlights>:


static led_status_t rear_led_anim_backlights(void)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b084      	sub	sp, #16
 8006ca0:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8006ca2:	4b28      	ldr	r3, [pc, #160]	@ (8006d44 <rear_led_anim_backlights+0xa8>)
 8006ca4:	895b      	ldrh	r3, [r3, #10]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d001      	beq.n	8006cae <rear_led_anim_backlights+0x12>
 8006caa:	2300      	movs	r3, #0
 8006cac:	e045      	b.n	8006d3a <rear_led_anim_backlights+0x9e>

    // spegni solo il range rear_led
    if (led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) != LED_STRIPE_OK)
 8006cae:	4b25      	ldr	r3, [pc, #148]	@ (8006d44 <rear_led_anim_backlights+0xa8>)
 8006cb0:	8898      	ldrh	r0, [r3, #4]
 8006cb2:	4b24      	ldr	r3, [pc, #144]	@ (8006d44 <rear_led_anim_backlights+0xa8>)
 8006cb4:	88d9      	ldrh	r1, [r3, #6]
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	9300      	str	r3, [sp, #0]
 8006cba:	2300      	movs	r3, #0
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f000 fa67 	bl	8007190 <led_set_RGB_range>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d001      	beq.n	8006ccc <rear_led_anim_backlights+0x30>
        return LED_STRIPE_ERR;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	e036      	b.n	8006d3a <rear_led_anim_backlights+0x9e>

    uint16_t len = rear_led.end - rear_led.start + 1;
 8006ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8006d44 <rear_led_anim_backlights+0xa8>)
 8006cce:	88da      	ldrh	r2, [r3, #6]
 8006cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8006d44 <rear_led_anim_backlights+0xa8>)
 8006cd2:	889b      	ldrh	r3, [r3, #4]
 8006cd4:	1ad3      	subs	r3, r2, r3
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	3301      	adds	r3, #1
 8006cda:	80bb      	strh	r3, [r7, #4]
    uint16_t k = (len < 4) ? len : 4;
 8006cdc:	88bb      	ldrh	r3, [r7, #4]
 8006cde:	2b04      	cmp	r3, #4
 8006ce0:	bf28      	it	cs
 8006ce2:	2304      	movcs	r3, #4
 8006ce4:	807b      	strh	r3, [r7, #2]

    for (uint16_t i = 0; i < k; i++) {
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	80fb      	strh	r3, [r7, #6]
 8006cea:	e01a      	b.n	8006d22 <rear_led_anim_backlights+0x86>
        led_set_RGB((uint8_t)(rear_led.start + i), 100, 0, 0);
 8006cec:	4b15      	ldr	r3, [pc, #84]	@ (8006d44 <rear_led_anim_backlights+0xa8>)
 8006cee:	889b      	ldrh	r3, [r3, #4]
 8006cf0:	b2da      	uxtb	r2, r3
 8006cf2:	88fb      	ldrh	r3, [r7, #6]
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	4413      	add	r3, r2
 8006cf8:	b2d8      	uxtb	r0, r3
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	2164      	movs	r1, #100	@ 0x64
 8006d00:	f000 fa08 	bl	8007114 <led_set_RGB>
        led_set_RGB((uint8_t)(rear_led.end - i),   100, 0, 0);
 8006d04:	4b0f      	ldr	r3, [pc, #60]	@ (8006d44 <rear_led_anim_backlights+0xa8>)
 8006d06:	88db      	ldrh	r3, [r3, #6]
 8006d08:	b2da      	uxtb	r2, r3
 8006d0a:	88fb      	ldrh	r3, [r7, #6]
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	b2d8      	uxtb	r0, r3
 8006d12:	2300      	movs	r3, #0
 8006d14:	2200      	movs	r2, #0
 8006d16:	2164      	movs	r1, #100	@ 0x64
 8006d18:	f000 f9fc 	bl	8007114 <led_set_RGB>
    for (uint16_t i = 0; i < k; i++) {
 8006d1c:	88fb      	ldrh	r3, [r7, #6]
 8006d1e:	3301      	adds	r3, #1
 8006d20:	80fb      	strh	r3, [r7, #6]
 8006d22:	88fa      	ldrh	r2, [r7, #6]
 8006d24:	887b      	ldrh	r3, [r7, #2]
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d3e0      	bcc.n	8006cec <rear_led_anim_backlights+0x50>
    }

    g_led_bus.dirty = 1;
 8006d2a:	4b07      	ldr	r3, [pc, #28]	@ (8006d48 <rear_led_anim_backlights+0xac>)
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8006d32:	4b04      	ldr	r3, [pc, #16]	@ (8006d44 <rear_led_anim_backlights+0xa8>)
 8006d34:	2201      	movs	r2, #1
 8006d36:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006d38:	2300      	movs	r3, #0
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3708      	adds	r7, #8
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	20001e30 	.word	0x20001e30
 8006d48:	20001da4 	.word	0x20001da4

08006d4c <rear_led_anim_arrow_right>:



static led_status_t rear_led_anim_arrow_right(void)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b088      	sub	sp, #32
 8006d50:	af02      	add	r7, sp, #8
    const uint8_t r = 255, g = 80, b = 0;
 8006d52:	23ff      	movs	r3, #255	@ 0xff
 8006d54:	74fb      	strb	r3, [r7, #19]
 8006d56:	2350      	movs	r3, #80	@ 0x50
 8006d58:	74bb      	strb	r3, [r7, #18]
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 8006d5e:	4b4f      	ldr	r3, [pc, #316]	@ (8006e9c <rear_led_anim_arrow_right+0x150>)
 8006d60:	889b      	ldrh	r3, [r3, #4]
 8006d62:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 8006d64:	4b4d      	ldr	r3, [pc, #308]	@ (8006e9c <rear_led_anim_arrow_right+0x150>)
 8006d66:	88db      	ldrh	r3, [r3, #6]
 8006d68:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)(full_end - full_start + 1);
 8006d6a:	89ba      	ldrh	r2, [r7, #12]
 8006d6c:	89fb      	ldrh	r3, [r7, #14]
 8006d6e:	1ad3      	subs	r3, r2, r3
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	3301      	adds	r3, #1
 8006d74:	817b      	strh	r3, [r7, #10]

    /* met sinistra = [full_start .. mid], met destra = [mid+1 .. full_end] */
    const uint16_t mid        = (uint16_t)(full_start + (full_len - 1) / 2);
 8006d76:	897b      	ldrh	r3, [r7, #10]
 8006d78:	3b01      	subs	r3, #1
 8006d7a:	0fda      	lsrs	r2, r3, #31
 8006d7c:	4413      	add	r3, r2
 8006d7e:	105b      	asrs	r3, r3, #1
 8006d80:	b29a      	uxth	r2, r3
 8006d82:	89fb      	ldrh	r3, [r7, #14]
 8006d84:	4413      	add	r3, r2
 8006d86:	813b      	strh	r3, [r7, #8]

    const uint16_t left_len   = (uint16_t)(mid - full_start + 1);     /* numero LED met sinistra */
 8006d88:	893a      	ldrh	r2, [r7, #8]
 8006d8a:	89fb      	ldrh	r3, [r7, #14]
 8006d8c:	1ad3      	subs	r3, r2, r3
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	3301      	adds	r3, #1
 8006d92:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = left_len;
 8006d94:	88fb      	ldrh	r3, [r7, #6]
 8006d96:	80bb      	strh	r3, [r7, #4]
    const uint16_t cycle      = (uint16_t)(ARROW_OFF_STEPS + fill_steps + ARROW_ON_STEPS);
 8006d98:	88bb      	ldrh	r3, [r7, #4]
 8006d9a:	330a      	adds	r3, #10
 8006d9c:	807b      	strh	r3, [r7, #2]

    /* 1) OFF */
    if (rear_led.step < ARROW_OFF_STEPS) {
 8006d9e:	4b3f      	ldr	r3, [pc, #252]	@ (8006e9c <rear_led_anim_arrow_right+0x150>)
 8006da0:	895b      	ldrh	r3, [r3, #10]
 8006da2:	2b04      	cmp	r3, #4
 8006da4:	d810      	bhi.n	8006dc8 <rear_led_anim_arrow_right+0x7c>
        if (rear_led.step == 0) {
 8006da6:	4b3d      	ldr	r3, [pc, #244]	@ (8006e9c <rear_led_anim_arrow_right+0x150>)
 8006da8:	895b      	ldrh	r3, [r3, #10]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d165      	bne.n	8006e7a <rear_led_anim_arrow_right+0x12e>
            led_set_RGB_range(full_start, full_end, 0, 0, 0);          /* spegni tutto il segmento */
 8006dae:	89b9      	ldrh	r1, [r7, #12]
 8006db0:	89f8      	ldrh	r0, [r7, #14]
 8006db2:	2300      	movs	r3, #0
 8006db4:	9300      	str	r3, [sp, #0]
 8006db6:	2300      	movs	r3, #0
 8006db8:	2200      	movs	r2, #0
 8006dba:	f000 f9e9 	bl	8007190 <led_set_RGB_range>
            g_led_bus.dirty = 1;
 8006dbe:	4b38      	ldr	r3, [pc, #224]	@ (8006ea0 <rear_led_anim_arrow_right+0x154>)
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8006dc6:	e058      	b.n	8006e7a <rear_led_anim_arrow_right+0x12e>
        }
    }
    /* 2) FILL: centro -> sinistra (parte da mid) */
    else if (rear_led.step < (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8006dc8:	4b34      	ldr	r3, [pc, #208]	@ (8006e9c <rear_led_anim_arrow_right+0x150>)
 8006dca:	895a      	ldrh	r2, [r3, #10]
 8006dcc:	88bb      	ldrh	r3, [r7, #4]
 8006dce:	3305      	adds	r3, #5
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d229      	bcs.n	8006e2a <rear_led_anim_arrow_right+0xde>

        uint16_t s = (uint16_t)(rear_led.step - ARROW_OFF_STEPS + 1);  /* 1..left_len */
 8006dd6:	4b31      	ldr	r3, [pc, #196]	@ (8006e9c <rear_led_anim_arrow_right+0x150>)
 8006dd8:	895b      	ldrh	r3, [r3, #10]
 8006dda:	3b04      	subs	r3, #4
 8006ddc:	803b      	strh	r3, [r7, #0]

        led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8006dde:	89b9      	ldrh	r1, [r7, #12]
 8006de0:	89f8      	ldrh	r0, [r7, #14]
 8006de2:	2300      	movs	r3, #0
 8006de4:	9300      	str	r3, [sp, #0]
 8006de6:	2300      	movs	r3, #0
 8006de8:	2200      	movs	r2, #0
 8006dea:	f000 f9d1 	bl	8007190 <led_set_RGB_range>
        for (uint16_t i = 0; i < s && i < left_len; i++) {
 8006dee:	2300      	movs	r3, #0
 8006df0:	82fb      	strh	r3, [r7, #22]
 8006df2:	e00d      	b.n	8006e10 <rear_led_anim_arrow_right+0xc4>
            led_set_RGB((uint8_t)(mid - i), r, g, b);
 8006df4:	893b      	ldrh	r3, [r7, #8]
 8006df6:	b2da      	uxtb	r2, r3
 8006df8:	8afb      	ldrh	r3, [r7, #22]
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	b2d8      	uxtb	r0, r3
 8006e00:	7c7b      	ldrb	r3, [r7, #17]
 8006e02:	7cba      	ldrb	r2, [r7, #18]
 8006e04:	7cf9      	ldrb	r1, [r7, #19]
 8006e06:	f000 f985 	bl	8007114 <led_set_RGB>
        for (uint16_t i = 0; i < s && i < left_len; i++) {
 8006e0a:	8afb      	ldrh	r3, [r7, #22]
 8006e0c:	3301      	adds	r3, #1
 8006e0e:	82fb      	strh	r3, [r7, #22]
 8006e10:	8afa      	ldrh	r2, [r7, #22]
 8006e12:	883b      	ldrh	r3, [r7, #0]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d203      	bcs.n	8006e20 <rear_led_anim_arrow_right+0xd4>
 8006e18:	8afa      	ldrh	r2, [r7, #22]
 8006e1a:	88fb      	ldrh	r3, [r7, #6]
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d3e9      	bcc.n	8006df4 <rear_led_anim_arrow_right+0xa8>
        }
        g_led_bus.dirty = 1;
 8006e20:	4b1f      	ldr	r3, [pc, #124]	@ (8006ea0 <rear_led_anim_arrow_right+0x154>)
 8006e22:	2201      	movs	r2, #1
 8006e24:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8006e28:	e027      	b.n	8006e7a <rear_led_anim_arrow_right+0x12e>
    }
    /* 3) ON (FULL): met sinistra accesa */
    else {
        if (rear_led.step == (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8006e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8006e9c <rear_led_anim_arrow_right+0x150>)
 8006e2c:	895a      	ldrh	r2, [r3, #10]
 8006e2e:	88bb      	ldrh	r3, [r7, #4]
 8006e30:	3305      	adds	r3, #5
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d120      	bne.n	8006e7a <rear_led_anim_arrow_right+0x12e>

            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8006e38:	89b9      	ldrh	r1, [r7, #12]
 8006e3a:	89f8      	ldrh	r0, [r7, #14]
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	9300      	str	r3, [sp, #0]
 8006e40:	2300      	movs	r3, #0
 8006e42:	2200      	movs	r2, #0
 8006e44:	f000 f9a4 	bl	8007190 <led_set_RGB_range>
            for (uint16_t i = 0; i < left_len; i++) {
 8006e48:	2300      	movs	r3, #0
 8006e4a:	82bb      	strh	r3, [r7, #20]
 8006e4c:	e00d      	b.n	8006e6a <rear_led_anim_arrow_right+0x11e>
                led_set_RGB((uint8_t)(mid - i), r, g, b);
 8006e4e:	893b      	ldrh	r3, [r7, #8]
 8006e50:	b2da      	uxtb	r2, r3
 8006e52:	8abb      	ldrh	r3, [r7, #20]
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	b2d8      	uxtb	r0, r3
 8006e5a:	7c7b      	ldrb	r3, [r7, #17]
 8006e5c:	7cba      	ldrb	r2, [r7, #18]
 8006e5e:	7cf9      	ldrb	r1, [r7, #19]
 8006e60:	f000 f958 	bl	8007114 <led_set_RGB>
            for (uint16_t i = 0; i < left_len; i++) {
 8006e64:	8abb      	ldrh	r3, [r7, #20]
 8006e66:	3301      	adds	r3, #1
 8006e68:	82bb      	strh	r3, [r7, #20]
 8006e6a:	8aba      	ldrh	r2, [r7, #20]
 8006e6c:	88fb      	ldrh	r3, [r7, #6]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d3ed      	bcc.n	8006e4e <rear_led_anim_arrow_right+0x102>
            }
            g_led_bus.dirty = 1;
 8006e72:	4b0b      	ldr	r3, [pc, #44]	@ (8006ea0 <rear_led_anim_arrow_right+0x154>)
 8006e74:	2201      	movs	r2, #1
 8006e76:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }
    }

    rear_led.step = (uint16_t)((rear_led.step + 1) % cycle);
 8006e7a:	4b08      	ldr	r3, [pc, #32]	@ (8006e9c <rear_led_anim_arrow_right+0x150>)
 8006e7c:	895b      	ldrh	r3, [r3, #10]
 8006e7e:	3301      	adds	r3, #1
 8006e80:	887a      	ldrh	r2, [r7, #2]
 8006e82:	fb93 f1f2 	sdiv	r1, r3, r2
 8006e86:	fb01 f202 	mul.w	r2, r1, r2
 8006e8a:	1a9b      	subs	r3, r3, r2
 8006e8c:	b29a      	uxth	r2, r3
 8006e8e:	4b03      	ldr	r3, [pc, #12]	@ (8006e9c <rear_led_anim_arrow_right+0x150>)
 8006e90:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006e92:	2300      	movs	r3, #0
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3718      	adds	r7, #24
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	20001e30 	.word	0x20001e30
 8006ea0:	20001da4 	.word	0x20001da4

08006ea4 <rear_led_anim_arrow_left>:

static led_status_t rear_led_anim_arrow_left(void)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b088      	sub	sp, #32
 8006ea8:	af02      	add	r7, sp, #8
    const uint8_t r = 255, g = 80, b = 0;
 8006eaa:	23ff      	movs	r3, #255	@ 0xff
 8006eac:	74fb      	strb	r3, [r7, #19]
 8006eae:	2350      	movs	r3, #80	@ 0x50
 8006eb0:	74bb      	strb	r3, [r7, #18]
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 8006eb6:	4b4f      	ldr	r3, [pc, #316]	@ (8006ff4 <rear_led_anim_arrow_left+0x150>)
 8006eb8:	889b      	ldrh	r3, [r3, #4]
 8006eba:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 8006ebc:	4b4d      	ldr	r3, [pc, #308]	@ (8006ff4 <rear_led_anim_arrow_left+0x150>)
 8006ebe:	88db      	ldrh	r3, [r3, #6]
 8006ec0:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)(full_end - full_start + 1);
 8006ec2:	89ba      	ldrh	r2, [r7, #12]
 8006ec4:	89fb      	ldrh	r3, [r7, #14]
 8006ec6:	1ad3      	subs	r3, r2, r3
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	3301      	adds	r3, #1
 8006ecc:	817b      	strh	r3, [r7, #10]

    /* met sinistra = [full_start .. mid], met destra = [mid+1 .. full_end] */
    const uint16_t mid        = (uint16_t)(full_start + (full_len - 1) / 2);
 8006ece:	897b      	ldrh	r3, [r7, #10]
 8006ed0:	3b01      	subs	r3, #1
 8006ed2:	0fda      	lsrs	r2, r3, #31
 8006ed4:	4413      	add	r3, r2
 8006ed6:	105b      	asrs	r3, r3, #1
 8006ed8:	b29a      	uxth	r2, r3
 8006eda:	89fb      	ldrh	r3, [r7, #14]
 8006edc:	4413      	add	r3, r2
 8006ede:	813b      	strh	r3, [r7, #8]

    const uint16_t right_len  = (uint16_t)(full_end - mid + 1);
 8006ee0:	89ba      	ldrh	r2, [r7, #12]
 8006ee2:	893b      	ldrh	r3, [r7, #8]
 8006ee4:	1ad3      	subs	r3, r2, r3
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	3301      	adds	r3, #1
 8006eea:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = right_len;
 8006eec:	88fb      	ldrh	r3, [r7, #6]
 8006eee:	80bb      	strh	r3, [r7, #4]
    const uint16_t cycle      = (uint16_t)(ARROW_OFF_STEPS + fill_steps + ARROW_ON_STEPS);
 8006ef0:	88bb      	ldrh	r3, [r7, #4]
 8006ef2:	330a      	adds	r3, #10
 8006ef4:	807b      	strh	r3, [r7, #2]

    /* 1) OFF */
    if (rear_led.step < ARROW_OFF_STEPS) {
 8006ef6:	4b3f      	ldr	r3, [pc, #252]	@ (8006ff4 <rear_led_anim_arrow_left+0x150>)
 8006ef8:	895b      	ldrh	r3, [r3, #10]
 8006efa:	2b04      	cmp	r3, #4
 8006efc:	d810      	bhi.n	8006f20 <rear_led_anim_arrow_left+0x7c>
        if (rear_led.step == 0) {
 8006efe:	4b3d      	ldr	r3, [pc, #244]	@ (8006ff4 <rear_led_anim_arrow_left+0x150>)
 8006f00:	895b      	ldrh	r3, [r3, #10]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d165      	bne.n	8006fd2 <rear_led_anim_arrow_left+0x12e>
            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8006f06:	89b9      	ldrh	r1, [r7, #12]
 8006f08:	89f8      	ldrh	r0, [r7, #14]
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	9300      	str	r3, [sp, #0]
 8006f0e:	2300      	movs	r3, #0
 8006f10:	2200      	movs	r2, #0
 8006f12:	f000 f93d 	bl	8007190 <led_set_RGB_range>
            g_led_bus.dirty = 1;
 8006f16:	4b38      	ldr	r3, [pc, #224]	@ (8006ff8 <rear_led_anim_arrow_left+0x154>)
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8006f1e:	e058      	b.n	8006fd2 <rear_led_anim_arrow_left+0x12e>
        }
    }
    /* 2) FILL: centro -> destra (parte da right_start = mid+1) */
    else if (rear_led.step < (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8006f20:	4b34      	ldr	r3, [pc, #208]	@ (8006ff4 <rear_led_anim_arrow_left+0x150>)
 8006f22:	895a      	ldrh	r2, [r3, #10]
 8006f24:	88bb      	ldrh	r3, [r7, #4]
 8006f26:	3305      	adds	r3, #5
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d229      	bcs.n	8006f82 <rear_led_anim_arrow_left+0xde>

        uint16_t s = (uint16_t)(rear_led.step - ARROW_OFF_STEPS + 1);  /* 1..right_len */
 8006f2e:	4b31      	ldr	r3, [pc, #196]	@ (8006ff4 <rear_led_anim_arrow_left+0x150>)
 8006f30:	895b      	ldrh	r3, [r3, #10]
 8006f32:	3b04      	subs	r3, #4
 8006f34:	803b      	strh	r3, [r7, #0]

        led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8006f36:	89b9      	ldrh	r1, [r7, #12]
 8006f38:	89f8      	ldrh	r0, [r7, #14]
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	9300      	str	r3, [sp, #0]
 8006f3e:	2300      	movs	r3, #0
 8006f40:	2200      	movs	r2, #0
 8006f42:	f000 f925 	bl	8007190 <led_set_RGB_range>
        for (uint16_t i = 0; i < s && i < right_len; i++) {
 8006f46:	2300      	movs	r3, #0
 8006f48:	82fb      	strh	r3, [r7, #22]
 8006f4a:	e00d      	b.n	8006f68 <rear_led_anim_arrow_left+0xc4>
            led_set_RGB((uint8_t)(mid + i), r, g, b);
 8006f4c:	893b      	ldrh	r3, [r7, #8]
 8006f4e:	b2da      	uxtb	r2, r3
 8006f50:	8afb      	ldrh	r3, [r7, #22]
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	4413      	add	r3, r2
 8006f56:	b2d8      	uxtb	r0, r3
 8006f58:	7c7b      	ldrb	r3, [r7, #17]
 8006f5a:	7cba      	ldrb	r2, [r7, #18]
 8006f5c:	7cf9      	ldrb	r1, [r7, #19]
 8006f5e:	f000 f8d9 	bl	8007114 <led_set_RGB>
        for (uint16_t i = 0; i < s && i < right_len; i++) {
 8006f62:	8afb      	ldrh	r3, [r7, #22]
 8006f64:	3301      	adds	r3, #1
 8006f66:	82fb      	strh	r3, [r7, #22]
 8006f68:	8afa      	ldrh	r2, [r7, #22]
 8006f6a:	883b      	ldrh	r3, [r7, #0]
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d203      	bcs.n	8006f78 <rear_led_anim_arrow_left+0xd4>
 8006f70:	8afa      	ldrh	r2, [r7, #22]
 8006f72:	88fb      	ldrh	r3, [r7, #6]
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d3e9      	bcc.n	8006f4c <rear_led_anim_arrow_left+0xa8>
        }
        g_led_bus.dirty = 1;
 8006f78:	4b1f      	ldr	r3, [pc, #124]	@ (8006ff8 <rear_led_anim_arrow_left+0x154>)
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8006f80:	e027      	b.n	8006fd2 <rear_led_anim_arrow_left+0x12e>
    }
    /* 3) ON (FULL): met destra accesa */
    else {
        if (rear_led.step == (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8006f82:	4b1c      	ldr	r3, [pc, #112]	@ (8006ff4 <rear_led_anim_arrow_left+0x150>)
 8006f84:	895a      	ldrh	r2, [r3, #10]
 8006f86:	88bb      	ldrh	r3, [r7, #4]
 8006f88:	3305      	adds	r3, #5
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d120      	bne.n	8006fd2 <rear_led_anim_arrow_left+0x12e>

            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8006f90:	89b9      	ldrh	r1, [r7, #12]
 8006f92:	89f8      	ldrh	r0, [r7, #14]
 8006f94:	2300      	movs	r3, #0
 8006f96:	9300      	str	r3, [sp, #0]
 8006f98:	2300      	movs	r3, #0
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f000 f8f8 	bl	8007190 <led_set_RGB_range>
            for (uint16_t i = 0; i < right_len; i++) {
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	82bb      	strh	r3, [r7, #20]
 8006fa4:	e00d      	b.n	8006fc2 <rear_led_anim_arrow_left+0x11e>
                led_set_RGB((uint8_t)(mid + i), r, g, b);
 8006fa6:	893b      	ldrh	r3, [r7, #8]
 8006fa8:	b2da      	uxtb	r2, r3
 8006faa:	8abb      	ldrh	r3, [r7, #20]
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	4413      	add	r3, r2
 8006fb0:	b2d8      	uxtb	r0, r3
 8006fb2:	7c7b      	ldrb	r3, [r7, #17]
 8006fb4:	7cba      	ldrb	r2, [r7, #18]
 8006fb6:	7cf9      	ldrb	r1, [r7, #19]
 8006fb8:	f000 f8ac 	bl	8007114 <led_set_RGB>
            for (uint16_t i = 0; i < right_len; i++) {
 8006fbc:	8abb      	ldrh	r3, [r7, #20]
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	82bb      	strh	r3, [r7, #20]
 8006fc2:	8aba      	ldrh	r2, [r7, #20]
 8006fc4:	88fb      	ldrh	r3, [r7, #6]
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d3ed      	bcc.n	8006fa6 <rear_led_anim_arrow_left+0x102>
            }
            g_led_bus.dirty = 1;
 8006fca:	4b0b      	ldr	r3, [pc, #44]	@ (8006ff8 <rear_led_anim_arrow_left+0x154>)
 8006fcc:	2201      	movs	r2, #1
 8006fce:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }
    }

    rear_led.step = (uint16_t)((rear_led.step + 1) % cycle);
 8006fd2:	4b08      	ldr	r3, [pc, #32]	@ (8006ff4 <rear_led_anim_arrow_left+0x150>)
 8006fd4:	895b      	ldrh	r3, [r3, #10]
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	887a      	ldrh	r2, [r7, #2]
 8006fda:	fb93 f1f2 	sdiv	r1, r3, r2
 8006fde:	fb01 f202 	mul.w	r2, r1, r2
 8006fe2:	1a9b      	subs	r3, r3, r2
 8006fe4:	b29a      	uxth	r2, r3
 8006fe6:	4b03      	ldr	r3, [pc, #12]	@ (8006ff4 <rear_led_anim_arrow_left+0x150>)
 8006fe8:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3718      	adds	r7, #24
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	20001e30 	.word	0x20001e30
 8006ff8:	20001da4 	.word	0x20001da4

08006ffc <rear_led_anim_backward>:


static led_status_t rear_led_anim_backward(void)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b082      	sub	sp, #8
 8007000:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8007002:	4b10      	ldr	r3, [pc, #64]	@ (8007044 <rear_led_anim_backward+0x48>)
 8007004:	895b      	ldrh	r3, [r3, #10]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d001      	beq.n	800700e <rear_led_anim_backward+0x12>
 800700a:	2300      	movs	r3, #0
 800700c:	e016      	b.n	800703c <rear_led_anim_backward+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 180, 180) != LED_STRIPE_OK)
 800700e:	4b0d      	ldr	r3, [pc, #52]	@ (8007044 <rear_led_anim_backward+0x48>)
 8007010:	8898      	ldrh	r0, [r3, #4]
 8007012:	4b0c      	ldr	r3, [pc, #48]	@ (8007044 <rear_led_anim_backward+0x48>)
 8007014:	88d9      	ldrh	r1, [r3, #6]
 8007016:	23b4      	movs	r3, #180	@ 0xb4
 8007018:	9300      	str	r3, [sp, #0]
 800701a:	23b4      	movs	r3, #180	@ 0xb4
 800701c:	22ff      	movs	r2, #255	@ 0xff
 800701e:	f000 f8b7 	bl	8007190 <led_set_RGB_range>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d001      	beq.n	800702c <rear_led_anim_backward+0x30>
        return LED_STRIPE_ERR;
 8007028:	2301      	movs	r3, #1
 800702a:	e007      	b.n	800703c <rear_led_anim_backward+0x40>

    g_led_bus.dirty = 1;
 800702c:	4b06      	ldr	r3, [pc, #24]	@ (8007048 <rear_led_anim_backward+0x4c>)
 800702e:	2201      	movs	r2, #1
 8007030:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8007034:	4b03      	ldr	r3, [pc, #12]	@ (8007044 <rear_led_anim_backward+0x48>)
 8007036:	2201      	movs	r2, #1
 8007038:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 800703a:	2300      	movs	r3, #0
}
 800703c:	4618      	mov	r0, r3
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
 8007042:	bf00      	nop
 8007044:	20001e30 	.word	0x20001e30
 8007048:	20001da4 	.word	0x20001da4

0800704c <rear_sign_white>:


static led_status_t rear_sign_white(void)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b082      	sub	sp, #8
 8007050:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 8007052:	4b10      	ldr	r3, [pc, #64]	@ (8007094 <rear_sign_white+0x48>)
 8007054:	895b      	ldrh	r3, [r3, #10]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d001      	beq.n	800705e <rear_sign_white+0x12>
 800705a:	2300      	movs	r3, #0
 800705c:	e016      	b.n	800708c <rear_sign_white+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 255, 255) != LED_STRIPE_OK)
 800705e:	4b0d      	ldr	r3, [pc, #52]	@ (8007094 <rear_sign_white+0x48>)
 8007060:	8898      	ldrh	r0, [r3, #4]
 8007062:	4b0c      	ldr	r3, [pc, #48]	@ (8007094 <rear_sign_white+0x48>)
 8007064:	88d9      	ldrh	r1, [r3, #6]
 8007066:	23ff      	movs	r3, #255	@ 0xff
 8007068:	9300      	str	r3, [sp, #0]
 800706a:	23ff      	movs	r3, #255	@ 0xff
 800706c:	22ff      	movs	r2, #255	@ 0xff
 800706e:	f000 f88f 	bl	8007190 <led_set_RGB_range>
 8007072:	4603      	mov	r3, r0
 8007074:	2b00      	cmp	r3, #0
 8007076:	d001      	beq.n	800707c <rear_sign_white+0x30>
        return LED_STRIPE_ERR;
 8007078:	2301      	movs	r3, #1
 800707a:	e007      	b.n	800708c <rear_sign_white+0x40>

    g_led_bus.dirty = 1;
 800707c:	4b06      	ldr	r3, [pc, #24]	@ (8007098 <rear_sign_white+0x4c>)
 800707e:	2201      	movs	r2, #1
 8007080:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8007084:	4b03      	ldr	r3, [pc, #12]	@ (8007094 <rear_sign_white+0x48>)
 8007086:	2201      	movs	r2, #1
 8007088:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 800708a:	2300      	movs	r3, #0
}
 800708c:	4618      	mov	r0, r3
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
 8007092:	bf00      	nop
 8007094:	20001e3c 	.word	0x20001e3c
 8007098:	20001da4 	.word	0x20001da4

0800709c <rear_sign_red>:

static led_status_t rear_sign_red(void)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b082      	sub	sp, #8
 80070a0:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 80070a2:	4b10      	ldr	r3, [pc, #64]	@ (80070e4 <rear_sign_red+0x48>)
 80070a4:	895b      	ldrh	r3, [r3, #10]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d001      	beq.n	80070ae <rear_sign_red+0x12>
 80070aa:	2300      	movs	r3, #0
 80070ac:	e016      	b.n	80070dc <rear_sign_red+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 0, 0) != LED_STRIPE_OK)
 80070ae:	4b0d      	ldr	r3, [pc, #52]	@ (80070e4 <rear_sign_red+0x48>)
 80070b0:	8898      	ldrh	r0, [r3, #4]
 80070b2:	4b0c      	ldr	r3, [pc, #48]	@ (80070e4 <rear_sign_red+0x48>)
 80070b4:	88d9      	ldrh	r1, [r3, #6]
 80070b6:	2300      	movs	r3, #0
 80070b8:	9300      	str	r3, [sp, #0]
 80070ba:	2300      	movs	r3, #0
 80070bc:	22ff      	movs	r2, #255	@ 0xff
 80070be:	f000 f867 	bl	8007190 <led_set_RGB_range>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d001      	beq.n	80070cc <rear_sign_red+0x30>
        return LED_STRIPE_ERR;
 80070c8:	2301      	movs	r3, #1
 80070ca:	e007      	b.n	80070dc <rear_sign_red+0x40>

    g_led_bus.dirty = 1;
 80070cc:	4b06      	ldr	r3, [pc, #24]	@ (80070e8 <rear_sign_red+0x4c>)
 80070ce:	2201      	movs	r2, #1
 80070d0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 80070d4:	4b03      	ldr	r3, [pc, #12]	@ (80070e4 <rear_sign_red+0x48>)
 80070d6:	2201      	movs	r2, #1
 80070d8:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 80070da:	2300      	movs	r3, #0
}
 80070dc:	4618      	mov	r0, r3
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	bf00      	nop
 80070e4:	20001e3c 	.word	0x20001e3c
 80070e8:	20001da4 	.word	0x20001da4

080070ec <scale8>:





static inline uint8_t scale8(uint8_t x, uint8_t scale) {
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	4603      	mov	r3, r0
 80070f4:	460a      	mov	r2, r1
 80070f6:	71fb      	strb	r3, [r7, #7]
 80070f8:	4613      	mov	r3, r2
 80070fa:	71bb      	strb	r3, [r7, #6]
  return ((uint16_t)x * scale) >> 8;
 80070fc:	79fb      	ldrb	r3, [r7, #7]
 80070fe:	79ba      	ldrb	r2, [r7, #6]
 8007100:	fb02 f303 	mul.w	r3, r2, r3
 8007104:	121b      	asrs	r3, r3, #8
 8007106:	b2db      	uxtb	r3, r3
}
 8007108:	4618      	mov	r0, r3
 800710a:	370c      	adds	r7, #12
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr

08007114 <led_set_RGB>:



led_status_t led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b) {
 8007114:	b590      	push	{r4, r7, lr}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
 800711a:	4604      	mov	r4, r0
 800711c:	4608      	mov	r0, r1
 800711e:	4611      	mov	r1, r2
 8007120:	461a      	mov	r2, r3
 8007122:	4623      	mov	r3, r4
 8007124:	71fb      	strb	r3, [r7, #7]
 8007126:	4603      	mov	r3, r0
 8007128:	71bb      	strb	r3, [r7, #6]
 800712a:	460b      	mov	r3, r1
 800712c:	717b      	strb	r3, [r7, #5]
 800712e:	4613      	mov	r3, r2
 8007130:	713b      	strb	r3, [r7, #4]



  g_led_bus.rgb_arr[NUM_BPP * index] = scale8(g, g_led_bus.cfg.scale_g); // g;
 8007132:	4b16      	ldr	r3, [pc, #88]	@ (800718c <led_set_RGB+0x78>)
 8007134:	7c19      	ldrb	r1, [r3, #16]
 8007136:	79fa      	ldrb	r2, [r7, #7]
 8007138:	4613      	mov	r3, r2
 800713a:	005b      	lsls	r3, r3, #1
 800713c:	189c      	adds	r4, r3, r2
 800713e:	797b      	ldrb	r3, [r7, #5]
 8007140:	4618      	mov	r0, r3
 8007142:	f7ff ffd3 	bl	80070ec <scale8>
 8007146:	4603      	mov	r3, r0
 8007148:	461a      	mov	r2, r3
 800714a:	4b10      	ldr	r3, [pc, #64]	@ (800718c <led_set_RGB+0x78>)
 800714c:	4423      	add	r3, r4
 800714e:	751a      	strb	r2, [r3, #20]
  g_led_bus.rgb_arr[NUM_BPP * index + 1] = r;
 8007150:	79fa      	ldrb	r2, [r7, #7]
 8007152:	4613      	mov	r3, r2
 8007154:	005b      	lsls	r3, r3, #1
 8007156:	4413      	add	r3, r2
 8007158:	3301      	adds	r3, #1
 800715a:	4a0c      	ldr	r2, [pc, #48]	@ (800718c <led_set_RGB+0x78>)
 800715c:	4413      	add	r3, r2
 800715e:	79ba      	ldrb	r2, [r7, #6]
 8007160:	751a      	strb	r2, [r3, #20]
  g_led_bus.rgb_arr[NUM_BPP * index + 2] = scale8(b, g_led_bus.cfg.scale_b); // b;
 8007162:	4b0a      	ldr	r3, [pc, #40]	@ (800718c <led_set_RGB+0x78>)
 8007164:	7c99      	ldrb	r1, [r3, #18]
 8007166:	79fa      	ldrb	r2, [r7, #7]
 8007168:	4613      	mov	r3, r2
 800716a:	005b      	lsls	r3, r3, #1
 800716c:	4413      	add	r3, r2
 800716e:	1c9c      	adds	r4, r3, #2
 8007170:	793b      	ldrb	r3, [r7, #4]
 8007172:	4618      	mov	r0, r3
 8007174:	f7ff ffba 	bl	80070ec <scale8>
 8007178:	4603      	mov	r3, r0
 800717a:	461a      	mov	r2, r3
 800717c:	4b03      	ldr	r3, [pc, #12]	@ (800718c <led_set_RGB+0x78>)
 800717e:	4423      	add	r3, r4
 8007180:	751a      	strb	r2, [r3, #20]

  return LED_STRIPE_OK;
 8007182:	2300      	movs	r3, #0
}
 8007184:	4618      	mov	r0, r3
 8007186:	370c      	adds	r7, #12
 8007188:	46bd      	mov	sp, r7
 800718a:	bd90      	pop	{r4, r7, pc}
 800718c:	20001da4 	.word	0x20001da4

08007190 <led_set_RGB_range>:

  return LED_STRIPE_OK;
}


led_status_t led_set_RGB_range(uint16_t start, uint16_t end, uint8_t r, uint8_t g, uint8_t b) {
 8007190:	b590      	push	{r4, r7, lr}
 8007192:	b085      	sub	sp, #20
 8007194:	af00      	add	r7, sp, #0
 8007196:	4604      	mov	r4, r0
 8007198:	4608      	mov	r0, r1
 800719a:	4611      	mov	r1, r2
 800719c:	461a      	mov	r2, r3
 800719e:	4623      	mov	r3, r4
 80071a0:	80fb      	strh	r3, [r7, #6]
 80071a2:	4603      	mov	r3, r0
 80071a4:	80bb      	strh	r3, [r7, #4]
 80071a6:	460b      	mov	r3, r1
 80071a8:	70fb      	strb	r3, [r7, #3]
 80071aa:	4613      	mov	r3, r2
 80071ac:	70bb      	strb	r3, [r7, #2]
    if (start > end) return LED_STRIPE_ERR;
 80071ae:	88fa      	ldrh	r2, [r7, #6]
 80071b0:	88bb      	ldrh	r3, [r7, #4]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d901      	bls.n	80071ba <led_set_RGB_range+0x2a>
 80071b6:	2301      	movs	r3, #1
 80071b8:	e01c      	b.n	80071f4 <led_set_RGB_range+0x64>
    if (end >= NUM_PIXELS) return LED_STRIPE_ERR;
 80071ba:	88bb      	ldrh	r3, [r7, #4]
 80071bc:	2b14      	cmp	r3, #20
 80071be:	d901      	bls.n	80071c4 <led_set_RGB_range+0x34>
 80071c0:	2301      	movs	r3, #1
 80071c2:	e017      	b.n	80071f4 <led_set_RGB_range+0x64>

    for (uint16_t i = start; i <= end; i++) {
 80071c4:	88fb      	ldrh	r3, [r7, #6]
 80071c6:	81fb      	strh	r3, [r7, #14]
 80071c8:	e00f      	b.n	80071ea <led_set_RGB_range+0x5a>
        if (led_set_RGB((uint8_t)i, r, g, b) != LED_STRIPE_OK) {
 80071ca:	89fb      	ldrh	r3, [r7, #14]
 80071cc:	b2d8      	uxtb	r0, r3
 80071ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80071d2:	78ba      	ldrb	r2, [r7, #2]
 80071d4:	78f9      	ldrb	r1, [r7, #3]
 80071d6:	f7ff ff9d 	bl	8007114 <led_set_RGB>
 80071da:	4603      	mov	r3, r0
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d001      	beq.n	80071e4 <led_set_RGB_range+0x54>
            return LED_STRIPE_ERR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	e007      	b.n	80071f4 <led_set_RGB_range+0x64>
    for (uint16_t i = start; i <= end; i++) {
 80071e4:	89fb      	ldrh	r3, [r7, #14]
 80071e6:	3301      	adds	r3, #1
 80071e8:	81fb      	strh	r3, [r7, #14]
 80071ea:	89fa      	ldrh	r2, [r7, #14]
 80071ec:	88bb      	ldrh	r3, [r7, #4]
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d9eb      	bls.n	80071ca <led_set_RGB_range+0x3a>
        }
    }
    return LED_STRIPE_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3714      	adds	r7, #20
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd90      	pop	{r4, r7, pc}

080071fc <led_render>:

// Shuttle the data to the LEDs!
led_status_t led_render() {
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b082      	sub	sp, #8
 8007200:	af00      	add	r7, sp, #0

  if(!g_led_bus.dirty) return LED_STRIPE_OK;
 8007202:	4b73      	ldr	r3, [pc, #460]	@ (80073d0 <led_render+0x1d4>)
 8007204:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007208:	b2db      	uxtb	r3, r3
 800720a:	2b00      	cmp	r3, #0
 800720c:	d101      	bne.n	8007212 <led_render+0x16>
 800720e:	2300      	movs	r3, #0
 8007210:	e0d9      	b.n	80073c6 <led_render+0x1ca>

  if(g_led_bus.wr_buf_p != 0 || g_led_bus.cfg.hdma->State != HAL_DMA_STATE_READY) {
 8007212:	4b6f      	ldr	r3, [pc, #444]	@ (80073d0 <led_render+0x1d4>)
 8007214:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007218:	2b00      	cmp	r3, #0
 800721a:	d106      	bne.n	800722a <led_render+0x2e>
 800721c:	4b6c      	ldr	r3, [pc, #432]	@ (80073d0 <led_render+0x1d4>)
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007224:	b2db      	uxtb	r3, r3
 8007226:	2b01      	cmp	r3, #1
 8007228:	d01c      	beq.n	8007264 <led_render+0x68>
    // Ongoing transfer, cancel!
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) g_led_bus.wr_buf[i] = 0;
 800722a:	2300      	movs	r3, #0
 800722c:	71fb      	strb	r3, [r7, #7]
 800722e:	e008      	b.n	8007242 <led_render+0x46>
 8007230:	79fb      	ldrb	r3, [r7, #7]
 8007232:	4a67      	ldr	r2, [pc, #412]	@ (80073d0 <led_render+0x1d4>)
 8007234:	4413      	add	r3, r2
 8007236:	2200      	movs	r2, #0
 8007238:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 800723c:	79fb      	ldrb	r3, [r7, #7]
 800723e:	3301      	adds	r3, #1
 8007240:	71fb      	strb	r3, [r7, #7]
 8007242:	79fb      	ldrb	r3, [r7, #7]
 8007244:	2b2f      	cmp	r3, #47	@ 0x2f
 8007246:	d9f3      	bls.n	8007230 <led_render+0x34>
    g_led_bus.wr_buf_p = 0;
 8007248:	4b61      	ldr	r3, [pc, #388]	@ (80073d0 <led_render+0x1d4>)
 800724a:	2200      	movs	r2, #0
 800724c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
 8007250:	4b5f      	ldr	r3, [pc, #380]	@ (80073d0 <led_render+0x1d4>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a5e      	ldr	r2, [pc, #376]	@ (80073d0 <led_render+0x1d4>)
 8007256:	6892      	ldr	r2, [r2, #8]
 8007258:	4611      	mov	r1, r2
 800725a:	4618      	mov	r0, r3
 800725c:	f006 f9a4 	bl	800d5a8 <HAL_TIM_PWM_Stop_DMA>
    return LED_STRIPE_OK;
 8007260:	2300      	movs	r3, #0
 8007262:	e0b0      	b.n	80073c6 <led_render+0x1ca>

  }

  for(uint_fast8_t i = 0; i < 8; ++i) {
 8007264:	2300      	movs	r3, #0
 8007266:	603b      	str	r3, [r7, #0]
 8007268:	e098      	b.n	800739c <led_render+0x1a0>
	  g_led_bus.wr_buf[i     ] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[0] << i) & 0x80) > 0);
 800726a:	4b59      	ldr	r3, [pc, #356]	@ (80073d0 <led_render+0x1d4>)
 800726c:	89db      	ldrh	r3, [r3, #14]
 800726e:	461a      	mov	r2, r3
 8007270:	4b57      	ldr	r3, [pc, #348]	@ (80073d0 <led_render+0x1d4>)
 8007272:	7d1b      	ldrb	r3, [r3, #20]
 8007274:	4619      	mov	r1, r3
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	fa01 f303 	lsl.w	r3, r1, r3
 800727c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007280:	2b00      	cmp	r3, #0
 8007282:	bfcc      	ite	gt
 8007284:	2301      	movgt	r3, #1
 8007286:	2300      	movle	r3, #0
 8007288:	b2db      	uxtb	r3, r3
 800728a:	fa02 f303 	lsl.w	r3, r2, r3
 800728e:	b2d9      	uxtb	r1, r3
 8007290:	4a4f      	ldr	r2, [pc, #316]	@ (80073d0 <led_render+0x1d4>)
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	4413      	add	r3, r2
 8007296:	3353      	adds	r3, #83	@ 0x53
 8007298:	460a      	mov	r2, r1
 800729a:	701a      	strb	r2, [r3, #0]
	  g_led_bus.wr_buf[i +  8] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[1] << i) & 0x80) > 0);
 800729c:	4b4c      	ldr	r3, [pc, #304]	@ (80073d0 <led_render+0x1d4>)
 800729e:	89db      	ldrh	r3, [r3, #14]
 80072a0:	461a      	mov	r2, r3
 80072a2:	4b4b      	ldr	r3, [pc, #300]	@ (80073d0 <led_render+0x1d4>)
 80072a4:	7d5b      	ldrb	r3, [r3, #21]
 80072a6:	4619      	mov	r1, r3
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	fa01 f303 	lsl.w	r3, r1, r3
 80072ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	bfcc      	ite	gt
 80072b6:	2301      	movgt	r3, #1
 80072b8:	2300      	movle	r3, #0
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	409a      	lsls	r2, r3
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	3308      	adds	r3, #8
 80072c2:	b2d1      	uxtb	r1, r2
 80072c4:	4a42      	ldr	r2, [pc, #264]	@ (80073d0 <led_render+0x1d4>)
 80072c6:	4413      	add	r3, r2
 80072c8:	460a      	mov	r2, r1
 80072ca:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 16] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[2] << i) & 0x80) > 0);
 80072ce:	4b40      	ldr	r3, [pc, #256]	@ (80073d0 <led_render+0x1d4>)
 80072d0:	89db      	ldrh	r3, [r3, #14]
 80072d2:	461a      	mov	r2, r3
 80072d4:	4b3e      	ldr	r3, [pc, #248]	@ (80073d0 <led_render+0x1d4>)
 80072d6:	7d9b      	ldrb	r3, [r3, #22]
 80072d8:	4619      	mov	r1, r3
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	fa01 f303 	lsl.w	r3, r1, r3
 80072e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	bfcc      	ite	gt
 80072e8:	2301      	movgt	r3, #1
 80072ea:	2300      	movle	r3, #0
 80072ec:	b2db      	uxtb	r3, r3
 80072ee:	409a      	lsls	r2, r3
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	3310      	adds	r3, #16
 80072f4:	b2d1      	uxtb	r1, r2
 80072f6:	4a36      	ldr	r2, [pc, #216]	@ (80073d0 <led_render+0x1d4>)
 80072f8:	4413      	add	r3, r2
 80072fa:	460a      	mov	r2, r1
 80072fc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 24] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3] << i) & 0x80) > 0);
 8007300:	4b33      	ldr	r3, [pc, #204]	@ (80073d0 <led_render+0x1d4>)
 8007302:	89db      	ldrh	r3, [r3, #14]
 8007304:	461a      	mov	r2, r3
 8007306:	4b32      	ldr	r3, [pc, #200]	@ (80073d0 <led_render+0x1d4>)
 8007308:	7ddb      	ldrb	r3, [r3, #23]
 800730a:	4619      	mov	r1, r3
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	fa01 f303 	lsl.w	r3, r1, r3
 8007312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007316:	2b00      	cmp	r3, #0
 8007318:	bfcc      	ite	gt
 800731a:	2301      	movgt	r3, #1
 800731c:	2300      	movle	r3, #0
 800731e:	b2db      	uxtb	r3, r3
 8007320:	409a      	lsls	r2, r3
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	3318      	adds	r3, #24
 8007326:	b2d1      	uxtb	r1, r2
 8007328:	4a29      	ldr	r2, [pc, #164]	@ (80073d0 <led_render+0x1d4>)
 800732a:	4413      	add	r3, r2
 800732c:	460a      	mov	r2, r1
 800732e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 32] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[4] << i) & 0x80) > 0);
 8007332:	4b27      	ldr	r3, [pc, #156]	@ (80073d0 <led_render+0x1d4>)
 8007334:	89db      	ldrh	r3, [r3, #14]
 8007336:	461a      	mov	r2, r3
 8007338:	4b25      	ldr	r3, [pc, #148]	@ (80073d0 <led_render+0x1d4>)
 800733a:	7e1b      	ldrb	r3, [r3, #24]
 800733c:	4619      	mov	r1, r3
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	fa01 f303 	lsl.w	r3, r1, r3
 8007344:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007348:	2b00      	cmp	r3, #0
 800734a:	bfcc      	ite	gt
 800734c:	2301      	movgt	r3, #1
 800734e:	2300      	movle	r3, #0
 8007350:	b2db      	uxtb	r3, r3
 8007352:	409a      	lsls	r2, r3
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	3320      	adds	r3, #32
 8007358:	b2d1      	uxtb	r1, r2
 800735a:	4a1d      	ldr	r2, [pc, #116]	@ (80073d0 <led_render+0x1d4>)
 800735c:	4413      	add	r3, r2
 800735e:	460a      	mov	r2, r1
 8007360:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 40] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[5] << i) & 0x80) > 0);
 8007364:	4b1a      	ldr	r3, [pc, #104]	@ (80073d0 <led_render+0x1d4>)
 8007366:	89db      	ldrh	r3, [r3, #14]
 8007368:	461a      	mov	r2, r3
 800736a:	4b19      	ldr	r3, [pc, #100]	@ (80073d0 <led_render+0x1d4>)
 800736c:	7e5b      	ldrb	r3, [r3, #25]
 800736e:	4619      	mov	r1, r3
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	fa01 f303 	lsl.w	r3, r1, r3
 8007376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800737a:	2b00      	cmp	r3, #0
 800737c:	bfcc      	ite	gt
 800737e:	2301      	movgt	r3, #1
 8007380:	2300      	movle	r3, #0
 8007382:	b2db      	uxtb	r3, r3
 8007384:	409a      	lsls	r2, r3
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	3328      	adds	r3, #40	@ 0x28
 800738a:	b2d1      	uxtb	r1, r2
 800738c:	4a10      	ldr	r2, [pc, #64]	@ (80073d0 <led_render+0x1d4>)
 800738e:	4413      	add	r3, r2
 8007390:	460a      	mov	r2, r1
 8007392:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
  for(uint_fast8_t i = 0; i < 8; ++i) {
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	3301      	adds	r3, #1
 800739a:	603b      	str	r3, [r7, #0]
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	2b07      	cmp	r3, #7
 80073a0:	f67f af63 	bls.w	800726a <led_render+0x6e>
  }

  g_led_bus.dirty = 0;
 80073a4:	4b0a      	ldr	r3, [pc, #40]	@ (80073d0 <led_render+0x1d4>)
 80073a6:	2200      	movs	r2, #0
 80073a8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
  HAL_TIM_PWM_Start_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel, (uint32_t *)g_led_bus.wr_buf, WR_BUF_LEN);
 80073ac:	4b08      	ldr	r3, [pc, #32]	@ (80073d0 <led_render+0x1d4>)
 80073ae:	6818      	ldr	r0, [r3, #0]
 80073b0:	4b07      	ldr	r3, [pc, #28]	@ (80073d0 <led_render+0x1d4>)
 80073b2:	6899      	ldr	r1, [r3, #8]
 80073b4:	2330      	movs	r3, #48	@ 0x30
 80073b6:	4a07      	ldr	r2, [pc, #28]	@ (80073d4 <led_render+0x1d8>)
 80073b8:	f005 feca 	bl	800d150 <HAL_TIM_PWM_Start_DMA>
  g_led_bus.wr_buf_p = 2; // Since we're ready for the next buffer
 80073bc:	4b04      	ldr	r3, [pc, #16]	@ (80073d0 <led_render+0x1d4>)
 80073be:	2202      	movs	r2, #2
 80073c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return LED_STRIPE_OK;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3708      	adds	r7, #8
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}
 80073ce:	bf00      	nop
 80073d0:	20001da4 	.word	0x20001da4
 80073d4:	20001df7 	.word	0x20001df7

080073d8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:





void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 80073d8:	b480      	push	{r7}
 80073da:	b085      	sub	sp, #20
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]


	// DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(g_led_bus.wr_buf_p < NUM_PIXELS) {
 80073e0:	4b4d      	ldr	r3, [pc, #308]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80073e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073e6:	2b14      	cmp	r3, #20
 80073e8:	d874      	bhi.n	80074d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>
    // We're in. Fill the even buffer

    for(uint_fast8_t i = 0; i < 8; ++i) {
 80073ea:	2300      	movs	r3, #0
 80073ec:	60fb      	str	r3, [r7, #12]
 80073ee:	e066      	b.n	80074be <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe6>
    	g_led_bus.wr_buf[i     ] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p    ] << i) & 0x80) > 0);
 80073f0:	4b49      	ldr	r3, [pc, #292]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80073f2:	89db      	ldrh	r3, [r3, #14]
 80073f4:	4619      	mov	r1, r3
 80073f6:	4b48      	ldr	r3, [pc, #288]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80073f8:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80073fc:	4613      	mov	r3, r2
 80073fe:	005b      	lsls	r3, r3, #1
 8007400:	4413      	add	r3, r2
 8007402:	4a45      	ldr	r2, [pc, #276]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007404:	4413      	add	r3, r2
 8007406:	7d1b      	ldrb	r3, [r3, #20]
 8007408:	461a      	mov	r2, r3
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	fa02 f303 	lsl.w	r3, r2, r3
 8007410:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007414:	2b00      	cmp	r3, #0
 8007416:	bfcc      	ite	gt
 8007418:	2301      	movgt	r3, #1
 800741a:	2300      	movle	r3, #0
 800741c:	b2db      	uxtb	r3, r3
 800741e:	fa01 f303 	lsl.w	r3, r1, r3
 8007422:	b2d9      	uxtb	r1, r3
 8007424:	4a3c      	ldr	r2, [pc, #240]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	4413      	add	r3, r2
 800742a:	3353      	adds	r3, #83	@ 0x53
 800742c:	460a      	mov	r2, r1
 800742e:	701a      	strb	r2, [r3, #0]
    	g_led_bus.wr_buf[i +  8] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 1] << i) & 0x80) > 0);
 8007430:	4b39      	ldr	r3, [pc, #228]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007432:	89db      	ldrh	r3, [r3, #14]
 8007434:	4619      	mov	r1, r3
 8007436:	4b38      	ldr	r3, [pc, #224]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007438:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800743c:	4613      	mov	r3, r2
 800743e:	005b      	lsls	r3, r3, #1
 8007440:	4413      	add	r3, r2
 8007442:	3301      	adds	r3, #1
 8007444:	4a34      	ldr	r2, [pc, #208]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007446:	4413      	add	r3, r2
 8007448:	7d1b      	ldrb	r3, [r3, #20]
 800744a:	461a      	mov	r2, r3
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	fa02 f303 	lsl.w	r3, r2, r3
 8007452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007456:	2b00      	cmp	r3, #0
 8007458:	bfcc      	ite	gt
 800745a:	2301      	movgt	r3, #1
 800745c:	2300      	movle	r3, #0
 800745e:	b2db      	uxtb	r3, r3
 8007460:	fa01 f203 	lsl.w	r2, r1, r3
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	3308      	adds	r3, #8
 8007468:	b2d1      	uxtb	r1, r2
 800746a:	4a2b      	ldr	r2, [pc, #172]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800746c:	4413      	add	r3, r2
 800746e:	460a      	mov	r2, r1
 8007470:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 16] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 2] << i) & 0x80) > 0);
 8007474:	4b28      	ldr	r3, [pc, #160]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007476:	89db      	ldrh	r3, [r3, #14]
 8007478:	4619      	mov	r1, r3
 800747a:	4b27      	ldr	r3, [pc, #156]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800747c:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007480:	4613      	mov	r3, r2
 8007482:	005b      	lsls	r3, r3, #1
 8007484:	4413      	add	r3, r2
 8007486:	3302      	adds	r3, #2
 8007488:	4a23      	ldr	r2, [pc, #140]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800748a:	4413      	add	r3, r2
 800748c:	7d1b      	ldrb	r3, [r3, #20]
 800748e:	461a      	mov	r2, r3
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	fa02 f303 	lsl.w	r3, r2, r3
 8007496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800749a:	2b00      	cmp	r3, #0
 800749c:	bfcc      	ite	gt
 800749e:	2301      	movgt	r3, #1
 80074a0:	2300      	movle	r3, #0
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	fa01 f203 	lsl.w	r2, r1, r3
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	3310      	adds	r3, #16
 80074ac:	b2d1      	uxtb	r1, r2
 80074ae:	4a1a      	ldr	r2, [pc, #104]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80074b0:	4413      	add	r3, r2
 80074b2:	460a      	mov	r2, r1
 80074b4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    for(uint_fast8_t i = 0; i < 8; ++i) {
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	3301      	adds	r3, #1
 80074bc:	60fb      	str	r3, [r7, #12]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2b07      	cmp	r3, #7
 80074c2:	d995      	bls.n	80073f0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>
    }
    g_led_bus.wr_buf_p++;
 80074c4:	4b14      	ldr	r3, [pc, #80]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80074c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074ca:	3301      	adds	r3, #1
 80074cc:	4a12      	ldr	r2, [pc, #72]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80074ce:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    // First half reset zero fill
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) g_led_bus.wr_buf[i] = 0;
    g_led_bus.wr_buf_p++;
  }

}
 80074d2:	e01a      	b.n	800750a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x132>
  } else if (g_led_bus.wr_buf_p < NUM_PIXELS + 2) {
 80074d4:	4b10      	ldr	r3, [pc, #64]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80074d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074da:	2b16      	cmp	r3, #22
 80074dc:	d815      	bhi.n	800750a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x132>
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) g_led_bus.wr_buf[i] = 0;
 80074de:	2300      	movs	r3, #0
 80074e0:	72fb      	strb	r3, [r7, #11]
 80074e2:	e008      	b.n	80074f6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x11e>
 80074e4:	7afb      	ldrb	r3, [r7, #11]
 80074e6:	4a0c      	ldr	r2, [pc, #48]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80074e8:	4413      	add	r3, r2
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 80074f0:	7afb      	ldrb	r3, [r7, #11]
 80074f2:	3301      	adds	r3, #1
 80074f4:	72fb      	strb	r3, [r7, #11]
 80074f6:	7afb      	ldrb	r3, [r7, #11]
 80074f8:	2b17      	cmp	r3, #23
 80074fa:	d9f3      	bls.n	80074e4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x10c>
    g_led_bus.wr_buf_p++;
 80074fc:	4b06      	ldr	r3, [pc, #24]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80074fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007502:	3301      	adds	r3, #1
 8007504:	4a04      	ldr	r2, [pc, #16]	@ (8007518 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007506:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 800750a:	bf00      	nop
 800750c:	3714      	adds	r7, #20
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr
 8007516:	bf00      	nop
 8007518:	20001da4 	.word	0x20001da4

0800751c <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]

  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(g_led_bus.wr_buf_p < NUM_PIXELS) {
 8007524:	4b53      	ldr	r3, [pc, #332]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007526:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800752a:	2b14      	cmp	r3, #20
 800752c:	d875      	bhi.n	800761a <HAL_TIM_PWM_PulseFinishedCallback+0xfe>
    // We're in. Fill the odd buffer

    for(uint_fast8_t i = 0; i < 8; ++i) {
 800752e:	2300      	movs	r3, #0
 8007530:	60fb      	str	r3, [r7, #12]
 8007532:	e067      	b.n	8007604 <HAL_TIM_PWM_PulseFinishedCallback+0xe8>
    	g_led_bus.wr_buf[i + 24] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p    ] << i) & 0x80) > 0);
 8007534:	4b4f      	ldr	r3, [pc, #316]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007536:	89db      	ldrh	r3, [r3, #14]
 8007538:	4619      	mov	r1, r3
 800753a:	4b4e      	ldr	r3, [pc, #312]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800753c:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007540:	4613      	mov	r3, r2
 8007542:	005b      	lsls	r3, r3, #1
 8007544:	4413      	add	r3, r2
 8007546:	4a4b      	ldr	r2, [pc, #300]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007548:	4413      	add	r3, r2
 800754a:	7d1b      	ldrb	r3, [r3, #20]
 800754c:	461a      	mov	r2, r3
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	fa02 f303 	lsl.w	r3, r2, r3
 8007554:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007558:	2b00      	cmp	r3, #0
 800755a:	bfcc      	ite	gt
 800755c:	2301      	movgt	r3, #1
 800755e:	2300      	movle	r3, #0
 8007560:	b2db      	uxtb	r3, r3
 8007562:	fa01 f203 	lsl.w	r2, r1, r3
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	3318      	adds	r3, #24
 800756a:	b2d1      	uxtb	r1, r2
 800756c:	4a41      	ldr	r2, [pc, #260]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800756e:	4413      	add	r3, r2
 8007570:	460a      	mov	r2, r1
 8007572:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 32] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 1] << i) & 0x80) > 0);
 8007576:	4b3f      	ldr	r3, [pc, #252]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007578:	89db      	ldrh	r3, [r3, #14]
 800757a:	4619      	mov	r1, r3
 800757c:	4b3d      	ldr	r3, [pc, #244]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800757e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007582:	4613      	mov	r3, r2
 8007584:	005b      	lsls	r3, r3, #1
 8007586:	4413      	add	r3, r2
 8007588:	3301      	adds	r3, #1
 800758a:	4a3a      	ldr	r2, [pc, #232]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800758c:	4413      	add	r3, r2
 800758e:	7d1b      	ldrb	r3, [r3, #20]
 8007590:	461a      	mov	r2, r3
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	fa02 f303 	lsl.w	r3, r2, r3
 8007598:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800759c:	2b00      	cmp	r3, #0
 800759e:	bfcc      	ite	gt
 80075a0:	2301      	movgt	r3, #1
 80075a2:	2300      	movle	r3, #0
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	fa01 f203 	lsl.w	r2, r1, r3
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	3320      	adds	r3, #32
 80075ae:	b2d1      	uxtb	r1, r2
 80075b0:	4a30      	ldr	r2, [pc, #192]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80075b2:	4413      	add	r3, r2
 80075b4:	460a      	mov	r2, r1
 80075b6:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 40] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 2] << i) & 0x80) > 0);
 80075ba:	4b2e      	ldr	r3, [pc, #184]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80075bc:	89db      	ldrh	r3, [r3, #14]
 80075be:	4619      	mov	r1, r3
 80075c0:	4b2c      	ldr	r3, [pc, #176]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80075c2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80075c6:	4613      	mov	r3, r2
 80075c8:	005b      	lsls	r3, r3, #1
 80075ca:	4413      	add	r3, r2
 80075cc:	3302      	adds	r3, #2
 80075ce:	4a29      	ldr	r2, [pc, #164]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80075d0:	4413      	add	r3, r2
 80075d2:	7d1b      	ldrb	r3, [r3, #20]
 80075d4:	461a      	mov	r2, r3
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	fa02 f303 	lsl.w	r3, r2, r3
 80075dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	bfcc      	ite	gt
 80075e4:	2301      	movgt	r3, #1
 80075e6:	2300      	movle	r3, #0
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	fa01 f203 	lsl.w	r2, r1, r3
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	3328      	adds	r3, #40	@ 0x28
 80075f2:	b2d1      	uxtb	r1, r2
 80075f4:	4a1f      	ldr	r2, [pc, #124]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80075f6:	4413      	add	r3, r2
 80075f8:	460a      	mov	r2, r1
 80075fa:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    for(uint_fast8_t i = 0; i < 8; ++i) {
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	3301      	adds	r3, #1
 8007602:	60fb      	str	r3, [r7, #12]
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2b07      	cmp	r3, #7
 8007608:	d994      	bls.n	8007534 <HAL_TIM_PWM_PulseFinishedCallback+0x18>
    }
    g_led_bus.wr_buf_p++;
 800760a:	4b1a      	ldr	r3, [pc, #104]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800760c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007610:	3301      	adds	r3, #1
 8007612:	4a18      	ldr	r2, [pc, #96]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007614:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    // We're done. Lean back and until next time!
	g_led_bus.wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);

  }
}
 8007618:	e027      	b.n	800766a <HAL_TIM_PWM_PulseFinishedCallback+0x14e>
  } else if (g_led_bus.wr_buf_p < NUM_PIXELS + 2) {
 800761a:	4b16      	ldr	r3, [pc, #88]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800761c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007620:	2b16      	cmp	r3, #22
 8007622:	d816      	bhi.n	8007652 <HAL_TIM_PWM_PulseFinishedCallback+0x136>
    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) g_led_bus.wr_buf[i] = 0;
 8007624:	2318      	movs	r3, #24
 8007626:	72fb      	strb	r3, [r7, #11]
 8007628:	e008      	b.n	800763c <HAL_TIM_PWM_PulseFinishedCallback+0x120>
 800762a:	7afb      	ldrb	r3, [r7, #11]
 800762c:	4a11      	ldr	r2, [pc, #68]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800762e:	4413      	add	r3, r2
 8007630:	2200      	movs	r2, #0
 8007632:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007636:	7afb      	ldrb	r3, [r7, #11]
 8007638:	3301      	adds	r3, #1
 800763a:	72fb      	strb	r3, [r7, #11]
 800763c:	7afb      	ldrb	r3, [r7, #11]
 800763e:	2b2f      	cmp	r3, #47	@ 0x2f
 8007640:	d9f3      	bls.n	800762a <HAL_TIM_PWM_PulseFinishedCallback+0x10e>
    ++g_led_bus.wr_buf_p;
 8007642:	4b0c      	ldr	r3, [pc, #48]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007644:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007648:	3301      	adds	r3, #1
 800764a:	4a0a      	ldr	r2, [pc, #40]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800764c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 8007650:	e00b      	b.n	800766a <HAL_TIM_PWM_PulseFinishedCallback+0x14e>
	g_led_bus.wr_buf_p = 0;
 8007652:	4b08      	ldr	r3, [pc, #32]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007654:	2200      	movs	r2, #0
 8007656:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
 800765a:	4b06      	ldr	r3, [pc, #24]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a05      	ldr	r2, [pc, #20]	@ (8007674 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007660:	6892      	ldr	r2, [r2, #8]
 8007662:	4611      	mov	r1, r2
 8007664:	4618      	mov	r0, r3
 8007666:	f005 ff9f 	bl	800d5a8 <HAL_TIM_PWM_Stop_DMA>
}
 800766a:	bf00      	nop
 800766c:	3710      	adds	r7, #16
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop
 8007674:	20001da4 	.word	0x20001da4

08007678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800767c:	f001 fb33 	bl	8008ce6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007680:	f000 f828 	bl	80076d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007684:	f7fe ff38 	bl	80064f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8007688:	f7fe fdec 	bl	8006264 <MX_DMA_Init>
  MX_CRC_Init();
 800768c:	f7fe fd44 	bl	8006118 <MX_CRC_Init>
  MX_TIM3_Init();
 8007690:	f000 fda0 	bl	80081d4 <MX_TIM3_Init>
  MX_ADC1_Init();
 8007694:	f7fd f94e 	bl	8004934 <MX_ADC1_Init>
  MX_TIM1_Init();
 8007698:	f000 fcf4 	bl	8008084 <MX_TIM1_Init>
  MX_TIM5_Init();
 800769c:	f000 fe66 	bl	800836c <MX_TIM5_Init>
  MX_TIM8_Init();
 80076a0:	f000 feba 	bl	8008418 <MX_TIM8_Init>
  MX_TIM20_Init();
 80076a4:	f000 ff8a 	bl	80085bc <MX_TIM20_Init>
  MX_TIM4_Init();
 80076a8:	f000 fe10 	bl	80082cc <MX_TIM4_Init>
  MX_USART3_UART_Init();
 80076ac:	f001 f9e8 	bl	8008a80 <MX_USART3_UART_Init>
  MX_TIM17_Init();
 80076b0:	f000 ff0c 	bl	80084cc <MX_TIM17_Init>
  MX_TIM2_Init();
 80076b4:	f000 fd40 	bl	8008138 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80076b8:	4805      	ldr	r0, [pc, #20]	@ (80076d0 <main+0x58>)
 80076ba:	f005 fa05 	bl	800cac8 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80076be:	f009 faed 	bl	8010c9c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80076c2:	f7fd fb37 	bl	8004d34 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80076c6:	f009 fb0d 	bl	8010ce4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80076ca:	bf00      	nop
 80076cc:	e7fd      	b.n	80076ca <main+0x52>
 80076ce:	bf00      	nop
 80076d0:	20001ef0 	.word	0x20001ef0

080076d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b094      	sub	sp, #80	@ 0x50
 80076d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80076da:	f107 0318 	add.w	r3, r7, #24
 80076de:	2238      	movs	r2, #56	@ 0x38
 80076e0:	2100      	movs	r1, #0
 80076e2:	4618      	mov	r0, r3
 80076e4:	f00d f9eb 	bl	8014abe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80076e8:	1d3b      	adds	r3, r7, #4
 80076ea:	2200      	movs	r2, #0
 80076ec:	601a      	str	r2, [r3, #0]
 80076ee:	605a      	str	r2, [r3, #4]
 80076f0:	609a      	str	r2, [r3, #8]
 80076f2:	60da      	str	r2, [r3, #12]
 80076f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80076f6:	2000      	movs	r0, #0
 80076f8:	f004 f92c 	bl	800b954 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80076fc:	2302      	movs	r3, #2
 80076fe:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007700:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007704:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007706:	2340      	movs	r3, #64	@ 0x40
 8007708:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800770a:	2302      	movs	r3, #2
 800770c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800770e:	2302      	movs	r3, #2
 8007710:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8007712:	2304      	movs	r3, #4
 8007714:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8007716:	2355      	movs	r3, #85	@ 0x55
 8007718:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800771a:	2302      	movs	r3, #2
 800771c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800771e:	2302      	movs	r3, #2
 8007720:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007722:	2302      	movs	r3, #2
 8007724:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007726:	f107 0318 	add.w	r3, r7, #24
 800772a:	4618      	mov	r0, r3
 800772c:	f004 f9c6 	bl	800babc <HAL_RCC_OscConfig>
 8007730:	4603      	mov	r3, r0
 8007732:	2b00      	cmp	r3, #0
 8007734:	d001      	beq.n	800773a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8007736:	f000 f841 	bl	80077bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800773a:	230f      	movs	r3, #15
 800773c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800773e:	2303      	movs	r3, #3
 8007740:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007742:	2300      	movs	r3, #0
 8007744:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007746:	2300      	movs	r3, #0
 8007748:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800774a:	2300      	movs	r3, #0
 800774c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800774e:	1d3b      	adds	r3, r7, #4
 8007750:	2104      	movs	r1, #4
 8007752:	4618      	mov	r0, r3
 8007754:	f004 fcc4 	bl	800c0e0 <HAL_RCC_ClockConfig>
 8007758:	4603      	mov	r3, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d001      	beq.n	8007762 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800775e:	f000 f82d 	bl	80077bc <Error_Handler>
  }
}
 8007762:	bf00      	nop
 8007764:	3750      	adds	r7, #80	@ 0x50
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}

0800776a <vApplicationStackOverflowHook>:

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 800776a:	b480      	push	{r7}
 800776c:	b085      	sub	sp, #20
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
 8007772:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007778:	f383 8811 	msr	BASEPRI, r3
 800777c:	f3bf 8f6f 	isb	sy
 8007780:	f3bf 8f4f 	dsb	sy
 8007784:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007786:	bf00      	nop
    (void)xTask;
    (void)pcTaskName;
    taskDISABLE_INTERRUPTS();
    for (;;);
 8007788:	bf00      	nop
 800778a:	e7fd      	b.n	8007788 <vApplicationStackOverflowHook+0x1e>

0800778c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b082      	sub	sp, #8
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a06      	ldr	r2, [pc, #24]	@ (80077b4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d101      	bne.n	80077a2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800779e:	f001 fabb 	bl	8008d18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  DWD_CheckStatus(&hard_rt_deadline_wd, htim);
 80077a2:	6879      	ldr	r1, [r7, #4]
 80077a4:	4804      	ldr	r0, [pc, #16]	@ (80077b8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80077a6:	f7fe fd41 	bl	800622c <DWD_CheckStatus>
  /* USER CODE END Callback 1 */
}
 80077aa:	bf00      	nop
 80077ac:	3708      	adds	r7, #8
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	40001000 	.word	0x40001000
 80077b8:	20000408 	.word	0x20000408

080077bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80077bc:	b480      	push	{r7}
 80077be:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80077c0:	b672      	cpsid	i
}
 80077c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80077c4:	bf00      	nop
 80077c6:	e7fd      	b.n	80077c4 <Error_Handler+0x8>

080077c8 <clip_duty>:
#include "motor.h"
#include <math.h>

/* -------------------- Helpers -------------------- */

static inline uint8_t clip_duty(uint8_t duty){
 80077c8:	b480      	push	{r7}
 80077ca:	b083      	sub	sp, #12
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	4603      	mov	r3, r0
 80077d0:	71fb      	strb	r3, [r7, #7]
    if (duty > MOTOR_MAX_DUTY){
 80077d2:	79fb      	ldrb	r3, [r7, #7]
 80077d4:	2b64      	cmp	r3, #100	@ 0x64
 80077d6:	d901      	bls.n	80077dc <clip_duty+0x14>
    	return MOTOR_MAX_DUTY;
 80077d8:	2364      	movs	r3, #100	@ 0x64
 80077da:	e000      	b.n	80077de <clip_duty+0x16>
    }

    return duty;
 80077dc:	79fb      	ldrb	r3, [r7, #7]
}
 80077de:	4618      	mov	r0, r3
 80077e0:	370c      	adds	r7, #12
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr
	...

080077ec <compute_pwm>:

static uint16_t compute_pwm(const Motor_t* m, uint8_t duty, Motor_Direction_t dir){
 80077ec:	b590      	push	{r4, r7, lr}
 80077ee:	b085      	sub	sp, #20
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	460b      	mov	r3, r1
 80077f6:	70fb      	strb	r3, [r7, #3]
 80077f8:	4613      	mov	r3, r2
 80077fa:	70bb      	strb	r3, [r7, #2]
    uint16_t pwm;

    if (duty == MOTOR_MIN_DUTY){
 80077fc:	78fb      	ldrb	r3, [r7, #3]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d103      	bne.n	800780a <compute_pwm+0x1e>
        pwm = m->calib.pwm_stop;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	891b      	ldrh	r3, [r3, #8]
 8007806:	81fb      	strh	r3, [r7, #14]
 8007808:	e04d      	b.n	80078a6 <compute_pwm+0xba>
    }

    else if (dir == CLOCKWISE){
 800780a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800780e:	2b01      	cmp	r3, #1
 8007810:	d120      	bne.n	8007854 <compute_pwm+0x68>
        pwm = m->calib.pwm_stop + (uint16_t)roundf((float)duty * m->calib.pwm_scale_forward / MOTOR_MAX_DUTY);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	891c      	ldrh	r4, [r3, #8]
 8007816:	78fb      	ldrb	r3, [r7, #3]
 8007818:	ee07 3a90 	vmov	s15, r3
 800781c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	895b      	ldrh	r3, [r3, #10]
 8007824:	ee07 3a90 	vmov	s15, r3
 8007828:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800782c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007830:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80078b0 <compute_pwm+0xc4>
 8007834:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007838:	eeb0 0a47 	vmov.f32	s0, s14
 800783c:	f00f f942 	bl	8016ac4 <roundf>
 8007840:	eef0 7a40 	vmov.f32	s15, s0
 8007844:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007848:	ee17 3a90 	vmov	r3, s15
 800784c:	b29b      	uxth	r3, r3
 800784e:	4423      	add	r3, r4
 8007850:	81fb      	strh	r3, [r7, #14]
 8007852:	e028      	b.n	80078a6 <compute_pwm+0xba>
    }

    else if (dir == COUNTERCLOCKWISE){
 8007854:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800785c:	d120      	bne.n	80078a0 <compute_pwm+0xb4>
        pwm = m->calib.pwm_stop - (uint16_t)roundf((float)duty * m->calib.pwm_scale_backward / MOTOR_MAX_DUTY);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	891c      	ldrh	r4, [r3, #8]
 8007862:	78fb      	ldrb	r3, [r7, #3]
 8007864:	ee07 3a90 	vmov	s15, r3
 8007868:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	899b      	ldrh	r3, [r3, #12]
 8007870:	ee07 3a90 	vmov	s15, r3
 8007874:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007878:	ee67 7a27 	vmul.f32	s15, s14, s15
 800787c:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80078b0 <compute_pwm+0xc4>
 8007880:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007884:	eeb0 0a47 	vmov.f32	s0, s14
 8007888:	f00f f91c 	bl	8016ac4 <roundf>
 800788c:	eef0 7a40 	vmov.f32	s15, s0
 8007890:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007894:	ee17 3a90 	vmov	r3, s15
 8007898:	b29b      	uxth	r3, r3
 800789a:	1ae3      	subs	r3, r4, r3
 800789c:	81fb      	strh	r3, [r7, #14]
 800789e:	e002      	b.n	80078a6 <compute_pwm+0xba>
    }

    else{
        pwm = m->calib.pwm_stop;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	891b      	ldrh	r3, [r3, #8]
 80078a4:	81fb      	strh	r3, [r7, #14]
    }

    return pwm;
 80078a6:	89fb      	ldrh	r3, [r7, #14]
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	3714      	adds	r7, #20
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd90      	pop	{r4, r7, pc}
 80078b0:	42c80000 	.word	0x42c80000

080078b4 <apply_pwm>:

static inline void apply_pwm(const Motor_t* m, uint16_t value){
 80078b4:	b480      	push	{r7}
 80078b6:	b083      	sub	sp, #12
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	460b      	mov	r3, r1
 80078be:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d105      	bne.n	80078d4 <apply_pwm+0x20>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	887a      	ldrh	r2, [r7, #2]
 80078d0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80078d2:	e02c      	b.n	800792e <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	2b04      	cmp	r3, #4
 80078da:	d105      	bne.n	80078e8 <apply_pwm+0x34>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	887b      	ldrh	r3, [r7, #2]
 80078e4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80078e6:	e022      	b.n	800792e <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	2b08      	cmp	r3, #8
 80078ee:	d105      	bne.n	80078fc <apply_pwm+0x48>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	887b      	ldrh	r3, [r7, #2]
 80078f8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80078fa:	e018      	b.n	800792e <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	2b0c      	cmp	r3, #12
 8007902:	d105      	bne.n	8007910 <apply_pwm+0x5c>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	887b      	ldrh	r3, [r7, #2]
 800790c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800790e:	e00e      	b.n	800792e <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	2b10      	cmp	r3, #16
 8007916:	d105      	bne.n	8007924 <apply_pwm+0x70>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	887b      	ldrh	r3, [r7, #2]
 8007920:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8007922:	e004      	b.n	800792e <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	887b      	ldrh	r3, [r7, #2]
 800792c:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800792e:	bf00      	nop
 8007930:	370c      	adds	r7, #12
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr

0800793a <motor_init>:

/* -------------------- API -------------------- */

Motor_Status_t motor_init(Motor_t* motor, TIM_HandleTypeDef* htim, uint32_t channel, const Motor_Calibration_t* calib){
 800793a:	b580      	push	{r7, lr}
 800793c:	b084      	sub	sp, #16
 800793e:	af00      	add	r7, sp, #0
 8007940:	60f8      	str	r0, [r7, #12]
 8007942:	60b9      	str	r1, [r7, #8]
 8007944:	607a      	str	r2, [r7, #4]
 8007946:	603b      	str	r3, [r7, #0]
	if ((motor == NULL) || (htim == NULL) || (calib == NULL)){
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d005      	beq.n	800795a <motor_init+0x20>
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d002      	beq.n	800795a <motor_init+0x20>
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d102      	bne.n	8007960 <motor_init+0x26>
        return MOTOR_ERR;
 800795a:	f04f 33ff 	mov.w	r3, #4294967295
 800795e:	e017      	b.n	8007990 <motor_init+0x56>
    }

    motor->htim   = htim;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	68ba      	ldr	r2, [r7, #8]
 8007964:	601a      	str	r2, [r3, #0]
    motor->channel = channel;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	687a      	ldr	r2, [r7, #4]
 800796a:	605a      	str	r2, [r3, #4]
    motor->calib  = *calib;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	683a      	ldr	r2, [r7, #0]
 8007970:	3308      	adds	r3, #8
 8007972:	6810      	ldr	r0, [r2, #0]
 8007974:	6018      	str	r0, [r3, #0]
 8007976:	8892      	ldrh	r2, [r2, #4]
 8007978:	809a      	strh	r2, [r3, #4]

    apply_pwm(motor, calib->pwm_stop);
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	881b      	ldrh	r3, [r3, #0]
 800797e:	4619      	mov	r1, r3
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f7ff ff97 	bl	80078b4 <apply_pwm>
    HAL_TIM_PWM_Start(htim, channel);
 8007986:	6879      	ldr	r1, [r7, #4]
 8007988:	68b8      	ldr	r0, [r7, #8]
 800798a:	f005 fa33 	bl	800cdf4 <HAL_TIM_PWM_Start>

    return MOTOR_OK;
 800798e:	2300      	movs	r3, #0
}
 8007990:	4618      	mov	r0, r3
 8007992:	3710      	adds	r7, #16
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <motor_set>:

Motor_Status_t motor_set(Motor_t* motor, uint8_t duty, Motor_Direction_t dir){
 8007998:	b580      	push	{r7, lr}
 800799a:	b082      	sub	sp, #8
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	460b      	mov	r3, r1
 80079a2:	70fb      	strb	r3, [r7, #3]
 80079a4:	4613      	mov	r3, r2
 80079a6:	70bb      	strb	r3, [r7, #2]
	if (motor == NULL){
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d102      	bne.n	80079b4 <motor_set+0x1c>
        return MOTOR_ERR;
 80079ae:	f04f 33ff 	mov.w	r3, #4294967295
 80079b2:	e012      	b.n	80079da <motor_set+0x42>
    }

    duty = clip_duty(duty);
 80079b4:	78fb      	ldrb	r3, [r7, #3]
 80079b6:	4618      	mov	r0, r3
 80079b8:	f7ff ff06 	bl	80077c8 <clip_duty>
 80079bc:	4603      	mov	r3, r0
 80079be:	70fb      	strb	r3, [r7, #3]
    apply_pwm(motor, compute_pwm(motor, duty, dir));
 80079c0:	f997 2002 	ldrsb.w	r2, [r7, #2]
 80079c4:	78fb      	ldrb	r3, [r7, #3]
 80079c6:	4619      	mov	r1, r3
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f7ff ff0f 	bl	80077ec <compute_pwm>
 80079ce:	4603      	mov	r3, r0
 80079d0:	4619      	mov	r1, r3
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f7ff ff6e 	bl	80078b4 <apply_pwm>

    return MOTOR_OK;
 80079d8:	2300      	movs	r3, #0
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3708      	adds	r7, #8
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}

080079e2 <PID_Law_init>:
#include "pid_law.h"
#include <stddef.h>

pid_law_status PID_Law_init(PID_Law_t* pid, float a1, float b0, float b1){
 80079e2:	b480      	push	{r7}
 80079e4:	b085      	sub	sp, #20
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	60f8      	str	r0, [r7, #12]
 80079ea:	ed87 0a02 	vstr	s0, [r7, #8]
 80079ee:	edc7 0a01 	vstr	s1, [r7, #4]
 80079f2:	ed87 1a00 	vstr	s2, [r7]
    if (pid == NULL){
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d102      	bne.n	8007a02 <PID_Law_init+0x20>
    	return PID_LAW_ERR;
 80079fc:	f04f 33ff 	mov.w	r3, #4294967295
 8007a00:	e011      	b.n	8007a26 <PID_Law_init+0x44>
    }

    pid->a1 = a1;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	68ba      	ldr	r2, [r7, #8]
 8007a06:	601a      	str	r2, [r3, #0]
    pid->b0 = b0;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	605a      	str	r2, [r3, #4]
    pid->b1 = b1;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	683a      	ldr	r2, [r7, #0]
 8007a12:	609a      	str	r2, [r3, #8]

    pid->u_prev = 0.0f;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f04f 0200 	mov.w	r2, #0
 8007a1a:	60da      	str	r2, [r3, #12]
    pid->e_prev = 0.0f;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f04f 0200 	mov.w	r2, #0
 8007a22:	611a      	str	r2, [r3, #16]

    return PID_LAW_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3714      	adds	r7, #20
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr
	...

08007a34 <PID_Law_compute>:

pid_law_status PID_Law_compute(PID_Law_t* pid, float setpoint, float feedback, float* u_out){
 8007a34:	b480      	push	{r7}
 8007a36:	b087      	sub	sp, #28
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	ed87 0a02 	vstr	s0, [r7, #8]
 8007a40:	edc7 0a01 	vstr	s1, [r7, #4]
 8007a44:	6039      	str	r1, [r7, #0]
    if (pid == NULL || u_out == NULL){
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d002      	beq.n	8007a52 <PID_Law_compute+0x1e>
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d102      	bne.n	8007a58 <PID_Law_compute+0x24>
    	return PID_LAW_ERR;
 8007a52:	f04f 33ff 	mov.w	r3, #4294967295
 8007a56:	e045      	b.n	8007ae4 <PID_Law_compute+0xb0>
    }

    float e = setpoint - feedback;
 8007a58:	ed97 7a02 	vldr	s14, [r7, #8]
 8007a5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8007a60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007a64:	edc7 7a04 	vstr	s15, [r7, #16]

    float u = pid->a1 * pid->u_prev
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	ed93 7a00 	vldr	s14, [r3]
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	edd3 7a03 	vldr	s15, [r3, #12]
 8007a74:	ee27 7a27 	vmul.f32	s14, s14, s15
            + pid->b0 * e
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	edd3 6a01 	vldr	s13, [r3, #4]
 8007a7e:	edd7 7a04 	vldr	s15, [r7, #16]
 8007a82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007a86:	ee37 7a27 	vadd.f32	s14, s14, s15
            + pid->b1 * pid->e_prev;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	edd3 6a02 	vldr	s13, [r3, #8]
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	edd3 7a04 	vldr	s15, [r3, #16]
 8007a96:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float u = pid->a1 * pid->u_prev
 8007a9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007a9e:	edc7 7a05 	vstr	s15, [r7, #20]

    if (u > U_MAX){
 8007aa2:	edd7 7a05 	vldr	s15, [r7, #20]
 8007aa6:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8007aaa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ab2:	dd02      	ble.n	8007aba <PID_Law_compute+0x86>
    	u = U_MAX;
 8007ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8007af0 <PID_Law_compute+0xbc>)
 8007ab6:	617b      	str	r3, [r7, #20]
 8007ab8:	e00a      	b.n	8007ad0 <PID_Law_compute+0x9c>
    }
    else if (u < U_MIN){
 8007aba:	edd7 7a05 	vldr	s15, [r7, #20]
 8007abe:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8007ac2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007aca:	d501      	bpl.n	8007ad0 <PID_Law_compute+0x9c>
    	u = U_MIN;
 8007acc:	4b09      	ldr	r3, [pc, #36]	@ (8007af4 <PID_Law_compute+0xc0>)
 8007ace:	617b      	str	r3, [r7, #20]
    }

    pid->u_prev = u;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	697a      	ldr	r2, [r7, #20]
 8007ad4:	60da      	str	r2, [r3, #12]
    pid->e_prev = e;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	693a      	ldr	r2, [r7, #16]
 8007ada:	611a      	str	r2, [r3, #16]

    *u_out = u;
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	697a      	ldr	r2, [r7, #20]
 8007ae0:	601a      	str	r2, [r3, #0]

    return PID_LAW_OK;
 8007ae2:	2300      	movs	r3, #0
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	371c      	adds	r7, #28
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr
 8007af0:	41400000 	.word	0x41400000
 8007af4:	c1400000 	.word	0xc1400000

08007af8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007afe:	4b12      	ldr	r3, [pc, #72]	@ (8007b48 <HAL_MspInit+0x50>)
 8007b00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b02:	4a11      	ldr	r2, [pc, #68]	@ (8007b48 <HAL_MspInit+0x50>)
 8007b04:	f043 0301 	orr.w	r3, r3, #1
 8007b08:	6613      	str	r3, [r2, #96]	@ 0x60
 8007b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8007b48 <HAL_MspInit+0x50>)
 8007b0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b0e:	f003 0301 	and.w	r3, r3, #1
 8007b12:	607b      	str	r3, [r7, #4]
 8007b14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007b16:	4b0c      	ldr	r3, [pc, #48]	@ (8007b48 <HAL_MspInit+0x50>)
 8007b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b1a:	4a0b      	ldr	r2, [pc, #44]	@ (8007b48 <HAL_MspInit+0x50>)
 8007b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b20:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b22:	4b09      	ldr	r3, [pc, #36]	@ (8007b48 <HAL_MspInit+0x50>)
 8007b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b2a:	603b      	str	r3, [r7, #0]
 8007b2c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007b2e:	2200      	movs	r2, #0
 8007b30:	210f      	movs	r1, #15
 8007b32:	f06f 0001 	mvn.w	r0, #1
 8007b36:	f002 ffd5 	bl	800aae4 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8007b3a:	f003 ffaf 	bl	800ba9c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007b3e:	bf00      	nop
 8007b40:	3708      	adds	r7, #8
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	40021000 	.word	0x40021000

08007b4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b08c      	sub	sp, #48	@ 0x30
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8007b54:	2300      	movs	r3, #0
 8007b56:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8007b5c:	4b2c      	ldr	r3, [pc, #176]	@ (8007c10 <HAL_InitTick+0xc4>)
 8007b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b60:	4a2b      	ldr	r2, [pc, #172]	@ (8007c10 <HAL_InitTick+0xc4>)
 8007b62:	f043 0310 	orr.w	r3, r3, #16
 8007b66:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b68:	4b29      	ldr	r3, [pc, #164]	@ (8007c10 <HAL_InitTick+0xc4>)
 8007b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b6c:	f003 0310 	and.w	r3, r3, #16
 8007b70:	60bb      	str	r3, [r7, #8]
 8007b72:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007b74:	f107 020c 	add.w	r2, r7, #12
 8007b78:	f107 0310 	add.w	r3, r7, #16
 8007b7c:	4611      	mov	r1, r2
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f004 fc84 	bl	800c48c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8007b84:	f004 fc56 	bl	800c434 <HAL_RCC_GetPCLK1Freq>
 8007b88:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b8c:	4a21      	ldr	r2, [pc, #132]	@ (8007c14 <HAL_InitTick+0xc8>)
 8007b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b92:	0c9b      	lsrs	r3, r3, #18
 8007b94:	3b01      	subs	r3, #1
 8007b96:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8007b98:	4b1f      	ldr	r3, [pc, #124]	@ (8007c18 <HAL_InitTick+0xcc>)
 8007b9a:	4a20      	ldr	r2, [pc, #128]	@ (8007c1c <HAL_InitTick+0xd0>)
 8007b9c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8007b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8007c18 <HAL_InitTick+0xcc>)
 8007ba0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8007ba4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8007ba6:	4a1c      	ldr	r2, [pc, #112]	@ (8007c18 <HAL_InitTick+0xcc>)
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007baa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8007bac:	4b1a      	ldr	r3, [pc, #104]	@ (8007c18 <HAL_InitTick+0xcc>)
 8007bae:	2200      	movs	r2, #0
 8007bb0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007bb2:	4b19      	ldr	r3, [pc, #100]	@ (8007c18 <HAL_InitTick+0xcc>)
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8007bb8:	4817      	ldr	r0, [pc, #92]	@ (8007c18 <HAL_InitTick+0xcc>)
 8007bba:	f004 ff2d 	bl	800ca18 <HAL_TIM_Base_Init>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8007bc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d11b      	bne.n	8007c04 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8007bcc:	4812      	ldr	r0, [pc, #72]	@ (8007c18 <HAL_InitTick+0xcc>)
 8007bce:	f005 f813 	bl	800cbf8 <HAL_TIM_Base_Start_IT>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8007bd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d111      	bne.n	8007c04 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007be0:	2036      	movs	r0, #54	@ 0x36
 8007be2:	f002 ff99 	bl	800ab18 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2b0f      	cmp	r3, #15
 8007bea:	d808      	bhi.n	8007bfe <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8007bec:	2200      	movs	r2, #0
 8007bee:	6879      	ldr	r1, [r7, #4]
 8007bf0:	2036      	movs	r0, #54	@ 0x36
 8007bf2:	f002 ff77 	bl	800aae4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8007c20 <HAL_InitTick+0xd4>)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6013      	str	r3, [r2, #0]
 8007bfc:	e002      	b.n	8007c04 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8007c04:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3730      	adds	r7, #48	@ 0x30
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}
 8007c10:	40021000 	.word	0x40021000
 8007c14:	431bde83 	.word	0x431bde83
 8007c18:	20001e48 	.word	0x20001e48
 8007c1c:	40001000 	.word	0x40001000
 8007c20:	20000058 	.word	0x20000058

08007c24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007c24:	b480      	push	{r7}
 8007c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007c28:	bf00      	nop
 8007c2a:	e7fd      	b.n	8007c28 <NMI_Handler+0x4>

08007c2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007c30:	bf00      	nop
 8007c32:	e7fd      	b.n	8007c30 <HardFault_Handler+0x4>

08007c34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007c34:	b480      	push	{r7}
 8007c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007c38:	bf00      	nop
 8007c3a:	e7fd      	b.n	8007c38 <MemManage_Handler+0x4>

08007c3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007c40:	bf00      	nop
 8007c42:	e7fd      	b.n	8007c40 <BusFault_Handler+0x4>

08007c44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007c44:	b480      	push	{r7}
 8007c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007c48:	bf00      	nop
 8007c4a:	e7fd      	b.n	8007c48 <UsageFault_Handler+0x4>

08007c4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007c50:	bf00      	nop
 8007c52:	46bd      	mov	sp, r7
 8007c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c58:	4770      	bx	lr
	...

08007c5c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8007c60:	4802      	ldr	r0, [pc, #8]	@ (8007c6c <DMA1_Channel1_IRQHandler+0x10>)
 8007c62:	f003 fb52 	bl	800b30a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007c66:	bf00      	nop
 8007c68:	bd80      	pop	{r7, pc}
 8007c6a:	bf00      	nop
 8007c6c:	200021f8 	.word	0x200021f8

08007c70 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8007c74:	4802      	ldr	r0, [pc, #8]	@ (8007c80 <DMA1_Channel2_IRQHandler+0x10>)
 8007c76:	f003 fb48 	bl	800b30a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8007c7a:	bf00      	nop
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	20002258 	.word	0x20002258

08007c84 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 8007c88:	4802      	ldr	r0, [pc, #8]	@ (8007c94 <DMA1_Channel3_IRQHandler+0x10>)
 8007c8a:	f003 fb3e 	bl	800b30a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8007c8e:	bf00      	nop
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	20002104 	.word	0x20002104

08007c98 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8007c9c:	4802      	ldr	r0, [pc, #8]	@ (8007ca8 <TIM4_IRQHandler+0x10>)
 8007c9e:	f005 feb5 	bl	800da0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8007ca2:	bf00      	nop
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop
 8007ca8:	20001f88 	.word	0x20001f88

08007cac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007cb0:	4802      	ldr	r0, [pc, #8]	@ (8007cbc <USART3_IRQHandler+0x10>)
 8007cb2:	f007 fae9 	bl	800f288 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8007cb6:	bf00      	nop
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	bf00      	nop
 8007cbc:	20002164 	.word	0x20002164

08007cc0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SESSION_Pin);
 8007cc4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007cc8:	f003 fe2c 	bl	800b924 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007ccc:	bf00      	nop
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007cd4:	4802      	ldr	r0, [pc, #8]	@ (8007ce0 <TIM6_DAC_IRQHandler+0x10>)
 8007cd6:	f005 fe99 	bl	800da0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007cda:	bf00      	nop
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	20001e48 	.word	0x20001e48

08007ce4 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b082      	sub	sp, #8
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a08      	ldr	r2, [pc, #32]	@ (8007d14 <HAL_UART_TxCpltCallback+0x30>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d10a      	bne.n	8007d0c <HAL_UART_TxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 8007cf6:	4808      	ldr	r0, [pc, #32]	@ (8007d18 <HAL_UART_TxCpltCallback+0x34>)
 8007cf8:	f007 fa30 	bl	800f15c <HAL_UART_DMAStop>
    	transmitted++;
 8007cfc:	4b07      	ldr	r3, [pc, #28]	@ (8007d1c <HAL_UART_TxCpltCallback+0x38>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	3301      	adds	r3, #1
 8007d02:	4a06      	ldr	r2, [pc, #24]	@ (8007d1c <HAL_UART_TxCpltCallback+0x38>)
 8007d04:	6013      	str	r3, [r2, #0]
        tx_complete = 1;
 8007d06:	4b06      	ldr	r3, [pc, #24]	@ (8007d20 <HAL_UART_TxCpltCallback+0x3c>)
 8007d08:	2201      	movs	r2, #1
 8007d0a:	701a      	strb	r2, [r3, #0]
    }
}
 8007d0c:	bf00      	nop
 8007d0e:	3708      	adds	r7, #8
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}
 8007d14:	40004800 	.word	0x40004800
 8007d18:	20002164 	.word	0x20002164
 8007d1c:	20001e98 	.word	0x20001e98
 8007d20:	20001d14 	.word	0x20001d14

08007d24 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b082      	sub	sp, #8
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a0a      	ldr	r2, [pc, #40]	@ (8007d5c <HAL_UART_RxCpltCallback+0x38>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d10d      	bne.n	8007d52 <HAL_UART_RxCpltCallback+0x2e>
    {
    	HAL_UART_DMAStop(&huart3);
 8007d36:	480a      	ldr	r0, [pc, #40]	@ (8007d60 <HAL_UART_RxCpltCallback+0x3c>)
 8007d38:	f007 fa10 	bl	800f15c <HAL_UART_DMAStop>
    	HAL_HalfDuplex_EnableTransmitter(&huart3);
 8007d3c:	4808      	ldr	r0, [pc, #32]	@ (8007d60 <HAL_UART_RxCpltCallback+0x3c>)
 8007d3e:	f007 fe0f 	bl	800f960 <HAL_HalfDuplex_EnableTransmitter>
    	received++;
 8007d42:	4b08      	ldr	r3, [pc, #32]	@ (8007d64 <HAL_UART_RxCpltCallback+0x40>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	3301      	adds	r3, #1
 8007d48:	4a06      	ldr	r2, [pc, #24]	@ (8007d64 <HAL_UART_RxCpltCallback+0x40>)
 8007d4a:	6013      	str	r3, [r2, #0]
    	rx_complete = 1;
 8007d4c:	4b06      	ldr	r3, [pc, #24]	@ (8007d68 <HAL_UART_RxCpltCallback+0x44>)
 8007d4e:	2201      	movs	r2, #1
 8007d50:	701a      	strb	r2, [r3, #0]
    }
}
 8007d52:	bf00      	nop
 8007d54:	3708      	adds	r7, #8
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
 8007d5a:	bf00      	nop
 8007d5c:	40004800 	.word	0x40004800
 8007d60:	20002164 	.word	0x20002164
 8007d64:	20001e94 	.word	0x20001e94
 8007d68:	20001d15 	.word	0x20001d15

08007d6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	af00      	add	r7, sp, #0
  return 1;
 8007d70:	2301      	movs	r3, #1
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <_kill>:

int _kill(int pid, int sig)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b082      	sub	sp, #8
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007d86:	f00c ff4b 	bl	8014c20 <__errno>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	2216      	movs	r2, #22
 8007d8e:	601a      	str	r2, [r3, #0]
  return -1;
 8007d90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3708      	adds	r7, #8
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <_exit>:

void _exit (int status)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007da4:	f04f 31ff 	mov.w	r1, #4294967295
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f7ff ffe7 	bl	8007d7c <_kill>
  while (1) {}    /* Make sure we hang here */
 8007dae:	bf00      	nop
 8007db0:	e7fd      	b.n	8007dae <_exit+0x12>

08007db2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b086      	sub	sp, #24
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	60f8      	str	r0, [r7, #12]
 8007dba:	60b9      	str	r1, [r7, #8]
 8007dbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	617b      	str	r3, [r7, #20]
 8007dc2:	e00a      	b.n	8007dda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007dc4:	f3af 8000 	nop.w
 8007dc8:	4601      	mov	r1, r0
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	1c5a      	adds	r2, r3, #1
 8007dce:	60ba      	str	r2, [r7, #8]
 8007dd0:	b2ca      	uxtb	r2, r1
 8007dd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	3301      	adds	r3, #1
 8007dd8:	617b      	str	r3, [r7, #20]
 8007dda:	697a      	ldr	r2, [r7, #20]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	429a      	cmp	r2, r3
 8007de0:	dbf0      	blt.n	8007dc4 <_read+0x12>
  }

  return len;
 8007de2:	687b      	ldr	r3, [r7, #4]
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3718      	adds	r7, #24
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b086      	sub	sp, #24
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007df8:	2300      	movs	r3, #0
 8007dfa:	617b      	str	r3, [r7, #20]
 8007dfc:	e009      	b.n	8007e12 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	1c5a      	adds	r2, r3, #1
 8007e02:	60ba      	str	r2, [r7, #8]
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	4618      	mov	r0, r3
 8007e08:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	3301      	adds	r3, #1
 8007e10:	617b      	str	r3, [r7, #20]
 8007e12:	697a      	ldr	r2, [r7, #20]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	429a      	cmp	r2, r3
 8007e18:	dbf1      	blt.n	8007dfe <_write+0x12>
  }
  return len;
 8007e1a:	687b      	ldr	r3, [r7, #4]
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3718      	adds	r7, #24
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <_close>:

int _close(int file)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b083      	sub	sp, #12
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007e2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	370c      	adds	r7, #12
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr

08007e3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b083      	sub	sp, #12
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
 8007e44:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007e4c:	605a      	str	r2, [r3, #4]
  return 0;
 8007e4e:	2300      	movs	r3, #0
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	370c      	adds	r7, #12
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr

08007e5c <_isatty>:

int _isatty(int file)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007e64:	2301      	movs	r3, #1
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	370c      	adds	r7, #12
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr

08007e72 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007e72:	b480      	push	{r7}
 8007e74:	b085      	sub	sp, #20
 8007e76:	af00      	add	r7, sp, #0
 8007e78:	60f8      	str	r0, [r7, #12]
 8007e7a:	60b9      	str	r1, [r7, #8]
 8007e7c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007e7e:	2300      	movs	r3, #0
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3714      	adds	r7, #20
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr

08007e8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b086      	sub	sp, #24
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007e94:	4a14      	ldr	r2, [pc, #80]	@ (8007ee8 <_sbrk+0x5c>)
 8007e96:	4b15      	ldr	r3, [pc, #84]	@ (8007eec <_sbrk+0x60>)
 8007e98:	1ad3      	subs	r3, r2, r3
 8007e9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007ea0:	4b13      	ldr	r3, [pc, #76]	@ (8007ef0 <_sbrk+0x64>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d102      	bne.n	8007eae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007ea8:	4b11      	ldr	r3, [pc, #68]	@ (8007ef0 <_sbrk+0x64>)
 8007eaa:	4a12      	ldr	r2, [pc, #72]	@ (8007ef4 <_sbrk+0x68>)
 8007eac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007eae:	4b10      	ldr	r3, [pc, #64]	@ (8007ef0 <_sbrk+0x64>)
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4413      	add	r3, r2
 8007eb6:	693a      	ldr	r2, [r7, #16]
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d207      	bcs.n	8007ecc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007ebc:	f00c feb0 	bl	8014c20 <__errno>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	220c      	movs	r2, #12
 8007ec4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8007eca:	e009      	b.n	8007ee0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007ecc:	4b08      	ldr	r3, [pc, #32]	@ (8007ef0 <_sbrk+0x64>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007ed2:	4b07      	ldr	r3, [pc, #28]	@ (8007ef0 <_sbrk+0x64>)
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	4413      	add	r3, r2
 8007eda:	4a05      	ldr	r2, [pc, #20]	@ (8007ef0 <_sbrk+0x64>)
 8007edc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007ede:	68fb      	ldr	r3, [r7, #12]
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	3718      	adds	r7, #24
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}
 8007ee8:	20020000 	.word	0x20020000
 8007eec:	00000400 	.word	0x00000400
 8007ef0:	20001e9c 	.word	0x20001e9c
 8007ef4:	20006df0 	.word	0x20006df0

08007ef8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007efc:	4b06      	ldr	r3, [pc, #24]	@ (8007f18 <SystemInit+0x20>)
 8007efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f02:	4a05      	ldr	r2, [pc, #20]	@ (8007f18 <SystemInit+0x20>)
 8007f04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007f08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007f0c:	bf00      	nop
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr
 8007f16:	bf00      	nop
 8007f18:	e000ed00 	.word	0xe000ed00

08007f1c <TEMP_cfgCh_>:
 * \brief Configures the ADC channel for internal temperature.
 * \param channel Temperature sensor ADC channel.
 * \return HAL_OK on success, HAL_ERROR otherwise.
 */
static HAL_StatusTypeDef TEMP_cfgCh_(uint32_t channel)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b08c      	sub	sp, #48	@ 0x30
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef st;
    ADC_ChannelConfTypeDef cfg;

    cfg.Channel      = channel;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	60fb      	str	r3, [r7, #12]
    cfg.Rank         = ADC_REGULAR_RANK_1;
 8007f28:	2306      	movs	r3, #6
 8007f2a:	613b      	str	r3, [r7, #16]
    cfg.SamplingTime = TEMP_ADC_SMPL_TIME;
 8007f2c:	2306      	movs	r3, #6
 8007f2e:	617b      	str	r3, [r7, #20]
    cfg.SingleDiff   = ADC_SINGLE_ENDED;
 8007f30:	237f      	movs	r3, #127	@ 0x7f
 8007f32:	61bb      	str	r3, [r7, #24]
    cfg.OffsetNumber = ADC_OFFSET_NONE;
 8007f34:	2304      	movs	r3, #4
 8007f36:	61fb      	str	r3, [r7, #28]
    cfg.Offset       = 0U;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	623b      	str	r3, [r7, #32]

    st = HAL_ADC_ConfigChannel(l_adc, &cfg);
 8007f3c:	4b08      	ldr	r3, [pc, #32]	@ (8007f60 <TEMP_cfgCh_+0x44>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f107 020c 	add.w	r2, r7, #12
 8007f44:	4611      	mov	r1, r2
 8007f46:	4618      	mov	r0, r3
 8007f48:	f001 fd66 	bl	8009a18 <HAL_ADC_ConfigChannel>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    return st;
 8007f52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3730      	adds	r7, #48	@ 0x30
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	20001ea0 	.word	0x20001ea0

08007f64 <TEMP_readConv_>:
/**
 * \brief Performs a single ADC conversion.
 * \return Raw ADC value or 0 on error.
 */
static uint32_t TEMP_readConv_(void)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b082      	sub	sp, #8
 8007f68:	af00      	add	r7, sp, #0
    uint32_t adcVal;
    HAL_StatusTypeDef stStart;
    HAL_StatusTypeDef stPoll;

    adcVal = 0U;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	607b      	str	r3, [r7, #4]

    stStart = HAL_ADC_Start(l_adc);
 8007f6e:	4b12      	ldr	r3, [pc, #72]	@ (8007fb8 <TEMP_readConv_+0x54>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4618      	mov	r0, r3
 8007f74:	f001 fb24 	bl	80095c0 <HAL_ADC_Start>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	70fb      	strb	r3, [r7, #3]
    if (stStart == HAL_OK)
 8007f7c:	78fb      	ldrb	r3, [r7, #3]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d115      	bne.n	8007fae <TEMP_readConv_+0x4a>
    {
        stPoll = HAL_ADC_PollForConversion(l_adc, TEMP_ADC_TMO_MS);
 8007f82:	4b0d      	ldr	r3, [pc, #52]	@ (8007fb8 <TEMP_readConv_+0x54>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	210a      	movs	r1, #10
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f001 fc31 	bl	80097f0 <HAL_ADC_PollForConversion>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	70bb      	strb	r3, [r7, #2]
        if (stPoll == HAL_OK)
 8007f92:	78bb      	ldrb	r3, [r7, #2]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d105      	bne.n	8007fa4 <TEMP_readConv_+0x40>
        {
            adcVal = HAL_ADC_GetValue(l_adc);
 8007f98:	4b07      	ldr	r3, [pc, #28]	@ (8007fb8 <TEMP_readConv_+0x54>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f001 fd2d 	bl	80099fc <HAL_ADC_GetValue>
 8007fa2:	6078      	str	r0, [r7, #4]
        }
        (void)HAL_ADC_Stop(l_adc);
 8007fa4:	4b04      	ldr	r3, [pc, #16]	@ (8007fb8 <TEMP_readConv_+0x54>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f001 fbed 	bl	8009788 <HAL_ADC_Stop>
    }

    return adcVal;
 8007fae:	687b      	ldr	r3, [r7, #4]
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3708      	adds	r7, #8
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}
 8007fb8:	20001ea0 	.word	0x20001ea0

08007fbc <TEMP_init>:

/* ========== PUBLIC API ========== */

void TEMP_init(ADC_HandleTypeDef * adc)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b082      	sub	sp, #8
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]

    l_adc = adc;
 8007fc4:	4a06      	ldr	r2, [pc, #24]	@ (8007fe0 <TEMP_init+0x24>)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6013      	str	r3, [r2, #0]
    HAL_ADCEx_Calibration_Start(l_adc, ADC_SINGLE_ENDED);
 8007fca:	4b05      	ldr	r3, [pc, #20]	@ (8007fe0 <TEMP_init+0x24>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	217f      	movs	r1, #127	@ 0x7f
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f002 fb65 	bl	800a6a0 <HAL_ADCEx_Calibration_Start>
}
 8007fd6:	bf00      	nop
 8007fd8:	3708      	adds	r7, #8
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}
 8007fde:	bf00      	nop
 8007fe0:	20001ea0 	.word	0x20001ea0

08007fe4 <TEMP_readRaw>:

uint32_t TEMP_readRaw(void)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b082      	sub	sp, #8
 8007fe8:	af00      	add	r7, sp, #0
    uint32_t raw;

    raw = 0U;
 8007fea:	2300      	movs	r3, #0
 8007fec:	607b      	str	r3, [r7, #4]

    if (l_adc != (ADC_HandleTypeDef *)0)
 8007fee:	4b09      	ldr	r3, [pc, #36]	@ (8008014 <TEMP_readRaw+0x30>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d008      	beq.n	8008008 <TEMP_readRaw+0x24>
    {
        if (TEMP_cfgCh_(TEMP_ADC_CH) == HAL_OK)
 8007ff6:	4808      	ldr	r0, [pc, #32]	@ (8008018 <TEMP_readRaw+0x34>)
 8007ff8:	f7ff ff90 	bl	8007f1c <TEMP_cfgCh_>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d102      	bne.n	8008008 <TEMP_readRaw+0x24>
        {
            raw = TEMP_readConv_();
 8008002:	f7ff ffaf 	bl	8007f64 <TEMP_readConv_>
 8008006:	6078      	str	r0, [r7, #4]
        }
    }

    return raw;
 8008008:	687b      	ldr	r3, [r7, #4]
}
 800800a:	4618      	mov	r0, r3
 800800c:	3708      	adds	r7, #8
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	20001ea0 	.word	0x20001ea0
 8008018:	c3210000 	.word	0xc3210000

0800801c <TEMP_getCelsius>:

float TEMP_getCelsius(void)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
    uint32_t raw;
    float vSense;
    float tempC;

    raw = TEMP_readRaw();
 8008022:	f7ff ffdf 	bl	8007fe4 <TEMP_readRaw>
 8008026:	60f8      	str	r0, [r7, #12]

    /* Convert ADC reading to millivolts */
    vSense = ((float)raw * TEMP_ADC_VREF_MV) / TEMP_ADC_MAX_CNT;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	ee07 3a90 	vmov	s15, r3
 800802e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008032:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8008078 <TEMP_getCelsius+0x5c>
 8008036:	ee27 7a87 	vmul.f32	s14, s15, s14
 800803a:	eddf 6a10 	vldr	s13, [pc, #64]	@ 800807c <TEMP_getCelsius+0x60>
 800803e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008042:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Apply STM32 linear formula */
    tempC = ((vSense - TEMP_V25_MV) / TEMP_SLOPE_MV) + 25.0F;
 8008046:	edd7 7a02 	vldr	s15, [r7, #8]
 800804a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8008080 <TEMP_getCelsius+0x64>
 800804e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8008052:	eef0 6a04 	vmov.f32	s13, #4	@ 0x40200000  2.5
 8008056:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800805a:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800805e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008062:	edc7 7a01 	vstr	s15, [r7, #4]

    return tempC;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	ee07 3a90 	vmov	s15, r3
}
 800806c:	eeb0 0a67 	vmov.f32	s0, s15
 8008070:	3710      	adds	r7, #16
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
 8008076:	bf00      	nop
 8008078:	454e4000 	.word	0x454e4000
 800807c:	457ff000 	.word	0x457ff000
 8008080:	443e0000 	.word	0x443e0000

08008084 <MX_TIM1_Init>:
TIM_HandleTypeDef htim20;
DMA_HandleTypeDef hdma_tim17_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b08c      	sub	sp, #48	@ 0x30
 8008088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800808a:	f107 030c 	add.w	r3, r7, #12
 800808e:	2224      	movs	r2, #36	@ 0x24
 8008090:	2100      	movs	r1, #0
 8008092:	4618      	mov	r0, r3
 8008094:	f00c fd13 	bl	8014abe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008098:	463b      	mov	r3, r7
 800809a:	2200      	movs	r2, #0
 800809c:	601a      	str	r2, [r3, #0]
 800809e:	605a      	str	r2, [r3, #4]
 80080a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80080a2:	4b23      	ldr	r3, [pc, #140]	@ (8008130 <MX_TIM1_Init+0xac>)
 80080a4:	4a23      	ldr	r2, [pc, #140]	@ (8008134 <MX_TIM1_Init+0xb0>)
 80080a6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80080a8:	4b21      	ldr	r3, [pc, #132]	@ (8008130 <MX_TIM1_Init+0xac>)
 80080aa:	2200      	movs	r2, #0
 80080ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80080ae:	4b20      	ldr	r3, [pc, #128]	@ (8008130 <MX_TIM1_Init+0xac>)
 80080b0:	2200      	movs	r2, #0
 80080b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80080b4:	4b1e      	ldr	r3, [pc, #120]	@ (8008130 <MX_TIM1_Init+0xac>)
 80080b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80080ba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80080bc:	4b1c      	ldr	r3, [pc, #112]	@ (8008130 <MX_TIM1_Init+0xac>)
 80080be:	2200      	movs	r2, #0
 80080c0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80080c2:	4b1b      	ldr	r3, [pc, #108]	@ (8008130 <MX_TIM1_Init+0xac>)
 80080c4:	2200      	movs	r2, #0
 80080c6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80080c8:	4b19      	ldr	r3, [pc, #100]	@ (8008130 <MX_TIM1_Init+0xac>)
 80080ca:	2200      	movs	r2, #0
 80080cc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80080ce:	2303      	movs	r3, #3
 80080d0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80080d2:	2300      	movs	r3, #0
 80080d4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80080d6:	2301      	movs	r3, #1
 80080d8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80080da:	2300      	movs	r3, #0
 80080dc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80080de:	2305      	movs	r3, #5
 80080e0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80080e2:	2300      	movs	r3, #0
 80080e4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80080e6:	2301      	movs	r3, #1
 80080e8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80080ea:	2300      	movs	r3, #0
 80080ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80080ee:	2305      	movs	r3, #5
 80080f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80080f2:	f107 030c 	add.w	r3, r7, #12
 80080f6:	4619      	mov	r1, r3
 80080f8:	480d      	ldr	r0, [pc, #52]	@ (8008130 <MX_TIM1_Init+0xac>)
 80080fa:	f005 fb53 	bl	800d7a4 <HAL_TIM_Encoder_Init>
 80080fe:	4603      	mov	r3, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	d001      	beq.n	8008108 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8008104:	f7ff fb5a 	bl	80077bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008108:	2300      	movs	r3, #0
 800810a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800810c:	2300      	movs	r3, #0
 800810e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008110:	2300      	movs	r3, #0
 8008112:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008114:	463b      	mov	r3, r7
 8008116:	4619      	mov	r1, r3
 8008118:	4805      	ldr	r0, [pc, #20]	@ (8008130 <MX_TIM1_Init+0xac>)
 800811a:	f006 fd8b 	bl	800ec34 <HAL_TIMEx_MasterConfigSynchronization>
 800811e:	4603      	mov	r3, r0
 8008120:	2b00      	cmp	r3, #0
 8008122:	d001      	beq.n	8008128 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8008124:	f7ff fb4a 	bl	80077bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8008128:	bf00      	nop
 800812a:	3730      	adds	r7, #48	@ 0x30
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}
 8008130:	20001ea4 	.word	0x20001ea4
 8008134:	40012c00 	.word	0x40012c00

08008138 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b088      	sub	sp, #32
 800813c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800813e:	f107 0310 	add.w	r3, r7, #16
 8008142:	2200      	movs	r2, #0
 8008144:	601a      	str	r2, [r3, #0]
 8008146:	605a      	str	r2, [r3, #4]
 8008148:	609a      	str	r2, [r3, #8]
 800814a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800814c:	1d3b      	adds	r3, r7, #4
 800814e:	2200      	movs	r2, #0
 8008150:	601a      	str	r2, [r3, #0]
 8008152:	605a      	str	r2, [r3, #4]
 8008154:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8008156:	4b1e      	ldr	r3, [pc, #120]	@ (80081d0 <MX_TIM2_Init+0x98>)
 8008158:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800815c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800815e:	4b1c      	ldr	r3, [pc, #112]	@ (80081d0 <MX_TIM2_Init+0x98>)
 8008160:	22a9      	movs	r2, #169	@ 0xa9
 8008162:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008164:	4b1a      	ldr	r3, [pc, #104]	@ (80081d0 <MX_TIM2_Init+0x98>)
 8008166:	2200      	movs	r2, #0
 8008168:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800816a:	4b19      	ldr	r3, [pc, #100]	@ (80081d0 <MX_TIM2_Init+0x98>)
 800816c:	f04f 32ff 	mov.w	r2, #4294967295
 8008170:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008172:	4b17      	ldr	r3, [pc, #92]	@ (80081d0 <MX_TIM2_Init+0x98>)
 8008174:	2200      	movs	r2, #0
 8008176:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008178:	4b15      	ldr	r3, [pc, #84]	@ (80081d0 <MX_TIM2_Init+0x98>)
 800817a:	2200      	movs	r2, #0
 800817c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800817e:	4814      	ldr	r0, [pc, #80]	@ (80081d0 <MX_TIM2_Init+0x98>)
 8008180:	f004 fc4a 	bl	800ca18 <HAL_TIM_Base_Init>
 8008184:	4603      	mov	r3, r0
 8008186:	2b00      	cmp	r3, #0
 8008188:	d001      	beq.n	800818e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800818a:	f7ff fb17 	bl	80077bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800818e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008192:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8008194:	f107 0310 	add.w	r3, r7, #16
 8008198:	4619      	mov	r1, r3
 800819a:	480d      	ldr	r0, [pc, #52]	@ (80081d0 <MX_TIM2_Init+0x98>)
 800819c:	f005 fe9a 	bl	800ded4 <HAL_TIM_ConfigClockSource>
 80081a0:	4603      	mov	r3, r0
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d001      	beq.n	80081aa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80081a6:	f7ff fb09 	bl	80077bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80081aa:	2300      	movs	r3, #0
 80081ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80081ae:	2300      	movs	r3, #0
 80081b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80081b2:	1d3b      	adds	r3, r7, #4
 80081b4:	4619      	mov	r1, r3
 80081b6:	4806      	ldr	r0, [pc, #24]	@ (80081d0 <MX_TIM2_Init+0x98>)
 80081b8:	f006 fd3c 	bl	800ec34 <HAL_TIMEx_MasterConfigSynchronization>
 80081bc:	4603      	mov	r3, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d001      	beq.n	80081c6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80081c2:	f7ff fafb 	bl	80077bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80081c6:	bf00      	nop
 80081c8:	3720      	adds	r7, #32
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	20001ef0 	.word	0x20001ef0

080081d4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b08a      	sub	sp, #40	@ 0x28
 80081d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80081da:	f107 031c 	add.w	r3, r7, #28
 80081de:	2200      	movs	r2, #0
 80081e0:	601a      	str	r2, [r3, #0]
 80081e2:	605a      	str	r2, [r3, #4]
 80081e4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80081e6:	463b      	mov	r3, r7
 80081e8:	2200      	movs	r2, #0
 80081ea:	601a      	str	r2, [r3, #0]
 80081ec:	605a      	str	r2, [r3, #4]
 80081ee:	609a      	str	r2, [r3, #8]
 80081f0:	60da      	str	r2, [r3, #12]
 80081f2:	611a      	str	r2, [r3, #16]
 80081f4:	615a      	str	r2, [r3, #20]
 80081f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80081f8:	4b32      	ldr	r3, [pc, #200]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 80081fa:	4a33      	ldr	r2, [pc, #204]	@ (80082c8 <MX_TIM3_Init+0xf4>)
 80081fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80081fe:	4b31      	ldr	r3, [pc, #196]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 8008200:	2201      	movs	r2, #1
 8008202:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008204:	4b2f      	ldr	r3, [pc, #188]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 8008206:	2200      	movs	r2, #0
 8008208:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4249;
 800820a:	4b2e      	ldr	r3, [pc, #184]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 800820c:	f241 0299 	movw	r2, #4249	@ 0x1099
 8008210:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008212:	4b2c      	ldr	r3, [pc, #176]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 8008214:	2200      	movs	r2, #0
 8008216:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008218:	4b2a      	ldr	r3, [pc, #168]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 800821a:	2200      	movs	r2, #0
 800821c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800821e:	4829      	ldr	r0, [pc, #164]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 8008220:	f004 fd91 	bl	800cd46 <HAL_TIM_PWM_Init>
 8008224:	4603      	mov	r3, r0
 8008226:	2b00      	cmp	r3, #0
 8008228:	d001      	beq.n	800822e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800822a:	f7ff fac7 	bl	80077bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800822e:	2300      	movs	r3, #0
 8008230:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008232:	2300      	movs	r3, #0
 8008234:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008236:	f107 031c 	add.w	r3, r7, #28
 800823a:	4619      	mov	r1, r3
 800823c:	4821      	ldr	r0, [pc, #132]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 800823e:	f006 fcf9 	bl	800ec34 <HAL_TIMEx_MasterConfigSynchronization>
 8008242:	4603      	mov	r3, r0
 8008244:	2b00      	cmp	r3, #0
 8008246:	d001      	beq.n	800824c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8008248:	f7ff fab8 	bl	80077bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800824c:	2360      	movs	r3, #96	@ 0x60
 800824e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8008250:	2300      	movs	r3, #0
 8008252:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008254:	2300      	movs	r3, #0
 8008256:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008258:	2300      	movs	r3, #0
 800825a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800825c:	463b      	mov	r3, r7
 800825e:	2200      	movs	r2, #0
 8008260:	4619      	mov	r1, r3
 8008262:	4818      	ldr	r0, [pc, #96]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 8008264:	f005 fd22 	bl	800dcac <HAL_TIM_PWM_ConfigChannel>
 8008268:	4603      	mov	r3, r0
 800826a:	2b00      	cmp	r3, #0
 800826c:	d001      	beq.n	8008272 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800826e:	f7ff faa5 	bl	80077bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008272:	463b      	mov	r3, r7
 8008274:	2204      	movs	r2, #4
 8008276:	4619      	mov	r1, r3
 8008278:	4812      	ldr	r0, [pc, #72]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 800827a:	f005 fd17 	bl	800dcac <HAL_TIM_PWM_ConfigChannel>
 800827e:	4603      	mov	r3, r0
 8008280:	2b00      	cmp	r3, #0
 8008282:	d001      	beq.n	8008288 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8008284:	f7ff fa9a 	bl	80077bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008288:	463b      	mov	r3, r7
 800828a:	2208      	movs	r2, #8
 800828c:	4619      	mov	r1, r3
 800828e:	480d      	ldr	r0, [pc, #52]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 8008290:	f005 fd0c 	bl	800dcac <HAL_TIM_PWM_ConfigChannel>
 8008294:	4603      	mov	r3, r0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d001      	beq.n	800829e <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 800829a:	f7ff fa8f 	bl	80077bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800829e:	463b      	mov	r3, r7
 80082a0:	220c      	movs	r2, #12
 80082a2:	4619      	mov	r1, r3
 80082a4:	4807      	ldr	r0, [pc, #28]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 80082a6:	f005 fd01 	bl	800dcac <HAL_TIM_PWM_ConfigChannel>
 80082aa:	4603      	mov	r3, r0
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d001      	beq.n	80082b4 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 80082b0:	f7ff fa84 	bl	80077bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80082b4:	4803      	ldr	r0, [pc, #12]	@ (80082c4 <MX_TIM3_Init+0xf0>)
 80082b6:	f000 fb69 	bl	800898c <HAL_TIM_MspPostInit>

}
 80082ba:	bf00      	nop
 80082bc:	3728      	adds	r7, #40	@ 0x28
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop
 80082c4:	20001f3c 	.word	0x20001f3c
 80082c8:	40000400 	.word	0x40000400

080082cc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b088      	sub	sp, #32
 80082d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80082d2:	f107 0310 	add.w	r3, r7, #16
 80082d6:	2200      	movs	r2, #0
 80082d8:	601a      	str	r2, [r3, #0]
 80082da:	605a      	str	r2, [r3, #4]
 80082dc:	609a      	str	r2, [r3, #8]
 80082de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80082e0:	1d3b      	adds	r3, r7, #4
 80082e2:	2200      	movs	r2, #0
 80082e4:	601a      	str	r2, [r3, #0]
 80082e6:	605a      	str	r2, [r3, #4]
 80082e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80082ea:	4b1e      	ldr	r3, [pc, #120]	@ (8008364 <MX_TIM4_Init+0x98>)
 80082ec:	4a1e      	ldr	r2, [pc, #120]	@ (8008368 <MX_TIM4_Init+0x9c>)
 80082ee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1699;
 80082f0:	4b1c      	ldr	r3, [pc, #112]	@ (8008364 <MX_TIM4_Init+0x98>)
 80082f2:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 80082f6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80082f8:	4b1a      	ldr	r3, [pc, #104]	@ (8008364 <MX_TIM4_Init+0x98>)
 80082fa:	2200      	movs	r2, #0
 80082fc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 21999;
 80082fe:	4b19      	ldr	r3, [pc, #100]	@ (8008364 <MX_TIM4_Init+0x98>)
 8008300:	f245 52ef 	movw	r2, #21999	@ 0x55ef
 8008304:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008306:	4b17      	ldr	r3, [pc, #92]	@ (8008364 <MX_TIM4_Init+0x98>)
 8008308:	2200      	movs	r2, #0
 800830a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800830c:	4b15      	ldr	r3, [pc, #84]	@ (8008364 <MX_TIM4_Init+0x98>)
 800830e:	2200      	movs	r2, #0
 8008310:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8008312:	4814      	ldr	r0, [pc, #80]	@ (8008364 <MX_TIM4_Init+0x98>)
 8008314:	f004 fb80 	bl	800ca18 <HAL_TIM_Base_Init>
 8008318:	4603      	mov	r3, r0
 800831a:	2b00      	cmp	r3, #0
 800831c:	d001      	beq.n	8008322 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800831e:	f7ff fa4d 	bl	80077bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008322:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008326:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8008328:	f107 0310 	add.w	r3, r7, #16
 800832c:	4619      	mov	r1, r3
 800832e:	480d      	ldr	r0, [pc, #52]	@ (8008364 <MX_TIM4_Init+0x98>)
 8008330:	f005 fdd0 	bl	800ded4 <HAL_TIM_ConfigClockSource>
 8008334:	4603      	mov	r3, r0
 8008336:	2b00      	cmp	r3, #0
 8008338:	d001      	beq.n	800833e <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 800833a:	f7ff fa3f 	bl	80077bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800833e:	2300      	movs	r3, #0
 8008340:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008342:	2300      	movs	r3, #0
 8008344:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8008346:	1d3b      	adds	r3, r7, #4
 8008348:	4619      	mov	r1, r3
 800834a:	4806      	ldr	r0, [pc, #24]	@ (8008364 <MX_TIM4_Init+0x98>)
 800834c:	f006 fc72 	bl	800ec34 <HAL_TIMEx_MasterConfigSynchronization>
 8008350:	4603      	mov	r3, r0
 8008352:	2b00      	cmp	r3, #0
 8008354:	d001      	beq.n	800835a <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8008356:	f7ff fa31 	bl	80077bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800835a:	bf00      	nop
 800835c:	3720      	adds	r7, #32
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	20001f88 	.word	0x20001f88
 8008368:	40000800 	.word	0x40000800

0800836c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b08c      	sub	sp, #48	@ 0x30
 8008370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8008372:	f107 030c 	add.w	r3, r7, #12
 8008376:	2224      	movs	r2, #36	@ 0x24
 8008378:	2100      	movs	r1, #0
 800837a:	4618      	mov	r0, r3
 800837c:	f00c fb9f 	bl	8014abe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008380:	463b      	mov	r3, r7
 8008382:	2200      	movs	r2, #0
 8008384:	601a      	str	r2, [r3, #0]
 8008386:	605a      	str	r2, [r3, #4]
 8008388:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800838a:	4b21      	ldr	r3, [pc, #132]	@ (8008410 <MX_TIM5_Init+0xa4>)
 800838c:	4a21      	ldr	r2, [pc, #132]	@ (8008414 <MX_TIM5_Init+0xa8>)
 800838e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8008390:	4b1f      	ldr	r3, [pc, #124]	@ (8008410 <MX_TIM5_Init+0xa4>)
 8008392:	2200      	movs	r2, #0
 8008394:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008396:	4b1e      	ldr	r3, [pc, #120]	@ (8008410 <MX_TIM5_Init+0xa4>)
 8008398:	2200      	movs	r2, #0
 800839a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 800839c:	4b1c      	ldr	r3, [pc, #112]	@ (8008410 <MX_TIM5_Init+0xa4>)
 800839e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80083a2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80083a4:	4b1a      	ldr	r3, [pc, #104]	@ (8008410 <MX_TIM5_Init+0xa4>)
 80083a6:	2200      	movs	r2, #0
 80083a8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80083aa:	4b19      	ldr	r3, [pc, #100]	@ (8008410 <MX_TIM5_Init+0xa4>)
 80083ac:	2200      	movs	r2, #0
 80083ae:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80083b0:	2303      	movs	r3, #3
 80083b2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80083b4:	2300      	movs	r3, #0
 80083b6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80083b8:	2301      	movs	r3, #1
 80083ba:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80083bc:	2300      	movs	r3, #0
 80083be:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80083c0:	2305      	movs	r3, #5
 80083c2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80083c4:	2300      	movs	r3, #0
 80083c6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80083c8:	2301      	movs	r3, #1
 80083ca:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80083cc:	2300      	movs	r3, #0
 80083ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80083d0:	2305      	movs	r3, #5
 80083d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80083d4:	f107 030c 	add.w	r3, r7, #12
 80083d8:	4619      	mov	r1, r3
 80083da:	480d      	ldr	r0, [pc, #52]	@ (8008410 <MX_TIM5_Init+0xa4>)
 80083dc:	f005 f9e2 	bl	800d7a4 <HAL_TIM_Encoder_Init>
 80083e0:	4603      	mov	r3, r0
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d001      	beq.n	80083ea <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 80083e6:	f7ff f9e9 	bl	80077bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80083ea:	2300      	movs	r3, #0
 80083ec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80083ee:	2300      	movs	r3, #0
 80083f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80083f2:	463b      	mov	r3, r7
 80083f4:	4619      	mov	r1, r3
 80083f6:	4806      	ldr	r0, [pc, #24]	@ (8008410 <MX_TIM5_Init+0xa4>)
 80083f8:	f006 fc1c 	bl	800ec34 <HAL_TIMEx_MasterConfigSynchronization>
 80083fc:	4603      	mov	r3, r0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d001      	beq.n	8008406 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8008402:	f7ff f9db 	bl	80077bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8008406:	bf00      	nop
 8008408:	3730      	adds	r7, #48	@ 0x30
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}
 800840e:	bf00      	nop
 8008410:	20001fd4 	.word	0x20001fd4
 8008414:	40000c00 	.word	0x40000c00

08008418 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b08c      	sub	sp, #48	@ 0x30
 800841c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800841e:	f107 030c 	add.w	r3, r7, #12
 8008422:	2224      	movs	r2, #36	@ 0x24
 8008424:	2100      	movs	r1, #0
 8008426:	4618      	mov	r0, r3
 8008428:	f00c fb49 	bl	8014abe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800842c:	463b      	mov	r3, r7
 800842e:	2200      	movs	r2, #0
 8008430:	601a      	str	r2, [r3, #0]
 8008432:	605a      	str	r2, [r3, #4]
 8008434:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8008436:	4b23      	ldr	r3, [pc, #140]	@ (80084c4 <MX_TIM8_Init+0xac>)
 8008438:	4a23      	ldr	r2, [pc, #140]	@ (80084c8 <MX_TIM8_Init+0xb0>)
 800843a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800843c:	4b21      	ldr	r3, [pc, #132]	@ (80084c4 <MX_TIM8_Init+0xac>)
 800843e:	2200      	movs	r2, #0
 8008440:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008442:	4b20      	ldr	r3, [pc, #128]	@ (80084c4 <MX_TIM8_Init+0xac>)
 8008444:	2200      	movs	r2, #0
 8008446:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8008448:	4b1e      	ldr	r3, [pc, #120]	@ (80084c4 <MX_TIM8_Init+0xac>)
 800844a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800844e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008450:	4b1c      	ldr	r3, [pc, #112]	@ (80084c4 <MX_TIM8_Init+0xac>)
 8008452:	2200      	movs	r2, #0
 8008454:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008456:	4b1b      	ldr	r3, [pc, #108]	@ (80084c4 <MX_TIM8_Init+0xac>)
 8008458:	2200      	movs	r2, #0
 800845a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800845c:	4b19      	ldr	r3, [pc, #100]	@ (80084c4 <MX_TIM8_Init+0xac>)
 800845e:	2200      	movs	r2, #0
 8008460:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008462:	2303      	movs	r3, #3
 8008464:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008466:	2300      	movs	r3, #0
 8008468:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800846a:	2301      	movs	r3, #1
 800846c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800846e:	2300      	movs	r3, #0
 8008470:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8008472:	2305      	movs	r3, #5
 8008474:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008476:	2300      	movs	r3, #0
 8008478:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800847a:	2301      	movs	r3, #1
 800847c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800847e:	2300      	movs	r3, #0
 8008480:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8008482:	2305      	movs	r3, #5
 8008484:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8008486:	f107 030c 	add.w	r3, r7, #12
 800848a:	4619      	mov	r1, r3
 800848c:	480d      	ldr	r0, [pc, #52]	@ (80084c4 <MX_TIM8_Init+0xac>)
 800848e:	f005 f989 	bl	800d7a4 <HAL_TIM_Encoder_Init>
 8008492:	4603      	mov	r3, r0
 8008494:	2b00      	cmp	r3, #0
 8008496:	d001      	beq.n	800849c <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8008498:	f7ff f990 	bl	80077bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800849c:	2300      	movs	r3, #0
 800849e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80084a0:	2300      	movs	r3, #0
 80084a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80084a4:	2300      	movs	r3, #0
 80084a6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80084a8:	463b      	mov	r3, r7
 80084aa:	4619      	mov	r1, r3
 80084ac:	4805      	ldr	r0, [pc, #20]	@ (80084c4 <MX_TIM8_Init+0xac>)
 80084ae:	f006 fbc1 	bl	800ec34 <HAL_TIMEx_MasterConfigSynchronization>
 80084b2:	4603      	mov	r3, r0
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d001      	beq.n	80084bc <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80084b8:	f7ff f980 	bl	80077bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80084bc:	bf00      	nop
 80084be:	3730      	adds	r7, #48	@ 0x30
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}
 80084c4:	20002020 	.word	0x20002020
 80084c8:	40013400 	.word	0x40013400

080084cc <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b094      	sub	sp, #80	@ 0x50
 80084d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80084d2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80084d6:	2200      	movs	r2, #0
 80084d8:	601a      	str	r2, [r3, #0]
 80084da:	605a      	str	r2, [r3, #4]
 80084dc:	609a      	str	r2, [r3, #8]
 80084de:	60da      	str	r2, [r3, #12]
 80084e0:	611a      	str	r2, [r3, #16]
 80084e2:	615a      	str	r2, [r3, #20]
 80084e4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80084e6:	463b      	mov	r3, r7
 80084e8:	2234      	movs	r2, #52	@ 0x34
 80084ea:	2100      	movs	r1, #0
 80084ec:	4618      	mov	r0, r3
 80084ee:	f00c fae6 	bl	8014abe <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80084f2:	4b30      	ldr	r3, [pc, #192]	@ (80085b4 <MX_TIM17_Init+0xe8>)
 80084f4:	4a30      	ldr	r2, [pc, #192]	@ (80085b8 <MX_TIM17_Init+0xec>)
 80084f6:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 80084f8:	4b2e      	ldr	r3, [pc, #184]	@ (80085b4 <MX_TIM17_Init+0xe8>)
 80084fa:	2200      	movs	r2, #0
 80084fc:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80084fe:	4b2d      	ldr	r3, [pc, #180]	@ (80085b4 <MX_TIM17_Init+0xe8>)
 8008500:	2200      	movs	r2, #0
 8008502:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 211;
 8008504:	4b2b      	ldr	r3, [pc, #172]	@ (80085b4 <MX_TIM17_Init+0xe8>)
 8008506:	22d3      	movs	r2, #211	@ 0xd3
 8008508:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800850a:	4b2a      	ldr	r3, [pc, #168]	@ (80085b4 <MX_TIM17_Init+0xe8>)
 800850c:	2200      	movs	r2, #0
 800850e:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8008510:	4b28      	ldr	r3, [pc, #160]	@ (80085b4 <MX_TIM17_Init+0xe8>)
 8008512:	2200      	movs	r2, #0
 8008514:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008516:	4b27      	ldr	r3, [pc, #156]	@ (80085b4 <MX_TIM17_Init+0xe8>)
 8008518:	2200      	movs	r2, #0
 800851a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800851c:	4825      	ldr	r0, [pc, #148]	@ (80085b4 <MX_TIM17_Init+0xe8>)
 800851e:	f004 fa7b 	bl	800ca18 <HAL_TIM_Base_Init>
 8008522:	4603      	mov	r3, r0
 8008524:	2b00      	cmp	r3, #0
 8008526:	d001      	beq.n	800852c <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8008528:	f7ff f948 	bl	80077bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800852c:	4821      	ldr	r0, [pc, #132]	@ (80085b4 <MX_TIM17_Init+0xe8>)
 800852e:	f004 fc0a 	bl	800cd46 <HAL_TIM_PWM_Init>
 8008532:	4603      	mov	r3, r0
 8008534:	2b00      	cmp	r3, #0
 8008536:	d001      	beq.n	800853c <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8008538:	f7ff f940 	bl	80077bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800853c:	2360      	movs	r3, #96	@ 0x60
 800853e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8008540:	2300      	movs	r3, #0
 8008542:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008544:	2300      	movs	r3, #0
 8008546:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008548:	2300      	movs	r3, #0
 800854a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800854c:	2300      	movs	r3, #0
 800854e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008550:	2300      	movs	r3, #0
 8008552:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008554:	2300      	movs	r3, #0
 8008556:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008558:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800855c:	2200      	movs	r2, #0
 800855e:	4619      	mov	r1, r3
 8008560:	4814      	ldr	r0, [pc, #80]	@ (80085b4 <MX_TIM17_Init+0xe8>)
 8008562:	f005 fba3 	bl	800dcac <HAL_TIM_PWM_ConfigChannel>
 8008566:	4603      	mov	r3, r0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d001      	beq.n	8008570 <MX_TIM17_Init+0xa4>
  {
    Error_Handler();
 800856c:	f7ff f926 	bl	80077bc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008570:	2300      	movs	r3, #0
 8008572:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008574:	2300      	movs	r3, #0
 8008576:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008578:	2300      	movs	r3, #0
 800857a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800857c:	2300      	movs	r3, #0
 800857e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008580:	2300      	movs	r3, #0
 8008582:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008584:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008588:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800858a:	2300      	movs	r3, #0
 800858c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800858e:	2300      	movs	r3, #0
 8008590:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8008592:	463b      	mov	r3, r7
 8008594:	4619      	mov	r1, r3
 8008596:	4807      	ldr	r0, [pc, #28]	@ (80085b4 <MX_TIM17_Init+0xe8>)
 8008598:	f006 fbe2 	bl	800ed60 <HAL_TIMEx_ConfigBreakDeadTime>
 800859c:	4603      	mov	r3, r0
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d001      	beq.n	80085a6 <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 80085a2:	f7ff f90b 	bl	80077bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80085a6:	4803      	ldr	r0, [pc, #12]	@ (80085b4 <MX_TIM17_Init+0xe8>)
 80085a8:	f000 f9f0 	bl	800898c <HAL_TIM_MspPostInit>

}
 80085ac:	bf00      	nop
 80085ae:	3750      	adds	r7, #80	@ 0x50
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}
 80085b4:	2000206c 	.word	0x2000206c
 80085b8:	40014800 	.word	0x40014800

080085bc <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b08c      	sub	sp, #48	@ 0x30
 80085c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80085c2:	f107 030c 	add.w	r3, r7, #12
 80085c6:	2224      	movs	r2, #36	@ 0x24
 80085c8:	2100      	movs	r1, #0
 80085ca:	4618      	mov	r0, r3
 80085cc:	f00c fa77 	bl	8014abe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80085d0:	463b      	mov	r3, r7
 80085d2:	2200      	movs	r2, #0
 80085d4:	601a      	str	r2, [r3, #0]
 80085d6:	605a      	str	r2, [r3, #4]
 80085d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 80085da:	4b23      	ldr	r3, [pc, #140]	@ (8008668 <MX_TIM20_Init+0xac>)
 80085dc:	4a23      	ldr	r2, [pc, #140]	@ (800866c <MX_TIM20_Init+0xb0>)
 80085de:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 80085e0:	4b21      	ldr	r3, [pc, #132]	@ (8008668 <MX_TIM20_Init+0xac>)
 80085e2:	2200      	movs	r2, #0
 80085e4:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 80085e6:	4b20      	ldr	r3, [pc, #128]	@ (8008668 <MX_TIM20_Init+0xac>)
 80085e8:	2200      	movs	r2, #0
 80085ea:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 80085ec:	4b1e      	ldr	r3, [pc, #120]	@ (8008668 <MX_TIM20_Init+0xac>)
 80085ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80085f2:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80085f4:	4b1c      	ldr	r3, [pc, #112]	@ (8008668 <MX_TIM20_Init+0xac>)
 80085f6:	2200      	movs	r2, #0
 80085f8:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 80085fa:	4b1b      	ldr	r3, [pc, #108]	@ (8008668 <MX_TIM20_Init+0xac>)
 80085fc:	2200      	movs	r2, #0
 80085fe:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008600:	4b19      	ldr	r3, [pc, #100]	@ (8008668 <MX_TIM20_Init+0xac>)
 8008602:	2200      	movs	r2, #0
 8008604:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008606:	2303      	movs	r3, #3
 8008608:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800860a:	2300      	movs	r3, #0
 800860c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800860e:	2301      	movs	r3, #1
 8008610:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008612:	2300      	movs	r3, #0
 8008614:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8008616:	2305      	movs	r3, #5
 8008618:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800861a:	2300      	movs	r3, #0
 800861c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800861e:	2301      	movs	r3, #1
 8008620:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008622:	2300      	movs	r3, #0
 8008624:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8008626:	2305      	movs	r3, #5
 8008628:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim20, &sConfig) != HAL_OK)
 800862a:	f107 030c 	add.w	r3, r7, #12
 800862e:	4619      	mov	r1, r3
 8008630:	480d      	ldr	r0, [pc, #52]	@ (8008668 <MX_TIM20_Init+0xac>)
 8008632:	f005 f8b7 	bl	800d7a4 <HAL_TIM_Encoder_Init>
 8008636:	4603      	mov	r3, r0
 8008638:	2b00      	cmp	r3, #0
 800863a:	d001      	beq.n	8008640 <MX_TIM20_Init+0x84>
  {
    Error_Handler();
 800863c:	f7ff f8be 	bl	80077bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008640:	2300      	movs	r3, #0
 8008642:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008644:	2300      	movs	r3, #0
 8008646:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008648:	2300      	movs	r3, #0
 800864a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 800864c:	463b      	mov	r3, r7
 800864e:	4619      	mov	r1, r3
 8008650:	4805      	ldr	r0, [pc, #20]	@ (8008668 <MX_TIM20_Init+0xac>)
 8008652:	f006 faef 	bl	800ec34 <HAL_TIMEx_MasterConfigSynchronization>
 8008656:	4603      	mov	r3, r0
 8008658:	2b00      	cmp	r3, #0
 800865a:	d001      	beq.n	8008660 <MX_TIM20_Init+0xa4>
  {
    Error_Handler();
 800865c:	f7ff f8ae 	bl	80077bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 8008660:	bf00      	nop
 8008662:	3730      	adds	r7, #48	@ 0x30
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}
 8008668:	200020b8 	.word	0x200020b8
 800866c:	40015000 	.word	0x40015000

08008670 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b090      	sub	sp, #64	@ 0x40
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008678:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800867c:	2200      	movs	r2, #0
 800867e:	601a      	str	r2, [r3, #0]
 8008680:	605a      	str	r2, [r3, #4]
 8008682:	609a      	str	r2, [r3, #8]
 8008684:	60da      	str	r2, [r3, #12]
 8008686:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	4a6b      	ldr	r2, [pc, #428]	@ (800883c <HAL_TIM_Encoder_MspInit+0x1cc>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d12a      	bne.n	80086e8 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008692:	4b6b      	ldr	r3, [pc, #428]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008694:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008696:	4a6a      	ldr	r2, [pc, #424]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008698:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800869c:	6613      	str	r3, [r2, #96]	@ 0x60
 800869e:	4b68      	ldr	r3, [pc, #416]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80086a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80086a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80086a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80086aa:	4b65      	ldr	r3, [pc, #404]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80086ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086ae:	4a64      	ldr	r2, [pc, #400]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80086b0:	f043 0301 	orr.w	r3, r3, #1
 80086b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80086b6:	4b62      	ldr	r3, [pc, #392]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80086b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086ba:	f003 0301 	and.w	r3, r3, #1
 80086be:	627b      	str	r3, [r7, #36]	@ 0x24
 80086c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_BB_CH1_Pin|ENCODER_BB_CH2_Pin;
 80086c2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80086c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086c8:	2302      	movs	r3, #2
 80086ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086cc:	2300      	movs	r3, #0
 80086ce:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80086d0:	2300      	movs	r3, #0
 80086d2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80086d4:	2306      	movs	r3, #6
 80086d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80086d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80086dc:	4619      	mov	r1, r3
 80086de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80086e2:	f002 ff6d 	bl	800b5c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 80086e6:	e0a5      	b.n	8008834 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM5)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a55      	ldr	r2, [pc, #340]	@ (8008844 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d129      	bne.n	8008746 <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80086f2:	4b53      	ldr	r3, [pc, #332]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80086f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086f6:	4a52      	ldr	r2, [pc, #328]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80086f8:	f043 0308 	orr.w	r3, r3, #8
 80086fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80086fe:	4b50      	ldr	r3, [pc, #320]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008702:	f003 0308 	and.w	r3, r3, #8
 8008706:	623b      	str	r3, [r7, #32]
 8008708:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800870a:	4b4d      	ldr	r3, [pc, #308]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800870c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800870e:	4a4c      	ldr	r2, [pc, #304]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008710:	f043 0301 	orr.w	r3, r3, #1
 8008714:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008716:	4b4a      	ldr	r3, [pc, #296]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800871a:	f003 0301 	and.w	r3, r3, #1
 800871e:	61fb      	str	r3, [r7, #28]
 8008720:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ENCODER_BA_CH1_Pin|ENCODER_BA_CH2_Pin;
 8008722:	2303      	movs	r3, #3
 8008724:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008726:	2302      	movs	r3, #2
 8008728:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800872a:	2300      	movs	r3, #0
 800872c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800872e:	2300      	movs	r3, #0
 8008730:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8008732:	2302      	movs	r3, #2
 8008734:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008736:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800873a:	4619      	mov	r1, r3
 800873c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008740:	f002 ff3e 	bl	800b5c0 <HAL_GPIO_Init>
}
 8008744:	e076      	b.n	8008834 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM8)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a3f      	ldr	r2, [pc, #252]	@ (8008848 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d128      	bne.n	80087a2 <HAL_TIM_Encoder_MspInit+0x132>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008750:	4b3b      	ldr	r3, [pc, #236]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008752:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008754:	4a3a      	ldr	r2, [pc, #232]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008756:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800875a:	6613      	str	r3, [r2, #96]	@ 0x60
 800875c:	4b38      	ldr	r3, [pc, #224]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800875e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008760:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008764:	61bb      	str	r3, [r7, #24]
 8008766:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008768:	4b35      	ldr	r3, [pc, #212]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800876a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800876c:	4a34      	ldr	r2, [pc, #208]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800876e:	f043 0304 	orr.w	r3, r3, #4
 8008772:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008774:	4b32      	ldr	r3, [pc, #200]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008776:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008778:	f003 0304 	and.w	r3, r3, #4
 800877c:	617b      	str	r3, [r7, #20]
 800877e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENCODER_FB_CH1_Pin|ENCODER_FB_CH2_Pin;
 8008780:	23c0      	movs	r3, #192	@ 0xc0
 8008782:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008784:	2302      	movs	r3, #2
 8008786:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008788:	2300      	movs	r3, #0
 800878a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800878c:	2300      	movs	r3, #0
 800878e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8008790:	2304      	movs	r3, #4
 8008792:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008794:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008798:	4619      	mov	r1, r3
 800879a:	482c      	ldr	r0, [pc, #176]	@ (800884c <HAL_TIM_Encoder_MspInit+0x1dc>)
 800879c:	f002 ff10 	bl	800b5c0 <HAL_GPIO_Init>
}
 80087a0:	e048      	b.n	8008834 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM20)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a2a      	ldr	r2, [pc, #168]	@ (8008850 <HAL_TIM_Encoder_MspInit+0x1e0>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d143      	bne.n	8008834 <HAL_TIM_Encoder_MspInit+0x1c4>
    __HAL_RCC_TIM20_CLK_ENABLE();
 80087ac:	4b24      	ldr	r3, [pc, #144]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80087ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087b0:	4a23      	ldr	r2, [pc, #140]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80087b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80087b6:	6613      	str	r3, [r2, #96]	@ 0x60
 80087b8:	4b21      	ldr	r3, [pc, #132]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80087ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80087c0:	613b      	str	r3, [r7, #16]
 80087c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80087c4:	4b1e      	ldr	r3, [pc, #120]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80087c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087c8:	4a1d      	ldr	r2, [pc, #116]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80087ca:	f043 0304 	orr.w	r3, r3, #4
 80087ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80087d0:	4b1b      	ldr	r3, [pc, #108]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80087d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087d4:	f003 0304 	and.w	r3, r3, #4
 80087d8:	60fb      	str	r3, [r7, #12]
 80087da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80087dc:	4b18      	ldr	r3, [pc, #96]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80087de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087e0:	4a17      	ldr	r2, [pc, #92]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80087e2:	f043 0302 	orr.w	r3, r3, #2
 80087e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80087e8:	4b15      	ldr	r3, [pc, #84]	@ (8008840 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80087ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087ec:	f003 0302 	and.w	r3, r3, #2
 80087f0:	60bb      	str	r3, [r7, #8]
 80087f2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_FA_CH2_Pin;
 80087f4:	2304      	movs	r3, #4
 80087f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087f8:	2302      	movs	r3, #2
 80087fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087fc:	2300      	movs	r3, #0
 80087fe:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008800:	2300      	movs	r3, #0
 8008802:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 8008804:	2306      	movs	r3, #6
 8008806:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH2_GPIO_Port, &GPIO_InitStruct);
 8008808:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800880c:	4619      	mov	r1, r3
 800880e:	480f      	ldr	r0, [pc, #60]	@ (800884c <HAL_TIM_Encoder_MspInit+0x1dc>)
 8008810:	f002 fed6 	bl	800b5c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENCODER_FA_CH1_Pin;
 8008814:	2304      	movs	r3, #4
 8008816:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008818:	2302      	movs	r3, #2
 800881a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800881c:	2300      	movs	r3, #0
 800881e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008820:	2300      	movs	r3, #0
 8008822:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 8008824:	2303      	movs	r3, #3
 8008826:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH1_GPIO_Port, &GPIO_InitStruct);
 8008828:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800882c:	4619      	mov	r1, r3
 800882e:	4809      	ldr	r0, [pc, #36]	@ (8008854 <HAL_TIM_Encoder_MspInit+0x1e4>)
 8008830:	f002 fec6 	bl	800b5c0 <HAL_GPIO_Init>
}
 8008834:	bf00      	nop
 8008836:	3740      	adds	r7, #64	@ 0x40
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}
 800883c:	40012c00 	.word	0x40012c00
 8008840:	40021000 	.word	0x40021000
 8008844:	40000c00 	.word	0x40000c00
 8008848:	40013400 	.word	0x40013400
 800884c:	48000800 	.word	0x48000800
 8008850:	40015000 	.word	0x40015000
 8008854:	48000400 	.word	0x48000400

08008858 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b086      	sub	sp, #24
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008868:	d10c      	bne.n	8008884 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800886a:	4b33      	ldr	r3, [pc, #204]	@ (8008938 <HAL_TIM_Base_MspInit+0xe0>)
 800886c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800886e:	4a32      	ldr	r2, [pc, #200]	@ (8008938 <HAL_TIM_Base_MspInit+0xe0>)
 8008870:	f043 0301 	orr.w	r3, r3, #1
 8008874:	6593      	str	r3, [r2, #88]	@ 0x58
 8008876:	4b30      	ldr	r3, [pc, #192]	@ (8008938 <HAL_TIM_Base_MspInit+0xe0>)
 8008878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800887a:	f003 0301 	and.w	r3, r3, #1
 800887e:	617b      	str	r3, [r7, #20]
 8008880:	697b      	ldr	r3, [r7, #20]

  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8008882:	e054      	b.n	800892e <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a2c      	ldr	r2, [pc, #176]	@ (800893c <HAL_TIM_Base_MspInit+0xe4>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d114      	bne.n	80088b8 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800888e:	4b2a      	ldr	r3, [pc, #168]	@ (8008938 <HAL_TIM_Base_MspInit+0xe0>)
 8008890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008892:	4a29      	ldr	r2, [pc, #164]	@ (8008938 <HAL_TIM_Base_MspInit+0xe0>)
 8008894:	f043 0304 	orr.w	r3, r3, #4
 8008898:	6593      	str	r3, [r2, #88]	@ 0x58
 800889a:	4b27      	ldr	r3, [pc, #156]	@ (8008938 <HAL_TIM_Base_MspInit+0xe0>)
 800889c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800889e:	f003 0304 	and.w	r3, r3, #4
 80088a2:	613b      	str	r3, [r7, #16]
 80088a4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80088a6:	2200      	movs	r2, #0
 80088a8:	2105      	movs	r1, #5
 80088aa:	201e      	movs	r0, #30
 80088ac:	f002 f91a 	bl	800aae4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80088b0:	201e      	movs	r0, #30
 80088b2:	f002 f931 	bl	800ab18 <HAL_NVIC_EnableIRQ>
}
 80088b6:	e03a      	b.n	800892e <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM17)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a20      	ldr	r2, [pc, #128]	@ (8008940 <HAL_TIM_Base_MspInit+0xe8>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d135      	bne.n	800892e <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80088c2:	4b1d      	ldr	r3, [pc, #116]	@ (8008938 <HAL_TIM_Base_MspInit+0xe0>)
 80088c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088c6:	4a1c      	ldr	r2, [pc, #112]	@ (8008938 <HAL_TIM_Base_MspInit+0xe0>)
 80088c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80088cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80088ce:	4b1a      	ldr	r3, [pc, #104]	@ (8008938 <HAL_TIM_Base_MspInit+0xe0>)
 80088d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80088d6:	60fb      	str	r3, [r7, #12]
 80088d8:	68fb      	ldr	r3, [r7, #12]
    hdma_tim17_ch1.Instance = DMA1_Channel3;
 80088da:	4b1a      	ldr	r3, [pc, #104]	@ (8008944 <HAL_TIM_Base_MspInit+0xec>)
 80088dc:	4a1a      	ldr	r2, [pc, #104]	@ (8008948 <HAL_TIM_Base_MspInit+0xf0>)
 80088de:	601a      	str	r2, [r3, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 80088e0:	4b18      	ldr	r3, [pc, #96]	@ (8008944 <HAL_TIM_Base_MspInit+0xec>)
 80088e2:	2254      	movs	r2, #84	@ 0x54
 80088e4:	605a      	str	r2, [r3, #4]
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80088e6:	4b17      	ldr	r3, [pc, #92]	@ (8008944 <HAL_TIM_Base_MspInit+0xec>)
 80088e8:	2210      	movs	r2, #16
 80088ea:	609a      	str	r2, [r3, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80088ec:	4b15      	ldr	r3, [pc, #84]	@ (8008944 <HAL_TIM_Base_MspInit+0xec>)
 80088ee:	2200      	movs	r2, #0
 80088f0:	60da      	str	r2, [r3, #12]
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80088f2:	4b14      	ldr	r3, [pc, #80]	@ (8008944 <HAL_TIM_Base_MspInit+0xec>)
 80088f4:	2280      	movs	r2, #128	@ 0x80
 80088f6:	611a      	str	r2, [r3, #16]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80088f8:	4b12      	ldr	r3, [pc, #72]	@ (8008944 <HAL_TIM_Base_MspInit+0xec>)
 80088fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80088fe:	615a      	str	r2, [r3, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008900:	4b10      	ldr	r3, [pc, #64]	@ (8008944 <HAL_TIM_Base_MspInit+0xec>)
 8008902:	2200      	movs	r2, #0
 8008904:	619a      	str	r2, [r3, #24]
    hdma_tim17_ch1.Init.Mode = DMA_CIRCULAR;
 8008906:	4b0f      	ldr	r3, [pc, #60]	@ (8008944 <HAL_TIM_Base_MspInit+0xec>)
 8008908:	2220      	movs	r2, #32
 800890a:	61da      	str	r2, [r3, #28]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800890c:	4b0d      	ldr	r3, [pc, #52]	@ (8008944 <HAL_TIM_Base_MspInit+0xec>)
 800890e:	2200      	movs	r2, #0
 8008910:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8008912:	480c      	ldr	r0, [pc, #48]	@ (8008944 <HAL_TIM_Base_MspInit+0xec>)
 8008914:	f002 fb16 	bl	800af44 <HAL_DMA_Init>
 8008918:	4603      	mov	r3, r0
 800891a:	2b00      	cmp	r3, #0
 800891c:	d001      	beq.n	8008922 <HAL_TIM_Base_MspInit+0xca>
      Error_Handler();
 800891e:	f7fe ff4d 	bl	80077bc <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4a07      	ldr	r2, [pc, #28]	@ (8008944 <HAL_TIM_Base_MspInit+0xec>)
 8008926:	625a      	str	r2, [r3, #36]	@ 0x24
 8008928:	4a06      	ldr	r2, [pc, #24]	@ (8008944 <HAL_TIM_Base_MspInit+0xec>)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800892e:	bf00      	nop
 8008930:	3718      	adds	r7, #24
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
 8008936:	bf00      	nop
 8008938:	40021000 	.word	0x40021000
 800893c:	40000800 	.word	0x40000800
 8008940:	40014800 	.word	0x40014800
 8008944:	20002104 	.word	0x20002104
 8008948:	40020030 	.word	0x40020030

0800894c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800894c:	b480      	push	{r7}
 800894e:	b085      	sub	sp, #20
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a0a      	ldr	r2, [pc, #40]	@ (8008984 <HAL_TIM_PWM_MspInit+0x38>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d10b      	bne.n	8008976 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800895e:	4b0a      	ldr	r3, [pc, #40]	@ (8008988 <HAL_TIM_PWM_MspInit+0x3c>)
 8008960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008962:	4a09      	ldr	r2, [pc, #36]	@ (8008988 <HAL_TIM_PWM_MspInit+0x3c>)
 8008964:	f043 0302 	orr.w	r3, r3, #2
 8008968:	6593      	str	r3, [r2, #88]	@ 0x58
 800896a:	4b07      	ldr	r3, [pc, #28]	@ (8008988 <HAL_TIM_PWM_MspInit+0x3c>)
 800896c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800896e:	f003 0302 	and.w	r3, r3, #2
 8008972:	60fb      	str	r3, [r7, #12]
 8008974:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8008976:	bf00      	nop
 8008978:	3714      	adds	r7, #20
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr
 8008982:	bf00      	nop
 8008984:	40000400 	.word	0x40000400
 8008988:	40021000 	.word	0x40021000

0800898c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b08a      	sub	sp, #40	@ 0x28
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008994:	f107 0314 	add.w	r3, r7, #20
 8008998:	2200      	movs	r2, #0
 800899a:	601a      	str	r2, [r3, #0]
 800899c:	605a      	str	r2, [r3, #4]
 800899e:	609a      	str	r2, [r3, #8]
 80089a0:	60da      	str	r2, [r3, #12]
 80089a2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a31      	ldr	r2, [pc, #196]	@ (8008a70 <HAL_TIM_MspPostInit+0xe4>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d139      	bne.n	8008a22 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80089ae:	4b31      	ldr	r3, [pc, #196]	@ (8008a74 <HAL_TIM_MspPostInit+0xe8>)
 80089b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089b2:	4a30      	ldr	r2, [pc, #192]	@ (8008a74 <HAL_TIM_MspPostInit+0xe8>)
 80089b4:	f043 0301 	orr.w	r3, r3, #1
 80089b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80089ba:	4b2e      	ldr	r3, [pc, #184]	@ (8008a74 <HAL_TIM_MspPostInit+0xe8>)
 80089bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089be:	f003 0301 	and.w	r3, r3, #1
 80089c2:	613b      	str	r3, [r7, #16]
 80089c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80089c6:	4b2b      	ldr	r3, [pc, #172]	@ (8008a74 <HAL_TIM_MspPostInit+0xe8>)
 80089c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089ca:	4a2a      	ldr	r2, [pc, #168]	@ (8008a74 <HAL_TIM_MspPostInit+0xe8>)
 80089cc:	f043 0302 	orr.w	r3, r3, #2
 80089d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80089d2:	4b28      	ldr	r3, [pc, #160]	@ (8008a74 <HAL_TIM_MspPostInit+0xe8>)
 80089d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089d6:	f003 0302 	and.w	r3, r3, #2
 80089da:	60fb      	str	r3, [r7, #12]
 80089dc:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_FB_Pin|MOTOR_FA_Pin;
 80089de:	2350      	movs	r3, #80	@ 0x50
 80089e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089e2:	2302      	movs	r3, #2
 80089e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089e6:	2300      	movs	r3, #0
 80089e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80089ea:	2300      	movs	r3, #0
 80089ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80089ee:	2302      	movs	r3, #2
 80089f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80089f2:	f107 0314 	add.w	r3, r7, #20
 80089f6:	4619      	mov	r1, r3
 80089f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80089fc:	f002 fde0 	bl	800b5c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_BA_Pin|MOTOR_BB_Pin;
 8008a00:	2303      	movs	r3, #3
 8008a02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a04:	2302      	movs	r3, #2
 8008a06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008a10:	2302      	movs	r3, #2
 8008a12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008a14:	f107 0314 	add.w	r3, r7, #20
 8008a18:	4619      	mov	r1, r3
 8008a1a:	4817      	ldr	r0, [pc, #92]	@ (8008a78 <HAL_TIM_MspPostInit+0xec>)
 8008a1c:	f002 fdd0 	bl	800b5c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8008a20:	e021      	b.n	8008a66 <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM17)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a15      	ldr	r2, [pc, #84]	@ (8008a7c <HAL_TIM_MspPostInit+0xf0>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d11c      	bne.n	8008a66 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008a2c:	4b11      	ldr	r3, [pc, #68]	@ (8008a74 <HAL_TIM_MspPostInit+0xe8>)
 8008a2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a30:	4a10      	ldr	r2, [pc, #64]	@ (8008a74 <HAL_TIM_MspPostInit+0xe8>)
 8008a32:	f043 0302 	orr.w	r3, r3, #2
 8008a36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008a38:	4b0e      	ldr	r3, [pc, #56]	@ (8008a74 <HAL_TIM_MspPostInit+0xe8>)
 8008a3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a3c:	f003 0302 	and.w	r3, r3, #2
 8008a40:	60bb      	str	r3, [r7, #8]
 8008a42:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = REAR_LED_Pin;
 8008a44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008a48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a4a:	2302      	movs	r3, #2
 8008a4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a52:	2300      	movs	r3, #0
 8008a54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8008a56:	2301      	movs	r3, #1
 8008a58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(REAR_LED_GPIO_Port, &GPIO_InitStruct);
 8008a5a:	f107 0314 	add.w	r3, r7, #20
 8008a5e:	4619      	mov	r1, r3
 8008a60:	4805      	ldr	r0, [pc, #20]	@ (8008a78 <HAL_TIM_MspPostInit+0xec>)
 8008a62:	f002 fdad 	bl	800b5c0 <HAL_GPIO_Init>
}
 8008a66:	bf00      	nop
 8008a68:	3728      	adds	r7, #40	@ 0x28
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
 8008a6e:	bf00      	nop
 8008a70:	40000400 	.word	0x40000400
 8008a74:	40021000 	.word	0x40021000
 8008a78:	48000400 	.word	0x48000400
 8008a7c:	40014800 	.word	0x40014800

08008a80 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8008a84:	4b22      	ldr	r3, [pc, #136]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008a86:	4a23      	ldr	r2, [pc, #140]	@ (8008b14 <MX_USART3_UART_Init+0x94>)
 8008a88:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8008a8a:	4b21      	ldr	r3, [pc, #132]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008a8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8008a90:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8008a92:	4b1f      	ldr	r3, [pc, #124]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008a94:	2200      	movs	r2, #0
 8008a96:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8008a98:	4b1d      	ldr	r3, [pc, #116]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8008a9e:	4b1c      	ldr	r3, [pc, #112]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8008aa4:	4b1a      	ldr	r3, [pc, #104]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008aa6:	220c      	movs	r2, #12
 8008aa8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008aaa:	4b19      	ldr	r3, [pc, #100]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008aac:	2200      	movs	r2, #0
 8008aae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8008ab0:	4b17      	ldr	r3, [pc, #92]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008ab6:	4b16      	ldr	r3, [pc, #88]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008ab8:	2200      	movs	r2, #0
 8008aba:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8008abc:	4b14      	ldr	r3, [pc, #80]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008abe:	2200      	movs	r2, #0
 8008ac0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008ac2:	4b13      	ldr	r3, [pc, #76]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8008ac8:	4811      	ldr	r0, [pc, #68]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008aca:	f006 fa23 	bl	800ef14 <HAL_HalfDuplex_Init>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d001      	beq.n	8008ad8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8008ad4:	f7fe fe72 	bl	80077bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008ad8:	2100      	movs	r1, #0
 8008ada:	480d      	ldr	r0, [pc, #52]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008adc:	f007 ffcf 	bl	8010a7e <HAL_UARTEx_SetTxFifoThreshold>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d001      	beq.n	8008aea <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8008ae6:	f7fe fe69 	bl	80077bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008aea:	2100      	movs	r1, #0
 8008aec:	4808      	ldr	r0, [pc, #32]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008aee:	f008 f804 	bl	8010afa <HAL_UARTEx_SetRxFifoThreshold>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d001      	beq.n	8008afc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8008af8:	f7fe fe60 	bl	80077bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8008afc:	4804      	ldr	r0, [pc, #16]	@ (8008b10 <MX_USART3_UART_Init+0x90>)
 8008afe:	f007 ff85 	bl	8010a0c <HAL_UARTEx_DisableFifoMode>
 8008b02:	4603      	mov	r3, r0
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d001      	beq.n	8008b0c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8008b08:	f7fe fe58 	bl	80077bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8008b0c:	bf00      	nop
 8008b0e:	bd80      	pop	{r7, pc}
 8008b10:	20002164 	.word	0x20002164
 8008b14:	40004800 	.word	0x40004800

08008b18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b09e      	sub	sp, #120	@ 0x78
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b20:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8008b24:	2200      	movs	r2, #0
 8008b26:	601a      	str	r2, [r3, #0]
 8008b28:	605a      	str	r2, [r3, #4]
 8008b2a:	609a      	str	r2, [r3, #8]
 8008b2c:	60da      	str	r2, [r3, #12]
 8008b2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008b30:	f107 0310 	add.w	r3, r7, #16
 8008b34:	2254      	movs	r2, #84	@ 0x54
 8008b36:	2100      	movs	r1, #0
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f00b ffc0 	bl	8014abe <memset>
  if(uartHandle->Instance==USART3)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a4d      	ldr	r2, [pc, #308]	@ (8008c78 <HAL_UART_MspInit+0x160>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	f040 8092 	bne.w	8008c6e <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8008b4a:	2304      	movs	r3, #4
 8008b4c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008b52:	f107 0310 	add.w	r3, r7, #16
 8008b56:	4618      	mov	r0, r3
 8008b58:	f003 fd10 	bl	800c57c <HAL_RCCEx_PeriphCLKConfig>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d001      	beq.n	8008b66 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8008b62:	f7fe fe2b 	bl	80077bc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8008b66:	4b45      	ldr	r3, [pc, #276]	@ (8008c7c <HAL_UART_MspInit+0x164>)
 8008b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b6a:	4a44      	ldr	r2, [pc, #272]	@ (8008c7c <HAL_UART_MspInit+0x164>)
 8008b6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008b70:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b72:	4b42      	ldr	r3, [pc, #264]	@ (8008c7c <HAL_UART_MspInit+0x164>)
 8008b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008b7a:	60fb      	str	r3, [r7, #12]
 8008b7c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008b7e:	4b3f      	ldr	r3, [pc, #252]	@ (8008c7c <HAL_UART_MspInit+0x164>)
 8008b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b82:	4a3e      	ldr	r2, [pc, #248]	@ (8008c7c <HAL_UART_MspInit+0x164>)
 8008b84:	f043 0304 	orr.w	r3, r3, #4
 8008b88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008b8a:	4b3c      	ldr	r3, [pc, #240]	@ (8008c7c <HAL_UART_MspInit+0x164>)
 8008b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b8e:	f003 0304 	and.w	r3, r3, #4
 8008b92:	60bb      	str	r3, [r7, #8]
 8008b94:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8008b96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b9a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008b9c:	2312      	movs	r3, #18
 8008b9e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008ba8:	2307      	movs	r3, #7
 8008baa:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008bac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8008bb0:	4619      	mov	r1, r3
 8008bb2:	4833      	ldr	r0, [pc, #204]	@ (8008c80 <HAL_UART_MspInit+0x168>)
 8008bb4:	f002 fd04 	bl	800b5c0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel1;
 8008bb8:	4b32      	ldr	r3, [pc, #200]	@ (8008c84 <HAL_UART_MspInit+0x16c>)
 8008bba:	4a33      	ldr	r2, [pc, #204]	@ (8008c88 <HAL_UART_MspInit+0x170>)
 8008bbc:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8008bbe:	4b31      	ldr	r3, [pc, #196]	@ (8008c84 <HAL_UART_MspInit+0x16c>)
 8008bc0:	221c      	movs	r2, #28
 8008bc2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008bc4:	4b2f      	ldr	r3, [pc, #188]	@ (8008c84 <HAL_UART_MspInit+0x16c>)
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008bca:	4b2e      	ldr	r3, [pc, #184]	@ (8008c84 <HAL_UART_MspInit+0x16c>)
 8008bcc:	2200      	movs	r2, #0
 8008bce:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008bd0:	4b2c      	ldr	r3, [pc, #176]	@ (8008c84 <HAL_UART_MspInit+0x16c>)
 8008bd2:	2280      	movs	r2, #128	@ 0x80
 8008bd4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008bd6:	4b2b      	ldr	r3, [pc, #172]	@ (8008c84 <HAL_UART_MspInit+0x16c>)
 8008bd8:	2200      	movs	r2, #0
 8008bda:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008bdc:	4b29      	ldr	r3, [pc, #164]	@ (8008c84 <HAL_UART_MspInit+0x16c>)
 8008bde:	2200      	movs	r2, #0
 8008be0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8008be2:	4b28      	ldr	r3, [pc, #160]	@ (8008c84 <HAL_UART_MspInit+0x16c>)
 8008be4:	2200      	movs	r2, #0
 8008be6:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008be8:	4b26      	ldr	r3, [pc, #152]	@ (8008c84 <HAL_UART_MspInit+0x16c>)
 8008bea:	2200      	movs	r2, #0
 8008bec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8008bee:	4825      	ldr	r0, [pc, #148]	@ (8008c84 <HAL_UART_MspInit+0x16c>)
 8008bf0:	f002 f9a8 	bl	800af44 <HAL_DMA_Init>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d001      	beq.n	8008bfe <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8008bfa:	f7fe fddf 	bl	80077bc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	4a20      	ldr	r2, [pc, #128]	@ (8008c84 <HAL_UART_MspInit+0x16c>)
 8008c02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8008c06:	4a1f      	ldr	r2, [pc, #124]	@ (8008c84 <HAL_UART_MspInit+0x16c>)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8008c0c:	4b1f      	ldr	r3, [pc, #124]	@ (8008c8c <HAL_UART_MspInit+0x174>)
 8008c0e:	4a20      	ldr	r2, [pc, #128]	@ (8008c90 <HAL_UART_MspInit+0x178>)
 8008c10:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8008c12:	4b1e      	ldr	r3, [pc, #120]	@ (8008c8c <HAL_UART_MspInit+0x174>)
 8008c14:	221d      	movs	r2, #29
 8008c16:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008c18:	4b1c      	ldr	r3, [pc, #112]	@ (8008c8c <HAL_UART_MspInit+0x174>)
 8008c1a:	2210      	movs	r2, #16
 8008c1c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8008c8c <HAL_UART_MspInit+0x174>)
 8008c20:	2200      	movs	r2, #0
 8008c22:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008c24:	4b19      	ldr	r3, [pc, #100]	@ (8008c8c <HAL_UART_MspInit+0x174>)
 8008c26:	2280      	movs	r2, #128	@ 0x80
 8008c28:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008c2a:	4b18      	ldr	r3, [pc, #96]	@ (8008c8c <HAL_UART_MspInit+0x174>)
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008c30:	4b16      	ldr	r3, [pc, #88]	@ (8008c8c <HAL_UART_MspInit+0x174>)
 8008c32:	2200      	movs	r2, #0
 8008c34:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8008c36:	4b15      	ldr	r3, [pc, #84]	@ (8008c8c <HAL_UART_MspInit+0x174>)
 8008c38:	2200      	movs	r2, #0
 8008c3a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8008c3c:	4b13      	ldr	r3, [pc, #76]	@ (8008c8c <HAL_UART_MspInit+0x174>)
 8008c3e:	2200      	movs	r2, #0
 8008c40:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8008c42:	4812      	ldr	r0, [pc, #72]	@ (8008c8c <HAL_UART_MspInit+0x174>)
 8008c44:	f002 f97e 	bl	800af44 <HAL_DMA_Init>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d001      	beq.n	8008c52 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8008c4e:	f7fe fdb5 	bl	80077bc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4a0d      	ldr	r2, [pc, #52]	@ (8008c8c <HAL_UART_MspInit+0x174>)
 8008c56:	67da      	str	r2, [r3, #124]	@ 0x7c
 8008c58:	4a0c      	ldr	r2, [pc, #48]	@ (8008c8c <HAL_UART_MspInit+0x174>)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8008c5e:	2200      	movs	r2, #0
 8008c60:	2105      	movs	r1, #5
 8008c62:	2027      	movs	r0, #39	@ 0x27
 8008c64:	f001 ff3e 	bl	800aae4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8008c68:	2027      	movs	r0, #39	@ 0x27
 8008c6a:	f001 ff55 	bl	800ab18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8008c6e:	bf00      	nop
 8008c70:	3778      	adds	r7, #120	@ 0x78
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}
 8008c76:	bf00      	nop
 8008c78:	40004800 	.word	0x40004800
 8008c7c:	40021000 	.word	0x40021000
 8008c80:	48000800 	.word	0x48000800
 8008c84:	200021f8 	.word	0x200021f8
 8008c88:	40020008 	.word	0x40020008
 8008c8c:	20002258 	.word	0x20002258
 8008c90:	4002001c 	.word	0x4002001c

08008c94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008c94:	480d      	ldr	r0, [pc, #52]	@ (8008ccc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008c96:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8008c98:	f7ff f92e 	bl	8007ef8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008c9c:	480c      	ldr	r0, [pc, #48]	@ (8008cd0 <LoopForever+0x6>)
  ldr r1, =_edata
 8008c9e:	490d      	ldr	r1, [pc, #52]	@ (8008cd4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8008cd8 <LoopForever+0xe>)
  movs r3, #0
 8008ca2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008ca4:	e002      	b.n	8008cac <LoopCopyDataInit>

08008ca6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008ca6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008ca8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008caa:	3304      	adds	r3, #4

08008cac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008cac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008cae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008cb0:	d3f9      	bcc.n	8008ca6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8008cdc <LoopForever+0x12>)
  ldr r4, =_ebss
 8008cb4:	4c0a      	ldr	r4, [pc, #40]	@ (8008ce0 <LoopForever+0x16>)
  movs r3, #0
 8008cb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008cb8:	e001      	b.n	8008cbe <LoopFillZerobss>

08008cba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008cba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008cbc:	3204      	adds	r2, #4

08008cbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008cbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008cc0:	d3fb      	bcc.n	8008cba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8008cc2:	f00b ffb3 	bl	8014c2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008cc6:	f7fe fcd7 	bl	8007678 <main>

08008cca <LoopForever>:

LoopForever:
    b LoopForever
 8008cca:	e7fe      	b.n	8008cca <LoopForever>
  ldr   r0, =_estack
 8008ccc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008cd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008cd4:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8008cd8:	0801704c 	.word	0x0801704c
  ldr r2, =_sbss
 8008cdc:	2000022c 	.word	0x2000022c
  ldr r4, =_ebss
 8008ce0:	20006df0 	.word	0x20006df0

08008ce4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008ce4:	e7fe      	b.n	8008ce4 <ADC1_2_IRQHandler>

08008ce6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008ce6:	b580      	push	{r7, lr}
 8008ce8:	b082      	sub	sp, #8
 8008cea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008cec:	2300      	movs	r3, #0
 8008cee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008cf0:	2003      	movs	r0, #3
 8008cf2:	f001 feec 	bl	800aace <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008cf6:	200f      	movs	r0, #15
 8008cf8:	f7fe ff28 	bl	8007b4c <HAL_InitTick>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d002      	beq.n	8008d08 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008d02:	2301      	movs	r3, #1
 8008d04:	71fb      	strb	r3, [r7, #7]
 8008d06:	e001      	b.n	8008d0c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008d08:	f7fe fef6 	bl	8007af8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008d0c:	79fb      	ldrb	r3, [r7, #7]

}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3708      	adds	r7, #8
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}
	...

08008d18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008d1c:	4b05      	ldr	r3, [pc, #20]	@ (8008d34 <HAL_IncTick+0x1c>)
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	4b05      	ldr	r3, [pc, #20]	@ (8008d38 <HAL_IncTick+0x20>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4413      	add	r3, r2
 8008d26:	4a03      	ldr	r2, [pc, #12]	@ (8008d34 <HAL_IncTick+0x1c>)
 8008d28:	6013      	str	r3, [r2, #0]
}
 8008d2a:	bf00      	nop
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr
 8008d34:	200022b8 	.word	0x200022b8
 8008d38:	2000005c 	.word	0x2000005c

08008d3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	af00      	add	r7, sp, #0
  return uwTick;
 8008d40:	4b03      	ldr	r3, [pc, #12]	@ (8008d50 <HAL_GetTick+0x14>)
 8008d42:	681b      	ldr	r3, [r3, #0]
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr
 8008d4e:	bf00      	nop
 8008d50:	200022b8 	.word	0x200022b8

08008d54 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b083      	sub	sp, #12
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	689b      	ldr	r3, [r3, #8]
 8008d62:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	431a      	orrs	r2, r3
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	609a      	str	r2, [r3, #8]
}
 8008d6e:	bf00      	nop
 8008d70:	370c      	adds	r7, #12
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr

08008d7a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008d7a:	b480      	push	{r7}
 8008d7c:	b083      	sub	sp, #12
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
 8008d82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	689b      	ldr	r3, [r3, #8]
 8008d88:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	431a      	orrs	r2, r3
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	609a      	str	r2, [r3, #8]
}
 8008d94:	bf00      	nop
 8008d96:	370c      	adds	r7, #12
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr

08008da0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b083      	sub	sp, #12
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	370c      	adds	r7, #12
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr

08008dbc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b087      	sub	sp, #28
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	60f8      	str	r0, [r7, #12]
 8008dc4:	60b9      	str	r1, [r7, #8]
 8008dc6:	607a      	str	r2, [r7, #4]
 8008dc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	3360      	adds	r3, #96	@ 0x60
 8008dce:	461a      	mov	r2, r3
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	4413      	add	r3, r2
 8008dd6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	4b08      	ldr	r3, [pc, #32]	@ (8008e00 <LL_ADC_SetOffset+0x44>)
 8008dde:	4013      	ands	r3, r2
 8008de0:	687a      	ldr	r2, [r7, #4]
 8008de2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8008de6:	683a      	ldr	r2, [r7, #0]
 8008de8:	430a      	orrs	r2, r1
 8008dea:	4313      	orrs	r3, r2
 8008dec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008df4:	bf00      	nop
 8008df6:	371c      	adds	r7, #28
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr
 8008e00:	03fff000 	.word	0x03fff000

08008e04 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b085      	sub	sp, #20
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
 8008e0c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	3360      	adds	r3, #96	@ 0x60
 8008e12:	461a      	mov	r2, r3
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	4413      	add	r3, r2
 8008e1a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3714      	adds	r7, #20
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2e:	4770      	bx	lr

08008e30 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b087      	sub	sp, #28
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	60f8      	str	r0, [r7, #12]
 8008e38:	60b9      	str	r1, [r7, #8]
 8008e3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	3360      	adds	r3, #96	@ 0x60
 8008e40:	461a      	mov	r2, r3
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	009b      	lsls	r3, r3, #2
 8008e46:	4413      	add	r3, r2
 8008e48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	431a      	orrs	r2, r3
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008e5a:	bf00      	nop
 8008e5c:	371c      	adds	r7, #28
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr

08008e66 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008e66:	b480      	push	{r7}
 8008e68:	b087      	sub	sp, #28
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	60f8      	str	r0, [r7, #12]
 8008e6e:	60b9      	str	r1, [r7, #8]
 8008e70:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	3360      	adds	r3, #96	@ 0x60
 8008e76:	461a      	mov	r2, r3
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	009b      	lsls	r3, r3, #2
 8008e7c:	4413      	add	r3, r2
 8008e7e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	431a      	orrs	r2, r3
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008e90:	bf00      	nop
 8008e92:	371c      	adds	r7, #28
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr

08008e9c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b087      	sub	sp, #28
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	60f8      	str	r0, [r7, #12]
 8008ea4:	60b9      	str	r1, [r7, #8]
 8008ea6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	3360      	adds	r3, #96	@ 0x60
 8008eac:	461a      	mov	r2, r3
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	009b      	lsls	r3, r3, #2
 8008eb2:	4413      	add	r3, r2
 8008eb4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	431a      	orrs	r2, r3
 8008ec2:	697b      	ldr	r3, [r7, #20]
 8008ec4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008ec6:	bf00      	nop
 8008ec8:	371c      	adds	r7, #28
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr

08008ed2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8008ed2:	b480      	push	{r7}
 8008ed4:	b083      	sub	sp, #12
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	6078      	str	r0, [r7, #4]
 8008eda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	695b      	ldr	r3, [r3, #20]
 8008ee0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	431a      	orrs	r2, r3
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	615a      	str	r2, [r3, #20]
}
 8008eec:	bf00      	nop
 8008eee:	370c      	adds	r7, #12
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef6:	4770      	bx	lr

08008ef8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b083      	sub	sp, #12
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	68db      	ldr	r3, [r3, #12]
 8008f04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d101      	bne.n	8008f10 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	e000      	b.n	8008f12 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008f10:	2300      	movs	r3, #0
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	370c      	adds	r7, #12
 8008f16:	46bd      	mov	sp, r7
 8008f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1c:	4770      	bx	lr

08008f1e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008f1e:	b480      	push	{r7}
 8008f20:	b087      	sub	sp, #28
 8008f22:	af00      	add	r7, sp, #0
 8008f24:	60f8      	str	r0, [r7, #12]
 8008f26:	60b9      	str	r1, [r7, #8]
 8008f28:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	3330      	adds	r3, #48	@ 0x30
 8008f2e:	461a      	mov	r2, r3
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	0a1b      	lsrs	r3, r3, #8
 8008f34:	009b      	lsls	r3, r3, #2
 8008f36:	f003 030c 	and.w	r3, r3, #12
 8008f3a:	4413      	add	r3, r2
 8008f3c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	f003 031f 	and.w	r3, r3, #31
 8008f48:	211f      	movs	r1, #31
 8008f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8008f4e:	43db      	mvns	r3, r3
 8008f50:	401a      	ands	r2, r3
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	0e9b      	lsrs	r3, r3, #26
 8008f56:	f003 011f 	and.w	r1, r3, #31
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	f003 031f 	and.w	r3, r3, #31
 8008f60:	fa01 f303 	lsl.w	r3, r1, r3
 8008f64:	431a      	orrs	r2, r3
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008f6a:	bf00      	nop
 8008f6c:	371c      	adds	r7, #28
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f74:	4770      	bx	lr

08008f76 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008f76:	b480      	push	{r7}
 8008f78:	b087      	sub	sp, #28
 8008f7a:	af00      	add	r7, sp, #0
 8008f7c:	60f8      	str	r0, [r7, #12]
 8008f7e:	60b9      	str	r1, [r7, #8]
 8008f80:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	3314      	adds	r3, #20
 8008f86:	461a      	mov	r2, r3
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	0e5b      	lsrs	r3, r3, #25
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	f003 0304 	and.w	r3, r3, #4
 8008f92:	4413      	add	r3, r2
 8008f94:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	681a      	ldr	r2, [r3, #0]
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	0d1b      	lsrs	r3, r3, #20
 8008f9e:	f003 031f 	and.w	r3, r3, #31
 8008fa2:	2107      	movs	r1, #7
 8008fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8008fa8:	43db      	mvns	r3, r3
 8008faa:	401a      	ands	r2, r3
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	0d1b      	lsrs	r3, r3, #20
 8008fb0:	f003 031f 	and.w	r3, r3, #31
 8008fb4:	6879      	ldr	r1, [r7, #4]
 8008fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8008fba:	431a      	orrs	r2, r3
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008fc0:	bf00      	nop
 8008fc2:	371c      	adds	r7, #28
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr

08008fcc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b085      	sub	sp, #20
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	60f8      	str	r0, [r7, #12]
 8008fd4:	60b9      	str	r1, [r7, #8]
 8008fd6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008fe4:	43db      	mvns	r3, r3
 8008fe6:	401a      	ands	r2, r3
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f003 0318 	and.w	r3, r3, #24
 8008fee:	4908      	ldr	r1, [pc, #32]	@ (8009010 <LL_ADC_SetChannelSingleDiff+0x44>)
 8008ff0:	40d9      	lsrs	r1, r3
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	400b      	ands	r3, r1
 8008ff6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ffa:	431a      	orrs	r2, r3
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8009002:	bf00      	nop
 8009004:	3714      	adds	r7, #20
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr
 800900e:	bf00      	nop
 8009010:	0007ffff 	.word	0x0007ffff

08009014 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009014:	b480      	push	{r7}
 8009016:	b083      	sub	sp, #12
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	f003 031f 	and.w	r3, r3, #31
}
 8009024:	4618      	mov	r0, r3
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr

08009030 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009030:	b480      	push	{r7}
 8009032:	b083      	sub	sp, #12
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8009040:	4618      	mov	r0, r3
 8009042:	370c      	adds	r7, #12
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr

0800904c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800904c:	b480      	push	{r7}
 800904e:	b083      	sub	sp, #12
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800905c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009060:	687a      	ldr	r2, [r7, #4]
 8009062:	6093      	str	r3, [r2, #8]
}
 8009064:	bf00      	nop
 8009066:	370c      	adds	r7, #12
 8009068:	46bd      	mov	sp, r7
 800906a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906e:	4770      	bx	lr

08009070 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8009070:	b480      	push	{r7}
 8009072:	b083      	sub	sp, #12
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009080:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009084:	d101      	bne.n	800908a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8009086:	2301      	movs	r3, #1
 8009088:	e000      	b.n	800908c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800908a:	2300      	movs	r3, #0
}
 800908c:	4618      	mov	r0, r3
 800908e:	370c      	adds	r7, #12
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr

08009098 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8009098:	b480      	push	{r7}
 800909a:	b083      	sub	sp, #12
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80090a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80090ac:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80090b4:	bf00      	nop
 80090b6:	370c      	adds	r7, #12
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80090d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090d4:	d101      	bne.n	80090da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80090d6:	2301      	movs	r3, #1
 80090d8:	e000      	b.n	80090dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80090da:	2300      	movs	r3, #0
}
 80090dc:	4618      	mov	r0, r3
 80090de:	370c      	adds	r7, #12
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr

080090e8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80090f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80090fc:	f043 0201 	orr.w	r2, r3, #1
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009104:	bf00      	nop
 8009106:	370c      	adds	r7, #12
 8009108:	46bd      	mov	sp, r7
 800910a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910e:	4770      	bx	lr

08009110 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009110:	b480      	push	{r7}
 8009112:	b083      	sub	sp, #12
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009120:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009124:	f043 0202 	orr.w	r2, r3, #2
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800912c:	bf00      	nop
 800912e:	370c      	adds	r7, #12
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr

08009138 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	689b      	ldr	r3, [r3, #8]
 8009144:	f003 0301 	and.w	r3, r3, #1
 8009148:	2b01      	cmp	r3, #1
 800914a:	d101      	bne.n	8009150 <LL_ADC_IsEnabled+0x18>
 800914c:	2301      	movs	r3, #1
 800914e:	e000      	b.n	8009152 <LL_ADC_IsEnabled+0x1a>
 8009150:	2300      	movs	r3, #0
}
 8009152:	4618      	mov	r0, r3
 8009154:	370c      	adds	r7, #12
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr

0800915e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800915e:	b480      	push	{r7}
 8009160:	b083      	sub	sp, #12
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	689b      	ldr	r3, [r3, #8]
 800916a:	f003 0302 	and.w	r3, r3, #2
 800916e:	2b02      	cmp	r3, #2
 8009170:	d101      	bne.n	8009176 <LL_ADC_IsDisableOngoing+0x18>
 8009172:	2301      	movs	r3, #1
 8009174:	e000      	b.n	8009178 <LL_ADC_IsDisableOngoing+0x1a>
 8009176:	2300      	movs	r3, #0
}
 8009178:	4618      	mov	r0, r3
 800917a:	370c      	adds	r7, #12
 800917c:	46bd      	mov	sp, r7
 800917e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009182:	4770      	bx	lr

08009184 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8009184:	b480      	push	{r7}
 8009186:	b083      	sub	sp, #12
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	689b      	ldr	r3, [r3, #8]
 8009190:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009194:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009198:	f043 0204 	orr.w	r2, r3, #4
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80091a0:	bf00      	nop
 80091a2:	370c      	adds	r7, #12
 80091a4:	46bd      	mov	sp, r7
 80091a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091aa:	4770      	bx	lr

080091ac <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	689b      	ldr	r3, [r3, #8]
 80091b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80091bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80091c0:	f043 0210 	orr.w	r2, r3, #16
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80091c8:	bf00      	nop
 80091ca:	370c      	adds	r7, #12
 80091cc:	46bd      	mov	sp, r7
 80091ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d2:	4770      	bx	lr

080091d4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80091d4:	b480      	push	{r7}
 80091d6:	b083      	sub	sp, #12
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	689b      	ldr	r3, [r3, #8]
 80091e0:	f003 0304 	and.w	r3, r3, #4
 80091e4:	2b04      	cmp	r3, #4
 80091e6:	d101      	bne.n	80091ec <LL_ADC_REG_IsConversionOngoing+0x18>
 80091e8:	2301      	movs	r3, #1
 80091ea:	e000      	b.n	80091ee <LL_ADC_REG_IsConversionOngoing+0x1a>
 80091ec:	2300      	movs	r3, #0
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	370c      	adds	r7, #12
 80091f2:	46bd      	mov	sp, r7
 80091f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f8:	4770      	bx	lr

080091fa <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80091fa:	b480      	push	{r7}
 80091fc:	b083      	sub	sp, #12
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800920a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800920e:	f043 0220 	orr.w	r2, r3, #32
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8009216:	bf00      	nop
 8009218:	370c      	adds	r7, #12
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr

08009222 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009222:	b480      	push	{r7}
 8009224:	b083      	sub	sp, #12
 8009226:	af00      	add	r7, sp, #0
 8009228:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	689b      	ldr	r3, [r3, #8]
 800922e:	f003 0308 	and.w	r3, r3, #8
 8009232:	2b08      	cmp	r3, #8
 8009234:	d101      	bne.n	800923a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8009236:	2301      	movs	r3, #1
 8009238:	e000      	b.n	800923c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800923a:	2300      	movs	r3, #0
}
 800923c:	4618      	mov	r0, r3
 800923e:	370c      	adds	r7, #12
 8009240:	46bd      	mov	sp, r7
 8009242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009246:	4770      	bx	lr

08009248 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009248:	b590      	push	{r4, r7, lr}
 800924a:	b089      	sub	sp, #36	@ 0x24
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009250:	2300      	movs	r3, #0
 8009252:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8009254:	2300      	movs	r3, #0
 8009256:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d101      	bne.n	8009262 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800925e:	2301      	movs	r3, #1
 8009260:	e1a9      	b.n	80095b6 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	695b      	ldr	r3, [r3, #20]
 8009266:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800926c:	2b00      	cmp	r3, #0
 800926e:	d109      	bne.n	8009284 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f7fb fbd7 	bl	8004a24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2200      	movs	r2, #0
 800927a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2200      	movs	r2, #0
 8009280:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4618      	mov	r0, r3
 800928a:	f7ff fef1 	bl	8009070 <LL_ADC_IsDeepPowerDownEnabled>
 800928e:	4603      	mov	r3, r0
 8009290:	2b00      	cmp	r3, #0
 8009292:	d004      	beq.n	800929e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4618      	mov	r0, r3
 800929a:	f7ff fed7 	bl	800904c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	4618      	mov	r0, r3
 80092a4:	f7ff ff0c 	bl	80090c0 <LL_ADC_IsInternalRegulatorEnabled>
 80092a8:	4603      	mov	r3, r0
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d115      	bne.n	80092da <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4618      	mov	r0, r3
 80092b4:	f7ff fef0 	bl	8009098 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80092b8:	4b9c      	ldr	r3, [pc, #624]	@ (800952c <HAL_ADC_Init+0x2e4>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	099b      	lsrs	r3, r3, #6
 80092be:	4a9c      	ldr	r2, [pc, #624]	@ (8009530 <HAL_ADC_Init+0x2e8>)
 80092c0:	fba2 2303 	umull	r2, r3, r2, r3
 80092c4:	099b      	lsrs	r3, r3, #6
 80092c6:	3301      	adds	r3, #1
 80092c8:	005b      	lsls	r3, r3, #1
 80092ca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80092cc:	e002      	b.n	80092d4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	3b01      	subs	r3, #1
 80092d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d1f9      	bne.n	80092ce <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	4618      	mov	r0, r3
 80092e0:	f7ff feee 	bl	80090c0 <LL_ADC_IsInternalRegulatorEnabled>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d10d      	bne.n	8009306 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092ee:	f043 0210 	orr.w	r2, r3, #16
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092fa:	f043 0201 	orr.w	r2, r3, #1
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8009302:	2301      	movs	r3, #1
 8009304:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4618      	mov	r0, r3
 800930c:	f7ff ff62 	bl	80091d4 <LL_ADC_REG_IsConversionOngoing>
 8009310:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009316:	f003 0310 	and.w	r3, r3, #16
 800931a:	2b00      	cmp	r3, #0
 800931c:	f040 8142 	bne.w	80095a4 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	2b00      	cmp	r3, #0
 8009324:	f040 813e 	bne.w	80095a4 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800932c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8009330:	f043 0202 	orr.w	r2, r3, #2
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4618      	mov	r0, r3
 800933e:	f7ff fefb 	bl	8009138 <LL_ADC_IsEnabled>
 8009342:	4603      	mov	r3, r0
 8009344:	2b00      	cmp	r3, #0
 8009346:	d141      	bne.n	80093cc <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009350:	d004      	beq.n	800935c <HAL_ADC_Init+0x114>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	4a77      	ldr	r2, [pc, #476]	@ (8009534 <HAL_ADC_Init+0x2ec>)
 8009358:	4293      	cmp	r3, r2
 800935a:	d10f      	bne.n	800937c <HAL_ADC_Init+0x134>
 800935c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009360:	f7ff feea 	bl	8009138 <LL_ADC_IsEnabled>
 8009364:	4604      	mov	r4, r0
 8009366:	4873      	ldr	r0, [pc, #460]	@ (8009534 <HAL_ADC_Init+0x2ec>)
 8009368:	f7ff fee6 	bl	8009138 <LL_ADC_IsEnabled>
 800936c:	4603      	mov	r3, r0
 800936e:	4323      	orrs	r3, r4
 8009370:	2b00      	cmp	r3, #0
 8009372:	bf0c      	ite	eq
 8009374:	2301      	moveq	r3, #1
 8009376:	2300      	movne	r3, #0
 8009378:	b2db      	uxtb	r3, r3
 800937a:	e012      	b.n	80093a2 <HAL_ADC_Init+0x15a>
 800937c:	486e      	ldr	r0, [pc, #440]	@ (8009538 <HAL_ADC_Init+0x2f0>)
 800937e:	f7ff fedb 	bl	8009138 <LL_ADC_IsEnabled>
 8009382:	4604      	mov	r4, r0
 8009384:	486d      	ldr	r0, [pc, #436]	@ (800953c <HAL_ADC_Init+0x2f4>)
 8009386:	f7ff fed7 	bl	8009138 <LL_ADC_IsEnabled>
 800938a:	4603      	mov	r3, r0
 800938c:	431c      	orrs	r4, r3
 800938e:	486c      	ldr	r0, [pc, #432]	@ (8009540 <HAL_ADC_Init+0x2f8>)
 8009390:	f7ff fed2 	bl	8009138 <LL_ADC_IsEnabled>
 8009394:	4603      	mov	r3, r0
 8009396:	4323      	orrs	r3, r4
 8009398:	2b00      	cmp	r3, #0
 800939a:	bf0c      	ite	eq
 800939c:	2301      	moveq	r3, #1
 800939e:	2300      	movne	r3, #0
 80093a0:	b2db      	uxtb	r3, r3
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d012      	beq.n	80093cc <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80093ae:	d004      	beq.n	80093ba <HAL_ADC_Init+0x172>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a5f      	ldr	r2, [pc, #380]	@ (8009534 <HAL_ADC_Init+0x2ec>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d101      	bne.n	80093be <HAL_ADC_Init+0x176>
 80093ba:	4a62      	ldr	r2, [pc, #392]	@ (8009544 <HAL_ADC_Init+0x2fc>)
 80093bc:	e000      	b.n	80093c0 <HAL_ADC_Init+0x178>
 80093be:	4a62      	ldr	r2, [pc, #392]	@ (8009548 <HAL_ADC_Init+0x300>)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	4619      	mov	r1, r3
 80093c6:	4610      	mov	r0, r2
 80093c8:	f7ff fcc4 	bl	8008d54 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	7f5b      	ldrb	r3, [r3, #29]
 80093d0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80093d6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80093dc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80093e2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80093ea:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80093ec:	4313      	orrs	r3, r2
 80093ee:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	d106      	bne.n	8009408 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093fe:	3b01      	subs	r3, #1
 8009400:	045b      	lsls	r3, r3, #17
 8009402:	69ba      	ldr	r2, [r7, #24]
 8009404:	4313      	orrs	r3, r2
 8009406:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800940c:	2b00      	cmp	r3, #0
 800940e:	d009      	beq.n	8009424 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009414:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800941c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800941e:	69ba      	ldr	r2, [r7, #24]
 8009420:	4313      	orrs	r3, r2
 8009422:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	68da      	ldr	r2, [r3, #12]
 800942a:	4b48      	ldr	r3, [pc, #288]	@ (800954c <HAL_ADC_Init+0x304>)
 800942c:	4013      	ands	r3, r2
 800942e:	687a      	ldr	r2, [r7, #4]
 8009430:	6812      	ldr	r2, [r2, #0]
 8009432:	69b9      	ldr	r1, [r7, #24]
 8009434:	430b      	orrs	r3, r1
 8009436:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	691b      	ldr	r3, [r3, #16]
 800943e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	430a      	orrs	r2, r1
 800944c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4618      	mov	r0, r3
 8009454:	f7ff fee5 	bl	8009222 <LL_ADC_INJ_IsConversionOngoing>
 8009458:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d17f      	bne.n	8009560 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d17c      	bne.n	8009560 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800946a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009472:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009474:	4313      	orrs	r3, r2
 8009476:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	68db      	ldr	r3, [r3, #12]
 800947e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009482:	f023 0302 	bic.w	r3, r3, #2
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	6812      	ldr	r2, [r2, #0]
 800948a:	69b9      	ldr	r1, [r7, #24]
 800948c:	430b      	orrs	r3, r1
 800948e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	691b      	ldr	r3, [r3, #16]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d017      	beq.n	80094c8 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	691a      	ldr	r2, [r3, #16]
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80094a6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80094b0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80094b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80094b8:	687a      	ldr	r2, [r7, #4]
 80094ba:	6911      	ldr	r1, [r2, #16]
 80094bc:	687a      	ldr	r2, [r7, #4]
 80094be:	6812      	ldr	r2, [r2, #0]
 80094c0:	430b      	orrs	r3, r1
 80094c2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80094c6:	e013      	b.n	80094f0 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	691a      	ldr	r2, [r3, #16]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80094d6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80094e0:	687a      	ldr	r2, [r7, #4]
 80094e2:	6812      	ldr	r2, [r2, #0]
 80094e4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80094e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80094ec:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	d12a      	bne.n	8009550 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	691b      	ldr	r3, [r3, #16]
 8009500:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009504:	f023 0304 	bic.w	r3, r3, #4
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800950c:	687a      	ldr	r2, [r7, #4]
 800950e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009510:	4311      	orrs	r1, r2
 8009512:	687a      	ldr	r2, [r7, #4]
 8009514:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8009516:	4311      	orrs	r1, r2
 8009518:	687a      	ldr	r2, [r7, #4]
 800951a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800951c:	430a      	orrs	r2, r1
 800951e:	431a      	orrs	r2, r3
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f042 0201 	orr.w	r2, r2, #1
 8009528:	611a      	str	r2, [r3, #16]
 800952a:	e019      	b.n	8009560 <HAL_ADC_Init+0x318>
 800952c:	20000054 	.word	0x20000054
 8009530:	053e2d63 	.word	0x053e2d63
 8009534:	50000100 	.word	0x50000100
 8009538:	50000400 	.word	0x50000400
 800953c:	50000500 	.word	0x50000500
 8009540:	50000600 	.word	0x50000600
 8009544:	50000300 	.word	0x50000300
 8009548:	50000700 	.word	0x50000700
 800954c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	691a      	ldr	r2, [r3, #16]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f022 0201 	bic.w	r2, r2, #1
 800955e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	695b      	ldr	r3, [r3, #20]
 8009564:	2b01      	cmp	r3, #1
 8009566:	d10c      	bne.n	8009582 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800956e:	f023 010f 	bic.w	r1, r3, #15
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6a1b      	ldr	r3, [r3, #32]
 8009576:	1e5a      	subs	r2, r3, #1
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	430a      	orrs	r2, r1
 800957e:	631a      	str	r2, [r3, #48]	@ 0x30
 8009580:	e007      	b.n	8009592 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f022 020f 	bic.w	r2, r2, #15
 8009590:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009596:	f023 0303 	bic.w	r3, r3, #3
 800959a:	f043 0201 	orr.w	r2, r3, #1
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80095a2:	e007      	b.n	80095b4 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095a8:	f043 0210 	orr.w	r2, r3, #16
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80095b0:	2301      	movs	r3, #1
 80095b2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80095b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3724      	adds	r7, #36	@ 0x24
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd90      	pop	{r4, r7, pc}
 80095be:	bf00      	nop

080095c0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b086      	sub	sp, #24
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80095d0:	d004      	beq.n	80095dc <HAL_ADC_Start+0x1c>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a67      	ldr	r2, [pc, #412]	@ (8009774 <HAL_ADC_Start+0x1b4>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d101      	bne.n	80095e0 <HAL_ADC_Start+0x20>
 80095dc:	4b66      	ldr	r3, [pc, #408]	@ (8009778 <HAL_ADC_Start+0x1b8>)
 80095de:	e000      	b.n	80095e2 <HAL_ADC_Start+0x22>
 80095e0:	4b66      	ldr	r3, [pc, #408]	@ (800977c <HAL_ADC_Start+0x1bc>)
 80095e2:	4618      	mov	r0, r3
 80095e4:	f7ff fd16 	bl	8009014 <LL_ADC_GetMultimode>
 80095e8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4618      	mov	r0, r3
 80095f0:	f7ff fdf0 	bl	80091d4 <LL_ADC_REG_IsConversionOngoing>
 80095f4:	4603      	mov	r3, r0
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	f040 80b4 	bne.w	8009764 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009602:	2b01      	cmp	r3, #1
 8009604:	d101      	bne.n	800960a <HAL_ADC_Start+0x4a>
 8009606:	2302      	movs	r3, #2
 8009608:	e0af      	b.n	800976a <HAL_ADC_Start+0x1aa>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2201      	movs	r2, #1
 800960e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 fefc 	bl	800a410 <ADC_Enable>
 8009618:	4603      	mov	r3, r0
 800961a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800961c:	7dfb      	ldrb	r3, [r7, #23]
 800961e:	2b00      	cmp	r3, #0
 8009620:	f040 809b 	bne.w	800975a <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009628:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800962c:	f023 0301 	bic.w	r3, r3, #1
 8009630:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a4d      	ldr	r2, [pc, #308]	@ (8009774 <HAL_ADC_Start+0x1b4>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d009      	beq.n	8009656 <HAL_ADC_Start+0x96>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	4a4e      	ldr	r2, [pc, #312]	@ (8009780 <HAL_ADC_Start+0x1c0>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d002      	beq.n	8009652 <HAL_ADC_Start+0x92>
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	e003      	b.n	800965a <HAL_ADC_Start+0x9a>
 8009652:	4b4c      	ldr	r3, [pc, #304]	@ (8009784 <HAL_ADC_Start+0x1c4>)
 8009654:	e001      	b.n	800965a <HAL_ADC_Start+0x9a>
 8009656:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800965a:	687a      	ldr	r2, [r7, #4]
 800965c:	6812      	ldr	r2, [r2, #0]
 800965e:	4293      	cmp	r3, r2
 8009660:	d002      	beq.n	8009668 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d105      	bne.n	8009674 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800966c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009678:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800967c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009680:	d106      	bne.n	8009690 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009686:	f023 0206 	bic.w	r2, r3, #6
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	661a      	str	r2, [r3, #96]	@ 0x60
 800968e:	e002      	b.n	8009696 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2200      	movs	r2, #0
 8009694:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	221c      	movs	r2, #28
 800969c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2200      	movs	r2, #0
 80096a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4a32      	ldr	r2, [pc, #200]	@ (8009774 <HAL_ADC_Start+0x1b4>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d009      	beq.n	80096c4 <HAL_ADC_Start+0x104>
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	4a32      	ldr	r2, [pc, #200]	@ (8009780 <HAL_ADC_Start+0x1c0>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d002      	beq.n	80096c0 <HAL_ADC_Start+0x100>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	e003      	b.n	80096c8 <HAL_ADC_Start+0x108>
 80096c0:	4b30      	ldr	r3, [pc, #192]	@ (8009784 <HAL_ADC_Start+0x1c4>)
 80096c2:	e001      	b.n	80096c8 <HAL_ADC_Start+0x108>
 80096c4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80096c8:	687a      	ldr	r2, [r7, #4]
 80096ca:	6812      	ldr	r2, [r2, #0]
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d008      	beq.n	80096e2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d005      	beq.n	80096e2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	2b05      	cmp	r3, #5
 80096da:	d002      	beq.n	80096e2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	2b09      	cmp	r3, #9
 80096e0:	d114      	bne.n	800970c <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	68db      	ldr	r3, [r3, #12]
 80096e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d007      	beq.n	8009700 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096f4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80096f8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	4618      	mov	r0, r3
 8009706:	f7ff fd3d 	bl	8009184 <LL_ADC_REG_StartConversion>
 800970a:	e02d      	b.n	8009768 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009710:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a15      	ldr	r2, [pc, #84]	@ (8009774 <HAL_ADC_Start+0x1b4>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d009      	beq.n	8009736 <HAL_ADC_Start+0x176>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a16      	ldr	r2, [pc, #88]	@ (8009780 <HAL_ADC_Start+0x1c0>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d002      	beq.n	8009732 <HAL_ADC_Start+0x172>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	e003      	b.n	800973a <HAL_ADC_Start+0x17a>
 8009732:	4b14      	ldr	r3, [pc, #80]	@ (8009784 <HAL_ADC_Start+0x1c4>)
 8009734:	e001      	b.n	800973a <HAL_ADC_Start+0x17a>
 8009736:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800973a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	68db      	ldr	r3, [r3, #12]
 8009740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009744:	2b00      	cmp	r3, #0
 8009746:	d00f      	beq.n	8009768 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800974c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009750:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009758:	e006      	b.n	8009768 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8009762:	e001      	b.n	8009768 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009764:	2302      	movs	r3, #2
 8009766:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8009768:	7dfb      	ldrb	r3, [r7, #23]
}
 800976a:	4618      	mov	r0, r3
 800976c:	3718      	adds	r7, #24
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}
 8009772:	bf00      	nop
 8009774:	50000100 	.word	0x50000100
 8009778:	50000300 	.word	0x50000300
 800977c:	50000700 	.word	0x50000700
 8009780:	50000500 	.word	0x50000500
 8009784:	50000400 	.word	0x50000400

08009788 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009796:	2b01      	cmp	r3, #1
 8009798:	d101      	bne.n	800979e <HAL_ADC_Stop+0x16>
 800979a:	2302      	movs	r3, #2
 800979c:	e023      	b.n	80097e6 <HAL_ADC_Stop+0x5e>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2201      	movs	r2, #1
 80097a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80097a6:	2103      	movs	r1, #3
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 fd75 	bl	800a298 <ADC_ConversionStop>
 80097ae:	4603      	mov	r3, r0
 80097b0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80097b2:	7bfb      	ldrb	r3, [r7, #15]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d111      	bne.n	80097dc <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f000 febf 	bl	800a53c <ADC_Disable>
 80097be:	4603      	mov	r3, r0
 80097c0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80097c2:	7bfb      	ldrb	r3, [r7, #15]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d109      	bne.n	80097dc <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097cc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80097d0:	f023 0301 	bic.w	r3, r3, #1
 80097d4:	f043 0201 	orr.w	r2, r3, #1
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80097e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3710      	adds	r7, #16
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}
	...

080097f0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b088      	sub	sp, #32
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009802:	d004      	beq.n	800980e <HAL_ADC_PollForConversion+0x1e>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a77      	ldr	r2, [pc, #476]	@ (80099e8 <HAL_ADC_PollForConversion+0x1f8>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d101      	bne.n	8009812 <HAL_ADC_PollForConversion+0x22>
 800980e:	4b77      	ldr	r3, [pc, #476]	@ (80099ec <HAL_ADC_PollForConversion+0x1fc>)
 8009810:	e000      	b.n	8009814 <HAL_ADC_PollForConversion+0x24>
 8009812:	4b77      	ldr	r3, [pc, #476]	@ (80099f0 <HAL_ADC_PollForConversion+0x200>)
 8009814:	4618      	mov	r0, r3
 8009816:	f7ff fbfd 	bl	8009014 <LL_ADC_GetMultimode>
 800981a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	699b      	ldr	r3, [r3, #24]
 8009820:	2b08      	cmp	r3, #8
 8009822:	d102      	bne.n	800982a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8009824:	2308      	movs	r3, #8
 8009826:	61fb      	str	r3, [r7, #28]
 8009828:	e037      	b.n	800989a <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d005      	beq.n	800983c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	2b05      	cmp	r3, #5
 8009834:	d002      	beq.n	800983c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	2b09      	cmp	r3, #9
 800983a:	d111      	bne.n	8009860 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	68db      	ldr	r3, [r3, #12]
 8009842:	f003 0301 	and.w	r3, r3, #1
 8009846:	2b00      	cmp	r3, #0
 8009848:	d007      	beq.n	800985a <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800984e:	f043 0220 	orr.w	r2, r3, #32
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8009856:	2301      	movs	r3, #1
 8009858:	e0c1      	b.n	80099de <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800985a:	2304      	movs	r3, #4
 800985c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800985e:	e01c      	b.n	800989a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009868:	d004      	beq.n	8009874 <HAL_ADC_PollForConversion+0x84>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4a5e      	ldr	r2, [pc, #376]	@ (80099e8 <HAL_ADC_PollForConversion+0x1f8>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d101      	bne.n	8009878 <HAL_ADC_PollForConversion+0x88>
 8009874:	4b5d      	ldr	r3, [pc, #372]	@ (80099ec <HAL_ADC_PollForConversion+0x1fc>)
 8009876:	e000      	b.n	800987a <HAL_ADC_PollForConversion+0x8a>
 8009878:	4b5d      	ldr	r3, [pc, #372]	@ (80099f0 <HAL_ADC_PollForConversion+0x200>)
 800987a:	4618      	mov	r0, r3
 800987c:	f7ff fbd8 	bl	8009030 <LL_ADC_GetMultiDMATransfer>
 8009880:	4603      	mov	r3, r0
 8009882:	2b00      	cmp	r3, #0
 8009884:	d007      	beq.n	8009896 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800988a:	f043 0220 	orr.w	r2, r3, #32
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8009892:	2301      	movs	r3, #1
 8009894:	e0a3      	b.n	80099de <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8009896:	2304      	movs	r3, #4
 8009898:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800989a:	f7ff fa4f 	bl	8008d3c <HAL_GetTick>
 800989e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80098a0:	e021      	b.n	80098e6 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098a8:	d01d      	beq.n	80098e6 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80098aa:	f7ff fa47 	bl	8008d3c <HAL_GetTick>
 80098ae:	4602      	mov	r2, r0
 80098b0:	693b      	ldr	r3, [r7, #16]
 80098b2:	1ad3      	subs	r3, r2, r3
 80098b4:	683a      	ldr	r2, [r7, #0]
 80098b6:	429a      	cmp	r2, r3
 80098b8:	d302      	bcc.n	80098c0 <HAL_ADC_PollForConversion+0xd0>
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d112      	bne.n	80098e6 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	681a      	ldr	r2, [r3, #0]
 80098c6:	69fb      	ldr	r3, [r7, #28]
 80098c8:	4013      	ands	r3, r2
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d10b      	bne.n	80098e6 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098d2:	f043 0204 	orr.w	r2, r3, #4
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2200      	movs	r2, #0
 80098de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80098e2:	2303      	movs	r3, #3
 80098e4:	e07b      	b.n	80099de <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	681a      	ldr	r2, [r3, #0]
 80098ec:	69fb      	ldr	r3, [r7, #28]
 80098ee:	4013      	ands	r3, r2
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d0d6      	beq.n	80098a2 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098f8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4618      	mov	r0, r3
 8009906:	f7ff faf7 	bl	8008ef8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800990a:	4603      	mov	r3, r0
 800990c:	2b00      	cmp	r3, #0
 800990e:	d01c      	beq.n	800994a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	7f5b      	ldrb	r3, [r3, #29]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d118      	bne.n	800994a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f003 0308 	and.w	r3, r3, #8
 8009922:	2b08      	cmp	r3, #8
 8009924:	d111      	bne.n	800994a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800992a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009936:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800993a:	2b00      	cmp	r3, #0
 800993c:	d105      	bne.n	800994a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009942:	f043 0201 	orr.w	r2, r3, #1
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	4a26      	ldr	r2, [pc, #152]	@ (80099e8 <HAL_ADC_PollForConversion+0x1f8>)
 8009950:	4293      	cmp	r3, r2
 8009952:	d009      	beq.n	8009968 <HAL_ADC_PollForConversion+0x178>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4a26      	ldr	r2, [pc, #152]	@ (80099f4 <HAL_ADC_PollForConversion+0x204>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d002      	beq.n	8009964 <HAL_ADC_PollForConversion+0x174>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	e003      	b.n	800996c <HAL_ADC_PollForConversion+0x17c>
 8009964:	4b24      	ldr	r3, [pc, #144]	@ (80099f8 <HAL_ADC_PollForConversion+0x208>)
 8009966:	e001      	b.n	800996c <HAL_ADC_PollForConversion+0x17c>
 8009968:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	6812      	ldr	r2, [r2, #0]
 8009970:	4293      	cmp	r3, r2
 8009972:	d008      	beq.n	8009986 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d005      	beq.n	8009986 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	2b05      	cmp	r3, #5
 800997e:	d002      	beq.n	8009986 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	2b09      	cmp	r3, #9
 8009984:	d104      	bne.n	8009990 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	68db      	ldr	r3, [r3, #12]
 800998c:	61bb      	str	r3, [r7, #24]
 800998e:	e014      	b.n	80099ba <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a14      	ldr	r2, [pc, #80]	@ (80099e8 <HAL_ADC_PollForConversion+0x1f8>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d009      	beq.n	80099ae <HAL_ADC_PollForConversion+0x1be>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	4a15      	ldr	r2, [pc, #84]	@ (80099f4 <HAL_ADC_PollForConversion+0x204>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d002      	beq.n	80099aa <HAL_ADC_PollForConversion+0x1ba>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	e003      	b.n	80099b2 <HAL_ADC_PollForConversion+0x1c2>
 80099aa:	4b13      	ldr	r3, [pc, #76]	@ (80099f8 <HAL_ADC_PollForConversion+0x208>)
 80099ac:	e001      	b.n	80099b2 <HAL_ADC_PollForConversion+0x1c2>
 80099ae:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80099b2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	68db      	ldr	r3, [r3, #12]
 80099b8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80099ba:	69fb      	ldr	r3, [r7, #28]
 80099bc:	2b08      	cmp	r3, #8
 80099be:	d104      	bne.n	80099ca <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	2208      	movs	r2, #8
 80099c6:	601a      	str	r2, [r3, #0]
 80099c8:	e008      	b.n	80099dc <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80099ca:	69bb      	ldr	r3, [r7, #24]
 80099cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d103      	bne.n	80099dc <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	220c      	movs	r2, #12
 80099da:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80099dc:	2300      	movs	r3, #0
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3720      	adds	r7, #32
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}
 80099e6:	bf00      	nop
 80099e8:	50000100 	.word	0x50000100
 80099ec:	50000300 	.word	0x50000300
 80099f0:	50000700 	.word	0x50000700
 80099f4:	50000500 	.word	0x50000500
 80099f8:	50000400 	.word	0x50000400

080099fc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b083      	sub	sp, #12
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	370c      	adds	r7, #12
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr
	...

08009a18 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b0b6      	sub	sp, #216	@ 0xd8
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
 8009a20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009a22:	2300      	movs	r3, #0
 8009a24:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	d102      	bne.n	8009a3c <HAL_ADC_ConfigChannel+0x24>
 8009a36:	2302      	movs	r3, #2
 8009a38:	f000 bc13 	b.w	800a262 <HAL_ADC_ConfigChannel+0x84a>
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f7ff fbc3 	bl	80091d4 <LL_ADC_REG_IsConversionOngoing>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	f040 83f3 	bne.w	800a23c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6818      	ldr	r0, [r3, #0]
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	6859      	ldr	r1, [r3, #4]
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	461a      	mov	r2, r3
 8009a64:	f7ff fa5b 	bl	8008f1e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f7ff fbb1 	bl	80091d4 <LL_ADC_REG_IsConversionOngoing>
 8009a72:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f7ff fbd1 	bl	8009222 <LL_ADC_INJ_IsConversionOngoing>
 8009a80:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009a84:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	f040 81d9 	bne.w	8009e40 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009a8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	f040 81d4 	bne.w	8009e40 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	689b      	ldr	r3, [r3, #8]
 8009a9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009aa0:	d10f      	bne.n	8009ac2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6818      	ldr	r0, [r3, #0]
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	4619      	mov	r1, r3
 8009aae:	f7ff fa62 	bl	8008f76 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8009aba:	4618      	mov	r0, r3
 8009abc:	f7ff fa09 	bl	8008ed2 <LL_ADC_SetSamplingTimeCommonConfig>
 8009ac0:	e00e      	b.n	8009ae0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6818      	ldr	r0, [r3, #0]
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	6819      	ldr	r1, [r3, #0]
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	689b      	ldr	r3, [r3, #8]
 8009ace:	461a      	mov	r2, r3
 8009ad0:	f7ff fa51 	bl	8008f76 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	2100      	movs	r1, #0
 8009ada:	4618      	mov	r0, r3
 8009adc:	f7ff f9f9 	bl	8008ed2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	695a      	ldr	r2, [r3, #20]
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	68db      	ldr	r3, [r3, #12]
 8009aea:	08db      	lsrs	r3, r3, #3
 8009aec:	f003 0303 	and.w	r3, r3, #3
 8009af0:	005b      	lsls	r3, r3, #1
 8009af2:	fa02 f303 	lsl.w	r3, r2, r3
 8009af6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	691b      	ldr	r3, [r3, #16]
 8009afe:	2b04      	cmp	r3, #4
 8009b00:	d022      	beq.n	8009b48 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6818      	ldr	r0, [r3, #0]
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	6919      	ldr	r1, [r3, #16]
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	681a      	ldr	r2, [r3, #0]
 8009b0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009b12:	f7ff f953 	bl	8008dbc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6818      	ldr	r0, [r3, #0]
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	6919      	ldr	r1, [r3, #16]
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	699b      	ldr	r3, [r3, #24]
 8009b22:	461a      	mov	r2, r3
 8009b24:	f7ff f99f 	bl	8008e66 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6818      	ldr	r0, [r3, #0]
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8009b34:	2b01      	cmp	r3, #1
 8009b36:	d102      	bne.n	8009b3e <HAL_ADC_ConfigChannel+0x126>
 8009b38:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009b3c:	e000      	b.n	8009b40 <HAL_ADC_ConfigChannel+0x128>
 8009b3e:	2300      	movs	r3, #0
 8009b40:	461a      	mov	r2, r3
 8009b42:	f7ff f9ab 	bl	8008e9c <LL_ADC_SetOffsetSaturation>
 8009b46:	e17b      	b.n	8009e40 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	2100      	movs	r1, #0
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f7ff f958 	bl	8008e04 <LL_ADC_GetOffsetChannel>
 8009b54:	4603      	mov	r3, r0
 8009b56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d10a      	bne.n	8009b74 <HAL_ADC_ConfigChannel+0x15c>
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	2100      	movs	r1, #0
 8009b64:	4618      	mov	r0, r3
 8009b66:	f7ff f94d 	bl	8008e04 <LL_ADC_GetOffsetChannel>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	0e9b      	lsrs	r3, r3, #26
 8009b6e:	f003 021f 	and.w	r2, r3, #31
 8009b72:	e01e      	b.n	8009bb2 <HAL_ADC_ConfigChannel+0x19a>
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	2100      	movs	r1, #0
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f7ff f942 	bl	8008e04 <LL_ADC_GetOffsetChannel>
 8009b80:	4603      	mov	r3, r0
 8009b82:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b86:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b8a:	fa93 f3a3 	rbit	r3, r3
 8009b8e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009b92:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009b96:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8009b9a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d101      	bne.n	8009ba6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8009ba2:	2320      	movs	r3, #32
 8009ba4:	e004      	b.n	8009bb0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8009ba6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009baa:	fab3 f383 	clz	r3, r3
 8009bae:	b2db      	uxtb	r3, r3
 8009bb0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d105      	bne.n	8009bca <HAL_ADC_ConfigChannel+0x1b2>
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	0e9b      	lsrs	r3, r3, #26
 8009bc4:	f003 031f 	and.w	r3, r3, #31
 8009bc8:	e018      	b.n	8009bfc <HAL_ADC_ConfigChannel+0x1e4>
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bd2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009bd6:	fa93 f3a3 	rbit	r3, r3
 8009bda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8009bde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009be2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8009be6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d101      	bne.n	8009bf2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8009bee:	2320      	movs	r3, #32
 8009bf0:	e004      	b.n	8009bfc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8009bf2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009bf6:	fab3 f383 	clz	r3, r3
 8009bfa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009bfc:	429a      	cmp	r2, r3
 8009bfe:	d106      	bne.n	8009c0e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	2200      	movs	r2, #0
 8009c06:	2100      	movs	r1, #0
 8009c08:	4618      	mov	r0, r3
 8009c0a:	f7ff f911 	bl	8008e30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	2101      	movs	r1, #1
 8009c14:	4618      	mov	r0, r3
 8009c16:	f7ff f8f5 	bl	8008e04 <LL_ADC_GetOffsetChannel>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d10a      	bne.n	8009c3a <HAL_ADC_ConfigChannel+0x222>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	2101      	movs	r1, #1
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f7ff f8ea 	bl	8008e04 <LL_ADC_GetOffsetChannel>
 8009c30:	4603      	mov	r3, r0
 8009c32:	0e9b      	lsrs	r3, r3, #26
 8009c34:	f003 021f 	and.w	r2, r3, #31
 8009c38:	e01e      	b.n	8009c78 <HAL_ADC_ConfigChannel+0x260>
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	2101      	movs	r1, #1
 8009c40:	4618      	mov	r0, r3
 8009c42:	f7ff f8df 	bl	8008e04 <LL_ADC_GetOffsetChannel>
 8009c46:	4603      	mov	r3, r0
 8009c48:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c4c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009c50:	fa93 f3a3 	rbit	r3, r3
 8009c54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8009c58:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009c5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8009c60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d101      	bne.n	8009c6c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8009c68:	2320      	movs	r3, #32
 8009c6a:	e004      	b.n	8009c76 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8009c6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009c70:	fab3 f383 	clz	r3, r3
 8009c74:	b2db      	uxtb	r3, r3
 8009c76:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d105      	bne.n	8009c90 <HAL_ADC_ConfigChannel+0x278>
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	0e9b      	lsrs	r3, r3, #26
 8009c8a:	f003 031f 	and.w	r3, r3, #31
 8009c8e:	e018      	b.n	8009cc2 <HAL_ADC_ConfigChannel+0x2aa>
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009c9c:	fa93 f3a3 	rbit	r3, r3
 8009ca0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8009ca4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009ca8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8009cac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d101      	bne.n	8009cb8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8009cb4:	2320      	movs	r3, #32
 8009cb6:	e004      	b.n	8009cc2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8009cb8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009cbc:	fab3 f383 	clz	r3, r3
 8009cc0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009cc2:	429a      	cmp	r2, r3
 8009cc4:	d106      	bne.n	8009cd4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	2101      	movs	r1, #1
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f7ff f8ae 	bl	8008e30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	2102      	movs	r1, #2
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f7ff f892 	bl	8008e04 <LL_ADC_GetOffsetChannel>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d10a      	bne.n	8009d00 <HAL_ADC_ConfigChannel+0x2e8>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	2102      	movs	r1, #2
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f7ff f887 	bl	8008e04 <LL_ADC_GetOffsetChannel>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	0e9b      	lsrs	r3, r3, #26
 8009cfa:	f003 021f 	and.w	r2, r3, #31
 8009cfe:	e01e      	b.n	8009d3e <HAL_ADC_ConfigChannel+0x326>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	2102      	movs	r1, #2
 8009d06:	4618      	mov	r0, r3
 8009d08:	f7ff f87c 	bl	8008e04 <LL_ADC_GetOffsetChannel>
 8009d0c:	4603      	mov	r3, r0
 8009d0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009d16:	fa93 f3a3 	rbit	r3, r3
 8009d1a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8009d1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009d22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8009d26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d101      	bne.n	8009d32 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8009d2e:	2320      	movs	r3, #32
 8009d30:	e004      	b.n	8009d3c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8009d32:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009d36:	fab3 f383 	clz	r3, r3
 8009d3a:	b2db      	uxtb	r3, r3
 8009d3c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d105      	bne.n	8009d56 <HAL_ADC_ConfigChannel+0x33e>
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	0e9b      	lsrs	r3, r3, #26
 8009d50:	f003 031f 	and.w	r3, r3, #31
 8009d54:	e016      	b.n	8009d84 <HAL_ADC_ConfigChannel+0x36c>
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009d62:	fa93 f3a3 	rbit	r3, r3
 8009d66:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8009d68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009d6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8009d6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d101      	bne.n	8009d7a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8009d76:	2320      	movs	r3, #32
 8009d78:	e004      	b.n	8009d84 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8009d7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009d7e:	fab3 f383 	clz	r3, r3
 8009d82:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009d84:	429a      	cmp	r2, r3
 8009d86:	d106      	bne.n	8009d96 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	2102      	movs	r1, #2
 8009d90:	4618      	mov	r0, r3
 8009d92:	f7ff f84d 	bl	8008e30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	2103      	movs	r1, #3
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	f7ff f831 	bl	8008e04 <LL_ADC_GetOffsetChannel>
 8009da2:	4603      	mov	r3, r0
 8009da4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d10a      	bne.n	8009dc2 <HAL_ADC_ConfigChannel+0x3aa>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	2103      	movs	r1, #3
 8009db2:	4618      	mov	r0, r3
 8009db4:	f7ff f826 	bl	8008e04 <LL_ADC_GetOffsetChannel>
 8009db8:	4603      	mov	r3, r0
 8009dba:	0e9b      	lsrs	r3, r3, #26
 8009dbc:	f003 021f 	and.w	r2, r3, #31
 8009dc0:	e017      	b.n	8009df2 <HAL_ADC_ConfigChannel+0x3da>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	2103      	movs	r1, #3
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f7ff f81b 	bl	8008e04 <LL_ADC_GetOffsetChannel>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009dd2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009dd4:	fa93 f3a3 	rbit	r3, r3
 8009dd8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8009dda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009ddc:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8009dde:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d101      	bne.n	8009de8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8009de4:	2320      	movs	r3, #32
 8009de6:	e003      	b.n	8009df0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8009de8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009dea:	fab3 f383 	clz	r3, r3
 8009dee:	b2db      	uxtb	r3, r3
 8009df0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d105      	bne.n	8009e0a <HAL_ADC_ConfigChannel+0x3f2>
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	0e9b      	lsrs	r3, r3, #26
 8009e04:	f003 031f 	and.w	r3, r3, #31
 8009e08:	e011      	b.n	8009e2e <HAL_ADC_ConfigChannel+0x416>
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009e12:	fa93 f3a3 	rbit	r3, r3
 8009e16:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8009e18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8009e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d101      	bne.n	8009e26 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8009e22:	2320      	movs	r3, #32
 8009e24:	e003      	b.n	8009e2e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8009e26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e28:	fab3 f383 	clz	r3, r3
 8009e2c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d106      	bne.n	8009e40 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	2200      	movs	r2, #0
 8009e38:	2103      	movs	r1, #3
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	f7fe fff8 	bl	8008e30 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4618      	mov	r0, r3
 8009e46:	f7ff f977 	bl	8009138 <LL_ADC_IsEnabled>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	f040 813d 	bne.w	800a0cc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6818      	ldr	r0, [r3, #0]
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	6819      	ldr	r1, [r3, #0]
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	68db      	ldr	r3, [r3, #12]
 8009e5e:	461a      	mov	r2, r3
 8009e60:	f7ff f8b4 	bl	8008fcc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	68db      	ldr	r3, [r3, #12]
 8009e68:	4aa2      	ldr	r2, [pc, #648]	@ (800a0f4 <HAL_ADC_ConfigChannel+0x6dc>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	f040 812e 	bne.w	800a0cc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d10b      	bne.n	8009e98 <HAL_ADC_ConfigChannel+0x480>
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	0e9b      	lsrs	r3, r3, #26
 8009e86:	3301      	adds	r3, #1
 8009e88:	f003 031f 	and.w	r3, r3, #31
 8009e8c:	2b09      	cmp	r3, #9
 8009e8e:	bf94      	ite	ls
 8009e90:	2301      	movls	r3, #1
 8009e92:	2300      	movhi	r3, #0
 8009e94:	b2db      	uxtb	r3, r3
 8009e96:	e019      	b.n	8009ecc <HAL_ADC_ConfigChannel+0x4b4>
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ea0:	fa93 f3a3 	rbit	r3, r3
 8009ea4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8009ea6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ea8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8009eaa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d101      	bne.n	8009eb4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8009eb0:	2320      	movs	r3, #32
 8009eb2:	e003      	b.n	8009ebc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8009eb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009eb6:	fab3 f383 	clz	r3, r3
 8009eba:	b2db      	uxtb	r3, r3
 8009ebc:	3301      	adds	r3, #1
 8009ebe:	f003 031f 	and.w	r3, r3, #31
 8009ec2:	2b09      	cmp	r3, #9
 8009ec4:	bf94      	ite	ls
 8009ec6:	2301      	movls	r3, #1
 8009ec8:	2300      	movhi	r3, #0
 8009eca:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d079      	beq.n	8009fc4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d107      	bne.n	8009eec <HAL_ADC_ConfigChannel+0x4d4>
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	0e9b      	lsrs	r3, r3, #26
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	069b      	lsls	r3, r3, #26
 8009ee6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009eea:	e015      	b.n	8009f18 <HAL_ADC_ConfigChannel+0x500>
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ef2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ef4:	fa93 f3a3 	rbit	r3, r3
 8009ef8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8009efa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009efc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8009efe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d101      	bne.n	8009f08 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8009f04:	2320      	movs	r3, #32
 8009f06:	e003      	b.n	8009f10 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8009f08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f0a:	fab3 f383 	clz	r3, r3
 8009f0e:	b2db      	uxtb	r3, r3
 8009f10:	3301      	adds	r3, #1
 8009f12:	069b      	lsls	r3, r3, #26
 8009f14:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d109      	bne.n	8009f38 <HAL_ADC_ConfigChannel+0x520>
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	0e9b      	lsrs	r3, r3, #26
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	f003 031f 	and.w	r3, r3, #31
 8009f30:	2101      	movs	r1, #1
 8009f32:	fa01 f303 	lsl.w	r3, r1, r3
 8009f36:	e017      	b.n	8009f68 <HAL_ADC_ConfigChannel+0x550>
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f40:	fa93 f3a3 	rbit	r3, r3
 8009f44:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8009f46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f48:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8009f4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d101      	bne.n	8009f54 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8009f50:	2320      	movs	r3, #32
 8009f52:	e003      	b.n	8009f5c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8009f54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f56:	fab3 f383 	clz	r3, r3
 8009f5a:	b2db      	uxtb	r3, r3
 8009f5c:	3301      	adds	r3, #1
 8009f5e:	f003 031f 	and.w	r3, r3, #31
 8009f62:	2101      	movs	r1, #1
 8009f64:	fa01 f303 	lsl.w	r3, r1, r3
 8009f68:	ea42 0103 	orr.w	r1, r2, r3
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d10a      	bne.n	8009f8e <HAL_ADC_ConfigChannel+0x576>
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	0e9b      	lsrs	r3, r3, #26
 8009f7e:	3301      	adds	r3, #1
 8009f80:	f003 021f 	and.w	r2, r3, #31
 8009f84:	4613      	mov	r3, r2
 8009f86:	005b      	lsls	r3, r3, #1
 8009f88:	4413      	add	r3, r2
 8009f8a:	051b      	lsls	r3, r3, #20
 8009f8c:	e018      	b.n	8009fc0 <HAL_ADC_ConfigChannel+0x5a8>
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f96:	fa93 f3a3 	rbit	r3, r3
 8009f9a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8009f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8009fa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d101      	bne.n	8009faa <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8009fa6:	2320      	movs	r3, #32
 8009fa8:	e003      	b.n	8009fb2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8009faa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fac:	fab3 f383 	clz	r3, r3
 8009fb0:	b2db      	uxtb	r3, r3
 8009fb2:	3301      	adds	r3, #1
 8009fb4:	f003 021f 	and.w	r2, r3, #31
 8009fb8:	4613      	mov	r3, r2
 8009fba:	005b      	lsls	r3, r3, #1
 8009fbc:	4413      	add	r3, r2
 8009fbe:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009fc0:	430b      	orrs	r3, r1
 8009fc2:	e07e      	b.n	800a0c2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d107      	bne.n	8009fe0 <HAL_ADC_ConfigChannel+0x5c8>
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	0e9b      	lsrs	r3, r3, #26
 8009fd6:	3301      	adds	r3, #1
 8009fd8:	069b      	lsls	r3, r3, #26
 8009fda:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009fde:	e015      	b.n	800a00c <HAL_ADC_ConfigChannel+0x5f4>
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fe8:	fa93 f3a3 	rbit	r3, r3
 8009fec:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8009fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8009ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d101      	bne.n	8009ffc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8009ff8:	2320      	movs	r3, #32
 8009ffa:	e003      	b.n	800a004 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8009ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ffe:	fab3 f383 	clz	r3, r3
 800a002:	b2db      	uxtb	r3, r3
 800a004:	3301      	adds	r3, #1
 800a006:	069b      	lsls	r3, r3, #26
 800a008:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a014:	2b00      	cmp	r3, #0
 800a016:	d109      	bne.n	800a02c <HAL_ADC_ConfigChannel+0x614>
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	0e9b      	lsrs	r3, r3, #26
 800a01e:	3301      	adds	r3, #1
 800a020:	f003 031f 	and.w	r3, r3, #31
 800a024:	2101      	movs	r1, #1
 800a026:	fa01 f303 	lsl.w	r3, r1, r3
 800a02a:	e017      	b.n	800a05c <HAL_ADC_ConfigChannel+0x644>
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a032:	6a3b      	ldr	r3, [r7, #32]
 800a034:	fa93 f3a3 	rbit	r3, r3
 800a038:	61fb      	str	r3, [r7, #28]
  return result;
 800a03a:	69fb      	ldr	r3, [r7, #28]
 800a03c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800a03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a040:	2b00      	cmp	r3, #0
 800a042:	d101      	bne.n	800a048 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800a044:	2320      	movs	r3, #32
 800a046:	e003      	b.n	800a050 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800a048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a04a:	fab3 f383 	clz	r3, r3
 800a04e:	b2db      	uxtb	r3, r3
 800a050:	3301      	adds	r3, #1
 800a052:	f003 031f 	and.w	r3, r3, #31
 800a056:	2101      	movs	r1, #1
 800a058:	fa01 f303 	lsl.w	r3, r1, r3
 800a05c:	ea42 0103 	orr.w	r1, r2, r3
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d10d      	bne.n	800a088 <HAL_ADC_ConfigChannel+0x670>
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	0e9b      	lsrs	r3, r3, #26
 800a072:	3301      	adds	r3, #1
 800a074:	f003 021f 	and.w	r2, r3, #31
 800a078:	4613      	mov	r3, r2
 800a07a:	005b      	lsls	r3, r3, #1
 800a07c:	4413      	add	r3, r2
 800a07e:	3b1e      	subs	r3, #30
 800a080:	051b      	lsls	r3, r3, #20
 800a082:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a086:	e01b      	b.n	800a0c0 <HAL_ADC_ConfigChannel+0x6a8>
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	fa93 f3a3 	rbit	r3, r3
 800a094:	613b      	str	r3, [r7, #16]
  return result;
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800a09a:	69bb      	ldr	r3, [r7, #24]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d101      	bne.n	800a0a4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800a0a0:	2320      	movs	r3, #32
 800a0a2:	e003      	b.n	800a0ac <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800a0a4:	69bb      	ldr	r3, [r7, #24]
 800a0a6:	fab3 f383 	clz	r3, r3
 800a0aa:	b2db      	uxtb	r3, r3
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	f003 021f 	and.w	r2, r3, #31
 800a0b2:	4613      	mov	r3, r2
 800a0b4:	005b      	lsls	r3, r3, #1
 800a0b6:	4413      	add	r3, r2
 800a0b8:	3b1e      	subs	r3, #30
 800a0ba:	051b      	lsls	r3, r3, #20
 800a0bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a0c0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800a0c2:	683a      	ldr	r2, [r7, #0]
 800a0c4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a0c6:	4619      	mov	r1, r3
 800a0c8:	f7fe ff55 	bl	8008f76 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	681a      	ldr	r2, [r3, #0]
 800a0d0:	4b09      	ldr	r3, [pc, #36]	@ (800a0f8 <HAL_ADC_ConfigChannel+0x6e0>)
 800a0d2:	4013      	ands	r3, r2
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	f000 80be 	beq.w	800a256 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a0e2:	d004      	beq.n	800a0ee <HAL_ADC_ConfigChannel+0x6d6>
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	4a04      	ldr	r2, [pc, #16]	@ (800a0fc <HAL_ADC_ConfigChannel+0x6e4>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d10a      	bne.n	800a104 <HAL_ADC_ConfigChannel+0x6ec>
 800a0ee:	4b04      	ldr	r3, [pc, #16]	@ (800a100 <HAL_ADC_ConfigChannel+0x6e8>)
 800a0f0:	e009      	b.n	800a106 <HAL_ADC_ConfigChannel+0x6ee>
 800a0f2:	bf00      	nop
 800a0f4:	407f0000 	.word	0x407f0000
 800a0f8:	80080000 	.word	0x80080000
 800a0fc:	50000100 	.word	0x50000100
 800a100:	50000300 	.word	0x50000300
 800a104:	4b59      	ldr	r3, [pc, #356]	@ (800a26c <HAL_ADC_ConfigChannel+0x854>)
 800a106:	4618      	mov	r0, r3
 800a108:	f7fe fe4a 	bl	8008da0 <LL_ADC_GetCommonPathInternalCh>
 800a10c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	4a56      	ldr	r2, [pc, #344]	@ (800a270 <HAL_ADC_ConfigChannel+0x858>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d004      	beq.n	800a124 <HAL_ADC_ConfigChannel+0x70c>
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	4a55      	ldr	r2, [pc, #340]	@ (800a274 <HAL_ADC_ConfigChannel+0x85c>)
 800a120:	4293      	cmp	r3, r2
 800a122:	d13a      	bne.n	800a19a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a124:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a128:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d134      	bne.n	800a19a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a138:	d005      	beq.n	800a146 <HAL_ADC_ConfigChannel+0x72e>
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a4e      	ldr	r2, [pc, #312]	@ (800a278 <HAL_ADC_ConfigChannel+0x860>)
 800a140:	4293      	cmp	r3, r2
 800a142:	f040 8085 	bne.w	800a250 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a14e:	d004      	beq.n	800a15a <HAL_ADC_ConfigChannel+0x742>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a49      	ldr	r2, [pc, #292]	@ (800a27c <HAL_ADC_ConfigChannel+0x864>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d101      	bne.n	800a15e <HAL_ADC_ConfigChannel+0x746>
 800a15a:	4a49      	ldr	r2, [pc, #292]	@ (800a280 <HAL_ADC_ConfigChannel+0x868>)
 800a15c:	e000      	b.n	800a160 <HAL_ADC_ConfigChannel+0x748>
 800a15e:	4a43      	ldr	r2, [pc, #268]	@ (800a26c <HAL_ADC_ConfigChannel+0x854>)
 800a160:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a164:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a168:	4619      	mov	r1, r3
 800a16a:	4610      	mov	r0, r2
 800a16c:	f7fe fe05 	bl	8008d7a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a170:	4b44      	ldr	r3, [pc, #272]	@ (800a284 <HAL_ADC_ConfigChannel+0x86c>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	099b      	lsrs	r3, r3, #6
 800a176:	4a44      	ldr	r2, [pc, #272]	@ (800a288 <HAL_ADC_ConfigChannel+0x870>)
 800a178:	fba2 2303 	umull	r2, r3, r2, r3
 800a17c:	099b      	lsrs	r3, r3, #6
 800a17e:	1c5a      	adds	r2, r3, #1
 800a180:	4613      	mov	r3, r2
 800a182:	005b      	lsls	r3, r3, #1
 800a184:	4413      	add	r3, r2
 800a186:	009b      	lsls	r3, r3, #2
 800a188:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a18a:	e002      	b.n	800a192 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	3b01      	subs	r3, #1
 800a190:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d1f9      	bne.n	800a18c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a198:	e05a      	b.n	800a250 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4a3b      	ldr	r2, [pc, #236]	@ (800a28c <HAL_ADC_ConfigChannel+0x874>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d125      	bne.n	800a1f0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a1a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a1a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d11f      	bne.n	800a1f0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	4a31      	ldr	r2, [pc, #196]	@ (800a27c <HAL_ADC_ConfigChannel+0x864>)
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d104      	bne.n	800a1c4 <HAL_ADC_ConfigChannel+0x7ac>
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	4a34      	ldr	r2, [pc, #208]	@ (800a290 <HAL_ADC_ConfigChannel+0x878>)
 800a1c0:	4293      	cmp	r3, r2
 800a1c2:	d047      	beq.n	800a254 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a1cc:	d004      	beq.n	800a1d8 <HAL_ADC_ConfigChannel+0x7c0>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	4a2a      	ldr	r2, [pc, #168]	@ (800a27c <HAL_ADC_ConfigChannel+0x864>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d101      	bne.n	800a1dc <HAL_ADC_ConfigChannel+0x7c4>
 800a1d8:	4a29      	ldr	r2, [pc, #164]	@ (800a280 <HAL_ADC_ConfigChannel+0x868>)
 800a1da:	e000      	b.n	800a1de <HAL_ADC_ConfigChannel+0x7c6>
 800a1dc:	4a23      	ldr	r2, [pc, #140]	@ (800a26c <HAL_ADC_ConfigChannel+0x854>)
 800a1de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a1e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a1e6:	4619      	mov	r1, r3
 800a1e8:	4610      	mov	r0, r2
 800a1ea:	f7fe fdc6 	bl	8008d7a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a1ee:	e031      	b.n	800a254 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	4a27      	ldr	r2, [pc, #156]	@ (800a294 <HAL_ADC_ConfigChannel+0x87c>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d12d      	bne.n	800a256 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a1fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a1fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a202:	2b00      	cmp	r3, #0
 800a204:	d127      	bne.n	800a256 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4a1c      	ldr	r2, [pc, #112]	@ (800a27c <HAL_ADC_ConfigChannel+0x864>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d022      	beq.n	800a256 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a218:	d004      	beq.n	800a224 <HAL_ADC_ConfigChannel+0x80c>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	4a17      	ldr	r2, [pc, #92]	@ (800a27c <HAL_ADC_ConfigChannel+0x864>)
 800a220:	4293      	cmp	r3, r2
 800a222:	d101      	bne.n	800a228 <HAL_ADC_ConfigChannel+0x810>
 800a224:	4a16      	ldr	r2, [pc, #88]	@ (800a280 <HAL_ADC_ConfigChannel+0x868>)
 800a226:	e000      	b.n	800a22a <HAL_ADC_ConfigChannel+0x812>
 800a228:	4a10      	ldr	r2, [pc, #64]	@ (800a26c <HAL_ADC_ConfigChannel+0x854>)
 800a22a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a22e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a232:	4619      	mov	r1, r3
 800a234:	4610      	mov	r0, r2
 800a236:	f7fe fda0 	bl	8008d7a <LL_ADC_SetCommonPathInternalCh>
 800a23a:	e00c      	b.n	800a256 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a240:	f043 0220 	orr.w	r2, r3, #32
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a248:	2301      	movs	r3, #1
 800a24a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800a24e:	e002      	b.n	800a256 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a250:	bf00      	nop
 800a252:	e000      	b.n	800a256 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a254:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2200      	movs	r2, #0
 800a25a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a25e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800a262:	4618      	mov	r0, r3
 800a264:	37d8      	adds	r7, #216	@ 0xd8
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}
 800a26a:	bf00      	nop
 800a26c:	50000700 	.word	0x50000700
 800a270:	c3210000 	.word	0xc3210000
 800a274:	90c00010 	.word	0x90c00010
 800a278:	50000600 	.word	0x50000600
 800a27c:	50000100 	.word	0x50000100
 800a280:	50000300 	.word	0x50000300
 800a284:	20000054 	.word	0x20000054
 800a288:	053e2d63 	.word	0x053e2d63
 800a28c:	c7520000 	.word	0xc7520000
 800a290:	50000500 	.word	0x50000500
 800a294:	cb840000 	.word	0xcb840000

0800a298 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b088      	sub	sp, #32
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f7fe ff90 	bl	80091d4 <LL_ADC_REG_IsConversionOngoing>
 800a2b4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f7fe ffb1 	bl	8009222 <LL_ADC_INJ_IsConversionOngoing>
 800a2c0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d103      	bne.n	800a2d0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	f000 8098 	beq.w	800a400 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	68db      	ldr	r3, [r3, #12]
 800a2d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d02a      	beq.n	800a334 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	7f5b      	ldrb	r3, [r3, #29]
 800a2e2:	2b01      	cmp	r3, #1
 800a2e4:	d126      	bne.n	800a334 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	7f1b      	ldrb	r3, [r3, #28]
 800a2ea:	2b01      	cmp	r3, #1
 800a2ec:	d122      	bne.n	800a334 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a2f2:	e014      	b.n	800a31e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800a2f4:	69fb      	ldr	r3, [r7, #28]
 800a2f6:	4a45      	ldr	r2, [pc, #276]	@ (800a40c <ADC_ConversionStop+0x174>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d90d      	bls.n	800a318 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a300:	f043 0210 	orr.w	r2, r3, #16
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a30c:	f043 0201 	orr.w	r2, r3, #1
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a314:	2301      	movs	r3, #1
 800a316:	e074      	b.n	800a402 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800a318:	69fb      	ldr	r3, [r7, #28]
 800a31a:	3301      	adds	r3, #1
 800a31c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a328:	2b40      	cmp	r3, #64	@ 0x40
 800a32a:	d1e3      	bne.n	800a2f4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	2240      	movs	r2, #64	@ 0x40
 800a332:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800a334:	69bb      	ldr	r3, [r7, #24]
 800a336:	2b02      	cmp	r3, #2
 800a338:	d014      	beq.n	800a364 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	4618      	mov	r0, r3
 800a340:	f7fe ff48 	bl	80091d4 <LL_ADC_REG_IsConversionOngoing>
 800a344:	4603      	mov	r3, r0
 800a346:	2b00      	cmp	r3, #0
 800a348:	d00c      	beq.n	800a364 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	4618      	mov	r0, r3
 800a350:	f7fe ff05 	bl	800915e <LL_ADC_IsDisableOngoing>
 800a354:	4603      	mov	r3, r0
 800a356:	2b00      	cmp	r3, #0
 800a358:	d104      	bne.n	800a364 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	4618      	mov	r0, r3
 800a360:	f7fe ff24 	bl	80091ac <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800a364:	69bb      	ldr	r3, [r7, #24]
 800a366:	2b01      	cmp	r3, #1
 800a368:	d014      	beq.n	800a394 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4618      	mov	r0, r3
 800a370:	f7fe ff57 	bl	8009222 <LL_ADC_INJ_IsConversionOngoing>
 800a374:	4603      	mov	r3, r0
 800a376:	2b00      	cmp	r3, #0
 800a378:	d00c      	beq.n	800a394 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4618      	mov	r0, r3
 800a380:	f7fe feed 	bl	800915e <LL_ADC_IsDisableOngoing>
 800a384:	4603      	mov	r3, r0
 800a386:	2b00      	cmp	r3, #0
 800a388:	d104      	bne.n	800a394 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	4618      	mov	r0, r3
 800a390:	f7fe ff33 	bl	80091fa <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800a394:	69bb      	ldr	r3, [r7, #24]
 800a396:	2b02      	cmp	r3, #2
 800a398:	d005      	beq.n	800a3a6 <ADC_ConversionStop+0x10e>
 800a39a:	69bb      	ldr	r3, [r7, #24]
 800a39c:	2b03      	cmp	r3, #3
 800a39e:	d105      	bne.n	800a3ac <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800a3a0:	230c      	movs	r3, #12
 800a3a2:	617b      	str	r3, [r7, #20]
        break;
 800a3a4:	e005      	b.n	800a3b2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800a3a6:	2308      	movs	r3, #8
 800a3a8:	617b      	str	r3, [r7, #20]
        break;
 800a3aa:	e002      	b.n	800a3b2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a3ac:	2304      	movs	r3, #4
 800a3ae:	617b      	str	r3, [r7, #20]
        break;
 800a3b0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800a3b2:	f7fe fcc3 	bl	8008d3c <HAL_GetTick>
 800a3b6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a3b8:	e01b      	b.n	800a3f2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a3ba:	f7fe fcbf 	bl	8008d3c <HAL_GetTick>
 800a3be:	4602      	mov	r2, r0
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	1ad3      	subs	r3, r2, r3
 800a3c4:	2b05      	cmp	r3, #5
 800a3c6:	d914      	bls.n	800a3f2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	689a      	ldr	r2, [r3, #8]
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	4013      	ands	r3, r2
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d00d      	beq.n	800a3f2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3da:	f043 0210 	orr.w	r2, r3, #16
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3e6:	f043 0201 	orr.w	r2, r3, #1
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	e007      	b.n	800a402 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	689a      	ldr	r2, [r3, #8]
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	4013      	ands	r3, r2
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d1dc      	bne.n	800a3ba <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a400:	2300      	movs	r3, #0
}
 800a402:	4618      	mov	r0, r3
 800a404:	3720      	adds	r7, #32
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}
 800a40a:	bf00      	nop
 800a40c:	a33fffff 	.word	0xa33fffff

0800a410 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b084      	sub	sp, #16
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a418:	2300      	movs	r3, #0
 800a41a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4618      	mov	r0, r3
 800a422:	f7fe fe89 	bl	8009138 <LL_ADC_IsEnabled>
 800a426:	4603      	mov	r3, r0
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d176      	bne.n	800a51a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	689a      	ldr	r2, [r3, #8]
 800a432:	4b3c      	ldr	r3, [pc, #240]	@ (800a524 <ADC_Enable+0x114>)
 800a434:	4013      	ands	r3, r2
 800a436:	2b00      	cmp	r3, #0
 800a438:	d00d      	beq.n	800a456 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a43e:	f043 0210 	orr.w	r2, r3, #16
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a44a:	f043 0201 	orr.w	r2, r3, #1
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800a452:	2301      	movs	r3, #1
 800a454:	e062      	b.n	800a51c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4618      	mov	r0, r3
 800a45c:	f7fe fe44 	bl	80090e8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a468:	d004      	beq.n	800a474 <ADC_Enable+0x64>
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	4a2e      	ldr	r2, [pc, #184]	@ (800a528 <ADC_Enable+0x118>)
 800a470:	4293      	cmp	r3, r2
 800a472:	d101      	bne.n	800a478 <ADC_Enable+0x68>
 800a474:	4b2d      	ldr	r3, [pc, #180]	@ (800a52c <ADC_Enable+0x11c>)
 800a476:	e000      	b.n	800a47a <ADC_Enable+0x6a>
 800a478:	4b2d      	ldr	r3, [pc, #180]	@ (800a530 <ADC_Enable+0x120>)
 800a47a:	4618      	mov	r0, r3
 800a47c:	f7fe fc90 	bl	8008da0 <LL_ADC_GetCommonPathInternalCh>
 800a480:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800a482:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a486:	2b00      	cmp	r3, #0
 800a488:	d013      	beq.n	800a4b2 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a48a:	4b2a      	ldr	r3, [pc, #168]	@ (800a534 <ADC_Enable+0x124>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	099b      	lsrs	r3, r3, #6
 800a490:	4a29      	ldr	r2, [pc, #164]	@ (800a538 <ADC_Enable+0x128>)
 800a492:	fba2 2303 	umull	r2, r3, r2, r3
 800a496:	099b      	lsrs	r3, r3, #6
 800a498:	1c5a      	adds	r2, r3, #1
 800a49a:	4613      	mov	r3, r2
 800a49c:	005b      	lsls	r3, r3, #1
 800a49e:	4413      	add	r3, r2
 800a4a0:	009b      	lsls	r3, r3, #2
 800a4a2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a4a4:	e002      	b.n	800a4ac <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	3b01      	subs	r3, #1
 800a4aa:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d1f9      	bne.n	800a4a6 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a4b2:	f7fe fc43 	bl	8008d3c <HAL_GetTick>
 800a4b6:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a4b8:	e028      	b.n	800a50c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	4618      	mov	r0, r3
 800a4c0:	f7fe fe3a 	bl	8009138 <LL_ADC_IsEnabled>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d104      	bne.n	800a4d4 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f7fe fe0a 	bl	80090e8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a4d4:	f7fe fc32 	bl	8008d3c <HAL_GetTick>
 800a4d8:	4602      	mov	r2, r0
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	1ad3      	subs	r3, r2, r3
 800a4de:	2b02      	cmp	r3, #2
 800a4e0:	d914      	bls.n	800a50c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	f003 0301 	and.w	r3, r3, #1
 800a4ec:	2b01      	cmp	r3, #1
 800a4ee:	d00d      	beq.n	800a50c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4f4:	f043 0210 	orr.w	r2, r3, #16
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a500:	f043 0201 	orr.w	r2, r3, #1
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a508:	2301      	movs	r3, #1
 800a50a:	e007      	b.n	800a51c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f003 0301 	and.w	r3, r3, #1
 800a516:	2b01      	cmp	r3, #1
 800a518:	d1cf      	bne.n	800a4ba <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a51a:	2300      	movs	r3, #0
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3710      	adds	r7, #16
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}
 800a524:	8000003f 	.word	0x8000003f
 800a528:	50000100 	.word	0x50000100
 800a52c:	50000300 	.word	0x50000300
 800a530:	50000700 	.word	0x50000700
 800a534:	20000054 	.word	0x20000054
 800a538:	053e2d63 	.word	0x053e2d63

0800a53c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	4618      	mov	r0, r3
 800a54a:	f7fe fe08 	bl	800915e <LL_ADC_IsDisableOngoing>
 800a54e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	4618      	mov	r0, r3
 800a556:	f7fe fdef 	bl	8009138 <LL_ADC_IsEnabled>
 800a55a:	4603      	mov	r3, r0
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d047      	beq.n	800a5f0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d144      	bne.n	800a5f0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	689b      	ldr	r3, [r3, #8]
 800a56c:	f003 030d 	and.w	r3, r3, #13
 800a570:	2b01      	cmp	r3, #1
 800a572:	d10c      	bne.n	800a58e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	4618      	mov	r0, r3
 800a57a:	f7fe fdc9 	bl	8009110 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	2203      	movs	r2, #3
 800a584:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a586:	f7fe fbd9 	bl	8008d3c <HAL_GetTick>
 800a58a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a58c:	e029      	b.n	800a5e2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a592:	f043 0210 	orr.w	r2, r3, #16
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a59e:	f043 0201 	orr.w	r2, r3, #1
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e023      	b.n	800a5f2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a5aa:	f7fe fbc7 	bl	8008d3c <HAL_GetTick>
 800a5ae:	4602      	mov	r2, r0
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	1ad3      	subs	r3, r2, r3
 800a5b4:	2b02      	cmp	r3, #2
 800a5b6:	d914      	bls.n	800a5e2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	689b      	ldr	r3, [r3, #8]
 800a5be:	f003 0301 	and.w	r3, r3, #1
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d00d      	beq.n	800a5e2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5ca:	f043 0210 	orr.w	r2, r3, #16
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a5d6:	f043 0201 	orr.w	r2, r3, #1
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a5de:	2301      	movs	r3, #1
 800a5e0:	e007      	b.n	800a5f2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	689b      	ldr	r3, [r3, #8]
 800a5e8:	f003 0301 	and.w	r3, r3, #1
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d1dc      	bne.n	800a5aa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a5f0:	2300      	movs	r3, #0
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3710      	adds	r7, #16
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <LL_ADC_IsEnabled>:
{
 800a5fa:	b480      	push	{r7}
 800a5fc:	b083      	sub	sp, #12
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	689b      	ldr	r3, [r3, #8]
 800a606:	f003 0301 	and.w	r3, r3, #1
 800a60a:	2b01      	cmp	r3, #1
 800a60c:	d101      	bne.n	800a612 <LL_ADC_IsEnabled+0x18>
 800a60e:	2301      	movs	r3, #1
 800a610:	e000      	b.n	800a614 <LL_ADC_IsEnabled+0x1a>
 800a612:	2300      	movs	r3, #0
}
 800a614:	4618      	mov	r0, r3
 800a616:	370c      	adds	r7, #12
 800a618:	46bd      	mov	sp, r7
 800a61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61e:	4770      	bx	lr

0800a620 <LL_ADC_StartCalibration>:
{
 800a620:	b480      	push	{r7}
 800a622:	b083      	sub	sp, #12
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
 800a628:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	689b      	ldr	r3, [r3, #8]
 800a62e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800a632:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a636:	683a      	ldr	r2, [r7, #0]
 800a638:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800a63c:	4313      	orrs	r3, r2
 800a63e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	609a      	str	r2, [r3, #8]
}
 800a646:	bf00      	nop
 800a648:	370c      	adds	r7, #12
 800a64a:	46bd      	mov	sp, r7
 800a64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a650:	4770      	bx	lr

0800a652 <LL_ADC_IsCalibrationOnGoing>:
{
 800a652:	b480      	push	{r7}
 800a654:	b083      	sub	sp, #12
 800a656:	af00      	add	r7, sp, #0
 800a658:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	689b      	ldr	r3, [r3, #8]
 800a65e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a662:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a666:	d101      	bne.n	800a66c <LL_ADC_IsCalibrationOnGoing+0x1a>
 800a668:	2301      	movs	r3, #1
 800a66a:	e000      	b.n	800a66e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800a66c:	2300      	movs	r3, #0
}
 800a66e:	4618      	mov	r0, r3
 800a670:	370c      	adds	r7, #12
 800a672:	46bd      	mov	sp, r7
 800a674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a678:	4770      	bx	lr

0800a67a <LL_ADC_REG_IsConversionOngoing>:
{
 800a67a:	b480      	push	{r7}
 800a67c:	b083      	sub	sp, #12
 800a67e:	af00      	add	r7, sp, #0
 800a680:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	689b      	ldr	r3, [r3, #8]
 800a686:	f003 0304 	and.w	r3, r3, #4
 800a68a:	2b04      	cmp	r3, #4
 800a68c:	d101      	bne.n	800a692 <LL_ADC_REG_IsConversionOngoing+0x18>
 800a68e:	2301      	movs	r3, #1
 800a690:	e000      	b.n	800a694 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a692:	2300      	movs	r3, #0
}
 800a694:	4618      	mov	r0, r3
 800a696:	370c      	adds	r7, #12
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr

0800a6a0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b084      	sub	sp, #16
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
 800a6a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a6b4:	2b01      	cmp	r3, #1
 800a6b6:	d101      	bne.n	800a6bc <HAL_ADCEx_Calibration_Start+0x1c>
 800a6b8:	2302      	movs	r3, #2
 800a6ba:	e04d      	b.n	800a758 <HAL_ADCEx_Calibration_Start+0xb8>
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2201      	movs	r2, #1
 800a6c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f7ff ff39 	bl	800a53c <ADC_Disable>
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800a6ce:	7bfb      	ldrb	r3, [r7, #15]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d136      	bne.n	800a742 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a6d8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800a6dc:	f023 0302 	bic.w	r3, r3, #2
 800a6e0:	f043 0202 	orr.w	r2, r3, #2
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	6839      	ldr	r1, [r7, #0]
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f7ff ff96 	bl	800a620 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800a6f4:	e014      	b.n	800a720 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800a6f6:	68bb      	ldr	r3, [r7, #8]
 800a6f8:	3301      	adds	r3, #1
 800a6fa:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	4a18      	ldr	r2, [pc, #96]	@ (800a760 <HAL_ADCEx_Calibration_Start+0xc0>)
 800a700:	4293      	cmp	r3, r2
 800a702:	d90d      	bls.n	800a720 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a708:	f023 0312 	bic.w	r3, r3, #18
 800a70c:	f043 0210 	orr.w	r2, r3, #16
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2200      	movs	r2, #0
 800a718:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800a71c:	2301      	movs	r3, #1
 800a71e:	e01b      	b.n	800a758 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	4618      	mov	r0, r3
 800a726:	f7ff ff94 	bl	800a652 <LL_ADC_IsCalibrationOnGoing>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d1e2      	bne.n	800a6f6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a734:	f023 0303 	bic.w	r3, r3, #3
 800a738:	f043 0201 	orr.w	r2, r3, #1
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a740:	e005      	b.n	800a74e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a746:	f043 0210 	orr.w	r2, r3, #16
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2200      	movs	r2, #0
 800a752:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a756:	7bfb      	ldrb	r3, [r7, #15]
}
 800a758:	4618      	mov	r0, r3
 800a75a:	3710      	adds	r7, #16
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bd80      	pop	{r7, pc}
 800a760:	0004de01 	.word	0x0004de01

0800a764 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800a764:	b590      	push	{r4, r7, lr}
 800a766:	b0a1      	sub	sp, #132	@ 0x84
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
 800a76c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a76e:	2300      	movs	r3, #0
 800a770:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a77a:	2b01      	cmp	r3, #1
 800a77c:	d101      	bne.n	800a782 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800a77e:	2302      	movs	r3, #2
 800a780:	e0e7      	b.n	800a952 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2201      	movs	r2, #1
 800a786:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800a78a:	2300      	movs	r3, #0
 800a78c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800a78e:	2300      	movs	r3, #0
 800a790:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a79a:	d102      	bne.n	800a7a2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800a79c:	4b6f      	ldr	r3, [pc, #444]	@ (800a95c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a79e:	60bb      	str	r3, [r7, #8]
 800a7a0:	e009      	b.n	800a7b6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a6e      	ldr	r2, [pc, #440]	@ (800a960 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d102      	bne.n	800a7b2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800a7ac:	4b6d      	ldr	r3, [pc, #436]	@ (800a964 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a7ae:	60bb      	str	r3, [r7, #8]
 800a7b0:	e001      	b.n	800a7b6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d10b      	bne.n	800a7d4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a7c0:	f043 0220 	orr.w	r2, r3, #32
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	e0be      	b.n	800a952 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	f7ff ff4f 	bl	800a67a <LL_ADC_REG_IsConversionOngoing>
 800a7dc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f7ff ff49 	bl	800a67a <LL_ADC_REG_IsConversionOngoing>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	f040 80a0 	bne.w	800a930 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800a7f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	f040 809c 	bne.w	800a930 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a800:	d004      	beq.n	800a80c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	4a55      	ldr	r2, [pc, #340]	@ (800a95c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a808:	4293      	cmp	r3, r2
 800a80a:	d101      	bne.n	800a810 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800a80c:	4b56      	ldr	r3, [pc, #344]	@ (800a968 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800a80e:	e000      	b.n	800a812 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800a810:	4b56      	ldr	r3, [pc, #344]	@ (800a96c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800a812:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d04b      	beq.n	800a8b4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a81c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a81e:	689b      	ldr	r3, [r3, #8]
 800a820:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	6859      	ldr	r1, [r3, #4]
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a82e:	035b      	lsls	r3, r3, #13
 800a830:	430b      	orrs	r3, r1
 800a832:	431a      	orrs	r2, r3
 800a834:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a836:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a840:	d004      	beq.n	800a84c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	4a45      	ldr	r2, [pc, #276]	@ (800a95c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a848:	4293      	cmp	r3, r2
 800a84a:	d10f      	bne.n	800a86c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800a84c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a850:	f7ff fed3 	bl	800a5fa <LL_ADC_IsEnabled>
 800a854:	4604      	mov	r4, r0
 800a856:	4841      	ldr	r0, [pc, #260]	@ (800a95c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a858:	f7ff fecf 	bl	800a5fa <LL_ADC_IsEnabled>
 800a85c:	4603      	mov	r3, r0
 800a85e:	4323      	orrs	r3, r4
 800a860:	2b00      	cmp	r3, #0
 800a862:	bf0c      	ite	eq
 800a864:	2301      	moveq	r3, #1
 800a866:	2300      	movne	r3, #0
 800a868:	b2db      	uxtb	r3, r3
 800a86a:	e012      	b.n	800a892 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800a86c:	483c      	ldr	r0, [pc, #240]	@ (800a960 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a86e:	f7ff fec4 	bl	800a5fa <LL_ADC_IsEnabled>
 800a872:	4604      	mov	r4, r0
 800a874:	483b      	ldr	r0, [pc, #236]	@ (800a964 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a876:	f7ff fec0 	bl	800a5fa <LL_ADC_IsEnabled>
 800a87a:	4603      	mov	r3, r0
 800a87c:	431c      	orrs	r4, r3
 800a87e:	483c      	ldr	r0, [pc, #240]	@ (800a970 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800a880:	f7ff febb 	bl	800a5fa <LL_ADC_IsEnabled>
 800a884:	4603      	mov	r3, r0
 800a886:	4323      	orrs	r3, r4
 800a888:	2b00      	cmp	r3, #0
 800a88a:	bf0c      	ite	eq
 800a88c:	2301      	moveq	r3, #1
 800a88e:	2300      	movne	r3, #0
 800a890:	b2db      	uxtb	r3, r3
 800a892:	2b00      	cmp	r3, #0
 800a894:	d056      	beq.n	800a944 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a896:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a898:	689b      	ldr	r3, [r3, #8]
 800a89a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a89e:	f023 030f 	bic.w	r3, r3, #15
 800a8a2:	683a      	ldr	r2, [r7, #0]
 800a8a4:	6811      	ldr	r1, [r2, #0]
 800a8a6:	683a      	ldr	r2, [r7, #0]
 800a8a8:	6892      	ldr	r2, [r2, #8]
 800a8aa:	430a      	orrs	r2, r1
 800a8ac:	431a      	orrs	r2, r3
 800a8ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a8b0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a8b2:	e047      	b.n	800a944 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a8b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a8b6:	689b      	ldr	r3, [r3, #8]
 800a8b8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a8bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a8be:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a8c8:	d004      	beq.n	800a8d4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	4a23      	ldr	r2, [pc, #140]	@ (800a95c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a8d0:	4293      	cmp	r3, r2
 800a8d2:	d10f      	bne.n	800a8f4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800a8d4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a8d8:	f7ff fe8f 	bl	800a5fa <LL_ADC_IsEnabled>
 800a8dc:	4604      	mov	r4, r0
 800a8de:	481f      	ldr	r0, [pc, #124]	@ (800a95c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a8e0:	f7ff fe8b 	bl	800a5fa <LL_ADC_IsEnabled>
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	4323      	orrs	r3, r4
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	bf0c      	ite	eq
 800a8ec:	2301      	moveq	r3, #1
 800a8ee:	2300      	movne	r3, #0
 800a8f0:	b2db      	uxtb	r3, r3
 800a8f2:	e012      	b.n	800a91a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800a8f4:	481a      	ldr	r0, [pc, #104]	@ (800a960 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a8f6:	f7ff fe80 	bl	800a5fa <LL_ADC_IsEnabled>
 800a8fa:	4604      	mov	r4, r0
 800a8fc:	4819      	ldr	r0, [pc, #100]	@ (800a964 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a8fe:	f7ff fe7c 	bl	800a5fa <LL_ADC_IsEnabled>
 800a902:	4603      	mov	r3, r0
 800a904:	431c      	orrs	r4, r3
 800a906:	481a      	ldr	r0, [pc, #104]	@ (800a970 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800a908:	f7ff fe77 	bl	800a5fa <LL_ADC_IsEnabled>
 800a90c:	4603      	mov	r3, r0
 800a90e:	4323      	orrs	r3, r4
 800a910:	2b00      	cmp	r3, #0
 800a912:	bf0c      	ite	eq
 800a914:	2301      	moveq	r3, #1
 800a916:	2300      	movne	r3, #0
 800a918:	b2db      	uxtb	r3, r3
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d012      	beq.n	800a944 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a91e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a920:	689b      	ldr	r3, [r3, #8]
 800a922:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a926:	f023 030f 	bic.w	r3, r3, #15
 800a92a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a92c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a92e:	e009      	b.n	800a944 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a934:	f043 0220 	orr.w	r2, r3, #32
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a93c:	2301      	movs	r3, #1
 800a93e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800a942:	e000      	b.n	800a946 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a944:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2200      	movs	r2, #0
 800a94a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a94e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800a952:	4618      	mov	r0, r3
 800a954:	3784      	adds	r7, #132	@ 0x84
 800a956:	46bd      	mov	sp, r7
 800a958:	bd90      	pop	{r4, r7, pc}
 800a95a:	bf00      	nop
 800a95c:	50000100 	.word	0x50000100
 800a960:	50000400 	.word	0x50000400
 800a964:	50000500 	.word	0x50000500
 800a968:	50000300 	.word	0x50000300
 800a96c:	50000700 	.word	0x50000700
 800a970:	50000600 	.word	0x50000600

0800a974 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a974:	b480      	push	{r7}
 800a976:	b085      	sub	sp, #20
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f003 0307 	and.w	r3, r3, #7
 800a982:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a984:	4b0c      	ldr	r3, [pc, #48]	@ (800a9b8 <__NVIC_SetPriorityGrouping+0x44>)
 800a986:	68db      	ldr	r3, [r3, #12]
 800a988:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a98a:	68ba      	ldr	r2, [r7, #8]
 800a98c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a990:	4013      	ands	r3, r2
 800a992:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a99c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a9a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a9a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a9a6:	4a04      	ldr	r2, [pc, #16]	@ (800a9b8 <__NVIC_SetPriorityGrouping+0x44>)
 800a9a8:	68bb      	ldr	r3, [r7, #8]
 800a9aa:	60d3      	str	r3, [r2, #12]
}
 800a9ac:	bf00      	nop
 800a9ae:	3714      	adds	r7, #20
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b6:	4770      	bx	lr
 800a9b8:	e000ed00 	.word	0xe000ed00

0800a9bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a9bc:	b480      	push	{r7}
 800a9be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a9c0:	4b04      	ldr	r3, [pc, #16]	@ (800a9d4 <__NVIC_GetPriorityGrouping+0x18>)
 800a9c2:	68db      	ldr	r3, [r3, #12]
 800a9c4:	0a1b      	lsrs	r3, r3, #8
 800a9c6:	f003 0307 	and.w	r3, r3, #7
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d2:	4770      	bx	lr
 800a9d4:	e000ed00 	.word	0xe000ed00

0800a9d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a9d8:	b480      	push	{r7}
 800a9da:	b083      	sub	sp, #12
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	4603      	mov	r3, r0
 800a9e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a9e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	db0b      	blt.n	800aa02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a9ea:	79fb      	ldrb	r3, [r7, #7]
 800a9ec:	f003 021f 	and.w	r2, r3, #31
 800a9f0:	4907      	ldr	r1, [pc, #28]	@ (800aa10 <__NVIC_EnableIRQ+0x38>)
 800a9f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9f6:	095b      	lsrs	r3, r3, #5
 800a9f8:	2001      	movs	r0, #1
 800a9fa:	fa00 f202 	lsl.w	r2, r0, r2
 800a9fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800aa02:	bf00      	nop
 800aa04:	370c      	adds	r7, #12
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr
 800aa0e:	bf00      	nop
 800aa10:	e000e100 	.word	0xe000e100

0800aa14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800aa14:	b480      	push	{r7}
 800aa16:	b083      	sub	sp, #12
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	6039      	str	r1, [r7, #0]
 800aa1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800aa20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	db0a      	blt.n	800aa3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	b2da      	uxtb	r2, r3
 800aa2c:	490c      	ldr	r1, [pc, #48]	@ (800aa60 <__NVIC_SetPriority+0x4c>)
 800aa2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa32:	0112      	lsls	r2, r2, #4
 800aa34:	b2d2      	uxtb	r2, r2
 800aa36:	440b      	add	r3, r1
 800aa38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800aa3c:	e00a      	b.n	800aa54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	b2da      	uxtb	r2, r3
 800aa42:	4908      	ldr	r1, [pc, #32]	@ (800aa64 <__NVIC_SetPriority+0x50>)
 800aa44:	79fb      	ldrb	r3, [r7, #7]
 800aa46:	f003 030f 	and.w	r3, r3, #15
 800aa4a:	3b04      	subs	r3, #4
 800aa4c:	0112      	lsls	r2, r2, #4
 800aa4e:	b2d2      	uxtb	r2, r2
 800aa50:	440b      	add	r3, r1
 800aa52:	761a      	strb	r2, [r3, #24]
}
 800aa54:	bf00      	nop
 800aa56:	370c      	adds	r7, #12
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr
 800aa60:	e000e100 	.word	0xe000e100
 800aa64:	e000ed00 	.word	0xe000ed00

0800aa68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800aa68:	b480      	push	{r7}
 800aa6a:	b089      	sub	sp, #36	@ 0x24
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	60f8      	str	r0, [r7, #12]
 800aa70:	60b9      	str	r1, [r7, #8]
 800aa72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	f003 0307 	and.w	r3, r3, #7
 800aa7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800aa7c:	69fb      	ldr	r3, [r7, #28]
 800aa7e:	f1c3 0307 	rsb	r3, r3, #7
 800aa82:	2b04      	cmp	r3, #4
 800aa84:	bf28      	it	cs
 800aa86:	2304      	movcs	r3, #4
 800aa88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800aa8a:	69fb      	ldr	r3, [r7, #28]
 800aa8c:	3304      	adds	r3, #4
 800aa8e:	2b06      	cmp	r3, #6
 800aa90:	d902      	bls.n	800aa98 <NVIC_EncodePriority+0x30>
 800aa92:	69fb      	ldr	r3, [r7, #28]
 800aa94:	3b03      	subs	r3, #3
 800aa96:	e000      	b.n	800aa9a <NVIC_EncodePriority+0x32>
 800aa98:	2300      	movs	r3, #0
 800aa9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800aa9c:	f04f 32ff 	mov.w	r2, #4294967295
 800aaa0:	69bb      	ldr	r3, [r7, #24]
 800aaa2:	fa02 f303 	lsl.w	r3, r2, r3
 800aaa6:	43da      	mvns	r2, r3
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	401a      	ands	r2, r3
 800aaac:	697b      	ldr	r3, [r7, #20]
 800aaae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800aab0:	f04f 31ff 	mov.w	r1, #4294967295
 800aab4:	697b      	ldr	r3, [r7, #20]
 800aab6:	fa01 f303 	lsl.w	r3, r1, r3
 800aaba:	43d9      	mvns	r1, r3
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800aac0:	4313      	orrs	r3, r2
         );
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3724      	adds	r7, #36	@ 0x24
 800aac6:	46bd      	mov	sp, r7
 800aac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aacc:	4770      	bx	lr

0800aace <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800aace:	b580      	push	{r7, lr}
 800aad0:	b082      	sub	sp, #8
 800aad2:	af00      	add	r7, sp, #0
 800aad4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f7ff ff4c 	bl	800a974 <__NVIC_SetPriorityGrouping>
}
 800aadc:	bf00      	nop
 800aade:	3708      	adds	r7, #8
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}

0800aae4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b086      	sub	sp, #24
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	4603      	mov	r3, r0
 800aaec:	60b9      	str	r1, [r7, #8]
 800aaee:	607a      	str	r2, [r7, #4]
 800aaf0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800aaf2:	f7ff ff63 	bl	800a9bc <__NVIC_GetPriorityGrouping>
 800aaf6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800aaf8:	687a      	ldr	r2, [r7, #4]
 800aafa:	68b9      	ldr	r1, [r7, #8]
 800aafc:	6978      	ldr	r0, [r7, #20]
 800aafe:	f7ff ffb3 	bl	800aa68 <NVIC_EncodePriority>
 800ab02:	4602      	mov	r2, r0
 800ab04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab08:	4611      	mov	r1, r2
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f7ff ff82 	bl	800aa14 <__NVIC_SetPriority>
}
 800ab10:	bf00      	nop
 800ab12:	3718      	adds	r7, #24
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b082      	sub	sp, #8
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	4603      	mov	r3, r0
 800ab20:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800ab22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab26:	4618      	mov	r0, r3
 800ab28:	f7ff ff56 	bl	800a9d8 <__NVIC_EnableIRQ>
}
 800ab2c:	bf00      	nop
 800ab2e:	3708      	adds	r7, #8
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}

0800ab34 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b082      	sub	sp, #8
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d101      	bne.n	800ab46 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800ab42:	2301      	movs	r3, #1
 800ab44:	e054      	b.n	800abf0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	7f5b      	ldrb	r3, [r3, #29]
 800ab4a:	b2db      	uxtb	r3, r3
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d105      	bne.n	800ab5c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2200      	movs	r2, #0
 800ab54:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f7fb fb00 	bl	800615c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2202      	movs	r2, #2
 800ab60:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	791b      	ldrb	r3, [r3, #4]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d10c      	bne.n	800ab84 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	4a22      	ldr	r2, [pc, #136]	@ (800abf8 <HAL_CRC_Init+0xc4>)
 800ab70:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	689a      	ldr	r2, [r3, #8]
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	f022 0218 	bic.w	r2, r2, #24
 800ab80:	609a      	str	r2, [r3, #8]
 800ab82:	e00c      	b.n	800ab9e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6899      	ldr	r1, [r3, #8]
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	68db      	ldr	r3, [r3, #12]
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f000 f94a 	bl	800ae28 <HAL_CRCEx_Polynomial_Set>
 800ab94:	4603      	mov	r3, r0
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d001      	beq.n	800ab9e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	e028      	b.n	800abf0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	795b      	ldrb	r3, [r3, #5]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d105      	bne.n	800abb2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	f04f 32ff 	mov.w	r2, #4294967295
 800abae:	611a      	str	r2, [r3, #16]
 800abb0:	e004      	b.n	800abbc <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	687a      	ldr	r2, [r7, #4]
 800abb8:	6912      	ldr	r2, [r2, #16]
 800abba:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	689b      	ldr	r3, [r3, #8]
 800abc2:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	695a      	ldr	r2, [r3, #20]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	430a      	orrs	r2, r1
 800abd0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	689b      	ldr	r3, [r3, #8]
 800abd8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	699a      	ldr	r2, [r3, #24]
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	430a      	orrs	r2, r1
 800abe6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2201      	movs	r2, #1
 800abec:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800abee:	2300      	movs	r3, #0
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	3708      	adds	r7, #8
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}
 800abf8:	04c11db7 	.word	0x04c11db7

0800abfc <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b086      	sub	sp, #24
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	60f8      	str	r0, [r7, #12]
 800ac04:	60b9      	str	r1, [r7, #8]
 800ac06:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800ac08:	2300      	movs	r3, #0
 800ac0a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	2202      	movs	r2, #2
 800ac10:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	689a      	ldr	r2, [r3, #8]
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	f042 0201 	orr.w	r2, r2, #1
 800ac20:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	6a1b      	ldr	r3, [r3, #32]
 800ac26:	2b03      	cmp	r3, #3
 800ac28:	d006      	beq.n	800ac38 <HAL_CRC_Calculate+0x3c>
 800ac2a:	2b03      	cmp	r3, #3
 800ac2c:	d829      	bhi.n	800ac82 <HAL_CRC_Calculate+0x86>
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	d019      	beq.n	800ac66 <HAL_CRC_Calculate+0x6a>
 800ac32:	2b02      	cmp	r3, #2
 800ac34:	d01e      	beq.n	800ac74 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800ac36:	e024      	b.n	800ac82 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800ac38:	2300      	movs	r3, #0
 800ac3a:	617b      	str	r3, [r7, #20]
 800ac3c:	e00a      	b.n	800ac54 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	009b      	lsls	r3, r3, #2
 800ac42:	68ba      	ldr	r2, [r7, #8]
 800ac44:	441a      	add	r2, r3
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	6812      	ldr	r2, [r2, #0]
 800ac4c:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800ac4e:	697b      	ldr	r3, [r7, #20]
 800ac50:	3301      	adds	r3, #1
 800ac52:	617b      	str	r3, [r7, #20]
 800ac54:	697a      	ldr	r2, [r7, #20]
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	429a      	cmp	r2, r3
 800ac5a:	d3f0      	bcc.n	800ac3e <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	613b      	str	r3, [r7, #16]
      break;
 800ac64:	e00e      	b.n	800ac84 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	68b9      	ldr	r1, [r7, #8]
 800ac6a:	68f8      	ldr	r0, [r7, #12]
 800ac6c:	f000 f812 	bl	800ac94 <CRC_Handle_8>
 800ac70:	6138      	str	r0, [r7, #16]
      break;
 800ac72:	e007      	b.n	800ac84 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800ac74:	687a      	ldr	r2, [r7, #4]
 800ac76:	68b9      	ldr	r1, [r7, #8]
 800ac78:	68f8      	ldr	r0, [r7, #12]
 800ac7a:	f000 f89b 	bl	800adb4 <CRC_Handle_16>
 800ac7e:	6138      	str	r0, [r7, #16]
      break;
 800ac80:	e000      	b.n	800ac84 <HAL_CRC_Calculate+0x88>
      break;
 800ac82:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	2201      	movs	r2, #1
 800ac88:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800ac8a:	693b      	ldr	r3, [r7, #16]
}
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	3718      	adds	r7, #24
 800ac90:	46bd      	mov	sp, r7
 800ac92:	bd80      	pop	{r7, pc}

0800ac94 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800ac94:	b480      	push	{r7}
 800ac96:	b089      	sub	sp, #36	@ 0x24
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	60f8      	str	r0, [r7, #12]
 800ac9c:	60b9      	str	r1, [r7, #8]
 800ac9e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800aca0:	2300      	movs	r3, #0
 800aca2:	61fb      	str	r3, [r7, #28]
 800aca4:	e023      	b.n	800acee <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800aca6:	69fb      	ldr	r3, [r7, #28]
 800aca8:	009b      	lsls	r3, r3, #2
 800acaa:	68ba      	ldr	r2, [r7, #8]
 800acac:	4413      	add	r3, r2
 800acae:	781b      	ldrb	r3, [r3, #0]
 800acb0:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800acb2:	69fb      	ldr	r3, [r7, #28]
 800acb4:	009b      	lsls	r3, r3, #2
 800acb6:	3301      	adds	r3, #1
 800acb8:	68b9      	ldr	r1, [r7, #8]
 800acba:	440b      	add	r3, r1
 800acbc:	781b      	ldrb	r3, [r3, #0]
 800acbe:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800acc0:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800acc2:	69fb      	ldr	r3, [r7, #28]
 800acc4:	009b      	lsls	r3, r3, #2
 800acc6:	3302      	adds	r3, #2
 800acc8:	68b9      	ldr	r1, [r7, #8]
 800acca:	440b      	add	r3, r1
 800accc:	781b      	ldrb	r3, [r3, #0]
 800acce:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800acd0:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800acd2:	69fb      	ldr	r3, [r7, #28]
 800acd4:	009b      	lsls	r3, r3, #2
 800acd6:	3303      	adds	r3, #3
 800acd8:	68b9      	ldr	r1, [r7, #8]
 800acda:	440b      	add	r3, r1
 800acdc:	781b      	ldrb	r3, [r3, #0]
 800acde:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800ace4:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800ace6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800ace8:	69fb      	ldr	r3, [r7, #28]
 800acea:	3301      	adds	r3, #1
 800acec:	61fb      	str	r3, [r7, #28]
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	089b      	lsrs	r3, r3, #2
 800acf2:	69fa      	ldr	r2, [r7, #28]
 800acf4:	429a      	cmp	r2, r3
 800acf6:	d3d6      	bcc.n	800aca6 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f003 0303 	and.w	r3, r3, #3
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d04f      	beq.n	800ada2 <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f003 0303 	and.w	r3, r3, #3
 800ad08:	2b01      	cmp	r3, #1
 800ad0a:	d107      	bne.n	800ad1c <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800ad0c:	69fb      	ldr	r3, [r7, #28]
 800ad0e:	009b      	lsls	r3, r3, #2
 800ad10:	68ba      	ldr	r2, [r7, #8]
 800ad12:	4413      	add	r3, r2
 800ad14:	68fa      	ldr	r2, [r7, #12]
 800ad16:	6812      	ldr	r2, [r2, #0]
 800ad18:	781b      	ldrb	r3, [r3, #0]
 800ad1a:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f003 0303 	and.w	r3, r3, #3
 800ad22:	2b02      	cmp	r3, #2
 800ad24:	d117      	bne.n	800ad56 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800ad26:	69fb      	ldr	r3, [r7, #28]
 800ad28:	009b      	lsls	r3, r3, #2
 800ad2a:	68ba      	ldr	r2, [r7, #8]
 800ad2c:	4413      	add	r3, r2
 800ad2e:	781b      	ldrb	r3, [r3, #0]
 800ad30:	b21b      	sxth	r3, r3
 800ad32:	021b      	lsls	r3, r3, #8
 800ad34:	b21a      	sxth	r2, r3
 800ad36:	69fb      	ldr	r3, [r7, #28]
 800ad38:	009b      	lsls	r3, r3, #2
 800ad3a:	3301      	adds	r3, #1
 800ad3c:	68b9      	ldr	r1, [r7, #8]
 800ad3e:	440b      	add	r3, r1
 800ad40:	781b      	ldrb	r3, [r3, #0]
 800ad42:	b21b      	sxth	r3, r3
 800ad44:	4313      	orrs	r3, r2
 800ad46:	b21b      	sxth	r3, r3
 800ad48:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	8b7a      	ldrh	r2, [r7, #26]
 800ad54:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f003 0303 	and.w	r3, r3, #3
 800ad5c:	2b03      	cmp	r3, #3
 800ad5e:	d120      	bne.n	800ada2 <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800ad60:	69fb      	ldr	r3, [r7, #28]
 800ad62:	009b      	lsls	r3, r3, #2
 800ad64:	68ba      	ldr	r2, [r7, #8]
 800ad66:	4413      	add	r3, r2
 800ad68:	781b      	ldrb	r3, [r3, #0]
 800ad6a:	b21b      	sxth	r3, r3
 800ad6c:	021b      	lsls	r3, r3, #8
 800ad6e:	b21a      	sxth	r2, r3
 800ad70:	69fb      	ldr	r3, [r7, #28]
 800ad72:	009b      	lsls	r3, r3, #2
 800ad74:	3301      	adds	r3, #1
 800ad76:	68b9      	ldr	r1, [r7, #8]
 800ad78:	440b      	add	r3, r1
 800ad7a:	781b      	ldrb	r3, [r3, #0]
 800ad7c:	b21b      	sxth	r3, r3
 800ad7e:	4313      	orrs	r3, r2
 800ad80:	b21b      	sxth	r3, r3
 800ad82:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	8b7a      	ldrh	r2, [r7, #26]
 800ad8e:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800ad90:	69fb      	ldr	r3, [r7, #28]
 800ad92:	009b      	lsls	r3, r3, #2
 800ad94:	3302      	adds	r3, #2
 800ad96:	68ba      	ldr	r2, [r7, #8]
 800ad98:	4413      	add	r3, r2
 800ad9a:	68fa      	ldr	r2, [r7, #12]
 800ad9c:	6812      	ldr	r2, [r2, #0]
 800ad9e:	781b      	ldrb	r3, [r3, #0]
 800ada0:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	681b      	ldr	r3, [r3, #0]
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	3724      	adds	r7, #36	@ 0x24
 800adac:	46bd      	mov	sp, r7
 800adae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb2:	4770      	bx	lr

0800adb4 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800adb4:	b480      	push	{r7}
 800adb6:	b087      	sub	sp, #28
 800adb8:	af00      	add	r7, sp, #0
 800adba:	60f8      	str	r0, [r7, #12]
 800adbc:	60b9      	str	r1, [r7, #8]
 800adbe:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800adc0:	2300      	movs	r3, #0
 800adc2:	617b      	str	r3, [r7, #20]
 800adc4:	e013      	b.n	800adee <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800adc6:	697b      	ldr	r3, [r7, #20]
 800adc8:	009b      	lsls	r3, r3, #2
 800adca:	68ba      	ldr	r2, [r7, #8]
 800adcc:	4413      	add	r3, r2
 800adce:	881b      	ldrh	r3, [r3, #0]
 800add0:	041a      	lsls	r2, r3, #16
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	009b      	lsls	r3, r3, #2
 800add6:	3302      	adds	r3, #2
 800add8:	68b9      	ldr	r1, [r7, #8]
 800adda:	440b      	add	r3, r1
 800addc:	881b      	ldrh	r3, [r3, #0]
 800adde:	4619      	mov	r1, r3
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	430a      	orrs	r2, r1
 800ade6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800ade8:	697b      	ldr	r3, [r7, #20]
 800adea:	3301      	adds	r3, #1
 800adec:	617b      	str	r3, [r7, #20]
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	085b      	lsrs	r3, r3, #1
 800adf2:	697a      	ldr	r2, [r7, #20]
 800adf4:	429a      	cmp	r2, r3
 800adf6:	d3e6      	bcc.n	800adc6 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f003 0301 	and.w	r3, r3, #1
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d009      	beq.n	800ae16 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	009b      	lsls	r3, r3, #2
 800ae0c:	68ba      	ldr	r2, [r7, #8]
 800ae0e:	4413      	add	r3, r2
 800ae10:	881a      	ldrh	r2, [r3, #0]
 800ae12:	693b      	ldr	r3, [r7, #16]
 800ae14:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	681b      	ldr	r3, [r3, #0]
}
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	371c      	adds	r7, #28
 800ae20:	46bd      	mov	sp, r7
 800ae22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae26:	4770      	bx	lr

0800ae28 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800ae28:	b480      	push	{r7}
 800ae2a:	b087      	sub	sp, #28
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	60f8      	str	r0, [r7, #12]
 800ae30:	60b9      	str	r1, [r7, #8]
 800ae32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ae34:	2300      	movs	r3, #0
 800ae36:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800ae38:	231f      	movs	r3, #31
 800ae3a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	f003 0301 	and.w	r3, r3, #1
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d102      	bne.n	800ae4c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800ae46:	2301      	movs	r3, #1
 800ae48:	75fb      	strb	r3, [r7, #23]
 800ae4a:	e063      	b.n	800af14 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800ae4c:	bf00      	nop
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	1e5a      	subs	r2, r3, #1
 800ae52:	613a      	str	r2, [r7, #16]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d009      	beq.n	800ae6c <HAL_CRCEx_Polynomial_Set+0x44>
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	f003 031f 	and.w	r3, r3, #31
 800ae5e:	68ba      	ldr	r2, [r7, #8]
 800ae60:	fa22 f303 	lsr.w	r3, r2, r3
 800ae64:	f003 0301 	and.w	r3, r3, #1
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d0f0      	beq.n	800ae4e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2b18      	cmp	r3, #24
 800ae70:	d846      	bhi.n	800af00 <HAL_CRCEx_Polynomial_Set+0xd8>
 800ae72:	a201      	add	r2, pc, #4	@ (adr r2, 800ae78 <HAL_CRCEx_Polynomial_Set+0x50>)
 800ae74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae78:	0800af07 	.word	0x0800af07
 800ae7c:	0800af01 	.word	0x0800af01
 800ae80:	0800af01 	.word	0x0800af01
 800ae84:	0800af01 	.word	0x0800af01
 800ae88:	0800af01 	.word	0x0800af01
 800ae8c:	0800af01 	.word	0x0800af01
 800ae90:	0800af01 	.word	0x0800af01
 800ae94:	0800af01 	.word	0x0800af01
 800ae98:	0800aef5 	.word	0x0800aef5
 800ae9c:	0800af01 	.word	0x0800af01
 800aea0:	0800af01 	.word	0x0800af01
 800aea4:	0800af01 	.word	0x0800af01
 800aea8:	0800af01 	.word	0x0800af01
 800aeac:	0800af01 	.word	0x0800af01
 800aeb0:	0800af01 	.word	0x0800af01
 800aeb4:	0800af01 	.word	0x0800af01
 800aeb8:	0800aee9 	.word	0x0800aee9
 800aebc:	0800af01 	.word	0x0800af01
 800aec0:	0800af01 	.word	0x0800af01
 800aec4:	0800af01 	.word	0x0800af01
 800aec8:	0800af01 	.word	0x0800af01
 800aecc:	0800af01 	.word	0x0800af01
 800aed0:	0800af01 	.word	0x0800af01
 800aed4:	0800af01 	.word	0x0800af01
 800aed8:	0800aedd 	.word	0x0800aedd
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800aedc:	693b      	ldr	r3, [r7, #16]
 800aede:	2b06      	cmp	r3, #6
 800aee0:	d913      	bls.n	800af0a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800aee2:	2301      	movs	r3, #1
 800aee4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800aee6:	e010      	b.n	800af0a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	2b07      	cmp	r3, #7
 800aeec:	d90f      	bls.n	800af0e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800aeee:	2301      	movs	r3, #1
 800aef0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800aef2:	e00c      	b.n	800af0e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	2b0f      	cmp	r3, #15
 800aef8:	d90b      	bls.n	800af12 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800aefa:	2301      	movs	r3, #1
 800aefc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800aefe:	e008      	b.n	800af12 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800af00:	2301      	movs	r3, #1
 800af02:	75fb      	strb	r3, [r7, #23]
        break;
 800af04:	e006      	b.n	800af14 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800af06:	bf00      	nop
 800af08:	e004      	b.n	800af14 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800af0a:	bf00      	nop
 800af0c:	e002      	b.n	800af14 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800af0e:	bf00      	nop
 800af10:	e000      	b.n	800af14 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800af12:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800af14:	7dfb      	ldrb	r3, [r7, #23]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d10d      	bne.n	800af36 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	68ba      	ldr	r2, [r7, #8]
 800af20:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	689b      	ldr	r3, [r3, #8]
 800af28:	f023 0118 	bic.w	r1, r3, #24
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	687a      	ldr	r2, [r7, #4]
 800af32:	430a      	orrs	r2, r1
 800af34:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800af36:	7dfb      	ldrb	r3, [r7, #23]
}
 800af38:	4618      	mov	r0, r3
 800af3a:	371c      	adds	r7, #28
 800af3c:	46bd      	mov	sp, r7
 800af3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af42:	4770      	bx	lr

0800af44 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b084      	sub	sp, #16
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d101      	bne.n	800af56 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800af52:	2301      	movs	r3, #1
 800af54:	e08d      	b.n	800b072 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	461a      	mov	r2, r3
 800af5c:	4b47      	ldr	r3, [pc, #284]	@ (800b07c <HAL_DMA_Init+0x138>)
 800af5e:	429a      	cmp	r2, r3
 800af60:	d80f      	bhi.n	800af82 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	461a      	mov	r2, r3
 800af68:	4b45      	ldr	r3, [pc, #276]	@ (800b080 <HAL_DMA_Init+0x13c>)
 800af6a:	4413      	add	r3, r2
 800af6c:	4a45      	ldr	r2, [pc, #276]	@ (800b084 <HAL_DMA_Init+0x140>)
 800af6e:	fba2 2303 	umull	r2, r3, r2, r3
 800af72:	091b      	lsrs	r3, r3, #4
 800af74:	009a      	lsls	r2, r3, #2
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	4a42      	ldr	r2, [pc, #264]	@ (800b088 <HAL_DMA_Init+0x144>)
 800af7e:	641a      	str	r2, [r3, #64]	@ 0x40
 800af80:	e00e      	b.n	800afa0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	461a      	mov	r2, r3
 800af88:	4b40      	ldr	r3, [pc, #256]	@ (800b08c <HAL_DMA_Init+0x148>)
 800af8a:	4413      	add	r3, r2
 800af8c:	4a3d      	ldr	r2, [pc, #244]	@ (800b084 <HAL_DMA_Init+0x140>)
 800af8e:	fba2 2303 	umull	r2, r3, r2, r3
 800af92:	091b      	lsrs	r3, r3, #4
 800af94:	009a      	lsls	r2, r3, #2
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	4a3c      	ldr	r2, [pc, #240]	@ (800b090 <HAL_DMA_Init+0x14c>)
 800af9e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2202      	movs	r2, #2
 800afa4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800afb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800afba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800afc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	691b      	ldr	r3, [r3, #16]
 800afca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800afd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	699b      	ldr	r3, [r3, #24]
 800afd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800afdc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	6a1b      	ldr	r3, [r3, #32]
 800afe2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800afe4:	68fa      	ldr	r2, [r7, #12]
 800afe6:	4313      	orrs	r3, r2
 800afe8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	68fa      	ldr	r2, [r7, #12]
 800aff0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f000 fa82 	bl	800b4fc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	689b      	ldr	r3, [r3, #8]
 800affc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b000:	d102      	bne.n	800b008 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2200      	movs	r2, #0
 800b006:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	685a      	ldr	r2, [r3, #4]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b010:	b2d2      	uxtb	r2, r2
 800b012:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b018:	687a      	ldr	r2, [r7, #4]
 800b01a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b01c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	685b      	ldr	r3, [r3, #4]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d010      	beq.n	800b048 <HAL_DMA_Init+0x104>
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	685b      	ldr	r3, [r3, #4]
 800b02a:	2b04      	cmp	r3, #4
 800b02c:	d80c      	bhi.n	800b048 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 faa2 	bl	800b578 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b038:	2200      	movs	r2, #0
 800b03a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b040:	687a      	ldr	r2, [r7, #4]
 800b042:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b044:	605a      	str	r2, [r3, #4]
 800b046:	e008      	b.n	800b05a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2200      	movs	r2, #0
 800b04c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	2200      	movs	r2, #0
 800b052:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2200      	movs	r2, #0
 800b058:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	2200      	movs	r2, #0
 800b05e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2201      	movs	r2, #1
 800b064:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2200      	movs	r2, #0
 800b06c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800b070:	2300      	movs	r3, #0
}
 800b072:	4618      	mov	r0, r3
 800b074:	3710      	adds	r7, #16
 800b076:	46bd      	mov	sp, r7
 800b078:	bd80      	pop	{r7, pc}
 800b07a:	bf00      	nop
 800b07c:	40020407 	.word	0x40020407
 800b080:	bffdfff8 	.word	0xbffdfff8
 800b084:	cccccccd 	.word	0xcccccccd
 800b088:	40020000 	.word	0x40020000
 800b08c:	bffdfbf8 	.word	0xbffdfbf8
 800b090:	40020400 	.word	0x40020400

0800b094 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b086      	sub	sp, #24
 800b098:	af00      	add	r7, sp, #0
 800b09a:	60f8      	str	r0, [r7, #12]
 800b09c:	60b9      	str	r1, [r7, #8]
 800b09e:	607a      	str	r2, [r7, #4]
 800b0a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b0ac:	2b01      	cmp	r3, #1
 800b0ae:	d101      	bne.n	800b0b4 <HAL_DMA_Start_IT+0x20>
 800b0b0:	2302      	movs	r3, #2
 800b0b2:	e066      	b.n	800b182 <HAL_DMA_Start_IT+0xee>
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	2201      	movs	r2, #1
 800b0b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b0c2:	b2db      	uxtb	r3, r3
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	d155      	bne.n	800b174 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	2202      	movs	r2, #2
 800b0cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	681a      	ldr	r2, [r3, #0]
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	f022 0201 	bic.w	r2, r2, #1
 800b0e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	687a      	ldr	r2, [r7, #4]
 800b0ea:	68b9      	ldr	r1, [r7, #8]
 800b0ec:	68f8      	ldr	r0, [r7, #12]
 800b0ee:	f000 f9c7 	bl	800b480 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d008      	beq.n	800b10c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	681a      	ldr	r2, [r3, #0]
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f042 020e 	orr.w	r2, r2, #14
 800b108:	601a      	str	r2, [r3, #0]
 800b10a:	e00f      	b.n	800b12c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	681a      	ldr	r2, [r3, #0]
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	f022 0204 	bic.w	r2, r2, #4
 800b11a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	681a      	ldr	r2, [r3, #0]
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f042 020a 	orr.w	r2, r2, #10
 800b12a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b136:	2b00      	cmp	r3, #0
 800b138:	d007      	beq.n	800b14a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b13e:	681a      	ldr	r2, [r3, #0]
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b144:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b148:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d007      	beq.n	800b162 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b156:	681a      	ldr	r2, [r3, #0]
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b15c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b160:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	681a      	ldr	r2, [r3, #0]
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	f042 0201 	orr.w	r2, r2, #1
 800b170:	601a      	str	r2, [r3, #0]
 800b172:	e005      	b.n	800b180 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	2200      	movs	r2, #0
 800b178:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800b17c:	2302      	movs	r3, #2
 800b17e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800b180:	7dfb      	ldrb	r3, [r7, #23]
}
 800b182:	4618      	mov	r0, r3
 800b184:	3718      	adds	r7, #24
 800b186:	46bd      	mov	sp, r7
 800b188:	bd80      	pop	{r7, pc}

0800b18a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b18a:	b480      	push	{r7}
 800b18c:	b085      	sub	sp, #20
 800b18e:	af00      	add	r7, sp, #0
 800b190:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b192:	2300      	movs	r3, #0
 800b194:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b19c:	b2db      	uxtb	r3, r3
 800b19e:	2b02      	cmp	r3, #2
 800b1a0:	d005      	beq.n	800b1ae <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	2204      	movs	r2, #4
 800b1a6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	73fb      	strb	r3, [r7, #15]
 800b1ac:	e037      	b.n	800b21e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	681a      	ldr	r2, [r3, #0]
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	f022 020e 	bic.w	r2, r2, #14
 800b1bc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b1c2:	681a      	ldr	r2, [r3, #0]
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b1c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b1cc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	681a      	ldr	r2, [r3, #0]
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f022 0201 	bic.w	r2, r2, #1
 800b1dc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1e2:	f003 021f 	and.w	r2, r3, #31
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1ea:	2101      	movs	r1, #1
 800b1ec:	fa01 f202 	lsl.w	r2, r1, r2
 800b1f0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1f6:	687a      	ldr	r2, [r7, #4]
 800b1f8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b1fa:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b200:	2b00      	cmp	r3, #0
 800b202:	d00c      	beq.n	800b21e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b208:	681a      	ldr	r2, [r3, #0]
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b20e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b212:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b218:	687a      	ldr	r2, [r7, #4]
 800b21a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b21c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	2201      	movs	r2, #1
 800b222:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2200      	movs	r2, #0
 800b22a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800b22e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b230:	4618      	mov	r0, r3
 800b232:	3714      	adds	r7, #20
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr

0800b23c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b084      	sub	sp, #16
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b244:	2300      	movs	r3, #0
 800b246:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b24e:	b2db      	uxtb	r3, r3
 800b250:	2b02      	cmp	r3, #2
 800b252:	d00d      	beq.n	800b270 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2204      	movs	r2, #4
 800b258:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	2201      	movs	r2, #1
 800b25e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2200      	movs	r2, #0
 800b266:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800b26a:	2301      	movs	r3, #1
 800b26c:	73fb      	strb	r3, [r7, #15]
 800b26e:	e047      	b.n	800b300 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	681a      	ldr	r2, [r3, #0]
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	f022 020e 	bic.w	r2, r2, #14
 800b27e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	681a      	ldr	r2, [r3, #0]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	f022 0201 	bic.w	r2, r2, #1
 800b28e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b294:	681a      	ldr	r2, [r3, #0]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b29a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b29e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b2a4:	f003 021f 	and.w	r2, r3, #31
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2ac:	2101      	movs	r1, #1
 800b2ae:	fa01 f202 	lsl.w	r2, r1, r2
 800b2b2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b2b8:	687a      	ldr	r2, [r7, #4]
 800b2ba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b2bc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d00c      	beq.n	800b2e0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2ca:	681a      	ldr	r2, [r3, #0]
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b2d4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2da:	687a      	ldr	r2, [r7, #4]
 800b2dc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b2de:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2201      	movs	r2, #1
 800b2e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d003      	beq.n	800b300 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2fc:	6878      	ldr	r0, [r7, #4]
 800b2fe:	4798      	blx	r3
    }
  }
  return status;
 800b300:	7bfb      	ldrb	r3, [r7, #15]
}
 800b302:	4618      	mov	r0, r3
 800b304:	3710      	adds	r7, #16
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}

0800b30a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b30a:	b580      	push	{r7, lr}
 800b30c:	b084      	sub	sp, #16
 800b30e:	af00      	add	r7, sp, #0
 800b310:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b326:	f003 031f 	and.w	r3, r3, #31
 800b32a:	2204      	movs	r2, #4
 800b32c:	409a      	lsls	r2, r3
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	4013      	ands	r3, r2
 800b332:	2b00      	cmp	r3, #0
 800b334:	d026      	beq.n	800b384 <HAL_DMA_IRQHandler+0x7a>
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	f003 0304 	and.w	r3, r3, #4
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d021      	beq.n	800b384 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	f003 0320 	and.w	r3, r3, #32
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d107      	bne.n	800b35e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	681a      	ldr	r2, [r3, #0]
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f022 0204 	bic.w	r2, r2, #4
 800b35c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b362:	f003 021f 	and.w	r2, r3, #31
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b36a:	2104      	movs	r1, #4
 800b36c:	fa01 f202 	lsl.w	r2, r1, r2
 800b370:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b376:	2b00      	cmp	r3, #0
 800b378:	d071      	beq.n	800b45e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b37e:	6878      	ldr	r0, [r7, #4]
 800b380:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800b382:	e06c      	b.n	800b45e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b388:	f003 031f 	and.w	r3, r3, #31
 800b38c:	2202      	movs	r2, #2
 800b38e:	409a      	lsls	r2, r3
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	4013      	ands	r3, r2
 800b394:	2b00      	cmp	r3, #0
 800b396:	d02e      	beq.n	800b3f6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800b398:	68bb      	ldr	r3, [r7, #8]
 800b39a:	f003 0302 	and.w	r3, r3, #2
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d029      	beq.n	800b3f6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	f003 0320 	and.w	r3, r3, #32
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d10b      	bne.n	800b3c8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	681a      	ldr	r2, [r3, #0]
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f022 020a 	bic.w	r2, r2, #10
 800b3be:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	2201      	movs	r2, #1
 800b3c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3cc:	f003 021f 	and.w	r2, r3, #31
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3d4:	2102      	movs	r1, #2
 800b3d6:	fa01 f202 	lsl.w	r2, r1, r2
 800b3da:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d038      	beq.n	800b45e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800b3f4:	e033      	b.n	800b45e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3fa:	f003 031f 	and.w	r3, r3, #31
 800b3fe:	2208      	movs	r2, #8
 800b400:	409a      	lsls	r2, r3
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	4013      	ands	r3, r2
 800b406:	2b00      	cmp	r3, #0
 800b408:	d02a      	beq.n	800b460 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800b40a:	68bb      	ldr	r3, [r7, #8]
 800b40c:	f003 0308 	and.w	r3, r3, #8
 800b410:	2b00      	cmp	r3, #0
 800b412:	d025      	beq.n	800b460 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	681a      	ldr	r2, [r3, #0]
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	f022 020e 	bic.w	r2, r2, #14
 800b422:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b428:	f003 021f 	and.w	r2, r3, #31
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b430:	2101      	movs	r1, #1
 800b432:	fa01 f202 	lsl.w	r2, r1, r2
 800b436:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2201      	movs	r2, #1
 800b43c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2201      	movs	r2, #1
 800b442:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2200      	movs	r2, #0
 800b44a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b452:	2b00      	cmp	r3, #0
 800b454:	d004      	beq.n	800b460 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b45a:	6878      	ldr	r0, [r7, #4]
 800b45c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800b45e:	bf00      	nop
 800b460:	bf00      	nop
}
 800b462:	3710      	adds	r7, #16
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}

0800b468 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800b468:	b480      	push	{r7}
 800b46a:	b083      	sub	sp, #12
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800b474:	4618      	mov	r0, r3
 800b476:	370c      	adds	r7, #12
 800b478:	46bd      	mov	sp, r7
 800b47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47e:	4770      	bx	lr

0800b480 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b480:	b480      	push	{r7}
 800b482:	b085      	sub	sp, #20
 800b484:	af00      	add	r7, sp, #0
 800b486:	60f8      	str	r0, [r7, #12]
 800b488:	60b9      	str	r1, [r7, #8]
 800b48a:	607a      	str	r2, [r7, #4]
 800b48c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b492:	68fa      	ldr	r2, [r7, #12]
 800b494:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b496:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d004      	beq.n	800b4aa <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4a4:	68fa      	ldr	r2, [r7, #12]
 800b4a6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b4a8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4ae:	f003 021f 	and.w	r2, r3, #31
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4b6:	2101      	movs	r1, #1
 800b4b8:	fa01 f202 	lsl.w	r2, r1, r2
 800b4bc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	683a      	ldr	r2, [r7, #0]
 800b4c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	689b      	ldr	r3, [r3, #8]
 800b4ca:	2b10      	cmp	r3, #16
 800b4cc:	d108      	bne.n	800b4e0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	687a      	ldr	r2, [r7, #4]
 800b4d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	68ba      	ldr	r2, [r7, #8]
 800b4dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800b4de:	e007      	b.n	800b4f0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	68ba      	ldr	r2, [r7, #8]
 800b4e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	687a      	ldr	r2, [r7, #4]
 800b4ee:	60da      	str	r2, [r3, #12]
}
 800b4f0:	bf00      	nop
 800b4f2:	3714      	adds	r7, #20
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fa:	4770      	bx	lr

0800b4fc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b4fc:	b480      	push	{r7}
 800b4fe:	b087      	sub	sp, #28
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	461a      	mov	r2, r3
 800b50a:	4b16      	ldr	r3, [pc, #88]	@ (800b564 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800b50c:	429a      	cmp	r2, r3
 800b50e:	d802      	bhi.n	800b516 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800b510:	4b15      	ldr	r3, [pc, #84]	@ (800b568 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800b512:	617b      	str	r3, [r7, #20]
 800b514:	e001      	b.n	800b51a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800b516:	4b15      	ldr	r3, [pc, #84]	@ (800b56c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800b518:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800b51a:	697b      	ldr	r3, [r7, #20]
 800b51c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	b2db      	uxtb	r3, r3
 800b524:	3b08      	subs	r3, #8
 800b526:	4a12      	ldr	r2, [pc, #72]	@ (800b570 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800b528:	fba2 2303 	umull	r2, r3, r2, r3
 800b52c:	091b      	lsrs	r3, r3, #4
 800b52e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b534:	089b      	lsrs	r3, r3, #2
 800b536:	009a      	lsls	r2, r3, #2
 800b538:	693b      	ldr	r3, [r7, #16]
 800b53a:	4413      	add	r3, r2
 800b53c:	461a      	mov	r2, r3
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	4a0b      	ldr	r2, [pc, #44]	@ (800b574 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800b546:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	f003 031f 	and.w	r3, r3, #31
 800b54e:	2201      	movs	r2, #1
 800b550:	409a      	lsls	r2, r3
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800b556:	bf00      	nop
 800b558:	371c      	adds	r7, #28
 800b55a:	46bd      	mov	sp, r7
 800b55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b560:	4770      	bx	lr
 800b562:	bf00      	nop
 800b564:	40020407 	.word	0x40020407
 800b568:	40020800 	.word	0x40020800
 800b56c:	40020820 	.word	0x40020820
 800b570:	cccccccd 	.word	0xcccccccd
 800b574:	40020880 	.word	0x40020880

0800b578 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b578:	b480      	push	{r7}
 800b57a:	b085      	sub	sp, #20
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	685b      	ldr	r3, [r3, #4]
 800b584:	b2db      	uxtb	r3, r3
 800b586:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b588:	68fa      	ldr	r2, [r7, #12]
 800b58a:	4b0b      	ldr	r3, [pc, #44]	@ (800b5b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800b58c:	4413      	add	r3, r2
 800b58e:	009b      	lsls	r3, r3, #2
 800b590:	461a      	mov	r2, r3
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	4a08      	ldr	r2, [pc, #32]	@ (800b5bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800b59a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	3b01      	subs	r3, #1
 800b5a0:	f003 031f 	and.w	r3, r3, #31
 800b5a4:	2201      	movs	r2, #1
 800b5a6:	409a      	lsls	r2, r3
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800b5ac:	bf00      	nop
 800b5ae:	3714      	adds	r7, #20
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b6:	4770      	bx	lr
 800b5b8:	1000823f 	.word	0x1000823f
 800b5bc:	40020940 	.word	0x40020940

0800b5c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	b087      	sub	sp, #28
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
 800b5c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b5ce:	e15a      	b.n	800b886 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	681a      	ldr	r2, [r3, #0]
 800b5d4:	2101      	movs	r1, #1
 800b5d6:	697b      	ldr	r3, [r7, #20]
 800b5d8:	fa01 f303 	lsl.w	r3, r1, r3
 800b5dc:	4013      	ands	r3, r2
 800b5de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	f000 814c 	beq.w	800b880 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	685b      	ldr	r3, [r3, #4]
 800b5ec:	f003 0303 	and.w	r3, r3, #3
 800b5f0:	2b01      	cmp	r3, #1
 800b5f2:	d005      	beq.n	800b600 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	685b      	ldr	r3, [r3, #4]
 800b5f8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b5fc:	2b02      	cmp	r3, #2
 800b5fe:	d130      	bne.n	800b662 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	689b      	ldr	r3, [r3, #8]
 800b604:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b606:	697b      	ldr	r3, [r7, #20]
 800b608:	005b      	lsls	r3, r3, #1
 800b60a:	2203      	movs	r2, #3
 800b60c:	fa02 f303 	lsl.w	r3, r2, r3
 800b610:	43db      	mvns	r3, r3
 800b612:	693a      	ldr	r2, [r7, #16]
 800b614:	4013      	ands	r3, r2
 800b616:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	68da      	ldr	r2, [r3, #12]
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	005b      	lsls	r3, r3, #1
 800b620:	fa02 f303 	lsl.w	r3, r2, r3
 800b624:	693a      	ldr	r2, [r7, #16]
 800b626:	4313      	orrs	r3, r2
 800b628:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	693a      	ldr	r2, [r7, #16]
 800b62e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	685b      	ldr	r3, [r3, #4]
 800b634:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b636:	2201      	movs	r2, #1
 800b638:	697b      	ldr	r3, [r7, #20]
 800b63a:	fa02 f303 	lsl.w	r3, r2, r3
 800b63e:	43db      	mvns	r3, r3
 800b640:	693a      	ldr	r2, [r7, #16]
 800b642:	4013      	ands	r3, r2
 800b644:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	685b      	ldr	r3, [r3, #4]
 800b64a:	091b      	lsrs	r3, r3, #4
 800b64c:	f003 0201 	and.w	r2, r3, #1
 800b650:	697b      	ldr	r3, [r7, #20]
 800b652:	fa02 f303 	lsl.w	r3, r2, r3
 800b656:	693a      	ldr	r2, [r7, #16]
 800b658:	4313      	orrs	r3, r2
 800b65a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	693a      	ldr	r2, [r7, #16]
 800b660:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	685b      	ldr	r3, [r3, #4]
 800b666:	f003 0303 	and.w	r3, r3, #3
 800b66a:	2b03      	cmp	r3, #3
 800b66c:	d017      	beq.n	800b69e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	68db      	ldr	r3, [r3, #12]
 800b672:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b674:	697b      	ldr	r3, [r7, #20]
 800b676:	005b      	lsls	r3, r3, #1
 800b678:	2203      	movs	r2, #3
 800b67a:	fa02 f303 	lsl.w	r3, r2, r3
 800b67e:	43db      	mvns	r3, r3
 800b680:	693a      	ldr	r2, [r7, #16]
 800b682:	4013      	ands	r3, r2
 800b684:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	689a      	ldr	r2, [r3, #8]
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	005b      	lsls	r3, r3, #1
 800b68e:	fa02 f303 	lsl.w	r3, r2, r3
 800b692:	693a      	ldr	r2, [r7, #16]
 800b694:	4313      	orrs	r3, r2
 800b696:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	693a      	ldr	r2, [r7, #16]
 800b69c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	685b      	ldr	r3, [r3, #4]
 800b6a2:	f003 0303 	and.w	r3, r3, #3
 800b6a6:	2b02      	cmp	r3, #2
 800b6a8:	d123      	bne.n	800b6f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	08da      	lsrs	r2, r3, #3
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	3208      	adds	r2, #8
 800b6b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b6b8:	697b      	ldr	r3, [r7, #20]
 800b6ba:	f003 0307 	and.w	r3, r3, #7
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	220f      	movs	r2, #15
 800b6c2:	fa02 f303 	lsl.w	r3, r2, r3
 800b6c6:	43db      	mvns	r3, r3
 800b6c8:	693a      	ldr	r2, [r7, #16]
 800b6ca:	4013      	ands	r3, r2
 800b6cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b6ce:	683b      	ldr	r3, [r7, #0]
 800b6d0:	691a      	ldr	r2, [r3, #16]
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	f003 0307 	and.w	r3, r3, #7
 800b6d8:	009b      	lsls	r3, r3, #2
 800b6da:	fa02 f303 	lsl.w	r3, r2, r3
 800b6de:	693a      	ldr	r2, [r7, #16]
 800b6e0:	4313      	orrs	r3, r2
 800b6e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b6e4:	697b      	ldr	r3, [r7, #20]
 800b6e6:	08da      	lsrs	r2, r3, #3
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	3208      	adds	r2, #8
 800b6ec:	6939      	ldr	r1, [r7, #16]
 800b6ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	005b      	lsls	r3, r3, #1
 800b6fc:	2203      	movs	r2, #3
 800b6fe:	fa02 f303 	lsl.w	r3, r2, r3
 800b702:	43db      	mvns	r3, r3
 800b704:	693a      	ldr	r2, [r7, #16]
 800b706:	4013      	ands	r3, r2
 800b708:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	685b      	ldr	r3, [r3, #4]
 800b70e:	f003 0203 	and.w	r2, r3, #3
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	005b      	lsls	r3, r3, #1
 800b716:	fa02 f303 	lsl.w	r3, r2, r3
 800b71a:	693a      	ldr	r2, [r7, #16]
 800b71c:	4313      	orrs	r3, r2
 800b71e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	693a      	ldr	r2, [r7, #16]
 800b724:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	685b      	ldr	r3, [r3, #4]
 800b72a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b72e:	2b00      	cmp	r3, #0
 800b730:	f000 80a6 	beq.w	800b880 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b734:	4b5b      	ldr	r3, [pc, #364]	@ (800b8a4 <HAL_GPIO_Init+0x2e4>)
 800b736:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b738:	4a5a      	ldr	r2, [pc, #360]	@ (800b8a4 <HAL_GPIO_Init+0x2e4>)
 800b73a:	f043 0301 	orr.w	r3, r3, #1
 800b73e:	6613      	str	r3, [r2, #96]	@ 0x60
 800b740:	4b58      	ldr	r3, [pc, #352]	@ (800b8a4 <HAL_GPIO_Init+0x2e4>)
 800b742:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b744:	f003 0301 	and.w	r3, r3, #1
 800b748:	60bb      	str	r3, [r7, #8]
 800b74a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b74c:	4a56      	ldr	r2, [pc, #344]	@ (800b8a8 <HAL_GPIO_Init+0x2e8>)
 800b74e:	697b      	ldr	r3, [r7, #20]
 800b750:	089b      	lsrs	r3, r3, #2
 800b752:	3302      	adds	r3, #2
 800b754:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b758:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b75a:	697b      	ldr	r3, [r7, #20]
 800b75c:	f003 0303 	and.w	r3, r3, #3
 800b760:	009b      	lsls	r3, r3, #2
 800b762:	220f      	movs	r2, #15
 800b764:	fa02 f303 	lsl.w	r3, r2, r3
 800b768:	43db      	mvns	r3, r3
 800b76a:	693a      	ldr	r2, [r7, #16]
 800b76c:	4013      	ands	r3, r2
 800b76e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800b776:	d01f      	beq.n	800b7b8 <HAL_GPIO_Init+0x1f8>
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	4a4c      	ldr	r2, [pc, #304]	@ (800b8ac <HAL_GPIO_Init+0x2ec>)
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d019      	beq.n	800b7b4 <HAL_GPIO_Init+0x1f4>
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	4a4b      	ldr	r2, [pc, #300]	@ (800b8b0 <HAL_GPIO_Init+0x2f0>)
 800b784:	4293      	cmp	r3, r2
 800b786:	d013      	beq.n	800b7b0 <HAL_GPIO_Init+0x1f0>
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	4a4a      	ldr	r2, [pc, #296]	@ (800b8b4 <HAL_GPIO_Init+0x2f4>)
 800b78c:	4293      	cmp	r3, r2
 800b78e:	d00d      	beq.n	800b7ac <HAL_GPIO_Init+0x1ec>
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	4a49      	ldr	r2, [pc, #292]	@ (800b8b8 <HAL_GPIO_Init+0x2f8>)
 800b794:	4293      	cmp	r3, r2
 800b796:	d007      	beq.n	800b7a8 <HAL_GPIO_Init+0x1e8>
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	4a48      	ldr	r2, [pc, #288]	@ (800b8bc <HAL_GPIO_Init+0x2fc>)
 800b79c:	4293      	cmp	r3, r2
 800b79e:	d101      	bne.n	800b7a4 <HAL_GPIO_Init+0x1e4>
 800b7a0:	2305      	movs	r3, #5
 800b7a2:	e00a      	b.n	800b7ba <HAL_GPIO_Init+0x1fa>
 800b7a4:	2306      	movs	r3, #6
 800b7a6:	e008      	b.n	800b7ba <HAL_GPIO_Init+0x1fa>
 800b7a8:	2304      	movs	r3, #4
 800b7aa:	e006      	b.n	800b7ba <HAL_GPIO_Init+0x1fa>
 800b7ac:	2303      	movs	r3, #3
 800b7ae:	e004      	b.n	800b7ba <HAL_GPIO_Init+0x1fa>
 800b7b0:	2302      	movs	r3, #2
 800b7b2:	e002      	b.n	800b7ba <HAL_GPIO_Init+0x1fa>
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	e000      	b.n	800b7ba <HAL_GPIO_Init+0x1fa>
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	697a      	ldr	r2, [r7, #20]
 800b7bc:	f002 0203 	and.w	r2, r2, #3
 800b7c0:	0092      	lsls	r2, r2, #2
 800b7c2:	4093      	lsls	r3, r2
 800b7c4:	693a      	ldr	r2, [r7, #16]
 800b7c6:	4313      	orrs	r3, r2
 800b7c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b7ca:	4937      	ldr	r1, [pc, #220]	@ (800b8a8 <HAL_GPIO_Init+0x2e8>)
 800b7cc:	697b      	ldr	r3, [r7, #20]
 800b7ce:	089b      	lsrs	r3, r3, #2
 800b7d0:	3302      	adds	r3, #2
 800b7d2:	693a      	ldr	r2, [r7, #16]
 800b7d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b7d8:	4b39      	ldr	r3, [pc, #228]	@ (800b8c0 <HAL_GPIO_Init+0x300>)
 800b7da:	689b      	ldr	r3, [r3, #8]
 800b7dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	43db      	mvns	r3, r3
 800b7e2:	693a      	ldr	r2, [r7, #16]
 800b7e4:	4013      	ands	r3, r2
 800b7e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b7e8:	683b      	ldr	r3, [r7, #0]
 800b7ea:	685b      	ldr	r3, [r3, #4]
 800b7ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d003      	beq.n	800b7fc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800b7f4:	693a      	ldr	r2, [r7, #16]
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	4313      	orrs	r3, r2
 800b7fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b7fc:	4a30      	ldr	r2, [pc, #192]	@ (800b8c0 <HAL_GPIO_Init+0x300>)
 800b7fe:	693b      	ldr	r3, [r7, #16]
 800b800:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b802:	4b2f      	ldr	r3, [pc, #188]	@ (800b8c0 <HAL_GPIO_Init+0x300>)
 800b804:	68db      	ldr	r3, [r3, #12]
 800b806:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	43db      	mvns	r3, r3
 800b80c:	693a      	ldr	r2, [r7, #16]
 800b80e:	4013      	ands	r3, r2
 800b810:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	685b      	ldr	r3, [r3, #4]
 800b816:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d003      	beq.n	800b826 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800b81e:	693a      	ldr	r2, [r7, #16]
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	4313      	orrs	r3, r2
 800b824:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b826:	4a26      	ldr	r2, [pc, #152]	@ (800b8c0 <HAL_GPIO_Init+0x300>)
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800b82c:	4b24      	ldr	r3, [pc, #144]	@ (800b8c0 <HAL_GPIO_Init+0x300>)
 800b82e:	685b      	ldr	r3, [r3, #4]
 800b830:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	43db      	mvns	r3, r3
 800b836:	693a      	ldr	r2, [r7, #16]
 800b838:	4013      	ands	r3, r2
 800b83a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	685b      	ldr	r3, [r3, #4]
 800b840:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b844:	2b00      	cmp	r3, #0
 800b846:	d003      	beq.n	800b850 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800b848:	693a      	ldr	r2, [r7, #16]
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	4313      	orrs	r3, r2
 800b84e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b850:	4a1b      	ldr	r2, [pc, #108]	@ (800b8c0 <HAL_GPIO_Init+0x300>)
 800b852:	693b      	ldr	r3, [r7, #16]
 800b854:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b856:	4b1a      	ldr	r3, [pc, #104]	@ (800b8c0 <HAL_GPIO_Init+0x300>)
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	43db      	mvns	r3, r3
 800b860:	693a      	ldr	r2, [r7, #16]
 800b862:	4013      	ands	r3, r2
 800b864:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	685b      	ldr	r3, [r3, #4]
 800b86a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d003      	beq.n	800b87a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800b872:	693a      	ldr	r2, [r7, #16]
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	4313      	orrs	r3, r2
 800b878:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b87a:	4a11      	ldr	r2, [pc, #68]	@ (800b8c0 <HAL_GPIO_Init+0x300>)
 800b87c:	693b      	ldr	r3, [r7, #16]
 800b87e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	3301      	adds	r3, #1
 800b884:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	681a      	ldr	r2, [r3, #0]
 800b88a:	697b      	ldr	r3, [r7, #20]
 800b88c:	fa22 f303 	lsr.w	r3, r2, r3
 800b890:	2b00      	cmp	r3, #0
 800b892:	f47f ae9d 	bne.w	800b5d0 <HAL_GPIO_Init+0x10>
  }
}
 800b896:	bf00      	nop
 800b898:	bf00      	nop
 800b89a:	371c      	adds	r7, #28
 800b89c:	46bd      	mov	sp, r7
 800b89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a2:	4770      	bx	lr
 800b8a4:	40021000 	.word	0x40021000
 800b8a8:	40010000 	.word	0x40010000
 800b8ac:	48000400 	.word	0x48000400
 800b8b0:	48000800 	.word	0x48000800
 800b8b4:	48000c00 	.word	0x48000c00
 800b8b8:	48001000 	.word	0x48001000
 800b8bc:	48001400 	.word	0x48001400
 800b8c0:	40010400 	.word	0x40010400

0800b8c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	b085      	sub	sp, #20
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	691a      	ldr	r2, [r3, #16]
 800b8d4:	887b      	ldrh	r3, [r7, #2]
 800b8d6:	4013      	ands	r3, r2
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d002      	beq.n	800b8e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b8dc:	2301      	movs	r3, #1
 800b8de:	73fb      	strb	r3, [r7, #15]
 800b8e0:	e001      	b.n	800b8e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b8e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	3714      	adds	r7, #20
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f2:	4770      	bx	lr

0800b8f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b083      	sub	sp, #12
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
 800b8fc:	460b      	mov	r3, r1
 800b8fe:	807b      	strh	r3, [r7, #2]
 800b900:	4613      	mov	r3, r2
 800b902:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b904:	787b      	ldrb	r3, [r7, #1]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d003      	beq.n	800b912 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b90a:	887a      	ldrh	r2, [r7, #2]
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b910:	e002      	b.n	800b918 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b912:	887a      	ldrh	r2, [r7, #2]
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b918:	bf00      	nop
 800b91a:	370c      	adds	r7, #12
 800b91c:	46bd      	mov	sp, r7
 800b91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b922:	4770      	bx	lr

0800b924 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b082      	sub	sp, #8
 800b928:	af00      	add	r7, sp, #0
 800b92a:	4603      	mov	r3, r0
 800b92c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800b92e:	4b08      	ldr	r3, [pc, #32]	@ (800b950 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b930:	695a      	ldr	r2, [r3, #20]
 800b932:	88fb      	ldrh	r3, [r7, #6]
 800b934:	4013      	ands	r3, r2
 800b936:	2b00      	cmp	r3, #0
 800b938:	d006      	beq.n	800b948 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b93a:	4a05      	ldr	r2, [pc, #20]	@ (800b950 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b93c:	88fb      	ldrh	r3, [r7, #6]
 800b93e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b940:	88fb      	ldrh	r3, [r7, #6]
 800b942:	4618      	mov	r0, r3
 800b944:	f7f9 fff8 	bl	8005938 <HAL_GPIO_EXTI_Callback>
  }
}
 800b948:	bf00      	nop
 800b94a:	3708      	adds	r7, #8
 800b94c:	46bd      	mov	sp, r7
 800b94e:	bd80      	pop	{r7, pc}
 800b950:	40010400 	.word	0x40010400

0800b954 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b954:	b480      	push	{r7}
 800b956:	b085      	sub	sp, #20
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d141      	bne.n	800b9e6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b962:	4b4b      	ldr	r3, [pc, #300]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b96a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b96e:	d131      	bne.n	800b9d4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b970:	4b47      	ldr	r3, [pc, #284]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b972:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b976:	4a46      	ldr	r2, [pc, #280]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b978:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b97c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b980:	4b43      	ldr	r3, [pc, #268]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b988:	4a41      	ldr	r2, [pc, #260]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b98a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b98e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b990:	4b40      	ldr	r3, [pc, #256]	@ (800ba94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	2232      	movs	r2, #50	@ 0x32
 800b996:	fb02 f303 	mul.w	r3, r2, r3
 800b99a:	4a3f      	ldr	r2, [pc, #252]	@ (800ba98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b99c:	fba2 2303 	umull	r2, r3, r2, r3
 800b9a0:	0c9b      	lsrs	r3, r3, #18
 800b9a2:	3301      	adds	r3, #1
 800b9a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b9a6:	e002      	b.n	800b9ae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	3b01      	subs	r3, #1
 800b9ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b9ae:	4b38      	ldr	r3, [pc, #224]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9b0:	695b      	ldr	r3, [r3, #20]
 800b9b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b9b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b9ba:	d102      	bne.n	800b9c2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d1f2      	bne.n	800b9a8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b9c2:	4b33      	ldr	r3, [pc, #204]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9c4:	695b      	ldr	r3, [r3, #20]
 800b9c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b9ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b9ce:	d158      	bne.n	800ba82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b9d0:	2303      	movs	r3, #3
 800b9d2:	e057      	b.n	800ba84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b9d4:	4b2e      	ldr	r3, [pc, #184]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b9da:	4a2d      	ldr	r2, [pc, #180]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b9e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b9e4:	e04d      	b.n	800ba82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b9ec:	d141      	bne.n	800ba72 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b9ee:	4b28      	ldr	r3, [pc, #160]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b9f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b9fa:	d131      	bne.n	800ba60 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b9fc:	4b24      	ldr	r3, [pc, #144]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ba02:	4a23      	ldr	r2, [pc, #140]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ba08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ba0c:	4b20      	ldr	r3, [pc, #128]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ba14:	4a1e      	ldr	r2, [pc, #120]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ba1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ba1c:	4b1d      	ldr	r3, [pc, #116]	@ (800ba94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	2232      	movs	r2, #50	@ 0x32
 800ba22:	fb02 f303 	mul.w	r3, r2, r3
 800ba26:	4a1c      	ldr	r2, [pc, #112]	@ (800ba98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ba28:	fba2 2303 	umull	r2, r3, r2, r3
 800ba2c:	0c9b      	lsrs	r3, r3, #18
 800ba2e:	3301      	adds	r3, #1
 800ba30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ba32:	e002      	b.n	800ba3a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	3b01      	subs	r3, #1
 800ba38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ba3a:	4b15      	ldr	r3, [pc, #84]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba3c:	695b      	ldr	r3, [r3, #20]
 800ba3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ba42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba46:	d102      	bne.n	800ba4e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d1f2      	bne.n	800ba34 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ba4e:	4b10      	ldr	r3, [pc, #64]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba50:	695b      	ldr	r3, [r3, #20]
 800ba52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ba56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba5a:	d112      	bne.n	800ba82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ba5c:	2303      	movs	r3, #3
 800ba5e:	e011      	b.n	800ba84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ba60:	4b0b      	ldr	r3, [pc, #44]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ba66:	4a0a      	ldr	r2, [pc, #40]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ba6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800ba70:	e007      	b.n	800ba82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ba72:	4b07      	ldr	r3, [pc, #28]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ba7a:	4a05      	ldr	r2, [pc, #20]	@ (800ba90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ba7c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ba80:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800ba82:	2300      	movs	r3, #0
}
 800ba84:	4618      	mov	r0, r3
 800ba86:	3714      	adds	r7, #20
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8e:	4770      	bx	lr
 800ba90:	40007000 	.word	0x40007000
 800ba94:	20000054 	.word	0x20000054
 800ba98:	431bde83 	.word	0x431bde83

0800ba9c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800baa0:	4b05      	ldr	r3, [pc, #20]	@ (800bab8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800baa2:	689b      	ldr	r3, [r3, #8]
 800baa4:	4a04      	ldr	r2, [pc, #16]	@ (800bab8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800baa6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800baaa:	6093      	str	r3, [r2, #8]
}
 800baac:	bf00      	nop
 800baae:	46bd      	mov	sp, r7
 800bab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab4:	4770      	bx	lr
 800bab6:	bf00      	nop
 800bab8:	40007000 	.word	0x40007000

0800babc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b088      	sub	sp, #32
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d101      	bne.n	800bace <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800baca:	2301      	movs	r3, #1
 800bacc:	e2fe      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	f003 0301 	and.w	r3, r3, #1
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d075      	beq.n	800bbc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bada:	4b97      	ldr	r3, [pc, #604]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800badc:	689b      	ldr	r3, [r3, #8]
 800bade:	f003 030c 	and.w	r3, r3, #12
 800bae2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bae4:	4b94      	ldr	r3, [pc, #592]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bae6:	68db      	ldr	r3, [r3, #12]
 800bae8:	f003 0303 	and.w	r3, r3, #3
 800baec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800baee:	69bb      	ldr	r3, [r7, #24]
 800baf0:	2b0c      	cmp	r3, #12
 800baf2:	d102      	bne.n	800bafa <HAL_RCC_OscConfig+0x3e>
 800baf4:	697b      	ldr	r3, [r7, #20]
 800baf6:	2b03      	cmp	r3, #3
 800baf8:	d002      	beq.n	800bb00 <HAL_RCC_OscConfig+0x44>
 800bafa:	69bb      	ldr	r3, [r7, #24]
 800bafc:	2b08      	cmp	r3, #8
 800bafe:	d10b      	bne.n	800bb18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bb00:	4b8d      	ldr	r3, [pc, #564]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d05b      	beq.n	800bbc4 <HAL_RCC_OscConfig+0x108>
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	685b      	ldr	r3, [r3, #4]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d157      	bne.n	800bbc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800bb14:	2301      	movs	r3, #1
 800bb16:	e2d9      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	685b      	ldr	r3, [r3, #4]
 800bb1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb20:	d106      	bne.n	800bb30 <HAL_RCC_OscConfig+0x74>
 800bb22:	4b85      	ldr	r3, [pc, #532]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	4a84      	ldr	r2, [pc, #528]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bb28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bb2c:	6013      	str	r3, [r2, #0]
 800bb2e:	e01d      	b.n	800bb6c <HAL_RCC_OscConfig+0xb0>
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	685b      	ldr	r3, [r3, #4]
 800bb34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bb38:	d10c      	bne.n	800bb54 <HAL_RCC_OscConfig+0x98>
 800bb3a:	4b7f      	ldr	r3, [pc, #508]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	4a7e      	ldr	r2, [pc, #504]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bb40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bb44:	6013      	str	r3, [r2, #0]
 800bb46:	4b7c      	ldr	r3, [pc, #496]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	4a7b      	ldr	r2, [pc, #492]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bb4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bb50:	6013      	str	r3, [r2, #0]
 800bb52:	e00b      	b.n	800bb6c <HAL_RCC_OscConfig+0xb0>
 800bb54:	4b78      	ldr	r3, [pc, #480]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	4a77      	ldr	r2, [pc, #476]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bb5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bb5e:	6013      	str	r3, [r2, #0]
 800bb60:	4b75      	ldr	r3, [pc, #468]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	4a74      	ldr	r2, [pc, #464]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bb66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bb6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	685b      	ldr	r3, [r3, #4]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d013      	beq.n	800bb9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb74:	f7fd f8e2 	bl	8008d3c <HAL_GetTick>
 800bb78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bb7a:	e008      	b.n	800bb8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bb7c:	f7fd f8de 	bl	8008d3c <HAL_GetTick>
 800bb80:	4602      	mov	r2, r0
 800bb82:	693b      	ldr	r3, [r7, #16]
 800bb84:	1ad3      	subs	r3, r2, r3
 800bb86:	2b64      	cmp	r3, #100	@ 0x64
 800bb88:	d901      	bls.n	800bb8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800bb8a:	2303      	movs	r3, #3
 800bb8c:	e29e      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bb8e:	4b6a      	ldr	r3, [pc, #424]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d0f0      	beq.n	800bb7c <HAL_RCC_OscConfig+0xc0>
 800bb9a:	e014      	b.n	800bbc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb9c:	f7fd f8ce 	bl	8008d3c <HAL_GetTick>
 800bba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bba2:	e008      	b.n	800bbb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bba4:	f7fd f8ca 	bl	8008d3c <HAL_GetTick>
 800bba8:	4602      	mov	r2, r0
 800bbaa:	693b      	ldr	r3, [r7, #16]
 800bbac:	1ad3      	subs	r3, r2, r3
 800bbae:	2b64      	cmp	r3, #100	@ 0x64
 800bbb0:	d901      	bls.n	800bbb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800bbb2:	2303      	movs	r3, #3
 800bbb4:	e28a      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bbb6:	4b60      	ldr	r3, [pc, #384]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d1f0      	bne.n	800bba4 <HAL_RCC_OscConfig+0xe8>
 800bbc2:	e000      	b.n	800bbc6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bbc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f003 0302 	and.w	r3, r3, #2
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d075      	beq.n	800bcbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bbd2:	4b59      	ldr	r3, [pc, #356]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bbd4:	689b      	ldr	r3, [r3, #8]
 800bbd6:	f003 030c 	and.w	r3, r3, #12
 800bbda:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bbdc:	4b56      	ldr	r3, [pc, #344]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bbde:	68db      	ldr	r3, [r3, #12]
 800bbe0:	f003 0303 	and.w	r3, r3, #3
 800bbe4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800bbe6:	69bb      	ldr	r3, [r7, #24]
 800bbe8:	2b0c      	cmp	r3, #12
 800bbea:	d102      	bne.n	800bbf2 <HAL_RCC_OscConfig+0x136>
 800bbec:	697b      	ldr	r3, [r7, #20]
 800bbee:	2b02      	cmp	r3, #2
 800bbf0:	d002      	beq.n	800bbf8 <HAL_RCC_OscConfig+0x13c>
 800bbf2:	69bb      	ldr	r3, [r7, #24]
 800bbf4:	2b04      	cmp	r3, #4
 800bbf6:	d11f      	bne.n	800bc38 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bbf8:	4b4f      	ldr	r3, [pc, #316]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d005      	beq.n	800bc10 <HAL_RCC_OscConfig+0x154>
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	68db      	ldr	r3, [r3, #12]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d101      	bne.n	800bc10 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	e25d      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bc10:	4b49      	ldr	r3, [pc, #292]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bc12:	685b      	ldr	r3, [r3, #4]
 800bc14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	691b      	ldr	r3, [r3, #16]
 800bc1c:	061b      	lsls	r3, r3, #24
 800bc1e:	4946      	ldr	r1, [pc, #280]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bc20:	4313      	orrs	r3, r2
 800bc22:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800bc24:	4b45      	ldr	r3, [pc, #276]	@ (800bd3c <HAL_RCC_OscConfig+0x280>)
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	4618      	mov	r0, r3
 800bc2a:	f7fb ff8f 	bl	8007b4c <HAL_InitTick>
 800bc2e:	4603      	mov	r3, r0
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d043      	beq.n	800bcbc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800bc34:	2301      	movs	r3, #1
 800bc36:	e249      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	68db      	ldr	r3, [r3, #12]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d023      	beq.n	800bc88 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bc40:	4b3d      	ldr	r3, [pc, #244]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	4a3c      	ldr	r2, [pc, #240]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bc46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bc4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc4c:	f7fd f876 	bl	8008d3c <HAL_GetTick>
 800bc50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bc52:	e008      	b.n	800bc66 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bc54:	f7fd f872 	bl	8008d3c <HAL_GetTick>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	693b      	ldr	r3, [r7, #16]
 800bc5c:	1ad3      	subs	r3, r2, r3
 800bc5e:	2b02      	cmp	r3, #2
 800bc60:	d901      	bls.n	800bc66 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800bc62:	2303      	movs	r3, #3
 800bc64:	e232      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bc66:	4b34      	ldr	r3, [pc, #208]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d0f0      	beq.n	800bc54 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bc72:	4b31      	ldr	r3, [pc, #196]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bc74:	685b      	ldr	r3, [r3, #4]
 800bc76:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	691b      	ldr	r3, [r3, #16]
 800bc7e:	061b      	lsls	r3, r3, #24
 800bc80:	492d      	ldr	r1, [pc, #180]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bc82:	4313      	orrs	r3, r2
 800bc84:	604b      	str	r3, [r1, #4]
 800bc86:	e01a      	b.n	800bcbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bc88:	4b2b      	ldr	r3, [pc, #172]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	4a2a      	ldr	r2, [pc, #168]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bc8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc94:	f7fd f852 	bl	8008d3c <HAL_GetTick>
 800bc98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bc9a:	e008      	b.n	800bcae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bc9c:	f7fd f84e 	bl	8008d3c <HAL_GetTick>
 800bca0:	4602      	mov	r2, r0
 800bca2:	693b      	ldr	r3, [r7, #16]
 800bca4:	1ad3      	subs	r3, r2, r3
 800bca6:	2b02      	cmp	r3, #2
 800bca8:	d901      	bls.n	800bcae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800bcaa:	2303      	movs	r3, #3
 800bcac:	e20e      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bcae:	4b22      	ldr	r3, [pc, #136]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d1f0      	bne.n	800bc9c <HAL_RCC_OscConfig+0x1e0>
 800bcba:	e000      	b.n	800bcbe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bcbc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	f003 0308 	and.w	r3, r3, #8
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d041      	beq.n	800bd4e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	695b      	ldr	r3, [r3, #20]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d01c      	beq.n	800bd0c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bcd2:	4b19      	ldr	r3, [pc, #100]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bcd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bcd8:	4a17      	ldr	r2, [pc, #92]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bcda:	f043 0301 	orr.w	r3, r3, #1
 800bcde:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bce2:	f7fd f82b 	bl	8008d3c <HAL_GetTick>
 800bce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bce8:	e008      	b.n	800bcfc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bcea:	f7fd f827 	bl	8008d3c <HAL_GetTick>
 800bcee:	4602      	mov	r2, r0
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	1ad3      	subs	r3, r2, r3
 800bcf4:	2b02      	cmp	r3, #2
 800bcf6:	d901      	bls.n	800bcfc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800bcf8:	2303      	movs	r3, #3
 800bcfa:	e1e7      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bcfc:	4b0e      	ldr	r3, [pc, #56]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bcfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd02:	f003 0302 	and.w	r3, r3, #2
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d0ef      	beq.n	800bcea <HAL_RCC_OscConfig+0x22e>
 800bd0a:	e020      	b.n	800bd4e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bd0c:	4b0a      	ldr	r3, [pc, #40]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bd0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd12:	4a09      	ldr	r2, [pc, #36]	@ (800bd38 <HAL_RCC_OscConfig+0x27c>)
 800bd14:	f023 0301 	bic.w	r3, r3, #1
 800bd18:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd1c:	f7fd f80e 	bl	8008d3c <HAL_GetTick>
 800bd20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bd22:	e00d      	b.n	800bd40 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bd24:	f7fd f80a 	bl	8008d3c <HAL_GetTick>
 800bd28:	4602      	mov	r2, r0
 800bd2a:	693b      	ldr	r3, [r7, #16]
 800bd2c:	1ad3      	subs	r3, r2, r3
 800bd2e:	2b02      	cmp	r3, #2
 800bd30:	d906      	bls.n	800bd40 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800bd32:	2303      	movs	r3, #3
 800bd34:	e1ca      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
 800bd36:	bf00      	nop
 800bd38:	40021000 	.word	0x40021000
 800bd3c:	20000058 	.word	0x20000058
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bd40:	4b8c      	ldr	r3, [pc, #560]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bd42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd46:	f003 0302 	and.w	r3, r3, #2
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d1ea      	bne.n	800bd24 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	f003 0304 	and.w	r3, r3, #4
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	f000 80a6 	beq.w	800bea8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800bd60:	4b84      	ldr	r3, [pc, #528]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bd62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d101      	bne.n	800bd70 <HAL_RCC_OscConfig+0x2b4>
 800bd6c:	2301      	movs	r3, #1
 800bd6e:	e000      	b.n	800bd72 <HAL_RCC_OscConfig+0x2b6>
 800bd70:	2300      	movs	r3, #0
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d00d      	beq.n	800bd92 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bd76:	4b7f      	ldr	r3, [pc, #508]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bd78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd7a:	4a7e      	ldr	r2, [pc, #504]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bd7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd80:	6593      	str	r3, [r2, #88]	@ 0x58
 800bd82:	4b7c      	ldr	r3, [pc, #496]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bd84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bd8a:	60fb      	str	r3, [r7, #12]
 800bd8c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800bd8e:	2301      	movs	r3, #1
 800bd90:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bd92:	4b79      	ldr	r3, [pc, #484]	@ (800bf78 <HAL_RCC_OscConfig+0x4bc>)
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d118      	bne.n	800bdd0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bd9e:	4b76      	ldr	r3, [pc, #472]	@ (800bf78 <HAL_RCC_OscConfig+0x4bc>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	4a75      	ldr	r2, [pc, #468]	@ (800bf78 <HAL_RCC_OscConfig+0x4bc>)
 800bda4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bda8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bdaa:	f7fc ffc7 	bl	8008d3c <HAL_GetTick>
 800bdae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bdb0:	e008      	b.n	800bdc4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bdb2:	f7fc ffc3 	bl	8008d3c <HAL_GetTick>
 800bdb6:	4602      	mov	r2, r0
 800bdb8:	693b      	ldr	r3, [r7, #16]
 800bdba:	1ad3      	subs	r3, r2, r3
 800bdbc:	2b02      	cmp	r3, #2
 800bdbe:	d901      	bls.n	800bdc4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800bdc0:	2303      	movs	r3, #3
 800bdc2:	e183      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bdc4:	4b6c      	ldr	r3, [pc, #432]	@ (800bf78 <HAL_RCC_OscConfig+0x4bc>)
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d0f0      	beq.n	800bdb2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	689b      	ldr	r3, [r3, #8]
 800bdd4:	2b01      	cmp	r3, #1
 800bdd6:	d108      	bne.n	800bdea <HAL_RCC_OscConfig+0x32e>
 800bdd8:	4b66      	ldr	r3, [pc, #408]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bdda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdde:	4a65      	ldr	r2, [pc, #404]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bde0:	f043 0301 	orr.w	r3, r3, #1
 800bde4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bde8:	e024      	b.n	800be34 <HAL_RCC_OscConfig+0x378>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	689b      	ldr	r3, [r3, #8]
 800bdee:	2b05      	cmp	r3, #5
 800bdf0:	d110      	bne.n	800be14 <HAL_RCC_OscConfig+0x358>
 800bdf2:	4b60      	ldr	r3, [pc, #384]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bdf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdf8:	4a5e      	ldr	r2, [pc, #376]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bdfa:	f043 0304 	orr.w	r3, r3, #4
 800bdfe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800be02:	4b5c      	ldr	r3, [pc, #368]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800be04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be08:	4a5a      	ldr	r2, [pc, #360]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800be0a:	f043 0301 	orr.w	r3, r3, #1
 800be0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800be12:	e00f      	b.n	800be34 <HAL_RCC_OscConfig+0x378>
 800be14:	4b57      	ldr	r3, [pc, #348]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800be16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be1a:	4a56      	ldr	r2, [pc, #344]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800be1c:	f023 0301 	bic.w	r3, r3, #1
 800be20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800be24:	4b53      	ldr	r3, [pc, #332]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800be26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be2a:	4a52      	ldr	r2, [pc, #328]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800be2c:	f023 0304 	bic.w	r3, r3, #4
 800be30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	689b      	ldr	r3, [r3, #8]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d016      	beq.n	800be6a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be3c:	f7fc ff7e 	bl	8008d3c <HAL_GetTick>
 800be40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800be42:	e00a      	b.n	800be5a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800be44:	f7fc ff7a 	bl	8008d3c <HAL_GetTick>
 800be48:	4602      	mov	r2, r0
 800be4a:	693b      	ldr	r3, [r7, #16]
 800be4c:	1ad3      	subs	r3, r2, r3
 800be4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800be52:	4293      	cmp	r3, r2
 800be54:	d901      	bls.n	800be5a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800be56:	2303      	movs	r3, #3
 800be58:	e138      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800be5a:	4b46      	ldr	r3, [pc, #280]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800be5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be60:	f003 0302 	and.w	r3, r3, #2
 800be64:	2b00      	cmp	r3, #0
 800be66:	d0ed      	beq.n	800be44 <HAL_RCC_OscConfig+0x388>
 800be68:	e015      	b.n	800be96 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be6a:	f7fc ff67 	bl	8008d3c <HAL_GetTick>
 800be6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800be70:	e00a      	b.n	800be88 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800be72:	f7fc ff63 	bl	8008d3c <HAL_GetTick>
 800be76:	4602      	mov	r2, r0
 800be78:	693b      	ldr	r3, [r7, #16]
 800be7a:	1ad3      	subs	r3, r2, r3
 800be7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800be80:	4293      	cmp	r3, r2
 800be82:	d901      	bls.n	800be88 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800be84:	2303      	movs	r3, #3
 800be86:	e121      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800be88:	4b3a      	ldr	r3, [pc, #232]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800be8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be8e:	f003 0302 	and.w	r3, r3, #2
 800be92:	2b00      	cmp	r3, #0
 800be94:	d1ed      	bne.n	800be72 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800be96:	7ffb      	ldrb	r3, [r7, #31]
 800be98:	2b01      	cmp	r3, #1
 800be9a:	d105      	bne.n	800bea8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800be9c:	4b35      	ldr	r3, [pc, #212]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800be9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bea0:	4a34      	ldr	r2, [pc, #208]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bea2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bea6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f003 0320 	and.w	r3, r3, #32
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d03c      	beq.n	800bf2e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	699b      	ldr	r3, [r3, #24]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d01c      	beq.n	800bef6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bebc:	4b2d      	ldr	r3, [pc, #180]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bebe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bec2:	4a2c      	ldr	r2, [pc, #176]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bec4:	f043 0301 	orr.w	r3, r3, #1
 800bec8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800becc:	f7fc ff36 	bl	8008d3c <HAL_GetTick>
 800bed0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bed2:	e008      	b.n	800bee6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bed4:	f7fc ff32 	bl	8008d3c <HAL_GetTick>
 800bed8:	4602      	mov	r2, r0
 800beda:	693b      	ldr	r3, [r7, #16]
 800bedc:	1ad3      	subs	r3, r2, r3
 800bede:	2b02      	cmp	r3, #2
 800bee0:	d901      	bls.n	800bee6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800bee2:	2303      	movs	r3, #3
 800bee4:	e0f2      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bee6:	4b23      	ldr	r3, [pc, #140]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bee8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800beec:	f003 0302 	and.w	r3, r3, #2
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d0ef      	beq.n	800bed4 <HAL_RCC_OscConfig+0x418>
 800bef4:	e01b      	b.n	800bf2e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bef6:	4b1f      	ldr	r3, [pc, #124]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bef8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800befc:	4a1d      	ldr	r2, [pc, #116]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800befe:	f023 0301 	bic.w	r3, r3, #1
 800bf02:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf06:	f7fc ff19 	bl	8008d3c <HAL_GetTick>
 800bf0a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bf0c:	e008      	b.n	800bf20 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bf0e:	f7fc ff15 	bl	8008d3c <HAL_GetTick>
 800bf12:	4602      	mov	r2, r0
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	1ad3      	subs	r3, r2, r3
 800bf18:	2b02      	cmp	r3, #2
 800bf1a:	d901      	bls.n	800bf20 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800bf1c:	2303      	movs	r3, #3
 800bf1e:	e0d5      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bf20:	4b14      	ldr	r3, [pc, #80]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bf22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bf26:	f003 0302 	and.w	r3, r3, #2
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d1ef      	bne.n	800bf0e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	69db      	ldr	r3, [r3, #28]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	f000 80c9 	beq.w	800c0ca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800bf38:	4b0e      	ldr	r3, [pc, #56]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bf3a:	689b      	ldr	r3, [r3, #8]
 800bf3c:	f003 030c 	and.w	r3, r3, #12
 800bf40:	2b0c      	cmp	r3, #12
 800bf42:	f000 8083 	beq.w	800c04c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	69db      	ldr	r3, [r3, #28]
 800bf4a:	2b02      	cmp	r3, #2
 800bf4c:	d15e      	bne.n	800c00c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bf4e:	4b09      	ldr	r3, [pc, #36]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	4a08      	ldr	r2, [pc, #32]	@ (800bf74 <HAL_RCC_OscConfig+0x4b8>)
 800bf54:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bf58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf5a:	f7fc feef 	bl	8008d3c <HAL_GetTick>
 800bf5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bf60:	e00c      	b.n	800bf7c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bf62:	f7fc feeb 	bl	8008d3c <HAL_GetTick>
 800bf66:	4602      	mov	r2, r0
 800bf68:	693b      	ldr	r3, [r7, #16]
 800bf6a:	1ad3      	subs	r3, r2, r3
 800bf6c:	2b02      	cmp	r3, #2
 800bf6e:	d905      	bls.n	800bf7c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800bf70:	2303      	movs	r3, #3
 800bf72:	e0ab      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
 800bf74:	40021000 	.word	0x40021000
 800bf78:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bf7c:	4b55      	ldr	r3, [pc, #340]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d1ec      	bne.n	800bf62 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bf88:	4b52      	ldr	r3, [pc, #328]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800bf8a:	68da      	ldr	r2, [r3, #12]
 800bf8c:	4b52      	ldr	r3, [pc, #328]	@ (800c0d8 <HAL_RCC_OscConfig+0x61c>)
 800bf8e:	4013      	ands	r3, r2
 800bf90:	687a      	ldr	r2, [r7, #4]
 800bf92:	6a11      	ldr	r1, [r2, #32]
 800bf94:	687a      	ldr	r2, [r7, #4]
 800bf96:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800bf98:	3a01      	subs	r2, #1
 800bf9a:	0112      	lsls	r2, r2, #4
 800bf9c:	4311      	orrs	r1, r2
 800bf9e:	687a      	ldr	r2, [r7, #4]
 800bfa0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800bfa2:	0212      	lsls	r2, r2, #8
 800bfa4:	4311      	orrs	r1, r2
 800bfa6:	687a      	ldr	r2, [r7, #4]
 800bfa8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800bfaa:	0852      	lsrs	r2, r2, #1
 800bfac:	3a01      	subs	r2, #1
 800bfae:	0552      	lsls	r2, r2, #21
 800bfb0:	4311      	orrs	r1, r2
 800bfb2:	687a      	ldr	r2, [r7, #4]
 800bfb4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800bfb6:	0852      	lsrs	r2, r2, #1
 800bfb8:	3a01      	subs	r2, #1
 800bfba:	0652      	lsls	r2, r2, #25
 800bfbc:	4311      	orrs	r1, r2
 800bfbe:	687a      	ldr	r2, [r7, #4]
 800bfc0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800bfc2:	06d2      	lsls	r2, r2, #27
 800bfc4:	430a      	orrs	r2, r1
 800bfc6:	4943      	ldr	r1, [pc, #268]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800bfc8:	4313      	orrs	r3, r2
 800bfca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800bfcc:	4b41      	ldr	r3, [pc, #260]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	4a40      	ldr	r2, [pc, #256]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800bfd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bfd6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bfd8:	4b3e      	ldr	r3, [pc, #248]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800bfda:	68db      	ldr	r3, [r3, #12]
 800bfdc:	4a3d      	ldr	r2, [pc, #244]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800bfde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bfe2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bfe4:	f7fc feaa 	bl	8008d3c <HAL_GetTick>
 800bfe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bfea:	e008      	b.n	800bffe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bfec:	f7fc fea6 	bl	8008d3c <HAL_GetTick>
 800bff0:	4602      	mov	r2, r0
 800bff2:	693b      	ldr	r3, [r7, #16]
 800bff4:	1ad3      	subs	r3, r2, r3
 800bff6:	2b02      	cmp	r3, #2
 800bff8:	d901      	bls.n	800bffe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800bffa:	2303      	movs	r3, #3
 800bffc:	e066      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bffe:	4b35      	ldr	r3, [pc, #212]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c006:	2b00      	cmp	r3, #0
 800c008:	d0f0      	beq.n	800bfec <HAL_RCC_OscConfig+0x530>
 800c00a:	e05e      	b.n	800c0ca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c00c:	4b31      	ldr	r3, [pc, #196]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	4a30      	ldr	r2, [pc, #192]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800c012:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c016:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c018:	f7fc fe90 	bl	8008d3c <HAL_GetTick>
 800c01c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c01e:	e008      	b.n	800c032 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c020:	f7fc fe8c 	bl	8008d3c <HAL_GetTick>
 800c024:	4602      	mov	r2, r0
 800c026:	693b      	ldr	r3, [r7, #16]
 800c028:	1ad3      	subs	r3, r2, r3
 800c02a:	2b02      	cmp	r3, #2
 800c02c:	d901      	bls.n	800c032 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800c02e:	2303      	movs	r3, #3
 800c030:	e04c      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c032:	4b28      	ldr	r3, [pc, #160]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d1f0      	bne.n	800c020 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800c03e:	4b25      	ldr	r3, [pc, #148]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800c040:	68da      	ldr	r2, [r3, #12]
 800c042:	4924      	ldr	r1, [pc, #144]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800c044:	4b25      	ldr	r3, [pc, #148]	@ (800c0dc <HAL_RCC_OscConfig+0x620>)
 800c046:	4013      	ands	r3, r2
 800c048:	60cb      	str	r3, [r1, #12]
 800c04a:	e03e      	b.n	800c0ca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	69db      	ldr	r3, [r3, #28]
 800c050:	2b01      	cmp	r3, #1
 800c052:	d101      	bne.n	800c058 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800c054:	2301      	movs	r3, #1
 800c056:	e039      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800c058:	4b1e      	ldr	r3, [pc, #120]	@ (800c0d4 <HAL_RCC_OscConfig+0x618>)
 800c05a:	68db      	ldr	r3, [r3, #12]
 800c05c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c05e:	697b      	ldr	r3, [r7, #20]
 800c060:	f003 0203 	and.w	r2, r3, #3
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	6a1b      	ldr	r3, [r3, #32]
 800c068:	429a      	cmp	r2, r3
 800c06a:	d12c      	bne.n	800c0c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c06c:	697b      	ldr	r3, [r7, #20]
 800c06e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c076:	3b01      	subs	r3, #1
 800c078:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c07a:	429a      	cmp	r2, r3
 800c07c:	d123      	bne.n	800c0c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c07e:	697b      	ldr	r3, [r7, #20]
 800c080:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c088:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c08a:	429a      	cmp	r2, r3
 800c08c:	d11b      	bne.n	800c0c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c08e:	697b      	ldr	r3, [r7, #20]
 800c090:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c098:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c09a:	429a      	cmp	r2, r3
 800c09c:	d113      	bne.n	800c0c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c09e:	697b      	ldr	r3, [r7, #20]
 800c0a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0a8:	085b      	lsrs	r3, r3, #1
 800c0aa:	3b01      	subs	r3, #1
 800c0ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c0ae:	429a      	cmp	r2, r3
 800c0b0:	d109      	bne.n	800c0c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0bc:	085b      	lsrs	r3, r3, #1
 800c0be:	3b01      	subs	r3, #1
 800c0c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c0c2:	429a      	cmp	r2, r3
 800c0c4:	d001      	beq.n	800c0ca <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	e000      	b.n	800c0cc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800c0ca:	2300      	movs	r3, #0
}
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	3720      	adds	r7, #32
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	bd80      	pop	{r7, pc}
 800c0d4:	40021000 	.word	0x40021000
 800c0d8:	019f800c 	.word	0x019f800c
 800c0dc:	feeefffc 	.word	0xfeeefffc

0800c0e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b086      	sub	sp, #24
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d101      	bne.n	800c0f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800c0f4:	2301      	movs	r3, #1
 800c0f6:	e11e      	b.n	800c336 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c0f8:	4b91      	ldr	r3, [pc, #580]	@ (800c340 <HAL_RCC_ClockConfig+0x260>)
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	f003 030f 	and.w	r3, r3, #15
 800c100:	683a      	ldr	r2, [r7, #0]
 800c102:	429a      	cmp	r2, r3
 800c104:	d910      	bls.n	800c128 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c106:	4b8e      	ldr	r3, [pc, #568]	@ (800c340 <HAL_RCC_ClockConfig+0x260>)
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	f023 020f 	bic.w	r2, r3, #15
 800c10e:	498c      	ldr	r1, [pc, #560]	@ (800c340 <HAL_RCC_ClockConfig+0x260>)
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	4313      	orrs	r3, r2
 800c114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c116:	4b8a      	ldr	r3, [pc, #552]	@ (800c340 <HAL_RCC_ClockConfig+0x260>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	f003 030f 	and.w	r3, r3, #15
 800c11e:	683a      	ldr	r2, [r7, #0]
 800c120:	429a      	cmp	r2, r3
 800c122:	d001      	beq.n	800c128 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800c124:	2301      	movs	r3, #1
 800c126:	e106      	b.n	800c336 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	f003 0301 	and.w	r3, r3, #1
 800c130:	2b00      	cmp	r3, #0
 800c132:	d073      	beq.n	800c21c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	685b      	ldr	r3, [r3, #4]
 800c138:	2b03      	cmp	r3, #3
 800c13a:	d129      	bne.n	800c190 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c13c:	4b81      	ldr	r3, [pc, #516]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c144:	2b00      	cmp	r3, #0
 800c146:	d101      	bne.n	800c14c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800c148:	2301      	movs	r3, #1
 800c14a:	e0f4      	b.n	800c336 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800c14c:	f000 f9d0 	bl	800c4f0 <RCC_GetSysClockFreqFromPLLSource>
 800c150:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800c152:	693b      	ldr	r3, [r7, #16]
 800c154:	4a7c      	ldr	r2, [pc, #496]	@ (800c348 <HAL_RCC_ClockConfig+0x268>)
 800c156:	4293      	cmp	r3, r2
 800c158:	d93f      	bls.n	800c1da <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c15a:	4b7a      	ldr	r3, [pc, #488]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c15c:	689b      	ldr	r3, [r3, #8]
 800c15e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c162:	2b00      	cmp	r3, #0
 800c164:	d009      	beq.n	800c17a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d033      	beq.n	800c1da <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c176:	2b00      	cmp	r3, #0
 800c178:	d12f      	bne.n	800c1da <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c17a:	4b72      	ldr	r3, [pc, #456]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c17c:	689b      	ldr	r3, [r3, #8]
 800c17e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c182:	4a70      	ldr	r2, [pc, #448]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c184:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c188:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800c18a:	2380      	movs	r3, #128	@ 0x80
 800c18c:	617b      	str	r3, [r7, #20]
 800c18e:	e024      	b.n	800c1da <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	685b      	ldr	r3, [r3, #4]
 800c194:	2b02      	cmp	r3, #2
 800c196:	d107      	bne.n	800c1a8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c198:	4b6a      	ldr	r3, [pc, #424]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d109      	bne.n	800c1b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	e0c6      	b.n	800c336 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c1a8:	4b66      	ldr	r3, [pc, #408]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d101      	bne.n	800c1b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	e0be      	b.n	800c336 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800c1b8:	f000 f8ce 	bl	800c358 <HAL_RCC_GetSysClockFreq>
 800c1bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800c1be:	693b      	ldr	r3, [r7, #16]
 800c1c0:	4a61      	ldr	r2, [pc, #388]	@ (800c348 <HAL_RCC_ClockConfig+0x268>)
 800c1c2:	4293      	cmp	r3, r2
 800c1c4:	d909      	bls.n	800c1da <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c1c6:	4b5f      	ldr	r3, [pc, #380]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c1c8:	689b      	ldr	r3, [r3, #8]
 800c1ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c1ce:	4a5d      	ldr	r2, [pc, #372]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c1d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1d4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800c1d6:	2380      	movs	r3, #128	@ 0x80
 800c1d8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c1da:	4b5a      	ldr	r3, [pc, #360]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c1dc:	689b      	ldr	r3, [r3, #8]
 800c1de:	f023 0203 	bic.w	r2, r3, #3
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	685b      	ldr	r3, [r3, #4]
 800c1e6:	4957      	ldr	r1, [pc, #348]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c1e8:	4313      	orrs	r3, r2
 800c1ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c1ec:	f7fc fda6 	bl	8008d3c <HAL_GetTick>
 800c1f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c1f2:	e00a      	b.n	800c20a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c1f4:	f7fc fda2 	bl	8008d3c <HAL_GetTick>
 800c1f8:	4602      	mov	r2, r0
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	1ad3      	subs	r3, r2, r3
 800c1fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c202:	4293      	cmp	r3, r2
 800c204:	d901      	bls.n	800c20a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800c206:	2303      	movs	r3, #3
 800c208:	e095      	b.n	800c336 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c20a:	4b4e      	ldr	r3, [pc, #312]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c20c:	689b      	ldr	r3, [r3, #8]
 800c20e:	f003 020c 	and.w	r2, r3, #12
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	685b      	ldr	r3, [r3, #4]
 800c216:	009b      	lsls	r3, r3, #2
 800c218:	429a      	cmp	r2, r3
 800c21a:	d1eb      	bne.n	800c1f4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	f003 0302 	and.w	r3, r3, #2
 800c224:	2b00      	cmp	r3, #0
 800c226:	d023      	beq.n	800c270 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	f003 0304 	and.w	r3, r3, #4
 800c230:	2b00      	cmp	r3, #0
 800c232:	d005      	beq.n	800c240 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c234:	4b43      	ldr	r3, [pc, #268]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c236:	689b      	ldr	r3, [r3, #8]
 800c238:	4a42      	ldr	r2, [pc, #264]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c23a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c23e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f003 0308 	and.w	r3, r3, #8
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d007      	beq.n	800c25c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800c24c:	4b3d      	ldr	r3, [pc, #244]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c24e:	689b      	ldr	r3, [r3, #8]
 800c250:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c254:	4a3b      	ldr	r2, [pc, #236]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c256:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c25a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c25c:	4b39      	ldr	r3, [pc, #228]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c25e:	689b      	ldr	r3, [r3, #8]
 800c260:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	689b      	ldr	r3, [r3, #8]
 800c268:	4936      	ldr	r1, [pc, #216]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c26a:	4313      	orrs	r3, r2
 800c26c:	608b      	str	r3, [r1, #8]
 800c26e:	e008      	b.n	800c282 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800c270:	697b      	ldr	r3, [r7, #20]
 800c272:	2b80      	cmp	r3, #128	@ 0x80
 800c274:	d105      	bne.n	800c282 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800c276:	4b33      	ldr	r3, [pc, #204]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c278:	689b      	ldr	r3, [r3, #8]
 800c27a:	4a32      	ldr	r2, [pc, #200]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c27c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c280:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c282:	4b2f      	ldr	r3, [pc, #188]	@ (800c340 <HAL_RCC_ClockConfig+0x260>)
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	f003 030f 	and.w	r3, r3, #15
 800c28a:	683a      	ldr	r2, [r7, #0]
 800c28c:	429a      	cmp	r2, r3
 800c28e:	d21d      	bcs.n	800c2cc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c290:	4b2b      	ldr	r3, [pc, #172]	@ (800c340 <HAL_RCC_ClockConfig+0x260>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	f023 020f 	bic.w	r2, r3, #15
 800c298:	4929      	ldr	r1, [pc, #164]	@ (800c340 <HAL_RCC_ClockConfig+0x260>)
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	4313      	orrs	r3, r2
 800c29e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c2a0:	f7fc fd4c 	bl	8008d3c <HAL_GetTick>
 800c2a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c2a6:	e00a      	b.n	800c2be <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c2a8:	f7fc fd48 	bl	8008d3c <HAL_GetTick>
 800c2ac:	4602      	mov	r2, r0
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	1ad3      	subs	r3, r2, r3
 800c2b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c2b6:	4293      	cmp	r3, r2
 800c2b8:	d901      	bls.n	800c2be <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800c2ba:	2303      	movs	r3, #3
 800c2bc:	e03b      	b.n	800c336 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c2be:	4b20      	ldr	r3, [pc, #128]	@ (800c340 <HAL_RCC_ClockConfig+0x260>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	f003 030f 	and.w	r3, r3, #15
 800c2c6:	683a      	ldr	r2, [r7, #0]
 800c2c8:	429a      	cmp	r2, r3
 800c2ca:	d1ed      	bne.n	800c2a8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	f003 0304 	and.w	r3, r3, #4
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d008      	beq.n	800c2ea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c2d8:	4b1a      	ldr	r3, [pc, #104]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c2da:	689b      	ldr	r3, [r3, #8]
 800c2dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	68db      	ldr	r3, [r3, #12]
 800c2e4:	4917      	ldr	r1, [pc, #92]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c2e6:	4313      	orrs	r3, r2
 800c2e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	f003 0308 	and.w	r3, r3, #8
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d009      	beq.n	800c30a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c2f6:	4b13      	ldr	r3, [pc, #76]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c2f8:	689b      	ldr	r3, [r3, #8]
 800c2fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	691b      	ldr	r3, [r3, #16]
 800c302:	00db      	lsls	r3, r3, #3
 800c304:	490f      	ldr	r1, [pc, #60]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c306:	4313      	orrs	r3, r2
 800c308:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c30a:	f000 f825 	bl	800c358 <HAL_RCC_GetSysClockFreq>
 800c30e:	4602      	mov	r2, r0
 800c310:	4b0c      	ldr	r3, [pc, #48]	@ (800c344 <HAL_RCC_ClockConfig+0x264>)
 800c312:	689b      	ldr	r3, [r3, #8]
 800c314:	091b      	lsrs	r3, r3, #4
 800c316:	f003 030f 	and.w	r3, r3, #15
 800c31a:	490c      	ldr	r1, [pc, #48]	@ (800c34c <HAL_RCC_ClockConfig+0x26c>)
 800c31c:	5ccb      	ldrb	r3, [r1, r3]
 800c31e:	f003 031f 	and.w	r3, r3, #31
 800c322:	fa22 f303 	lsr.w	r3, r2, r3
 800c326:	4a0a      	ldr	r2, [pc, #40]	@ (800c350 <HAL_RCC_ClockConfig+0x270>)
 800c328:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c32a:	4b0a      	ldr	r3, [pc, #40]	@ (800c354 <HAL_RCC_ClockConfig+0x274>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	4618      	mov	r0, r3
 800c330:	f7fb fc0c 	bl	8007b4c <HAL_InitTick>
 800c334:	4603      	mov	r3, r0
}
 800c336:	4618      	mov	r0, r3
 800c338:	3718      	adds	r7, #24
 800c33a:	46bd      	mov	sp, r7
 800c33c:	bd80      	pop	{r7, pc}
 800c33e:	bf00      	nop
 800c340:	40022000 	.word	0x40022000
 800c344:	40021000 	.word	0x40021000
 800c348:	04c4b400 	.word	0x04c4b400
 800c34c:	08016c84 	.word	0x08016c84
 800c350:	20000054 	.word	0x20000054
 800c354:	20000058 	.word	0x20000058

0800c358 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c358:	b480      	push	{r7}
 800c35a:	b087      	sub	sp, #28
 800c35c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800c35e:	4b2c      	ldr	r3, [pc, #176]	@ (800c410 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c360:	689b      	ldr	r3, [r3, #8]
 800c362:	f003 030c 	and.w	r3, r3, #12
 800c366:	2b04      	cmp	r3, #4
 800c368:	d102      	bne.n	800c370 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c36a:	4b2a      	ldr	r3, [pc, #168]	@ (800c414 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c36c:	613b      	str	r3, [r7, #16]
 800c36e:	e047      	b.n	800c400 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800c370:	4b27      	ldr	r3, [pc, #156]	@ (800c410 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c372:	689b      	ldr	r3, [r3, #8]
 800c374:	f003 030c 	and.w	r3, r3, #12
 800c378:	2b08      	cmp	r3, #8
 800c37a:	d102      	bne.n	800c382 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c37c:	4b26      	ldr	r3, [pc, #152]	@ (800c418 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c37e:	613b      	str	r3, [r7, #16]
 800c380:	e03e      	b.n	800c400 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800c382:	4b23      	ldr	r3, [pc, #140]	@ (800c410 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c384:	689b      	ldr	r3, [r3, #8]
 800c386:	f003 030c 	and.w	r3, r3, #12
 800c38a:	2b0c      	cmp	r3, #12
 800c38c:	d136      	bne.n	800c3fc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c38e:	4b20      	ldr	r3, [pc, #128]	@ (800c410 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c390:	68db      	ldr	r3, [r3, #12]
 800c392:	f003 0303 	and.w	r3, r3, #3
 800c396:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c398:	4b1d      	ldr	r3, [pc, #116]	@ (800c410 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c39a:	68db      	ldr	r3, [r3, #12]
 800c39c:	091b      	lsrs	r3, r3, #4
 800c39e:	f003 030f 	and.w	r3, r3, #15
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	2b03      	cmp	r3, #3
 800c3aa:	d10c      	bne.n	800c3c6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c3ac:	4a1a      	ldr	r2, [pc, #104]	@ (800c418 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c3ae:	68bb      	ldr	r3, [r7, #8]
 800c3b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3b4:	4a16      	ldr	r2, [pc, #88]	@ (800c410 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c3b6:	68d2      	ldr	r2, [r2, #12]
 800c3b8:	0a12      	lsrs	r2, r2, #8
 800c3ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c3be:	fb02 f303 	mul.w	r3, r2, r3
 800c3c2:	617b      	str	r3, [r7, #20]
      break;
 800c3c4:	e00c      	b.n	800c3e0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c3c6:	4a13      	ldr	r2, [pc, #76]	@ (800c414 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c3c8:	68bb      	ldr	r3, [r7, #8]
 800c3ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3ce:	4a10      	ldr	r2, [pc, #64]	@ (800c410 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c3d0:	68d2      	ldr	r2, [r2, #12]
 800c3d2:	0a12      	lsrs	r2, r2, #8
 800c3d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c3d8:	fb02 f303 	mul.w	r3, r2, r3
 800c3dc:	617b      	str	r3, [r7, #20]
      break;
 800c3de:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c3e0:	4b0b      	ldr	r3, [pc, #44]	@ (800c410 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c3e2:	68db      	ldr	r3, [r3, #12]
 800c3e4:	0e5b      	lsrs	r3, r3, #25
 800c3e6:	f003 0303 	and.w	r3, r3, #3
 800c3ea:	3301      	adds	r3, #1
 800c3ec:	005b      	lsls	r3, r3, #1
 800c3ee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800c3f0:	697a      	ldr	r2, [r7, #20]
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3f8:	613b      	str	r3, [r7, #16]
 800c3fa:	e001      	b.n	800c400 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800c400:	693b      	ldr	r3, [r7, #16]
}
 800c402:	4618      	mov	r0, r3
 800c404:	371c      	adds	r7, #28
 800c406:	46bd      	mov	sp, r7
 800c408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c40c:	4770      	bx	lr
 800c40e:	bf00      	nop
 800c410:	40021000 	.word	0x40021000
 800c414:	00f42400 	.word	0x00f42400
 800c418:	007a1200 	.word	0x007a1200

0800c41c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c41c:	b480      	push	{r7}
 800c41e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c420:	4b03      	ldr	r3, [pc, #12]	@ (800c430 <HAL_RCC_GetHCLKFreq+0x14>)
 800c422:	681b      	ldr	r3, [r3, #0]
}
 800c424:	4618      	mov	r0, r3
 800c426:	46bd      	mov	sp, r7
 800c428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42c:	4770      	bx	lr
 800c42e:	bf00      	nop
 800c430:	20000054 	.word	0x20000054

0800c434 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c434:	b580      	push	{r7, lr}
 800c436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800c438:	f7ff fff0 	bl	800c41c <HAL_RCC_GetHCLKFreq>
 800c43c:	4602      	mov	r2, r0
 800c43e:	4b06      	ldr	r3, [pc, #24]	@ (800c458 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c440:	689b      	ldr	r3, [r3, #8]
 800c442:	0a1b      	lsrs	r3, r3, #8
 800c444:	f003 0307 	and.w	r3, r3, #7
 800c448:	4904      	ldr	r1, [pc, #16]	@ (800c45c <HAL_RCC_GetPCLK1Freq+0x28>)
 800c44a:	5ccb      	ldrb	r3, [r1, r3]
 800c44c:	f003 031f 	and.w	r3, r3, #31
 800c450:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c454:	4618      	mov	r0, r3
 800c456:	bd80      	pop	{r7, pc}
 800c458:	40021000 	.word	0x40021000
 800c45c:	08016c94 	.word	0x08016c94

0800c460 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800c464:	f7ff ffda 	bl	800c41c <HAL_RCC_GetHCLKFreq>
 800c468:	4602      	mov	r2, r0
 800c46a:	4b06      	ldr	r3, [pc, #24]	@ (800c484 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c46c:	689b      	ldr	r3, [r3, #8]
 800c46e:	0adb      	lsrs	r3, r3, #11
 800c470:	f003 0307 	and.w	r3, r3, #7
 800c474:	4904      	ldr	r1, [pc, #16]	@ (800c488 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c476:	5ccb      	ldrb	r3, [r1, r3]
 800c478:	f003 031f 	and.w	r3, r3, #31
 800c47c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c480:	4618      	mov	r0, r3
 800c482:	bd80      	pop	{r7, pc}
 800c484:	40021000 	.word	0x40021000
 800c488:	08016c94 	.word	0x08016c94

0800c48c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c48c:	b480      	push	{r7}
 800c48e:	b083      	sub	sp, #12
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
 800c494:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	220f      	movs	r2, #15
 800c49a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800c49c:	4b12      	ldr	r3, [pc, #72]	@ (800c4e8 <HAL_RCC_GetClockConfig+0x5c>)
 800c49e:	689b      	ldr	r3, [r3, #8]
 800c4a0:	f003 0203 	and.w	r2, r3, #3
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800c4a8:	4b0f      	ldr	r3, [pc, #60]	@ (800c4e8 <HAL_RCC_GetClockConfig+0x5c>)
 800c4aa:	689b      	ldr	r3, [r3, #8]
 800c4ac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800c4b4:	4b0c      	ldr	r3, [pc, #48]	@ (800c4e8 <HAL_RCC_GetClockConfig+0x5c>)
 800c4b6:	689b      	ldr	r3, [r3, #8]
 800c4b8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800c4c0:	4b09      	ldr	r3, [pc, #36]	@ (800c4e8 <HAL_RCC_GetClockConfig+0x5c>)
 800c4c2:	689b      	ldr	r3, [r3, #8]
 800c4c4:	08db      	lsrs	r3, r3, #3
 800c4c6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800c4ce:	4b07      	ldr	r3, [pc, #28]	@ (800c4ec <HAL_RCC_GetClockConfig+0x60>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	f003 020f 	and.w	r2, r3, #15
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	601a      	str	r2, [r3, #0]
}
 800c4da:	bf00      	nop
 800c4dc:	370c      	adds	r7, #12
 800c4de:	46bd      	mov	sp, r7
 800c4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e4:	4770      	bx	lr
 800c4e6:	bf00      	nop
 800c4e8:	40021000 	.word	0x40021000
 800c4ec:	40022000 	.word	0x40022000

0800c4f0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b087      	sub	sp, #28
 800c4f4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c4f6:	4b1e      	ldr	r3, [pc, #120]	@ (800c570 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c4f8:	68db      	ldr	r3, [r3, #12]
 800c4fa:	f003 0303 	and.w	r3, r3, #3
 800c4fe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c500:	4b1b      	ldr	r3, [pc, #108]	@ (800c570 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c502:	68db      	ldr	r3, [r3, #12]
 800c504:	091b      	lsrs	r3, r3, #4
 800c506:	f003 030f 	and.w	r3, r3, #15
 800c50a:	3301      	adds	r3, #1
 800c50c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800c50e:	693b      	ldr	r3, [r7, #16]
 800c510:	2b03      	cmp	r3, #3
 800c512:	d10c      	bne.n	800c52e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c514:	4a17      	ldr	r2, [pc, #92]	@ (800c574 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	fbb2 f3f3 	udiv	r3, r2, r3
 800c51c:	4a14      	ldr	r2, [pc, #80]	@ (800c570 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c51e:	68d2      	ldr	r2, [r2, #12]
 800c520:	0a12      	lsrs	r2, r2, #8
 800c522:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c526:	fb02 f303 	mul.w	r3, r2, r3
 800c52a:	617b      	str	r3, [r7, #20]
    break;
 800c52c:	e00c      	b.n	800c548 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c52e:	4a12      	ldr	r2, [pc, #72]	@ (800c578 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	fbb2 f3f3 	udiv	r3, r2, r3
 800c536:	4a0e      	ldr	r2, [pc, #56]	@ (800c570 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c538:	68d2      	ldr	r2, [r2, #12]
 800c53a:	0a12      	lsrs	r2, r2, #8
 800c53c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c540:	fb02 f303 	mul.w	r3, r2, r3
 800c544:	617b      	str	r3, [r7, #20]
    break;
 800c546:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c548:	4b09      	ldr	r3, [pc, #36]	@ (800c570 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c54a:	68db      	ldr	r3, [r3, #12]
 800c54c:	0e5b      	lsrs	r3, r3, #25
 800c54e:	f003 0303 	and.w	r3, r3, #3
 800c552:	3301      	adds	r3, #1
 800c554:	005b      	lsls	r3, r3, #1
 800c556:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800c558:	697a      	ldr	r2, [r7, #20]
 800c55a:	68bb      	ldr	r3, [r7, #8]
 800c55c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c560:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800c562:	687b      	ldr	r3, [r7, #4]
}
 800c564:	4618      	mov	r0, r3
 800c566:	371c      	adds	r7, #28
 800c568:	46bd      	mov	sp, r7
 800c56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56e:	4770      	bx	lr
 800c570:	40021000 	.word	0x40021000
 800c574:	007a1200 	.word	0x007a1200
 800c578:	00f42400 	.word	0x00f42400

0800c57c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b086      	sub	sp, #24
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c584:	2300      	movs	r3, #0
 800c586:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c588:	2300      	movs	r3, #0
 800c58a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c594:	2b00      	cmp	r3, #0
 800c596:	f000 8098 	beq.w	800c6ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c59a:	2300      	movs	r3, #0
 800c59c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c59e:	4b43      	ldr	r3, [pc, #268]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c5a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d10d      	bne.n	800c5c6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c5aa:	4b40      	ldr	r3, [pc, #256]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c5ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5ae:	4a3f      	ldr	r2, [pc, #252]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c5b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c5b4:	6593      	str	r3, [r2, #88]	@ 0x58
 800c5b6:	4b3d      	ldr	r3, [pc, #244]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c5b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c5be:	60bb      	str	r3, [r7, #8]
 800c5c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c5c6:	4b3a      	ldr	r3, [pc, #232]	@ (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	4a39      	ldr	r2, [pc, #228]	@ (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c5cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c5d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c5d2:	f7fc fbb3 	bl	8008d3c <HAL_GetTick>
 800c5d6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c5d8:	e009      	b.n	800c5ee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c5da:	f7fc fbaf 	bl	8008d3c <HAL_GetTick>
 800c5de:	4602      	mov	r2, r0
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	1ad3      	subs	r3, r2, r3
 800c5e4:	2b02      	cmp	r3, #2
 800c5e6:	d902      	bls.n	800c5ee <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800c5e8:	2303      	movs	r3, #3
 800c5ea:	74fb      	strb	r3, [r7, #19]
        break;
 800c5ec:	e005      	b.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c5ee:	4b30      	ldr	r3, [pc, #192]	@ (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d0ef      	beq.n	800c5da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800c5fa:	7cfb      	ldrb	r3, [r7, #19]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d159      	bne.n	800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c600:	4b2a      	ldr	r3, [pc, #168]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c606:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c60a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c60c:	697b      	ldr	r3, [r7, #20]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d01e      	beq.n	800c650 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c616:	697a      	ldr	r2, [r7, #20]
 800c618:	429a      	cmp	r2, r3
 800c61a:	d019      	beq.n	800c650 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c61c:	4b23      	ldr	r3, [pc, #140]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c61e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c622:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c626:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c628:	4b20      	ldr	r3, [pc, #128]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c62a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c62e:	4a1f      	ldr	r2, [pc, #124]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c630:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c634:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c638:	4b1c      	ldr	r3, [pc, #112]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c63a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c63e:	4a1b      	ldr	r2, [pc, #108]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c640:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c644:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c648:	4a18      	ldr	r2, [pc, #96]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c64a:	697b      	ldr	r3, [r7, #20]
 800c64c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c650:	697b      	ldr	r3, [r7, #20]
 800c652:	f003 0301 	and.w	r3, r3, #1
 800c656:	2b00      	cmp	r3, #0
 800c658:	d016      	beq.n	800c688 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c65a:	f7fc fb6f 	bl	8008d3c <HAL_GetTick>
 800c65e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c660:	e00b      	b.n	800c67a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c662:	f7fc fb6b 	bl	8008d3c <HAL_GetTick>
 800c666:	4602      	mov	r2, r0
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	1ad3      	subs	r3, r2, r3
 800c66c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c670:	4293      	cmp	r3, r2
 800c672:	d902      	bls.n	800c67a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800c674:	2303      	movs	r3, #3
 800c676:	74fb      	strb	r3, [r7, #19]
            break;
 800c678:	e006      	b.n	800c688 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c67a:	4b0c      	ldr	r3, [pc, #48]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c67c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c680:	f003 0302 	and.w	r3, r3, #2
 800c684:	2b00      	cmp	r3, #0
 800c686:	d0ec      	beq.n	800c662 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800c688:	7cfb      	ldrb	r3, [r7, #19]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d10b      	bne.n	800c6a6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c68e:	4b07      	ldr	r3, [pc, #28]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c690:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c694:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c69c:	4903      	ldr	r1, [pc, #12]	@ (800c6ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c69e:	4313      	orrs	r3, r2
 800c6a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800c6a4:	e008      	b.n	800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c6a6:	7cfb      	ldrb	r3, [r7, #19]
 800c6a8:	74bb      	strb	r3, [r7, #18]
 800c6aa:	e005      	b.n	800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800c6ac:	40021000 	.word	0x40021000
 800c6b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6b4:	7cfb      	ldrb	r3, [r7, #19]
 800c6b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c6b8:	7c7b      	ldrb	r3, [r7, #17]
 800c6ba:	2b01      	cmp	r3, #1
 800c6bc:	d105      	bne.n	800c6ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c6be:	4ba7      	ldr	r3, [pc, #668]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c6c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6c2:	4aa6      	ldr	r2, [pc, #664]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c6c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c6c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f003 0301 	and.w	r3, r3, #1
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d00a      	beq.n	800c6ec <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c6d6:	4ba1      	ldr	r3, [pc, #644]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c6d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6dc:	f023 0203 	bic.w	r2, r3, #3
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	685b      	ldr	r3, [r3, #4]
 800c6e4:	499d      	ldr	r1, [pc, #628]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c6e6:	4313      	orrs	r3, r2
 800c6e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	f003 0302 	and.w	r3, r3, #2
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d00a      	beq.n	800c70e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c6f8:	4b98      	ldr	r3, [pc, #608]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c6fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6fe:	f023 020c 	bic.w	r2, r3, #12
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	689b      	ldr	r3, [r3, #8]
 800c706:	4995      	ldr	r1, [pc, #596]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c708:	4313      	orrs	r3, r2
 800c70a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	f003 0304 	and.w	r3, r3, #4
 800c716:	2b00      	cmp	r3, #0
 800c718:	d00a      	beq.n	800c730 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c71a:	4b90      	ldr	r3, [pc, #576]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c71c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c720:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	68db      	ldr	r3, [r3, #12]
 800c728:	498c      	ldr	r1, [pc, #560]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c72a:	4313      	orrs	r3, r2
 800c72c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	f003 0308 	and.w	r3, r3, #8
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d00a      	beq.n	800c752 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c73c:	4b87      	ldr	r3, [pc, #540]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c73e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c742:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	691b      	ldr	r3, [r3, #16]
 800c74a:	4984      	ldr	r1, [pc, #528]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c74c:	4313      	orrs	r3, r2
 800c74e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f003 0310 	and.w	r3, r3, #16
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d00a      	beq.n	800c774 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c75e:	4b7f      	ldr	r3, [pc, #508]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c764:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	695b      	ldr	r3, [r3, #20]
 800c76c:	497b      	ldr	r1, [pc, #492]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c76e:	4313      	orrs	r3, r2
 800c770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	f003 0320 	and.w	r3, r3, #32
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d00a      	beq.n	800c796 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c780:	4b76      	ldr	r3, [pc, #472]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c786:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	699b      	ldr	r3, [r3, #24]
 800c78e:	4973      	ldr	r1, [pc, #460]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c790:	4313      	orrs	r3, r2
 800c792:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d00a      	beq.n	800c7b8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c7a2:	4b6e      	ldr	r3, [pc, #440]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7a8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	69db      	ldr	r3, [r3, #28]
 800c7b0:	496a      	ldr	r1, [pc, #424]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7b2:	4313      	orrs	r3, r2
 800c7b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d00a      	beq.n	800c7da <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c7c4:	4b65      	ldr	r3, [pc, #404]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7ca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	6a1b      	ldr	r3, [r3, #32]
 800c7d2:	4962      	ldr	r1, [pc, #392]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7d4:	4313      	orrs	r3, r2
 800c7d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d00a      	beq.n	800c7fc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c7e6:	4b5d      	ldr	r3, [pc, #372]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7f4:	4959      	ldr	r1, [pc, #356]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7f6:	4313      	orrs	r3, r2
 800c7f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c804:	2b00      	cmp	r3, #0
 800c806:	d00a      	beq.n	800c81e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c808:	4b54      	ldr	r3, [pc, #336]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c80a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c80e:	f023 0203 	bic.w	r2, r3, #3
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c816:	4951      	ldr	r1, [pc, #324]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c818:	4313      	orrs	r3, r2
 800c81a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c826:	2b00      	cmp	r3, #0
 800c828:	d00a      	beq.n	800c840 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c82a:	4b4c      	ldr	r3, [pc, #304]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c82c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c830:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c838:	4948      	ldr	r1, [pc, #288]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c83a:	4313      	orrs	r3, r2
 800c83c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d015      	beq.n	800c878 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c84c:	4b43      	ldr	r3, [pc, #268]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c84e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c852:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c85a:	4940      	ldr	r1, [pc, #256]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c85c:	4313      	orrs	r3, r2
 800c85e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c866:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c86a:	d105      	bne.n	800c878 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c86c:	4b3b      	ldr	r3, [pc, #236]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c86e:	68db      	ldr	r3, [r3, #12]
 800c870:	4a3a      	ldr	r2, [pc, #232]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c872:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c876:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c880:	2b00      	cmp	r3, #0
 800c882:	d015      	beq.n	800c8b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c884:	4b35      	ldr	r3, [pc, #212]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c88a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c892:	4932      	ldr	r1, [pc, #200]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c894:	4313      	orrs	r3, r2
 800c896:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c89e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c8a2:	d105      	bne.n	800c8b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c8a4:	4b2d      	ldr	r3, [pc, #180]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8a6:	68db      	ldr	r3, [r3, #12]
 800c8a8:	4a2c      	ldr	r2, [pc, #176]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c8ae:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d015      	beq.n	800c8e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c8bc:	4b27      	ldr	r3, [pc, #156]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8c2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8ca:	4924      	ldr	r1, [pc, #144]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8cc:	4313      	orrs	r3, r2
 800c8ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c8da:	d105      	bne.n	800c8e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c8dc:	4b1f      	ldr	r3, [pc, #124]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8de:	68db      	ldr	r3, [r3, #12]
 800c8e0:	4a1e      	ldr	r2, [pc, #120]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c8e6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d015      	beq.n	800c920 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c8f4:	4b19      	ldr	r3, [pc, #100]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c902:	4916      	ldr	r1, [pc, #88]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c904:	4313      	orrs	r3, r2
 800c906:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c90e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c912:	d105      	bne.n	800c920 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c914:	4b11      	ldr	r3, [pc, #68]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c916:	68db      	ldr	r3, [r3, #12]
 800c918:	4a10      	ldr	r2, [pc, #64]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c91a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c91e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d019      	beq.n	800c960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c92c:	4b0b      	ldr	r3, [pc, #44]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c92e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c932:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c93a:	4908      	ldr	r1, [pc, #32]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c93c:	4313      	orrs	r3, r2
 800c93e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c946:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c94a:	d109      	bne.n	800c960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c94c:	4b03      	ldr	r3, [pc, #12]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c94e:	68db      	ldr	r3, [r3, #12]
 800c950:	4a02      	ldr	r2, [pc, #8]	@ (800c95c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c952:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c956:	60d3      	str	r3, [r2, #12]
 800c958:	e002      	b.n	800c960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800c95a:	bf00      	nop
 800c95c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d015      	beq.n	800c998 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800c96c:	4b29      	ldr	r3, [pc, #164]	@ (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c96e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c972:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c97a:	4926      	ldr	r1, [pc, #152]	@ (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c97c:	4313      	orrs	r3, r2
 800c97e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c986:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c98a:	d105      	bne.n	800c998 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c98c:	4b21      	ldr	r3, [pc, #132]	@ (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c98e:	68db      	ldr	r3, [r3, #12]
 800c990:	4a20      	ldr	r2, [pc, #128]	@ (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c992:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c996:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d015      	beq.n	800c9d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800c9a4:	4b1b      	ldr	r3, [pc, #108]	@ (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c9a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9aa:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c9b2:	4918      	ldr	r1, [pc, #96]	@ (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c9b4:	4313      	orrs	r3, r2
 800c9b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c9be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9c2:	d105      	bne.n	800c9d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c9c4:	4b13      	ldr	r3, [pc, #76]	@ (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c9c6:	68db      	ldr	r3, [r3, #12]
 800c9c8:	4a12      	ldr	r2, [pc, #72]	@ (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c9ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c9ce:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d015      	beq.n	800ca08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c9dc:	4b0d      	ldr	r3, [pc, #52]	@ (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c9de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c9e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c9ea:	490a      	ldr	r1, [pc, #40]	@ (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c9ec:	4313      	orrs	r3, r2
 800c9ee:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c9f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c9fa:	d105      	bne.n	800ca08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c9fc:	4b05      	ldr	r3, [pc, #20]	@ (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c9fe:	68db      	ldr	r3, [r3, #12]
 800ca00:	4a04      	ldr	r2, [pc, #16]	@ (800ca14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ca02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ca06:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ca08:	7cbb      	ldrb	r3, [r7, #18]
}
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	3718      	adds	r7, #24
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	bd80      	pop	{r7, pc}
 800ca12:	bf00      	nop
 800ca14:	40021000 	.word	0x40021000

0800ca18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b082      	sub	sp, #8
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d101      	bne.n	800ca2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ca26:	2301      	movs	r3, #1
 800ca28:	e049      	b.n	800cabe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ca30:	b2db      	uxtb	r3, r3
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d106      	bne.n	800ca44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	2200      	movs	r2, #0
 800ca3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ca3e:	6878      	ldr	r0, [r7, #4]
 800ca40:	f7fb ff0a 	bl	8008858 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2202      	movs	r2, #2
 800ca48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681a      	ldr	r2, [r3, #0]
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	3304      	adds	r3, #4
 800ca54:	4619      	mov	r1, r3
 800ca56:	4610      	mov	r0, r2
 800ca58:	f001 fc4c 	bl	800e2f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	2201      	movs	r2, #1
 800ca60:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	2201      	movs	r2, #1
 800ca68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2201      	movs	r2, #1
 800ca70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	2201      	movs	r2, #1
 800ca78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	2201      	movs	r2, #1
 800ca80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	2201      	movs	r2, #1
 800ca88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	2201      	movs	r2, #1
 800ca90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2201      	movs	r2, #1
 800ca98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2201      	movs	r2, #1
 800caa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2201      	movs	r2, #1
 800caa8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	2201      	movs	r2, #1
 800cab0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	2201      	movs	r2, #1
 800cab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cabc:	2300      	movs	r3, #0
}
 800cabe:	4618      	mov	r0, r3
 800cac0:	3708      	adds	r7, #8
 800cac2:	46bd      	mov	sp, r7
 800cac4:	bd80      	pop	{r7, pc}
	...

0800cac8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cac8:	b480      	push	{r7}
 800caca:	b085      	sub	sp, #20
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cad6:	b2db      	uxtb	r3, r3
 800cad8:	2b01      	cmp	r3, #1
 800cada:	d001      	beq.n	800cae0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800cadc:	2301      	movs	r3, #1
 800cade:	e04c      	b.n	800cb7a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	2202      	movs	r2, #2
 800cae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	4a26      	ldr	r2, [pc, #152]	@ (800cb88 <HAL_TIM_Base_Start+0xc0>)
 800caee:	4293      	cmp	r3, r2
 800caf0:	d022      	beq.n	800cb38 <HAL_TIM_Base_Start+0x70>
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cafa:	d01d      	beq.n	800cb38 <HAL_TIM_Base_Start+0x70>
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	4a22      	ldr	r2, [pc, #136]	@ (800cb8c <HAL_TIM_Base_Start+0xc4>)
 800cb02:	4293      	cmp	r3, r2
 800cb04:	d018      	beq.n	800cb38 <HAL_TIM_Base_Start+0x70>
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	4a21      	ldr	r2, [pc, #132]	@ (800cb90 <HAL_TIM_Base_Start+0xc8>)
 800cb0c:	4293      	cmp	r3, r2
 800cb0e:	d013      	beq.n	800cb38 <HAL_TIM_Base_Start+0x70>
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	4a1f      	ldr	r2, [pc, #124]	@ (800cb94 <HAL_TIM_Base_Start+0xcc>)
 800cb16:	4293      	cmp	r3, r2
 800cb18:	d00e      	beq.n	800cb38 <HAL_TIM_Base_Start+0x70>
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	4a1e      	ldr	r2, [pc, #120]	@ (800cb98 <HAL_TIM_Base_Start+0xd0>)
 800cb20:	4293      	cmp	r3, r2
 800cb22:	d009      	beq.n	800cb38 <HAL_TIM_Base_Start+0x70>
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	4a1c      	ldr	r2, [pc, #112]	@ (800cb9c <HAL_TIM_Base_Start+0xd4>)
 800cb2a:	4293      	cmp	r3, r2
 800cb2c:	d004      	beq.n	800cb38 <HAL_TIM_Base_Start+0x70>
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	4a1b      	ldr	r2, [pc, #108]	@ (800cba0 <HAL_TIM_Base_Start+0xd8>)
 800cb34:	4293      	cmp	r3, r2
 800cb36:	d115      	bne.n	800cb64 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	689a      	ldr	r2, [r3, #8]
 800cb3e:	4b19      	ldr	r3, [pc, #100]	@ (800cba4 <HAL_TIM_Base_Start+0xdc>)
 800cb40:	4013      	ands	r3, r2
 800cb42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	2b06      	cmp	r3, #6
 800cb48:	d015      	beq.n	800cb76 <HAL_TIM_Base_Start+0xae>
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cb50:	d011      	beq.n	800cb76 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	681a      	ldr	r2, [r3, #0]
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f042 0201 	orr.w	r2, r2, #1
 800cb60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb62:	e008      	b.n	800cb76 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	681a      	ldr	r2, [r3, #0]
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	f042 0201 	orr.w	r2, r2, #1
 800cb72:	601a      	str	r2, [r3, #0]
 800cb74:	e000      	b.n	800cb78 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb76:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cb78:	2300      	movs	r3, #0
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	3714      	adds	r7, #20
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb84:	4770      	bx	lr
 800cb86:	bf00      	nop
 800cb88:	40012c00 	.word	0x40012c00
 800cb8c:	40000400 	.word	0x40000400
 800cb90:	40000800 	.word	0x40000800
 800cb94:	40000c00 	.word	0x40000c00
 800cb98:	40013400 	.word	0x40013400
 800cb9c:	40014000 	.word	0x40014000
 800cba0:	40015000 	.word	0x40015000
 800cba4:	00010007 	.word	0x00010007

0800cba8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800cba8:	b480      	push	{r7}
 800cbaa:	b083      	sub	sp, #12
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	6a1a      	ldr	r2, [r3, #32]
 800cbb6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cbba:	4013      	ands	r3, r2
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d10f      	bne.n	800cbe0 <HAL_TIM_Base_Stop+0x38>
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	6a1a      	ldr	r2, [r3, #32]
 800cbc6:	f244 4344 	movw	r3, #17476	@ 0x4444
 800cbca:	4013      	ands	r3, r2
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d107      	bne.n	800cbe0 <HAL_TIM_Base_Stop+0x38>
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	681a      	ldr	r2, [r3, #0]
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	f022 0201 	bic.w	r2, r2, #1
 800cbde:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	2201      	movs	r2, #1
 800cbe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800cbe8:	2300      	movs	r3, #0
}
 800cbea:	4618      	mov	r0, r3
 800cbec:	370c      	adds	r7, #12
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf4:	4770      	bx	lr
	...

0800cbf8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	b085      	sub	sp, #20
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cc06:	b2db      	uxtb	r3, r3
 800cc08:	2b01      	cmp	r3, #1
 800cc0a:	d001      	beq.n	800cc10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cc0c:	2301      	movs	r3, #1
 800cc0e:	e054      	b.n	800ccba <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	2202      	movs	r2, #2
 800cc14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	68da      	ldr	r2, [r3, #12]
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	f042 0201 	orr.w	r2, r2, #1
 800cc26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	4a26      	ldr	r2, [pc, #152]	@ (800ccc8 <HAL_TIM_Base_Start_IT+0xd0>)
 800cc2e:	4293      	cmp	r3, r2
 800cc30:	d022      	beq.n	800cc78 <HAL_TIM_Base_Start_IT+0x80>
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc3a:	d01d      	beq.n	800cc78 <HAL_TIM_Base_Start_IT+0x80>
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	4a22      	ldr	r2, [pc, #136]	@ (800cccc <HAL_TIM_Base_Start_IT+0xd4>)
 800cc42:	4293      	cmp	r3, r2
 800cc44:	d018      	beq.n	800cc78 <HAL_TIM_Base_Start_IT+0x80>
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	4a21      	ldr	r2, [pc, #132]	@ (800ccd0 <HAL_TIM_Base_Start_IT+0xd8>)
 800cc4c:	4293      	cmp	r3, r2
 800cc4e:	d013      	beq.n	800cc78 <HAL_TIM_Base_Start_IT+0x80>
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	4a1f      	ldr	r2, [pc, #124]	@ (800ccd4 <HAL_TIM_Base_Start_IT+0xdc>)
 800cc56:	4293      	cmp	r3, r2
 800cc58:	d00e      	beq.n	800cc78 <HAL_TIM_Base_Start_IT+0x80>
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	4a1e      	ldr	r2, [pc, #120]	@ (800ccd8 <HAL_TIM_Base_Start_IT+0xe0>)
 800cc60:	4293      	cmp	r3, r2
 800cc62:	d009      	beq.n	800cc78 <HAL_TIM_Base_Start_IT+0x80>
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	4a1c      	ldr	r2, [pc, #112]	@ (800ccdc <HAL_TIM_Base_Start_IT+0xe4>)
 800cc6a:	4293      	cmp	r3, r2
 800cc6c:	d004      	beq.n	800cc78 <HAL_TIM_Base_Start_IT+0x80>
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	4a1b      	ldr	r2, [pc, #108]	@ (800cce0 <HAL_TIM_Base_Start_IT+0xe8>)
 800cc74:	4293      	cmp	r3, r2
 800cc76:	d115      	bne.n	800cca4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	689a      	ldr	r2, [r3, #8]
 800cc7e:	4b19      	ldr	r3, [pc, #100]	@ (800cce4 <HAL_TIM_Base_Start_IT+0xec>)
 800cc80:	4013      	ands	r3, r2
 800cc82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	2b06      	cmp	r3, #6
 800cc88:	d015      	beq.n	800ccb6 <HAL_TIM_Base_Start_IT+0xbe>
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cc90:	d011      	beq.n	800ccb6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	681a      	ldr	r2, [r3, #0]
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	f042 0201 	orr.w	r2, r2, #1
 800cca0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cca2:	e008      	b.n	800ccb6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	681a      	ldr	r2, [r3, #0]
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	f042 0201 	orr.w	r2, r2, #1
 800ccb2:	601a      	str	r2, [r3, #0]
 800ccb4:	e000      	b.n	800ccb8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccb6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ccb8:	2300      	movs	r3, #0
}
 800ccba:	4618      	mov	r0, r3
 800ccbc:	3714      	adds	r7, #20
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc4:	4770      	bx	lr
 800ccc6:	bf00      	nop
 800ccc8:	40012c00 	.word	0x40012c00
 800cccc:	40000400 	.word	0x40000400
 800ccd0:	40000800 	.word	0x40000800
 800ccd4:	40000c00 	.word	0x40000c00
 800ccd8:	40013400 	.word	0x40013400
 800ccdc:	40014000 	.word	0x40014000
 800cce0:	40015000 	.word	0x40015000
 800cce4:	00010007 	.word	0x00010007

0800cce8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cce8:	b480      	push	{r7}
 800ccea:	b083      	sub	sp, #12
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	68da      	ldr	r2, [r3, #12]
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	f022 0201 	bic.w	r2, r2, #1
 800ccfe:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	6a1a      	ldr	r2, [r3, #32]
 800cd06:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cd0a:	4013      	ands	r3, r2
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d10f      	bne.n	800cd30 <HAL_TIM_Base_Stop_IT+0x48>
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	6a1a      	ldr	r2, [r3, #32]
 800cd16:	f244 4344 	movw	r3, #17476	@ 0x4444
 800cd1a:	4013      	ands	r3, r2
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d107      	bne.n	800cd30 <HAL_TIM_Base_Stop_IT+0x48>
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	681a      	ldr	r2, [r3, #0]
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	f022 0201 	bic.w	r2, r2, #1
 800cd2e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2201      	movs	r2, #1
 800cd34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800cd38:	2300      	movs	r3, #0
}
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	370c      	adds	r7, #12
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd44:	4770      	bx	lr

0800cd46 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cd46:	b580      	push	{r7, lr}
 800cd48:	b082      	sub	sp, #8
 800cd4a:	af00      	add	r7, sp, #0
 800cd4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d101      	bne.n	800cd58 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cd54:	2301      	movs	r3, #1
 800cd56:	e049      	b.n	800cdec <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cd5e:	b2db      	uxtb	r3, r3
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d106      	bne.n	800cd72 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	2200      	movs	r2, #0
 800cd68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cd6c:	6878      	ldr	r0, [r7, #4]
 800cd6e:	f7fb fded 	bl	800894c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	2202      	movs	r2, #2
 800cd76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681a      	ldr	r2, [r3, #0]
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	3304      	adds	r3, #4
 800cd82:	4619      	mov	r1, r3
 800cd84:	4610      	mov	r0, r2
 800cd86:	f001 fab5 	bl	800e2f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	2201      	movs	r2, #1
 800cd8e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2201      	movs	r2, #1
 800cd96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	2201      	movs	r2, #1
 800cd9e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	2201      	movs	r2, #1
 800cda6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	2201      	movs	r2, #1
 800cdae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	2201      	movs	r2, #1
 800cdb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2201      	movs	r2, #1
 800cdbe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	2201      	movs	r2, #1
 800cdc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	2201      	movs	r2, #1
 800cdce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2201      	movs	r2, #1
 800cdd6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	2201      	movs	r2, #1
 800cdde:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	2201      	movs	r2, #1
 800cde6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cdea:	2300      	movs	r3, #0
}
 800cdec:	4618      	mov	r0, r3
 800cdee:	3708      	adds	r7, #8
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	bd80      	pop	{r7, pc}

0800cdf4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b084      	sub	sp, #16
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
 800cdfc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d109      	bne.n	800ce18 <HAL_TIM_PWM_Start+0x24>
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ce0a:	b2db      	uxtb	r3, r3
 800ce0c:	2b01      	cmp	r3, #1
 800ce0e:	bf14      	ite	ne
 800ce10:	2301      	movne	r3, #1
 800ce12:	2300      	moveq	r3, #0
 800ce14:	b2db      	uxtb	r3, r3
 800ce16:	e03c      	b.n	800ce92 <HAL_TIM_PWM_Start+0x9e>
 800ce18:	683b      	ldr	r3, [r7, #0]
 800ce1a:	2b04      	cmp	r3, #4
 800ce1c:	d109      	bne.n	800ce32 <HAL_TIM_PWM_Start+0x3e>
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ce24:	b2db      	uxtb	r3, r3
 800ce26:	2b01      	cmp	r3, #1
 800ce28:	bf14      	ite	ne
 800ce2a:	2301      	movne	r3, #1
 800ce2c:	2300      	moveq	r3, #0
 800ce2e:	b2db      	uxtb	r3, r3
 800ce30:	e02f      	b.n	800ce92 <HAL_TIM_PWM_Start+0x9e>
 800ce32:	683b      	ldr	r3, [r7, #0]
 800ce34:	2b08      	cmp	r3, #8
 800ce36:	d109      	bne.n	800ce4c <HAL_TIM_PWM_Start+0x58>
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ce3e:	b2db      	uxtb	r3, r3
 800ce40:	2b01      	cmp	r3, #1
 800ce42:	bf14      	ite	ne
 800ce44:	2301      	movne	r3, #1
 800ce46:	2300      	moveq	r3, #0
 800ce48:	b2db      	uxtb	r3, r3
 800ce4a:	e022      	b.n	800ce92 <HAL_TIM_PWM_Start+0x9e>
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	2b0c      	cmp	r3, #12
 800ce50:	d109      	bne.n	800ce66 <HAL_TIM_PWM_Start+0x72>
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ce58:	b2db      	uxtb	r3, r3
 800ce5a:	2b01      	cmp	r3, #1
 800ce5c:	bf14      	ite	ne
 800ce5e:	2301      	movne	r3, #1
 800ce60:	2300      	moveq	r3, #0
 800ce62:	b2db      	uxtb	r3, r3
 800ce64:	e015      	b.n	800ce92 <HAL_TIM_PWM_Start+0x9e>
 800ce66:	683b      	ldr	r3, [r7, #0]
 800ce68:	2b10      	cmp	r3, #16
 800ce6a:	d109      	bne.n	800ce80 <HAL_TIM_PWM_Start+0x8c>
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ce72:	b2db      	uxtb	r3, r3
 800ce74:	2b01      	cmp	r3, #1
 800ce76:	bf14      	ite	ne
 800ce78:	2301      	movne	r3, #1
 800ce7a:	2300      	moveq	r3, #0
 800ce7c:	b2db      	uxtb	r3, r3
 800ce7e:	e008      	b.n	800ce92 <HAL_TIM_PWM_Start+0x9e>
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ce86:	b2db      	uxtb	r3, r3
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	bf14      	ite	ne
 800ce8c:	2301      	movne	r3, #1
 800ce8e:	2300      	moveq	r3, #0
 800ce90:	b2db      	uxtb	r3, r3
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d001      	beq.n	800ce9a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ce96:	2301      	movs	r3, #1
 800ce98:	e0a6      	b.n	800cfe8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ce9a:	683b      	ldr	r3, [r7, #0]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d104      	bne.n	800ceaa <HAL_TIM_PWM_Start+0xb6>
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	2202      	movs	r2, #2
 800cea4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cea8:	e023      	b.n	800cef2 <HAL_TIM_PWM_Start+0xfe>
 800ceaa:	683b      	ldr	r3, [r7, #0]
 800ceac:	2b04      	cmp	r3, #4
 800ceae:	d104      	bne.n	800ceba <HAL_TIM_PWM_Start+0xc6>
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	2202      	movs	r2, #2
 800ceb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ceb8:	e01b      	b.n	800cef2 <HAL_TIM_PWM_Start+0xfe>
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	2b08      	cmp	r3, #8
 800cebe:	d104      	bne.n	800ceca <HAL_TIM_PWM_Start+0xd6>
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	2202      	movs	r2, #2
 800cec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cec8:	e013      	b.n	800cef2 <HAL_TIM_PWM_Start+0xfe>
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	2b0c      	cmp	r3, #12
 800cece:	d104      	bne.n	800ceda <HAL_TIM_PWM_Start+0xe6>
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2202      	movs	r2, #2
 800ced4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ced8:	e00b      	b.n	800cef2 <HAL_TIM_PWM_Start+0xfe>
 800ceda:	683b      	ldr	r3, [r7, #0]
 800cedc:	2b10      	cmp	r3, #16
 800cede:	d104      	bne.n	800ceea <HAL_TIM_PWM_Start+0xf6>
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2202      	movs	r2, #2
 800cee4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cee8:	e003      	b.n	800cef2 <HAL_TIM_PWM_Start+0xfe>
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	2202      	movs	r2, #2
 800ceee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	2201      	movs	r2, #1
 800cef8:	6839      	ldr	r1, [r7, #0]
 800cefa:	4618      	mov	r0, r3
 800cefc:	f001 fe74 	bl	800ebe8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	4a3a      	ldr	r2, [pc, #232]	@ (800cff0 <HAL_TIM_PWM_Start+0x1fc>)
 800cf06:	4293      	cmp	r3, r2
 800cf08:	d018      	beq.n	800cf3c <HAL_TIM_PWM_Start+0x148>
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	4a39      	ldr	r2, [pc, #228]	@ (800cff4 <HAL_TIM_PWM_Start+0x200>)
 800cf10:	4293      	cmp	r3, r2
 800cf12:	d013      	beq.n	800cf3c <HAL_TIM_PWM_Start+0x148>
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	4a37      	ldr	r2, [pc, #220]	@ (800cff8 <HAL_TIM_PWM_Start+0x204>)
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d00e      	beq.n	800cf3c <HAL_TIM_PWM_Start+0x148>
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	4a36      	ldr	r2, [pc, #216]	@ (800cffc <HAL_TIM_PWM_Start+0x208>)
 800cf24:	4293      	cmp	r3, r2
 800cf26:	d009      	beq.n	800cf3c <HAL_TIM_PWM_Start+0x148>
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	4a34      	ldr	r2, [pc, #208]	@ (800d000 <HAL_TIM_PWM_Start+0x20c>)
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d004      	beq.n	800cf3c <HAL_TIM_PWM_Start+0x148>
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	4a33      	ldr	r2, [pc, #204]	@ (800d004 <HAL_TIM_PWM_Start+0x210>)
 800cf38:	4293      	cmp	r3, r2
 800cf3a:	d101      	bne.n	800cf40 <HAL_TIM_PWM_Start+0x14c>
 800cf3c:	2301      	movs	r3, #1
 800cf3e:	e000      	b.n	800cf42 <HAL_TIM_PWM_Start+0x14e>
 800cf40:	2300      	movs	r3, #0
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d007      	beq.n	800cf56 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800cf54:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	4a25      	ldr	r2, [pc, #148]	@ (800cff0 <HAL_TIM_PWM_Start+0x1fc>)
 800cf5c:	4293      	cmp	r3, r2
 800cf5e:	d022      	beq.n	800cfa6 <HAL_TIM_PWM_Start+0x1b2>
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf68:	d01d      	beq.n	800cfa6 <HAL_TIM_PWM_Start+0x1b2>
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	4a26      	ldr	r2, [pc, #152]	@ (800d008 <HAL_TIM_PWM_Start+0x214>)
 800cf70:	4293      	cmp	r3, r2
 800cf72:	d018      	beq.n	800cfa6 <HAL_TIM_PWM_Start+0x1b2>
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	4a24      	ldr	r2, [pc, #144]	@ (800d00c <HAL_TIM_PWM_Start+0x218>)
 800cf7a:	4293      	cmp	r3, r2
 800cf7c:	d013      	beq.n	800cfa6 <HAL_TIM_PWM_Start+0x1b2>
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	4a23      	ldr	r2, [pc, #140]	@ (800d010 <HAL_TIM_PWM_Start+0x21c>)
 800cf84:	4293      	cmp	r3, r2
 800cf86:	d00e      	beq.n	800cfa6 <HAL_TIM_PWM_Start+0x1b2>
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	4a19      	ldr	r2, [pc, #100]	@ (800cff4 <HAL_TIM_PWM_Start+0x200>)
 800cf8e:	4293      	cmp	r3, r2
 800cf90:	d009      	beq.n	800cfa6 <HAL_TIM_PWM_Start+0x1b2>
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	4a18      	ldr	r2, [pc, #96]	@ (800cff8 <HAL_TIM_PWM_Start+0x204>)
 800cf98:	4293      	cmp	r3, r2
 800cf9a:	d004      	beq.n	800cfa6 <HAL_TIM_PWM_Start+0x1b2>
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	4a18      	ldr	r2, [pc, #96]	@ (800d004 <HAL_TIM_PWM_Start+0x210>)
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	d115      	bne.n	800cfd2 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	689a      	ldr	r2, [r3, #8]
 800cfac:	4b19      	ldr	r3, [pc, #100]	@ (800d014 <HAL_TIM_PWM_Start+0x220>)
 800cfae:	4013      	ands	r3, r2
 800cfb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	2b06      	cmp	r3, #6
 800cfb6:	d015      	beq.n	800cfe4 <HAL_TIM_PWM_Start+0x1f0>
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cfbe:	d011      	beq.n	800cfe4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	681a      	ldr	r2, [r3, #0]
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	f042 0201 	orr.w	r2, r2, #1
 800cfce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cfd0:	e008      	b.n	800cfe4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	681a      	ldr	r2, [r3, #0]
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	f042 0201 	orr.w	r2, r2, #1
 800cfe0:	601a      	str	r2, [r3, #0]
 800cfe2:	e000      	b.n	800cfe6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cfe4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cfe6:	2300      	movs	r3, #0
}
 800cfe8:	4618      	mov	r0, r3
 800cfea:	3710      	adds	r7, #16
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}
 800cff0:	40012c00 	.word	0x40012c00
 800cff4:	40013400 	.word	0x40013400
 800cff8:	40014000 	.word	0x40014000
 800cffc:	40014400 	.word	0x40014400
 800d000:	40014800 	.word	0x40014800
 800d004:	40015000 	.word	0x40015000
 800d008:	40000400 	.word	0x40000400
 800d00c:	40000800 	.word	0x40000800
 800d010:	40000c00 	.word	0x40000c00
 800d014:	00010007 	.word	0x00010007

0800d018 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d018:	b580      	push	{r7, lr}
 800d01a:	b082      	sub	sp, #8
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	6078      	str	r0, [r7, #4]
 800d020:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	2200      	movs	r2, #0
 800d028:	6839      	ldr	r1, [r7, #0]
 800d02a:	4618      	mov	r0, r3
 800d02c:	f001 fddc 	bl	800ebe8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	4a40      	ldr	r2, [pc, #256]	@ (800d138 <HAL_TIM_PWM_Stop+0x120>)
 800d036:	4293      	cmp	r3, r2
 800d038:	d018      	beq.n	800d06c <HAL_TIM_PWM_Stop+0x54>
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	4a3f      	ldr	r2, [pc, #252]	@ (800d13c <HAL_TIM_PWM_Stop+0x124>)
 800d040:	4293      	cmp	r3, r2
 800d042:	d013      	beq.n	800d06c <HAL_TIM_PWM_Stop+0x54>
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	4a3d      	ldr	r2, [pc, #244]	@ (800d140 <HAL_TIM_PWM_Stop+0x128>)
 800d04a:	4293      	cmp	r3, r2
 800d04c:	d00e      	beq.n	800d06c <HAL_TIM_PWM_Stop+0x54>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	4a3c      	ldr	r2, [pc, #240]	@ (800d144 <HAL_TIM_PWM_Stop+0x12c>)
 800d054:	4293      	cmp	r3, r2
 800d056:	d009      	beq.n	800d06c <HAL_TIM_PWM_Stop+0x54>
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	4a3a      	ldr	r2, [pc, #232]	@ (800d148 <HAL_TIM_PWM_Stop+0x130>)
 800d05e:	4293      	cmp	r3, r2
 800d060:	d004      	beq.n	800d06c <HAL_TIM_PWM_Stop+0x54>
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	4a39      	ldr	r2, [pc, #228]	@ (800d14c <HAL_TIM_PWM_Stop+0x134>)
 800d068:	4293      	cmp	r3, r2
 800d06a:	d101      	bne.n	800d070 <HAL_TIM_PWM_Stop+0x58>
 800d06c:	2301      	movs	r3, #1
 800d06e:	e000      	b.n	800d072 <HAL_TIM_PWM_Stop+0x5a>
 800d070:	2300      	movs	r3, #0
 800d072:	2b00      	cmp	r3, #0
 800d074:	d017      	beq.n	800d0a6 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	6a1a      	ldr	r2, [r3, #32]
 800d07c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d080:	4013      	ands	r3, r2
 800d082:	2b00      	cmp	r3, #0
 800d084:	d10f      	bne.n	800d0a6 <HAL_TIM_PWM_Stop+0x8e>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	6a1a      	ldr	r2, [r3, #32]
 800d08c:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d090:	4013      	ands	r3, r2
 800d092:	2b00      	cmp	r3, #0
 800d094:	d107      	bne.n	800d0a6 <HAL_TIM_PWM_Stop+0x8e>
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d0a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	6a1a      	ldr	r2, [r3, #32]
 800d0ac:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d0b0:	4013      	ands	r3, r2
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d10f      	bne.n	800d0d6 <HAL_TIM_PWM_Stop+0xbe>
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	6a1a      	ldr	r2, [r3, #32]
 800d0bc:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d0c0:	4013      	ands	r3, r2
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d107      	bne.n	800d0d6 <HAL_TIM_PWM_Stop+0xbe>
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	681a      	ldr	r2, [r3, #0]
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	f022 0201 	bic.w	r2, r2, #1
 800d0d4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d104      	bne.n	800d0e6 <HAL_TIM_PWM_Stop+0xce>
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	2201      	movs	r2, #1
 800d0e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d0e4:	e023      	b.n	800d12e <HAL_TIM_PWM_Stop+0x116>
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	2b04      	cmp	r3, #4
 800d0ea:	d104      	bne.n	800d0f6 <HAL_TIM_PWM_Stop+0xde>
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	2201      	movs	r2, #1
 800d0f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d0f4:	e01b      	b.n	800d12e <HAL_TIM_PWM_Stop+0x116>
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	2b08      	cmp	r3, #8
 800d0fa:	d104      	bne.n	800d106 <HAL_TIM_PWM_Stop+0xee>
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2201      	movs	r2, #1
 800d100:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d104:	e013      	b.n	800d12e <HAL_TIM_PWM_Stop+0x116>
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	2b0c      	cmp	r3, #12
 800d10a:	d104      	bne.n	800d116 <HAL_TIM_PWM_Stop+0xfe>
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2201      	movs	r2, #1
 800d110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d114:	e00b      	b.n	800d12e <HAL_TIM_PWM_Stop+0x116>
 800d116:	683b      	ldr	r3, [r7, #0]
 800d118:	2b10      	cmp	r3, #16
 800d11a:	d104      	bne.n	800d126 <HAL_TIM_PWM_Stop+0x10e>
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	2201      	movs	r2, #1
 800d120:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d124:	e003      	b.n	800d12e <HAL_TIM_PWM_Stop+0x116>
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	2201      	movs	r2, #1
 800d12a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800d12e:	2300      	movs	r3, #0
}
 800d130:	4618      	mov	r0, r3
 800d132:	3708      	adds	r7, #8
 800d134:	46bd      	mov	sp, r7
 800d136:	bd80      	pop	{r7, pc}
 800d138:	40012c00 	.word	0x40012c00
 800d13c:	40013400 	.word	0x40013400
 800d140:	40014000 	.word	0x40014000
 800d144:	40014400 	.word	0x40014400
 800d148:	40014800 	.word	0x40014800
 800d14c:	40015000 	.word	0x40015000

0800d150 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b086      	sub	sp, #24
 800d154:	af00      	add	r7, sp, #0
 800d156:	60f8      	str	r0, [r7, #12]
 800d158:	60b9      	str	r1, [r7, #8]
 800d15a:	607a      	str	r2, [r7, #4]
 800d15c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800d15e:	2300      	movs	r3, #0
 800d160:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800d162:	68bb      	ldr	r3, [r7, #8]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d109      	bne.n	800d17c <HAL_TIM_PWM_Start_DMA+0x2c>
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d16e:	b2db      	uxtb	r3, r3
 800d170:	2b02      	cmp	r3, #2
 800d172:	bf0c      	ite	eq
 800d174:	2301      	moveq	r3, #1
 800d176:	2300      	movne	r3, #0
 800d178:	b2db      	uxtb	r3, r3
 800d17a:	e03c      	b.n	800d1f6 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d17c:	68bb      	ldr	r3, [r7, #8]
 800d17e:	2b04      	cmp	r3, #4
 800d180:	d109      	bne.n	800d196 <HAL_TIM_PWM_Start_DMA+0x46>
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d188:	b2db      	uxtb	r3, r3
 800d18a:	2b02      	cmp	r3, #2
 800d18c:	bf0c      	ite	eq
 800d18e:	2301      	moveq	r3, #1
 800d190:	2300      	movne	r3, #0
 800d192:	b2db      	uxtb	r3, r3
 800d194:	e02f      	b.n	800d1f6 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d196:	68bb      	ldr	r3, [r7, #8]
 800d198:	2b08      	cmp	r3, #8
 800d19a:	d109      	bne.n	800d1b0 <HAL_TIM_PWM_Start_DMA+0x60>
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d1a2:	b2db      	uxtb	r3, r3
 800d1a4:	2b02      	cmp	r3, #2
 800d1a6:	bf0c      	ite	eq
 800d1a8:	2301      	moveq	r3, #1
 800d1aa:	2300      	movne	r3, #0
 800d1ac:	b2db      	uxtb	r3, r3
 800d1ae:	e022      	b.n	800d1f6 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d1b0:	68bb      	ldr	r3, [r7, #8]
 800d1b2:	2b0c      	cmp	r3, #12
 800d1b4:	d109      	bne.n	800d1ca <HAL_TIM_PWM_Start_DMA+0x7a>
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d1bc:	b2db      	uxtb	r3, r3
 800d1be:	2b02      	cmp	r3, #2
 800d1c0:	bf0c      	ite	eq
 800d1c2:	2301      	moveq	r3, #1
 800d1c4:	2300      	movne	r3, #0
 800d1c6:	b2db      	uxtb	r3, r3
 800d1c8:	e015      	b.n	800d1f6 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d1ca:	68bb      	ldr	r3, [r7, #8]
 800d1cc:	2b10      	cmp	r3, #16
 800d1ce:	d109      	bne.n	800d1e4 <HAL_TIM_PWM_Start_DMA+0x94>
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d1d6:	b2db      	uxtb	r3, r3
 800d1d8:	2b02      	cmp	r3, #2
 800d1da:	bf0c      	ite	eq
 800d1dc:	2301      	moveq	r3, #1
 800d1de:	2300      	movne	r3, #0
 800d1e0:	b2db      	uxtb	r3, r3
 800d1e2:	e008      	b.n	800d1f6 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d1ea:	b2db      	uxtb	r3, r3
 800d1ec:	2b02      	cmp	r3, #2
 800d1ee:	bf0c      	ite	eq
 800d1f0:	2301      	moveq	r3, #1
 800d1f2:	2300      	movne	r3, #0
 800d1f4:	b2db      	uxtb	r3, r3
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d001      	beq.n	800d1fe <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800d1fa:	2302      	movs	r3, #2
 800d1fc:	e1b5      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x41a>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d109      	bne.n	800d218 <HAL_TIM_PWM_Start_DMA+0xc8>
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d20a:	b2db      	uxtb	r3, r3
 800d20c:	2b01      	cmp	r3, #1
 800d20e:	bf0c      	ite	eq
 800d210:	2301      	moveq	r3, #1
 800d212:	2300      	movne	r3, #0
 800d214:	b2db      	uxtb	r3, r3
 800d216:	e03c      	b.n	800d292 <HAL_TIM_PWM_Start_DMA+0x142>
 800d218:	68bb      	ldr	r3, [r7, #8]
 800d21a:	2b04      	cmp	r3, #4
 800d21c:	d109      	bne.n	800d232 <HAL_TIM_PWM_Start_DMA+0xe2>
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d224:	b2db      	uxtb	r3, r3
 800d226:	2b01      	cmp	r3, #1
 800d228:	bf0c      	ite	eq
 800d22a:	2301      	moveq	r3, #1
 800d22c:	2300      	movne	r3, #0
 800d22e:	b2db      	uxtb	r3, r3
 800d230:	e02f      	b.n	800d292 <HAL_TIM_PWM_Start_DMA+0x142>
 800d232:	68bb      	ldr	r3, [r7, #8]
 800d234:	2b08      	cmp	r3, #8
 800d236:	d109      	bne.n	800d24c <HAL_TIM_PWM_Start_DMA+0xfc>
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d23e:	b2db      	uxtb	r3, r3
 800d240:	2b01      	cmp	r3, #1
 800d242:	bf0c      	ite	eq
 800d244:	2301      	moveq	r3, #1
 800d246:	2300      	movne	r3, #0
 800d248:	b2db      	uxtb	r3, r3
 800d24a:	e022      	b.n	800d292 <HAL_TIM_PWM_Start_DMA+0x142>
 800d24c:	68bb      	ldr	r3, [r7, #8]
 800d24e:	2b0c      	cmp	r3, #12
 800d250:	d109      	bne.n	800d266 <HAL_TIM_PWM_Start_DMA+0x116>
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d258:	b2db      	uxtb	r3, r3
 800d25a:	2b01      	cmp	r3, #1
 800d25c:	bf0c      	ite	eq
 800d25e:	2301      	moveq	r3, #1
 800d260:	2300      	movne	r3, #0
 800d262:	b2db      	uxtb	r3, r3
 800d264:	e015      	b.n	800d292 <HAL_TIM_PWM_Start_DMA+0x142>
 800d266:	68bb      	ldr	r3, [r7, #8]
 800d268:	2b10      	cmp	r3, #16
 800d26a:	d109      	bne.n	800d280 <HAL_TIM_PWM_Start_DMA+0x130>
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d272:	b2db      	uxtb	r3, r3
 800d274:	2b01      	cmp	r3, #1
 800d276:	bf0c      	ite	eq
 800d278:	2301      	moveq	r3, #1
 800d27a:	2300      	movne	r3, #0
 800d27c:	b2db      	uxtb	r3, r3
 800d27e:	e008      	b.n	800d292 <HAL_TIM_PWM_Start_DMA+0x142>
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d286:	b2db      	uxtb	r3, r3
 800d288:	2b01      	cmp	r3, #1
 800d28a:	bf0c      	ite	eq
 800d28c:	2301      	moveq	r3, #1
 800d28e:	2300      	movne	r3, #0
 800d290:	b2db      	uxtb	r3, r3
 800d292:	2b00      	cmp	r3, #0
 800d294:	d034      	beq.n	800d300 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d002      	beq.n	800d2a2 <HAL_TIM_PWM_Start_DMA+0x152>
 800d29c:	887b      	ldrh	r3, [r7, #2]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d101      	bne.n	800d2a6 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800d2a2:	2301      	movs	r3, #1
 800d2a4:	e161      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x41a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d2a6:	68bb      	ldr	r3, [r7, #8]
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d104      	bne.n	800d2b6 <HAL_TIM_PWM_Start_DMA+0x166>
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	2202      	movs	r2, #2
 800d2b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d2b4:	e026      	b.n	800d304 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d2b6:	68bb      	ldr	r3, [r7, #8]
 800d2b8:	2b04      	cmp	r3, #4
 800d2ba:	d104      	bne.n	800d2c6 <HAL_TIM_PWM_Start_DMA+0x176>
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	2202      	movs	r2, #2
 800d2c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d2c4:	e01e      	b.n	800d304 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d2c6:	68bb      	ldr	r3, [r7, #8]
 800d2c8:	2b08      	cmp	r3, #8
 800d2ca:	d104      	bne.n	800d2d6 <HAL_TIM_PWM_Start_DMA+0x186>
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	2202      	movs	r2, #2
 800d2d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d2d4:	e016      	b.n	800d304 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d2d6:	68bb      	ldr	r3, [r7, #8]
 800d2d8:	2b0c      	cmp	r3, #12
 800d2da:	d104      	bne.n	800d2e6 <HAL_TIM_PWM_Start_DMA+0x196>
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	2202      	movs	r2, #2
 800d2e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d2e4:	e00e      	b.n	800d304 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d2e6:	68bb      	ldr	r3, [r7, #8]
 800d2e8:	2b10      	cmp	r3, #16
 800d2ea:	d104      	bne.n	800d2f6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	2202      	movs	r2, #2
 800d2f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d2f4:	e006      	b.n	800d304 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	2202      	movs	r2, #2
 800d2fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d2fe:	e001      	b.n	800d304 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800d300:	2301      	movs	r3, #1
 800d302:	e132      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x41a>
  }

  switch (Channel)
 800d304:	68bb      	ldr	r3, [r7, #8]
 800d306:	2b0c      	cmp	r3, #12
 800d308:	f200 80ae 	bhi.w	800d468 <HAL_TIM_PWM_Start_DMA+0x318>
 800d30c:	a201      	add	r2, pc, #4	@ (adr r2, 800d314 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800d30e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d312:	bf00      	nop
 800d314:	0800d349 	.word	0x0800d349
 800d318:	0800d469 	.word	0x0800d469
 800d31c:	0800d469 	.word	0x0800d469
 800d320:	0800d469 	.word	0x0800d469
 800d324:	0800d391 	.word	0x0800d391
 800d328:	0800d469 	.word	0x0800d469
 800d32c:	0800d469 	.word	0x0800d469
 800d330:	0800d469 	.word	0x0800d469
 800d334:	0800d3d9 	.word	0x0800d3d9
 800d338:	0800d469 	.word	0x0800d469
 800d33c:	0800d469 	.word	0x0800d469
 800d340:	0800d469 	.word	0x0800d469
 800d344:	0800d421 	.word	0x0800d421
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d34c:	4a89      	ldr	r2, [pc, #548]	@ (800d574 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d34e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d354:	4a88      	ldr	r2, [pc, #544]	@ (800d578 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d356:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d35c:	4a87      	ldr	r2, [pc, #540]	@ (800d57c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d35e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800d364:	6879      	ldr	r1, [r7, #4]
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	3334      	adds	r3, #52	@ 0x34
 800d36c:	461a      	mov	r2, r3
 800d36e:	887b      	ldrh	r3, [r7, #2]
 800d370:	f7fd fe90 	bl	800b094 <HAL_DMA_Start_IT>
 800d374:	4603      	mov	r3, r0
 800d376:	2b00      	cmp	r3, #0
 800d378:	d001      	beq.n	800d37e <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d37a:	2301      	movs	r3, #1
 800d37c:	e0f5      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x41a>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	68da      	ldr	r2, [r3, #12]
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d38c:	60da      	str	r2, [r3, #12]
      break;
 800d38e:	e06e      	b.n	800d46e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d394:	4a77      	ldr	r2, [pc, #476]	@ (800d574 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d396:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d39c:	4a76      	ldr	r2, [pc, #472]	@ (800d578 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d39e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3a4:	4a75      	ldr	r2, [pc, #468]	@ (800d57c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d3a6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800d3ac:	6879      	ldr	r1, [r7, #4]
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	3338      	adds	r3, #56	@ 0x38
 800d3b4:	461a      	mov	r2, r3
 800d3b6:	887b      	ldrh	r3, [r7, #2]
 800d3b8:	f7fd fe6c 	bl	800b094 <HAL_DMA_Start_IT>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d001      	beq.n	800d3c6 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d3c2:	2301      	movs	r3, #1
 800d3c4:	e0d1      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	68da      	ldr	r2, [r3, #12]
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d3d4:	60da      	str	r2, [r3, #12]
      break;
 800d3d6:	e04a      	b.n	800d46e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3dc:	4a65      	ldr	r2, [pc, #404]	@ (800d574 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d3de:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3e4:	4a64      	ldr	r2, [pc, #400]	@ (800d578 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d3e6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3ec:	4a63      	ldr	r2, [pc, #396]	@ (800d57c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d3ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800d3f4:	6879      	ldr	r1, [r7, #4]
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	333c      	adds	r3, #60	@ 0x3c
 800d3fc:	461a      	mov	r2, r3
 800d3fe:	887b      	ldrh	r3, [r7, #2]
 800d400:	f7fd fe48 	bl	800b094 <HAL_DMA_Start_IT>
 800d404:	4603      	mov	r3, r0
 800d406:	2b00      	cmp	r3, #0
 800d408:	d001      	beq.n	800d40e <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d40a:	2301      	movs	r3, #1
 800d40c:	e0ad      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	68da      	ldr	r2, [r3, #12]
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d41c:	60da      	str	r2, [r3, #12]
      break;
 800d41e:	e026      	b.n	800d46e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d424:	4a53      	ldr	r2, [pc, #332]	@ (800d574 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d426:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d42c:	4a52      	ldr	r2, [pc, #328]	@ (800d578 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d42e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d434:	4a51      	ldr	r2, [pc, #324]	@ (800d57c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d436:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d43c:	6879      	ldr	r1, [r7, #4]
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	3340      	adds	r3, #64	@ 0x40
 800d444:	461a      	mov	r2, r3
 800d446:	887b      	ldrh	r3, [r7, #2]
 800d448:	f7fd fe24 	bl	800b094 <HAL_DMA_Start_IT>
 800d44c:	4603      	mov	r3, r0
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d001      	beq.n	800d456 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d452:	2301      	movs	r3, #1
 800d454:	e089      	b.n	800d56a <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	68da      	ldr	r2, [r3, #12]
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d464:	60da      	str	r2, [r3, #12]
      break;
 800d466:	e002      	b.n	800d46e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800d468:	2301      	movs	r3, #1
 800d46a:	75fb      	strb	r3, [r7, #23]
      break;
 800d46c:	bf00      	nop
  }

  if (status == HAL_OK)
 800d46e:	7dfb      	ldrb	r3, [r7, #23]
 800d470:	2b00      	cmp	r3, #0
 800d472:	d179      	bne.n	800d568 <HAL_TIM_PWM_Start_DMA+0x418>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	2201      	movs	r2, #1
 800d47a:	68b9      	ldr	r1, [r7, #8]
 800d47c:	4618      	mov	r0, r3
 800d47e:	f001 fbb3 	bl	800ebe8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	4a3e      	ldr	r2, [pc, #248]	@ (800d580 <HAL_TIM_PWM_Start_DMA+0x430>)
 800d488:	4293      	cmp	r3, r2
 800d48a:	d018      	beq.n	800d4be <HAL_TIM_PWM_Start_DMA+0x36e>
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	4a3c      	ldr	r2, [pc, #240]	@ (800d584 <HAL_TIM_PWM_Start_DMA+0x434>)
 800d492:	4293      	cmp	r3, r2
 800d494:	d013      	beq.n	800d4be <HAL_TIM_PWM_Start_DMA+0x36e>
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	4a3b      	ldr	r2, [pc, #236]	@ (800d588 <HAL_TIM_PWM_Start_DMA+0x438>)
 800d49c:	4293      	cmp	r3, r2
 800d49e:	d00e      	beq.n	800d4be <HAL_TIM_PWM_Start_DMA+0x36e>
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	4a39      	ldr	r2, [pc, #228]	@ (800d58c <HAL_TIM_PWM_Start_DMA+0x43c>)
 800d4a6:	4293      	cmp	r3, r2
 800d4a8:	d009      	beq.n	800d4be <HAL_TIM_PWM_Start_DMA+0x36e>
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	4a38      	ldr	r2, [pc, #224]	@ (800d590 <HAL_TIM_PWM_Start_DMA+0x440>)
 800d4b0:	4293      	cmp	r3, r2
 800d4b2:	d004      	beq.n	800d4be <HAL_TIM_PWM_Start_DMA+0x36e>
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	4a36      	ldr	r2, [pc, #216]	@ (800d594 <HAL_TIM_PWM_Start_DMA+0x444>)
 800d4ba:	4293      	cmp	r3, r2
 800d4bc:	d101      	bne.n	800d4c2 <HAL_TIM_PWM_Start_DMA+0x372>
 800d4be:	2301      	movs	r3, #1
 800d4c0:	e000      	b.n	800d4c4 <HAL_TIM_PWM_Start_DMA+0x374>
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d007      	beq.n	800d4d8 <HAL_TIM_PWM_Start_DMA+0x388>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d4d6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	4a28      	ldr	r2, [pc, #160]	@ (800d580 <HAL_TIM_PWM_Start_DMA+0x430>)
 800d4de:	4293      	cmp	r3, r2
 800d4e0:	d022      	beq.n	800d528 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d4ea:	d01d      	beq.n	800d528 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	4a29      	ldr	r2, [pc, #164]	@ (800d598 <HAL_TIM_PWM_Start_DMA+0x448>)
 800d4f2:	4293      	cmp	r3, r2
 800d4f4:	d018      	beq.n	800d528 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	4a28      	ldr	r2, [pc, #160]	@ (800d59c <HAL_TIM_PWM_Start_DMA+0x44c>)
 800d4fc:	4293      	cmp	r3, r2
 800d4fe:	d013      	beq.n	800d528 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	4a26      	ldr	r2, [pc, #152]	@ (800d5a0 <HAL_TIM_PWM_Start_DMA+0x450>)
 800d506:	4293      	cmp	r3, r2
 800d508:	d00e      	beq.n	800d528 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	4a1d      	ldr	r2, [pc, #116]	@ (800d584 <HAL_TIM_PWM_Start_DMA+0x434>)
 800d510:	4293      	cmp	r3, r2
 800d512:	d009      	beq.n	800d528 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	4a1b      	ldr	r2, [pc, #108]	@ (800d588 <HAL_TIM_PWM_Start_DMA+0x438>)
 800d51a:	4293      	cmp	r3, r2
 800d51c:	d004      	beq.n	800d528 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	4a1c      	ldr	r2, [pc, #112]	@ (800d594 <HAL_TIM_PWM_Start_DMA+0x444>)
 800d524:	4293      	cmp	r3, r2
 800d526:	d115      	bne.n	800d554 <HAL_TIM_PWM_Start_DMA+0x404>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	689a      	ldr	r2, [r3, #8]
 800d52e:	4b1d      	ldr	r3, [pc, #116]	@ (800d5a4 <HAL_TIM_PWM_Start_DMA+0x454>)
 800d530:	4013      	ands	r3, r2
 800d532:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d534:	693b      	ldr	r3, [r7, #16]
 800d536:	2b06      	cmp	r3, #6
 800d538:	d015      	beq.n	800d566 <HAL_TIM_PWM_Start_DMA+0x416>
 800d53a:	693b      	ldr	r3, [r7, #16]
 800d53c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d540:	d011      	beq.n	800d566 <HAL_TIM_PWM_Start_DMA+0x416>
      {
        __HAL_TIM_ENABLE(htim);
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	681a      	ldr	r2, [r3, #0]
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	f042 0201 	orr.w	r2, r2, #1
 800d550:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d552:	e008      	b.n	800d566 <HAL_TIM_PWM_Start_DMA+0x416>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	681a      	ldr	r2, [r3, #0]
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	f042 0201 	orr.w	r2, r2, #1
 800d562:	601a      	str	r2, [r3, #0]
 800d564:	e000      	b.n	800d568 <HAL_TIM_PWM_Start_DMA+0x418>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d566:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800d568:	7dfb      	ldrb	r3, [r7, #23]
}
 800d56a:	4618      	mov	r0, r3
 800d56c:	3718      	adds	r7, #24
 800d56e:	46bd      	mov	sp, r7
 800d570:	bd80      	pop	{r7, pc}
 800d572:	bf00      	nop
 800d574:	0800e1e3 	.word	0x0800e1e3
 800d578:	0800e28b 	.word	0x0800e28b
 800d57c:	0800e151 	.word	0x0800e151
 800d580:	40012c00 	.word	0x40012c00
 800d584:	40013400 	.word	0x40013400
 800d588:	40014000 	.word	0x40014000
 800d58c:	40014400 	.word	0x40014400
 800d590:	40014800 	.word	0x40014800
 800d594:	40015000 	.word	0x40015000
 800d598:	40000400 	.word	0x40000400
 800d59c:	40000800 	.word	0x40000800
 800d5a0:	40000c00 	.word	0x40000c00
 800d5a4:	00010007 	.word	0x00010007

0800d5a8 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b084      	sub	sp, #16
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
 800d5b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	2b0c      	cmp	r3, #12
 800d5ba:	d855      	bhi.n	800d668 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800d5bc:	a201      	add	r2, pc, #4	@ (adr r2, 800d5c4 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800d5be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5c2:	bf00      	nop
 800d5c4:	0800d5f9 	.word	0x0800d5f9
 800d5c8:	0800d669 	.word	0x0800d669
 800d5cc:	0800d669 	.word	0x0800d669
 800d5d0:	0800d669 	.word	0x0800d669
 800d5d4:	0800d615 	.word	0x0800d615
 800d5d8:	0800d669 	.word	0x0800d669
 800d5dc:	0800d669 	.word	0x0800d669
 800d5e0:	0800d669 	.word	0x0800d669
 800d5e4:	0800d631 	.word	0x0800d631
 800d5e8:	0800d669 	.word	0x0800d669
 800d5ec:	0800d669 	.word	0x0800d669
 800d5f0:	0800d669 	.word	0x0800d669
 800d5f4:	0800d64d 	.word	0x0800d64d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	68da      	ldr	r2, [r3, #12]
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800d606:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d60c:	4618      	mov	r0, r3
 800d60e:	f7fd fe15 	bl	800b23c <HAL_DMA_Abort_IT>
      break;
 800d612:	e02c      	b.n	800d66e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	68da      	ldr	r2, [r3, #12]
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d622:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d628:	4618      	mov	r0, r3
 800d62a:	f7fd fe07 	bl	800b23c <HAL_DMA_Abort_IT>
      break;
 800d62e:	e01e      	b.n	800d66e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	68da      	ldr	r2, [r3, #12]
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d63e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d644:	4618      	mov	r0, r3
 800d646:	f7fd fdf9 	bl	800b23c <HAL_DMA_Abort_IT>
      break;
 800d64a:	e010      	b.n	800d66e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	68da      	ldr	r2, [r3, #12]
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d65a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d660:	4618      	mov	r0, r3
 800d662:	f7fd fdeb 	bl	800b23c <HAL_DMA_Abort_IT>
      break;
 800d666:	e002      	b.n	800d66e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800d668:	2301      	movs	r3, #1
 800d66a:	73fb      	strb	r3, [r7, #15]
      break;
 800d66c:	bf00      	nop
  }

  if (status == HAL_OK)
 800d66e:	7bfb      	ldrb	r3, [r7, #15]
 800d670:	2b00      	cmp	r3, #0
 800d672:	f040 8086 	bne.w	800d782 <HAL_TIM_PWM_Stop_DMA+0x1da>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	2200      	movs	r2, #0
 800d67c:	6839      	ldr	r1, [r7, #0]
 800d67e:	4618      	mov	r0, r3
 800d680:	f001 fab2 	bl	800ebe8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	4a40      	ldr	r2, [pc, #256]	@ (800d78c <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800d68a:	4293      	cmp	r3, r2
 800d68c:	d018      	beq.n	800d6c0 <HAL_TIM_PWM_Stop_DMA+0x118>
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	4a3f      	ldr	r2, [pc, #252]	@ (800d790 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 800d694:	4293      	cmp	r3, r2
 800d696:	d013      	beq.n	800d6c0 <HAL_TIM_PWM_Stop_DMA+0x118>
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	4a3d      	ldr	r2, [pc, #244]	@ (800d794 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800d69e:	4293      	cmp	r3, r2
 800d6a0:	d00e      	beq.n	800d6c0 <HAL_TIM_PWM_Stop_DMA+0x118>
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	4a3c      	ldr	r2, [pc, #240]	@ (800d798 <HAL_TIM_PWM_Stop_DMA+0x1f0>)
 800d6a8:	4293      	cmp	r3, r2
 800d6aa:	d009      	beq.n	800d6c0 <HAL_TIM_PWM_Stop_DMA+0x118>
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	4a3a      	ldr	r2, [pc, #232]	@ (800d79c <HAL_TIM_PWM_Stop_DMA+0x1f4>)
 800d6b2:	4293      	cmp	r3, r2
 800d6b4:	d004      	beq.n	800d6c0 <HAL_TIM_PWM_Stop_DMA+0x118>
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	4a39      	ldr	r2, [pc, #228]	@ (800d7a0 <HAL_TIM_PWM_Stop_DMA+0x1f8>)
 800d6bc:	4293      	cmp	r3, r2
 800d6be:	d101      	bne.n	800d6c4 <HAL_TIM_PWM_Stop_DMA+0x11c>
 800d6c0:	2301      	movs	r3, #1
 800d6c2:	e000      	b.n	800d6c6 <HAL_TIM_PWM_Stop_DMA+0x11e>
 800d6c4:	2300      	movs	r3, #0
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d017      	beq.n	800d6fa <HAL_TIM_PWM_Stop_DMA+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	6a1a      	ldr	r2, [r3, #32]
 800d6d0:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d6d4:	4013      	ands	r3, r2
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d10f      	bne.n	800d6fa <HAL_TIM_PWM_Stop_DMA+0x152>
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	6a1a      	ldr	r2, [r3, #32]
 800d6e0:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d6e4:	4013      	ands	r3, r2
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d107      	bne.n	800d6fa <HAL_TIM_PWM_Stop_DMA+0x152>
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d6f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	6a1a      	ldr	r2, [r3, #32]
 800d700:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d704:	4013      	ands	r3, r2
 800d706:	2b00      	cmp	r3, #0
 800d708:	d10f      	bne.n	800d72a <HAL_TIM_PWM_Stop_DMA+0x182>
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	6a1a      	ldr	r2, [r3, #32]
 800d710:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d714:	4013      	ands	r3, r2
 800d716:	2b00      	cmp	r3, #0
 800d718:	d107      	bne.n	800d72a <HAL_TIM_PWM_Stop_DMA+0x182>
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	681a      	ldr	r2, [r3, #0]
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	f022 0201 	bic.w	r2, r2, #1
 800d728:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d72a:	683b      	ldr	r3, [r7, #0]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d104      	bne.n	800d73a <HAL_TIM_PWM_Stop_DMA+0x192>
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	2201      	movs	r2, #1
 800d734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d738:	e023      	b.n	800d782 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	2b04      	cmp	r3, #4
 800d73e:	d104      	bne.n	800d74a <HAL_TIM_PWM_Stop_DMA+0x1a2>
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	2201      	movs	r2, #1
 800d744:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d748:	e01b      	b.n	800d782 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800d74a:	683b      	ldr	r3, [r7, #0]
 800d74c:	2b08      	cmp	r3, #8
 800d74e:	d104      	bne.n	800d75a <HAL_TIM_PWM_Stop_DMA+0x1b2>
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	2201      	movs	r2, #1
 800d754:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d758:	e013      	b.n	800d782 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	2b0c      	cmp	r3, #12
 800d75e:	d104      	bne.n	800d76a <HAL_TIM_PWM_Stop_DMA+0x1c2>
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	2201      	movs	r2, #1
 800d764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d768:	e00b      	b.n	800d782 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800d76a:	683b      	ldr	r3, [r7, #0]
 800d76c:	2b10      	cmp	r3, #16
 800d76e:	d104      	bne.n	800d77a <HAL_TIM_PWM_Stop_DMA+0x1d2>
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	2201      	movs	r2, #1
 800d774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d778:	e003      	b.n	800d782 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	2201      	movs	r2, #1
 800d77e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800d782:	7bfb      	ldrb	r3, [r7, #15]
}
 800d784:	4618      	mov	r0, r3
 800d786:	3710      	adds	r7, #16
 800d788:	46bd      	mov	sp, r7
 800d78a:	bd80      	pop	{r7, pc}
 800d78c:	40012c00 	.word	0x40012c00
 800d790:	40013400 	.word	0x40013400
 800d794:	40014000 	.word	0x40014000
 800d798:	40014400 	.word	0x40014400
 800d79c:	40014800 	.word	0x40014800
 800d7a0:	40015000 	.word	0x40015000

0800d7a4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	b086      	sub	sp, #24
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
 800d7ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d101      	bne.n	800d7b8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d7b4:	2301      	movs	r3, #1
 800d7b6:	e097      	b.n	800d8e8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d7be:	b2db      	uxtb	r3, r3
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d106      	bne.n	800d7d2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	f7fa ff4f 	bl	8008670 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	2202      	movs	r2, #2
 800d7d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	689b      	ldr	r3, [r3, #8]
 800d7e0:	687a      	ldr	r2, [r7, #4]
 800d7e2:	6812      	ldr	r2, [r2, #0]
 800d7e4:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800d7e8:	f023 0307 	bic.w	r3, r3, #7
 800d7ec:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681a      	ldr	r2, [r3, #0]
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	3304      	adds	r3, #4
 800d7f6:	4619      	mov	r1, r3
 800d7f8:	4610      	mov	r0, r2
 800d7fa:	f000 fd7b 	bl	800e2f4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	689b      	ldr	r3, [r3, #8]
 800d804:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	699b      	ldr	r3, [r3, #24]
 800d80c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	6a1b      	ldr	r3, [r3, #32]
 800d814:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d816:	683b      	ldr	r3, [r7, #0]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	697a      	ldr	r2, [r7, #20]
 800d81c:	4313      	orrs	r3, r2
 800d81e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d820:	693b      	ldr	r3, [r7, #16]
 800d822:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d826:	f023 0303 	bic.w	r3, r3, #3
 800d82a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	689a      	ldr	r2, [r3, #8]
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	699b      	ldr	r3, [r3, #24]
 800d834:	021b      	lsls	r3, r3, #8
 800d836:	4313      	orrs	r3, r2
 800d838:	693a      	ldr	r2, [r7, #16]
 800d83a:	4313      	orrs	r3, r2
 800d83c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d83e:	693b      	ldr	r3, [r7, #16]
 800d840:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800d844:	f023 030c 	bic.w	r3, r3, #12
 800d848:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d84a:	693b      	ldr	r3, [r7, #16]
 800d84c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d850:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d854:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	68da      	ldr	r2, [r3, #12]
 800d85a:	683b      	ldr	r3, [r7, #0]
 800d85c:	69db      	ldr	r3, [r3, #28]
 800d85e:	021b      	lsls	r3, r3, #8
 800d860:	4313      	orrs	r3, r2
 800d862:	693a      	ldr	r2, [r7, #16]
 800d864:	4313      	orrs	r3, r2
 800d866:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	691b      	ldr	r3, [r3, #16]
 800d86c:	011a      	lsls	r2, r3, #4
 800d86e:	683b      	ldr	r3, [r7, #0]
 800d870:	6a1b      	ldr	r3, [r3, #32]
 800d872:	031b      	lsls	r3, r3, #12
 800d874:	4313      	orrs	r3, r2
 800d876:	693a      	ldr	r2, [r7, #16]
 800d878:	4313      	orrs	r3, r2
 800d87a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800d882:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800d88a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	685a      	ldr	r2, [r3, #4]
 800d890:	683b      	ldr	r3, [r7, #0]
 800d892:	695b      	ldr	r3, [r3, #20]
 800d894:	011b      	lsls	r3, r3, #4
 800d896:	4313      	orrs	r3, r2
 800d898:	68fa      	ldr	r2, [r7, #12]
 800d89a:	4313      	orrs	r3, r2
 800d89c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	697a      	ldr	r2, [r7, #20]
 800d8a4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	693a      	ldr	r2, [r7, #16]
 800d8ac:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	68fa      	ldr	r2, [r7, #12]
 800d8b4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	2201      	movs	r2, #1
 800d8ba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	2201      	movs	r2, #1
 800d8c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	2201      	movs	r2, #1
 800d8ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	2201      	movs	r2, #1
 800d8d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	2201      	movs	r2, #1
 800d8da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	2201      	movs	r2, #1
 800d8e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d8e6:	2300      	movs	r3, #0
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	3718      	adds	r7, #24
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	bd80      	pop	{r7, pc}

0800d8f0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b084      	sub	sp, #16
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
 800d8f8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d900:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d908:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d910:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d918:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800d91a:	683b      	ldr	r3, [r7, #0]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d110      	bne.n	800d942 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d920:	7bfb      	ldrb	r3, [r7, #15]
 800d922:	2b01      	cmp	r3, #1
 800d924:	d102      	bne.n	800d92c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800d926:	7b7b      	ldrb	r3, [r7, #13]
 800d928:	2b01      	cmp	r3, #1
 800d92a:	d001      	beq.n	800d930 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800d92c:	2301      	movs	r3, #1
 800d92e:	e069      	b.n	800da04 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	2202      	movs	r2, #2
 800d934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	2202      	movs	r2, #2
 800d93c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d940:	e031      	b.n	800d9a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	2b04      	cmp	r3, #4
 800d946:	d110      	bne.n	800d96a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d948:	7bbb      	ldrb	r3, [r7, #14]
 800d94a:	2b01      	cmp	r3, #1
 800d94c:	d102      	bne.n	800d954 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d94e:	7b3b      	ldrb	r3, [r7, #12]
 800d950:	2b01      	cmp	r3, #1
 800d952:	d001      	beq.n	800d958 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800d954:	2301      	movs	r3, #1
 800d956:	e055      	b.n	800da04 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	2202      	movs	r2, #2
 800d95c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2202      	movs	r2, #2
 800d964:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d968:	e01d      	b.n	800d9a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d96a:	7bfb      	ldrb	r3, [r7, #15]
 800d96c:	2b01      	cmp	r3, #1
 800d96e:	d108      	bne.n	800d982 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d970:	7bbb      	ldrb	r3, [r7, #14]
 800d972:	2b01      	cmp	r3, #1
 800d974:	d105      	bne.n	800d982 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d976:	7b7b      	ldrb	r3, [r7, #13]
 800d978:	2b01      	cmp	r3, #1
 800d97a:	d102      	bne.n	800d982 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d97c:	7b3b      	ldrb	r3, [r7, #12]
 800d97e:	2b01      	cmp	r3, #1
 800d980:	d001      	beq.n	800d986 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800d982:	2301      	movs	r3, #1
 800d984:	e03e      	b.n	800da04 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	2202      	movs	r2, #2
 800d98a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	2202      	movs	r2, #2
 800d992:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	2202      	movs	r2, #2
 800d99a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	2202      	movs	r2, #2
 800d9a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800d9a6:	683b      	ldr	r3, [r7, #0]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d003      	beq.n	800d9b4 <HAL_TIM_Encoder_Start+0xc4>
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	2b04      	cmp	r3, #4
 800d9b0:	d008      	beq.n	800d9c4 <HAL_TIM_Encoder_Start+0xd4>
 800d9b2:	e00f      	b.n	800d9d4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	2201      	movs	r2, #1
 800d9ba:	2100      	movs	r1, #0
 800d9bc:	4618      	mov	r0, r3
 800d9be:	f001 f913 	bl	800ebe8 <TIM_CCxChannelCmd>
      break;
 800d9c2:	e016      	b.n	800d9f2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	2201      	movs	r2, #1
 800d9ca:	2104      	movs	r1, #4
 800d9cc:	4618      	mov	r0, r3
 800d9ce:	f001 f90b 	bl	800ebe8 <TIM_CCxChannelCmd>
      break;
 800d9d2:	e00e      	b.n	800d9f2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	2201      	movs	r2, #1
 800d9da:	2100      	movs	r1, #0
 800d9dc:	4618      	mov	r0, r3
 800d9de:	f001 f903 	bl	800ebe8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	2201      	movs	r2, #1
 800d9e8:	2104      	movs	r1, #4
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	f001 f8fc 	bl	800ebe8 <TIM_CCxChannelCmd>
      break;
 800d9f0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	681a      	ldr	r2, [r3, #0]
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	f042 0201 	orr.w	r2, r2, #1
 800da00:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800da02:	2300      	movs	r3, #0
}
 800da04:	4618      	mov	r0, r3
 800da06:	3710      	adds	r7, #16
 800da08:	46bd      	mov	sp, r7
 800da0a:	bd80      	pop	{r7, pc}

0800da0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800da0c:	b580      	push	{r7, lr}
 800da0e:	b084      	sub	sp, #16
 800da10:	af00      	add	r7, sp, #0
 800da12:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	68db      	ldr	r3, [r3, #12]
 800da1a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	691b      	ldr	r3, [r3, #16]
 800da22:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800da24:	68bb      	ldr	r3, [r7, #8]
 800da26:	f003 0302 	and.w	r3, r3, #2
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d020      	beq.n	800da70 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	f003 0302 	and.w	r3, r3, #2
 800da34:	2b00      	cmp	r3, #0
 800da36:	d01b      	beq.n	800da70 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	f06f 0202 	mvn.w	r2, #2
 800da40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	2201      	movs	r2, #1
 800da46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	699b      	ldr	r3, [r3, #24]
 800da4e:	f003 0303 	and.w	r3, r3, #3
 800da52:	2b00      	cmp	r3, #0
 800da54:	d003      	beq.n	800da5e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800da56:	6878      	ldr	r0, [r7, #4]
 800da58:	f000 fb5c 	bl	800e114 <HAL_TIM_IC_CaptureCallback>
 800da5c:	e005      	b.n	800da6a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800da5e:	6878      	ldr	r0, [r7, #4]
 800da60:	f000 fb4e 	bl	800e100 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800da64:	6878      	ldr	r0, [r7, #4]
 800da66:	f7f9 fd59 	bl	800751c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	2200      	movs	r2, #0
 800da6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800da70:	68bb      	ldr	r3, [r7, #8]
 800da72:	f003 0304 	and.w	r3, r3, #4
 800da76:	2b00      	cmp	r3, #0
 800da78:	d020      	beq.n	800dabc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	f003 0304 	and.w	r3, r3, #4
 800da80:	2b00      	cmp	r3, #0
 800da82:	d01b      	beq.n	800dabc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	f06f 0204 	mvn.w	r2, #4
 800da8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	2202      	movs	r2, #2
 800da92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	699b      	ldr	r3, [r3, #24]
 800da9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d003      	beq.n	800daaa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800daa2:	6878      	ldr	r0, [r7, #4]
 800daa4:	f000 fb36 	bl	800e114 <HAL_TIM_IC_CaptureCallback>
 800daa8:	e005      	b.n	800dab6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f000 fb28 	bl	800e100 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dab0:	6878      	ldr	r0, [r7, #4]
 800dab2:	f7f9 fd33 	bl	800751c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	2200      	movs	r2, #0
 800daba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800dabc:	68bb      	ldr	r3, [r7, #8]
 800dabe:	f003 0308 	and.w	r3, r3, #8
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d020      	beq.n	800db08 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	f003 0308 	and.w	r3, r3, #8
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d01b      	beq.n	800db08 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	f06f 0208 	mvn.w	r2, #8
 800dad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	2204      	movs	r2, #4
 800dade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	69db      	ldr	r3, [r3, #28]
 800dae6:	f003 0303 	and.w	r3, r3, #3
 800daea:	2b00      	cmp	r3, #0
 800daec:	d003      	beq.n	800daf6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800daee:	6878      	ldr	r0, [r7, #4]
 800daf0:	f000 fb10 	bl	800e114 <HAL_TIM_IC_CaptureCallback>
 800daf4:	e005      	b.n	800db02 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800daf6:	6878      	ldr	r0, [r7, #4]
 800daf8:	f000 fb02 	bl	800e100 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	f7f9 fd0d 	bl	800751c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	2200      	movs	r2, #0
 800db06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800db08:	68bb      	ldr	r3, [r7, #8]
 800db0a:	f003 0310 	and.w	r3, r3, #16
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d020      	beq.n	800db54 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	f003 0310 	and.w	r3, r3, #16
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d01b      	beq.n	800db54 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	f06f 0210 	mvn.w	r2, #16
 800db24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	2208      	movs	r2, #8
 800db2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	69db      	ldr	r3, [r3, #28]
 800db32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800db36:	2b00      	cmp	r3, #0
 800db38:	d003      	beq.n	800db42 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800db3a:	6878      	ldr	r0, [r7, #4]
 800db3c:	f000 faea 	bl	800e114 <HAL_TIM_IC_CaptureCallback>
 800db40:	e005      	b.n	800db4e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800db42:	6878      	ldr	r0, [r7, #4]
 800db44:	f000 fadc 	bl	800e100 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db48:	6878      	ldr	r0, [r7, #4]
 800db4a:	f7f9 fce7 	bl	800751c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	2200      	movs	r2, #0
 800db52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800db54:	68bb      	ldr	r3, [r7, #8]
 800db56:	f003 0301 	and.w	r3, r3, #1
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d00c      	beq.n	800db78 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	f003 0301 	and.w	r3, r3, #1
 800db64:	2b00      	cmp	r3, #0
 800db66:	d007      	beq.n	800db78 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	f06f 0201 	mvn.w	r2, #1
 800db70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800db72:	6878      	ldr	r0, [r7, #4]
 800db74:	f7f9 fe0a 	bl	800778c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800db78:	68bb      	ldr	r3, [r7, #8]
 800db7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d104      	bne.n	800db8c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800db82:	68bb      	ldr	r3, [r7, #8]
 800db84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d00c      	beq.n	800dba6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db92:	2b00      	cmp	r3, #0
 800db94:	d007      	beq.n	800dba6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800db9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dba0:	6878      	ldr	r0, [r7, #4]
 800dba2:	f001 f97b 	bl	800ee9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800dba6:	68bb      	ldr	r3, [r7, #8]
 800dba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d00c      	beq.n	800dbca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d007      	beq.n	800dbca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800dbc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dbc4:	6878      	ldr	r0, [r7, #4]
 800dbc6:	f001 f973 	bl	800eeb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800dbca:	68bb      	ldr	r3, [r7, #8]
 800dbcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d00c      	beq.n	800dbee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d007      	beq.n	800dbee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dbe6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dbe8:	6878      	ldr	r0, [r7, #4]
 800dbea:	f000 fa9d 	bl	800e128 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800dbee:	68bb      	ldr	r3, [r7, #8]
 800dbf0:	f003 0320 	and.w	r3, r3, #32
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d00c      	beq.n	800dc12 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	f003 0320 	and.w	r3, r3, #32
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d007      	beq.n	800dc12 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	f06f 0220 	mvn.w	r2, #32
 800dc0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dc0c:	6878      	ldr	r0, [r7, #4]
 800dc0e:	f001 f93b 	bl	800ee88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800dc12:	68bb      	ldr	r3, [r7, #8]
 800dc14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d00c      	beq.n	800dc36 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d007      	beq.n	800dc36 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800dc2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800dc30:	6878      	ldr	r0, [r7, #4]
 800dc32:	f001 f947 	bl	800eec4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800dc36:	68bb      	ldr	r3, [r7, #8]
 800dc38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d00c      	beq.n	800dc5a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d007      	beq.n	800dc5a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800dc52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800dc54:	6878      	ldr	r0, [r7, #4]
 800dc56:	f001 f93f 	bl	800eed8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800dc5a:	68bb      	ldr	r3, [r7, #8]
 800dc5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d00c      	beq.n	800dc7e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d007      	beq.n	800dc7e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800dc76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800dc78:	6878      	ldr	r0, [r7, #4]
 800dc7a:	f001 f937 	bl	800eeec <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d00c      	beq.n	800dca2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d007      	beq.n	800dca2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800dc9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800dc9c:	6878      	ldr	r0, [r7, #4]
 800dc9e:	f001 f92f 	bl	800ef00 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dca2:	bf00      	nop
 800dca4:	3710      	adds	r7, #16
 800dca6:	46bd      	mov	sp, r7
 800dca8:	bd80      	pop	{r7, pc}
	...

0800dcac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b086      	sub	sp, #24
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	60f8      	str	r0, [r7, #12]
 800dcb4:	60b9      	str	r1, [r7, #8]
 800dcb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dcb8:	2300      	movs	r3, #0
 800dcba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dcc2:	2b01      	cmp	r3, #1
 800dcc4:	d101      	bne.n	800dcca <HAL_TIM_PWM_ConfigChannel+0x1e>
 800dcc6:	2302      	movs	r3, #2
 800dcc8:	e0ff      	b.n	800deca <HAL_TIM_PWM_ConfigChannel+0x21e>
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	2201      	movs	r2, #1
 800dcce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	2b14      	cmp	r3, #20
 800dcd6:	f200 80f0 	bhi.w	800deba <HAL_TIM_PWM_ConfigChannel+0x20e>
 800dcda:	a201      	add	r2, pc, #4	@ (adr r2, 800dce0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800dcdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dce0:	0800dd35 	.word	0x0800dd35
 800dce4:	0800debb 	.word	0x0800debb
 800dce8:	0800debb 	.word	0x0800debb
 800dcec:	0800debb 	.word	0x0800debb
 800dcf0:	0800dd75 	.word	0x0800dd75
 800dcf4:	0800debb 	.word	0x0800debb
 800dcf8:	0800debb 	.word	0x0800debb
 800dcfc:	0800debb 	.word	0x0800debb
 800dd00:	0800ddb7 	.word	0x0800ddb7
 800dd04:	0800debb 	.word	0x0800debb
 800dd08:	0800debb 	.word	0x0800debb
 800dd0c:	0800debb 	.word	0x0800debb
 800dd10:	0800ddf7 	.word	0x0800ddf7
 800dd14:	0800debb 	.word	0x0800debb
 800dd18:	0800debb 	.word	0x0800debb
 800dd1c:	0800debb 	.word	0x0800debb
 800dd20:	0800de39 	.word	0x0800de39
 800dd24:	0800debb 	.word	0x0800debb
 800dd28:	0800debb 	.word	0x0800debb
 800dd2c:	0800debb 	.word	0x0800debb
 800dd30:	0800de79 	.word	0x0800de79
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	68b9      	ldr	r1, [r7, #8]
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	f000 fb8e 	bl	800e45c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	699a      	ldr	r2, [r3, #24]
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	f042 0208 	orr.w	r2, r2, #8
 800dd4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	699a      	ldr	r2, [r3, #24]
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	f022 0204 	bic.w	r2, r2, #4
 800dd5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	6999      	ldr	r1, [r3, #24]
 800dd66:	68bb      	ldr	r3, [r7, #8]
 800dd68:	691a      	ldr	r2, [r3, #16]
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	430a      	orrs	r2, r1
 800dd70:	619a      	str	r2, [r3, #24]
      break;
 800dd72:	e0a5      	b.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	68b9      	ldr	r1, [r7, #8]
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	f000 fc08 	bl	800e590 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	699a      	ldr	r2, [r3, #24]
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dd8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	699a      	ldr	r2, [r3, #24]
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dd9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	6999      	ldr	r1, [r3, #24]
 800dda6:	68bb      	ldr	r3, [r7, #8]
 800dda8:	691b      	ldr	r3, [r3, #16]
 800ddaa:	021a      	lsls	r2, r3, #8
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	430a      	orrs	r2, r1
 800ddb2:	619a      	str	r2, [r3, #24]
      break;
 800ddb4:	e084      	b.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	68b9      	ldr	r1, [r7, #8]
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	f000 fc7b 	bl	800e6b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	69da      	ldr	r2, [r3, #28]
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	f042 0208 	orr.w	r2, r2, #8
 800ddd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	69da      	ldr	r2, [r3, #28]
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	f022 0204 	bic.w	r2, r2, #4
 800dde0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	69d9      	ldr	r1, [r3, #28]
 800dde8:	68bb      	ldr	r3, [r7, #8]
 800ddea:	691a      	ldr	r2, [r3, #16]
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	430a      	orrs	r2, r1
 800ddf2:	61da      	str	r2, [r3, #28]
      break;
 800ddf4:	e064      	b.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	68b9      	ldr	r1, [r7, #8]
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	f000 fced 	bl	800e7dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	69da      	ldr	r2, [r3, #28]
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800de10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	69da      	ldr	r2, [r3, #28]
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800de20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	69d9      	ldr	r1, [r3, #28]
 800de28:	68bb      	ldr	r3, [r7, #8]
 800de2a:	691b      	ldr	r3, [r3, #16]
 800de2c:	021a      	lsls	r2, r3, #8
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	430a      	orrs	r2, r1
 800de34:	61da      	str	r2, [r3, #28]
      break;
 800de36:	e043      	b.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	68b9      	ldr	r1, [r7, #8]
 800de3e:	4618      	mov	r0, r3
 800de40:	f000 fd60 	bl	800e904 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	f042 0208 	orr.w	r2, r2, #8
 800de52:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	f022 0204 	bic.w	r2, r2, #4
 800de62:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800de6a:	68bb      	ldr	r3, [r7, #8]
 800de6c:	691a      	ldr	r2, [r3, #16]
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	430a      	orrs	r2, r1
 800de74:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800de76:	e023      	b.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	68b9      	ldr	r1, [r7, #8]
 800de7e:	4618      	mov	r0, r3
 800de80:	f000 fdaa 	bl	800e9d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800de92:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dea2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800deaa:	68bb      	ldr	r3, [r7, #8]
 800deac:	691b      	ldr	r3, [r3, #16]
 800deae:	021a      	lsls	r2, r3, #8
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	430a      	orrs	r2, r1
 800deb6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800deb8:	e002      	b.n	800dec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800deba:	2301      	movs	r3, #1
 800debc:	75fb      	strb	r3, [r7, #23]
      break;
 800debe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	2200      	movs	r2, #0
 800dec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dec8:	7dfb      	ldrb	r3, [r7, #23]
}
 800deca:	4618      	mov	r0, r3
 800decc:	3718      	adds	r7, #24
 800dece:	46bd      	mov	sp, r7
 800ded0:	bd80      	pop	{r7, pc}
 800ded2:	bf00      	nop

0800ded4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b084      	sub	sp, #16
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
 800dedc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dede:	2300      	movs	r3, #0
 800dee0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dee8:	2b01      	cmp	r3, #1
 800deea:	d101      	bne.n	800def0 <HAL_TIM_ConfigClockSource+0x1c>
 800deec:	2302      	movs	r3, #2
 800deee:	e0f6      	b.n	800e0de <HAL_TIM_ConfigClockSource+0x20a>
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	2201      	movs	r2, #1
 800def4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	2202      	movs	r2, #2
 800defc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	689b      	ldr	r3, [r3, #8]
 800df06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800df08:	68bb      	ldr	r3, [r7, #8]
 800df0a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800df0e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800df12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800df14:	68bb      	ldr	r3, [r7, #8]
 800df16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800df1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	68ba      	ldr	r2, [r7, #8]
 800df22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800df24:	683b      	ldr	r3, [r7, #0]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	4a6f      	ldr	r2, [pc, #444]	@ (800e0e8 <HAL_TIM_ConfigClockSource+0x214>)
 800df2a:	4293      	cmp	r3, r2
 800df2c:	f000 80c1 	beq.w	800e0b2 <HAL_TIM_ConfigClockSource+0x1de>
 800df30:	4a6d      	ldr	r2, [pc, #436]	@ (800e0e8 <HAL_TIM_ConfigClockSource+0x214>)
 800df32:	4293      	cmp	r3, r2
 800df34:	f200 80c6 	bhi.w	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800df38:	4a6c      	ldr	r2, [pc, #432]	@ (800e0ec <HAL_TIM_ConfigClockSource+0x218>)
 800df3a:	4293      	cmp	r3, r2
 800df3c:	f000 80b9 	beq.w	800e0b2 <HAL_TIM_ConfigClockSource+0x1de>
 800df40:	4a6a      	ldr	r2, [pc, #424]	@ (800e0ec <HAL_TIM_ConfigClockSource+0x218>)
 800df42:	4293      	cmp	r3, r2
 800df44:	f200 80be 	bhi.w	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800df48:	4a69      	ldr	r2, [pc, #420]	@ (800e0f0 <HAL_TIM_ConfigClockSource+0x21c>)
 800df4a:	4293      	cmp	r3, r2
 800df4c:	f000 80b1 	beq.w	800e0b2 <HAL_TIM_ConfigClockSource+0x1de>
 800df50:	4a67      	ldr	r2, [pc, #412]	@ (800e0f0 <HAL_TIM_ConfigClockSource+0x21c>)
 800df52:	4293      	cmp	r3, r2
 800df54:	f200 80b6 	bhi.w	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800df58:	4a66      	ldr	r2, [pc, #408]	@ (800e0f4 <HAL_TIM_ConfigClockSource+0x220>)
 800df5a:	4293      	cmp	r3, r2
 800df5c:	f000 80a9 	beq.w	800e0b2 <HAL_TIM_ConfigClockSource+0x1de>
 800df60:	4a64      	ldr	r2, [pc, #400]	@ (800e0f4 <HAL_TIM_ConfigClockSource+0x220>)
 800df62:	4293      	cmp	r3, r2
 800df64:	f200 80ae 	bhi.w	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800df68:	4a63      	ldr	r2, [pc, #396]	@ (800e0f8 <HAL_TIM_ConfigClockSource+0x224>)
 800df6a:	4293      	cmp	r3, r2
 800df6c:	f000 80a1 	beq.w	800e0b2 <HAL_TIM_ConfigClockSource+0x1de>
 800df70:	4a61      	ldr	r2, [pc, #388]	@ (800e0f8 <HAL_TIM_ConfigClockSource+0x224>)
 800df72:	4293      	cmp	r3, r2
 800df74:	f200 80a6 	bhi.w	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800df78:	4a60      	ldr	r2, [pc, #384]	@ (800e0fc <HAL_TIM_ConfigClockSource+0x228>)
 800df7a:	4293      	cmp	r3, r2
 800df7c:	f000 8099 	beq.w	800e0b2 <HAL_TIM_ConfigClockSource+0x1de>
 800df80:	4a5e      	ldr	r2, [pc, #376]	@ (800e0fc <HAL_TIM_ConfigClockSource+0x228>)
 800df82:	4293      	cmp	r3, r2
 800df84:	f200 809e 	bhi.w	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800df88:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800df8c:	f000 8091 	beq.w	800e0b2 <HAL_TIM_ConfigClockSource+0x1de>
 800df90:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800df94:	f200 8096 	bhi.w	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800df98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800df9c:	f000 8089 	beq.w	800e0b2 <HAL_TIM_ConfigClockSource+0x1de>
 800dfa0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dfa4:	f200 808e 	bhi.w	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dfa8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dfac:	d03e      	beq.n	800e02c <HAL_TIM_ConfigClockSource+0x158>
 800dfae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dfb2:	f200 8087 	bhi.w	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dfb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dfba:	f000 8086 	beq.w	800e0ca <HAL_TIM_ConfigClockSource+0x1f6>
 800dfbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dfc2:	d87f      	bhi.n	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dfc4:	2b70      	cmp	r3, #112	@ 0x70
 800dfc6:	d01a      	beq.n	800dffe <HAL_TIM_ConfigClockSource+0x12a>
 800dfc8:	2b70      	cmp	r3, #112	@ 0x70
 800dfca:	d87b      	bhi.n	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dfcc:	2b60      	cmp	r3, #96	@ 0x60
 800dfce:	d050      	beq.n	800e072 <HAL_TIM_ConfigClockSource+0x19e>
 800dfd0:	2b60      	cmp	r3, #96	@ 0x60
 800dfd2:	d877      	bhi.n	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dfd4:	2b50      	cmp	r3, #80	@ 0x50
 800dfd6:	d03c      	beq.n	800e052 <HAL_TIM_ConfigClockSource+0x17e>
 800dfd8:	2b50      	cmp	r3, #80	@ 0x50
 800dfda:	d873      	bhi.n	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dfdc:	2b40      	cmp	r3, #64	@ 0x40
 800dfde:	d058      	beq.n	800e092 <HAL_TIM_ConfigClockSource+0x1be>
 800dfe0:	2b40      	cmp	r3, #64	@ 0x40
 800dfe2:	d86f      	bhi.n	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dfe4:	2b30      	cmp	r3, #48	@ 0x30
 800dfe6:	d064      	beq.n	800e0b2 <HAL_TIM_ConfigClockSource+0x1de>
 800dfe8:	2b30      	cmp	r3, #48	@ 0x30
 800dfea:	d86b      	bhi.n	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dfec:	2b20      	cmp	r3, #32
 800dfee:	d060      	beq.n	800e0b2 <HAL_TIM_ConfigClockSource+0x1de>
 800dff0:	2b20      	cmp	r3, #32
 800dff2:	d867      	bhi.n	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d05c      	beq.n	800e0b2 <HAL_TIM_ConfigClockSource+0x1de>
 800dff8:	2b10      	cmp	r3, #16
 800dffa:	d05a      	beq.n	800e0b2 <HAL_TIM_ConfigClockSource+0x1de>
 800dffc:	e062      	b.n	800e0c4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e006:	683b      	ldr	r3, [r7, #0]
 800e008:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e00e:	f000 fdcb 	bl	800eba8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	689b      	ldr	r3, [r3, #8]
 800e018:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e01a:	68bb      	ldr	r3, [r7, #8]
 800e01c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e020:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	68ba      	ldr	r2, [r7, #8]
 800e028:	609a      	str	r2, [r3, #8]
      break;
 800e02a:	e04f      	b.n	800e0cc <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e030:	683b      	ldr	r3, [r7, #0]
 800e032:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e034:	683b      	ldr	r3, [r7, #0]
 800e036:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e03c:	f000 fdb4 	bl	800eba8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	689a      	ldr	r2, [r3, #8]
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e04e:	609a      	str	r2, [r3, #8]
      break;
 800e050:	e03c      	b.n	800e0cc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e056:	683b      	ldr	r3, [r7, #0]
 800e058:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e05a:	683b      	ldr	r3, [r7, #0]
 800e05c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e05e:	461a      	mov	r2, r3
 800e060:	f000 fd26 	bl	800eab0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	2150      	movs	r1, #80	@ 0x50
 800e06a:	4618      	mov	r0, r3
 800e06c:	f000 fd7f 	bl	800eb6e <TIM_ITRx_SetConfig>
      break;
 800e070:	e02c      	b.n	800e0cc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e076:	683b      	ldr	r3, [r7, #0]
 800e078:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e07e:	461a      	mov	r2, r3
 800e080:	f000 fd45 	bl	800eb0e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	2160      	movs	r1, #96	@ 0x60
 800e08a:	4618      	mov	r0, r3
 800e08c:	f000 fd6f 	bl	800eb6e <TIM_ITRx_SetConfig>
      break;
 800e090:	e01c      	b.n	800e0cc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e09a:	683b      	ldr	r3, [r7, #0]
 800e09c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e09e:	461a      	mov	r2, r3
 800e0a0:	f000 fd06 	bl	800eab0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	2140      	movs	r1, #64	@ 0x40
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	f000 fd5f 	bl	800eb6e <TIM_ITRx_SetConfig>
      break;
 800e0b0:	e00c      	b.n	800e0cc <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	681a      	ldr	r2, [r3, #0]
 800e0b6:	683b      	ldr	r3, [r7, #0]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	4619      	mov	r1, r3
 800e0bc:	4610      	mov	r0, r2
 800e0be:	f000 fd56 	bl	800eb6e <TIM_ITRx_SetConfig>
      break;
 800e0c2:	e003      	b.n	800e0cc <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800e0c4:	2301      	movs	r3, #1
 800e0c6:	73fb      	strb	r3, [r7, #15]
      break;
 800e0c8:	e000      	b.n	800e0cc <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800e0ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	2201      	movs	r2, #1
 800e0d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	2200      	movs	r2, #0
 800e0d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e0dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0de:	4618      	mov	r0, r3
 800e0e0:	3710      	adds	r7, #16
 800e0e2:	46bd      	mov	sp, r7
 800e0e4:	bd80      	pop	{r7, pc}
 800e0e6:	bf00      	nop
 800e0e8:	00100070 	.word	0x00100070
 800e0ec:	00100060 	.word	0x00100060
 800e0f0:	00100050 	.word	0x00100050
 800e0f4:	00100040 	.word	0x00100040
 800e0f8:	00100030 	.word	0x00100030
 800e0fc:	00100020 	.word	0x00100020

0800e100 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e100:	b480      	push	{r7}
 800e102:	b083      	sub	sp, #12
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e108:	bf00      	nop
 800e10a:	370c      	adds	r7, #12
 800e10c:	46bd      	mov	sp, r7
 800e10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e112:	4770      	bx	lr

0800e114 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e114:	b480      	push	{r7}
 800e116:	b083      	sub	sp, #12
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e11c:	bf00      	nop
 800e11e:	370c      	adds	r7, #12
 800e120:	46bd      	mov	sp, r7
 800e122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e126:	4770      	bx	lr

0800e128 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e128:	b480      	push	{r7}
 800e12a:	b083      	sub	sp, #12
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e130:	bf00      	nop
 800e132:	370c      	adds	r7, #12
 800e134:	46bd      	mov	sp, r7
 800e136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13a:	4770      	bx	lr

0800e13c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800e13c:	b480      	push	{r7}
 800e13e:	b083      	sub	sp, #12
 800e140:	af00      	add	r7, sp, #0
 800e142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800e144:	bf00      	nop
 800e146:	370c      	adds	r7, #12
 800e148:	46bd      	mov	sp, r7
 800e14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e14e:	4770      	bx	lr

0800e150 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800e150:	b580      	push	{r7, lr}
 800e152:	b084      	sub	sp, #16
 800e154:	af00      	add	r7, sp, #0
 800e156:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e15c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e162:	687a      	ldr	r2, [r7, #4]
 800e164:	429a      	cmp	r2, r3
 800e166:	d107      	bne.n	800e178 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	2201      	movs	r2, #1
 800e16c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	2201      	movs	r2, #1
 800e172:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e176:	e02a      	b.n	800e1ce <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e17c:	687a      	ldr	r2, [r7, #4]
 800e17e:	429a      	cmp	r2, r3
 800e180:	d107      	bne.n	800e192 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	2202      	movs	r2, #2
 800e186:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	2201      	movs	r2, #1
 800e18c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e190:	e01d      	b.n	800e1ce <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e196:	687a      	ldr	r2, [r7, #4]
 800e198:	429a      	cmp	r2, r3
 800e19a:	d107      	bne.n	800e1ac <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	2204      	movs	r2, #4
 800e1a0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	2201      	movs	r2, #1
 800e1a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e1aa:	e010      	b.n	800e1ce <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1b0:	687a      	ldr	r2, [r7, #4]
 800e1b2:	429a      	cmp	r2, r3
 800e1b4:	d107      	bne.n	800e1c6 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	2208      	movs	r2, #8
 800e1ba:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	2201      	movs	r2, #1
 800e1c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e1c4:	e003      	b.n	800e1ce <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	2201      	movs	r2, #1
 800e1ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800e1ce:	68f8      	ldr	r0, [r7, #12]
 800e1d0:	f7ff ffb4 	bl	800e13c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	771a      	strb	r2, [r3, #28]
}
 800e1da:	bf00      	nop
 800e1dc:	3710      	adds	r7, #16
 800e1de:	46bd      	mov	sp, r7
 800e1e0:	bd80      	pop	{r7, pc}

0800e1e2 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800e1e2:	b580      	push	{r7, lr}
 800e1e4:	b084      	sub	sp, #16
 800e1e6:	af00      	add	r7, sp, #0
 800e1e8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1ee:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1f4:	687a      	ldr	r2, [r7, #4]
 800e1f6:	429a      	cmp	r2, r3
 800e1f8:	d10b      	bne.n	800e212 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	2201      	movs	r2, #1
 800e1fe:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	69db      	ldr	r3, [r3, #28]
 800e204:	2b00      	cmp	r3, #0
 800e206:	d136      	bne.n	800e276 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	2201      	movs	r2, #1
 800e20c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e210:	e031      	b.n	800e276 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e216:	687a      	ldr	r2, [r7, #4]
 800e218:	429a      	cmp	r2, r3
 800e21a:	d10b      	bne.n	800e234 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	2202      	movs	r2, #2
 800e220:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	69db      	ldr	r3, [r3, #28]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d125      	bne.n	800e276 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	2201      	movs	r2, #1
 800e22e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e232:	e020      	b.n	800e276 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e238:	687a      	ldr	r2, [r7, #4]
 800e23a:	429a      	cmp	r2, r3
 800e23c:	d10b      	bne.n	800e256 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	2204      	movs	r2, #4
 800e242:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	69db      	ldr	r3, [r3, #28]
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d114      	bne.n	800e276 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	2201      	movs	r2, #1
 800e250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e254:	e00f      	b.n	800e276 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e25a:	687a      	ldr	r2, [r7, #4]
 800e25c:	429a      	cmp	r2, r3
 800e25e:	d10a      	bne.n	800e276 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	2208      	movs	r2, #8
 800e264:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	69db      	ldr	r3, [r3, #28]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d103      	bne.n	800e276 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	2201      	movs	r2, #1
 800e272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e276:	68f8      	ldr	r0, [r7, #12]
 800e278:	f7f9 f950 	bl	800751c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	2200      	movs	r2, #0
 800e280:	771a      	strb	r2, [r3, #28]
}
 800e282:	bf00      	nop
 800e284:	3710      	adds	r7, #16
 800e286:	46bd      	mov	sp, r7
 800e288:	bd80      	pop	{r7, pc}

0800e28a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e28a:	b580      	push	{r7, lr}
 800e28c:	b084      	sub	sp, #16
 800e28e:	af00      	add	r7, sp, #0
 800e290:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e296:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e29c:	687a      	ldr	r2, [r7, #4]
 800e29e:	429a      	cmp	r2, r3
 800e2a0:	d103      	bne.n	800e2aa <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	2201      	movs	r2, #1
 800e2a6:	771a      	strb	r2, [r3, #28]
 800e2a8:	e019      	b.n	800e2de <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2ae:	687a      	ldr	r2, [r7, #4]
 800e2b0:	429a      	cmp	r2, r3
 800e2b2:	d103      	bne.n	800e2bc <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	2202      	movs	r2, #2
 800e2b8:	771a      	strb	r2, [r3, #28]
 800e2ba:	e010      	b.n	800e2de <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2c0:	687a      	ldr	r2, [r7, #4]
 800e2c2:	429a      	cmp	r2, r3
 800e2c4:	d103      	bne.n	800e2ce <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	2204      	movs	r2, #4
 800e2ca:	771a      	strb	r2, [r3, #28]
 800e2cc:	e007      	b.n	800e2de <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2d2:	687a      	ldr	r2, [r7, #4]
 800e2d4:	429a      	cmp	r2, r3
 800e2d6:	d102      	bne.n	800e2de <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	2208      	movs	r2, #8
 800e2dc:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800e2de:	68f8      	ldr	r0, [r7, #12]
 800e2e0:	f7f9 f87a 	bl	80073d8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	771a      	strb	r2, [r3, #28]
}
 800e2ea:	bf00      	nop
 800e2ec:	3710      	adds	r7, #16
 800e2ee:	46bd      	mov	sp, r7
 800e2f0:	bd80      	pop	{r7, pc}
	...

0800e2f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e2f4:	b480      	push	{r7}
 800e2f6:	b085      	sub	sp, #20
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
 800e2fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	4a4c      	ldr	r2, [pc, #304]	@ (800e438 <TIM_Base_SetConfig+0x144>)
 800e308:	4293      	cmp	r3, r2
 800e30a:	d017      	beq.n	800e33c <TIM_Base_SetConfig+0x48>
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e312:	d013      	beq.n	800e33c <TIM_Base_SetConfig+0x48>
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	4a49      	ldr	r2, [pc, #292]	@ (800e43c <TIM_Base_SetConfig+0x148>)
 800e318:	4293      	cmp	r3, r2
 800e31a:	d00f      	beq.n	800e33c <TIM_Base_SetConfig+0x48>
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	4a48      	ldr	r2, [pc, #288]	@ (800e440 <TIM_Base_SetConfig+0x14c>)
 800e320:	4293      	cmp	r3, r2
 800e322:	d00b      	beq.n	800e33c <TIM_Base_SetConfig+0x48>
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	4a47      	ldr	r2, [pc, #284]	@ (800e444 <TIM_Base_SetConfig+0x150>)
 800e328:	4293      	cmp	r3, r2
 800e32a:	d007      	beq.n	800e33c <TIM_Base_SetConfig+0x48>
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	4a46      	ldr	r2, [pc, #280]	@ (800e448 <TIM_Base_SetConfig+0x154>)
 800e330:	4293      	cmp	r3, r2
 800e332:	d003      	beq.n	800e33c <TIM_Base_SetConfig+0x48>
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	4a45      	ldr	r2, [pc, #276]	@ (800e44c <TIM_Base_SetConfig+0x158>)
 800e338:	4293      	cmp	r3, r2
 800e33a:	d108      	bne.n	800e34e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e342:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	685b      	ldr	r3, [r3, #4]
 800e348:	68fa      	ldr	r2, [r7, #12]
 800e34a:	4313      	orrs	r3, r2
 800e34c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	4a39      	ldr	r2, [pc, #228]	@ (800e438 <TIM_Base_SetConfig+0x144>)
 800e352:	4293      	cmp	r3, r2
 800e354:	d023      	beq.n	800e39e <TIM_Base_SetConfig+0xaa>
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e35c:	d01f      	beq.n	800e39e <TIM_Base_SetConfig+0xaa>
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	4a36      	ldr	r2, [pc, #216]	@ (800e43c <TIM_Base_SetConfig+0x148>)
 800e362:	4293      	cmp	r3, r2
 800e364:	d01b      	beq.n	800e39e <TIM_Base_SetConfig+0xaa>
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	4a35      	ldr	r2, [pc, #212]	@ (800e440 <TIM_Base_SetConfig+0x14c>)
 800e36a:	4293      	cmp	r3, r2
 800e36c:	d017      	beq.n	800e39e <TIM_Base_SetConfig+0xaa>
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	4a34      	ldr	r2, [pc, #208]	@ (800e444 <TIM_Base_SetConfig+0x150>)
 800e372:	4293      	cmp	r3, r2
 800e374:	d013      	beq.n	800e39e <TIM_Base_SetConfig+0xaa>
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	4a33      	ldr	r2, [pc, #204]	@ (800e448 <TIM_Base_SetConfig+0x154>)
 800e37a:	4293      	cmp	r3, r2
 800e37c:	d00f      	beq.n	800e39e <TIM_Base_SetConfig+0xaa>
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	4a33      	ldr	r2, [pc, #204]	@ (800e450 <TIM_Base_SetConfig+0x15c>)
 800e382:	4293      	cmp	r3, r2
 800e384:	d00b      	beq.n	800e39e <TIM_Base_SetConfig+0xaa>
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	4a32      	ldr	r2, [pc, #200]	@ (800e454 <TIM_Base_SetConfig+0x160>)
 800e38a:	4293      	cmp	r3, r2
 800e38c:	d007      	beq.n	800e39e <TIM_Base_SetConfig+0xaa>
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	4a31      	ldr	r2, [pc, #196]	@ (800e458 <TIM_Base_SetConfig+0x164>)
 800e392:	4293      	cmp	r3, r2
 800e394:	d003      	beq.n	800e39e <TIM_Base_SetConfig+0xaa>
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	4a2c      	ldr	r2, [pc, #176]	@ (800e44c <TIM_Base_SetConfig+0x158>)
 800e39a:	4293      	cmp	r3, r2
 800e39c:	d108      	bne.n	800e3b0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e3a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e3a6:	683b      	ldr	r3, [r7, #0]
 800e3a8:	68db      	ldr	r3, [r3, #12]
 800e3aa:	68fa      	ldr	r2, [r7, #12]
 800e3ac:	4313      	orrs	r3, r2
 800e3ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e3b6:	683b      	ldr	r3, [r7, #0]
 800e3b8:	695b      	ldr	r3, [r3, #20]
 800e3ba:	4313      	orrs	r3, r2
 800e3bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	68fa      	ldr	r2, [r7, #12]
 800e3c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	689a      	ldr	r2, [r3, #8]
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	681a      	ldr	r2, [r3, #0]
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	4a18      	ldr	r2, [pc, #96]	@ (800e438 <TIM_Base_SetConfig+0x144>)
 800e3d8:	4293      	cmp	r3, r2
 800e3da:	d013      	beq.n	800e404 <TIM_Base_SetConfig+0x110>
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	4a1a      	ldr	r2, [pc, #104]	@ (800e448 <TIM_Base_SetConfig+0x154>)
 800e3e0:	4293      	cmp	r3, r2
 800e3e2:	d00f      	beq.n	800e404 <TIM_Base_SetConfig+0x110>
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	4a1a      	ldr	r2, [pc, #104]	@ (800e450 <TIM_Base_SetConfig+0x15c>)
 800e3e8:	4293      	cmp	r3, r2
 800e3ea:	d00b      	beq.n	800e404 <TIM_Base_SetConfig+0x110>
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	4a19      	ldr	r2, [pc, #100]	@ (800e454 <TIM_Base_SetConfig+0x160>)
 800e3f0:	4293      	cmp	r3, r2
 800e3f2:	d007      	beq.n	800e404 <TIM_Base_SetConfig+0x110>
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	4a18      	ldr	r2, [pc, #96]	@ (800e458 <TIM_Base_SetConfig+0x164>)
 800e3f8:	4293      	cmp	r3, r2
 800e3fa:	d003      	beq.n	800e404 <TIM_Base_SetConfig+0x110>
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	4a13      	ldr	r2, [pc, #76]	@ (800e44c <TIM_Base_SetConfig+0x158>)
 800e400:	4293      	cmp	r3, r2
 800e402:	d103      	bne.n	800e40c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e404:	683b      	ldr	r3, [r7, #0]
 800e406:	691a      	ldr	r2, [r3, #16]
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	2201      	movs	r2, #1
 800e410:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	691b      	ldr	r3, [r3, #16]
 800e416:	f003 0301 	and.w	r3, r3, #1
 800e41a:	2b01      	cmp	r3, #1
 800e41c:	d105      	bne.n	800e42a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	691b      	ldr	r3, [r3, #16]
 800e422:	f023 0201 	bic.w	r2, r3, #1
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	611a      	str	r2, [r3, #16]
  }
}
 800e42a:	bf00      	nop
 800e42c:	3714      	adds	r7, #20
 800e42e:	46bd      	mov	sp, r7
 800e430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e434:	4770      	bx	lr
 800e436:	bf00      	nop
 800e438:	40012c00 	.word	0x40012c00
 800e43c:	40000400 	.word	0x40000400
 800e440:	40000800 	.word	0x40000800
 800e444:	40000c00 	.word	0x40000c00
 800e448:	40013400 	.word	0x40013400
 800e44c:	40015000 	.word	0x40015000
 800e450:	40014000 	.word	0x40014000
 800e454:	40014400 	.word	0x40014400
 800e458:	40014800 	.word	0x40014800

0800e45c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e45c:	b480      	push	{r7}
 800e45e:	b087      	sub	sp, #28
 800e460:	af00      	add	r7, sp, #0
 800e462:	6078      	str	r0, [r7, #4]
 800e464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	6a1b      	ldr	r3, [r3, #32]
 800e46a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	6a1b      	ldr	r3, [r3, #32]
 800e470:	f023 0201 	bic.w	r2, r3, #1
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	685b      	ldr	r3, [r3, #4]
 800e47c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	699b      	ldr	r3, [r3, #24]
 800e482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e48a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e48e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	f023 0303 	bic.w	r3, r3, #3
 800e496:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	68fa      	ldr	r2, [r7, #12]
 800e49e:	4313      	orrs	r3, r2
 800e4a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e4a2:	697b      	ldr	r3, [r7, #20]
 800e4a4:	f023 0302 	bic.w	r3, r3, #2
 800e4a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e4aa:	683b      	ldr	r3, [r7, #0]
 800e4ac:	689b      	ldr	r3, [r3, #8]
 800e4ae:	697a      	ldr	r2, [r7, #20]
 800e4b0:	4313      	orrs	r3, r2
 800e4b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	4a30      	ldr	r2, [pc, #192]	@ (800e578 <TIM_OC1_SetConfig+0x11c>)
 800e4b8:	4293      	cmp	r3, r2
 800e4ba:	d013      	beq.n	800e4e4 <TIM_OC1_SetConfig+0x88>
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	4a2f      	ldr	r2, [pc, #188]	@ (800e57c <TIM_OC1_SetConfig+0x120>)
 800e4c0:	4293      	cmp	r3, r2
 800e4c2:	d00f      	beq.n	800e4e4 <TIM_OC1_SetConfig+0x88>
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	4a2e      	ldr	r2, [pc, #184]	@ (800e580 <TIM_OC1_SetConfig+0x124>)
 800e4c8:	4293      	cmp	r3, r2
 800e4ca:	d00b      	beq.n	800e4e4 <TIM_OC1_SetConfig+0x88>
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	4a2d      	ldr	r2, [pc, #180]	@ (800e584 <TIM_OC1_SetConfig+0x128>)
 800e4d0:	4293      	cmp	r3, r2
 800e4d2:	d007      	beq.n	800e4e4 <TIM_OC1_SetConfig+0x88>
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	4a2c      	ldr	r2, [pc, #176]	@ (800e588 <TIM_OC1_SetConfig+0x12c>)
 800e4d8:	4293      	cmp	r3, r2
 800e4da:	d003      	beq.n	800e4e4 <TIM_OC1_SetConfig+0x88>
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	4a2b      	ldr	r2, [pc, #172]	@ (800e58c <TIM_OC1_SetConfig+0x130>)
 800e4e0:	4293      	cmp	r3, r2
 800e4e2:	d10c      	bne.n	800e4fe <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e4e4:	697b      	ldr	r3, [r7, #20]
 800e4e6:	f023 0308 	bic.w	r3, r3, #8
 800e4ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e4ec:	683b      	ldr	r3, [r7, #0]
 800e4ee:	68db      	ldr	r3, [r3, #12]
 800e4f0:	697a      	ldr	r2, [r7, #20]
 800e4f2:	4313      	orrs	r3, r2
 800e4f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e4f6:	697b      	ldr	r3, [r7, #20]
 800e4f8:	f023 0304 	bic.w	r3, r3, #4
 800e4fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	4a1d      	ldr	r2, [pc, #116]	@ (800e578 <TIM_OC1_SetConfig+0x11c>)
 800e502:	4293      	cmp	r3, r2
 800e504:	d013      	beq.n	800e52e <TIM_OC1_SetConfig+0xd2>
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	4a1c      	ldr	r2, [pc, #112]	@ (800e57c <TIM_OC1_SetConfig+0x120>)
 800e50a:	4293      	cmp	r3, r2
 800e50c:	d00f      	beq.n	800e52e <TIM_OC1_SetConfig+0xd2>
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	4a1b      	ldr	r2, [pc, #108]	@ (800e580 <TIM_OC1_SetConfig+0x124>)
 800e512:	4293      	cmp	r3, r2
 800e514:	d00b      	beq.n	800e52e <TIM_OC1_SetConfig+0xd2>
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	4a1a      	ldr	r2, [pc, #104]	@ (800e584 <TIM_OC1_SetConfig+0x128>)
 800e51a:	4293      	cmp	r3, r2
 800e51c:	d007      	beq.n	800e52e <TIM_OC1_SetConfig+0xd2>
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	4a19      	ldr	r2, [pc, #100]	@ (800e588 <TIM_OC1_SetConfig+0x12c>)
 800e522:	4293      	cmp	r3, r2
 800e524:	d003      	beq.n	800e52e <TIM_OC1_SetConfig+0xd2>
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	4a18      	ldr	r2, [pc, #96]	@ (800e58c <TIM_OC1_SetConfig+0x130>)
 800e52a:	4293      	cmp	r3, r2
 800e52c:	d111      	bne.n	800e552 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e52e:	693b      	ldr	r3, [r7, #16]
 800e530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e534:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e536:	693b      	ldr	r3, [r7, #16]
 800e538:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e53c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e53e:	683b      	ldr	r3, [r7, #0]
 800e540:	695b      	ldr	r3, [r3, #20]
 800e542:	693a      	ldr	r2, [r7, #16]
 800e544:	4313      	orrs	r3, r2
 800e546:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e548:	683b      	ldr	r3, [r7, #0]
 800e54a:	699b      	ldr	r3, [r3, #24]
 800e54c:	693a      	ldr	r2, [r7, #16]
 800e54e:	4313      	orrs	r3, r2
 800e550:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	693a      	ldr	r2, [r7, #16]
 800e556:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	68fa      	ldr	r2, [r7, #12]
 800e55c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e55e:	683b      	ldr	r3, [r7, #0]
 800e560:	685a      	ldr	r2, [r3, #4]
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	697a      	ldr	r2, [r7, #20]
 800e56a:	621a      	str	r2, [r3, #32]
}
 800e56c:	bf00      	nop
 800e56e:	371c      	adds	r7, #28
 800e570:	46bd      	mov	sp, r7
 800e572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e576:	4770      	bx	lr
 800e578:	40012c00 	.word	0x40012c00
 800e57c:	40013400 	.word	0x40013400
 800e580:	40014000 	.word	0x40014000
 800e584:	40014400 	.word	0x40014400
 800e588:	40014800 	.word	0x40014800
 800e58c:	40015000 	.word	0x40015000

0800e590 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e590:	b480      	push	{r7}
 800e592:	b087      	sub	sp, #28
 800e594:	af00      	add	r7, sp, #0
 800e596:	6078      	str	r0, [r7, #4]
 800e598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	6a1b      	ldr	r3, [r3, #32]
 800e59e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	6a1b      	ldr	r3, [r3, #32]
 800e5a4:	f023 0210 	bic.w	r2, r3, #16
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	685b      	ldr	r3, [r3, #4]
 800e5b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	699b      	ldr	r3, [r3, #24]
 800e5b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e5be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e5c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e5ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e5cc:	683b      	ldr	r3, [r7, #0]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	021b      	lsls	r3, r3, #8
 800e5d2:	68fa      	ldr	r2, [r7, #12]
 800e5d4:	4313      	orrs	r3, r2
 800e5d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e5d8:	697b      	ldr	r3, [r7, #20]
 800e5da:	f023 0320 	bic.w	r3, r3, #32
 800e5de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e5e0:	683b      	ldr	r3, [r7, #0]
 800e5e2:	689b      	ldr	r3, [r3, #8]
 800e5e4:	011b      	lsls	r3, r3, #4
 800e5e6:	697a      	ldr	r2, [r7, #20]
 800e5e8:	4313      	orrs	r3, r2
 800e5ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	4a2c      	ldr	r2, [pc, #176]	@ (800e6a0 <TIM_OC2_SetConfig+0x110>)
 800e5f0:	4293      	cmp	r3, r2
 800e5f2:	d007      	beq.n	800e604 <TIM_OC2_SetConfig+0x74>
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	4a2b      	ldr	r2, [pc, #172]	@ (800e6a4 <TIM_OC2_SetConfig+0x114>)
 800e5f8:	4293      	cmp	r3, r2
 800e5fa:	d003      	beq.n	800e604 <TIM_OC2_SetConfig+0x74>
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	4a2a      	ldr	r2, [pc, #168]	@ (800e6a8 <TIM_OC2_SetConfig+0x118>)
 800e600:	4293      	cmp	r3, r2
 800e602:	d10d      	bne.n	800e620 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e604:	697b      	ldr	r3, [r7, #20]
 800e606:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e60a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e60c:	683b      	ldr	r3, [r7, #0]
 800e60e:	68db      	ldr	r3, [r3, #12]
 800e610:	011b      	lsls	r3, r3, #4
 800e612:	697a      	ldr	r2, [r7, #20]
 800e614:	4313      	orrs	r3, r2
 800e616:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e618:	697b      	ldr	r3, [r7, #20]
 800e61a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e61e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	4a1f      	ldr	r2, [pc, #124]	@ (800e6a0 <TIM_OC2_SetConfig+0x110>)
 800e624:	4293      	cmp	r3, r2
 800e626:	d013      	beq.n	800e650 <TIM_OC2_SetConfig+0xc0>
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	4a1e      	ldr	r2, [pc, #120]	@ (800e6a4 <TIM_OC2_SetConfig+0x114>)
 800e62c:	4293      	cmp	r3, r2
 800e62e:	d00f      	beq.n	800e650 <TIM_OC2_SetConfig+0xc0>
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	4a1e      	ldr	r2, [pc, #120]	@ (800e6ac <TIM_OC2_SetConfig+0x11c>)
 800e634:	4293      	cmp	r3, r2
 800e636:	d00b      	beq.n	800e650 <TIM_OC2_SetConfig+0xc0>
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	4a1d      	ldr	r2, [pc, #116]	@ (800e6b0 <TIM_OC2_SetConfig+0x120>)
 800e63c:	4293      	cmp	r3, r2
 800e63e:	d007      	beq.n	800e650 <TIM_OC2_SetConfig+0xc0>
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	4a1c      	ldr	r2, [pc, #112]	@ (800e6b4 <TIM_OC2_SetConfig+0x124>)
 800e644:	4293      	cmp	r3, r2
 800e646:	d003      	beq.n	800e650 <TIM_OC2_SetConfig+0xc0>
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	4a17      	ldr	r2, [pc, #92]	@ (800e6a8 <TIM_OC2_SetConfig+0x118>)
 800e64c:	4293      	cmp	r3, r2
 800e64e:	d113      	bne.n	800e678 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e650:	693b      	ldr	r3, [r7, #16]
 800e652:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e656:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e658:	693b      	ldr	r3, [r7, #16]
 800e65a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e65e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e660:	683b      	ldr	r3, [r7, #0]
 800e662:	695b      	ldr	r3, [r3, #20]
 800e664:	009b      	lsls	r3, r3, #2
 800e666:	693a      	ldr	r2, [r7, #16]
 800e668:	4313      	orrs	r3, r2
 800e66a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e66c:	683b      	ldr	r3, [r7, #0]
 800e66e:	699b      	ldr	r3, [r3, #24]
 800e670:	009b      	lsls	r3, r3, #2
 800e672:	693a      	ldr	r2, [r7, #16]
 800e674:	4313      	orrs	r3, r2
 800e676:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	693a      	ldr	r2, [r7, #16]
 800e67c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	68fa      	ldr	r2, [r7, #12]
 800e682:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e684:	683b      	ldr	r3, [r7, #0]
 800e686:	685a      	ldr	r2, [r3, #4]
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	697a      	ldr	r2, [r7, #20]
 800e690:	621a      	str	r2, [r3, #32]
}
 800e692:	bf00      	nop
 800e694:	371c      	adds	r7, #28
 800e696:	46bd      	mov	sp, r7
 800e698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e69c:	4770      	bx	lr
 800e69e:	bf00      	nop
 800e6a0:	40012c00 	.word	0x40012c00
 800e6a4:	40013400 	.word	0x40013400
 800e6a8:	40015000 	.word	0x40015000
 800e6ac:	40014000 	.word	0x40014000
 800e6b0:	40014400 	.word	0x40014400
 800e6b4:	40014800 	.word	0x40014800

0800e6b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e6b8:	b480      	push	{r7}
 800e6ba:	b087      	sub	sp, #28
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	6078      	str	r0, [r7, #4]
 800e6c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	6a1b      	ldr	r3, [r3, #32]
 800e6c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	6a1b      	ldr	r3, [r3, #32]
 800e6cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	685b      	ldr	r3, [r3, #4]
 800e6d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	69db      	ldr	r3, [r3, #28]
 800e6de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e6e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e6ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	f023 0303 	bic.w	r3, r3, #3
 800e6f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e6f4:	683b      	ldr	r3, [r7, #0]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	68fa      	ldr	r2, [r7, #12]
 800e6fa:	4313      	orrs	r3, r2
 800e6fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e6fe:	697b      	ldr	r3, [r7, #20]
 800e700:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e704:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e706:	683b      	ldr	r3, [r7, #0]
 800e708:	689b      	ldr	r3, [r3, #8]
 800e70a:	021b      	lsls	r3, r3, #8
 800e70c:	697a      	ldr	r2, [r7, #20]
 800e70e:	4313      	orrs	r3, r2
 800e710:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	4a2b      	ldr	r2, [pc, #172]	@ (800e7c4 <TIM_OC3_SetConfig+0x10c>)
 800e716:	4293      	cmp	r3, r2
 800e718:	d007      	beq.n	800e72a <TIM_OC3_SetConfig+0x72>
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	4a2a      	ldr	r2, [pc, #168]	@ (800e7c8 <TIM_OC3_SetConfig+0x110>)
 800e71e:	4293      	cmp	r3, r2
 800e720:	d003      	beq.n	800e72a <TIM_OC3_SetConfig+0x72>
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	4a29      	ldr	r2, [pc, #164]	@ (800e7cc <TIM_OC3_SetConfig+0x114>)
 800e726:	4293      	cmp	r3, r2
 800e728:	d10d      	bne.n	800e746 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e72a:	697b      	ldr	r3, [r7, #20]
 800e72c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e730:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e732:	683b      	ldr	r3, [r7, #0]
 800e734:	68db      	ldr	r3, [r3, #12]
 800e736:	021b      	lsls	r3, r3, #8
 800e738:	697a      	ldr	r2, [r7, #20]
 800e73a:	4313      	orrs	r3, r2
 800e73c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e73e:	697b      	ldr	r3, [r7, #20]
 800e740:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e744:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	4a1e      	ldr	r2, [pc, #120]	@ (800e7c4 <TIM_OC3_SetConfig+0x10c>)
 800e74a:	4293      	cmp	r3, r2
 800e74c:	d013      	beq.n	800e776 <TIM_OC3_SetConfig+0xbe>
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	4a1d      	ldr	r2, [pc, #116]	@ (800e7c8 <TIM_OC3_SetConfig+0x110>)
 800e752:	4293      	cmp	r3, r2
 800e754:	d00f      	beq.n	800e776 <TIM_OC3_SetConfig+0xbe>
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	4a1d      	ldr	r2, [pc, #116]	@ (800e7d0 <TIM_OC3_SetConfig+0x118>)
 800e75a:	4293      	cmp	r3, r2
 800e75c:	d00b      	beq.n	800e776 <TIM_OC3_SetConfig+0xbe>
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	4a1c      	ldr	r2, [pc, #112]	@ (800e7d4 <TIM_OC3_SetConfig+0x11c>)
 800e762:	4293      	cmp	r3, r2
 800e764:	d007      	beq.n	800e776 <TIM_OC3_SetConfig+0xbe>
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	4a1b      	ldr	r2, [pc, #108]	@ (800e7d8 <TIM_OC3_SetConfig+0x120>)
 800e76a:	4293      	cmp	r3, r2
 800e76c:	d003      	beq.n	800e776 <TIM_OC3_SetConfig+0xbe>
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	4a16      	ldr	r2, [pc, #88]	@ (800e7cc <TIM_OC3_SetConfig+0x114>)
 800e772:	4293      	cmp	r3, r2
 800e774:	d113      	bne.n	800e79e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e776:	693b      	ldr	r3, [r7, #16]
 800e778:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e77c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e77e:	693b      	ldr	r3, [r7, #16]
 800e780:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e784:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e786:	683b      	ldr	r3, [r7, #0]
 800e788:	695b      	ldr	r3, [r3, #20]
 800e78a:	011b      	lsls	r3, r3, #4
 800e78c:	693a      	ldr	r2, [r7, #16]
 800e78e:	4313      	orrs	r3, r2
 800e790:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e792:	683b      	ldr	r3, [r7, #0]
 800e794:	699b      	ldr	r3, [r3, #24]
 800e796:	011b      	lsls	r3, r3, #4
 800e798:	693a      	ldr	r2, [r7, #16]
 800e79a:	4313      	orrs	r3, r2
 800e79c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	693a      	ldr	r2, [r7, #16]
 800e7a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	68fa      	ldr	r2, [r7, #12]
 800e7a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e7aa:	683b      	ldr	r3, [r7, #0]
 800e7ac:	685a      	ldr	r2, [r3, #4]
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	697a      	ldr	r2, [r7, #20]
 800e7b6:	621a      	str	r2, [r3, #32]
}
 800e7b8:	bf00      	nop
 800e7ba:	371c      	adds	r7, #28
 800e7bc:	46bd      	mov	sp, r7
 800e7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7c2:	4770      	bx	lr
 800e7c4:	40012c00 	.word	0x40012c00
 800e7c8:	40013400 	.word	0x40013400
 800e7cc:	40015000 	.word	0x40015000
 800e7d0:	40014000 	.word	0x40014000
 800e7d4:	40014400 	.word	0x40014400
 800e7d8:	40014800 	.word	0x40014800

0800e7dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e7dc:	b480      	push	{r7}
 800e7de:	b087      	sub	sp, #28
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	6078      	str	r0, [r7, #4]
 800e7e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	6a1b      	ldr	r3, [r3, #32]
 800e7ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	6a1b      	ldr	r3, [r3, #32]
 800e7f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	685b      	ldr	r3, [r3, #4]
 800e7fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	69db      	ldr	r3, [r3, #28]
 800e802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e80a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e80e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e816:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	021b      	lsls	r3, r3, #8
 800e81e:	68fa      	ldr	r2, [r7, #12]
 800e820:	4313      	orrs	r3, r2
 800e822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e824:	697b      	ldr	r3, [r7, #20]
 800e826:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e82a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e82c:	683b      	ldr	r3, [r7, #0]
 800e82e:	689b      	ldr	r3, [r3, #8]
 800e830:	031b      	lsls	r3, r3, #12
 800e832:	697a      	ldr	r2, [r7, #20]
 800e834:	4313      	orrs	r3, r2
 800e836:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	4a2c      	ldr	r2, [pc, #176]	@ (800e8ec <TIM_OC4_SetConfig+0x110>)
 800e83c:	4293      	cmp	r3, r2
 800e83e:	d007      	beq.n	800e850 <TIM_OC4_SetConfig+0x74>
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	4a2b      	ldr	r2, [pc, #172]	@ (800e8f0 <TIM_OC4_SetConfig+0x114>)
 800e844:	4293      	cmp	r3, r2
 800e846:	d003      	beq.n	800e850 <TIM_OC4_SetConfig+0x74>
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	4a2a      	ldr	r2, [pc, #168]	@ (800e8f4 <TIM_OC4_SetConfig+0x118>)
 800e84c:	4293      	cmp	r3, r2
 800e84e:	d10d      	bne.n	800e86c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800e850:	697b      	ldr	r3, [r7, #20]
 800e852:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e856:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	68db      	ldr	r3, [r3, #12]
 800e85c:	031b      	lsls	r3, r3, #12
 800e85e:	697a      	ldr	r2, [r7, #20]
 800e860:	4313      	orrs	r3, r2
 800e862:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800e864:	697b      	ldr	r3, [r7, #20]
 800e866:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e86a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	4a1f      	ldr	r2, [pc, #124]	@ (800e8ec <TIM_OC4_SetConfig+0x110>)
 800e870:	4293      	cmp	r3, r2
 800e872:	d013      	beq.n	800e89c <TIM_OC4_SetConfig+0xc0>
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	4a1e      	ldr	r2, [pc, #120]	@ (800e8f0 <TIM_OC4_SetConfig+0x114>)
 800e878:	4293      	cmp	r3, r2
 800e87a:	d00f      	beq.n	800e89c <TIM_OC4_SetConfig+0xc0>
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	4a1e      	ldr	r2, [pc, #120]	@ (800e8f8 <TIM_OC4_SetConfig+0x11c>)
 800e880:	4293      	cmp	r3, r2
 800e882:	d00b      	beq.n	800e89c <TIM_OC4_SetConfig+0xc0>
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	4a1d      	ldr	r2, [pc, #116]	@ (800e8fc <TIM_OC4_SetConfig+0x120>)
 800e888:	4293      	cmp	r3, r2
 800e88a:	d007      	beq.n	800e89c <TIM_OC4_SetConfig+0xc0>
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	4a1c      	ldr	r2, [pc, #112]	@ (800e900 <TIM_OC4_SetConfig+0x124>)
 800e890:	4293      	cmp	r3, r2
 800e892:	d003      	beq.n	800e89c <TIM_OC4_SetConfig+0xc0>
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	4a17      	ldr	r2, [pc, #92]	@ (800e8f4 <TIM_OC4_SetConfig+0x118>)
 800e898:	4293      	cmp	r3, r2
 800e89a:	d113      	bne.n	800e8c4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e89c:	693b      	ldr	r3, [r7, #16]
 800e89e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e8a2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800e8a4:	693b      	ldr	r3, [r7, #16]
 800e8a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e8aa:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e8ac:	683b      	ldr	r3, [r7, #0]
 800e8ae:	695b      	ldr	r3, [r3, #20]
 800e8b0:	019b      	lsls	r3, r3, #6
 800e8b2:	693a      	ldr	r2, [r7, #16]
 800e8b4:	4313      	orrs	r3, r2
 800e8b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	699b      	ldr	r3, [r3, #24]
 800e8bc:	019b      	lsls	r3, r3, #6
 800e8be:	693a      	ldr	r2, [r7, #16]
 800e8c0:	4313      	orrs	r3, r2
 800e8c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	693a      	ldr	r2, [r7, #16]
 800e8c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	68fa      	ldr	r2, [r7, #12]
 800e8ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e8d0:	683b      	ldr	r3, [r7, #0]
 800e8d2:	685a      	ldr	r2, [r3, #4]
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	697a      	ldr	r2, [r7, #20]
 800e8dc:	621a      	str	r2, [r3, #32]
}
 800e8de:	bf00      	nop
 800e8e0:	371c      	adds	r7, #28
 800e8e2:	46bd      	mov	sp, r7
 800e8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e8:	4770      	bx	lr
 800e8ea:	bf00      	nop
 800e8ec:	40012c00 	.word	0x40012c00
 800e8f0:	40013400 	.word	0x40013400
 800e8f4:	40015000 	.word	0x40015000
 800e8f8:	40014000 	.word	0x40014000
 800e8fc:	40014400 	.word	0x40014400
 800e900:	40014800 	.word	0x40014800

0800e904 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e904:	b480      	push	{r7}
 800e906:	b087      	sub	sp, #28
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
 800e90c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	6a1b      	ldr	r3, [r3, #32]
 800e912:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	6a1b      	ldr	r3, [r3, #32]
 800e918:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	685b      	ldr	r3, [r3, #4]
 800e924:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e92a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e938:	683b      	ldr	r3, [r7, #0]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	68fa      	ldr	r2, [r7, #12]
 800e93e:	4313      	orrs	r3, r2
 800e940:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e942:	693b      	ldr	r3, [r7, #16]
 800e944:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e948:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e94a:	683b      	ldr	r3, [r7, #0]
 800e94c:	689b      	ldr	r3, [r3, #8]
 800e94e:	041b      	lsls	r3, r3, #16
 800e950:	693a      	ldr	r2, [r7, #16]
 800e952:	4313      	orrs	r3, r2
 800e954:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	4a19      	ldr	r2, [pc, #100]	@ (800e9c0 <TIM_OC5_SetConfig+0xbc>)
 800e95a:	4293      	cmp	r3, r2
 800e95c:	d013      	beq.n	800e986 <TIM_OC5_SetConfig+0x82>
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	4a18      	ldr	r2, [pc, #96]	@ (800e9c4 <TIM_OC5_SetConfig+0xc0>)
 800e962:	4293      	cmp	r3, r2
 800e964:	d00f      	beq.n	800e986 <TIM_OC5_SetConfig+0x82>
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	4a17      	ldr	r2, [pc, #92]	@ (800e9c8 <TIM_OC5_SetConfig+0xc4>)
 800e96a:	4293      	cmp	r3, r2
 800e96c:	d00b      	beq.n	800e986 <TIM_OC5_SetConfig+0x82>
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	4a16      	ldr	r2, [pc, #88]	@ (800e9cc <TIM_OC5_SetConfig+0xc8>)
 800e972:	4293      	cmp	r3, r2
 800e974:	d007      	beq.n	800e986 <TIM_OC5_SetConfig+0x82>
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	4a15      	ldr	r2, [pc, #84]	@ (800e9d0 <TIM_OC5_SetConfig+0xcc>)
 800e97a:	4293      	cmp	r3, r2
 800e97c:	d003      	beq.n	800e986 <TIM_OC5_SetConfig+0x82>
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	4a14      	ldr	r2, [pc, #80]	@ (800e9d4 <TIM_OC5_SetConfig+0xd0>)
 800e982:	4293      	cmp	r3, r2
 800e984:	d109      	bne.n	800e99a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e986:	697b      	ldr	r3, [r7, #20]
 800e988:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e98c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e98e:	683b      	ldr	r3, [r7, #0]
 800e990:	695b      	ldr	r3, [r3, #20]
 800e992:	021b      	lsls	r3, r3, #8
 800e994:	697a      	ldr	r2, [r7, #20]
 800e996:	4313      	orrs	r3, r2
 800e998:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	697a      	ldr	r2, [r7, #20]
 800e99e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	68fa      	ldr	r2, [r7, #12]
 800e9a4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e9a6:	683b      	ldr	r3, [r7, #0]
 800e9a8:	685a      	ldr	r2, [r3, #4]
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	693a      	ldr	r2, [r7, #16]
 800e9b2:	621a      	str	r2, [r3, #32]
}
 800e9b4:	bf00      	nop
 800e9b6:	371c      	adds	r7, #28
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9be:	4770      	bx	lr
 800e9c0:	40012c00 	.word	0x40012c00
 800e9c4:	40013400 	.word	0x40013400
 800e9c8:	40014000 	.word	0x40014000
 800e9cc:	40014400 	.word	0x40014400
 800e9d0:	40014800 	.word	0x40014800
 800e9d4:	40015000 	.word	0x40015000

0800e9d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e9d8:	b480      	push	{r7}
 800e9da:	b087      	sub	sp, #28
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	6078      	str	r0, [r7, #4]
 800e9e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	6a1b      	ldr	r3, [r3, #32]
 800e9e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	6a1b      	ldr	r3, [r3, #32]
 800e9ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	685b      	ldr	r3, [r3, #4]
 800e9f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e9fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ea06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ea0c:	683b      	ldr	r3, [r7, #0]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	021b      	lsls	r3, r3, #8
 800ea12:	68fa      	ldr	r2, [r7, #12]
 800ea14:	4313      	orrs	r3, r2
 800ea16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ea18:	693b      	ldr	r3, [r7, #16]
 800ea1a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ea1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ea20:	683b      	ldr	r3, [r7, #0]
 800ea22:	689b      	ldr	r3, [r3, #8]
 800ea24:	051b      	lsls	r3, r3, #20
 800ea26:	693a      	ldr	r2, [r7, #16]
 800ea28:	4313      	orrs	r3, r2
 800ea2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	4a1a      	ldr	r2, [pc, #104]	@ (800ea98 <TIM_OC6_SetConfig+0xc0>)
 800ea30:	4293      	cmp	r3, r2
 800ea32:	d013      	beq.n	800ea5c <TIM_OC6_SetConfig+0x84>
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	4a19      	ldr	r2, [pc, #100]	@ (800ea9c <TIM_OC6_SetConfig+0xc4>)
 800ea38:	4293      	cmp	r3, r2
 800ea3a:	d00f      	beq.n	800ea5c <TIM_OC6_SetConfig+0x84>
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	4a18      	ldr	r2, [pc, #96]	@ (800eaa0 <TIM_OC6_SetConfig+0xc8>)
 800ea40:	4293      	cmp	r3, r2
 800ea42:	d00b      	beq.n	800ea5c <TIM_OC6_SetConfig+0x84>
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	4a17      	ldr	r2, [pc, #92]	@ (800eaa4 <TIM_OC6_SetConfig+0xcc>)
 800ea48:	4293      	cmp	r3, r2
 800ea4a:	d007      	beq.n	800ea5c <TIM_OC6_SetConfig+0x84>
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	4a16      	ldr	r2, [pc, #88]	@ (800eaa8 <TIM_OC6_SetConfig+0xd0>)
 800ea50:	4293      	cmp	r3, r2
 800ea52:	d003      	beq.n	800ea5c <TIM_OC6_SetConfig+0x84>
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	4a15      	ldr	r2, [pc, #84]	@ (800eaac <TIM_OC6_SetConfig+0xd4>)
 800ea58:	4293      	cmp	r3, r2
 800ea5a:	d109      	bne.n	800ea70 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ea5c:	697b      	ldr	r3, [r7, #20]
 800ea5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ea62:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ea64:	683b      	ldr	r3, [r7, #0]
 800ea66:	695b      	ldr	r3, [r3, #20]
 800ea68:	029b      	lsls	r3, r3, #10
 800ea6a:	697a      	ldr	r2, [r7, #20]
 800ea6c:	4313      	orrs	r3, r2
 800ea6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	697a      	ldr	r2, [r7, #20]
 800ea74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	68fa      	ldr	r2, [r7, #12]
 800ea7a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ea7c:	683b      	ldr	r3, [r7, #0]
 800ea7e:	685a      	ldr	r2, [r3, #4]
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	693a      	ldr	r2, [r7, #16]
 800ea88:	621a      	str	r2, [r3, #32]
}
 800ea8a:	bf00      	nop
 800ea8c:	371c      	adds	r7, #28
 800ea8e:	46bd      	mov	sp, r7
 800ea90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea94:	4770      	bx	lr
 800ea96:	bf00      	nop
 800ea98:	40012c00 	.word	0x40012c00
 800ea9c:	40013400 	.word	0x40013400
 800eaa0:	40014000 	.word	0x40014000
 800eaa4:	40014400 	.word	0x40014400
 800eaa8:	40014800 	.word	0x40014800
 800eaac:	40015000 	.word	0x40015000

0800eab0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eab0:	b480      	push	{r7}
 800eab2:	b087      	sub	sp, #28
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	60f8      	str	r0, [r7, #12]
 800eab8:	60b9      	str	r1, [r7, #8]
 800eaba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	6a1b      	ldr	r3, [r3, #32]
 800eac0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	6a1b      	ldr	r3, [r3, #32]
 800eac6:	f023 0201 	bic.w	r2, r3, #1
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	699b      	ldr	r3, [r3, #24]
 800ead2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ead4:	693b      	ldr	r3, [r7, #16]
 800ead6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800eada:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	011b      	lsls	r3, r3, #4
 800eae0:	693a      	ldr	r2, [r7, #16]
 800eae2:	4313      	orrs	r3, r2
 800eae4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800eae6:	697b      	ldr	r3, [r7, #20]
 800eae8:	f023 030a 	bic.w	r3, r3, #10
 800eaec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800eaee:	697a      	ldr	r2, [r7, #20]
 800eaf0:	68bb      	ldr	r3, [r7, #8]
 800eaf2:	4313      	orrs	r3, r2
 800eaf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	693a      	ldr	r2, [r7, #16]
 800eafa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	697a      	ldr	r2, [r7, #20]
 800eb00:	621a      	str	r2, [r3, #32]
}
 800eb02:	bf00      	nop
 800eb04:	371c      	adds	r7, #28
 800eb06:	46bd      	mov	sp, r7
 800eb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb0c:	4770      	bx	lr

0800eb0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eb0e:	b480      	push	{r7}
 800eb10:	b087      	sub	sp, #28
 800eb12:	af00      	add	r7, sp, #0
 800eb14:	60f8      	str	r0, [r7, #12]
 800eb16:	60b9      	str	r1, [r7, #8]
 800eb18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	6a1b      	ldr	r3, [r3, #32]
 800eb1e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	6a1b      	ldr	r3, [r3, #32]
 800eb24:	f023 0210 	bic.w	r2, r3, #16
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	699b      	ldr	r3, [r3, #24]
 800eb30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800eb32:	693b      	ldr	r3, [r7, #16]
 800eb34:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800eb38:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	031b      	lsls	r3, r3, #12
 800eb3e:	693a      	ldr	r2, [r7, #16]
 800eb40:	4313      	orrs	r3, r2
 800eb42:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800eb4a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800eb4c:	68bb      	ldr	r3, [r7, #8]
 800eb4e:	011b      	lsls	r3, r3, #4
 800eb50:	697a      	ldr	r2, [r7, #20]
 800eb52:	4313      	orrs	r3, r2
 800eb54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	693a      	ldr	r2, [r7, #16]
 800eb5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	697a      	ldr	r2, [r7, #20]
 800eb60:	621a      	str	r2, [r3, #32]
}
 800eb62:	bf00      	nop
 800eb64:	371c      	adds	r7, #28
 800eb66:	46bd      	mov	sp, r7
 800eb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb6c:	4770      	bx	lr

0800eb6e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800eb6e:	b480      	push	{r7}
 800eb70:	b085      	sub	sp, #20
 800eb72:	af00      	add	r7, sp, #0
 800eb74:	6078      	str	r0, [r7, #4]
 800eb76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	689b      	ldr	r3, [r3, #8]
 800eb7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800eb84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800eb8a:	683a      	ldr	r2, [r7, #0]
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	4313      	orrs	r3, r2
 800eb90:	f043 0307 	orr.w	r3, r3, #7
 800eb94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	68fa      	ldr	r2, [r7, #12]
 800eb9a:	609a      	str	r2, [r3, #8]
}
 800eb9c:	bf00      	nop
 800eb9e:	3714      	adds	r7, #20
 800eba0:	46bd      	mov	sp, r7
 800eba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba6:	4770      	bx	lr

0800eba8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800eba8:	b480      	push	{r7}
 800ebaa:	b087      	sub	sp, #28
 800ebac:	af00      	add	r7, sp, #0
 800ebae:	60f8      	str	r0, [r7, #12]
 800ebb0:	60b9      	str	r1, [r7, #8]
 800ebb2:	607a      	str	r2, [r7, #4]
 800ebb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	689b      	ldr	r3, [r3, #8]
 800ebba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ebbc:	697b      	ldr	r3, [r7, #20]
 800ebbe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ebc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ebc4:	683b      	ldr	r3, [r7, #0]
 800ebc6:	021a      	lsls	r2, r3, #8
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	431a      	orrs	r2, r3
 800ebcc:	68bb      	ldr	r3, [r7, #8]
 800ebce:	4313      	orrs	r3, r2
 800ebd0:	697a      	ldr	r2, [r7, #20]
 800ebd2:	4313      	orrs	r3, r2
 800ebd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	697a      	ldr	r2, [r7, #20]
 800ebda:	609a      	str	r2, [r3, #8]
}
 800ebdc:	bf00      	nop
 800ebde:	371c      	adds	r7, #28
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe6:	4770      	bx	lr

0800ebe8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ebe8:	b480      	push	{r7}
 800ebea:	b087      	sub	sp, #28
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	60f8      	str	r0, [r7, #12]
 800ebf0:	60b9      	str	r1, [r7, #8]
 800ebf2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ebf4:	68bb      	ldr	r3, [r7, #8]
 800ebf6:	f003 031f 	and.w	r3, r3, #31
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	fa02 f303 	lsl.w	r3, r2, r3
 800ec00:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	6a1a      	ldr	r2, [r3, #32]
 800ec06:	697b      	ldr	r3, [r7, #20]
 800ec08:	43db      	mvns	r3, r3
 800ec0a:	401a      	ands	r2, r3
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	6a1a      	ldr	r2, [r3, #32]
 800ec14:	68bb      	ldr	r3, [r7, #8]
 800ec16:	f003 031f 	and.w	r3, r3, #31
 800ec1a:	6879      	ldr	r1, [r7, #4]
 800ec1c:	fa01 f303 	lsl.w	r3, r1, r3
 800ec20:	431a      	orrs	r2, r3
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	621a      	str	r2, [r3, #32]
}
 800ec26:	bf00      	nop
 800ec28:	371c      	adds	r7, #28
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec30:	4770      	bx	lr
	...

0800ec34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ec34:	b480      	push	{r7}
 800ec36:	b085      	sub	sp, #20
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
 800ec3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ec44:	2b01      	cmp	r3, #1
 800ec46:	d101      	bne.n	800ec4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ec48:	2302      	movs	r3, #2
 800ec4a:	e074      	b.n	800ed36 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2201      	movs	r2, #1
 800ec50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	2202      	movs	r2, #2
 800ec58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	685b      	ldr	r3, [r3, #4]
 800ec62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	689b      	ldr	r3, [r3, #8]
 800ec6a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	4a34      	ldr	r2, [pc, #208]	@ (800ed44 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ec72:	4293      	cmp	r3, r2
 800ec74:	d009      	beq.n	800ec8a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	4a33      	ldr	r2, [pc, #204]	@ (800ed48 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ec7c:	4293      	cmp	r3, r2
 800ec7e:	d004      	beq.n	800ec8a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	4a31      	ldr	r2, [pc, #196]	@ (800ed4c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ec86:	4293      	cmp	r3, r2
 800ec88:	d108      	bne.n	800ec9c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ec90:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ec92:	683b      	ldr	r3, [r7, #0]
 800ec94:	685b      	ldr	r3, [r3, #4]
 800ec96:	68fa      	ldr	r2, [r7, #12]
 800ec98:	4313      	orrs	r3, r2
 800ec9a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800eca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eca6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800eca8:	683b      	ldr	r3, [r7, #0]
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	68fa      	ldr	r2, [r7, #12]
 800ecae:	4313      	orrs	r3, r2
 800ecb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	68fa      	ldr	r2, [r7, #12]
 800ecb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	4a21      	ldr	r2, [pc, #132]	@ (800ed44 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ecc0:	4293      	cmp	r3, r2
 800ecc2:	d022      	beq.n	800ed0a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eccc:	d01d      	beq.n	800ed0a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	4a1f      	ldr	r2, [pc, #124]	@ (800ed50 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ecd4:	4293      	cmp	r3, r2
 800ecd6:	d018      	beq.n	800ed0a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	4a1d      	ldr	r2, [pc, #116]	@ (800ed54 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ecde:	4293      	cmp	r3, r2
 800ece0:	d013      	beq.n	800ed0a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	4a1c      	ldr	r2, [pc, #112]	@ (800ed58 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ece8:	4293      	cmp	r3, r2
 800ecea:	d00e      	beq.n	800ed0a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	4a15      	ldr	r2, [pc, #84]	@ (800ed48 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ecf2:	4293      	cmp	r3, r2
 800ecf4:	d009      	beq.n	800ed0a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	4a18      	ldr	r2, [pc, #96]	@ (800ed5c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ecfc:	4293      	cmp	r3, r2
 800ecfe:	d004      	beq.n	800ed0a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	4a11      	ldr	r2, [pc, #68]	@ (800ed4c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ed06:	4293      	cmp	r3, r2
 800ed08:	d10c      	bne.n	800ed24 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ed0a:	68bb      	ldr	r3, [r7, #8]
 800ed0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ed10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	689b      	ldr	r3, [r3, #8]
 800ed16:	68ba      	ldr	r2, [r7, #8]
 800ed18:	4313      	orrs	r3, r2
 800ed1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	68ba      	ldr	r2, [r7, #8]
 800ed22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	2201      	movs	r2, #1
 800ed28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	2200      	movs	r2, #0
 800ed30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ed34:	2300      	movs	r3, #0
}
 800ed36:	4618      	mov	r0, r3
 800ed38:	3714      	adds	r7, #20
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed40:	4770      	bx	lr
 800ed42:	bf00      	nop
 800ed44:	40012c00 	.word	0x40012c00
 800ed48:	40013400 	.word	0x40013400
 800ed4c:	40015000 	.word	0x40015000
 800ed50:	40000400 	.word	0x40000400
 800ed54:	40000800 	.word	0x40000800
 800ed58:	40000c00 	.word	0x40000c00
 800ed5c:	40014000 	.word	0x40014000

0800ed60 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ed60:	b480      	push	{r7}
 800ed62:	b085      	sub	sp, #20
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	6078      	str	r0, [r7, #4]
 800ed68:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ed6a:	2300      	movs	r3, #0
 800ed6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ed74:	2b01      	cmp	r3, #1
 800ed76:	d101      	bne.n	800ed7c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ed78:	2302      	movs	r3, #2
 800ed7a:	e078      	b.n	800ee6e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	2201      	movs	r2, #1
 800ed80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ed8a:	683b      	ldr	r3, [r7, #0]
 800ed8c:	68db      	ldr	r3, [r3, #12]
 800ed8e:	4313      	orrs	r3, r2
 800ed90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ed98:	683b      	ldr	r3, [r7, #0]
 800ed9a:	689b      	ldr	r3, [r3, #8]
 800ed9c:	4313      	orrs	r3, r2
 800ed9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800eda6:	683b      	ldr	r3, [r7, #0]
 800eda8:	685b      	ldr	r3, [r3, #4]
 800edaa:	4313      	orrs	r3, r2
 800edac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800edb4:	683b      	ldr	r3, [r7, #0]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	4313      	orrs	r3, r2
 800edba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800edc2:	683b      	ldr	r3, [r7, #0]
 800edc4:	691b      	ldr	r3, [r3, #16]
 800edc6:	4313      	orrs	r3, r2
 800edc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	695b      	ldr	r3, [r3, #20]
 800edd4:	4313      	orrs	r3, r2
 800edd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800edde:	683b      	ldr	r3, [r7, #0]
 800ede0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ede2:	4313      	orrs	r3, r2
 800ede4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800edec:	683b      	ldr	r3, [r7, #0]
 800edee:	699b      	ldr	r3, [r3, #24]
 800edf0:	041b      	lsls	r3, r3, #16
 800edf2:	4313      	orrs	r3, r2
 800edf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800edfc:	683b      	ldr	r3, [r7, #0]
 800edfe:	69db      	ldr	r3, [r3, #28]
 800ee00:	4313      	orrs	r3, r2
 800ee02:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	4a1c      	ldr	r2, [pc, #112]	@ (800ee7c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800ee0a:	4293      	cmp	r3, r2
 800ee0c:	d009      	beq.n	800ee22 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	4a1b      	ldr	r2, [pc, #108]	@ (800ee80 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800ee14:	4293      	cmp	r3, r2
 800ee16:	d004      	beq.n	800ee22 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	4a19      	ldr	r2, [pc, #100]	@ (800ee84 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800ee1e:	4293      	cmp	r3, r2
 800ee20:	d11c      	bne.n	800ee5c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800ee28:	683b      	ldr	r3, [r7, #0]
 800ee2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee2c:	051b      	lsls	r3, r3, #20
 800ee2e:	4313      	orrs	r3, r2
 800ee30:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ee38:	683b      	ldr	r3, [r7, #0]
 800ee3a:	6a1b      	ldr	r3, [r3, #32]
 800ee3c:	4313      	orrs	r3, r2
 800ee3e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ee46:	683b      	ldr	r3, [r7, #0]
 800ee48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee4a:	4313      	orrs	r3, r2
 800ee4c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800ee54:	683b      	ldr	r3, [r7, #0]
 800ee56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee58:	4313      	orrs	r3, r2
 800ee5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	68fa      	ldr	r2, [r7, #12]
 800ee62:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	2200      	movs	r2, #0
 800ee68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ee6c:	2300      	movs	r3, #0
}
 800ee6e:	4618      	mov	r0, r3
 800ee70:	3714      	adds	r7, #20
 800ee72:	46bd      	mov	sp, r7
 800ee74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee78:	4770      	bx	lr
 800ee7a:	bf00      	nop
 800ee7c:	40012c00 	.word	0x40012c00
 800ee80:	40013400 	.word	0x40013400
 800ee84:	40015000 	.word	0x40015000

0800ee88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ee88:	b480      	push	{r7}
 800ee8a:	b083      	sub	sp, #12
 800ee8c:	af00      	add	r7, sp, #0
 800ee8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ee90:	bf00      	nop
 800ee92:	370c      	adds	r7, #12
 800ee94:	46bd      	mov	sp, r7
 800ee96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee9a:	4770      	bx	lr

0800ee9c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ee9c:	b480      	push	{r7}
 800ee9e:	b083      	sub	sp, #12
 800eea0:	af00      	add	r7, sp, #0
 800eea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800eea4:	bf00      	nop
 800eea6:	370c      	adds	r7, #12
 800eea8:	46bd      	mov	sp, r7
 800eeaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeae:	4770      	bx	lr

0800eeb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800eeb0:	b480      	push	{r7}
 800eeb2:	b083      	sub	sp, #12
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800eeb8:	bf00      	nop
 800eeba:	370c      	adds	r7, #12
 800eebc:	46bd      	mov	sp, r7
 800eebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec2:	4770      	bx	lr

0800eec4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800eec4:	b480      	push	{r7}
 800eec6:	b083      	sub	sp, #12
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800eecc:	bf00      	nop
 800eece:	370c      	adds	r7, #12
 800eed0:	46bd      	mov	sp, r7
 800eed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed6:	4770      	bx	lr

0800eed8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800eed8:	b480      	push	{r7}
 800eeda:	b083      	sub	sp, #12
 800eedc:	af00      	add	r7, sp, #0
 800eede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800eee0:	bf00      	nop
 800eee2:	370c      	adds	r7, #12
 800eee4:	46bd      	mov	sp, r7
 800eee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeea:	4770      	bx	lr

0800eeec <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800eeec:	b480      	push	{r7}
 800eeee:	b083      	sub	sp, #12
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800eef4:	bf00      	nop
 800eef6:	370c      	adds	r7, #12
 800eef8:	46bd      	mov	sp, r7
 800eefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefe:	4770      	bx	lr

0800ef00 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ef00:	b480      	push	{r7}
 800ef02:	b083      	sub	sp, #12
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ef08:	bf00      	nop
 800ef0a:	370c      	adds	r7, #12
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef12:	4770      	bx	lr

0800ef14 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b082      	sub	sp, #8
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d101      	bne.n	800ef26 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800ef22:	2301      	movs	r3, #1
 800ef24:	e04a      	b.n	800efbc <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d106      	bne.n	800ef3e <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	2200      	movs	r2, #0
 800ef34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ef38:	6878      	ldr	r0, [r7, #4]
 800ef3a:	f7f9 fded 	bl	8008b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	2224      	movs	r2, #36	@ 0x24
 800ef42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	681a      	ldr	r2, [r3, #0]
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	f022 0201 	bic.w	r2, r2, #1
 800ef54:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d002      	beq.n	800ef64 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ef5e:	6878      	ldr	r0, [r7, #4]
 800ef60:	f001 f8a2 	bl	80100a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ef64:	6878      	ldr	r0, [r7, #4]
 800ef66:	f000 fda3 	bl	800fab0 <UART_SetConfig>
 800ef6a:	4603      	mov	r3, r0
 800ef6c:	2b01      	cmp	r3, #1
 800ef6e:	d101      	bne.n	800ef74 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 800ef70:	2301      	movs	r3, #1
 800ef72:	e023      	b.n	800efbc <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	685a      	ldr	r2, [r3, #4]
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ef82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	689a      	ldr	r2, [r3, #8]
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800ef92:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	689a      	ldr	r2, [r3, #8]
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	f042 0208 	orr.w	r2, r2, #8
 800efa2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	681a      	ldr	r2, [r3, #0]
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	f042 0201 	orr.w	r2, r2, #1
 800efb2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800efb4:	6878      	ldr	r0, [r7, #4]
 800efb6:	f001 f919 	bl	80101ec <UART_CheckIdleState>
 800efba:	4603      	mov	r3, r0
}
 800efbc:	4618      	mov	r0, r3
 800efbe:	3708      	adds	r7, #8
 800efc0:	46bd      	mov	sp, r7
 800efc2:	bd80      	pop	{r7, pc}

0800efc4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b08a      	sub	sp, #40	@ 0x28
 800efc8:	af00      	add	r7, sp, #0
 800efca:	60f8      	str	r0, [r7, #12]
 800efcc:	60b9      	str	r1, [r7, #8]
 800efce:	4613      	mov	r3, r2
 800efd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800efd8:	2b20      	cmp	r3, #32
 800efda:	d167      	bne.n	800f0ac <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800efdc:	68bb      	ldr	r3, [r7, #8]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d002      	beq.n	800efe8 <HAL_UART_Transmit_DMA+0x24>
 800efe2:	88fb      	ldrh	r3, [r7, #6]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d101      	bne.n	800efec <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800efe8:	2301      	movs	r3, #1
 800efea:	e060      	b.n	800f0ae <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	68ba      	ldr	r2, [r7, #8]
 800eff0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	88fa      	ldrh	r2, [r7, #6]
 800eff6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	88fa      	ldrh	r2, [r7, #6]
 800effe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	2200      	movs	r2, #0
 800f006:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	2221      	movs	r2, #33	@ 0x21
 800f00e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f016:	2b00      	cmp	r3, #0
 800f018:	d028      	beq.n	800f06c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f01e:	4a26      	ldr	r2, [pc, #152]	@ (800f0b8 <HAL_UART_Transmit_DMA+0xf4>)
 800f020:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f026:	4a25      	ldr	r2, [pc, #148]	@ (800f0bc <HAL_UART_Transmit_DMA+0xf8>)
 800f028:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f02e:	4a24      	ldr	r2, [pc, #144]	@ (800f0c0 <HAL_UART_Transmit_DMA+0xfc>)
 800f030:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f036:	2200      	movs	r2, #0
 800f038:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f042:	4619      	mov	r1, r3
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	3328      	adds	r3, #40	@ 0x28
 800f04a:	461a      	mov	r2, r3
 800f04c:	88fb      	ldrh	r3, [r7, #6]
 800f04e:	f7fc f821 	bl	800b094 <HAL_DMA_Start_IT>
 800f052:	4603      	mov	r3, r0
 800f054:	2b00      	cmp	r3, #0
 800f056:	d009      	beq.n	800f06c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	2210      	movs	r2, #16
 800f05c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	2220      	movs	r2, #32
 800f064:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800f068:	2301      	movs	r3, #1
 800f06a:	e020      	b.n	800f0ae <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	2240      	movs	r2, #64	@ 0x40
 800f072:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	3308      	adds	r3, #8
 800f07a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f07c:	697b      	ldr	r3, [r7, #20]
 800f07e:	e853 3f00 	ldrex	r3, [r3]
 800f082:	613b      	str	r3, [r7, #16]
   return(result);
 800f084:	693b      	ldr	r3, [r7, #16]
 800f086:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f08a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	3308      	adds	r3, #8
 800f092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f094:	623a      	str	r2, [r7, #32]
 800f096:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f098:	69f9      	ldr	r1, [r7, #28]
 800f09a:	6a3a      	ldr	r2, [r7, #32]
 800f09c:	e841 2300 	strex	r3, r2, [r1]
 800f0a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800f0a2:	69bb      	ldr	r3, [r7, #24]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d1e5      	bne.n	800f074 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	e000      	b.n	800f0ae <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800f0ac:	2302      	movs	r3, #2
  }
}
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	3728      	adds	r7, #40	@ 0x28
 800f0b2:	46bd      	mov	sp, r7
 800f0b4:	bd80      	pop	{r7, pc}
 800f0b6:	bf00      	nop
 800f0b8:	080106b7 	.word	0x080106b7
 800f0bc:	08010751 	.word	0x08010751
 800f0c0:	080108d7 	.word	0x080108d7

0800f0c4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f0c4:	b580      	push	{r7, lr}
 800f0c6:	b08a      	sub	sp, #40	@ 0x28
 800f0c8:	af00      	add	r7, sp, #0
 800f0ca:	60f8      	str	r0, [r7, #12]
 800f0cc:	60b9      	str	r1, [r7, #8]
 800f0ce:	4613      	mov	r3, r2
 800f0d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f0d8:	2b20      	cmp	r3, #32
 800f0da:	d137      	bne.n	800f14c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800f0dc:	68bb      	ldr	r3, [r7, #8]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d002      	beq.n	800f0e8 <HAL_UART_Receive_DMA+0x24>
 800f0e2:	88fb      	ldrh	r3, [r7, #6]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d101      	bne.n	800f0ec <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800f0e8:	2301      	movs	r3, #1
 800f0ea:	e030      	b.n	800f14e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	4a18      	ldr	r2, [pc, #96]	@ (800f158 <HAL_UART_Receive_DMA+0x94>)
 800f0f8:	4293      	cmp	r3, r2
 800f0fa:	d01f      	beq.n	800f13c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	685b      	ldr	r3, [r3, #4]
 800f102:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f106:	2b00      	cmp	r3, #0
 800f108:	d018      	beq.n	800f13c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f110:	697b      	ldr	r3, [r7, #20]
 800f112:	e853 3f00 	ldrex	r3, [r3]
 800f116:	613b      	str	r3, [r7, #16]
   return(result);
 800f118:	693b      	ldr	r3, [r7, #16]
 800f11a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f11e:	627b      	str	r3, [r7, #36]	@ 0x24
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	461a      	mov	r2, r3
 800f126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f128:	623b      	str	r3, [r7, #32]
 800f12a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f12c:	69f9      	ldr	r1, [r7, #28]
 800f12e:	6a3a      	ldr	r2, [r7, #32]
 800f130:	e841 2300 	strex	r3, r2, [r1]
 800f134:	61bb      	str	r3, [r7, #24]
   return(result);
 800f136:	69bb      	ldr	r3, [r7, #24]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d1e6      	bne.n	800f10a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800f13c:	88fb      	ldrh	r3, [r7, #6]
 800f13e:	461a      	mov	r2, r3
 800f140:	68b9      	ldr	r1, [r7, #8]
 800f142:	68f8      	ldr	r0, [r7, #12]
 800f144:	f001 f96a 	bl	801041c <UART_Start_Receive_DMA>
 800f148:	4603      	mov	r3, r0
 800f14a:	e000      	b.n	800f14e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800f14c:	2302      	movs	r3, #2
  }
}
 800f14e:	4618      	mov	r0, r3
 800f150:	3728      	adds	r7, #40	@ 0x28
 800f152:	46bd      	mov	sp, r7
 800f154:	bd80      	pop	{r7, pc}
 800f156:	bf00      	nop
 800f158:	40008000 	.word	0x40008000

0800f15c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800f15c:	b580      	push	{r7, lr}
 800f15e:	b090      	sub	sp, #64	@ 0x40
 800f160:	af00      	add	r7, sp, #0
 800f162:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f16a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f172:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	689b      	ldr	r3, [r3, #8]
 800f17a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f17e:	2b80      	cmp	r3, #128	@ 0x80
 800f180:	d139      	bne.n	800f1f6 <HAL_UART_DMAStop+0x9a>
 800f182:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f184:	2b21      	cmp	r3, #33	@ 0x21
 800f186:	d136      	bne.n	800f1f6 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	3308      	adds	r3, #8
 800f18e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f190:	6a3b      	ldr	r3, [r7, #32]
 800f192:	e853 3f00 	ldrex	r3, [r3]
 800f196:	61fb      	str	r3, [r7, #28]
   return(result);
 800f198:	69fb      	ldr	r3, [r7, #28]
 800f19a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f19e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	3308      	adds	r3, #8
 800f1a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f1a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f1aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f1ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f1b0:	e841 2300 	strex	r3, r2, [r1]
 800f1b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d1e5      	bne.n	800f188 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d015      	beq.n	800f1f0 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f1c8:	4618      	mov	r0, r3
 800f1ca:	f7fb ffde 	bl	800b18a <HAL_DMA_Abort>
 800f1ce:	4603      	mov	r3, r0
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d00d      	beq.n	800f1f0 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f1d8:	4618      	mov	r0, r3
 800f1da:	f7fc f945 	bl	800b468 <HAL_DMA_GetError>
 800f1de:	4603      	mov	r3, r0
 800f1e0:	2b20      	cmp	r3, #32
 800f1e2:	d105      	bne.n	800f1f0 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	2210      	movs	r2, #16
 800f1e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800f1ec:	2303      	movs	r3, #3
 800f1ee:	e047      	b.n	800f280 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800f1f0:	6878      	ldr	r0, [r7, #4]
 800f1f2:	f001 f9b9 	bl	8010568 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	689b      	ldr	r3, [r3, #8]
 800f1fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f200:	2b40      	cmp	r3, #64	@ 0x40
 800f202:	d13c      	bne.n	800f27e <HAL_UART_DMAStop+0x122>
 800f204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f206:	2b22      	cmp	r3, #34	@ 0x22
 800f208:	d139      	bne.n	800f27e <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	3308      	adds	r3, #8
 800f210:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	e853 3f00 	ldrex	r3, [r3]
 800f218:	60bb      	str	r3, [r7, #8]
   return(result);
 800f21a:	68bb      	ldr	r3, [r7, #8]
 800f21c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f220:	633b      	str	r3, [r7, #48]	@ 0x30
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	3308      	adds	r3, #8
 800f228:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f22a:	61ba      	str	r2, [r7, #24]
 800f22c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f22e:	6979      	ldr	r1, [r7, #20]
 800f230:	69ba      	ldr	r2, [r7, #24]
 800f232:	e841 2300 	strex	r3, r2, [r1]
 800f236:	613b      	str	r3, [r7, #16]
   return(result);
 800f238:	693b      	ldr	r3, [r7, #16]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d1e5      	bne.n	800f20a <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f244:	2b00      	cmp	r3, #0
 800f246:	d017      	beq.n	800f278 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f24e:	4618      	mov	r0, r3
 800f250:	f7fb ff9b 	bl	800b18a <HAL_DMA_Abort>
 800f254:	4603      	mov	r3, r0
 800f256:	2b00      	cmp	r3, #0
 800f258:	d00e      	beq.n	800f278 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f260:	4618      	mov	r0, r3
 800f262:	f7fc f901 	bl	800b468 <HAL_DMA_GetError>
 800f266:	4603      	mov	r3, r0
 800f268:	2b20      	cmp	r3, #32
 800f26a:	d105      	bne.n	800f278 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	2210      	movs	r2, #16
 800f270:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800f274:	2303      	movs	r3, #3
 800f276:	e003      	b.n	800f280 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800f278:	6878      	ldr	r0, [r7, #4]
 800f27a:	f001 f9b6 	bl	80105ea <UART_EndRxTransfer>
  }

  return HAL_OK;
 800f27e:	2300      	movs	r3, #0
}
 800f280:	4618      	mov	r0, r3
 800f282:	3740      	adds	r7, #64	@ 0x40
 800f284:	46bd      	mov	sp, r7
 800f286:	bd80      	pop	{r7, pc}

0800f288 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f288:	b580      	push	{r7, lr}
 800f28a:	b0ba      	sub	sp, #232	@ 0xe8
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	69db      	ldr	r3, [r3, #28]
 800f296:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	689b      	ldr	r3, [r3, #8]
 800f2aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f2ae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f2b2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f2b6:	4013      	ands	r3, r2
 800f2b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f2bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d11b      	bne.n	800f2fc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f2c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f2c8:	f003 0320 	and.w	r3, r3, #32
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d015      	beq.n	800f2fc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f2d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f2d4:	f003 0320 	and.w	r3, r3, #32
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d105      	bne.n	800f2e8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f2dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f2e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d009      	beq.n	800f2fc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	f000 8300 	beq.w	800f8f2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f2f6:	6878      	ldr	r0, [r7, #4]
 800f2f8:	4798      	blx	r3
      }
      return;
 800f2fa:	e2fa      	b.n	800f8f2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f2fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f300:	2b00      	cmp	r3, #0
 800f302:	f000 8123 	beq.w	800f54c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f306:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f30a:	4b8d      	ldr	r3, [pc, #564]	@ (800f540 <HAL_UART_IRQHandler+0x2b8>)
 800f30c:	4013      	ands	r3, r2
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d106      	bne.n	800f320 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f312:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f316:	4b8b      	ldr	r3, [pc, #556]	@ (800f544 <HAL_UART_IRQHandler+0x2bc>)
 800f318:	4013      	ands	r3, r2
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	f000 8116 	beq.w	800f54c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f324:	f003 0301 	and.w	r3, r3, #1
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d011      	beq.n	800f350 <HAL_UART_IRQHandler+0xc8>
 800f32c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f330:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f334:	2b00      	cmp	r3, #0
 800f336:	d00b      	beq.n	800f350 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	2201      	movs	r2, #1
 800f33e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f346:	f043 0201 	orr.w	r2, r3, #1
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f354:	f003 0302 	and.w	r3, r3, #2
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d011      	beq.n	800f380 <HAL_UART_IRQHandler+0xf8>
 800f35c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f360:	f003 0301 	and.w	r3, r3, #1
 800f364:	2b00      	cmp	r3, #0
 800f366:	d00b      	beq.n	800f380 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	2202      	movs	r2, #2
 800f36e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f376:	f043 0204 	orr.w	r2, r3, #4
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f384:	f003 0304 	and.w	r3, r3, #4
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d011      	beq.n	800f3b0 <HAL_UART_IRQHandler+0x128>
 800f38c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f390:	f003 0301 	and.w	r3, r3, #1
 800f394:	2b00      	cmp	r3, #0
 800f396:	d00b      	beq.n	800f3b0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	2204      	movs	r2, #4
 800f39e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3a6:	f043 0202 	orr.w	r2, r3, #2
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f3b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3b4:	f003 0308 	and.w	r3, r3, #8
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d017      	beq.n	800f3ec <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f3bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3c0:	f003 0320 	and.w	r3, r3, #32
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d105      	bne.n	800f3d4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f3c8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f3cc:	4b5c      	ldr	r3, [pc, #368]	@ (800f540 <HAL_UART_IRQHandler+0x2b8>)
 800f3ce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d00b      	beq.n	800f3ec <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	2208      	movs	r2, #8
 800f3da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3e2:	f043 0208 	orr.w	r2, r3, #8
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f3ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d012      	beq.n	800f41e <HAL_UART_IRQHandler+0x196>
 800f3f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f400:	2b00      	cmp	r3, #0
 800f402:	d00c      	beq.n	800f41e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f40c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f414:	f043 0220 	orr.w	r2, r3, #32
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f424:	2b00      	cmp	r3, #0
 800f426:	f000 8266 	beq.w	800f8f6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f42a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f42e:	f003 0320 	and.w	r3, r3, #32
 800f432:	2b00      	cmp	r3, #0
 800f434:	d013      	beq.n	800f45e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f436:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f43a:	f003 0320 	and.w	r3, r3, #32
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d105      	bne.n	800f44e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f442:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f446:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d007      	beq.n	800f45e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f452:	2b00      	cmp	r3, #0
 800f454:	d003      	beq.n	800f45e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f45a:	6878      	ldr	r0, [r7, #4]
 800f45c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f464:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	689b      	ldr	r3, [r3, #8]
 800f46e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f472:	2b40      	cmp	r3, #64	@ 0x40
 800f474:	d005      	beq.n	800f482 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f476:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f47a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d054      	beq.n	800f52c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f482:	6878      	ldr	r0, [r7, #4]
 800f484:	f001 f8b1 	bl	80105ea <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	689b      	ldr	r3, [r3, #8]
 800f48e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f492:	2b40      	cmp	r3, #64	@ 0x40
 800f494:	d146      	bne.n	800f524 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	3308      	adds	r3, #8
 800f49c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f4a4:	e853 3f00 	ldrex	r3, [r3]
 800f4a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f4ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f4b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f4b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	3308      	adds	r3, #8
 800f4be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f4c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f4c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f4ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f4d2:	e841 2300 	strex	r3, r2, [r1]
 800f4d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f4da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d1d9      	bne.n	800f496 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d017      	beq.n	800f51c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4f2:	4a15      	ldr	r2, [pc, #84]	@ (800f548 <HAL_UART_IRQHandler+0x2c0>)
 800f4f4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	f7fb fe9d 	bl	800b23c <HAL_DMA_Abort_IT>
 800f502:	4603      	mov	r3, r0
 800f504:	2b00      	cmp	r3, #0
 800f506:	d019      	beq.n	800f53c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f50e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f510:	687a      	ldr	r2, [r7, #4]
 800f512:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f516:	4610      	mov	r0, r2
 800f518:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f51a:	e00f      	b.n	800f53c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f51c:	6878      	ldr	r0, [r7, #4]
 800f51e:	f000 fa09 	bl	800f934 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f522:	e00b      	b.n	800f53c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f524:	6878      	ldr	r0, [r7, #4]
 800f526:	f000 fa05 	bl	800f934 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f52a:	e007      	b.n	800f53c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f52c:	6878      	ldr	r0, [r7, #4]
 800f52e:	f000 fa01 	bl	800f934 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	2200      	movs	r2, #0
 800f536:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f53a:	e1dc      	b.n	800f8f6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f53c:	bf00      	nop
    return;
 800f53e:	e1da      	b.n	800f8f6 <HAL_UART_IRQHandler+0x66e>
 800f540:	10000001 	.word	0x10000001
 800f544:	04000120 	.word	0x04000120
 800f548:	08010957 	.word	0x08010957

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f550:	2b01      	cmp	r3, #1
 800f552:	f040 8170 	bne.w	800f836 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f55a:	f003 0310 	and.w	r3, r3, #16
 800f55e:	2b00      	cmp	r3, #0
 800f560:	f000 8169 	beq.w	800f836 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f568:	f003 0310 	and.w	r3, r3, #16
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	f000 8162 	beq.w	800f836 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	2210      	movs	r2, #16
 800f578:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	689b      	ldr	r3, [r3, #8]
 800f580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f584:	2b40      	cmp	r3, #64	@ 0x40
 800f586:	f040 80d8 	bne.w	800f73a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	685b      	ldr	r3, [r3, #4]
 800f594:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f598:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	f000 80af 	beq.w	800f700 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f5a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f5ac:	429a      	cmp	r2, r3
 800f5ae:	f080 80a7 	bcs.w	800f700 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f5b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	f003 0320 	and.w	r3, r3, #32
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	f040 8087 	bne.w	800f6de <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f5dc:	e853 3f00 	ldrex	r3, [r3]
 800f5e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f5e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f5e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f5ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	461a      	mov	r2, r3
 800f5f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f5fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f5fe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f602:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f606:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f60a:	e841 2300 	strex	r3, r2, [r1]
 800f60e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f612:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f616:	2b00      	cmp	r3, #0
 800f618:	d1da      	bne.n	800f5d0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	3308      	adds	r3, #8
 800f620:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f622:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f624:	e853 3f00 	ldrex	r3, [r3]
 800f628:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f62a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f62c:	f023 0301 	bic.w	r3, r3, #1
 800f630:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	3308      	adds	r3, #8
 800f63a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f63e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f642:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f644:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f646:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f64a:	e841 2300 	strex	r3, r2, [r1]
 800f64e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f650:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f652:	2b00      	cmp	r3, #0
 800f654:	d1e1      	bne.n	800f61a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	3308      	adds	r3, #8
 800f65c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f65e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f660:	e853 3f00 	ldrex	r3, [r3]
 800f664:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f666:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f668:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f66c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	3308      	adds	r3, #8
 800f676:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f67a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f67c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f67e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f680:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f682:	e841 2300 	strex	r3, r2, [r1]
 800f686:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f688:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d1e3      	bne.n	800f656 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	2220      	movs	r2, #32
 800f692:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	2200      	movs	r2, #0
 800f69a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6a4:	e853 3f00 	ldrex	r3, [r3]
 800f6a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f6aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f6ac:	f023 0310 	bic.w	r3, r3, #16
 800f6b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	461a      	mov	r2, r3
 800f6ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6be:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f6c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f6c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f6c6:	e841 2300 	strex	r3, r2, [r1]
 800f6ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f6cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d1e4      	bne.n	800f69c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f6d8:	4618      	mov	r0, r3
 800f6da:	f7fb fd56 	bl	800b18a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	2202      	movs	r2, #2
 800f6e2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f6f0:	b29b      	uxth	r3, r3
 800f6f2:	1ad3      	subs	r3, r2, r3
 800f6f4:	b29b      	uxth	r3, r3
 800f6f6:	4619      	mov	r1, r3
 800f6f8:	6878      	ldr	r0, [r7, #4]
 800f6fa:	f000 f925 	bl	800f948 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f6fe:	e0fc      	b.n	800f8fa <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f706:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f70a:	429a      	cmp	r2, r3
 800f70c:	f040 80f5 	bne.w	800f8fa <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	f003 0320 	and.w	r3, r3, #32
 800f71e:	2b20      	cmp	r3, #32
 800f720:	f040 80eb 	bne.w	800f8fa <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	2202      	movs	r2, #2
 800f728:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f730:	4619      	mov	r1, r3
 800f732:	6878      	ldr	r0, [r7, #4]
 800f734:	f000 f908 	bl	800f948 <HAL_UARTEx_RxEventCallback>
      return;
 800f738:	e0df      	b.n	800f8fa <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f746:	b29b      	uxth	r3, r3
 800f748:	1ad3      	subs	r3, r2, r3
 800f74a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f754:	b29b      	uxth	r3, r3
 800f756:	2b00      	cmp	r3, #0
 800f758:	f000 80d1 	beq.w	800f8fe <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800f75c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f760:	2b00      	cmp	r3, #0
 800f762:	f000 80cc 	beq.w	800f8fe <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f76e:	e853 3f00 	ldrex	r3, [r3]
 800f772:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f776:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f77a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	461a      	mov	r2, r3
 800f784:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f788:	647b      	str	r3, [r7, #68]	@ 0x44
 800f78a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f78c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f78e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f790:	e841 2300 	strex	r3, r2, [r1]
 800f794:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d1e4      	bne.n	800f766 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	3308      	adds	r3, #8
 800f7a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7a6:	e853 3f00 	ldrex	r3, [r3]
 800f7aa:	623b      	str	r3, [r7, #32]
   return(result);
 800f7ac:	6a3b      	ldr	r3, [r7, #32]
 800f7ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f7b2:	f023 0301 	bic.w	r3, r3, #1
 800f7b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	3308      	adds	r3, #8
 800f7c0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f7c4:	633a      	str	r2, [r7, #48]	@ 0x30
 800f7c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f7ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f7cc:	e841 2300 	strex	r3, r2, [r1]
 800f7d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f7d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d1e1      	bne.n	800f79c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	2220      	movs	r2, #32
 800f7dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	2200      	movs	r2, #0
 800f7e4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	2200      	movs	r2, #0
 800f7ea:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7f2:	693b      	ldr	r3, [r7, #16]
 800f7f4:	e853 3f00 	ldrex	r3, [r3]
 800f7f8:	60fb      	str	r3, [r7, #12]
   return(result);
 800f7fa:	68fb      	ldr	r3, [r7, #12]
 800f7fc:	f023 0310 	bic.w	r3, r3, #16
 800f800:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	461a      	mov	r2, r3
 800f80a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f80e:	61fb      	str	r3, [r7, #28]
 800f810:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f812:	69b9      	ldr	r1, [r7, #24]
 800f814:	69fa      	ldr	r2, [r7, #28]
 800f816:	e841 2300 	strex	r3, r2, [r1]
 800f81a:	617b      	str	r3, [r7, #20]
   return(result);
 800f81c:	697b      	ldr	r3, [r7, #20]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d1e4      	bne.n	800f7ec <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	2202      	movs	r2, #2
 800f826:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f828:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f82c:	4619      	mov	r1, r3
 800f82e:	6878      	ldr	r0, [r7, #4]
 800f830:	f000 f88a 	bl	800f948 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f834:	e063      	b.n	800f8fe <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f83a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d00e      	beq.n	800f860 <HAL_UART_IRQHandler+0x5d8>
 800f842:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f846:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d008      	beq.n	800f860 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f856:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f858:	6878      	ldr	r0, [r7, #4]
 800f85a:	f001 f8b9 	bl	80109d0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f85e:	e051      	b.n	800f904 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f864:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d014      	beq.n	800f896 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f86c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f870:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f874:	2b00      	cmp	r3, #0
 800f876:	d105      	bne.n	800f884 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f878:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f87c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f880:	2b00      	cmp	r3, #0
 800f882:	d008      	beq.n	800f896 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d03a      	beq.n	800f902 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f890:	6878      	ldr	r0, [r7, #4]
 800f892:	4798      	blx	r3
    }
    return;
 800f894:	e035      	b.n	800f902 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f89a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d009      	beq.n	800f8b6 <HAL_UART_IRQHandler+0x62e>
 800f8a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d003      	beq.n	800f8b6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800f8ae:	6878      	ldr	r0, [r7, #4]
 800f8b0:	f001 f863 	bl	801097a <UART_EndTransmit_IT>
    return;
 800f8b4:	e026      	b.n	800f904 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f8b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d009      	beq.n	800f8d6 <HAL_UART_IRQHandler+0x64e>
 800f8c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8c6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d003      	beq.n	800f8d6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f8ce:	6878      	ldr	r0, [r7, #4]
 800f8d0:	f001 f892 	bl	80109f8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f8d4:	e016      	b.n	800f904 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f8d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d010      	beq.n	800f904 <HAL_UART_IRQHandler+0x67c>
 800f8e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	da0c      	bge.n	800f904 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f8ea:	6878      	ldr	r0, [r7, #4]
 800f8ec:	f001 f87a 	bl	80109e4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f8f0:	e008      	b.n	800f904 <HAL_UART_IRQHandler+0x67c>
      return;
 800f8f2:	bf00      	nop
 800f8f4:	e006      	b.n	800f904 <HAL_UART_IRQHandler+0x67c>
    return;
 800f8f6:	bf00      	nop
 800f8f8:	e004      	b.n	800f904 <HAL_UART_IRQHandler+0x67c>
      return;
 800f8fa:	bf00      	nop
 800f8fc:	e002      	b.n	800f904 <HAL_UART_IRQHandler+0x67c>
      return;
 800f8fe:	bf00      	nop
 800f900:	e000      	b.n	800f904 <HAL_UART_IRQHandler+0x67c>
    return;
 800f902:	bf00      	nop
  }
}
 800f904:	37e8      	adds	r7, #232	@ 0xe8
 800f906:	46bd      	mov	sp, r7
 800f908:	bd80      	pop	{r7, pc}
 800f90a:	bf00      	nop

0800f90c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f90c:	b480      	push	{r7}
 800f90e:	b083      	sub	sp, #12
 800f910:	af00      	add	r7, sp, #0
 800f912:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f914:	bf00      	nop
 800f916:	370c      	adds	r7, #12
 800f918:	46bd      	mov	sp, r7
 800f91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f91e:	4770      	bx	lr

0800f920 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f920:	b480      	push	{r7}
 800f922:	b083      	sub	sp, #12
 800f924:	af00      	add	r7, sp, #0
 800f926:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800f928:	bf00      	nop
 800f92a:	370c      	adds	r7, #12
 800f92c:	46bd      	mov	sp, r7
 800f92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f932:	4770      	bx	lr

0800f934 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f934:	b480      	push	{r7}
 800f936:	b083      	sub	sp, #12
 800f938:	af00      	add	r7, sp, #0
 800f93a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f93c:	bf00      	nop
 800f93e:	370c      	adds	r7, #12
 800f940:	46bd      	mov	sp, r7
 800f942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f946:	4770      	bx	lr

0800f948 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f948:	b480      	push	{r7}
 800f94a:	b083      	sub	sp, #12
 800f94c:	af00      	add	r7, sp, #0
 800f94e:	6078      	str	r0, [r7, #4]
 800f950:	460b      	mov	r3, r1
 800f952:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f954:	bf00      	nop
 800f956:	370c      	adds	r7, #12
 800f958:	46bd      	mov	sp, r7
 800f95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95e:	4770      	bx	lr

0800f960 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800f960:	b480      	push	{r7}
 800f962:	b08f      	sub	sp, #60	@ 0x3c
 800f964:	af00      	add	r7, sp, #0
 800f966:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f96e:	2b01      	cmp	r3, #1
 800f970:	d101      	bne.n	800f976 <HAL_HalfDuplex_EnableTransmitter+0x16>
 800f972:	2302      	movs	r3, #2
 800f974:	e042      	b.n	800f9fc <HAL_HalfDuplex_EnableTransmitter+0x9c>
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	2201      	movs	r2, #1
 800f97a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	2224      	movs	r2, #36	@ 0x24
 800f982:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	681b      	ldr	r3, [r3, #0]
 800f98a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f98c:	6a3b      	ldr	r3, [r7, #32]
 800f98e:	e853 3f00 	ldrex	r3, [r3]
 800f992:	61fb      	str	r3, [r7, #28]
   return(result);
 800f994:	69fb      	ldr	r3, [r7, #28]
 800f996:	f023 030c 	bic.w	r3, r3, #12
 800f99a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	461a      	mov	r2, r3
 800f9a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f9a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f9a6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f9aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f9ac:	e841 2300 	strex	r3, r2, [r1]
 800f9b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f9b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d1e6      	bne.n	800f986 <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	e853 3f00 	ldrex	r3, [r3]
 800f9c4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f9c6:	68bb      	ldr	r3, [r7, #8]
 800f9c8:	f043 0308 	orr.w	r3, r3, #8
 800f9cc:	633b      	str	r3, [r7, #48]	@ 0x30
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	461a      	mov	r2, r3
 800f9d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9d6:	61bb      	str	r3, [r7, #24]
 800f9d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9da:	6979      	ldr	r1, [r7, #20]
 800f9dc:	69ba      	ldr	r2, [r7, #24]
 800f9de:	e841 2300 	strex	r3, r2, [r1]
 800f9e2:	613b      	str	r3, [r7, #16]
   return(result);
 800f9e4:	693b      	ldr	r3, [r7, #16]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d1e6      	bne.n	800f9b8 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	2220      	movs	r2, #32
 800f9ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	2200      	movs	r2, #0
 800f9f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f9fa:	2300      	movs	r3, #0
}
 800f9fc:	4618      	mov	r0, r3
 800f9fe:	373c      	adds	r7, #60	@ 0x3c
 800fa00:	46bd      	mov	sp, r7
 800fa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa06:	4770      	bx	lr

0800fa08 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 800fa08:	b480      	push	{r7}
 800fa0a:	b08f      	sub	sp, #60	@ 0x3c
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fa16:	2b01      	cmp	r3, #1
 800fa18:	d101      	bne.n	800fa1e <HAL_HalfDuplex_EnableReceiver+0x16>
 800fa1a:	2302      	movs	r3, #2
 800fa1c:	e042      	b.n	800faa4 <HAL_HalfDuplex_EnableReceiver+0x9c>
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	2201      	movs	r2, #1
 800fa22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	2224      	movs	r2, #36	@ 0x24
 800fa2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa34:	6a3b      	ldr	r3, [r7, #32]
 800fa36:	e853 3f00 	ldrex	r3, [r3]
 800fa3a:	61fb      	str	r3, [r7, #28]
   return(result);
 800fa3c:	69fb      	ldr	r3, [r7, #28]
 800fa3e:	f023 030c 	bic.w	r3, r3, #12
 800fa42:	637b      	str	r3, [r7, #52]	@ 0x34
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	461a      	mov	r2, r3
 800fa4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fa4e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fa52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fa54:	e841 2300 	strex	r3, r2, [r1]
 800fa58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fa5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d1e6      	bne.n	800fa2e <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	e853 3f00 	ldrex	r3, [r3]
 800fa6c:	60bb      	str	r3, [r7, #8]
   return(result);
 800fa6e:	68bb      	ldr	r3, [r7, #8]
 800fa70:	f043 0304 	orr.w	r3, r3, #4
 800fa74:	633b      	str	r3, [r7, #48]	@ 0x30
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	461a      	mov	r2, r3
 800fa7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa7e:	61bb      	str	r3, [r7, #24]
 800fa80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa82:	6979      	ldr	r1, [r7, #20]
 800fa84:	69ba      	ldr	r2, [r7, #24]
 800fa86:	e841 2300 	strex	r3, r2, [r1]
 800fa8a:	613b      	str	r3, [r7, #16]
   return(result);
 800fa8c:	693b      	ldr	r3, [r7, #16]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d1e6      	bne.n	800fa60 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	2220      	movs	r2, #32
 800fa96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	2200      	movs	r2, #0
 800fa9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800faa2:	2300      	movs	r3, #0
}
 800faa4:	4618      	mov	r0, r3
 800faa6:	373c      	adds	r7, #60	@ 0x3c
 800faa8:	46bd      	mov	sp, r7
 800faaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faae:	4770      	bx	lr

0800fab0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fab4:	b08c      	sub	sp, #48	@ 0x30
 800fab6:	af00      	add	r7, sp, #0
 800fab8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800faba:	2300      	movs	r3, #0
 800fabc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fac0:	697b      	ldr	r3, [r7, #20]
 800fac2:	689a      	ldr	r2, [r3, #8]
 800fac4:	697b      	ldr	r3, [r7, #20]
 800fac6:	691b      	ldr	r3, [r3, #16]
 800fac8:	431a      	orrs	r2, r3
 800faca:	697b      	ldr	r3, [r7, #20]
 800facc:	695b      	ldr	r3, [r3, #20]
 800face:	431a      	orrs	r2, r3
 800fad0:	697b      	ldr	r3, [r7, #20]
 800fad2:	69db      	ldr	r3, [r3, #28]
 800fad4:	4313      	orrs	r3, r2
 800fad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fad8:	697b      	ldr	r3, [r7, #20]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	681a      	ldr	r2, [r3, #0]
 800fade:	4baa      	ldr	r3, [pc, #680]	@ (800fd88 <UART_SetConfig+0x2d8>)
 800fae0:	4013      	ands	r3, r2
 800fae2:	697a      	ldr	r2, [r7, #20]
 800fae4:	6812      	ldr	r2, [r2, #0]
 800fae6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fae8:	430b      	orrs	r3, r1
 800faea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800faec:	697b      	ldr	r3, [r7, #20]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	685b      	ldr	r3, [r3, #4]
 800faf2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800faf6:	697b      	ldr	r3, [r7, #20]
 800faf8:	68da      	ldr	r2, [r3, #12]
 800fafa:	697b      	ldr	r3, [r7, #20]
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	430a      	orrs	r2, r1
 800fb00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fb02:	697b      	ldr	r3, [r7, #20]
 800fb04:	699b      	ldr	r3, [r3, #24]
 800fb06:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fb08:	697b      	ldr	r3, [r7, #20]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	4a9f      	ldr	r2, [pc, #636]	@ (800fd8c <UART_SetConfig+0x2dc>)
 800fb0e:	4293      	cmp	r3, r2
 800fb10:	d004      	beq.n	800fb1c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fb12:	697b      	ldr	r3, [r7, #20]
 800fb14:	6a1b      	ldr	r3, [r3, #32]
 800fb16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fb18:	4313      	orrs	r3, r2
 800fb1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fb1c:	697b      	ldr	r3, [r7, #20]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	689b      	ldr	r3, [r3, #8]
 800fb22:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800fb26:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800fb2a:	697a      	ldr	r2, [r7, #20]
 800fb2c:	6812      	ldr	r2, [r2, #0]
 800fb2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fb30:	430b      	orrs	r3, r1
 800fb32:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fb34:	697b      	ldr	r3, [r7, #20]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb3a:	f023 010f 	bic.w	r1, r3, #15
 800fb3e:	697b      	ldr	r3, [r7, #20]
 800fb40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fb42:	697b      	ldr	r3, [r7, #20]
 800fb44:	681b      	ldr	r3, [r3, #0]
 800fb46:	430a      	orrs	r2, r1
 800fb48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fb4a:	697b      	ldr	r3, [r7, #20]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	4a90      	ldr	r2, [pc, #576]	@ (800fd90 <UART_SetConfig+0x2e0>)
 800fb50:	4293      	cmp	r3, r2
 800fb52:	d125      	bne.n	800fba0 <UART_SetConfig+0xf0>
 800fb54:	4b8f      	ldr	r3, [pc, #572]	@ (800fd94 <UART_SetConfig+0x2e4>)
 800fb56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fb5a:	f003 0303 	and.w	r3, r3, #3
 800fb5e:	2b03      	cmp	r3, #3
 800fb60:	d81a      	bhi.n	800fb98 <UART_SetConfig+0xe8>
 800fb62:	a201      	add	r2, pc, #4	@ (adr r2, 800fb68 <UART_SetConfig+0xb8>)
 800fb64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb68:	0800fb79 	.word	0x0800fb79
 800fb6c:	0800fb89 	.word	0x0800fb89
 800fb70:	0800fb81 	.word	0x0800fb81
 800fb74:	0800fb91 	.word	0x0800fb91
 800fb78:	2301      	movs	r3, #1
 800fb7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb7e:	e116      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fb80:	2302      	movs	r3, #2
 800fb82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb86:	e112      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fb88:	2304      	movs	r3, #4
 800fb8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb8e:	e10e      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fb90:	2308      	movs	r3, #8
 800fb92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb96:	e10a      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fb98:	2310      	movs	r3, #16
 800fb9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb9e:	e106      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fba0:	697b      	ldr	r3, [r7, #20]
 800fba2:	681b      	ldr	r3, [r3, #0]
 800fba4:	4a7c      	ldr	r2, [pc, #496]	@ (800fd98 <UART_SetConfig+0x2e8>)
 800fba6:	4293      	cmp	r3, r2
 800fba8:	d138      	bne.n	800fc1c <UART_SetConfig+0x16c>
 800fbaa:	4b7a      	ldr	r3, [pc, #488]	@ (800fd94 <UART_SetConfig+0x2e4>)
 800fbac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fbb0:	f003 030c 	and.w	r3, r3, #12
 800fbb4:	2b0c      	cmp	r3, #12
 800fbb6:	d82d      	bhi.n	800fc14 <UART_SetConfig+0x164>
 800fbb8:	a201      	add	r2, pc, #4	@ (adr r2, 800fbc0 <UART_SetConfig+0x110>)
 800fbba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbbe:	bf00      	nop
 800fbc0:	0800fbf5 	.word	0x0800fbf5
 800fbc4:	0800fc15 	.word	0x0800fc15
 800fbc8:	0800fc15 	.word	0x0800fc15
 800fbcc:	0800fc15 	.word	0x0800fc15
 800fbd0:	0800fc05 	.word	0x0800fc05
 800fbd4:	0800fc15 	.word	0x0800fc15
 800fbd8:	0800fc15 	.word	0x0800fc15
 800fbdc:	0800fc15 	.word	0x0800fc15
 800fbe0:	0800fbfd 	.word	0x0800fbfd
 800fbe4:	0800fc15 	.word	0x0800fc15
 800fbe8:	0800fc15 	.word	0x0800fc15
 800fbec:	0800fc15 	.word	0x0800fc15
 800fbf0:	0800fc0d 	.word	0x0800fc0d
 800fbf4:	2300      	movs	r3, #0
 800fbf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fbfa:	e0d8      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fbfc:	2302      	movs	r3, #2
 800fbfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc02:	e0d4      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fc04:	2304      	movs	r3, #4
 800fc06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc0a:	e0d0      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fc0c:	2308      	movs	r3, #8
 800fc0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc12:	e0cc      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fc14:	2310      	movs	r3, #16
 800fc16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc1a:	e0c8      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fc1c:	697b      	ldr	r3, [r7, #20]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	4a5e      	ldr	r2, [pc, #376]	@ (800fd9c <UART_SetConfig+0x2ec>)
 800fc22:	4293      	cmp	r3, r2
 800fc24:	d125      	bne.n	800fc72 <UART_SetConfig+0x1c2>
 800fc26:	4b5b      	ldr	r3, [pc, #364]	@ (800fd94 <UART_SetConfig+0x2e4>)
 800fc28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fc2c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800fc30:	2b30      	cmp	r3, #48	@ 0x30
 800fc32:	d016      	beq.n	800fc62 <UART_SetConfig+0x1b2>
 800fc34:	2b30      	cmp	r3, #48	@ 0x30
 800fc36:	d818      	bhi.n	800fc6a <UART_SetConfig+0x1ba>
 800fc38:	2b20      	cmp	r3, #32
 800fc3a:	d00a      	beq.n	800fc52 <UART_SetConfig+0x1a2>
 800fc3c:	2b20      	cmp	r3, #32
 800fc3e:	d814      	bhi.n	800fc6a <UART_SetConfig+0x1ba>
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d002      	beq.n	800fc4a <UART_SetConfig+0x19a>
 800fc44:	2b10      	cmp	r3, #16
 800fc46:	d008      	beq.n	800fc5a <UART_SetConfig+0x1aa>
 800fc48:	e00f      	b.n	800fc6a <UART_SetConfig+0x1ba>
 800fc4a:	2300      	movs	r3, #0
 800fc4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc50:	e0ad      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fc52:	2302      	movs	r3, #2
 800fc54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc58:	e0a9      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fc5a:	2304      	movs	r3, #4
 800fc5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc60:	e0a5      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fc62:	2308      	movs	r3, #8
 800fc64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc68:	e0a1      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fc6a:	2310      	movs	r3, #16
 800fc6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc70:	e09d      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fc72:	697b      	ldr	r3, [r7, #20]
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	4a4a      	ldr	r2, [pc, #296]	@ (800fda0 <UART_SetConfig+0x2f0>)
 800fc78:	4293      	cmp	r3, r2
 800fc7a:	d125      	bne.n	800fcc8 <UART_SetConfig+0x218>
 800fc7c:	4b45      	ldr	r3, [pc, #276]	@ (800fd94 <UART_SetConfig+0x2e4>)
 800fc7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fc82:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800fc86:	2bc0      	cmp	r3, #192	@ 0xc0
 800fc88:	d016      	beq.n	800fcb8 <UART_SetConfig+0x208>
 800fc8a:	2bc0      	cmp	r3, #192	@ 0xc0
 800fc8c:	d818      	bhi.n	800fcc0 <UART_SetConfig+0x210>
 800fc8e:	2b80      	cmp	r3, #128	@ 0x80
 800fc90:	d00a      	beq.n	800fca8 <UART_SetConfig+0x1f8>
 800fc92:	2b80      	cmp	r3, #128	@ 0x80
 800fc94:	d814      	bhi.n	800fcc0 <UART_SetConfig+0x210>
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d002      	beq.n	800fca0 <UART_SetConfig+0x1f0>
 800fc9a:	2b40      	cmp	r3, #64	@ 0x40
 800fc9c:	d008      	beq.n	800fcb0 <UART_SetConfig+0x200>
 800fc9e:	e00f      	b.n	800fcc0 <UART_SetConfig+0x210>
 800fca0:	2300      	movs	r3, #0
 800fca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fca6:	e082      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fca8:	2302      	movs	r3, #2
 800fcaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fcae:	e07e      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fcb0:	2304      	movs	r3, #4
 800fcb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fcb6:	e07a      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fcb8:	2308      	movs	r3, #8
 800fcba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fcbe:	e076      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fcc0:	2310      	movs	r3, #16
 800fcc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fcc6:	e072      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fcc8:	697b      	ldr	r3, [r7, #20]
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	4a35      	ldr	r2, [pc, #212]	@ (800fda4 <UART_SetConfig+0x2f4>)
 800fcce:	4293      	cmp	r3, r2
 800fcd0:	d12a      	bne.n	800fd28 <UART_SetConfig+0x278>
 800fcd2:	4b30      	ldr	r3, [pc, #192]	@ (800fd94 <UART_SetConfig+0x2e4>)
 800fcd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fcd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fcdc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fce0:	d01a      	beq.n	800fd18 <UART_SetConfig+0x268>
 800fce2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fce6:	d81b      	bhi.n	800fd20 <UART_SetConfig+0x270>
 800fce8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fcec:	d00c      	beq.n	800fd08 <UART_SetConfig+0x258>
 800fcee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fcf2:	d815      	bhi.n	800fd20 <UART_SetConfig+0x270>
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d003      	beq.n	800fd00 <UART_SetConfig+0x250>
 800fcf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fcfc:	d008      	beq.n	800fd10 <UART_SetConfig+0x260>
 800fcfe:	e00f      	b.n	800fd20 <UART_SetConfig+0x270>
 800fd00:	2300      	movs	r3, #0
 800fd02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fd06:	e052      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fd08:	2302      	movs	r3, #2
 800fd0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fd0e:	e04e      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fd10:	2304      	movs	r3, #4
 800fd12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fd16:	e04a      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fd18:	2308      	movs	r3, #8
 800fd1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fd1e:	e046      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fd20:	2310      	movs	r3, #16
 800fd22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fd26:	e042      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fd28:	697b      	ldr	r3, [r7, #20]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	4a17      	ldr	r2, [pc, #92]	@ (800fd8c <UART_SetConfig+0x2dc>)
 800fd2e:	4293      	cmp	r3, r2
 800fd30:	d13a      	bne.n	800fda8 <UART_SetConfig+0x2f8>
 800fd32:	4b18      	ldr	r3, [pc, #96]	@ (800fd94 <UART_SetConfig+0x2e4>)
 800fd34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fd38:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800fd3c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fd40:	d01a      	beq.n	800fd78 <UART_SetConfig+0x2c8>
 800fd42:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fd46:	d81b      	bhi.n	800fd80 <UART_SetConfig+0x2d0>
 800fd48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fd4c:	d00c      	beq.n	800fd68 <UART_SetConfig+0x2b8>
 800fd4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fd52:	d815      	bhi.n	800fd80 <UART_SetConfig+0x2d0>
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d003      	beq.n	800fd60 <UART_SetConfig+0x2b0>
 800fd58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fd5c:	d008      	beq.n	800fd70 <UART_SetConfig+0x2c0>
 800fd5e:	e00f      	b.n	800fd80 <UART_SetConfig+0x2d0>
 800fd60:	2300      	movs	r3, #0
 800fd62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fd66:	e022      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fd68:	2302      	movs	r3, #2
 800fd6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fd6e:	e01e      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fd70:	2304      	movs	r3, #4
 800fd72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fd76:	e01a      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fd78:	2308      	movs	r3, #8
 800fd7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fd7e:	e016      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fd80:	2310      	movs	r3, #16
 800fd82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fd86:	e012      	b.n	800fdae <UART_SetConfig+0x2fe>
 800fd88:	cfff69f3 	.word	0xcfff69f3
 800fd8c:	40008000 	.word	0x40008000
 800fd90:	40013800 	.word	0x40013800
 800fd94:	40021000 	.word	0x40021000
 800fd98:	40004400 	.word	0x40004400
 800fd9c:	40004800 	.word	0x40004800
 800fda0:	40004c00 	.word	0x40004c00
 800fda4:	40005000 	.word	0x40005000
 800fda8:	2310      	movs	r3, #16
 800fdaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800fdae:	697b      	ldr	r3, [r7, #20]
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	4aae      	ldr	r2, [pc, #696]	@ (801006c <UART_SetConfig+0x5bc>)
 800fdb4:	4293      	cmp	r3, r2
 800fdb6:	f040 8097 	bne.w	800fee8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800fdba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fdbe:	2b08      	cmp	r3, #8
 800fdc0:	d823      	bhi.n	800fe0a <UART_SetConfig+0x35a>
 800fdc2:	a201      	add	r2, pc, #4	@ (adr r2, 800fdc8 <UART_SetConfig+0x318>)
 800fdc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdc8:	0800fded 	.word	0x0800fded
 800fdcc:	0800fe0b 	.word	0x0800fe0b
 800fdd0:	0800fdf5 	.word	0x0800fdf5
 800fdd4:	0800fe0b 	.word	0x0800fe0b
 800fdd8:	0800fdfb 	.word	0x0800fdfb
 800fddc:	0800fe0b 	.word	0x0800fe0b
 800fde0:	0800fe0b 	.word	0x0800fe0b
 800fde4:	0800fe0b 	.word	0x0800fe0b
 800fde8:	0800fe03 	.word	0x0800fe03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fdec:	f7fc fb22 	bl	800c434 <HAL_RCC_GetPCLK1Freq>
 800fdf0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fdf2:	e010      	b.n	800fe16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fdf4:	4b9e      	ldr	r3, [pc, #632]	@ (8010070 <UART_SetConfig+0x5c0>)
 800fdf6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fdf8:	e00d      	b.n	800fe16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fdfa:	f7fc faad 	bl	800c358 <HAL_RCC_GetSysClockFreq>
 800fdfe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fe00:	e009      	b.n	800fe16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fe02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fe06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fe08:	e005      	b.n	800fe16 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800fe0a:	2300      	movs	r3, #0
 800fe0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fe0e:	2301      	movs	r3, #1
 800fe10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fe14:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fe16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	f000 8130 	beq.w	801007e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fe1e:	697b      	ldr	r3, [r7, #20]
 800fe20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe22:	4a94      	ldr	r2, [pc, #592]	@ (8010074 <UART_SetConfig+0x5c4>)
 800fe24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fe28:	461a      	mov	r2, r3
 800fe2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe2c:	fbb3 f3f2 	udiv	r3, r3, r2
 800fe30:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fe32:	697b      	ldr	r3, [r7, #20]
 800fe34:	685a      	ldr	r2, [r3, #4]
 800fe36:	4613      	mov	r3, r2
 800fe38:	005b      	lsls	r3, r3, #1
 800fe3a:	4413      	add	r3, r2
 800fe3c:	69ba      	ldr	r2, [r7, #24]
 800fe3e:	429a      	cmp	r2, r3
 800fe40:	d305      	bcc.n	800fe4e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fe42:	697b      	ldr	r3, [r7, #20]
 800fe44:	685b      	ldr	r3, [r3, #4]
 800fe46:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fe48:	69ba      	ldr	r2, [r7, #24]
 800fe4a:	429a      	cmp	r2, r3
 800fe4c:	d903      	bls.n	800fe56 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800fe4e:	2301      	movs	r3, #1
 800fe50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fe54:	e113      	b.n	801007e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fe56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe58:	2200      	movs	r2, #0
 800fe5a:	60bb      	str	r3, [r7, #8]
 800fe5c:	60fa      	str	r2, [r7, #12]
 800fe5e:	697b      	ldr	r3, [r7, #20]
 800fe60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe62:	4a84      	ldr	r2, [pc, #528]	@ (8010074 <UART_SetConfig+0x5c4>)
 800fe64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fe68:	b29b      	uxth	r3, r3
 800fe6a:	2200      	movs	r2, #0
 800fe6c:	603b      	str	r3, [r7, #0]
 800fe6e:	607a      	str	r2, [r7, #4]
 800fe70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fe74:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fe78:	f7f0 ff0e 	bl	8000c98 <__aeabi_uldivmod>
 800fe7c:	4602      	mov	r2, r0
 800fe7e:	460b      	mov	r3, r1
 800fe80:	4610      	mov	r0, r2
 800fe82:	4619      	mov	r1, r3
 800fe84:	f04f 0200 	mov.w	r2, #0
 800fe88:	f04f 0300 	mov.w	r3, #0
 800fe8c:	020b      	lsls	r3, r1, #8
 800fe8e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fe92:	0202      	lsls	r2, r0, #8
 800fe94:	6979      	ldr	r1, [r7, #20]
 800fe96:	6849      	ldr	r1, [r1, #4]
 800fe98:	0849      	lsrs	r1, r1, #1
 800fe9a:	2000      	movs	r0, #0
 800fe9c:	460c      	mov	r4, r1
 800fe9e:	4605      	mov	r5, r0
 800fea0:	eb12 0804 	adds.w	r8, r2, r4
 800fea4:	eb43 0905 	adc.w	r9, r3, r5
 800fea8:	697b      	ldr	r3, [r7, #20]
 800feaa:	685b      	ldr	r3, [r3, #4]
 800feac:	2200      	movs	r2, #0
 800feae:	469a      	mov	sl, r3
 800feb0:	4693      	mov	fp, r2
 800feb2:	4652      	mov	r2, sl
 800feb4:	465b      	mov	r3, fp
 800feb6:	4640      	mov	r0, r8
 800feb8:	4649      	mov	r1, r9
 800feba:	f7f0 feed 	bl	8000c98 <__aeabi_uldivmod>
 800febe:	4602      	mov	r2, r0
 800fec0:	460b      	mov	r3, r1
 800fec2:	4613      	mov	r3, r2
 800fec4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fec6:	6a3b      	ldr	r3, [r7, #32]
 800fec8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fecc:	d308      	bcc.n	800fee0 <UART_SetConfig+0x430>
 800fece:	6a3b      	ldr	r3, [r7, #32]
 800fed0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fed4:	d204      	bcs.n	800fee0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800fed6:	697b      	ldr	r3, [r7, #20]
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	6a3a      	ldr	r2, [r7, #32]
 800fedc:	60da      	str	r2, [r3, #12]
 800fede:	e0ce      	b.n	801007e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800fee0:	2301      	movs	r3, #1
 800fee2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fee6:	e0ca      	b.n	801007e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fee8:	697b      	ldr	r3, [r7, #20]
 800feea:	69db      	ldr	r3, [r3, #28]
 800feec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fef0:	d166      	bne.n	800ffc0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800fef2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fef6:	2b08      	cmp	r3, #8
 800fef8:	d827      	bhi.n	800ff4a <UART_SetConfig+0x49a>
 800fefa:	a201      	add	r2, pc, #4	@ (adr r2, 800ff00 <UART_SetConfig+0x450>)
 800fefc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff00:	0800ff25 	.word	0x0800ff25
 800ff04:	0800ff2d 	.word	0x0800ff2d
 800ff08:	0800ff35 	.word	0x0800ff35
 800ff0c:	0800ff4b 	.word	0x0800ff4b
 800ff10:	0800ff3b 	.word	0x0800ff3b
 800ff14:	0800ff4b 	.word	0x0800ff4b
 800ff18:	0800ff4b 	.word	0x0800ff4b
 800ff1c:	0800ff4b 	.word	0x0800ff4b
 800ff20:	0800ff43 	.word	0x0800ff43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ff24:	f7fc fa86 	bl	800c434 <HAL_RCC_GetPCLK1Freq>
 800ff28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ff2a:	e014      	b.n	800ff56 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ff2c:	f7fc fa98 	bl	800c460 <HAL_RCC_GetPCLK2Freq>
 800ff30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ff32:	e010      	b.n	800ff56 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ff34:	4b4e      	ldr	r3, [pc, #312]	@ (8010070 <UART_SetConfig+0x5c0>)
 800ff36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ff38:	e00d      	b.n	800ff56 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ff3a:	f7fc fa0d 	bl	800c358 <HAL_RCC_GetSysClockFreq>
 800ff3e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ff40:	e009      	b.n	800ff56 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ff42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ff46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ff48:	e005      	b.n	800ff56 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ff4e:	2301      	movs	r3, #1
 800ff50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ff54:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ff56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	f000 8090 	beq.w	801007e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ff5e:	697b      	ldr	r3, [r7, #20]
 800ff60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff62:	4a44      	ldr	r2, [pc, #272]	@ (8010074 <UART_SetConfig+0x5c4>)
 800ff64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ff68:	461a      	mov	r2, r3
 800ff6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff6c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ff70:	005a      	lsls	r2, r3, #1
 800ff72:	697b      	ldr	r3, [r7, #20]
 800ff74:	685b      	ldr	r3, [r3, #4]
 800ff76:	085b      	lsrs	r3, r3, #1
 800ff78:	441a      	add	r2, r3
 800ff7a:	697b      	ldr	r3, [r7, #20]
 800ff7c:	685b      	ldr	r3, [r3, #4]
 800ff7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ff82:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ff84:	6a3b      	ldr	r3, [r7, #32]
 800ff86:	2b0f      	cmp	r3, #15
 800ff88:	d916      	bls.n	800ffb8 <UART_SetConfig+0x508>
 800ff8a:	6a3b      	ldr	r3, [r7, #32]
 800ff8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ff90:	d212      	bcs.n	800ffb8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ff92:	6a3b      	ldr	r3, [r7, #32]
 800ff94:	b29b      	uxth	r3, r3
 800ff96:	f023 030f 	bic.w	r3, r3, #15
 800ff9a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ff9c:	6a3b      	ldr	r3, [r7, #32]
 800ff9e:	085b      	lsrs	r3, r3, #1
 800ffa0:	b29b      	uxth	r3, r3
 800ffa2:	f003 0307 	and.w	r3, r3, #7
 800ffa6:	b29a      	uxth	r2, r3
 800ffa8:	8bfb      	ldrh	r3, [r7, #30]
 800ffaa:	4313      	orrs	r3, r2
 800ffac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ffae:	697b      	ldr	r3, [r7, #20]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	8bfa      	ldrh	r2, [r7, #30]
 800ffb4:	60da      	str	r2, [r3, #12]
 800ffb6:	e062      	b.n	801007e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800ffb8:	2301      	movs	r3, #1
 800ffba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ffbe:	e05e      	b.n	801007e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ffc0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ffc4:	2b08      	cmp	r3, #8
 800ffc6:	d828      	bhi.n	801001a <UART_SetConfig+0x56a>
 800ffc8:	a201      	add	r2, pc, #4	@ (adr r2, 800ffd0 <UART_SetConfig+0x520>)
 800ffca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffce:	bf00      	nop
 800ffd0:	0800fff5 	.word	0x0800fff5
 800ffd4:	0800fffd 	.word	0x0800fffd
 800ffd8:	08010005 	.word	0x08010005
 800ffdc:	0801001b 	.word	0x0801001b
 800ffe0:	0801000b 	.word	0x0801000b
 800ffe4:	0801001b 	.word	0x0801001b
 800ffe8:	0801001b 	.word	0x0801001b
 800ffec:	0801001b 	.word	0x0801001b
 800fff0:	08010013 	.word	0x08010013
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fff4:	f7fc fa1e 	bl	800c434 <HAL_RCC_GetPCLK1Freq>
 800fff8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fffa:	e014      	b.n	8010026 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fffc:	f7fc fa30 	bl	800c460 <HAL_RCC_GetPCLK2Freq>
 8010000:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010002:	e010      	b.n	8010026 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010004:	4b1a      	ldr	r3, [pc, #104]	@ (8010070 <UART_SetConfig+0x5c0>)
 8010006:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010008:	e00d      	b.n	8010026 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801000a:	f7fc f9a5 	bl	800c358 <HAL_RCC_GetSysClockFreq>
 801000e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010010:	e009      	b.n	8010026 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010012:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010016:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010018:	e005      	b.n	8010026 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 801001a:	2300      	movs	r3, #0
 801001c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801001e:	2301      	movs	r3, #1
 8010020:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010024:	bf00      	nop
    }

    if (pclk != 0U)
 8010026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010028:	2b00      	cmp	r3, #0
 801002a:	d028      	beq.n	801007e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801002c:	697b      	ldr	r3, [r7, #20]
 801002e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010030:	4a10      	ldr	r2, [pc, #64]	@ (8010074 <UART_SetConfig+0x5c4>)
 8010032:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010036:	461a      	mov	r2, r3
 8010038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801003a:	fbb3 f2f2 	udiv	r2, r3, r2
 801003e:	697b      	ldr	r3, [r7, #20]
 8010040:	685b      	ldr	r3, [r3, #4]
 8010042:	085b      	lsrs	r3, r3, #1
 8010044:	441a      	add	r2, r3
 8010046:	697b      	ldr	r3, [r7, #20]
 8010048:	685b      	ldr	r3, [r3, #4]
 801004a:	fbb2 f3f3 	udiv	r3, r2, r3
 801004e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010050:	6a3b      	ldr	r3, [r7, #32]
 8010052:	2b0f      	cmp	r3, #15
 8010054:	d910      	bls.n	8010078 <UART_SetConfig+0x5c8>
 8010056:	6a3b      	ldr	r3, [r7, #32]
 8010058:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801005c:	d20c      	bcs.n	8010078 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801005e:	6a3b      	ldr	r3, [r7, #32]
 8010060:	b29a      	uxth	r2, r3
 8010062:	697b      	ldr	r3, [r7, #20]
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	60da      	str	r2, [r3, #12]
 8010068:	e009      	b.n	801007e <UART_SetConfig+0x5ce>
 801006a:	bf00      	nop
 801006c:	40008000 	.word	0x40008000
 8010070:	00f42400 	.word	0x00f42400
 8010074:	08016c9c 	.word	0x08016c9c
      }
      else
      {
        ret = HAL_ERROR;
 8010078:	2301      	movs	r3, #1
 801007a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801007e:	697b      	ldr	r3, [r7, #20]
 8010080:	2201      	movs	r2, #1
 8010082:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010086:	697b      	ldr	r3, [r7, #20]
 8010088:	2201      	movs	r2, #1
 801008a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801008e:	697b      	ldr	r3, [r7, #20]
 8010090:	2200      	movs	r2, #0
 8010092:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010094:	697b      	ldr	r3, [r7, #20]
 8010096:	2200      	movs	r2, #0
 8010098:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801009a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 801009e:	4618      	mov	r0, r3
 80100a0:	3730      	adds	r7, #48	@ 0x30
 80100a2:	46bd      	mov	sp, r7
 80100a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080100a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80100a8:	b480      	push	{r7}
 80100aa:	b083      	sub	sp, #12
 80100ac:	af00      	add	r7, sp, #0
 80100ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100b4:	f003 0308 	and.w	r3, r3, #8
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d00a      	beq.n	80100d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	681b      	ldr	r3, [r3, #0]
 80100c0:	685b      	ldr	r3, [r3, #4]
 80100c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	430a      	orrs	r2, r1
 80100d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100d6:	f003 0301 	and.w	r3, r3, #1
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d00a      	beq.n	80100f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	685b      	ldr	r3, [r3, #4]
 80100e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	681b      	ldr	r3, [r3, #0]
 80100f0:	430a      	orrs	r2, r1
 80100f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100f8:	f003 0302 	and.w	r3, r3, #2
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d00a      	beq.n	8010116 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	685b      	ldr	r3, [r3, #4]
 8010106:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	430a      	orrs	r2, r1
 8010114:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801011a:	f003 0304 	and.w	r3, r3, #4
 801011e:	2b00      	cmp	r3, #0
 8010120:	d00a      	beq.n	8010138 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	681b      	ldr	r3, [r3, #0]
 8010126:	685b      	ldr	r3, [r3, #4]
 8010128:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	430a      	orrs	r2, r1
 8010136:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801013c:	f003 0310 	and.w	r3, r3, #16
 8010140:	2b00      	cmp	r3, #0
 8010142:	d00a      	beq.n	801015a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	689b      	ldr	r3, [r3, #8]
 801014a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	430a      	orrs	r2, r1
 8010158:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801015e:	f003 0320 	and.w	r3, r3, #32
 8010162:	2b00      	cmp	r3, #0
 8010164:	d00a      	beq.n	801017c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	689b      	ldr	r3, [r3, #8]
 801016c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	430a      	orrs	r2, r1
 801017a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010184:	2b00      	cmp	r3, #0
 8010186:	d01a      	beq.n	80101be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	685b      	ldr	r3, [r3, #4]
 801018e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	430a      	orrs	r2, r1
 801019c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80101a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80101a6:	d10a      	bne.n	80101be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	685b      	ldr	r3, [r3, #4]
 80101ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	430a      	orrs	r2, r1
 80101bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80101c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d00a      	beq.n	80101e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	685b      	ldr	r3, [r3, #4]
 80101d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	430a      	orrs	r2, r1
 80101de:	605a      	str	r2, [r3, #4]
  }
}
 80101e0:	bf00      	nop
 80101e2:	370c      	adds	r7, #12
 80101e4:	46bd      	mov	sp, r7
 80101e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ea:	4770      	bx	lr

080101ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	b098      	sub	sp, #96	@ 0x60
 80101f0:	af02      	add	r7, sp, #8
 80101f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	2200      	movs	r2, #0
 80101f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80101fc:	f7f8 fd9e 	bl	8008d3c <HAL_GetTick>
 8010200:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	681b      	ldr	r3, [r3, #0]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	f003 0308 	and.w	r3, r3, #8
 801020c:	2b08      	cmp	r3, #8
 801020e:	d12f      	bne.n	8010270 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010210:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010214:	9300      	str	r3, [sp, #0]
 8010216:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010218:	2200      	movs	r2, #0
 801021a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801021e:	6878      	ldr	r0, [r7, #4]
 8010220:	f000 f88e 	bl	8010340 <UART_WaitOnFlagUntilTimeout>
 8010224:	4603      	mov	r3, r0
 8010226:	2b00      	cmp	r3, #0
 8010228:	d022      	beq.n	8010270 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010232:	e853 3f00 	ldrex	r3, [r3]
 8010236:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801023a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801023e:	653b      	str	r3, [r7, #80]	@ 0x50
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	461a      	mov	r2, r3
 8010246:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010248:	647b      	str	r3, [r7, #68]	@ 0x44
 801024a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801024c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801024e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010250:	e841 2300 	strex	r3, r2, [r1]
 8010254:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010258:	2b00      	cmp	r3, #0
 801025a:	d1e6      	bne.n	801022a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	2220      	movs	r2, #32
 8010260:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	2200      	movs	r2, #0
 8010268:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801026c:	2303      	movs	r3, #3
 801026e:	e063      	b.n	8010338 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	f003 0304 	and.w	r3, r3, #4
 801027a:	2b04      	cmp	r3, #4
 801027c:	d149      	bne.n	8010312 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801027e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010282:	9300      	str	r3, [sp, #0]
 8010284:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010286:	2200      	movs	r2, #0
 8010288:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801028c:	6878      	ldr	r0, [r7, #4]
 801028e:	f000 f857 	bl	8010340 <UART_WaitOnFlagUntilTimeout>
 8010292:	4603      	mov	r3, r0
 8010294:	2b00      	cmp	r3, #0
 8010296:	d03c      	beq.n	8010312 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801029e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102a0:	e853 3f00 	ldrex	r3, [r3]
 80102a4:	623b      	str	r3, [r7, #32]
   return(result);
 80102a6:	6a3b      	ldr	r3, [r7, #32]
 80102a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80102ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	681b      	ldr	r3, [r3, #0]
 80102b2:	461a      	mov	r2, r3
 80102b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80102b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80102b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80102bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80102be:	e841 2300 	strex	r3, r2, [r1]
 80102c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80102c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d1e6      	bne.n	8010298 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	3308      	adds	r3, #8
 80102d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102d2:	693b      	ldr	r3, [r7, #16]
 80102d4:	e853 3f00 	ldrex	r3, [r3]
 80102d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80102da:	68fb      	ldr	r3, [r7, #12]
 80102dc:	f023 0301 	bic.w	r3, r3, #1
 80102e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	3308      	adds	r3, #8
 80102e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80102ea:	61fa      	str	r2, [r7, #28]
 80102ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102ee:	69b9      	ldr	r1, [r7, #24]
 80102f0:	69fa      	ldr	r2, [r7, #28]
 80102f2:	e841 2300 	strex	r3, r2, [r1]
 80102f6:	617b      	str	r3, [r7, #20]
   return(result);
 80102f8:	697b      	ldr	r3, [r7, #20]
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d1e5      	bne.n	80102ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	2220      	movs	r2, #32
 8010302:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	2200      	movs	r2, #0
 801030a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801030e:	2303      	movs	r3, #3
 8010310:	e012      	b.n	8010338 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	2220      	movs	r2, #32
 8010316:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	2220      	movs	r2, #32
 801031e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	2200      	movs	r2, #0
 8010326:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	2200      	movs	r2, #0
 801032c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	2200      	movs	r2, #0
 8010332:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010336:	2300      	movs	r3, #0
}
 8010338:	4618      	mov	r0, r3
 801033a:	3758      	adds	r7, #88	@ 0x58
 801033c:	46bd      	mov	sp, r7
 801033e:	bd80      	pop	{r7, pc}

08010340 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010340:	b580      	push	{r7, lr}
 8010342:	b084      	sub	sp, #16
 8010344:	af00      	add	r7, sp, #0
 8010346:	60f8      	str	r0, [r7, #12]
 8010348:	60b9      	str	r1, [r7, #8]
 801034a:	603b      	str	r3, [r7, #0]
 801034c:	4613      	mov	r3, r2
 801034e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010350:	e04f      	b.n	80103f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010352:	69bb      	ldr	r3, [r7, #24]
 8010354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010358:	d04b      	beq.n	80103f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801035a:	f7f8 fcef 	bl	8008d3c <HAL_GetTick>
 801035e:	4602      	mov	r2, r0
 8010360:	683b      	ldr	r3, [r7, #0]
 8010362:	1ad3      	subs	r3, r2, r3
 8010364:	69ba      	ldr	r2, [r7, #24]
 8010366:	429a      	cmp	r2, r3
 8010368:	d302      	bcc.n	8010370 <UART_WaitOnFlagUntilTimeout+0x30>
 801036a:	69bb      	ldr	r3, [r7, #24]
 801036c:	2b00      	cmp	r3, #0
 801036e:	d101      	bne.n	8010374 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010370:	2303      	movs	r3, #3
 8010372:	e04e      	b.n	8010412 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	681b      	ldr	r3, [r3, #0]
 801037a:	f003 0304 	and.w	r3, r3, #4
 801037e:	2b00      	cmp	r3, #0
 8010380:	d037      	beq.n	80103f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010382:	68bb      	ldr	r3, [r7, #8]
 8010384:	2b80      	cmp	r3, #128	@ 0x80
 8010386:	d034      	beq.n	80103f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010388:	68bb      	ldr	r3, [r7, #8]
 801038a:	2b40      	cmp	r3, #64	@ 0x40
 801038c:	d031      	beq.n	80103f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801038e:	68fb      	ldr	r3, [r7, #12]
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	69db      	ldr	r3, [r3, #28]
 8010394:	f003 0308 	and.w	r3, r3, #8
 8010398:	2b08      	cmp	r3, #8
 801039a:	d110      	bne.n	80103be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	2208      	movs	r2, #8
 80103a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80103a4:	68f8      	ldr	r0, [r7, #12]
 80103a6:	f000 f920 	bl	80105ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	2208      	movs	r2, #8
 80103ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80103b2:	68fb      	ldr	r3, [r7, #12]
 80103b4:	2200      	movs	r2, #0
 80103b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80103ba:	2301      	movs	r3, #1
 80103bc:	e029      	b.n	8010412 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80103be:	68fb      	ldr	r3, [r7, #12]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	69db      	ldr	r3, [r3, #28]
 80103c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80103c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80103cc:	d111      	bne.n	80103f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80103d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80103d8:	68f8      	ldr	r0, [r7, #12]
 80103da:	f000 f906 	bl	80105ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	2220      	movs	r2, #32
 80103e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	2200      	movs	r2, #0
 80103ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80103ee:	2303      	movs	r3, #3
 80103f0:	e00f      	b.n	8010412 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	69da      	ldr	r2, [r3, #28]
 80103f8:	68bb      	ldr	r3, [r7, #8]
 80103fa:	4013      	ands	r3, r2
 80103fc:	68ba      	ldr	r2, [r7, #8]
 80103fe:	429a      	cmp	r2, r3
 8010400:	bf0c      	ite	eq
 8010402:	2301      	moveq	r3, #1
 8010404:	2300      	movne	r3, #0
 8010406:	b2db      	uxtb	r3, r3
 8010408:	461a      	mov	r2, r3
 801040a:	79fb      	ldrb	r3, [r7, #7]
 801040c:	429a      	cmp	r2, r3
 801040e:	d0a0      	beq.n	8010352 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010410:	2300      	movs	r3, #0
}
 8010412:	4618      	mov	r0, r3
 8010414:	3710      	adds	r7, #16
 8010416:	46bd      	mov	sp, r7
 8010418:	bd80      	pop	{r7, pc}
	...

0801041c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801041c:	b580      	push	{r7, lr}
 801041e:	b096      	sub	sp, #88	@ 0x58
 8010420:	af00      	add	r7, sp, #0
 8010422:	60f8      	str	r0, [r7, #12]
 8010424:	60b9      	str	r1, [r7, #8]
 8010426:	4613      	mov	r3, r2
 8010428:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	68ba      	ldr	r2, [r7, #8]
 801042e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	88fa      	ldrh	r2, [r7, #6]
 8010434:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	2200      	movs	r2, #0
 801043c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	2222      	movs	r2, #34	@ 0x22
 8010444:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801044e:	2b00      	cmp	r3, #0
 8010450:	d02d      	beq.n	80104ae <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010458:	4a40      	ldr	r2, [pc, #256]	@ (801055c <UART_Start_Receive_DMA+0x140>)
 801045a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801045c:	68fb      	ldr	r3, [r7, #12]
 801045e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010462:	4a3f      	ldr	r2, [pc, #252]	@ (8010560 <UART_Start_Receive_DMA+0x144>)
 8010464:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801046c:	4a3d      	ldr	r2, [pc, #244]	@ (8010564 <UART_Start_Receive_DMA+0x148>)
 801046e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010476:	2200      	movs	r2, #0
 8010478:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801047a:	68fb      	ldr	r3, [r7, #12]
 801047c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	3324      	adds	r3, #36	@ 0x24
 8010486:	4619      	mov	r1, r3
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801048c:	461a      	mov	r2, r3
 801048e:	88fb      	ldrh	r3, [r7, #6]
 8010490:	f7fa fe00 	bl	800b094 <HAL_DMA_Start_IT>
 8010494:	4603      	mov	r3, r0
 8010496:	2b00      	cmp	r3, #0
 8010498:	d009      	beq.n	80104ae <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801049a:	68fb      	ldr	r3, [r7, #12]
 801049c:	2210      	movs	r2, #16
 801049e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	2220      	movs	r2, #32
 80104a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80104aa:	2301      	movs	r3, #1
 80104ac:	e051      	b.n	8010552 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80104ae:	68fb      	ldr	r3, [r7, #12]
 80104b0:	691b      	ldr	r3, [r3, #16]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d018      	beq.n	80104e8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80104b6:	68fb      	ldr	r3, [r7, #12]
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104be:	e853 3f00 	ldrex	r3, [r3]
 80104c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80104c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80104ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80104cc:	68fb      	ldr	r3, [r7, #12]
 80104ce:	681b      	ldr	r3, [r3, #0]
 80104d0:	461a      	mov	r2, r3
 80104d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80104d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80104d6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104d8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80104da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80104dc:	e841 2300 	strex	r3, r2, [r1]
 80104e0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80104e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d1e6      	bne.n	80104b6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	3308      	adds	r3, #8
 80104ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104f2:	e853 3f00 	ldrex	r3, [r3]
 80104f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80104f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104fa:	f043 0301 	orr.w	r3, r3, #1
 80104fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	3308      	adds	r3, #8
 8010506:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010508:	637a      	str	r2, [r7, #52]	@ 0x34
 801050a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801050c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801050e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010510:	e841 2300 	strex	r3, r2, [r1]
 8010514:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010518:	2b00      	cmp	r3, #0
 801051a:	d1e5      	bne.n	80104e8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	3308      	adds	r3, #8
 8010522:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010524:	697b      	ldr	r3, [r7, #20]
 8010526:	e853 3f00 	ldrex	r3, [r3]
 801052a:	613b      	str	r3, [r7, #16]
   return(result);
 801052c:	693b      	ldr	r3, [r7, #16]
 801052e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010532:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	3308      	adds	r3, #8
 801053a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801053c:	623a      	str	r2, [r7, #32]
 801053e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010540:	69f9      	ldr	r1, [r7, #28]
 8010542:	6a3a      	ldr	r2, [r7, #32]
 8010544:	e841 2300 	strex	r3, r2, [r1]
 8010548:	61bb      	str	r3, [r7, #24]
   return(result);
 801054a:	69bb      	ldr	r3, [r7, #24]
 801054c:	2b00      	cmp	r3, #0
 801054e:	d1e5      	bne.n	801051c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010550:	2300      	movs	r3, #0
}
 8010552:	4618      	mov	r0, r3
 8010554:	3758      	adds	r7, #88	@ 0x58
 8010556:	46bd      	mov	sp, r7
 8010558:	bd80      	pop	{r7, pc}
 801055a:	bf00      	nop
 801055c:	0801076d 	.word	0x0801076d
 8010560:	08010899 	.word	0x08010899
 8010564:	080108d7 	.word	0x080108d7

08010568 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010568:	b480      	push	{r7}
 801056a:	b08f      	sub	sp, #60	@ 0x3c
 801056c:	af00      	add	r7, sp, #0
 801056e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010576:	6a3b      	ldr	r3, [r7, #32]
 8010578:	e853 3f00 	ldrex	r3, [r3]
 801057c:	61fb      	str	r3, [r7, #28]
   return(result);
 801057e:	69fb      	ldr	r3, [r7, #28]
 8010580:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010584:	637b      	str	r3, [r7, #52]	@ 0x34
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	461a      	mov	r2, r3
 801058c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801058e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010590:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010592:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010594:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010596:	e841 2300 	strex	r3, r2, [r1]
 801059a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801059c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d1e6      	bne.n	8010570 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	3308      	adds	r3, #8
 80105a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	e853 3f00 	ldrex	r3, [r3]
 80105b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80105b2:	68bb      	ldr	r3, [r7, #8]
 80105b4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80105b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	3308      	adds	r3, #8
 80105c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80105c2:	61ba      	str	r2, [r7, #24]
 80105c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105c6:	6979      	ldr	r1, [r7, #20]
 80105c8:	69ba      	ldr	r2, [r7, #24]
 80105ca:	e841 2300 	strex	r3, r2, [r1]
 80105ce:	613b      	str	r3, [r7, #16]
   return(result);
 80105d0:	693b      	ldr	r3, [r7, #16]
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d1e5      	bne.n	80105a2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	2220      	movs	r2, #32
 80105da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80105de:	bf00      	nop
 80105e0:	373c      	adds	r7, #60	@ 0x3c
 80105e2:	46bd      	mov	sp, r7
 80105e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105e8:	4770      	bx	lr

080105ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80105ea:	b480      	push	{r7}
 80105ec:	b095      	sub	sp, #84	@ 0x54
 80105ee:	af00      	add	r7, sp, #0
 80105f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105fa:	e853 3f00 	ldrex	r3, [r3]
 80105fe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010602:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010606:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	461a      	mov	r2, r3
 801060e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010610:	643b      	str	r3, [r7, #64]	@ 0x40
 8010612:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010614:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010616:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010618:	e841 2300 	strex	r3, r2, [r1]
 801061c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801061e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010620:	2b00      	cmp	r3, #0
 8010622:	d1e6      	bne.n	80105f2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	3308      	adds	r3, #8
 801062a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801062c:	6a3b      	ldr	r3, [r7, #32]
 801062e:	e853 3f00 	ldrex	r3, [r3]
 8010632:	61fb      	str	r3, [r7, #28]
   return(result);
 8010634:	69fb      	ldr	r3, [r7, #28]
 8010636:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801063a:	f023 0301 	bic.w	r3, r3, #1
 801063e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	681b      	ldr	r3, [r3, #0]
 8010644:	3308      	adds	r3, #8
 8010646:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010648:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801064a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801064c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801064e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010650:	e841 2300 	strex	r3, r2, [r1]
 8010654:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010658:	2b00      	cmp	r3, #0
 801065a:	d1e3      	bne.n	8010624 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010660:	2b01      	cmp	r3, #1
 8010662:	d118      	bne.n	8010696 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801066a:	68fb      	ldr	r3, [r7, #12]
 801066c:	e853 3f00 	ldrex	r3, [r3]
 8010670:	60bb      	str	r3, [r7, #8]
   return(result);
 8010672:	68bb      	ldr	r3, [r7, #8]
 8010674:	f023 0310 	bic.w	r3, r3, #16
 8010678:	647b      	str	r3, [r7, #68]	@ 0x44
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	461a      	mov	r2, r3
 8010680:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010682:	61bb      	str	r3, [r7, #24]
 8010684:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010686:	6979      	ldr	r1, [r7, #20]
 8010688:	69ba      	ldr	r2, [r7, #24]
 801068a:	e841 2300 	strex	r3, r2, [r1]
 801068e:	613b      	str	r3, [r7, #16]
   return(result);
 8010690:	693b      	ldr	r3, [r7, #16]
 8010692:	2b00      	cmp	r3, #0
 8010694:	d1e6      	bne.n	8010664 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	2220      	movs	r2, #32
 801069a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	2200      	movs	r2, #0
 80106a2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	2200      	movs	r2, #0
 80106a8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80106aa:	bf00      	nop
 80106ac:	3754      	adds	r7, #84	@ 0x54
 80106ae:	46bd      	mov	sp, r7
 80106b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b4:	4770      	bx	lr

080106b6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80106b6:	b580      	push	{r7, lr}
 80106b8:	b090      	sub	sp, #64	@ 0x40
 80106ba:	af00      	add	r7, sp, #0
 80106bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106c2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	f003 0320 	and.w	r3, r3, #32
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d137      	bne.n	8010742 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80106d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106d4:	2200      	movs	r2, #0
 80106d6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80106da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	3308      	adds	r3, #8
 80106e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106e4:	e853 3f00 	ldrex	r3, [r3]
 80106e8:	623b      	str	r3, [r7, #32]
   return(result);
 80106ea:	6a3b      	ldr	r3, [r7, #32]
 80106ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80106f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80106f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106f4:	681b      	ldr	r3, [r3, #0]
 80106f6:	3308      	adds	r3, #8
 80106f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80106fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80106fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010700:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010702:	e841 2300 	strex	r3, r2, [r1]
 8010706:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801070a:	2b00      	cmp	r3, #0
 801070c:	d1e5      	bne.n	80106da <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801070e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010714:	693b      	ldr	r3, [r7, #16]
 8010716:	e853 3f00 	ldrex	r3, [r3]
 801071a:	60fb      	str	r3, [r7, #12]
   return(result);
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010722:	637b      	str	r3, [r7, #52]	@ 0x34
 8010724:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	461a      	mov	r2, r3
 801072a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801072c:	61fb      	str	r3, [r7, #28]
 801072e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010730:	69b9      	ldr	r1, [r7, #24]
 8010732:	69fa      	ldr	r2, [r7, #28]
 8010734:	e841 2300 	strex	r3, r2, [r1]
 8010738:	617b      	str	r3, [r7, #20]
   return(result);
 801073a:	697b      	ldr	r3, [r7, #20]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d1e6      	bne.n	801070e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010740:	e002      	b.n	8010748 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8010742:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010744:	f7f7 face 	bl	8007ce4 <HAL_UART_TxCpltCallback>
}
 8010748:	bf00      	nop
 801074a:	3740      	adds	r7, #64	@ 0x40
 801074c:	46bd      	mov	sp, r7
 801074e:	bd80      	pop	{r7, pc}

08010750 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010750:	b580      	push	{r7, lr}
 8010752:	b084      	sub	sp, #16
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801075c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 801075e:	68f8      	ldr	r0, [r7, #12]
 8010760:	f7ff f8d4 	bl	800f90c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010764:	bf00      	nop
 8010766:	3710      	adds	r7, #16
 8010768:	46bd      	mov	sp, r7
 801076a:	bd80      	pop	{r7, pc}

0801076c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801076c:	b580      	push	{r7, lr}
 801076e:	b09c      	sub	sp, #112	@ 0x70
 8010770:	af00      	add	r7, sp, #0
 8010772:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010778:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	f003 0320 	and.w	r3, r3, #32
 8010784:	2b00      	cmp	r3, #0
 8010786:	d171      	bne.n	801086c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8010788:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801078a:	2200      	movs	r2, #0
 801078c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010790:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010796:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010798:	e853 3f00 	ldrex	r3, [r3]
 801079c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801079e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80107a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80107a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80107a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107a8:	681b      	ldr	r3, [r3, #0]
 80107aa:	461a      	mov	r2, r3
 80107ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80107ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80107b0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80107b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80107b6:	e841 2300 	strex	r3, r2, [r1]
 80107ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80107bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d1e6      	bne.n	8010790 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80107c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	3308      	adds	r3, #8
 80107c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107cc:	e853 3f00 	ldrex	r3, [r3]
 80107d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80107d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107d4:	f023 0301 	bic.w	r3, r3, #1
 80107d8:	667b      	str	r3, [r7, #100]	@ 0x64
 80107da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	3308      	adds	r3, #8
 80107e0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80107e2:	647a      	str	r2, [r7, #68]	@ 0x44
 80107e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80107e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80107ea:	e841 2300 	strex	r3, r2, [r1]
 80107ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80107f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d1e5      	bne.n	80107c2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80107f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	3308      	adds	r3, #8
 80107fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010800:	e853 3f00 	ldrex	r3, [r3]
 8010804:	623b      	str	r3, [r7, #32]
   return(result);
 8010806:	6a3b      	ldr	r3, [r7, #32]
 8010808:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801080c:	663b      	str	r3, [r7, #96]	@ 0x60
 801080e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	3308      	adds	r3, #8
 8010814:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010816:	633a      	str	r2, [r7, #48]	@ 0x30
 8010818:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801081a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801081c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801081e:	e841 2300 	strex	r3, r2, [r1]
 8010822:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010826:	2b00      	cmp	r3, #0
 8010828:	d1e5      	bne.n	80107f6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801082a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801082c:	2220      	movs	r2, #32
 801082e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010832:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010834:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010836:	2b01      	cmp	r3, #1
 8010838:	d118      	bne.n	801086c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801083a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010840:	693b      	ldr	r3, [r7, #16]
 8010842:	e853 3f00 	ldrex	r3, [r3]
 8010846:	60fb      	str	r3, [r7, #12]
   return(result);
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	f023 0310 	bic.w	r3, r3, #16
 801084e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010850:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	461a      	mov	r2, r3
 8010856:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010858:	61fb      	str	r3, [r7, #28]
 801085a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801085c:	69b9      	ldr	r1, [r7, #24]
 801085e:	69fa      	ldr	r2, [r7, #28]
 8010860:	e841 2300 	strex	r3, r2, [r1]
 8010864:	617b      	str	r3, [r7, #20]
   return(result);
 8010866:	697b      	ldr	r3, [r7, #20]
 8010868:	2b00      	cmp	r3, #0
 801086a:	d1e6      	bne.n	801083a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801086c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801086e:	2200      	movs	r2, #0
 8010870:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010872:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010874:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010876:	2b01      	cmp	r3, #1
 8010878:	d107      	bne.n	801088a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801087a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801087c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010880:	4619      	mov	r1, r3
 8010882:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010884:	f7ff f860 	bl	800f948 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010888:	e002      	b.n	8010890 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 801088a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801088c:	f7f7 fa4a 	bl	8007d24 <HAL_UART_RxCpltCallback>
}
 8010890:	bf00      	nop
 8010892:	3770      	adds	r7, #112	@ 0x70
 8010894:	46bd      	mov	sp, r7
 8010896:	bd80      	pop	{r7, pc}

08010898 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010898:	b580      	push	{r7, lr}
 801089a:	b084      	sub	sp, #16
 801089c:	af00      	add	r7, sp, #0
 801089e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108a4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	2201      	movs	r2, #1
 80108aa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80108b0:	2b01      	cmp	r3, #1
 80108b2:	d109      	bne.n	80108c8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80108ba:	085b      	lsrs	r3, r3, #1
 80108bc:	b29b      	uxth	r3, r3
 80108be:	4619      	mov	r1, r3
 80108c0:	68f8      	ldr	r0, [r7, #12]
 80108c2:	f7ff f841 	bl	800f948 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80108c6:	e002      	b.n	80108ce <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80108c8:	68f8      	ldr	r0, [r7, #12]
 80108ca:	f7ff f829 	bl	800f920 <HAL_UART_RxHalfCpltCallback>
}
 80108ce:	bf00      	nop
 80108d0:	3710      	adds	r7, #16
 80108d2:	46bd      	mov	sp, r7
 80108d4:	bd80      	pop	{r7, pc}

080108d6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80108d6:	b580      	push	{r7, lr}
 80108d8:	b086      	sub	sp, #24
 80108da:	af00      	add	r7, sp, #0
 80108dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108e2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80108e4:	697b      	ldr	r3, [r7, #20]
 80108e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80108ea:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80108ec:	697b      	ldr	r3, [r7, #20]
 80108ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80108f2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80108f4:	697b      	ldr	r3, [r7, #20]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	689b      	ldr	r3, [r3, #8]
 80108fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80108fe:	2b80      	cmp	r3, #128	@ 0x80
 8010900:	d109      	bne.n	8010916 <UART_DMAError+0x40>
 8010902:	693b      	ldr	r3, [r7, #16]
 8010904:	2b21      	cmp	r3, #33	@ 0x21
 8010906:	d106      	bne.n	8010916 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010908:	697b      	ldr	r3, [r7, #20]
 801090a:	2200      	movs	r2, #0
 801090c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010910:	6978      	ldr	r0, [r7, #20]
 8010912:	f7ff fe29 	bl	8010568 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010916:	697b      	ldr	r3, [r7, #20]
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	689b      	ldr	r3, [r3, #8]
 801091c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010920:	2b40      	cmp	r3, #64	@ 0x40
 8010922:	d109      	bne.n	8010938 <UART_DMAError+0x62>
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	2b22      	cmp	r3, #34	@ 0x22
 8010928:	d106      	bne.n	8010938 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801092a:	697b      	ldr	r3, [r7, #20]
 801092c:	2200      	movs	r2, #0
 801092e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8010932:	6978      	ldr	r0, [r7, #20]
 8010934:	f7ff fe59 	bl	80105ea <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010938:	697b      	ldr	r3, [r7, #20]
 801093a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801093e:	f043 0210 	orr.w	r2, r3, #16
 8010942:	697b      	ldr	r3, [r7, #20]
 8010944:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010948:	6978      	ldr	r0, [r7, #20]
 801094a:	f7fe fff3 	bl	800f934 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801094e:	bf00      	nop
 8010950:	3718      	adds	r7, #24
 8010952:	46bd      	mov	sp, r7
 8010954:	bd80      	pop	{r7, pc}

08010956 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010956:	b580      	push	{r7, lr}
 8010958:	b084      	sub	sp, #16
 801095a:	af00      	add	r7, sp, #0
 801095c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010962:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	2200      	movs	r2, #0
 8010968:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801096c:	68f8      	ldr	r0, [r7, #12]
 801096e:	f7fe ffe1 	bl	800f934 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010972:	bf00      	nop
 8010974:	3710      	adds	r7, #16
 8010976:	46bd      	mov	sp, r7
 8010978:	bd80      	pop	{r7, pc}

0801097a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801097a:	b580      	push	{r7, lr}
 801097c:	b088      	sub	sp, #32
 801097e:	af00      	add	r7, sp, #0
 8010980:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	e853 3f00 	ldrex	r3, [r3]
 801098e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010990:	68bb      	ldr	r3, [r7, #8]
 8010992:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010996:	61fb      	str	r3, [r7, #28]
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	461a      	mov	r2, r3
 801099e:	69fb      	ldr	r3, [r7, #28]
 80109a0:	61bb      	str	r3, [r7, #24]
 80109a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109a4:	6979      	ldr	r1, [r7, #20]
 80109a6:	69ba      	ldr	r2, [r7, #24]
 80109a8:	e841 2300 	strex	r3, r2, [r1]
 80109ac:	613b      	str	r3, [r7, #16]
   return(result);
 80109ae:	693b      	ldr	r3, [r7, #16]
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d1e6      	bne.n	8010982 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	2220      	movs	r2, #32
 80109b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	2200      	movs	r2, #0
 80109c0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80109c2:	6878      	ldr	r0, [r7, #4]
 80109c4:	f7f7 f98e 	bl	8007ce4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80109c8:	bf00      	nop
 80109ca:	3720      	adds	r7, #32
 80109cc:	46bd      	mov	sp, r7
 80109ce:	bd80      	pop	{r7, pc}

080109d0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80109d0:	b480      	push	{r7}
 80109d2:	b083      	sub	sp, #12
 80109d4:	af00      	add	r7, sp, #0
 80109d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80109d8:	bf00      	nop
 80109da:	370c      	adds	r7, #12
 80109dc:	46bd      	mov	sp, r7
 80109de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109e2:	4770      	bx	lr

080109e4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80109e4:	b480      	push	{r7}
 80109e6:	b083      	sub	sp, #12
 80109e8:	af00      	add	r7, sp, #0
 80109ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80109ec:	bf00      	nop
 80109ee:	370c      	adds	r7, #12
 80109f0:	46bd      	mov	sp, r7
 80109f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f6:	4770      	bx	lr

080109f8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80109f8:	b480      	push	{r7}
 80109fa:	b083      	sub	sp, #12
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010a00:	bf00      	nop
 8010a02:	370c      	adds	r7, #12
 8010a04:	46bd      	mov	sp, r7
 8010a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a0a:	4770      	bx	lr

08010a0c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010a0c:	b480      	push	{r7}
 8010a0e:	b085      	sub	sp, #20
 8010a10:	af00      	add	r7, sp, #0
 8010a12:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010a1a:	2b01      	cmp	r3, #1
 8010a1c:	d101      	bne.n	8010a22 <HAL_UARTEx_DisableFifoMode+0x16>
 8010a1e:	2302      	movs	r3, #2
 8010a20:	e027      	b.n	8010a72 <HAL_UARTEx_DisableFifoMode+0x66>
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	2201      	movs	r2, #1
 8010a26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	2224      	movs	r2, #36	@ 0x24
 8010a2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	681b      	ldr	r3, [r3, #0]
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	681b      	ldr	r3, [r3, #0]
 8010a3e:	681a      	ldr	r2, [r3, #0]
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	f022 0201 	bic.w	r2, r2, #1
 8010a48:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010a50:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	2200      	movs	r2, #0
 8010a56:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	68fa      	ldr	r2, [r7, #12]
 8010a5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	2220      	movs	r2, #32
 8010a64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010a70:	2300      	movs	r3, #0
}
 8010a72:	4618      	mov	r0, r3
 8010a74:	3714      	adds	r7, #20
 8010a76:	46bd      	mov	sp, r7
 8010a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a7c:	4770      	bx	lr

08010a7e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010a7e:	b580      	push	{r7, lr}
 8010a80:	b084      	sub	sp, #16
 8010a82:	af00      	add	r7, sp, #0
 8010a84:	6078      	str	r0, [r7, #4]
 8010a86:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010a8e:	2b01      	cmp	r3, #1
 8010a90:	d101      	bne.n	8010a96 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010a92:	2302      	movs	r3, #2
 8010a94:	e02d      	b.n	8010af2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	2201      	movs	r2, #1
 8010a9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	2224      	movs	r2, #36	@ 0x24
 8010aa2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	681b      	ldr	r3, [r3, #0]
 8010aac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	681a      	ldr	r2, [r3, #0]
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	f022 0201 	bic.w	r2, r2, #1
 8010abc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	689b      	ldr	r3, [r3, #8]
 8010ac4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	683a      	ldr	r2, [r7, #0]
 8010ace:	430a      	orrs	r2, r1
 8010ad0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010ad2:	6878      	ldr	r0, [r7, #4]
 8010ad4:	f000 f850 	bl	8010b78 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	681b      	ldr	r3, [r3, #0]
 8010adc:	68fa      	ldr	r2, [r7, #12]
 8010ade:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	2220      	movs	r2, #32
 8010ae4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	2200      	movs	r2, #0
 8010aec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010af0:	2300      	movs	r3, #0
}
 8010af2:	4618      	mov	r0, r3
 8010af4:	3710      	adds	r7, #16
 8010af6:	46bd      	mov	sp, r7
 8010af8:	bd80      	pop	{r7, pc}

08010afa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010afa:	b580      	push	{r7, lr}
 8010afc:	b084      	sub	sp, #16
 8010afe:	af00      	add	r7, sp, #0
 8010b00:	6078      	str	r0, [r7, #4]
 8010b02:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010b0a:	2b01      	cmp	r3, #1
 8010b0c:	d101      	bne.n	8010b12 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010b0e:	2302      	movs	r3, #2
 8010b10:	e02d      	b.n	8010b6e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	2201      	movs	r2, #1
 8010b16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	2224      	movs	r2, #36	@ 0x24
 8010b1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	681b      	ldr	r3, [r3, #0]
 8010b2e:	681a      	ldr	r2, [r3, #0]
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	f022 0201 	bic.w	r2, r2, #1
 8010b38:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	681b      	ldr	r3, [r3, #0]
 8010b3e:	689b      	ldr	r3, [r3, #8]
 8010b40:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	683a      	ldr	r2, [r7, #0]
 8010b4a:	430a      	orrs	r2, r1
 8010b4c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010b4e:	6878      	ldr	r0, [r7, #4]
 8010b50:	f000 f812 	bl	8010b78 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	681b      	ldr	r3, [r3, #0]
 8010b58:	68fa      	ldr	r2, [r7, #12]
 8010b5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	2220      	movs	r2, #32
 8010b60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	2200      	movs	r2, #0
 8010b68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010b6c:	2300      	movs	r3, #0
}
 8010b6e:	4618      	mov	r0, r3
 8010b70:	3710      	adds	r7, #16
 8010b72:	46bd      	mov	sp, r7
 8010b74:	bd80      	pop	{r7, pc}
	...

08010b78 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010b78:	b480      	push	{r7}
 8010b7a:	b085      	sub	sp, #20
 8010b7c:	af00      	add	r7, sp, #0
 8010b7e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d108      	bne.n	8010b9a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	2201      	movs	r2, #1
 8010b8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	2201      	movs	r2, #1
 8010b94:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010b98:	e031      	b.n	8010bfe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010b9a:	2308      	movs	r3, #8
 8010b9c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010b9e:	2308      	movs	r3, #8
 8010ba0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	689b      	ldr	r3, [r3, #8]
 8010ba8:	0e5b      	lsrs	r3, r3, #25
 8010baa:	b2db      	uxtb	r3, r3
 8010bac:	f003 0307 	and.w	r3, r3, #7
 8010bb0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	689b      	ldr	r3, [r3, #8]
 8010bb8:	0f5b      	lsrs	r3, r3, #29
 8010bba:	b2db      	uxtb	r3, r3
 8010bbc:	f003 0307 	and.w	r3, r3, #7
 8010bc0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010bc2:	7bbb      	ldrb	r3, [r7, #14]
 8010bc4:	7b3a      	ldrb	r2, [r7, #12]
 8010bc6:	4911      	ldr	r1, [pc, #68]	@ (8010c0c <UARTEx_SetNbDataToProcess+0x94>)
 8010bc8:	5c8a      	ldrb	r2, [r1, r2]
 8010bca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010bce:	7b3a      	ldrb	r2, [r7, #12]
 8010bd0:	490f      	ldr	r1, [pc, #60]	@ (8010c10 <UARTEx_SetNbDataToProcess+0x98>)
 8010bd2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010bd4:	fb93 f3f2 	sdiv	r3, r3, r2
 8010bd8:	b29a      	uxth	r2, r3
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010be0:	7bfb      	ldrb	r3, [r7, #15]
 8010be2:	7b7a      	ldrb	r2, [r7, #13]
 8010be4:	4909      	ldr	r1, [pc, #36]	@ (8010c0c <UARTEx_SetNbDataToProcess+0x94>)
 8010be6:	5c8a      	ldrb	r2, [r1, r2]
 8010be8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010bec:	7b7a      	ldrb	r2, [r7, #13]
 8010bee:	4908      	ldr	r1, [pc, #32]	@ (8010c10 <UARTEx_SetNbDataToProcess+0x98>)
 8010bf0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010bf2:	fb93 f3f2 	sdiv	r3, r3, r2
 8010bf6:	b29a      	uxth	r2, r3
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010bfe:	bf00      	nop
 8010c00:	3714      	adds	r7, #20
 8010c02:	46bd      	mov	sp, r7
 8010c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c08:	4770      	bx	lr
 8010c0a:	bf00      	nop
 8010c0c:	08016cb4 	.word	0x08016cb4
 8010c10:	08016cbc 	.word	0x08016cbc

08010c14 <__NVIC_SetPriority>:
{
 8010c14:	b480      	push	{r7}
 8010c16:	b083      	sub	sp, #12
 8010c18:	af00      	add	r7, sp, #0
 8010c1a:	4603      	mov	r3, r0
 8010c1c:	6039      	str	r1, [r7, #0]
 8010c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	db0a      	blt.n	8010c3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010c28:	683b      	ldr	r3, [r7, #0]
 8010c2a:	b2da      	uxtb	r2, r3
 8010c2c:	490c      	ldr	r1, [pc, #48]	@ (8010c60 <__NVIC_SetPriority+0x4c>)
 8010c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010c32:	0112      	lsls	r2, r2, #4
 8010c34:	b2d2      	uxtb	r2, r2
 8010c36:	440b      	add	r3, r1
 8010c38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010c3c:	e00a      	b.n	8010c54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010c3e:	683b      	ldr	r3, [r7, #0]
 8010c40:	b2da      	uxtb	r2, r3
 8010c42:	4908      	ldr	r1, [pc, #32]	@ (8010c64 <__NVIC_SetPriority+0x50>)
 8010c44:	79fb      	ldrb	r3, [r7, #7]
 8010c46:	f003 030f 	and.w	r3, r3, #15
 8010c4a:	3b04      	subs	r3, #4
 8010c4c:	0112      	lsls	r2, r2, #4
 8010c4e:	b2d2      	uxtb	r2, r2
 8010c50:	440b      	add	r3, r1
 8010c52:	761a      	strb	r2, [r3, #24]
}
 8010c54:	bf00      	nop
 8010c56:	370c      	adds	r7, #12
 8010c58:	46bd      	mov	sp, r7
 8010c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c5e:	4770      	bx	lr
 8010c60:	e000e100 	.word	0xe000e100
 8010c64:	e000ed00 	.word	0xe000ed00

08010c68 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8010c6c:	4b05      	ldr	r3, [pc, #20]	@ (8010c84 <SysTick_Handler+0x1c>)
 8010c6e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8010c70:	f002 f918 	bl	8012ea4 <xTaskGetSchedulerState>
 8010c74:	4603      	mov	r3, r0
 8010c76:	2b01      	cmp	r3, #1
 8010c78:	d001      	beq.n	8010c7e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8010c7a:	f002 ff45 	bl	8013b08 <xPortSysTickHandler>
  }
}
 8010c7e:	bf00      	nop
 8010c80:	bd80      	pop	{r7, pc}
 8010c82:	bf00      	nop
 8010c84:	e000e010 	.word	0xe000e010

08010c88 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8010c8c:	2100      	movs	r1, #0
 8010c8e:	f06f 0004 	mvn.w	r0, #4
 8010c92:	f7ff ffbf 	bl	8010c14 <__NVIC_SetPriority>
#endif
}
 8010c96:	bf00      	nop
 8010c98:	bd80      	pop	{r7, pc}
	...

08010c9c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010c9c:	b480      	push	{r7}
 8010c9e:	b083      	sub	sp, #12
 8010ca0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010ca2:	f3ef 8305 	mrs	r3, IPSR
 8010ca6:	603b      	str	r3, [r7, #0]
  return(result);
 8010ca8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	d003      	beq.n	8010cb6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8010cae:	f06f 0305 	mvn.w	r3, #5
 8010cb2:	607b      	str	r3, [r7, #4]
 8010cb4:	e00c      	b.n	8010cd0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8010ce0 <osKernelInitialize+0x44>)
 8010cb8:	681b      	ldr	r3, [r3, #0]
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d105      	bne.n	8010cca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010cbe:	4b08      	ldr	r3, [pc, #32]	@ (8010ce0 <osKernelInitialize+0x44>)
 8010cc0:	2201      	movs	r2, #1
 8010cc2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	607b      	str	r3, [r7, #4]
 8010cc8:	e002      	b.n	8010cd0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8010cca:	f04f 33ff 	mov.w	r3, #4294967295
 8010cce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010cd0:	687b      	ldr	r3, [r7, #4]
}
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	370c      	adds	r7, #12
 8010cd6:	46bd      	mov	sp, r7
 8010cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cdc:	4770      	bx	lr
 8010cde:	bf00      	nop
 8010ce0:	200022bc 	.word	0x200022bc

08010ce4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8010ce4:	b580      	push	{r7, lr}
 8010ce6:	b082      	sub	sp, #8
 8010ce8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010cea:	f3ef 8305 	mrs	r3, IPSR
 8010cee:	603b      	str	r3, [r7, #0]
  return(result);
 8010cf0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d003      	beq.n	8010cfe <osKernelStart+0x1a>
    stat = osErrorISR;
 8010cf6:	f06f 0305 	mvn.w	r3, #5
 8010cfa:	607b      	str	r3, [r7, #4]
 8010cfc:	e010      	b.n	8010d20 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8010d2c <osKernelStart+0x48>)
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	2b01      	cmp	r3, #1
 8010d04:	d109      	bne.n	8010d1a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010d06:	f7ff ffbf 	bl	8010c88 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010d0a:	4b08      	ldr	r3, [pc, #32]	@ (8010d2c <osKernelStart+0x48>)
 8010d0c:	2202      	movs	r2, #2
 8010d0e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010d10:	f001 fb9e 	bl	8012450 <vTaskStartScheduler>
      stat = osOK;
 8010d14:	2300      	movs	r3, #0
 8010d16:	607b      	str	r3, [r7, #4]
 8010d18:	e002      	b.n	8010d20 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8010d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8010d1e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010d20:	687b      	ldr	r3, [r7, #4]
}
 8010d22:	4618      	mov	r0, r3
 8010d24:	3708      	adds	r7, #8
 8010d26:	46bd      	mov	sp, r7
 8010d28:	bd80      	pop	{r7, pc}
 8010d2a:	bf00      	nop
 8010d2c:	200022bc 	.word	0x200022bc

08010d30 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010d30:	b580      	push	{r7, lr}
 8010d32:	b08e      	sub	sp, #56	@ 0x38
 8010d34:	af04      	add	r7, sp, #16
 8010d36:	60f8      	str	r0, [r7, #12]
 8010d38:	60b9      	str	r1, [r7, #8]
 8010d3a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010d3c:	2300      	movs	r3, #0
 8010d3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010d40:	f3ef 8305 	mrs	r3, IPSR
 8010d44:	617b      	str	r3, [r7, #20]
  return(result);
 8010d46:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d17e      	bne.n	8010e4a <osThreadNew+0x11a>
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d07b      	beq.n	8010e4a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8010d52:	2380      	movs	r3, #128	@ 0x80
 8010d54:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8010d56:	2318      	movs	r3, #24
 8010d58:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8010d5a:	2300      	movs	r3, #0
 8010d5c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8010d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8010d62:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d045      	beq.n	8010df6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d002      	beq.n	8010d78 <osThreadNew+0x48>
        name = attr->name;
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	699b      	ldr	r3, [r3, #24]
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d002      	beq.n	8010d86 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	699b      	ldr	r3, [r3, #24]
 8010d84:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010d86:	69fb      	ldr	r3, [r7, #28]
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d008      	beq.n	8010d9e <osThreadNew+0x6e>
 8010d8c:	69fb      	ldr	r3, [r7, #28]
 8010d8e:	2b38      	cmp	r3, #56	@ 0x38
 8010d90:	d805      	bhi.n	8010d9e <osThreadNew+0x6e>
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	685b      	ldr	r3, [r3, #4]
 8010d96:	f003 0301 	and.w	r3, r3, #1
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d001      	beq.n	8010da2 <osThreadNew+0x72>
        return (NULL);
 8010d9e:	2300      	movs	r3, #0
 8010da0:	e054      	b.n	8010e4c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	695b      	ldr	r3, [r3, #20]
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d003      	beq.n	8010db2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	695b      	ldr	r3, [r3, #20]
 8010dae:	089b      	lsrs	r3, r3, #2
 8010db0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	689b      	ldr	r3, [r3, #8]
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d00e      	beq.n	8010dd8 <osThreadNew+0xa8>
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	68db      	ldr	r3, [r3, #12]
 8010dbe:	2ba7      	cmp	r3, #167	@ 0xa7
 8010dc0:	d90a      	bls.n	8010dd8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d006      	beq.n	8010dd8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	695b      	ldr	r3, [r3, #20]
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	d002      	beq.n	8010dd8 <osThreadNew+0xa8>
        mem = 1;
 8010dd2:	2301      	movs	r3, #1
 8010dd4:	61bb      	str	r3, [r7, #24]
 8010dd6:	e010      	b.n	8010dfa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	689b      	ldr	r3, [r3, #8]
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d10c      	bne.n	8010dfa <osThreadNew+0xca>
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	68db      	ldr	r3, [r3, #12]
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	d108      	bne.n	8010dfa <osThreadNew+0xca>
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	691b      	ldr	r3, [r3, #16]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d104      	bne.n	8010dfa <osThreadNew+0xca>
          mem = 0;
 8010df0:	2300      	movs	r3, #0
 8010df2:	61bb      	str	r3, [r7, #24]
 8010df4:	e001      	b.n	8010dfa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8010df6:	2300      	movs	r3, #0
 8010df8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010dfa:	69bb      	ldr	r3, [r7, #24]
 8010dfc:	2b01      	cmp	r3, #1
 8010dfe:	d110      	bne.n	8010e22 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8010e04:	687a      	ldr	r2, [r7, #4]
 8010e06:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010e08:	9202      	str	r2, [sp, #8]
 8010e0a:	9301      	str	r3, [sp, #4]
 8010e0c:	69fb      	ldr	r3, [r7, #28]
 8010e0e:	9300      	str	r3, [sp, #0]
 8010e10:	68bb      	ldr	r3, [r7, #8]
 8010e12:	6a3a      	ldr	r2, [r7, #32]
 8010e14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010e16:	68f8      	ldr	r0, [r7, #12]
 8010e18:	f001 f8dc 	bl	8011fd4 <xTaskCreateStatic>
 8010e1c:	4603      	mov	r3, r0
 8010e1e:	613b      	str	r3, [r7, #16]
 8010e20:	e013      	b.n	8010e4a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8010e22:	69bb      	ldr	r3, [r7, #24]
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d110      	bne.n	8010e4a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010e28:	6a3b      	ldr	r3, [r7, #32]
 8010e2a:	b29a      	uxth	r2, r3
 8010e2c:	f107 0310 	add.w	r3, r7, #16
 8010e30:	9301      	str	r3, [sp, #4]
 8010e32:	69fb      	ldr	r3, [r7, #28]
 8010e34:	9300      	str	r3, [sp, #0]
 8010e36:	68bb      	ldr	r3, [r7, #8]
 8010e38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010e3a:	68f8      	ldr	r0, [r7, #12]
 8010e3c:	f001 f92a 	bl	8012094 <xTaskCreate>
 8010e40:	4603      	mov	r3, r0
 8010e42:	2b01      	cmp	r3, #1
 8010e44:	d001      	beq.n	8010e4a <osThreadNew+0x11a>
            hTask = NULL;
 8010e46:	2300      	movs	r3, #0
 8010e48:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010e4a:	693b      	ldr	r3, [r7, #16]
}
 8010e4c:	4618      	mov	r0, r3
 8010e4e:	3728      	adds	r7, #40	@ 0x28
 8010e50:	46bd      	mov	sp, r7
 8010e52:	bd80      	pop	{r7, pc}

08010e54 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b086      	sub	sp, #24
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8010e5c:	2300      	movs	r3, #0
 8010e5e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010e60:	f3ef 8305 	mrs	r3, IPSR
 8010e64:	60fb      	str	r3, [r7, #12]
  return(result);
 8010e66:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d12d      	bne.n	8010ec8 <osEventFlagsNew+0x74>
    mem = -1;
 8010e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8010e70:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d015      	beq.n	8010ea4 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	689b      	ldr	r3, [r3, #8]
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d006      	beq.n	8010e8e <osEventFlagsNew+0x3a>
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	68db      	ldr	r3, [r3, #12]
 8010e84:	2b1f      	cmp	r3, #31
 8010e86:	d902      	bls.n	8010e8e <osEventFlagsNew+0x3a>
        mem = 1;
 8010e88:	2301      	movs	r3, #1
 8010e8a:	613b      	str	r3, [r7, #16]
 8010e8c:	e00c      	b.n	8010ea8 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	689b      	ldr	r3, [r3, #8]
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d108      	bne.n	8010ea8 <osEventFlagsNew+0x54>
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	68db      	ldr	r3, [r3, #12]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d104      	bne.n	8010ea8 <osEventFlagsNew+0x54>
          mem = 0;
 8010e9e:	2300      	movs	r3, #0
 8010ea0:	613b      	str	r3, [r7, #16]
 8010ea2:	e001      	b.n	8010ea8 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8010ea4:	2300      	movs	r3, #0
 8010ea6:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8010ea8:	693b      	ldr	r3, [r7, #16]
 8010eaa:	2b01      	cmp	r3, #1
 8010eac:	d106      	bne.n	8010ebc <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	689b      	ldr	r3, [r3, #8]
 8010eb2:	4618      	mov	r0, r3
 8010eb4:	f000 f8ea 	bl	801108c <xEventGroupCreateStatic>
 8010eb8:	6178      	str	r0, [r7, #20]
 8010eba:	e005      	b.n	8010ec8 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8010ebc:	693b      	ldr	r3, [r7, #16]
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d102      	bne.n	8010ec8 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8010ec2:	f000 f91c 	bl	80110fe <xEventGroupCreate>
 8010ec6:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8010ec8:	697b      	ldr	r3, [r7, #20]
}
 8010eca:	4618      	mov	r0, r3
 8010ecc:	3718      	adds	r7, #24
 8010ece:	46bd      	mov	sp, r7
 8010ed0:	bd80      	pop	{r7, pc}
	...

08010ed4 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8010ed4:	b580      	push	{r7, lr}
 8010ed6:	b086      	sub	sp, #24
 8010ed8:	af00      	add	r7, sp, #0
 8010eda:	6078      	str	r0, [r7, #4]
 8010edc:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8010ee2:	693b      	ldr	r3, [r7, #16]
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	d003      	beq.n	8010ef0 <osEventFlagsSet+0x1c>
 8010ee8:	683b      	ldr	r3, [r7, #0]
 8010eea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010eee:	d303      	bcc.n	8010ef8 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8010ef0:	f06f 0303 	mvn.w	r3, #3
 8010ef4:	617b      	str	r3, [r7, #20]
 8010ef6:	e028      	b.n	8010f4a <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010ef8:	f3ef 8305 	mrs	r3, IPSR
 8010efc:	60fb      	str	r3, [r7, #12]
  return(result);
 8010efe:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d01d      	beq.n	8010f40 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8010f04:	2300      	movs	r3, #0
 8010f06:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8010f08:	f107 0308 	add.w	r3, r7, #8
 8010f0c:	461a      	mov	r2, r3
 8010f0e:	6839      	ldr	r1, [r7, #0]
 8010f10:	6938      	ldr	r0, [r7, #16]
 8010f12:	f000 fa9d 	bl	8011450 <xEventGroupSetBitsFromISR>
 8010f16:	4603      	mov	r3, r0
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d103      	bne.n	8010f24 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8010f1c:	f06f 0302 	mvn.w	r3, #2
 8010f20:	617b      	str	r3, [r7, #20]
 8010f22:	e012      	b.n	8010f4a <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8010f24:	683b      	ldr	r3, [r7, #0]
 8010f26:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8010f28:	68bb      	ldr	r3, [r7, #8]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d00d      	beq.n	8010f4a <osEventFlagsSet+0x76>
 8010f2e:	4b09      	ldr	r3, [pc, #36]	@ (8010f54 <osEventFlagsSet+0x80>)
 8010f30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010f34:	601a      	str	r2, [r3, #0]
 8010f36:	f3bf 8f4f 	dsb	sy
 8010f3a:	f3bf 8f6f 	isb	sy
 8010f3e:	e004      	b.n	8010f4a <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8010f40:	6839      	ldr	r1, [r7, #0]
 8010f42:	6938      	ldr	r0, [r7, #16]
 8010f44:	f000 f9c8 	bl	80112d8 <xEventGroupSetBits>
 8010f48:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8010f4a:	697b      	ldr	r3, [r7, #20]
}
 8010f4c:	4618      	mov	r0, r3
 8010f4e:	3718      	adds	r7, #24
 8010f50:	46bd      	mov	sp, r7
 8010f52:	bd80      	pop	{r7, pc}
 8010f54:	e000ed04 	.word	0xe000ed04

08010f58 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8010f58:	b580      	push	{r7, lr}
 8010f5a:	b08c      	sub	sp, #48	@ 0x30
 8010f5c:	af02      	add	r7, sp, #8
 8010f5e:	60f8      	str	r0, [r7, #12]
 8010f60:	60b9      	str	r1, [r7, #8]
 8010f62:	607a      	str	r2, [r7, #4]
 8010f64:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8010f6a:	69bb      	ldr	r3, [r7, #24]
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d003      	beq.n	8010f78 <osEventFlagsWait+0x20>
 8010f70:	68bb      	ldr	r3, [r7, #8]
 8010f72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010f76:	d303      	bcc.n	8010f80 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8010f78:	f06f 0303 	mvn.w	r3, #3
 8010f7c:	61fb      	str	r3, [r7, #28]
 8010f7e:	e04b      	b.n	8011018 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f80:	f3ef 8305 	mrs	r3, IPSR
 8010f84:	617b      	str	r3, [r7, #20]
  return(result);
 8010f86:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d003      	beq.n	8010f94 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8010f8c:	f06f 0305 	mvn.w	r3, #5
 8010f90:	61fb      	str	r3, [r7, #28]
 8010f92:	e041      	b.n	8011018 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	f003 0301 	and.w	r3, r3, #1
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d002      	beq.n	8010fa4 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 8010f9e:	2301      	movs	r3, #1
 8010fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8010fa2:	e001      	b.n	8010fa8 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8010fa4:	2300      	movs	r3, #0
 8010fa6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	f003 0302 	and.w	r3, r3, #2
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d002      	beq.n	8010fb8 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 8010fb2:	2300      	movs	r3, #0
 8010fb4:	623b      	str	r3, [r7, #32]
 8010fb6:	e001      	b.n	8010fbc <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 8010fb8:	2301      	movs	r3, #1
 8010fba:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8010fbc:	683b      	ldr	r3, [r7, #0]
 8010fbe:	9300      	str	r3, [sp, #0]
 8010fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fc2:	6a3a      	ldr	r2, [r7, #32]
 8010fc4:	68b9      	ldr	r1, [r7, #8]
 8010fc6:	69b8      	ldr	r0, [r7, #24]
 8010fc8:	f000 f8b4 	bl	8011134 <xEventGroupWaitBits>
 8010fcc:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	f003 0301 	and.w	r3, r3, #1
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d010      	beq.n	8010ffa <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 8010fd8:	68ba      	ldr	r2, [r7, #8]
 8010fda:	69fb      	ldr	r3, [r7, #28]
 8010fdc:	4013      	ands	r3, r2
 8010fde:	68ba      	ldr	r2, [r7, #8]
 8010fe0:	429a      	cmp	r2, r3
 8010fe2:	d019      	beq.n	8011018 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8010fe4:	683b      	ldr	r3, [r7, #0]
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d003      	beq.n	8010ff2 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 8010fea:	f06f 0301 	mvn.w	r3, #1
 8010fee:	61fb      	str	r3, [r7, #28]
 8010ff0:	e012      	b.n	8011018 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8010ff2:	f06f 0302 	mvn.w	r3, #2
 8010ff6:	61fb      	str	r3, [r7, #28]
 8010ff8:	e00e      	b.n	8011018 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8010ffa:	68ba      	ldr	r2, [r7, #8]
 8010ffc:	69fb      	ldr	r3, [r7, #28]
 8010ffe:	4013      	ands	r3, r2
 8011000:	2b00      	cmp	r3, #0
 8011002:	d109      	bne.n	8011018 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8011004:	683b      	ldr	r3, [r7, #0]
 8011006:	2b00      	cmp	r3, #0
 8011008:	d003      	beq.n	8011012 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 801100a:	f06f 0301 	mvn.w	r3, #1
 801100e:	61fb      	str	r3, [r7, #28]
 8011010:	e002      	b.n	8011018 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8011012:	f06f 0302 	mvn.w	r3, #2
 8011016:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8011018:	69fb      	ldr	r3, [r7, #28]
}
 801101a:	4618      	mov	r0, r3
 801101c:	3728      	adds	r7, #40	@ 0x28
 801101e:	46bd      	mov	sp, r7
 8011020:	bd80      	pop	{r7, pc}
	...

08011024 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8011024:	b480      	push	{r7}
 8011026:	b085      	sub	sp, #20
 8011028:	af00      	add	r7, sp, #0
 801102a:	60f8      	str	r0, [r7, #12]
 801102c:	60b9      	str	r1, [r7, #8]
 801102e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	4a07      	ldr	r2, [pc, #28]	@ (8011050 <vApplicationGetIdleTaskMemory+0x2c>)
 8011034:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8011036:	68bb      	ldr	r3, [r7, #8]
 8011038:	4a06      	ldr	r2, [pc, #24]	@ (8011054 <vApplicationGetIdleTaskMemory+0x30>)
 801103a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	2280      	movs	r2, #128	@ 0x80
 8011040:	601a      	str	r2, [r3, #0]
}
 8011042:	bf00      	nop
 8011044:	3714      	adds	r7, #20
 8011046:	46bd      	mov	sp, r7
 8011048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801104c:	4770      	bx	lr
 801104e:	bf00      	nop
 8011050:	200022c0 	.word	0x200022c0
 8011054:	20002368 	.word	0x20002368

08011058 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8011058:	b480      	push	{r7}
 801105a:	b085      	sub	sp, #20
 801105c:	af00      	add	r7, sp, #0
 801105e:	60f8      	str	r0, [r7, #12]
 8011060:	60b9      	str	r1, [r7, #8]
 8011062:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	4a07      	ldr	r2, [pc, #28]	@ (8011084 <vApplicationGetTimerTaskMemory+0x2c>)
 8011068:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801106a:	68bb      	ldr	r3, [r7, #8]
 801106c:	4a06      	ldr	r2, [pc, #24]	@ (8011088 <vApplicationGetTimerTaskMemory+0x30>)
 801106e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011076:	601a      	str	r2, [r3, #0]
}
 8011078:	bf00      	nop
 801107a:	3714      	adds	r7, #20
 801107c:	46bd      	mov	sp, r7
 801107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011082:	4770      	bx	lr
 8011084:	20002568 	.word	0x20002568
 8011088:	20002610 	.word	0x20002610

0801108c <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 801108c:	b580      	push	{r7, lr}
 801108e:	b086      	sub	sp, #24
 8011090:	af00      	add	r7, sp, #0
 8011092:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	2b00      	cmp	r3, #0
 8011098:	d10b      	bne.n	80110b2 <xEventGroupCreateStatic+0x26>
	__asm volatile
 801109a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801109e:	f383 8811 	msr	BASEPRI, r3
 80110a2:	f3bf 8f6f 	isb	sy
 80110a6:	f3bf 8f4f 	dsb	sy
 80110aa:	613b      	str	r3, [r7, #16]
}
 80110ac:	bf00      	nop
 80110ae:	bf00      	nop
 80110b0:	e7fd      	b.n	80110ae <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80110b2:	2320      	movs	r3, #32
 80110b4:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80110b6:	68bb      	ldr	r3, [r7, #8]
 80110b8:	2b20      	cmp	r3, #32
 80110ba:	d00b      	beq.n	80110d4 <xEventGroupCreateStatic+0x48>
	__asm volatile
 80110bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110c0:	f383 8811 	msr	BASEPRI, r3
 80110c4:	f3bf 8f6f 	isb	sy
 80110c8:	f3bf 8f4f 	dsb	sy
 80110cc:	60fb      	str	r3, [r7, #12]
}
 80110ce:	bf00      	nop
 80110d0:	bf00      	nop
 80110d2:	e7fd      	b.n	80110d0 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80110d8:	697b      	ldr	r3, [r7, #20]
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d00a      	beq.n	80110f4 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 80110de:	697b      	ldr	r3, [r7, #20]
 80110e0:	2200      	movs	r2, #0
 80110e2:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80110e4:	697b      	ldr	r3, [r7, #20]
 80110e6:	3304      	adds	r3, #4
 80110e8:	4618      	mov	r0, r3
 80110ea:	f000 f9c5 	bl	8011478 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80110ee:	697b      	ldr	r3, [r7, #20]
 80110f0:	2201      	movs	r2, #1
 80110f2:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80110f4:	697b      	ldr	r3, [r7, #20]
	}
 80110f6:	4618      	mov	r0, r3
 80110f8:	3718      	adds	r7, #24
 80110fa:	46bd      	mov	sp, r7
 80110fc:	bd80      	pop	{r7, pc}

080110fe <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80110fe:	b580      	push	{r7, lr}
 8011100:	b082      	sub	sp, #8
 8011102:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8011104:	2020      	movs	r0, #32
 8011106:	f002 fd91 	bl	8013c2c <pvPortMalloc>
 801110a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	2b00      	cmp	r3, #0
 8011110:	d00a      	beq.n	8011128 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8011112:	687b      	ldr	r3, [r7, #4]
 8011114:	2200      	movs	r2, #0
 8011116:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	3304      	adds	r3, #4
 801111c:	4618      	mov	r0, r3
 801111e:	f000 f9ab 	bl	8011478 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	2200      	movs	r2, #0
 8011126:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8011128:	687b      	ldr	r3, [r7, #4]
	}
 801112a:	4618      	mov	r0, r3
 801112c:	3708      	adds	r7, #8
 801112e:	46bd      	mov	sp, r7
 8011130:	bd80      	pop	{r7, pc}
	...

08011134 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8011134:	b580      	push	{r7, lr}
 8011136:	b090      	sub	sp, #64	@ 0x40
 8011138:	af00      	add	r7, sp, #0
 801113a:	60f8      	str	r0, [r7, #12]
 801113c:	60b9      	str	r1, [r7, #8]
 801113e:	607a      	str	r2, [r7, #4]
 8011140:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8011146:	2300      	movs	r3, #0
 8011148:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 801114a:	2300      	movs	r3, #0
 801114c:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 801114e:	68fb      	ldr	r3, [r7, #12]
 8011150:	2b00      	cmp	r3, #0
 8011152:	d10b      	bne.n	801116c <xEventGroupWaitBits+0x38>
	__asm volatile
 8011154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011158:	f383 8811 	msr	BASEPRI, r3
 801115c:	f3bf 8f6f 	isb	sy
 8011160:	f3bf 8f4f 	dsb	sy
 8011164:	623b      	str	r3, [r7, #32]
}
 8011166:	bf00      	nop
 8011168:	bf00      	nop
 801116a:	e7fd      	b.n	8011168 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 801116c:	68bb      	ldr	r3, [r7, #8]
 801116e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011172:	d30b      	bcc.n	801118c <xEventGroupWaitBits+0x58>
	__asm volatile
 8011174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011178:	f383 8811 	msr	BASEPRI, r3
 801117c:	f3bf 8f6f 	isb	sy
 8011180:	f3bf 8f4f 	dsb	sy
 8011184:	61fb      	str	r3, [r7, #28]
}
 8011186:	bf00      	nop
 8011188:	bf00      	nop
 801118a:	e7fd      	b.n	8011188 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 801118c:	68bb      	ldr	r3, [r7, #8]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d10b      	bne.n	80111aa <xEventGroupWaitBits+0x76>
	__asm volatile
 8011192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011196:	f383 8811 	msr	BASEPRI, r3
 801119a:	f3bf 8f6f 	isb	sy
 801119e:	f3bf 8f4f 	dsb	sy
 80111a2:	61bb      	str	r3, [r7, #24]
}
 80111a4:	bf00      	nop
 80111a6:	bf00      	nop
 80111a8:	e7fd      	b.n	80111a6 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80111aa:	f001 fe7b 	bl	8012ea4 <xTaskGetSchedulerState>
 80111ae:	4603      	mov	r3, r0
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d102      	bne.n	80111ba <xEventGroupWaitBits+0x86>
 80111b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d101      	bne.n	80111be <xEventGroupWaitBits+0x8a>
 80111ba:	2301      	movs	r3, #1
 80111bc:	e000      	b.n	80111c0 <xEventGroupWaitBits+0x8c>
 80111be:	2300      	movs	r3, #0
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d10b      	bne.n	80111dc <xEventGroupWaitBits+0xa8>
	__asm volatile
 80111c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111c8:	f383 8811 	msr	BASEPRI, r3
 80111cc:	f3bf 8f6f 	isb	sy
 80111d0:	f3bf 8f4f 	dsb	sy
 80111d4:	617b      	str	r3, [r7, #20]
}
 80111d6:	bf00      	nop
 80111d8:	bf00      	nop
 80111da:	e7fd      	b.n	80111d8 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 80111dc:	f001 f9a8 	bl	8012530 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80111e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80111e6:	683a      	ldr	r2, [r7, #0]
 80111e8:	68b9      	ldr	r1, [r7, #8]
 80111ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80111ec:	f000 f90d 	bl	801140a <prvTestWaitCondition>
 80111f0:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 80111f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d00e      	beq.n	8011216 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80111f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80111fc:	2300      	movs	r3, #0
 80111fe:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	2b00      	cmp	r3, #0
 8011204:	d028      	beq.n	8011258 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8011206:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011208:	681a      	ldr	r2, [r3, #0]
 801120a:	68bb      	ldr	r3, [r7, #8]
 801120c:	43db      	mvns	r3, r3
 801120e:	401a      	ands	r2, r3
 8011210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011212:	601a      	str	r2, [r3, #0]
 8011214:	e020      	b.n	8011258 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8011216:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011218:	2b00      	cmp	r3, #0
 801121a:	d104      	bne.n	8011226 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 801121c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801121e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8011220:	2301      	movs	r3, #1
 8011222:	633b      	str	r3, [r7, #48]	@ 0x30
 8011224:	e018      	b.n	8011258 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	2b00      	cmp	r3, #0
 801122a:	d003      	beq.n	8011234 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 801122c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801122e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011232:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8011234:	683b      	ldr	r3, [r7, #0]
 8011236:	2b00      	cmp	r3, #0
 8011238:	d003      	beq.n	8011242 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 801123a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801123c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011240:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8011242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011244:	1d18      	adds	r0, r3, #4
 8011246:	68ba      	ldr	r2, [r7, #8]
 8011248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801124a:	4313      	orrs	r3, r2
 801124c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801124e:	4619      	mov	r1, r3
 8011250:	f001 fb94 	bl	801297c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8011254:	2300      	movs	r3, #0
 8011256:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8011258:	f001 f978 	bl	801254c <xTaskResumeAll>
 801125c:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 801125e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011260:	2b00      	cmp	r3, #0
 8011262:	d031      	beq.n	80112c8 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8011264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011266:	2b00      	cmp	r3, #0
 8011268:	d107      	bne.n	801127a <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 801126a:	4b1a      	ldr	r3, [pc, #104]	@ (80112d4 <xEventGroupWaitBits+0x1a0>)
 801126c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011270:	601a      	str	r2, [r3, #0]
 8011272:	f3bf 8f4f 	dsb	sy
 8011276:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 801127a:	f001 fea1 	bl	8012fc0 <uxTaskResetEventItemValue>
 801127e:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8011280:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011286:	2b00      	cmp	r3, #0
 8011288:	d11a      	bne.n	80112c0 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 801128a:	f002 fbad 	bl	80139e8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 801128e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8011294:	683a      	ldr	r2, [r7, #0]
 8011296:	68b9      	ldr	r1, [r7, #8]
 8011298:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801129a:	f000 f8b6 	bl	801140a <prvTestWaitCondition>
 801129e:	4603      	mov	r3, r0
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d009      	beq.n	80112b8 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d006      	beq.n	80112b8 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80112aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112ac:	681a      	ldr	r2, [r3, #0]
 80112ae:	68bb      	ldr	r3, [r7, #8]
 80112b0:	43db      	mvns	r3, r3
 80112b2:	401a      	ands	r2, r3
 80112b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112b6:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80112b8:	2301      	movs	r3, #1
 80112ba:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 80112bc:	f002 fbc6 	bl	8013a4c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80112c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112c2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80112c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80112c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80112ca:	4618      	mov	r0, r3
 80112cc:	3740      	adds	r7, #64	@ 0x40
 80112ce:	46bd      	mov	sp, r7
 80112d0:	bd80      	pop	{r7, pc}
 80112d2:	bf00      	nop
 80112d4:	e000ed04 	.word	0xe000ed04

080112d8 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80112d8:	b580      	push	{r7, lr}
 80112da:	b08e      	sub	sp, #56	@ 0x38
 80112dc:	af00      	add	r7, sp, #0
 80112de:	6078      	str	r0, [r7, #4]
 80112e0:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80112e2:	2300      	movs	r3, #0
 80112e4:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 80112ea:	2300      	movs	r3, #0
 80112ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d10b      	bne.n	801130c <xEventGroupSetBits+0x34>
	__asm volatile
 80112f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112f8:	f383 8811 	msr	BASEPRI, r3
 80112fc:	f3bf 8f6f 	isb	sy
 8011300:	f3bf 8f4f 	dsb	sy
 8011304:	613b      	str	r3, [r7, #16]
}
 8011306:	bf00      	nop
 8011308:	bf00      	nop
 801130a:	e7fd      	b.n	8011308 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 801130c:	683b      	ldr	r3, [r7, #0]
 801130e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011312:	d30b      	bcc.n	801132c <xEventGroupSetBits+0x54>
	__asm volatile
 8011314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011318:	f383 8811 	msr	BASEPRI, r3
 801131c:	f3bf 8f6f 	isb	sy
 8011320:	f3bf 8f4f 	dsb	sy
 8011324:	60fb      	str	r3, [r7, #12]
}
 8011326:	bf00      	nop
 8011328:	bf00      	nop
 801132a:	e7fd      	b.n	8011328 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 801132c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801132e:	3304      	adds	r3, #4
 8011330:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011334:	3308      	adds	r3, #8
 8011336:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8011338:	f001 f8fa 	bl	8012530 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 801133c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801133e:	68db      	ldr	r3, [r3, #12]
 8011340:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8011342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011344:	681a      	ldr	r2, [r3, #0]
 8011346:	683b      	ldr	r3, [r7, #0]
 8011348:	431a      	orrs	r2, r3
 801134a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801134c:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 801134e:	e03c      	b.n	80113ca <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8011350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011352:	685b      	ldr	r3, [r3, #4]
 8011354:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8011356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 801135c:	2300      	movs	r3, #0
 801135e:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8011360:	69bb      	ldr	r3, [r7, #24]
 8011362:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8011366:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8011368:	69bb      	ldr	r3, [r7, #24]
 801136a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801136e:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8011370:	697b      	ldr	r3, [r7, #20]
 8011372:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011376:	2b00      	cmp	r3, #0
 8011378:	d108      	bne.n	801138c <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 801137a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801137c:	681a      	ldr	r2, [r3, #0]
 801137e:	69bb      	ldr	r3, [r7, #24]
 8011380:	4013      	ands	r3, r2
 8011382:	2b00      	cmp	r3, #0
 8011384:	d00b      	beq.n	801139e <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8011386:	2301      	movs	r3, #1
 8011388:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801138a:	e008      	b.n	801139e <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 801138c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801138e:	681a      	ldr	r2, [r3, #0]
 8011390:	69bb      	ldr	r3, [r7, #24]
 8011392:	4013      	ands	r3, r2
 8011394:	69ba      	ldr	r2, [r7, #24]
 8011396:	429a      	cmp	r2, r3
 8011398:	d101      	bne.n	801139e <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 801139a:	2301      	movs	r3, #1
 801139c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 801139e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	d010      	beq.n	80113c6 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80113a4:	697b      	ldr	r3, [r7, #20]
 80113a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d003      	beq.n	80113b6 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80113ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80113b0:	69bb      	ldr	r3, [r7, #24]
 80113b2:	4313      	orrs	r3, r2
 80113b4:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80113b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80113be:	4619      	mov	r1, r3
 80113c0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80113c2:	f001 fba9 	bl	8012b18 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80113c6:	69fb      	ldr	r3, [r7, #28]
 80113c8:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 80113ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80113cc:	6a3b      	ldr	r3, [r7, #32]
 80113ce:	429a      	cmp	r2, r3
 80113d0:	d1be      	bne.n	8011350 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80113d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113d4:	681a      	ldr	r2, [r3, #0]
 80113d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113d8:	43db      	mvns	r3, r3
 80113da:	401a      	ands	r2, r3
 80113dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113de:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80113e0:	f001 f8b4 	bl	801254c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80113e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113e6:	681b      	ldr	r3, [r3, #0]
}
 80113e8:	4618      	mov	r0, r3
 80113ea:	3738      	adds	r7, #56	@ 0x38
 80113ec:	46bd      	mov	sp, r7
 80113ee:	bd80      	pop	{r7, pc}

080113f0 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b082      	sub	sp, #8
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
 80113f8:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80113fa:	6839      	ldr	r1, [r7, #0]
 80113fc:	6878      	ldr	r0, [r7, #4]
 80113fe:	f7ff ff6b 	bl	80112d8 <xEventGroupSetBits>
}
 8011402:	bf00      	nop
 8011404:	3708      	adds	r7, #8
 8011406:	46bd      	mov	sp, r7
 8011408:	bd80      	pop	{r7, pc}

0801140a <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 801140a:	b480      	push	{r7}
 801140c:	b087      	sub	sp, #28
 801140e:	af00      	add	r7, sp, #0
 8011410:	60f8      	str	r0, [r7, #12]
 8011412:	60b9      	str	r1, [r7, #8]
 8011414:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8011416:	2300      	movs	r3, #0
 8011418:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d107      	bne.n	8011430 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8011420:	68fa      	ldr	r2, [r7, #12]
 8011422:	68bb      	ldr	r3, [r7, #8]
 8011424:	4013      	ands	r3, r2
 8011426:	2b00      	cmp	r3, #0
 8011428:	d00a      	beq.n	8011440 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 801142a:	2301      	movs	r3, #1
 801142c:	617b      	str	r3, [r7, #20]
 801142e:	e007      	b.n	8011440 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8011430:	68fa      	ldr	r2, [r7, #12]
 8011432:	68bb      	ldr	r3, [r7, #8]
 8011434:	4013      	ands	r3, r2
 8011436:	68ba      	ldr	r2, [r7, #8]
 8011438:	429a      	cmp	r2, r3
 801143a:	d101      	bne.n	8011440 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 801143c:	2301      	movs	r3, #1
 801143e:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8011440:	697b      	ldr	r3, [r7, #20]
}
 8011442:	4618      	mov	r0, r3
 8011444:	371c      	adds	r7, #28
 8011446:	46bd      	mov	sp, r7
 8011448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801144c:	4770      	bx	lr
	...

08011450 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8011450:	b580      	push	{r7, lr}
 8011452:	b086      	sub	sp, #24
 8011454:	af00      	add	r7, sp, #0
 8011456:	60f8      	str	r0, [r7, #12]
 8011458:	60b9      	str	r1, [r7, #8]
 801145a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	68ba      	ldr	r2, [r7, #8]
 8011460:	68f9      	ldr	r1, [r7, #12]
 8011462:	4804      	ldr	r0, [pc, #16]	@ (8011474 <xEventGroupSetBitsFromISR+0x24>)
 8011464:	f002 f972 	bl	801374c <xTimerPendFunctionCallFromISR>
 8011468:	6178      	str	r0, [r7, #20]

		return xReturn;
 801146a:	697b      	ldr	r3, [r7, #20]
	}
 801146c:	4618      	mov	r0, r3
 801146e:	3718      	adds	r7, #24
 8011470:	46bd      	mov	sp, r7
 8011472:	bd80      	pop	{r7, pc}
 8011474:	080113f1 	.word	0x080113f1

08011478 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011478:	b480      	push	{r7}
 801147a:	b083      	sub	sp, #12
 801147c:	af00      	add	r7, sp, #0
 801147e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	f103 0208 	add.w	r2, r3, #8
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	f04f 32ff 	mov.w	r2, #4294967295
 8011490:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	f103 0208 	add.w	r2, r3, #8
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	f103 0208 	add.w	r2, r3, #8
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	2200      	movs	r2, #0
 80114aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80114ac:	bf00      	nop
 80114ae:	370c      	adds	r7, #12
 80114b0:	46bd      	mov	sp, r7
 80114b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114b6:	4770      	bx	lr

080114b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80114b8:	b480      	push	{r7}
 80114ba:	b083      	sub	sp, #12
 80114bc:	af00      	add	r7, sp, #0
 80114be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	2200      	movs	r2, #0
 80114c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80114c6:	bf00      	nop
 80114c8:	370c      	adds	r7, #12
 80114ca:	46bd      	mov	sp, r7
 80114cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114d0:	4770      	bx	lr

080114d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80114d2:	b480      	push	{r7}
 80114d4:	b085      	sub	sp, #20
 80114d6:	af00      	add	r7, sp, #0
 80114d8:	6078      	str	r0, [r7, #4]
 80114da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	685b      	ldr	r3, [r3, #4]
 80114e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80114e2:	683b      	ldr	r3, [r7, #0]
 80114e4:	68fa      	ldr	r2, [r7, #12]
 80114e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80114e8:	68fb      	ldr	r3, [r7, #12]
 80114ea:	689a      	ldr	r2, [r3, #8]
 80114ec:	683b      	ldr	r3, [r7, #0]
 80114ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80114f0:	68fb      	ldr	r3, [r7, #12]
 80114f2:	689b      	ldr	r3, [r3, #8]
 80114f4:	683a      	ldr	r2, [r7, #0]
 80114f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80114f8:	68fb      	ldr	r3, [r7, #12]
 80114fa:	683a      	ldr	r2, [r7, #0]
 80114fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80114fe:	683b      	ldr	r3, [r7, #0]
 8011500:	687a      	ldr	r2, [r7, #4]
 8011502:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	1c5a      	adds	r2, r3, #1
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	601a      	str	r2, [r3, #0]
}
 801150e:	bf00      	nop
 8011510:	3714      	adds	r7, #20
 8011512:	46bd      	mov	sp, r7
 8011514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011518:	4770      	bx	lr

0801151a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801151a:	b480      	push	{r7}
 801151c:	b085      	sub	sp, #20
 801151e:	af00      	add	r7, sp, #0
 8011520:	6078      	str	r0, [r7, #4]
 8011522:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011524:	683b      	ldr	r3, [r7, #0]
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801152a:	68bb      	ldr	r3, [r7, #8]
 801152c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011530:	d103      	bne.n	801153a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	691b      	ldr	r3, [r3, #16]
 8011536:	60fb      	str	r3, [r7, #12]
 8011538:	e00c      	b.n	8011554 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	3308      	adds	r3, #8
 801153e:	60fb      	str	r3, [r7, #12]
 8011540:	e002      	b.n	8011548 <vListInsert+0x2e>
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	685b      	ldr	r3, [r3, #4]
 8011546:	60fb      	str	r3, [r7, #12]
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	685b      	ldr	r3, [r3, #4]
 801154c:	681b      	ldr	r3, [r3, #0]
 801154e:	68ba      	ldr	r2, [r7, #8]
 8011550:	429a      	cmp	r2, r3
 8011552:	d2f6      	bcs.n	8011542 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011554:	68fb      	ldr	r3, [r7, #12]
 8011556:	685a      	ldr	r2, [r3, #4]
 8011558:	683b      	ldr	r3, [r7, #0]
 801155a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801155c:	683b      	ldr	r3, [r7, #0]
 801155e:	685b      	ldr	r3, [r3, #4]
 8011560:	683a      	ldr	r2, [r7, #0]
 8011562:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011564:	683b      	ldr	r3, [r7, #0]
 8011566:	68fa      	ldr	r2, [r7, #12]
 8011568:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	683a      	ldr	r2, [r7, #0]
 801156e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011570:	683b      	ldr	r3, [r7, #0]
 8011572:	687a      	ldr	r2, [r7, #4]
 8011574:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	681b      	ldr	r3, [r3, #0]
 801157a:	1c5a      	adds	r2, r3, #1
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	601a      	str	r2, [r3, #0]
}
 8011580:	bf00      	nop
 8011582:	3714      	adds	r7, #20
 8011584:	46bd      	mov	sp, r7
 8011586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801158a:	4770      	bx	lr

0801158c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801158c:	b480      	push	{r7}
 801158e:	b085      	sub	sp, #20
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	691b      	ldr	r3, [r3, #16]
 8011598:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	685b      	ldr	r3, [r3, #4]
 801159e:	687a      	ldr	r2, [r7, #4]
 80115a0:	6892      	ldr	r2, [r2, #8]
 80115a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	689b      	ldr	r3, [r3, #8]
 80115a8:	687a      	ldr	r2, [r7, #4]
 80115aa:	6852      	ldr	r2, [r2, #4]
 80115ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	685b      	ldr	r3, [r3, #4]
 80115b2:	687a      	ldr	r2, [r7, #4]
 80115b4:	429a      	cmp	r2, r3
 80115b6:	d103      	bne.n	80115c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	689a      	ldr	r2, [r3, #8]
 80115bc:	68fb      	ldr	r3, [r7, #12]
 80115be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	2200      	movs	r2, #0
 80115c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80115c6:	68fb      	ldr	r3, [r7, #12]
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	1e5a      	subs	r2, r3, #1
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	681b      	ldr	r3, [r3, #0]
}
 80115d4:	4618      	mov	r0, r3
 80115d6:	3714      	adds	r7, #20
 80115d8:	46bd      	mov	sp, r7
 80115da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115de:	4770      	bx	lr

080115e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80115e0:	b580      	push	{r7, lr}
 80115e2:	b084      	sub	sp, #16
 80115e4:	af00      	add	r7, sp, #0
 80115e6:	6078      	str	r0, [r7, #4]
 80115e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80115ee:	68fb      	ldr	r3, [r7, #12]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d10b      	bne.n	801160c <xQueueGenericReset+0x2c>
	__asm volatile
 80115f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115f8:	f383 8811 	msr	BASEPRI, r3
 80115fc:	f3bf 8f6f 	isb	sy
 8011600:	f3bf 8f4f 	dsb	sy
 8011604:	60bb      	str	r3, [r7, #8]
}
 8011606:	bf00      	nop
 8011608:	bf00      	nop
 801160a:	e7fd      	b.n	8011608 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 801160c:	f002 f9ec 	bl	80139e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	681a      	ldr	r2, [r3, #0]
 8011614:	68fb      	ldr	r3, [r7, #12]
 8011616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011618:	68f9      	ldr	r1, [r7, #12]
 801161a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801161c:	fb01 f303 	mul.w	r3, r1, r3
 8011620:	441a      	add	r2, r3
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011626:	68fb      	ldr	r3, [r7, #12]
 8011628:	2200      	movs	r2, #0
 801162a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801162c:	68fb      	ldr	r3, [r7, #12]
 801162e:	681a      	ldr	r2, [r3, #0]
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011634:	68fb      	ldr	r3, [r7, #12]
 8011636:	681a      	ldr	r2, [r3, #0]
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801163c:	3b01      	subs	r3, #1
 801163e:	68f9      	ldr	r1, [r7, #12]
 8011640:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011642:	fb01 f303 	mul.w	r3, r1, r3
 8011646:	441a      	add	r2, r3
 8011648:	68fb      	ldr	r3, [r7, #12]
 801164a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801164c:	68fb      	ldr	r3, [r7, #12]
 801164e:	22ff      	movs	r2, #255	@ 0xff
 8011650:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	22ff      	movs	r2, #255	@ 0xff
 8011658:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 801165c:	683b      	ldr	r3, [r7, #0]
 801165e:	2b00      	cmp	r3, #0
 8011660:	d114      	bne.n	801168c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011662:	68fb      	ldr	r3, [r7, #12]
 8011664:	691b      	ldr	r3, [r3, #16]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d01a      	beq.n	80116a0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801166a:	68fb      	ldr	r3, [r7, #12]
 801166c:	3310      	adds	r3, #16
 801166e:	4618      	mov	r0, r3
 8011670:	f001 f9ee 	bl	8012a50 <xTaskRemoveFromEventList>
 8011674:	4603      	mov	r3, r0
 8011676:	2b00      	cmp	r3, #0
 8011678:	d012      	beq.n	80116a0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801167a:	4b0d      	ldr	r3, [pc, #52]	@ (80116b0 <xQueueGenericReset+0xd0>)
 801167c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011680:	601a      	str	r2, [r3, #0]
 8011682:	f3bf 8f4f 	dsb	sy
 8011686:	f3bf 8f6f 	isb	sy
 801168a:	e009      	b.n	80116a0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	3310      	adds	r3, #16
 8011690:	4618      	mov	r0, r3
 8011692:	f7ff fef1 	bl	8011478 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	3324      	adds	r3, #36	@ 0x24
 801169a:	4618      	mov	r0, r3
 801169c:	f7ff feec 	bl	8011478 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80116a0:	f002 f9d4 	bl	8013a4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80116a4:	2301      	movs	r3, #1
}
 80116a6:	4618      	mov	r0, r3
 80116a8:	3710      	adds	r7, #16
 80116aa:	46bd      	mov	sp, r7
 80116ac:	bd80      	pop	{r7, pc}
 80116ae:	bf00      	nop
 80116b0:	e000ed04 	.word	0xe000ed04

080116b4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80116b4:	b580      	push	{r7, lr}
 80116b6:	b08e      	sub	sp, #56	@ 0x38
 80116b8:	af02      	add	r7, sp, #8
 80116ba:	60f8      	str	r0, [r7, #12]
 80116bc:	60b9      	str	r1, [r7, #8]
 80116be:	607a      	str	r2, [r7, #4]
 80116c0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80116c2:	68fb      	ldr	r3, [r7, #12]
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	d10b      	bne.n	80116e0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80116c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116cc:	f383 8811 	msr	BASEPRI, r3
 80116d0:	f3bf 8f6f 	isb	sy
 80116d4:	f3bf 8f4f 	dsb	sy
 80116d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80116da:	bf00      	nop
 80116dc:	bf00      	nop
 80116de:	e7fd      	b.n	80116dc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80116e0:	683b      	ldr	r3, [r7, #0]
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d10b      	bne.n	80116fe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80116e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116ea:	f383 8811 	msr	BASEPRI, r3
 80116ee:	f3bf 8f6f 	isb	sy
 80116f2:	f3bf 8f4f 	dsb	sy
 80116f6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80116f8:	bf00      	nop
 80116fa:	bf00      	nop
 80116fc:	e7fd      	b.n	80116fa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	2b00      	cmp	r3, #0
 8011702:	d002      	beq.n	801170a <xQueueGenericCreateStatic+0x56>
 8011704:	68bb      	ldr	r3, [r7, #8]
 8011706:	2b00      	cmp	r3, #0
 8011708:	d001      	beq.n	801170e <xQueueGenericCreateStatic+0x5a>
 801170a:	2301      	movs	r3, #1
 801170c:	e000      	b.n	8011710 <xQueueGenericCreateStatic+0x5c>
 801170e:	2300      	movs	r3, #0
 8011710:	2b00      	cmp	r3, #0
 8011712:	d10b      	bne.n	801172c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8011714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011718:	f383 8811 	msr	BASEPRI, r3
 801171c:	f3bf 8f6f 	isb	sy
 8011720:	f3bf 8f4f 	dsb	sy
 8011724:	623b      	str	r3, [r7, #32]
}
 8011726:	bf00      	nop
 8011728:	bf00      	nop
 801172a:	e7fd      	b.n	8011728 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	2b00      	cmp	r3, #0
 8011730:	d102      	bne.n	8011738 <xQueueGenericCreateStatic+0x84>
 8011732:	68bb      	ldr	r3, [r7, #8]
 8011734:	2b00      	cmp	r3, #0
 8011736:	d101      	bne.n	801173c <xQueueGenericCreateStatic+0x88>
 8011738:	2301      	movs	r3, #1
 801173a:	e000      	b.n	801173e <xQueueGenericCreateStatic+0x8a>
 801173c:	2300      	movs	r3, #0
 801173e:	2b00      	cmp	r3, #0
 8011740:	d10b      	bne.n	801175a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8011742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011746:	f383 8811 	msr	BASEPRI, r3
 801174a:	f3bf 8f6f 	isb	sy
 801174e:	f3bf 8f4f 	dsb	sy
 8011752:	61fb      	str	r3, [r7, #28]
}
 8011754:	bf00      	nop
 8011756:	bf00      	nop
 8011758:	e7fd      	b.n	8011756 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801175a:	2350      	movs	r3, #80	@ 0x50
 801175c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801175e:	697b      	ldr	r3, [r7, #20]
 8011760:	2b50      	cmp	r3, #80	@ 0x50
 8011762:	d00b      	beq.n	801177c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8011764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011768:	f383 8811 	msr	BASEPRI, r3
 801176c:	f3bf 8f6f 	isb	sy
 8011770:	f3bf 8f4f 	dsb	sy
 8011774:	61bb      	str	r3, [r7, #24]
}
 8011776:	bf00      	nop
 8011778:	bf00      	nop
 801177a:	e7fd      	b.n	8011778 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801177c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801177e:	683b      	ldr	r3, [r7, #0]
 8011780:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8011782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011784:	2b00      	cmp	r3, #0
 8011786:	d00d      	beq.n	80117a4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801178a:	2201      	movs	r2, #1
 801178c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011790:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8011794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011796:	9300      	str	r3, [sp, #0]
 8011798:	4613      	mov	r3, r2
 801179a:	687a      	ldr	r2, [r7, #4]
 801179c:	68b9      	ldr	r1, [r7, #8]
 801179e:	68f8      	ldr	r0, [r7, #12]
 80117a0:	f000 f805 	bl	80117ae <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80117a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80117a6:	4618      	mov	r0, r3
 80117a8:	3730      	adds	r7, #48	@ 0x30
 80117aa:	46bd      	mov	sp, r7
 80117ac:	bd80      	pop	{r7, pc}

080117ae <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80117ae:	b580      	push	{r7, lr}
 80117b0:	b084      	sub	sp, #16
 80117b2:	af00      	add	r7, sp, #0
 80117b4:	60f8      	str	r0, [r7, #12]
 80117b6:	60b9      	str	r1, [r7, #8]
 80117b8:	607a      	str	r2, [r7, #4]
 80117ba:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80117bc:	68bb      	ldr	r3, [r7, #8]
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d103      	bne.n	80117ca <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80117c2:	69bb      	ldr	r3, [r7, #24]
 80117c4:	69ba      	ldr	r2, [r7, #24]
 80117c6:	601a      	str	r2, [r3, #0]
 80117c8:	e002      	b.n	80117d0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80117ca:	69bb      	ldr	r3, [r7, #24]
 80117cc:	687a      	ldr	r2, [r7, #4]
 80117ce:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80117d0:	69bb      	ldr	r3, [r7, #24]
 80117d2:	68fa      	ldr	r2, [r7, #12]
 80117d4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80117d6:	69bb      	ldr	r3, [r7, #24]
 80117d8:	68ba      	ldr	r2, [r7, #8]
 80117da:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80117dc:	2101      	movs	r1, #1
 80117de:	69b8      	ldr	r0, [r7, #24]
 80117e0:	f7ff fefe 	bl	80115e0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80117e4:	69bb      	ldr	r3, [r7, #24]
 80117e6:	78fa      	ldrb	r2, [r7, #3]
 80117e8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80117ec:	bf00      	nop
 80117ee:	3710      	adds	r7, #16
 80117f0:	46bd      	mov	sp, r7
 80117f2:	bd80      	pop	{r7, pc}

080117f4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80117f4:	b580      	push	{r7, lr}
 80117f6:	b08e      	sub	sp, #56	@ 0x38
 80117f8:	af00      	add	r7, sp, #0
 80117fa:	60f8      	str	r0, [r7, #12]
 80117fc:	60b9      	str	r1, [r7, #8]
 80117fe:	607a      	str	r2, [r7, #4]
 8011800:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011802:	2300      	movs	r3, #0
 8011804:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801180a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801180c:	2b00      	cmp	r3, #0
 801180e:	d10b      	bne.n	8011828 <xQueueGenericSend+0x34>
	__asm volatile
 8011810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011814:	f383 8811 	msr	BASEPRI, r3
 8011818:	f3bf 8f6f 	isb	sy
 801181c:	f3bf 8f4f 	dsb	sy
 8011820:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011822:	bf00      	nop
 8011824:	bf00      	nop
 8011826:	e7fd      	b.n	8011824 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011828:	68bb      	ldr	r3, [r7, #8]
 801182a:	2b00      	cmp	r3, #0
 801182c:	d103      	bne.n	8011836 <xQueueGenericSend+0x42>
 801182e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011832:	2b00      	cmp	r3, #0
 8011834:	d101      	bne.n	801183a <xQueueGenericSend+0x46>
 8011836:	2301      	movs	r3, #1
 8011838:	e000      	b.n	801183c <xQueueGenericSend+0x48>
 801183a:	2300      	movs	r3, #0
 801183c:	2b00      	cmp	r3, #0
 801183e:	d10b      	bne.n	8011858 <xQueueGenericSend+0x64>
	__asm volatile
 8011840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011844:	f383 8811 	msr	BASEPRI, r3
 8011848:	f3bf 8f6f 	isb	sy
 801184c:	f3bf 8f4f 	dsb	sy
 8011850:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011852:	bf00      	nop
 8011854:	bf00      	nop
 8011856:	e7fd      	b.n	8011854 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011858:	683b      	ldr	r3, [r7, #0]
 801185a:	2b02      	cmp	r3, #2
 801185c:	d103      	bne.n	8011866 <xQueueGenericSend+0x72>
 801185e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011862:	2b01      	cmp	r3, #1
 8011864:	d101      	bne.n	801186a <xQueueGenericSend+0x76>
 8011866:	2301      	movs	r3, #1
 8011868:	e000      	b.n	801186c <xQueueGenericSend+0x78>
 801186a:	2300      	movs	r3, #0
 801186c:	2b00      	cmp	r3, #0
 801186e:	d10b      	bne.n	8011888 <xQueueGenericSend+0x94>
	__asm volatile
 8011870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011874:	f383 8811 	msr	BASEPRI, r3
 8011878:	f3bf 8f6f 	isb	sy
 801187c:	f3bf 8f4f 	dsb	sy
 8011880:	623b      	str	r3, [r7, #32]
}
 8011882:	bf00      	nop
 8011884:	bf00      	nop
 8011886:	e7fd      	b.n	8011884 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011888:	f001 fb0c 	bl	8012ea4 <xTaskGetSchedulerState>
 801188c:	4603      	mov	r3, r0
 801188e:	2b00      	cmp	r3, #0
 8011890:	d102      	bne.n	8011898 <xQueueGenericSend+0xa4>
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	2b00      	cmp	r3, #0
 8011896:	d101      	bne.n	801189c <xQueueGenericSend+0xa8>
 8011898:	2301      	movs	r3, #1
 801189a:	e000      	b.n	801189e <xQueueGenericSend+0xaa>
 801189c:	2300      	movs	r3, #0
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d10b      	bne.n	80118ba <xQueueGenericSend+0xc6>
	__asm volatile
 80118a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118a6:	f383 8811 	msr	BASEPRI, r3
 80118aa:	f3bf 8f6f 	isb	sy
 80118ae:	f3bf 8f4f 	dsb	sy
 80118b2:	61fb      	str	r3, [r7, #28]
}
 80118b4:	bf00      	nop
 80118b6:	bf00      	nop
 80118b8:	e7fd      	b.n	80118b6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80118ba:	f002 f895 	bl	80139e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80118be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80118c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80118c6:	429a      	cmp	r2, r3
 80118c8:	d302      	bcc.n	80118d0 <xQueueGenericSend+0xdc>
 80118ca:	683b      	ldr	r3, [r7, #0]
 80118cc:	2b02      	cmp	r3, #2
 80118ce:	d129      	bne.n	8011924 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80118d0:	683a      	ldr	r2, [r7, #0]
 80118d2:	68b9      	ldr	r1, [r7, #8]
 80118d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80118d6:	f000 fa0f 	bl	8011cf8 <prvCopyDataToQueue>
 80118da:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80118dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d010      	beq.n	8011906 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80118e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118e6:	3324      	adds	r3, #36	@ 0x24
 80118e8:	4618      	mov	r0, r3
 80118ea:	f001 f8b1 	bl	8012a50 <xTaskRemoveFromEventList>
 80118ee:	4603      	mov	r3, r0
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d013      	beq.n	801191c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80118f4:	4b3f      	ldr	r3, [pc, #252]	@ (80119f4 <xQueueGenericSend+0x200>)
 80118f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80118fa:	601a      	str	r2, [r3, #0]
 80118fc:	f3bf 8f4f 	dsb	sy
 8011900:	f3bf 8f6f 	isb	sy
 8011904:	e00a      	b.n	801191c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011908:	2b00      	cmp	r3, #0
 801190a:	d007      	beq.n	801191c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801190c:	4b39      	ldr	r3, [pc, #228]	@ (80119f4 <xQueueGenericSend+0x200>)
 801190e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011912:	601a      	str	r2, [r3, #0]
 8011914:	f3bf 8f4f 	dsb	sy
 8011918:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801191c:	f002 f896 	bl	8013a4c <vPortExitCritical>
				return pdPASS;
 8011920:	2301      	movs	r3, #1
 8011922:	e063      	b.n	80119ec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d103      	bne.n	8011932 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801192a:	f002 f88f 	bl	8013a4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801192e:	2300      	movs	r3, #0
 8011930:	e05c      	b.n	80119ec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011934:	2b00      	cmp	r3, #0
 8011936:	d106      	bne.n	8011946 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011938:	f107 0314 	add.w	r3, r7, #20
 801193c:	4618      	mov	r0, r3
 801193e:	f001 f94f 	bl	8012be0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011942:	2301      	movs	r3, #1
 8011944:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011946:	f002 f881 	bl	8013a4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801194a:	f000 fdf1 	bl	8012530 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801194e:	f002 f84b 	bl	80139e8 <vPortEnterCritical>
 8011952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011954:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011958:	b25b      	sxtb	r3, r3
 801195a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801195e:	d103      	bne.n	8011968 <xQueueGenericSend+0x174>
 8011960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011962:	2200      	movs	r2, #0
 8011964:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801196a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801196e:	b25b      	sxtb	r3, r3
 8011970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011974:	d103      	bne.n	801197e <xQueueGenericSend+0x18a>
 8011976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011978:	2200      	movs	r2, #0
 801197a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801197e:	f002 f865 	bl	8013a4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011982:	1d3a      	adds	r2, r7, #4
 8011984:	f107 0314 	add.w	r3, r7, #20
 8011988:	4611      	mov	r1, r2
 801198a:	4618      	mov	r0, r3
 801198c:	f001 f93e 	bl	8012c0c <xTaskCheckForTimeOut>
 8011990:	4603      	mov	r3, r0
 8011992:	2b00      	cmp	r3, #0
 8011994:	d124      	bne.n	80119e0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011996:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011998:	f000 faa6 	bl	8011ee8 <prvIsQueueFull>
 801199c:	4603      	mov	r3, r0
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d018      	beq.n	80119d4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80119a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119a4:	3310      	adds	r3, #16
 80119a6:	687a      	ldr	r2, [r7, #4]
 80119a8:	4611      	mov	r1, r2
 80119aa:	4618      	mov	r0, r3
 80119ac:	f000 ffc0 	bl	8012930 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80119b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80119b2:	f000 fa31 	bl	8011e18 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80119b6:	f000 fdc9 	bl	801254c <xTaskResumeAll>
 80119ba:	4603      	mov	r3, r0
 80119bc:	2b00      	cmp	r3, #0
 80119be:	f47f af7c 	bne.w	80118ba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80119c2:	4b0c      	ldr	r3, [pc, #48]	@ (80119f4 <xQueueGenericSend+0x200>)
 80119c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80119c8:	601a      	str	r2, [r3, #0]
 80119ca:	f3bf 8f4f 	dsb	sy
 80119ce:	f3bf 8f6f 	isb	sy
 80119d2:	e772      	b.n	80118ba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80119d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80119d6:	f000 fa1f 	bl	8011e18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80119da:	f000 fdb7 	bl	801254c <xTaskResumeAll>
 80119de:	e76c      	b.n	80118ba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80119e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80119e2:	f000 fa19 	bl	8011e18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80119e6:	f000 fdb1 	bl	801254c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80119ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80119ec:	4618      	mov	r0, r3
 80119ee:	3738      	adds	r7, #56	@ 0x38
 80119f0:	46bd      	mov	sp, r7
 80119f2:	bd80      	pop	{r7, pc}
 80119f4:	e000ed04 	.word	0xe000ed04

080119f8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80119f8:	b580      	push	{r7, lr}
 80119fa:	b090      	sub	sp, #64	@ 0x40
 80119fc:	af00      	add	r7, sp, #0
 80119fe:	60f8      	str	r0, [r7, #12]
 8011a00:	60b9      	str	r1, [r7, #8]
 8011a02:	607a      	str	r2, [r7, #4]
 8011a04:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011a06:	68fb      	ldr	r3, [r7, #12]
 8011a08:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8011a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d10b      	bne.n	8011a28 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8011a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a14:	f383 8811 	msr	BASEPRI, r3
 8011a18:	f3bf 8f6f 	isb	sy
 8011a1c:	f3bf 8f4f 	dsb	sy
 8011a20:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011a22:	bf00      	nop
 8011a24:	bf00      	nop
 8011a26:	e7fd      	b.n	8011a24 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011a28:	68bb      	ldr	r3, [r7, #8]
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d103      	bne.n	8011a36 <xQueueGenericSendFromISR+0x3e>
 8011a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d101      	bne.n	8011a3a <xQueueGenericSendFromISR+0x42>
 8011a36:	2301      	movs	r3, #1
 8011a38:	e000      	b.n	8011a3c <xQueueGenericSendFromISR+0x44>
 8011a3a:	2300      	movs	r3, #0
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d10b      	bne.n	8011a58 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8011a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a44:	f383 8811 	msr	BASEPRI, r3
 8011a48:	f3bf 8f6f 	isb	sy
 8011a4c:	f3bf 8f4f 	dsb	sy
 8011a50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011a52:	bf00      	nop
 8011a54:	bf00      	nop
 8011a56:	e7fd      	b.n	8011a54 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011a58:	683b      	ldr	r3, [r7, #0]
 8011a5a:	2b02      	cmp	r3, #2
 8011a5c:	d103      	bne.n	8011a66 <xQueueGenericSendFromISR+0x6e>
 8011a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011a62:	2b01      	cmp	r3, #1
 8011a64:	d101      	bne.n	8011a6a <xQueueGenericSendFromISR+0x72>
 8011a66:	2301      	movs	r3, #1
 8011a68:	e000      	b.n	8011a6c <xQueueGenericSendFromISR+0x74>
 8011a6a:	2300      	movs	r3, #0
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d10b      	bne.n	8011a88 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8011a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a74:	f383 8811 	msr	BASEPRI, r3
 8011a78:	f3bf 8f6f 	isb	sy
 8011a7c:	f3bf 8f4f 	dsb	sy
 8011a80:	623b      	str	r3, [r7, #32]
}
 8011a82:	bf00      	nop
 8011a84:	bf00      	nop
 8011a86:	e7fd      	b.n	8011a84 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011a88:	f002 f88e 	bl	8013ba8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011a8c:	f3ef 8211 	mrs	r2, BASEPRI
 8011a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a94:	f383 8811 	msr	BASEPRI, r3
 8011a98:	f3bf 8f6f 	isb	sy
 8011a9c:	f3bf 8f4f 	dsb	sy
 8011aa0:	61fa      	str	r2, [r7, #28]
 8011aa2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011aa4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011aa6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011aaa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011ab0:	429a      	cmp	r2, r3
 8011ab2:	d302      	bcc.n	8011aba <xQueueGenericSendFromISR+0xc2>
 8011ab4:	683b      	ldr	r3, [r7, #0]
 8011ab6:	2b02      	cmp	r3, #2
 8011ab8:	d12f      	bne.n	8011b1a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011abc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011ac0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011aca:	683a      	ldr	r2, [r7, #0]
 8011acc:	68b9      	ldr	r1, [r7, #8]
 8011ace:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011ad0:	f000 f912 	bl	8011cf8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011ad4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8011ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011adc:	d112      	bne.n	8011b04 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d016      	beq.n	8011b14 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ae8:	3324      	adds	r3, #36	@ 0x24
 8011aea:	4618      	mov	r0, r3
 8011aec:	f000 ffb0 	bl	8012a50 <xTaskRemoveFromEventList>
 8011af0:	4603      	mov	r3, r0
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d00e      	beq.n	8011b14 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d00b      	beq.n	8011b14 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	2201      	movs	r2, #1
 8011b00:	601a      	str	r2, [r3, #0]
 8011b02:	e007      	b.n	8011b14 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011b04:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8011b08:	3301      	adds	r3, #1
 8011b0a:	b2db      	uxtb	r3, r3
 8011b0c:	b25a      	sxtb	r2, r3
 8011b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011b14:	2301      	movs	r3, #1
 8011b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8011b18:	e001      	b.n	8011b1e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011b1a:	2300      	movs	r3, #0
 8011b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b20:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011b22:	697b      	ldr	r3, [r7, #20]
 8011b24:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011b28:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011b2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011b2c:	4618      	mov	r0, r3
 8011b2e:	3740      	adds	r7, #64	@ 0x40
 8011b30:	46bd      	mov	sp, r7
 8011b32:	bd80      	pop	{r7, pc}

08011b34 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011b34:	b580      	push	{r7, lr}
 8011b36:	b08c      	sub	sp, #48	@ 0x30
 8011b38:	af00      	add	r7, sp, #0
 8011b3a:	60f8      	str	r0, [r7, #12]
 8011b3c:	60b9      	str	r1, [r7, #8]
 8011b3e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011b40:	2300      	movs	r3, #0
 8011b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d10b      	bne.n	8011b66 <xQueueReceive+0x32>
	__asm volatile
 8011b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b52:	f383 8811 	msr	BASEPRI, r3
 8011b56:	f3bf 8f6f 	isb	sy
 8011b5a:	f3bf 8f4f 	dsb	sy
 8011b5e:	623b      	str	r3, [r7, #32]
}
 8011b60:	bf00      	nop
 8011b62:	bf00      	nop
 8011b64:	e7fd      	b.n	8011b62 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011b66:	68bb      	ldr	r3, [r7, #8]
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d103      	bne.n	8011b74 <xQueueReceive+0x40>
 8011b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011b70:	2b00      	cmp	r3, #0
 8011b72:	d101      	bne.n	8011b78 <xQueueReceive+0x44>
 8011b74:	2301      	movs	r3, #1
 8011b76:	e000      	b.n	8011b7a <xQueueReceive+0x46>
 8011b78:	2300      	movs	r3, #0
 8011b7a:	2b00      	cmp	r3, #0
 8011b7c:	d10b      	bne.n	8011b96 <xQueueReceive+0x62>
	__asm volatile
 8011b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b82:	f383 8811 	msr	BASEPRI, r3
 8011b86:	f3bf 8f6f 	isb	sy
 8011b8a:	f3bf 8f4f 	dsb	sy
 8011b8e:	61fb      	str	r3, [r7, #28]
}
 8011b90:	bf00      	nop
 8011b92:	bf00      	nop
 8011b94:	e7fd      	b.n	8011b92 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011b96:	f001 f985 	bl	8012ea4 <xTaskGetSchedulerState>
 8011b9a:	4603      	mov	r3, r0
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d102      	bne.n	8011ba6 <xQueueReceive+0x72>
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d101      	bne.n	8011baa <xQueueReceive+0x76>
 8011ba6:	2301      	movs	r3, #1
 8011ba8:	e000      	b.n	8011bac <xQueueReceive+0x78>
 8011baa:	2300      	movs	r3, #0
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d10b      	bne.n	8011bc8 <xQueueReceive+0x94>
	__asm volatile
 8011bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bb4:	f383 8811 	msr	BASEPRI, r3
 8011bb8:	f3bf 8f6f 	isb	sy
 8011bbc:	f3bf 8f4f 	dsb	sy
 8011bc0:	61bb      	str	r3, [r7, #24]
}
 8011bc2:	bf00      	nop
 8011bc4:	bf00      	nop
 8011bc6:	e7fd      	b.n	8011bc4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011bc8:	f001 ff0e 	bl	80139e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011bd0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d01f      	beq.n	8011c18 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011bd8:	68b9      	ldr	r1, [r7, #8]
 8011bda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011bdc:	f000 f8f6 	bl	8011dcc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011be2:	1e5a      	subs	r2, r3, #1
 8011be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011be6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bea:	691b      	ldr	r3, [r3, #16]
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d00f      	beq.n	8011c10 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bf2:	3310      	adds	r3, #16
 8011bf4:	4618      	mov	r0, r3
 8011bf6:	f000 ff2b 	bl	8012a50 <xTaskRemoveFromEventList>
 8011bfa:	4603      	mov	r3, r0
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d007      	beq.n	8011c10 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011c00:	4b3c      	ldr	r3, [pc, #240]	@ (8011cf4 <xQueueReceive+0x1c0>)
 8011c02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011c06:	601a      	str	r2, [r3, #0]
 8011c08:	f3bf 8f4f 	dsb	sy
 8011c0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011c10:	f001 ff1c 	bl	8013a4c <vPortExitCritical>
				return pdPASS;
 8011c14:	2301      	movs	r3, #1
 8011c16:	e069      	b.n	8011cec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d103      	bne.n	8011c26 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011c1e:	f001 ff15 	bl	8013a4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011c22:	2300      	movs	r3, #0
 8011c24:	e062      	b.n	8011cec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d106      	bne.n	8011c3a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011c2c:	f107 0310 	add.w	r3, r7, #16
 8011c30:	4618      	mov	r0, r3
 8011c32:	f000 ffd5 	bl	8012be0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011c36:	2301      	movs	r3, #1
 8011c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011c3a:	f001 ff07 	bl	8013a4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011c3e:	f000 fc77 	bl	8012530 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011c42:	f001 fed1 	bl	80139e8 <vPortEnterCritical>
 8011c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011c4c:	b25b      	sxtb	r3, r3
 8011c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c52:	d103      	bne.n	8011c5c <xQueueReceive+0x128>
 8011c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c56:	2200      	movs	r2, #0
 8011c58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011c62:	b25b      	sxtb	r3, r3
 8011c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c68:	d103      	bne.n	8011c72 <xQueueReceive+0x13e>
 8011c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011c72:	f001 feeb 	bl	8013a4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011c76:	1d3a      	adds	r2, r7, #4
 8011c78:	f107 0310 	add.w	r3, r7, #16
 8011c7c:	4611      	mov	r1, r2
 8011c7e:	4618      	mov	r0, r3
 8011c80:	f000 ffc4 	bl	8012c0c <xTaskCheckForTimeOut>
 8011c84:	4603      	mov	r3, r0
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d123      	bne.n	8011cd2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011c8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011c8c:	f000 f916 	bl	8011ebc <prvIsQueueEmpty>
 8011c90:	4603      	mov	r3, r0
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d017      	beq.n	8011cc6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c98:	3324      	adds	r3, #36	@ 0x24
 8011c9a:	687a      	ldr	r2, [r7, #4]
 8011c9c:	4611      	mov	r1, r2
 8011c9e:	4618      	mov	r0, r3
 8011ca0:	f000 fe46 	bl	8012930 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011ca4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011ca6:	f000 f8b7 	bl	8011e18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011caa:	f000 fc4f 	bl	801254c <xTaskResumeAll>
 8011cae:	4603      	mov	r3, r0
 8011cb0:	2b00      	cmp	r3, #0
 8011cb2:	d189      	bne.n	8011bc8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8011cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8011cf4 <xQueueReceive+0x1c0>)
 8011cb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011cba:	601a      	str	r2, [r3, #0]
 8011cbc:	f3bf 8f4f 	dsb	sy
 8011cc0:	f3bf 8f6f 	isb	sy
 8011cc4:	e780      	b.n	8011bc8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011cc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011cc8:	f000 f8a6 	bl	8011e18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011ccc:	f000 fc3e 	bl	801254c <xTaskResumeAll>
 8011cd0:	e77a      	b.n	8011bc8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011cd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011cd4:	f000 f8a0 	bl	8011e18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011cd8:	f000 fc38 	bl	801254c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011cdc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011cde:	f000 f8ed 	bl	8011ebc <prvIsQueueEmpty>
 8011ce2:	4603      	mov	r3, r0
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	f43f af6f 	beq.w	8011bc8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011cea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011cec:	4618      	mov	r0, r3
 8011cee:	3730      	adds	r7, #48	@ 0x30
 8011cf0:	46bd      	mov	sp, r7
 8011cf2:	bd80      	pop	{r7, pc}
 8011cf4:	e000ed04 	.word	0xe000ed04

08011cf8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011cf8:	b580      	push	{r7, lr}
 8011cfa:	b086      	sub	sp, #24
 8011cfc:	af00      	add	r7, sp, #0
 8011cfe:	60f8      	str	r0, [r7, #12]
 8011d00:	60b9      	str	r1, [r7, #8]
 8011d02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011d04:	2300      	movs	r3, #0
 8011d06:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011d0c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011d0e:	68fb      	ldr	r3, [r7, #12]
 8011d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	d10d      	bne.n	8011d32 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011d16:	68fb      	ldr	r3, [r7, #12]
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d14d      	bne.n	8011dba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011d1e:	68fb      	ldr	r3, [r7, #12]
 8011d20:	689b      	ldr	r3, [r3, #8]
 8011d22:	4618      	mov	r0, r3
 8011d24:	f001 f8dc 	bl	8012ee0 <xTaskPriorityDisinherit>
 8011d28:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	2200      	movs	r2, #0
 8011d2e:	609a      	str	r2, [r3, #8]
 8011d30:	e043      	b.n	8011dba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d119      	bne.n	8011d6c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	6858      	ldr	r0, [r3, #4]
 8011d3c:	68fb      	ldr	r3, [r7, #12]
 8011d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d40:	461a      	mov	r2, r3
 8011d42:	68b9      	ldr	r1, [r7, #8]
 8011d44:	f002 ff99 	bl	8014c7a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011d48:	68fb      	ldr	r3, [r7, #12]
 8011d4a:	685a      	ldr	r2, [r3, #4]
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d50:	441a      	add	r2, r3
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	685a      	ldr	r2, [r3, #4]
 8011d5a:	68fb      	ldr	r3, [r7, #12]
 8011d5c:	689b      	ldr	r3, [r3, #8]
 8011d5e:	429a      	cmp	r2, r3
 8011d60:	d32b      	bcc.n	8011dba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	681a      	ldr	r2, [r3, #0]
 8011d66:	68fb      	ldr	r3, [r7, #12]
 8011d68:	605a      	str	r2, [r3, #4]
 8011d6a:	e026      	b.n	8011dba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011d6c:	68fb      	ldr	r3, [r7, #12]
 8011d6e:	68d8      	ldr	r0, [r3, #12]
 8011d70:	68fb      	ldr	r3, [r7, #12]
 8011d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d74:	461a      	mov	r2, r3
 8011d76:	68b9      	ldr	r1, [r7, #8]
 8011d78:	f002 ff7f 	bl	8014c7a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	68da      	ldr	r2, [r3, #12]
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d84:	425b      	negs	r3, r3
 8011d86:	441a      	add	r2, r3
 8011d88:	68fb      	ldr	r3, [r7, #12]
 8011d8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011d8c:	68fb      	ldr	r3, [r7, #12]
 8011d8e:	68da      	ldr	r2, [r3, #12]
 8011d90:	68fb      	ldr	r3, [r7, #12]
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	429a      	cmp	r2, r3
 8011d96:	d207      	bcs.n	8011da8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	689a      	ldr	r2, [r3, #8]
 8011d9c:	68fb      	ldr	r3, [r7, #12]
 8011d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011da0:	425b      	negs	r3, r3
 8011da2:	441a      	add	r2, r3
 8011da4:	68fb      	ldr	r3, [r7, #12]
 8011da6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	2b02      	cmp	r3, #2
 8011dac:	d105      	bne.n	8011dba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011dae:	693b      	ldr	r3, [r7, #16]
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d002      	beq.n	8011dba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011db4:	693b      	ldr	r3, [r7, #16]
 8011db6:	3b01      	subs	r3, #1
 8011db8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011dba:	693b      	ldr	r3, [r7, #16]
 8011dbc:	1c5a      	adds	r2, r3, #1
 8011dbe:	68fb      	ldr	r3, [r7, #12]
 8011dc0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8011dc2:	697b      	ldr	r3, [r7, #20]
}
 8011dc4:	4618      	mov	r0, r3
 8011dc6:	3718      	adds	r7, #24
 8011dc8:	46bd      	mov	sp, r7
 8011dca:	bd80      	pop	{r7, pc}

08011dcc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011dcc:	b580      	push	{r7, lr}
 8011dce:	b082      	sub	sp, #8
 8011dd0:	af00      	add	r7, sp, #0
 8011dd2:	6078      	str	r0, [r7, #4]
 8011dd4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d018      	beq.n	8011e10 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	68da      	ldr	r2, [r3, #12]
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011de6:	441a      	add	r2, r3
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	68da      	ldr	r2, [r3, #12]
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	689b      	ldr	r3, [r3, #8]
 8011df4:	429a      	cmp	r2, r3
 8011df6:	d303      	bcc.n	8011e00 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	681a      	ldr	r2, [r3, #0]
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	68d9      	ldr	r1, [r3, #12]
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011e08:	461a      	mov	r2, r3
 8011e0a:	6838      	ldr	r0, [r7, #0]
 8011e0c:	f002 ff35 	bl	8014c7a <memcpy>
	}
}
 8011e10:	bf00      	nop
 8011e12:	3708      	adds	r7, #8
 8011e14:	46bd      	mov	sp, r7
 8011e16:	bd80      	pop	{r7, pc}

08011e18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011e18:	b580      	push	{r7, lr}
 8011e1a:	b084      	sub	sp, #16
 8011e1c:	af00      	add	r7, sp, #0
 8011e1e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011e20:	f001 fde2 	bl	80139e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011e2a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011e2c:	e011      	b.n	8011e52 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d012      	beq.n	8011e5c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	3324      	adds	r3, #36	@ 0x24
 8011e3a:	4618      	mov	r0, r3
 8011e3c:	f000 fe08 	bl	8012a50 <xTaskRemoveFromEventList>
 8011e40:	4603      	mov	r3, r0
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d001      	beq.n	8011e4a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8011e46:	f000 ff45 	bl	8012cd4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011e4a:	7bfb      	ldrb	r3, [r7, #15]
 8011e4c:	3b01      	subs	r3, #1
 8011e4e:	b2db      	uxtb	r3, r3
 8011e50:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011e52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	dce9      	bgt.n	8011e2e <prvUnlockQueue+0x16>
 8011e5a:	e000      	b.n	8011e5e <prvUnlockQueue+0x46>
					break;
 8011e5c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	22ff      	movs	r2, #255	@ 0xff
 8011e62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8011e66:	f001 fdf1 	bl	8013a4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011e6a:	f001 fdbd 	bl	80139e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011e74:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011e76:	e011      	b.n	8011e9c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	691b      	ldr	r3, [r3, #16]
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d012      	beq.n	8011ea6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	3310      	adds	r3, #16
 8011e84:	4618      	mov	r0, r3
 8011e86:	f000 fde3 	bl	8012a50 <xTaskRemoveFromEventList>
 8011e8a:	4603      	mov	r3, r0
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d001      	beq.n	8011e94 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011e90:	f000 ff20 	bl	8012cd4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011e94:	7bbb      	ldrb	r3, [r7, #14]
 8011e96:	3b01      	subs	r3, #1
 8011e98:	b2db      	uxtb	r3, r3
 8011e9a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011e9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	dce9      	bgt.n	8011e78 <prvUnlockQueue+0x60>
 8011ea4:	e000      	b.n	8011ea8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011ea6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	22ff      	movs	r2, #255	@ 0xff
 8011eac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8011eb0:	f001 fdcc 	bl	8013a4c <vPortExitCritical>
}
 8011eb4:	bf00      	nop
 8011eb6:	3710      	adds	r7, #16
 8011eb8:	46bd      	mov	sp, r7
 8011eba:	bd80      	pop	{r7, pc}

08011ebc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011ebc:	b580      	push	{r7, lr}
 8011ebe:	b084      	sub	sp, #16
 8011ec0:	af00      	add	r7, sp, #0
 8011ec2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011ec4:	f001 fd90 	bl	80139e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	d102      	bne.n	8011ed6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011ed0:	2301      	movs	r3, #1
 8011ed2:	60fb      	str	r3, [r7, #12]
 8011ed4:	e001      	b.n	8011eda <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011ed6:	2300      	movs	r3, #0
 8011ed8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011eda:	f001 fdb7 	bl	8013a4c <vPortExitCritical>

	return xReturn;
 8011ede:	68fb      	ldr	r3, [r7, #12]
}
 8011ee0:	4618      	mov	r0, r3
 8011ee2:	3710      	adds	r7, #16
 8011ee4:	46bd      	mov	sp, r7
 8011ee6:	bd80      	pop	{r7, pc}

08011ee8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011ee8:	b580      	push	{r7, lr}
 8011eea:	b084      	sub	sp, #16
 8011eec:	af00      	add	r7, sp, #0
 8011eee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011ef0:	f001 fd7a 	bl	80139e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011efc:	429a      	cmp	r2, r3
 8011efe:	d102      	bne.n	8011f06 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011f00:	2301      	movs	r3, #1
 8011f02:	60fb      	str	r3, [r7, #12]
 8011f04:	e001      	b.n	8011f0a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011f06:	2300      	movs	r3, #0
 8011f08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011f0a:	f001 fd9f 	bl	8013a4c <vPortExitCritical>

	return xReturn;
 8011f0e:	68fb      	ldr	r3, [r7, #12]
}
 8011f10:	4618      	mov	r0, r3
 8011f12:	3710      	adds	r7, #16
 8011f14:	46bd      	mov	sp, r7
 8011f16:	bd80      	pop	{r7, pc}

08011f18 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011f18:	b480      	push	{r7}
 8011f1a:	b085      	sub	sp, #20
 8011f1c:	af00      	add	r7, sp, #0
 8011f1e:	6078      	str	r0, [r7, #4]
 8011f20:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011f22:	2300      	movs	r3, #0
 8011f24:	60fb      	str	r3, [r7, #12]
 8011f26:	e014      	b.n	8011f52 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011f28:	4a0f      	ldr	r2, [pc, #60]	@ (8011f68 <vQueueAddToRegistry+0x50>)
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d10b      	bne.n	8011f4c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011f34:	490c      	ldr	r1, [pc, #48]	@ (8011f68 <vQueueAddToRegistry+0x50>)
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	683a      	ldr	r2, [r7, #0]
 8011f3a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8011f68 <vQueueAddToRegistry+0x50>)
 8011f40:	68fb      	ldr	r3, [r7, #12]
 8011f42:	00db      	lsls	r3, r3, #3
 8011f44:	4413      	add	r3, r2
 8011f46:	687a      	ldr	r2, [r7, #4]
 8011f48:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8011f4a:	e006      	b.n	8011f5a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	3301      	adds	r3, #1
 8011f50:	60fb      	str	r3, [r7, #12]
 8011f52:	68fb      	ldr	r3, [r7, #12]
 8011f54:	2b07      	cmp	r3, #7
 8011f56:	d9e7      	bls.n	8011f28 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011f58:	bf00      	nop
 8011f5a:	bf00      	nop
 8011f5c:	3714      	adds	r7, #20
 8011f5e:	46bd      	mov	sp, r7
 8011f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f64:	4770      	bx	lr
 8011f66:	bf00      	nop
 8011f68:	20002a10 	.word	0x20002a10

08011f6c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011f6c:	b580      	push	{r7, lr}
 8011f6e:	b086      	sub	sp, #24
 8011f70:	af00      	add	r7, sp, #0
 8011f72:	60f8      	str	r0, [r7, #12]
 8011f74:	60b9      	str	r1, [r7, #8]
 8011f76:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011f78:	68fb      	ldr	r3, [r7, #12]
 8011f7a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011f7c:	f001 fd34 	bl	80139e8 <vPortEnterCritical>
 8011f80:	697b      	ldr	r3, [r7, #20]
 8011f82:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011f86:	b25b      	sxtb	r3, r3
 8011f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f8c:	d103      	bne.n	8011f96 <vQueueWaitForMessageRestricted+0x2a>
 8011f8e:	697b      	ldr	r3, [r7, #20]
 8011f90:	2200      	movs	r2, #0
 8011f92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011f96:	697b      	ldr	r3, [r7, #20]
 8011f98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011f9c:	b25b      	sxtb	r3, r3
 8011f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011fa2:	d103      	bne.n	8011fac <vQueueWaitForMessageRestricted+0x40>
 8011fa4:	697b      	ldr	r3, [r7, #20]
 8011fa6:	2200      	movs	r2, #0
 8011fa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011fac:	f001 fd4e 	bl	8013a4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011fb0:	697b      	ldr	r3, [r7, #20]
 8011fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d106      	bne.n	8011fc6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011fb8:	697b      	ldr	r3, [r7, #20]
 8011fba:	3324      	adds	r3, #36	@ 0x24
 8011fbc:	687a      	ldr	r2, [r7, #4]
 8011fbe:	68b9      	ldr	r1, [r7, #8]
 8011fc0:	4618      	mov	r0, r3
 8011fc2:	f000 fd19 	bl	80129f8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011fc6:	6978      	ldr	r0, [r7, #20]
 8011fc8:	f7ff ff26 	bl	8011e18 <prvUnlockQueue>
	}
 8011fcc:	bf00      	nop
 8011fce:	3718      	adds	r7, #24
 8011fd0:	46bd      	mov	sp, r7
 8011fd2:	bd80      	pop	{r7, pc}

08011fd4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011fd4:	b580      	push	{r7, lr}
 8011fd6:	b08e      	sub	sp, #56	@ 0x38
 8011fd8:	af04      	add	r7, sp, #16
 8011fda:	60f8      	str	r0, [r7, #12]
 8011fdc:	60b9      	str	r1, [r7, #8]
 8011fde:	607a      	str	r2, [r7, #4]
 8011fe0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d10b      	bne.n	8012000 <xTaskCreateStatic+0x2c>
	__asm volatile
 8011fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fec:	f383 8811 	msr	BASEPRI, r3
 8011ff0:	f3bf 8f6f 	isb	sy
 8011ff4:	f3bf 8f4f 	dsb	sy
 8011ff8:	623b      	str	r3, [r7, #32]
}
 8011ffa:	bf00      	nop
 8011ffc:	bf00      	nop
 8011ffe:	e7fd      	b.n	8011ffc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8012000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012002:	2b00      	cmp	r3, #0
 8012004:	d10b      	bne.n	801201e <xTaskCreateStatic+0x4a>
	__asm volatile
 8012006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801200a:	f383 8811 	msr	BASEPRI, r3
 801200e:	f3bf 8f6f 	isb	sy
 8012012:	f3bf 8f4f 	dsb	sy
 8012016:	61fb      	str	r3, [r7, #28]
}
 8012018:	bf00      	nop
 801201a:	bf00      	nop
 801201c:	e7fd      	b.n	801201a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801201e:	23a8      	movs	r3, #168	@ 0xa8
 8012020:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012022:	693b      	ldr	r3, [r7, #16]
 8012024:	2ba8      	cmp	r3, #168	@ 0xa8
 8012026:	d00b      	beq.n	8012040 <xTaskCreateStatic+0x6c>
	__asm volatile
 8012028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801202c:	f383 8811 	msr	BASEPRI, r3
 8012030:	f3bf 8f6f 	isb	sy
 8012034:	f3bf 8f4f 	dsb	sy
 8012038:	61bb      	str	r3, [r7, #24]
}
 801203a:	bf00      	nop
 801203c:	bf00      	nop
 801203e:	e7fd      	b.n	801203c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8012040:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8012042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012044:	2b00      	cmp	r3, #0
 8012046:	d01e      	beq.n	8012086 <xTaskCreateStatic+0xb2>
 8012048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801204a:	2b00      	cmp	r3, #0
 801204c:	d01b      	beq.n	8012086 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801204e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012050:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012054:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012056:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801205a:	2202      	movs	r2, #2
 801205c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012060:	2300      	movs	r3, #0
 8012062:	9303      	str	r3, [sp, #12]
 8012064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012066:	9302      	str	r3, [sp, #8]
 8012068:	f107 0314 	add.w	r3, r7, #20
 801206c:	9301      	str	r3, [sp, #4]
 801206e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012070:	9300      	str	r3, [sp, #0]
 8012072:	683b      	ldr	r3, [r7, #0]
 8012074:	687a      	ldr	r2, [r7, #4]
 8012076:	68b9      	ldr	r1, [r7, #8]
 8012078:	68f8      	ldr	r0, [r7, #12]
 801207a:	f000 f851 	bl	8012120 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801207e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012080:	f000 f8f6 	bl	8012270 <prvAddNewTaskToReadyList>
 8012084:	e001      	b.n	801208a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8012086:	2300      	movs	r3, #0
 8012088:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801208a:	697b      	ldr	r3, [r7, #20]
	}
 801208c:	4618      	mov	r0, r3
 801208e:	3728      	adds	r7, #40	@ 0x28
 8012090:	46bd      	mov	sp, r7
 8012092:	bd80      	pop	{r7, pc}

08012094 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012094:	b580      	push	{r7, lr}
 8012096:	b08c      	sub	sp, #48	@ 0x30
 8012098:	af04      	add	r7, sp, #16
 801209a:	60f8      	str	r0, [r7, #12]
 801209c:	60b9      	str	r1, [r7, #8]
 801209e:	603b      	str	r3, [r7, #0]
 80120a0:	4613      	mov	r3, r2
 80120a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80120a4:	88fb      	ldrh	r3, [r7, #6]
 80120a6:	009b      	lsls	r3, r3, #2
 80120a8:	4618      	mov	r0, r3
 80120aa:	f001 fdbf 	bl	8013c2c <pvPortMalloc>
 80120ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80120b0:	697b      	ldr	r3, [r7, #20]
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d00e      	beq.n	80120d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80120b6:	20a8      	movs	r0, #168	@ 0xa8
 80120b8:	f001 fdb8 	bl	8013c2c <pvPortMalloc>
 80120bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80120be:	69fb      	ldr	r3, [r7, #28]
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d003      	beq.n	80120cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80120c4:	69fb      	ldr	r3, [r7, #28]
 80120c6:	697a      	ldr	r2, [r7, #20]
 80120c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80120ca:	e005      	b.n	80120d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80120cc:	6978      	ldr	r0, [r7, #20]
 80120ce:	f001 fe7b 	bl	8013dc8 <vPortFree>
 80120d2:	e001      	b.n	80120d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80120d4:	2300      	movs	r3, #0
 80120d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80120d8:	69fb      	ldr	r3, [r7, #28]
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d017      	beq.n	801210e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80120de:	69fb      	ldr	r3, [r7, #28]
 80120e0:	2200      	movs	r2, #0
 80120e2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80120e6:	88fa      	ldrh	r2, [r7, #6]
 80120e8:	2300      	movs	r3, #0
 80120ea:	9303      	str	r3, [sp, #12]
 80120ec:	69fb      	ldr	r3, [r7, #28]
 80120ee:	9302      	str	r3, [sp, #8]
 80120f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80120f2:	9301      	str	r3, [sp, #4]
 80120f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120f6:	9300      	str	r3, [sp, #0]
 80120f8:	683b      	ldr	r3, [r7, #0]
 80120fa:	68b9      	ldr	r1, [r7, #8]
 80120fc:	68f8      	ldr	r0, [r7, #12]
 80120fe:	f000 f80f 	bl	8012120 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012102:	69f8      	ldr	r0, [r7, #28]
 8012104:	f000 f8b4 	bl	8012270 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012108:	2301      	movs	r3, #1
 801210a:	61bb      	str	r3, [r7, #24]
 801210c:	e002      	b.n	8012114 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801210e:	f04f 33ff 	mov.w	r3, #4294967295
 8012112:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012114:	69bb      	ldr	r3, [r7, #24]
	}
 8012116:	4618      	mov	r0, r3
 8012118:	3720      	adds	r7, #32
 801211a:	46bd      	mov	sp, r7
 801211c:	bd80      	pop	{r7, pc}
	...

08012120 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b088      	sub	sp, #32
 8012124:	af00      	add	r7, sp, #0
 8012126:	60f8      	str	r0, [r7, #12]
 8012128:	60b9      	str	r1, [r7, #8]
 801212a:	607a      	str	r2, [r7, #4]
 801212c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801212e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012130:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	009b      	lsls	r3, r3, #2
 8012136:	461a      	mov	r2, r3
 8012138:	21a5      	movs	r1, #165	@ 0xa5
 801213a:	f002 fcc0 	bl	8014abe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801213e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012140:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8012148:	3b01      	subs	r3, #1
 801214a:	009b      	lsls	r3, r3, #2
 801214c:	4413      	add	r3, r2
 801214e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012150:	69bb      	ldr	r3, [r7, #24]
 8012152:	f023 0307 	bic.w	r3, r3, #7
 8012156:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012158:	69bb      	ldr	r3, [r7, #24]
 801215a:	f003 0307 	and.w	r3, r3, #7
 801215e:	2b00      	cmp	r3, #0
 8012160:	d00b      	beq.n	801217a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8012162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012166:	f383 8811 	msr	BASEPRI, r3
 801216a:	f3bf 8f6f 	isb	sy
 801216e:	f3bf 8f4f 	dsb	sy
 8012172:	617b      	str	r3, [r7, #20]
}
 8012174:	bf00      	nop
 8012176:	bf00      	nop
 8012178:	e7fd      	b.n	8012176 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801217a:	68bb      	ldr	r3, [r7, #8]
 801217c:	2b00      	cmp	r3, #0
 801217e:	d01f      	beq.n	80121c0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012180:	2300      	movs	r3, #0
 8012182:	61fb      	str	r3, [r7, #28]
 8012184:	e012      	b.n	80121ac <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012186:	68ba      	ldr	r2, [r7, #8]
 8012188:	69fb      	ldr	r3, [r7, #28]
 801218a:	4413      	add	r3, r2
 801218c:	7819      	ldrb	r1, [r3, #0]
 801218e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012190:	69fb      	ldr	r3, [r7, #28]
 8012192:	4413      	add	r3, r2
 8012194:	3334      	adds	r3, #52	@ 0x34
 8012196:	460a      	mov	r2, r1
 8012198:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801219a:	68ba      	ldr	r2, [r7, #8]
 801219c:	69fb      	ldr	r3, [r7, #28]
 801219e:	4413      	add	r3, r2
 80121a0:	781b      	ldrb	r3, [r3, #0]
 80121a2:	2b00      	cmp	r3, #0
 80121a4:	d006      	beq.n	80121b4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80121a6:	69fb      	ldr	r3, [r7, #28]
 80121a8:	3301      	adds	r3, #1
 80121aa:	61fb      	str	r3, [r7, #28]
 80121ac:	69fb      	ldr	r3, [r7, #28]
 80121ae:	2b0f      	cmp	r3, #15
 80121b0:	d9e9      	bls.n	8012186 <prvInitialiseNewTask+0x66>
 80121b2:	e000      	b.n	80121b6 <prvInitialiseNewTask+0x96>
			{
				break;
 80121b4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80121b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121b8:	2200      	movs	r2, #0
 80121ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80121be:	e003      	b.n	80121c8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80121c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121c2:	2200      	movs	r2, #0
 80121c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80121c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80121ca:	2b37      	cmp	r3, #55	@ 0x37
 80121cc:	d901      	bls.n	80121d2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80121ce:	2337      	movs	r3, #55	@ 0x37
 80121d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80121d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80121d6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80121d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80121dc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80121de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121e0:	2200      	movs	r2, #0
 80121e2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80121e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121e6:	3304      	adds	r3, #4
 80121e8:	4618      	mov	r0, r3
 80121ea:	f7ff f965 	bl	80114b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80121ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121f0:	3318      	adds	r3, #24
 80121f2:	4618      	mov	r0, r3
 80121f4:	f7ff f960 	bl	80114b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80121f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80121fc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80121fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012200:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012206:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801220a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801220c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801220e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012210:	2200      	movs	r2, #0
 8012212:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012218:	2200      	movs	r2, #0
 801221a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801221e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012220:	3354      	adds	r3, #84	@ 0x54
 8012222:	224c      	movs	r2, #76	@ 0x4c
 8012224:	2100      	movs	r1, #0
 8012226:	4618      	mov	r0, r3
 8012228:	f002 fc49 	bl	8014abe <memset>
 801222c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801222e:	4a0d      	ldr	r2, [pc, #52]	@ (8012264 <prvInitialiseNewTask+0x144>)
 8012230:	659a      	str	r2, [r3, #88]	@ 0x58
 8012232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012234:	4a0c      	ldr	r2, [pc, #48]	@ (8012268 <prvInitialiseNewTask+0x148>)
 8012236:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801223a:	4a0c      	ldr	r2, [pc, #48]	@ (801226c <prvInitialiseNewTask+0x14c>)
 801223c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801223e:	683a      	ldr	r2, [r7, #0]
 8012240:	68f9      	ldr	r1, [r7, #12]
 8012242:	69b8      	ldr	r0, [r7, #24]
 8012244:	f001 faa2 	bl	801378c <pxPortInitialiseStack>
 8012248:	4602      	mov	r2, r0
 801224a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801224c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801224e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012250:	2b00      	cmp	r3, #0
 8012252:	d002      	beq.n	801225a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012256:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012258:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801225a:	bf00      	nop
 801225c:	3720      	adds	r7, #32
 801225e:	46bd      	mov	sp, r7
 8012260:	bd80      	pop	{r7, pc}
 8012262:	bf00      	nop
 8012264:	20006ca4 	.word	0x20006ca4
 8012268:	20006d0c 	.word	0x20006d0c
 801226c:	20006d74 	.word	0x20006d74

08012270 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012270:	b580      	push	{r7, lr}
 8012272:	b082      	sub	sp, #8
 8012274:	af00      	add	r7, sp, #0
 8012276:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012278:	f001 fbb6 	bl	80139e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801227c:	4b2d      	ldr	r3, [pc, #180]	@ (8012334 <prvAddNewTaskToReadyList+0xc4>)
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	3301      	adds	r3, #1
 8012282:	4a2c      	ldr	r2, [pc, #176]	@ (8012334 <prvAddNewTaskToReadyList+0xc4>)
 8012284:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012286:	4b2c      	ldr	r3, [pc, #176]	@ (8012338 <prvAddNewTaskToReadyList+0xc8>)
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	2b00      	cmp	r3, #0
 801228c:	d109      	bne.n	80122a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801228e:	4a2a      	ldr	r2, [pc, #168]	@ (8012338 <prvAddNewTaskToReadyList+0xc8>)
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012294:	4b27      	ldr	r3, [pc, #156]	@ (8012334 <prvAddNewTaskToReadyList+0xc4>)
 8012296:	681b      	ldr	r3, [r3, #0]
 8012298:	2b01      	cmp	r3, #1
 801229a:	d110      	bne.n	80122be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801229c:	f000 fd3e 	bl	8012d1c <prvInitialiseTaskLists>
 80122a0:	e00d      	b.n	80122be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80122a2:	4b26      	ldr	r3, [pc, #152]	@ (801233c <prvAddNewTaskToReadyList+0xcc>)
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d109      	bne.n	80122be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80122aa:	4b23      	ldr	r3, [pc, #140]	@ (8012338 <prvAddNewTaskToReadyList+0xc8>)
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80122b4:	429a      	cmp	r2, r3
 80122b6:	d802      	bhi.n	80122be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80122b8:	4a1f      	ldr	r2, [pc, #124]	@ (8012338 <prvAddNewTaskToReadyList+0xc8>)
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80122be:	4b20      	ldr	r3, [pc, #128]	@ (8012340 <prvAddNewTaskToReadyList+0xd0>)
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	3301      	adds	r3, #1
 80122c4:	4a1e      	ldr	r2, [pc, #120]	@ (8012340 <prvAddNewTaskToReadyList+0xd0>)
 80122c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80122c8:	4b1d      	ldr	r3, [pc, #116]	@ (8012340 <prvAddNewTaskToReadyList+0xd0>)
 80122ca:	681a      	ldr	r2, [r3, #0]
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80122d4:	4b1b      	ldr	r3, [pc, #108]	@ (8012344 <prvAddNewTaskToReadyList+0xd4>)
 80122d6:	681b      	ldr	r3, [r3, #0]
 80122d8:	429a      	cmp	r2, r3
 80122da:	d903      	bls.n	80122e4 <prvAddNewTaskToReadyList+0x74>
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80122e0:	4a18      	ldr	r2, [pc, #96]	@ (8012344 <prvAddNewTaskToReadyList+0xd4>)
 80122e2:	6013      	str	r3, [r2, #0]
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80122e8:	4613      	mov	r3, r2
 80122ea:	009b      	lsls	r3, r3, #2
 80122ec:	4413      	add	r3, r2
 80122ee:	009b      	lsls	r3, r3, #2
 80122f0:	4a15      	ldr	r2, [pc, #84]	@ (8012348 <prvAddNewTaskToReadyList+0xd8>)
 80122f2:	441a      	add	r2, r3
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	3304      	adds	r3, #4
 80122f8:	4619      	mov	r1, r3
 80122fa:	4610      	mov	r0, r2
 80122fc:	f7ff f8e9 	bl	80114d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012300:	f001 fba4 	bl	8013a4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012304:	4b0d      	ldr	r3, [pc, #52]	@ (801233c <prvAddNewTaskToReadyList+0xcc>)
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	2b00      	cmp	r3, #0
 801230a:	d00e      	beq.n	801232a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801230c:	4b0a      	ldr	r3, [pc, #40]	@ (8012338 <prvAddNewTaskToReadyList+0xc8>)
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012316:	429a      	cmp	r2, r3
 8012318:	d207      	bcs.n	801232a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801231a:	4b0c      	ldr	r3, [pc, #48]	@ (801234c <prvAddNewTaskToReadyList+0xdc>)
 801231c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012320:	601a      	str	r2, [r3, #0]
 8012322:	f3bf 8f4f 	dsb	sy
 8012326:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801232a:	bf00      	nop
 801232c:	3708      	adds	r7, #8
 801232e:	46bd      	mov	sp, r7
 8012330:	bd80      	pop	{r7, pc}
 8012332:	bf00      	nop
 8012334:	20002f24 	.word	0x20002f24
 8012338:	20002a50 	.word	0x20002a50
 801233c:	20002f30 	.word	0x20002f30
 8012340:	20002f40 	.word	0x20002f40
 8012344:	20002f2c 	.word	0x20002f2c
 8012348:	20002a54 	.word	0x20002a54
 801234c:	e000ed04 	.word	0xe000ed04

08012350 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8012350:	b580      	push	{r7, lr}
 8012352:	b08a      	sub	sp, #40	@ 0x28
 8012354:	af00      	add	r7, sp, #0
 8012356:	6078      	str	r0, [r7, #4]
 8012358:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 801235a:	2300      	movs	r3, #0
 801235c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	2b00      	cmp	r3, #0
 8012362:	d10b      	bne.n	801237c <vTaskDelayUntil+0x2c>
	__asm volatile
 8012364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012368:	f383 8811 	msr	BASEPRI, r3
 801236c:	f3bf 8f6f 	isb	sy
 8012370:	f3bf 8f4f 	dsb	sy
 8012374:	617b      	str	r3, [r7, #20]
}
 8012376:	bf00      	nop
 8012378:	bf00      	nop
 801237a:	e7fd      	b.n	8012378 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 801237c:	683b      	ldr	r3, [r7, #0]
 801237e:	2b00      	cmp	r3, #0
 8012380:	d10b      	bne.n	801239a <vTaskDelayUntil+0x4a>
	__asm volatile
 8012382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012386:	f383 8811 	msr	BASEPRI, r3
 801238a:	f3bf 8f6f 	isb	sy
 801238e:	f3bf 8f4f 	dsb	sy
 8012392:	613b      	str	r3, [r7, #16]
}
 8012394:	bf00      	nop
 8012396:	bf00      	nop
 8012398:	e7fd      	b.n	8012396 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 801239a:	4b2a      	ldr	r3, [pc, #168]	@ (8012444 <vTaskDelayUntil+0xf4>)
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d00b      	beq.n	80123ba <vTaskDelayUntil+0x6a>
	__asm volatile
 80123a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123a6:	f383 8811 	msr	BASEPRI, r3
 80123aa:	f3bf 8f6f 	isb	sy
 80123ae:	f3bf 8f4f 	dsb	sy
 80123b2:	60fb      	str	r3, [r7, #12]
}
 80123b4:	bf00      	nop
 80123b6:	bf00      	nop
 80123b8:	e7fd      	b.n	80123b6 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80123ba:	f000 f8b9 	bl	8012530 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80123be:	4b22      	ldr	r3, [pc, #136]	@ (8012448 <vTaskDelayUntil+0xf8>)
 80123c0:	681b      	ldr	r3, [r3, #0]
 80123c2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	683a      	ldr	r2, [r7, #0]
 80123ca:	4413      	add	r3, r2
 80123cc:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	681b      	ldr	r3, [r3, #0]
 80123d2:	6a3a      	ldr	r2, [r7, #32]
 80123d4:	429a      	cmp	r2, r3
 80123d6:	d20b      	bcs.n	80123f0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	681b      	ldr	r3, [r3, #0]
 80123dc:	69fa      	ldr	r2, [r7, #28]
 80123de:	429a      	cmp	r2, r3
 80123e0:	d211      	bcs.n	8012406 <vTaskDelayUntil+0xb6>
 80123e2:	69fa      	ldr	r2, [r7, #28]
 80123e4:	6a3b      	ldr	r3, [r7, #32]
 80123e6:	429a      	cmp	r2, r3
 80123e8:	d90d      	bls.n	8012406 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80123ea:	2301      	movs	r3, #1
 80123ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80123ee:	e00a      	b.n	8012406 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	69fa      	ldr	r2, [r7, #28]
 80123f6:	429a      	cmp	r2, r3
 80123f8:	d303      	bcc.n	8012402 <vTaskDelayUntil+0xb2>
 80123fa:	69fa      	ldr	r2, [r7, #28]
 80123fc:	6a3b      	ldr	r3, [r7, #32]
 80123fe:	429a      	cmp	r2, r3
 8012400:	d901      	bls.n	8012406 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8012402:	2301      	movs	r3, #1
 8012404:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	69fa      	ldr	r2, [r7, #28]
 801240a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 801240c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801240e:	2b00      	cmp	r3, #0
 8012410:	d006      	beq.n	8012420 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8012412:	69fa      	ldr	r2, [r7, #28]
 8012414:	6a3b      	ldr	r3, [r7, #32]
 8012416:	1ad3      	subs	r3, r2, r3
 8012418:	2100      	movs	r1, #0
 801241a:	4618      	mov	r0, r3
 801241c:	f000 fde8 	bl	8012ff0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8012420:	f000 f894 	bl	801254c <xTaskResumeAll>
 8012424:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012426:	69bb      	ldr	r3, [r7, #24]
 8012428:	2b00      	cmp	r3, #0
 801242a:	d107      	bne.n	801243c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 801242c:	4b07      	ldr	r3, [pc, #28]	@ (801244c <vTaskDelayUntil+0xfc>)
 801242e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012432:	601a      	str	r2, [r3, #0]
 8012434:	f3bf 8f4f 	dsb	sy
 8012438:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801243c:	bf00      	nop
 801243e:	3728      	adds	r7, #40	@ 0x28
 8012440:	46bd      	mov	sp, r7
 8012442:	bd80      	pop	{r7, pc}
 8012444:	20002f4c 	.word	0x20002f4c
 8012448:	20002f28 	.word	0x20002f28
 801244c:	e000ed04 	.word	0xe000ed04

08012450 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012450:	b580      	push	{r7, lr}
 8012452:	b08a      	sub	sp, #40	@ 0x28
 8012454:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012456:	2300      	movs	r3, #0
 8012458:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801245a:	2300      	movs	r3, #0
 801245c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801245e:	463a      	mov	r2, r7
 8012460:	1d39      	adds	r1, r7, #4
 8012462:	f107 0308 	add.w	r3, r7, #8
 8012466:	4618      	mov	r0, r3
 8012468:	f7fe fddc 	bl	8011024 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801246c:	6839      	ldr	r1, [r7, #0]
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	68ba      	ldr	r2, [r7, #8]
 8012472:	9202      	str	r2, [sp, #8]
 8012474:	9301      	str	r3, [sp, #4]
 8012476:	2300      	movs	r3, #0
 8012478:	9300      	str	r3, [sp, #0]
 801247a:	2300      	movs	r3, #0
 801247c:	460a      	mov	r2, r1
 801247e:	4924      	ldr	r1, [pc, #144]	@ (8012510 <vTaskStartScheduler+0xc0>)
 8012480:	4824      	ldr	r0, [pc, #144]	@ (8012514 <vTaskStartScheduler+0xc4>)
 8012482:	f7ff fda7 	bl	8011fd4 <xTaskCreateStatic>
 8012486:	4603      	mov	r3, r0
 8012488:	4a23      	ldr	r2, [pc, #140]	@ (8012518 <vTaskStartScheduler+0xc8>)
 801248a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801248c:	4b22      	ldr	r3, [pc, #136]	@ (8012518 <vTaskStartScheduler+0xc8>)
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	2b00      	cmp	r3, #0
 8012492:	d002      	beq.n	801249a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012494:	2301      	movs	r3, #1
 8012496:	617b      	str	r3, [r7, #20]
 8012498:	e001      	b.n	801249e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801249a:	2300      	movs	r3, #0
 801249c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801249e:	697b      	ldr	r3, [r7, #20]
 80124a0:	2b01      	cmp	r3, #1
 80124a2:	d102      	bne.n	80124aa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80124a4:	f000 fdf8 	bl	8013098 <xTimerCreateTimerTask>
 80124a8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80124aa:	697b      	ldr	r3, [r7, #20]
 80124ac:	2b01      	cmp	r3, #1
 80124ae:	d11b      	bne.n	80124e8 <vTaskStartScheduler+0x98>
	__asm volatile
 80124b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124b4:	f383 8811 	msr	BASEPRI, r3
 80124b8:	f3bf 8f6f 	isb	sy
 80124bc:	f3bf 8f4f 	dsb	sy
 80124c0:	613b      	str	r3, [r7, #16]
}
 80124c2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80124c4:	4b15      	ldr	r3, [pc, #84]	@ (801251c <vTaskStartScheduler+0xcc>)
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	3354      	adds	r3, #84	@ 0x54
 80124ca:	4a15      	ldr	r2, [pc, #84]	@ (8012520 <vTaskStartScheduler+0xd0>)
 80124cc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80124ce:	4b15      	ldr	r3, [pc, #84]	@ (8012524 <vTaskStartScheduler+0xd4>)
 80124d0:	f04f 32ff 	mov.w	r2, #4294967295
 80124d4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80124d6:	4b14      	ldr	r3, [pc, #80]	@ (8012528 <vTaskStartScheduler+0xd8>)
 80124d8:	2201      	movs	r2, #1
 80124da:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80124dc:	4b13      	ldr	r3, [pc, #76]	@ (801252c <vTaskStartScheduler+0xdc>)
 80124de:	2200      	movs	r2, #0
 80124e0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80124e2:	f001 f9dd 	bl	80138a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80124e6:	e00f      	b.n	8012508 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80124e8:	697b      	ldr	r3, [r7, #20]
 80124ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124ee:	d10b      	bne.n	8012508 <vTaskStartScheduler+0xb8>
	__asm volatile
 80124f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124f4:	f383 8811 	msr	BASEPRI, r3
 80124f8:	f3bf 8f6f 	isb	sy
 80124fc:	f3bf 8f4f 	dsb	sy
 8012500:	60fb      	str	r3, [r7, #12]
}
 8012502:	bf00      	nop
 8012504:	bf00      	nop
 8012506:	e7fd      	b.n	8012504 <vTaskStartScheduler+0xb4>
}
 8012508:	bf00      	nop
 801250a:	3718      	adds	r7, #24
 801250c:	46bd      	mov	sp, r7
 801250e:	bd80      	pop	{r7, pc}
 8012510:	08016b5c 	.word	0x08016b5c
 8012514:	08012ced 	.word	0x08012ced
 8012518:	20002f48 	.word	0x20002f48
 801251c:	20002a50 	.word	0x20002a50
 8012520:	20000070 	.word	0x20000070
 8012524:	20002f44 	.word	0x20002f44
 8012528:	20002f30 	.word	0x20002f30
 801252c:	20002f28 	.word	0x20002f28

08012530 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012530:	b480      	push	{r7}
 8012532:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012534:	4b04      	ldr	r3, [pc, #16]	@ (8012548 <vTaskSuspendAll+0x18>)
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	3301      	adds	r3, #1
 801253a:	4a03      	ldr	r2, [pc, #12]	@ (8012548 <vTaskSuspendAll+0x18>)
 801253c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801253e:	bf00      	nop
 8012540:	46bd      	mov	sp, r7
 8012542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012546:	4770      	bx	lr
 8012548:	20002f4c 	.word	0x20002f4c

0801254c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801254c:	b580      	push	{r7, lr}
 801254e:	b084      	sub	sp, #16
 8012550:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012552:	2300      	movs	r3, #0
 8012554:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012556:	2300      	movs	r3, #0
 8012558:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801255a:	4b42      	ldr	r3, [pc, #264]	@ (8012664 <xTaskResumeAll+0x118>)
 801255c:	681b      	ldr	r3, [r3, #0]
 801255e:	2b00      	cmp	r3, #0
 8012560:	d10b      	bne.n	801257a <xTaskResumeAll+0x2e>
	__asm volatile
 8012562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012566:	f383 8811 	msr	BASEPRI, r3
 801256a:	f3bf 8f6f 	isb	sy
 801256e:	f3bf 8f4f 	dsb	sy
 8012572:	603b      	str	r3, [r7, #0]
}
 8012574:	bf00      	nop
 8012576:	bf00      	nop
 8012578:	e7fd      	b.n	8012576 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801257a:	f001 fa35 	bl	80139e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801257e:	4b39      	ldr	r3, [pc, #228]	@ (8012664 <xTaskResumeAll+0x118>)
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	3b01      	subs	r3, #1
 8012584:	4a37      	ldr	r2, [pc, #220]	@ (8012664 <xTaskResumeAll+0x118>)
 8012586:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012588:	4b36      	ldr	r3, [pc, #216]	@ (8012664 <xTaskResumeAll+0x118>)
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	2b00      	cmp	r3, #0
 801258e:	d162      	bne.n	8012656 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012590:	4b35      	ldr	r3, [pc, #212]	@ (8012668 <xTaskResumeAll+0x11c>)
 8012592:	681b      	ldr	r3, [r3, #0]
 8012594:	2b00      	cmp	r3, #0
 8012596:	d05e      	beq.n	8012656 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012598:	e02f      	b.n	80125fa <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801259a:	4b34      	ldr	r3, [pc, #208]	@ (801266c <xTaskResumeAll+0x120>)
 801259c:	68db      	ldr	r3, [r3, #12]
 801259e:	68db      	ldr	r3, [r3, #12]
 80125a0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80125a2:	68fb      	ldr	r3, [r7, #12]
 80125a4:	3318      	adds	r3, #24
 80125a6:	4618      	mov	r0, r3
 80125a8:	f7fe fff0 	bl	801158c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80125ac:	68fb      	ldr	r3, [r7, #12]
 80125ae:	3304      	adds	r3, #4
 80125b0:	4618      	mov	r0, r3
 80125b2:	f7fe ffeb 	bl	801158c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80125b6:	68fb      	ldr	r3, [r7, #12]
 80125b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125ba:	4b2d      	ldr	r3, [pc, #180]	@ (8012670 <xTaskResumeAll+0x124>)
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	429a      	cmp	r2, r3
 80125c0:	d903      	bls.n	80125ca <xTaskResumeAll+0x7e>
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80125c6:	4a2a      	ldr	r2, [pc, #168]	@ (8012670 <xTaskResumeAll+0x124>)
 80125c8:	6013      	str	r3, [r2, #0]
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125ce:	4613      	mov	r3, r2
 80125d0:	009b      	lsls	r3, r3, #2
 80125d2:	4413      	add	r3, r2
 80125d4:	009b      	lsls	r3, r3, #2
 80125d6:	4a27      	ldr	r2, [pc, #156]	@ (8012674 <xTaskResumeAll+0x128>)
 80125d8:	441a      	add	r2, r3
 80125da:	68fb      	ldr	r3, [r7, #12]
 80125dc:	3304      	adds	r3, #4
 80125de:	4619      	mov	r1, r3
 80125e0:	4610      	mov	r0, r2
 80125e2:	f7fe ff76 	bl	80114d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80125e6:	68fb      	ldr	r3, [r7, #12]
 80125e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125ea:	4b23      	ldr	r3, [pc, #140]	@ (8012678 <xTaskResumeAll+0x12c>)
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80125f0:	429a      	cmp	r2, r3
 80125f2:	d302      	bcc.n	80125fa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80125f4:	4b21      	ldr	r3, [pc, #132]	@ (801267c <xTaskResumeAll+0x130>)
 80125f6:	2201      	movs	r2, #1
 80125f8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80125fa:	4b1c      	ldr	r3, [pc, #112]	@ (801266c <xTaskResumeAll+0x120>)
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	2b00      	cmp	r3, #0
 8012600:	d1cb      	bne.n	801259a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012602:	68fb      	ldr	r3, [r7, #12]
 8012604:	2b00      	cmp	r3, #0
 8012606:	d001      	beq.n	801260c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012608:	f000 fc2c 	bl	8012e64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801260c:	4b1c      	ldr	r3, [pc, #112]	@ (8012680 <xTaskResumeAll+0x134>)
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	2b00      	cmp	r3, #0
 8012616:	d010      	beq.n	801263a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012618:	f000 f846 	bl	80126a8 <xTaskIncrementTick>
 801261c:	4603      	mov	r3, r0
 801261e:	2b00      	cmp	r3, #0
 8012620:	d002      	beq.n	8012628 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8012622:	4b16      	ldr	r3, [pc, #88]	@ (801267c <xTaskResumeAll+0x130>)
 8012624:	2201      	movs	r2, #1
 8012626:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	3b01      	subs	r3, #1
 801262c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	2b00      	cmp	r3, #0
 8012632:	d1f1      	bne.n	8012618 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8012634:	4b12      	ldr	r3, [pc, #72]	@ (8012680 <xTaskResumeAll+0x134>)
 8012636:	2200      	movs	r2, #0
 8012638:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801263a:	4b10      	ldr	r3, [pc, #64]	@ (801267c <xTaskResumeAll+0x130>)
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	2b00      	cmp	r3, #0
 8012640:	d009      	beq.n	8012656 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012642:	2301      	movs	r3, #1
 8012644:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012646:	4b0f      	ldr	r3, [pc, #60]	@ (8012684 <xTaskResumeAll+0x138>)
 8012648:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801264c:	601a      	str	r2, [r3, #0]
 801264e:	f3bf 8f4f 	dsb	sy
 8012652:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012656:	f001 f9f9 	bl	8013a4c <vPortExitCritical>

	return xAlreadyYielded;
 801265a:	68bb      	ldr	r3, [r7, #8]
}
 801265c:	4618      	mov	r0, r3
 801265e:	3710      	adds	r7, #16
 8012660:	46bd      	mov	sp, r7
 8012662:	bd80      	pop	{r7, pc}
 8012664:	20002f4c 	.word	0x20002f4c
 8012668:	20002f24 	.word	0x20002f24
 801266c:	20002ee4 	.word	0x20002ee4
 8012670:	20002f2c 	.word	0x20002f2c
 8012674:	20002a54 	.word	0x20002a54
 8012678:	20002a50 	.word	0x20002a50
 801267c:	20002f38 	.word	0x20002f38
 8012680:	20002f34 	.word	0x20002f34
 8012684:	e000ed04 	.word	0xe000ed04

08012688 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012688:	b480      	push	{r7}
 801268a:	b083      	sub	sp, #12
 801268c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801268e:	4b05      	ldr	r3, [pc, #20]	@ (80126a4 <xTaskGetTickCount+0x1c>)
 8012690:	681b      	ldr	r3, [r3, #0]
 8012692:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012694:	687b      	ldr	r3, [r7, #4]
}
 8012696:	4618      	mov	r0, r3
 8012698:	370c      	adds	r7, #12
 801269a:	46bd      	mov	sp, r7
 801269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126a0:	4770      	bx	lr
 80126a2:	bf00      	nop
 80126a4:	20002f28 	.word	0x20002f28

080126a8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	b086      	sub	sp, #24
 80126ac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80126ae:	2300      	movs	r3, #0
 80126b0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80126b2:	4b4f      	ldr	r3, [pc, #316]	@ (80127f0 <xTaskIncrementTick+0x148>)
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	f040 8090 	bne.w	80127dc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80126bc:	4b4d      	ldr	r3, [pc, #308]	@ (80127f4 <xTaskIncrementTick+0x14c>)
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	3301      	adds	r3, #1
 80126c2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80126c4:	4a4b      	ldr	r2, [pc, #300]	@ (80127f4 <xTaskIncrementTick+0x14c>)
 80126c6:	693b      	ldr	r3, [r7, #16]
 80126c8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80126ca:	693b      	ldr	r3, [r7, #16]
 80126cc:	2b00      	cmp	r3, #0
 80126ce:	d121      	bne.n	8012714 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80126d0:	4b49      	ldr	r3, [pc, #292]	@ (80127f8 <xTaskIncrementTick+0x150>)
 80126d2:	681b      	ldr	r3, [r3, #0]
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	2b00      	cmp	r3, #0
 80126d8:	d00b      	beq.n	80126f2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80126da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126de:	f383 8811 	msr	BASEPRI, r3
 80126e2:	f3bf 8f6f 	isb	sy
 80126e6:	f3bf 8f4f 	dsb	sy
 80126ea:	603b      	str	r3, [r7, #0]
}
 80126ec:	bf00      	nop
 80126ee:	bf00      	nop
 80126f0:	e7fd      	b.n	80126ee <xTaskIncrementTick+0x46>
 80126f2:	4b41      	ldr	r3, [pc, #260]	@ (80127f8 <xTaskIncrementTick+0x150>)
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	60fb      	str	r3, [r7, #12]
 80126f8:	4b40      	ldr	r3, [pc, #256]	@ (80127fc <xTaskIncrementTick+0x154>)
 80126fa:	681b      	ldr	r3, [r3, #0]
 80126fc:	4a3e      	ldr	r2, [pc, #248]	@ (80127f8 <xTaskIncrementTick+0x150>)
 80126fe:	6013      	str	r3, [r2, #0]
 8012700:	4a3e      	ldr	r2, [pc, #248]	@ (80127fc <xTaskIncrementTick+0x154>)
 8012702:	68fb      	ldr	r3, [r7, #12]
 8012704:	6013      	str	r3, [r2, #0]
 8012706:	4b3e      	ldr	r3, [pc, #248]	@ (8012800 <xTaskIncrementTick+0x158>)
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	3301      	adds	r3, #1
 801270c:	4a3c      	ldr	r2, [pc, #240]	@ (8012800 <xTaskIncrementTick+0x158>)
 801270e:	6013      	str	r3, [r2, #0]
 8012710:	f000 fba8 	bl	8012e64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012714:	4b3b      	ldr	r3, [pc, #236]	@ (8012804 <xTaskIncrementTick+0x15c>)
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	693a      	ldr	r2, [r7, #16]
 801271a:	429a      	cmp	r2, r3
 801271c:	d349      	bcc.n	80127b2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801271e:	4b36      	ldr	r3, [pc, #216]	@ (80127f8 <xTaskIncrementTick+0x150>)
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	2b00      	cmp	r3, #0
 8012726:	d104      	bne.n	8012732 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012728:	4b36      	ldr	r3, [pc, #216]	@ (8012804 <xTaskIncrementTick+0x15c>)
 801272a:	f04f 32ff 	mov.w	r2, #4294967295
 801272e:	601a      	str	r2, [r3, #0]
					break;
 8012730:	e03f      	b.n	80127b2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012732:	4b31      	ldr	r3, [pc, #196]	@ (80127f8 <xTaskIncrementTick+0x150>)
 8012734:	681b      	ldr	r3, [r3, #0]
 8012736:	68db      	ldr	r3, [r3, #12]
 8012738:	68db      	ldr	r3, [r3, #12]
 801273a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801273c:	68bb      	ldr	r3, [r7, #8]
 801273e:	685b      	ldr	r3, [r3, #4]
 8012740:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012742:	693a      	ldr	r2, [r7, #16]
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	429a      	cmp	r2, r3
 8012748:	d203      	bcs.n	8012752 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801274a:	4a2e      	ldr	r2, [pc, #184]	@ (8012804 <xTaskIncrementTick+0x15c>)
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012750:	e02f      	b.n	80127b2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012752:	68bb      	ldr	r3, [r7, #8]
 8012754:	3304      	adds	r3, #4
 8012756:	4618      	mov	r0, r3
 8012758:	f7fe ff18 	bl	801158c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801275c:	68bb      	ldr	r3, [r7, #8]
 801275e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012760:	2b00      	cmp	r3, #0
 8012762:	d004      	beq.n	801276e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012764:	68bb      	ldr	r3, [r7, #8]
 8012766:	3318      	adds	r3, #24
 8012768:	4618      	mov	r0, r3
 801276a:	f7fe ff0f 	bl	801158c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801276e:	68bb      	ldr	r3, [r7, #8]
 8012770:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012772:	4b25      	ldr	r3, [pc, #148]	@ (8012808 <xTaskIncrementTick+0x160>)
 8012774:	681b      	ldr	r3, [r3, #0]
 8012776:	429a      	cmp	r2, r3
 8012778:	d903      	bls.n	8012782 <xTaskIncrementTick+0xda>
 801277a:	68bb      	ldr	r3, [r7, #8]
 801277c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801277e:	4a22      	ldr	r2, [pc, #136]	@ (8012808 <xTaskIncrementTick+0x160>)
 8012780:	6013      	str	r3, [r2, #0]
 8012782:	68bb      	ldr	r3, [r7, #8]
 8012784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012786:	4613      	mov	r3, r2
 8012788:	009b      	lsls	r3, r3, #2
 801278a:	4413      	add	r3, r2
 801278c:	009b      	lsls	r3, r3, #2
 801278e:	4a1f      	ldr	r2, [pc, #124]	@ (801280c <xTaskIncrementTick+0x164>)
 8012790:	441a      	add	r2, r3
 8012792:	68bb      	ldr	r3, [r7, #8]
 8012794:	3304      	adds	r3, #4
 8012796:	4619      	mov	r1, r3
 8012798:	4610      	mov	r0, r2
 801279a:	f7fe fe9a 	bl	80114d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801279e:	68bb      	ldr	r3, [r7, #8]
 80127a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80127a2:	4b1b      	ldr	r3, [pc, #108]	@ (8012810 <xTaskIncrementTick+0x168>)
 80127a4:	681b      	ldr	r3, [r3, #0]
 80127a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127a8:	429a      	cmp	r2, r3
 80127aa:	d3b8      	bcc.n	801271e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80127ac:	2301      	movs	r3, #1
 80127ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80127b0:	e7b5      	b.n	801271e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80127b2:	4b17      	ldr	r3, [pc, #92]	@ (8012810 <xTaskIncrementTick+0x168>)
 80127b4:	681b      	ldr	r3, [r3, #0]
 80127b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80127b8:	4914      	ldr	r1, [pc, #80]	@ (801280c <xTaskIncrementTick+0x164>)
 80127ba:	4613      	mov	r3, r2
 80127bc:	009b      	lsls	r3, r3, #2
 80127be:	4413      	add	r3, r2
 80127c0:	009b      	lsls	r3, r3, #2
 80127c2:	440b      	add	r3, r1
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	2b01      	cmp	r3, #1
 80127c8:	d901      	bls.n	80127ce <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80127ca:	2301      	movs	r3, #1
 80127cc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80127ce:	4b11      	ldr	r3, [pc, #68]	@ (8012814 <xTaskIncrementTick+0x16c>)
 80127d0:	681b      	ldr	r3, [r3, #0]
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d007      	beq.n	80127e6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80127d6:	2301      	movs	r3, #1
 80127d8:	617b      	str	r3, [r7, #20]
 80127da:	e004      	b.n	80127e6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80127dc:	4b0e      	ldr	r3, [pc, #56]	@ (8012818 <xTaskIncrementTick+0x170>)
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	3301      	adds	r3, #1
 80127e2:	4a0d      	ldr	r2, [pc, #52]	@ (8012818 <xTaskIncrementTick+0x170>)
 80127e4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80127e6:	697b      	ldr	r3, [r7, #20]
}
 80127e8:	4618      	mov	r0, r3
 80127ea:	3718      	adds	r7, #24
 80127ec:	46bd      	mov	sp, r7
 80127ee:	bd80      	pop	{r7, pc}
 80127f0:	20002f4c 	.word	0x20002f4c
 80127f4:	20002f28 	.word	0x20002f28
 80127f8:	20002edc 	.word	0x20002edc
 80127fc:	20002ee0 	.word	0x20002ee0
 8012800:	20002f3c 	.word	0x20002f3c
 8012804:	20002f44 	.word	0x20002f44
 8012808:	20002f2c 	.word	0x20002f2c
 801280c:	20002a54 	.word	0x20002a54
 8012810:	20002a50 	.word	0x20002a50
 8012814:	20002f38 	.word	0x20002f38
 8012818:	20002f34 	.word	0x20002f34

0801281c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801281c:	b580      	push	{r7, lr}
 801281e:	b086      	sub	sp, #24
 8012820:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012822:	4b3d      	ldr	r3, [pc, #244]	@ (8012918 <vTaskSwitchContext+0xfc>)
 8012824:	681b      	ldr	r3, [r3, #0]
 8012826:	2b00      	cmp	r3, #0
 8012828:	d003      	beq.n	8012832 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801282a:	4b3c      	ldr	r3, [pc, #240]	@ (801291c <vTaskSwitchContext+0x100>)
 801282c:	2201      	movs	r2, #1
 801282e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012830:	e06e      	b.n	8012910 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8012832:	4b3a      	ldr	r3, [pc, #232]	@ (801291c <vTaskSwitchContext+0x100>)
 8012834:	2200      	movs	r2, #0
 8012836:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8012838:	4b39      	ldr	r3, [pc, #228]	@ (8012920 <vTaskSwitchContext+0x104>)
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801283e:	613b      	str	r3, [r7, #16]
 8012840:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8012844:	60fb      	str	r3, [r7, #12]
 8012846:	693b      	ldr	r3, [r7, #16]
 8012848:	681b      	ldr	r3, [r3, #0]
 801284a:	68fa      	ldr	r2, [r7, #12]
 801284c:	429a      	cmp	r2, r3
 801284e:	d111      	bne.n	8012874 <vTaskSwitchContext+0x58>
 8012850:	693b      	ldr	r3, [r7, #16]
 8012852:	3304      	adds	r3, #4
 8012854:	681b      	ldr	r3, [r3, #0]
 8012856:	68fa      	ldr	r2, [r7, #12]
 8012858:	429a      	cmp	r2, r3
 801285a:	d10b      	bne.n	8012874 <vTaskSwitchContext+0x58>
 801285c:	693b      	ldr	r3, [r7, #16]
 801285e:	3308      	adds	r3, #8
 8012860:	681b      	ldr	r3, [r3, #0]
 8012862:	68fa      	ldr	r2, [r7, #12]
 8012864:	429a      	cmp	r2, r3
 8012866:	d105      	bne.n	8012874 <vTaskSwitchContext+0x58>
 8012868:	693b      	ldr	r3, [r7, #16]
 801286a:	330c      	adds	r3, #12
 801286c:	681b      	ldr	r3, [r3, #0]
 801286e:	68fa      	ldr	r2, [r7, #12]
 8012870:	429a      	cmp	r2, r3
 8012872:	d008      	beq.n	8012886 <vTaskSwitchContext+0x6a>
 8012874:	4b2a      	ldr	r3, [pc, #168]	@ (8012920 <vTaskSwitchContext+0x104>)
 8012876:	681a      	ldr	r2, [r3, #0]
 8012878:	4b29      	ldr	r3, [pc, #164]	@ (8012920 <vTaskSwitchContext+0x104>)
 801287a:	681b      	ldr	r3, [r3, #0]
 801287c:	3334      	adds	r3, #52	@ 0x34
 801287e:	4619      	mov	r1, r3
 8012880:	4610      	mov	r0, r2
 8012882:	f7f4 ff72 	bl	800776a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012886:	4b27      	ldr	r3, [pc, #156]	@ (8012924 <vTaskSwitchContext+0x108>)
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	617b      	str	r3, [r7, #20]
 801288c:	e011      	b.n	80128b2 <vTaskSwitchContext+0x96>
 801288e:	697b      	ldr	r3, [r7, #20]
 8012890:	2b00      	cmp	r3, #0
 8012892:	d10b      	bne.n	80128ac <vTaskSwitchContext+0x90>
	__asm volatile
 8012894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012898:	f383 8811 	msr	BASEPRI, r3
 801289c:	f3bf 8f6f 	isb	sy
 80128a0:	f3bf 8f4f 	dsb	sy
 80128a4:	607b      	str	r3, [r7, #4]
}
 80128a6:	bf00      	nop
 80128a8:	bf00      	nop
 80128aa:	e7fd      	b.n	80128a8 <vTaskSwitchContext+0x8c>
 80128ac:	697b      	ldr	r3, [r7, #20]
 80128ae:	3b01      	subs	r3, #1
 80128b0:	617b      	str	r3, [r7, #20]
 80128b2:	491d      	ldr	r1, [pc, #116]	@ (8012928 <vTaskSwitchContext+0x10c>)
 80128b4:	697a      	ldr	r2, [r7, #20]
 80128b6:	4613      	mov	r3, r2
 80128b8:	009b      	lsls	r3, r3, #2
 80128ba:	4413      	add	r3, r2
 80128bc:	009b      	lsls	r3, r3, #2
 80128be:	440b      	add	r3, r1
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d0e3      	beq.n	801288e <vTaskSwitchContext+0x72>
 80128c6:	697a      	ldr	r2, [r7, #20]
 80128c8:	4613      	mov	r3, r2
 80128ca:	009b      	lsls	r3, r3, #2
 80128cc:	4413      	add	r3, r2
 80128ce:	009b      	lsls	r3, r3, #2
 80128d0:	4a15      	ldr	r2, [pc, #84]	@ (8012928 <vTaskSwitchContext+0x10c>)
 80128d2:	4413      	add	r3, r2
 80128d4:	60bb      	str	r3, [r7, #8]
 80128d6:	68bb      	ldr	r3, [r7, #8]
 80128d8:	685b      	ldr	r3, [r3, #4]
 80128da:	685a      	ldr	r2, [r3, #4]
 80128dc:	68bb      	ldr	r3, [r7, #8]
 80128de:	605a      	str	r2, [r3, #4]
 80128e0:	68bb      	ldr	r3, [r7, #8]
 80128e2:	685a      	ldr	r2, [r3, #4]
 80128e4:	68bb      	ldr	r3, [r7, #8]
 80128e6:	3308      	adds	r3, #8
 80128e8:	429a      	cmp	r2, r3
 80128ea:	d104      	bne.n	80128f6 <vTaskSwitchContext+0xda>
 80128ec:	68bb      	ldr	r3, [r7, #8]
 80128ee:	685b      	ldr	r3, [r3, #4]
 80128f0:	685a      	ldr	r2, [r3, #4]
 80128f2:	68bb      	ldr	r3, [r7, #8]
 80128f4:	605a      	str	r2, [r3, #4]
 80128f6:	68bb      	ldr	r3, [r7, #8]
 80128f8:	685b      	ldr	r3, [r3, #4]
 80128fa:	68db      	ldr	r3, [r3, #12]
 80128fc:	4a08      	ldr	r2, [pc, #32]	@ (8012920 <vTaskSwitchContext+0x104>)
 80128fe:	6013      	str	r3, [r2, #0]
 8012900:	4a08      	ldr	r2, [pc, #32]	@ (8012924 <vTaskSwitchContext+0x108>)
 8012902:	697b      	ldr	r3, [r7, #20]
 8012904:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012906:	4b06      	ldr	r3, [pc, #24]	@ (8012920 <vTaskSwitchContext+0x104>)
 8012908:	681b      	ldr	r3, [r3, #0]
 801290a:	3354      	adds	r3, #84	@ 0x54
 801290c:	4a07      	ldr	r2, [pc, #28]	@ (801292c <vTaskSwitchContext+0x110>)
 801290e:	6013      	str	r3, [r2, #0]
}
 8012910:	bf00      	nop
 8012912:	3718      	adds	r7, #24
 8012914:	46bd      	mov	sp, r7
 8012916:	bd80      	pop	{r7, pc}
 8012918:	20002f4c 	.word	0x20002f4c
 801291c:	20002f38 	.word	0x20002f38
 8012920:	20002a50 	.word	0x20002a50
 8012924:	20002f2c 	.word	0x20002f2c
 8012928:	20002a54 	.word	0x20002a54
 801292c:	20000070 	.word	0x20000070

08012930 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012930:	b580      	push	{r7, lr}
 8012932:	b084      	sub	sp, #16
 8012934:	af00      	add	r7, sp, #0
 8012936:	6078      	str	r0, [r7, #4]
 8012938:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	2b00      	cmp	r3, #0
 801293e:	d10b      	bne.n	8012958 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8012940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012944:	f383 8811 	msr	BASEPRI, r3
 8012948:	f3bf 8f6f 	isb	sy
 801294c:	f3bf 8f4f 	dsb	sy
 8012950:	60fb      	str	r3, [r7, #12]
}
 8012952:	bf00      	nop
 8012954:	bf00      	nop
 8012956:	e7fd      	b.n	8012954 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012958:	4b07      	ldr	r3, [pc, #28]	@ (8012978 <vTaskPlaceOnEventList+0x48>)
 801295a:	681b      	ldr	r3, [r3, #0]
 801295c:	3318      	adds	r3, #24
 801295e:	4619      	mov	r1, r3
 8012960:	6878      	ldr	r0, [r7, #4]
 8012962:	f7fe fdda 	bl	801151a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012966:	2101      	movs	r1, #1
 8012968:	6838      	ldr	r0, [r7, #0]
 801296a:	f000 fb41 	bl	8012ff0 <prvAddCurrentTaskToDelayedList>
}
 801296e:	bf00      	nop
 8012970:	3710      	adds	r7, #16
 8012972:	46bd      	mov	sp, r7
 8012974:	bd80      	pop	{r7, pc}
 8012976:	bf00      	nop
 8012978:	20002a50 	.word	0x20002a50

0801297c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 801297c:	b580      	push	{r7, lr}
 801297e:	b086      	sub	sp, #24
 8012980:	af00      	add	r7, sp, #0
 8012982:	60f8      	str	r0, [r7, #12]
 8012984:	60b9      	str	r1, [r7, #8]
 8012986:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8012988:	68fb      	ldr	r3, [r7, #12]
 801298a:	2b00      	cmp	r3, #0
 801298c:	d10b      	bne.n	80129a6 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 801298e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012992:	f383 8811 	msr	BASEPRI, r3
 8012996:	f3bf 8f6f 	isb	sy
 801299a:	f3bf 8f4f 	dsb	sy
 801299e:	617b      	str	r3, [r7, #20]
}
 80129a0:	bf00      	nop
 80129a2:	bf00      	nop
 80129a4:	e7fd      	b.n	80129a2 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80129a6:	4b12      	ldr	r3, [pc, #72]	@ (80129f0 <vTaskPlaceOnUnorderedEventList+0x74>)
 80129a8:	681b      	ldr	r3, [r3, #0]
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d10b      	bne.n	80129c6 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 80129ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129b2:	f383 8811 	msr	BASEPRI, r3
 80129b6:	f3bf 8f6f 	isb	sy
 80129ba:	f3bf 8f4f 	dsb	sy
 80129be:	613b      	str	r3, [r7, #16]
}
 80129c0:	bf00      	nop
 80129c2:	bf00      	nop
 80129c4:	e7fd      	b.n	80129c2 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80129c6:	4b0b      	ldr	r3, [pc, #44]	@ (80129f4 <vTaskPlaceOnUnorderedEventList+0x78>)
 80129c8:	681b      	ldr	r3, [r3, #0]
 80129ca:	68ba      	ldr	r2, [r7, #8]
 80129cc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80129d0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80129d2:	4b08      	ldr	r3, [pc, #32]	@ (80129f4 <vTaskPlaceOnUnorderedEventList+0x78>)
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	3318      	adds	r3, #24
 80129d8:	4619      	mov	r1, r3
 80129da:	68f8      	ldr	r0, [r7, #12]
 80129dc:	f7fe fd79 	bl	80114d2 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80129e0:	2101      	movs	r1, #1
 80129e2:	6878      	ldr	r0, [r7, #4]
 80129e4:	f000 fb04 	bl	8012ff0 <prvAddCurrentTaskToDelayedList>
}
 80129e8:	bf00      	nop
 80129ea:	3718      	adds	r7, #24
 80129ec:	46bd      	mov	sp, r7
 80129ee:	bd80      	pop	{r7, pc}
 80129f0:	20002f4c 	.word	0x20002f4c
 80129f4:	20002a50 	.word	0x20002a50

080129f8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80129f8:	b580      	push	{r7, lr}
 80129fa:	b086      	sub	sp, #24
 80129fc:	af00      	add	r7, sp, #0
 80129fe:	60f8      	str	r0, [r7, #12]
 8012a00:	60b9      	str	r1, [r7, #8]
 8012a02:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012a04:	68fb      	ldr	r3, [r7, #12]
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d10b      	bne.n	8012a22 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8012a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a0e:	f383 8811 	msr	BASEPRI, r3
 8012a12:	f3bf 8f6f 	isb	sy
 8012a16:	f3bf 8f4f 	dsb	sy
 8012a1a:	617b      	str	r3, [r7, #20]
}
 8012a1c:	bf00      	nop
 8012a1e:	bf00      	nop
 8012a20:	e7fd      	b.n	8012a1e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012a22:	4b0a      	ldr	r3, [pc, #40]	@ (8012a4c <vTaskPlaceOnEventListRestricted+0x54>)
 8012a24:	681b      	ldr	r3, [r3, #0]
 8012a26:	3318      	adds	r3, #24
 8012a28:	4619      	mov	r1, r3
 8012a2a:	68f8      	ldr	r0, [r7, #12]
 8012a2c:	f7fe fd51 	bl	80114d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d002      	beq.n	8012a3c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8012a36:	f04f 33ff 	mov.w	r3, #4294967295
 8012a3a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012a3c:	6879      	ldr	r1, [r7, #4]
 8012a3e:	68b8      	ldr	r0, [r7, #8]
 8012a40:	f000 fad6 	bl	8012ff0 <prvAddCurrentTaskToDelayedList>
	}
 8012a44:	bf00      	nop
 8012a46:	3718      	adds	r7, #24
 8012a48:	46bd      	mov	sp, r7
 8012a4a:	bd80      	pop	{r7, pc}
 8012a4c:	20002a50 	.word	0x20002a50

08012a50 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012a50:	b580      	push	{r7, lr}
 8012a52:	b086      	sub	sp, #24
 8012a54:	af00      	add	r7, sp, #0
 8012a56:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	68db      	ldr	r3, [r3, #12]
 8012a5c:	68db      	ldr	r3, [r3, #12]
 8012a5e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012a60:	693b      	ldr	r3, [r7, #16]
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d10b      	bne.n	8012a7e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8012a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a6a:	f383 8811 	msr	BASEPRI, r3
 8012a6e:	f3bf 8f6f 	isb	sy
 8012a72:	f3bf 8f4f 	dsb	sy
 8012a76:	60fb      	str	r3, [r7, #12]
}
 8012a78:	bf00      	nop
 8012a7a:	bf00      	nop
 8012a7c:	e7fd      	b.n	8012a7a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012a7e:	693b      	ldr	r3, [r7, #16]
 8012a80:	3318      	adds	r3, #24
 8012a82:	4618      	mov	r0, r3
 8012a84:	f7fe fd82 	bl	801158c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012a88:	4b1d      	ldr	r3, [pc, #116]	@ (8012b00 <xTaskRemoveFromEventList+0xb0>)
 8012a8a:	681b      	ldr	r3, [r3, #0]
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	d11d      	bne.n	8012acc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012a90:	693b      	ldr	r3, [r7, #16]
 8012a92:	3304      	adds	r3, #4
 8012a94:	4618      	mov	r0, r3
 8012a96:	f7fe fd79 	bl	801158c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012a9a:	693b      	ldr	r3, [r7, #16]
 8012a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a9e:	4b19      	ldr	r3, [pc, #100]	@ (8012b04 <xTaskRemoveFromEventList+0xb4>)
 8012aa0:	681b      	ldr	r3, [r3, #0]
 8012aa2:	429a      	cmp	r2, r3
 8012aa4:	d903      	bls.n	8012aae <xTaskRemoveFromEventList+0x5e>
 8012aa6:	693b      	ldr	r3, [r7, #16]
 8012aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012aaa:	4a16      	ldr	r2, [pc, #88]	@ (8012b04 <xTaskRemoveFromEventList+0xb4>)
 8012aac:	6013      	str	r3, [r2, #0]
 8012aae:	693b      	ldr	r3, [r7, #16]
 8012ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ab2:	4613      	mov	r3, r2
 8012ab4:	009b      	lsls	r3, r3, #2
 8012ab6:	4413      	add	r3, r2
 8012ab8:	009b      	lsls	r3, r3, #2
 8012aba:	4a13      	ldr	r2, [pc, #76]	@ (8012b08 <xTaskRemoveFromEventList+0xb8>)
 8012abc:	441a      	add	r2, r3
 8012abe:	693b      	ldr	r3, [r7, #16]
 8012ac0:	3304      	adds	r3, #4
 8012ac2:	4619      	mov	r1, r3
 8012ac4:	4610      	mov	r0, r2
 8012ac6:	f7fe fd04 	bl	80114d2 <vListInsertEnd>
 8012aca:	e005      	b.n	8012ad8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012acc:	693b      	ldr	r3, [r7, #16]
 8012ace:	3318      	adds	r3, #24
 8012ad0:	4619      	mov	r1, r3
 8012ad2:	480e      	ldr	r0, [pc, #56]	@ (8012b0c <xTaskRemoveFromEventList+0xbc>)
 8012ad4:	f7fe fcfd 	bl	80114d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012ad8:	693b      	ldr	r3, [r7, #16]
 8012ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012adc:	4b0c      	ldr	r3, [pc, #48]	@ (8012b10 <xTaskRemoveFromEventList+0xc0>)
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ae2:	429a      	cmp	r2, r3
 8012ae4:	d905      	bls.n	8012af2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012ae6:	2301      	movs	r3, #1
 8012ae8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012aea:	4b0a      	ldr	r3, [pc, #40]	@ (8012b14 <xTaskRemoveFromEventList+0xc4>)
 8012aec:	2201      	movs	r2, #1
 8012aee:	601a      	str	r2, [r3, #0]
 8012af0:	e001      	b.n	8012af6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8012af2:	2300      	movs	r3, #0
 8012af4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012af6:	697b      	ldr	r3, [r7, #20]
}
 8012af8:	4618      	mov	r0, r3
 8012afa:	3718      	adds	r7, #24
 8012afc:	46bd      	mov	sp, r7
 8012afe:	bd80      	pop	{r7, pc}
 8012b00:	20002f4c 	.word	0x20002f4c
 8012b04:	20002f2c 	.word	0x20002f2c
 8012b08:	20002a54 	.word	0x20002a54
 8012b0c:	20002ee4 	.word	0x20002ee4
 8012b10:	20002a50 	.word	0x20002a50
 8012b14:	20002f38 	.word	0x20002f38

08012b18 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8012b18:	b580      	push	{r7, lr}
 8012b1a:	b086      	sub	sp, #24
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	6078      	str	r0, [r7, #4]
 8012b20:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8012b22:	4b2a      	ldr	r3, [pc, #168]	@ (8012bcc <vTaskRemoveFromUnorderedEventList+0xb4>)
 8012b24:	681b      	ldr	r3, [r3, #0]
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d10b      	bne.n	8012b42 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8012b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b2e:	f383 8811 	msr	BASEPRI, r3
 8012b32:	f3bf 8f6f 	isb	sy
 8012b36:	f3bf 8f4f 	dsb	sy
 8012b3a:	613b      	str	r3, [r7, #16]
}
 8012b3c:	bf00      	nop
 8012b3e:	bf00      	nop
 8012b40:	e7fd      	b.n	8012b3e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8012b42:	683b      	ldr	r3, [r7, #0]
 8012b44:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	68db      	ldr	r3, [r3, #12]
 8012b50:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8012b52:	697b      	ldr	r3, [r7, #20]
 8012b54:	2b00      	cmp	r3, #0
 8012b56:	d10b      	bne.n	8012b70 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8012b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b5c:	f383 8811 	msr	BASEPRI, r3
 8012b60:	f3bf 8f6f 	isb	sy
 8012b64:	f3bf 8f4f 	dsb	sy
 8012b68:	60fb      	str	r3, [r7, #12]
}
 8012b6a:	bf00      	nop
 8012b6c:	bf00      	nop
 8012b6e:	e7fd      	b.n	8012b6c <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8012b70:	6878      	ldr	r0, [r7, #4]
 8012b72:	f7fe fd0b 	bl	801158c <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012b76:	697b      	ldr	r3, [r7, #20]
 8012b78:	3304      	adds	r3, #4
 8012b7a:	4618      	mov	r0, r3
 8012b7c:	f7fe fd06 	bl	801158c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8012b80:	697b      	ldr	r3, [r7, #20]
 8012b82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b84:	4b12      	ldr	r3, [pc, #72]	@ (8012bd0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8012b86:	681b      	ldr	r3, [r3, #0]
 8012b88:	429a      	cmp	r2, r3
 8012b8a:	d903      	bls.n	8012b94 <vTaskRemoveFromUnorderedEventList+0x7c>
 8012b8c:	697b      	ldr	r3, [r7, #20]
 8012b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b90:	4a0f      	ldr	r2, [pc, #60]	@ (8012bd0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8012b92:	6013      	str	r3, [r2, #0]
 8012b94:	697b      	ldr	r3, [r7, #20]
 8012b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b98:	4613      	mov	r3, r2
 8012b9a:	009b      	lsls	r3, r3, #2
 8012b9c:	4413      	add	r3, r2
 8012b9e:	009b      	lsls	r3, r3, #2
 8012ba0:	4a0c      	ldr	r2, [pc, #48]	@ (8012bd4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8012ba2:	441a      	add	r2, r3
 8012ba4:	697b      	ldr	r3, [r7, #20]
 8012ba6:	3304      	adds	r3, #4
 8012ba8:	4619      	mov	r1, r3
 8012baa:	4610      	mov	r0, r2
 8012bac:	f7fe fc91 	bl	80114d2 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012bb0:	697b      	ldr	r3, [r7, #20]
 8012bb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bb4:	4b08      	ldr	r3, [pc, #32]	@ (8012bd8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8012bb6:	681b      	ldr	r3, [r3, #0]
 8012bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012bba:	429a      	cmp	r2, r3
 8012bbc:	d902      	bls.n	8012bc4 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8012bbe:	4b07      	ldr	r3, [pc, #28]	@ (8012bdc <vTaskRemoveFromUnorderedEventList+0xc4>)
 8012bc0:	2201      	movs	r2, #1
 8012bc2:	601a      	str	r2, [r3, #0]
	}
}
 8012bc4:	bf00      	nop
 8012bc6:	3718      	adds	r7, #24
 8012bc8:	46bd      	mov	sp, r7
 8012bca:	bd80      	pop	{r7, pc}
 8012bcc:	20002f4c 	.word	0x20002f4c
 8012bd0:	20002f2c 	.word	0x20002f2c
 8012bd4:	20002a54 	.word	0x20002a54
 8012bd8:	20002a50 	.word	0x20002a50
 8012bdc:	20002f38 	.word	0x20002f38

08012be0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012be0:	b480      	push	{r7}
 8012be2:	b083      	sub	sp, #12
 8012be4:	af00      	add	r7, sp, #0
 8012be6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012be8:	4b06      	ldr	r3, [pc, #24]	@ (8012c04 <vTaskInternalSetTimeOutState+0x24>)
 8012bea:	681a      	ldr	r2, [r3, #0]
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012bf0:	4b05      	ldr	r3, [pc, #20]	@ (8012c08 <vTaskInternalSetTimeOutState+0x28>)
 8012bf2:	681a      	ldr	r2, [r3, #0]
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	605a      	str	r2, [r3, #4]
}
 8012bf8:	bf00      	nop
 8012bfa:	370c      	adds	r7, #12
 8012bfc:	46bd      	mov	sp, r7
 8012bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c02:	4770      	bx	lr
 8012c04:	20002f3c 	.word	0x20002f3c
 8012c08:	20002f28 	.word	0x20002f28

08012c0c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012c0c:	b580      	push	{r7, lr}
 8012c0e:	b088      	sub	sp, #32
 8012c10:	af00      	add	r7, sp, #0
 8012c12:	6078      	str	r0, [r7, #4]
 8012c14:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d10b      	bne.n	8012c34 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8012c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c20:	f383 8811 	msr	BASEPRI, r3
 8012c24:	f3bf 8f6f 	isb	sy
 8012c28:	f3bf 8f4f 	dsb	sy
 8012c2c:	613b      	str	r3, [r7, #16]
}
 8012c2e:	bf00      	nop
 8012c30:	bf00      	nop
 8012c32:	e7fd      	b.n	8012c30 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012c34:	683b      	ldr	r3, [r7, #0]
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d10b      	bne.n	8012c52 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8012c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c3e:	f383 8811 	msr	BASEPRI, r3
 8012c42:	f3bf 8f6f 	isb	sy
 8012c46:	f3bf 8f4f 	dsb	sy
 8012c4a:	60fb      	str	r3, [r7, #12]
}
 8012c4c:	bf00      	nop
 8012c4e:	bf00      	nop
 8012c50:	e7fd      	b.n	8012c4e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8012c52:	f000 fec9 	bl	80139e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012c56:	4b1d      	ldr	r3, [pc, #116]	@ (8012ccc <xTaskCheckForTimeOut+0xc0>)
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	685b      	ldr	r3, [r3, #4]
 8012c60:	69ba      	ldr	r2, [r7, #24]
 8012c62:	1ad3      	subs	r3, r2, r3
 8012c64:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012c66:	683b      	ldr	r3, [r7, #0]
 8012c68:	681b      	ldr	r3, [r3, #0]
 8012c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c6e:	d102      	bne.n	8012c76 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012c70:	2300      	movs	r3, #0
 8012c72:	61fb      	str	r3, [r7, #28]
 8012c74:	e023      	b.n	8012cbe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	681a      	ldr	r2, [r3, #0]
 8012c7a:	4b15      	ldr	r3, [pc, #84]	@ (8012cd0 <xTaskCheckForTimeOut+0xc4>)
 8012c7c:	681b      	ldr	r3, [r3, #0]
 8012c7e:	429a      	cmp	r2, r3
 8012c80:	d007      	beq.n	8012c92 <xTaskCheckForTimeOut+0x86>
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	685b      	ldr	r3, [r3, #4]
 8012c86:	69ba      	ldr	r2, [r7, #24]
 8012c88:	429a      	cmp	r2, r3
 8012c8a:	d302      	bcc.n	8012c92 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012c8c:	2301      	movs	r3, #1
 8012c8e:	61fb      	str	r3, [r7, #28]
 8012c90:	e015      	b.n	8012cbe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012c92:	683b      	ldr	r3, [r7, #0]
 8012c94:	681b      	ldr	r3, [r3, #0]
 8012c96:	697a      	ldr	r2, [r7, #20]
 8012c98:	429a      	cmp	r2, r3
 8012c9a:	d20b      	bcs.n	8012cb4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012c9c:	683b      	ldr	r3, [r7, #0]
 8012c9e:	681a      	ldr	r2, [r3, #0]
 8012ca0:	697b      	ldr	r3, [r7, #20]
 8012ca2:	1ad2      	subs	r2, r2, r3
 8012ca4:	683b      	ldr	r3, [r7, #0]
 8012ca6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012ca8:	6878      	ldr	r0, [r7, #4]
 8012caa:	f7ff ff99 	bl	8012be0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012cae:	2300      	movs	r3, #0
 8012cb0:	61fb      	str	r3, [r7, #28]
 8012cb2:	e004      	b.n	8012cbe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8012cb4:	683b      	ldr	r3, [r7, #0]
 8012cb6:	2200      	movs	r2, #0
 8012cb8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012cba:	2301      	movs	r3, #1
 8012cbc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012cbe:	f000 fec5 	bl	8013a4c <vPortExitCritical>

	return xReturn;
 8012cc2:	69fb      	ldr	r3, [r7, #28]
}
 8012cc4:	4618      	mov	r0, r3
 8012cc6:	3720      	adds	r7, #32
 8012cc8:	46bd      	mov	sp, r7
 8012cca:	bd80      	pop	{r7, pc}
 8012ccc:	20002f28 	.word	0x20002f28
 8012cd0:	20002f3c 	.word	0x20002f3c

08012cd4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012cd4:	b480      	push	{r7}
 8012cd6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012cd8:	4b03      	ldr	r3, [pc, #12]	@ (8012ce8 <vTaskMissedYield+0x14>)
 8012cda:	2201      	movs	r2, #1
 8012cdc:	601a      	str	r2, [r3, #0]
}
 8012cde:	bf00      	nop
 8012ce0:	46bd      	mov	sp, r7
 8012ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ce6:	4770      	bx	lr
 8012ce8:	20002f38 	.word	0x20002f38

08012cec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012cec:	b580      	push	{r7, lr}
 8012cee:	b082      	sub	sp, #8
 8012cf0:	af00      	add	r7, sp, #0
 8012cf2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012cf4:	f000 f852 	bl	8012d9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012cf8:	4b06      	ldr	r3, [pc, #24]	@ (8012d14 <prvIdleTask+0x28>)
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	2b01      	cmp	r3, #1
 8012cfe:	d9f9      	bls.n	8012cf4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8012d00:	4b05      	ldr	r3, [pc, #20]	@ (8012d18 <prvIdleTask+0x2c>)
 8012d02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012d06:	601a      	str	r2, [r3, #0]
 8012d08:	f3bf 8f4f 	dsb	sy
 8012d0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012d10:	e7f0      	b.n	8012cf4 <prvIdleTask+0x8>
 8012d12:	bf00      	nop
 8012d14:	20002a54 	.word	0x20002a54
 8012d18:	e000ed04 	.word	0xe000ed04

08012d1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012d1c:	b580      	push	{r7, lr}
 8012d1e:	b082      	sub	sp, #8
 8012d20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012d22:	2300      	movs	r3, #0
 8012d24:	607b      	str	r3, [r7, #4]
 8012d26:	e00c      	b.n	8012d42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012d28:	687a      	ldr	r2, [r7, #4]
 8012d2a:	4613      	mov	r3, r2
 8012d2c:	009b      	lsls	r3, r3, #2
 8012d2e:	4413      	add	r3, r2
 8012d30:	009b      	lsls	r3, r3, #2
 8012d32:	4a12      	ldr	r2, [pc, #72]	@ (8012d7c <prvInitialiseTaskLists+0x60>)
 8012d34:	4413      	add	r3, r2
 8012d36:	4618      	mov	r0, r3
 8012d38:	f7fe fb9e 	bl	8011478 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	3301      	adds	r3, #1
 8012d40:	607b      	str	r3, [r7, #4]
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	2b37      	cmp	r3, #55	@ 0x37
 8012d46:	d9ef      	bls.n	8012d28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012d48:	480d      	ldr	r0, [pc, #52]	@ (8012d80 <prvInitialiseTaskLists+0x64>)
 8012d4a:	f7fe fb95 	bl	8011478 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012d4e:	480d      	ldr	r0, [pc, #52]	@ (8012d84 <prvInitialiseTaskLists+0x68>)
 8012d50:	f7fe fb92 	bl	8011478 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012d54:	480c      	ldr	r0, [pc, #48]	@ (8012d88 <prvInitialiseTaskLists+0x6c>)
 8012d56:	f7fe fb8f 	bl	8011478 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012d5a:	480c      	ldr	r0, [pc, #48]	@ (8012d8c <prvInitialiseTaskLists+0x70>)
 8012d5c:	f7fe fb8c 	bl	8011478 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012d60:	480b      	ldr	r0, [pc, #44]	@ (8012d90 <prvInitialiseTaskLists+0x74>)
 8012d62:	f7fe fb89 	bl	8011478 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012d66:	4b0b      	ldr	r3, [pc, #44]	@ (8012d94 <prvInitialiseTaskLists+0x78>)
 8012d68:	4a05      	ldr	r2, [pc, #20]	@ (8012d80 <prvInitialiseTaskLists+0x64>)
 8012d6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8012d98 <prvInitialiseTaskLists+0x7c>)
 8012d6e:	4a05      	ldr	r2, [pc, #20]	@ (8012d84 <prvInitialiseTaskLists+0x68>)
 8012d70:	601a      	str	r2, [r3, #0]
}
 8012d72:	bf00      	nop
 8012d74:	3708      	adds	r7, #8
 8012d76:	46bd      	mov	sp, r7
 8012d78:	bd80      	pop	{r7, pc}
 8012d7a:	bf00      	nop
 8012d7c:	20002a54 	.word	0x20002a54
 8012d80:	20002eb4 	.word	0x20002eb4
 8012d84:	20002ec8 	.word	0x20002ec8
 8012d88:	20002ee4 	.word	0x20002ee4
 8012d8c:	20002ef8 	.word	0x20002ef8
 8012d90:	20002f10 	.word	0x20002f10
 8012d94:	20002edc 	.word	0x20002edc
 8012d98:	20002ee0 	.word	0x20002ee0

08012d9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012d9c:	b580      	push	{r7, lr}
 8012d9e:	b082      	sub	sp, #8
 8012da0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012da2:	e019      	b.n	8012dd8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012da4:	f000 fe20 	bl	80139e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012da8:	4b10      	ldr	r3, [pc, #64]	@ (8012dec <prvCheckTasksWaitingTermination+0x50>)
 8012daa:	68db      	ldr	r3, [r3, #12]
 8012dac:	68db      	ldr	r3, [r3, #12]
 8012dae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	3304      	adds	r3, #4
 8012db4:	4618      	mov	r0, r3
 8012db6:	f7fe fbe9 	bl	801158c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012dba:	4b0d      	ldr	r3, [pc, #52]	@ (8012df0 <prvCheckTasksWaitingTermination+0x54>)
 8012dbc:	681b      	ldr	r3, [r3, #0]
 8012dbe:	3b01      	subs	r3, #1
 8012dc0:	4a0b      	ldr	r2, [pc, #44]	@ (8012df0 <prvCheckTasksWaitingTermination+0x54>)
 8012dc2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8012df4 <prvCheckTasksWaitingTermination+0x58>)
 8012dc6:	681b      	ldr	r3, [r3, #0]
 8012dc8:	3b01      	subs	r3, #1
 8012dca:	4a0a      	ldr	r2, [pc, #40]	@ (8012df4 <prvCheckTasksWaitingTermination+0x58>)
 8012dcc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012dce:	f000 fe3d 	bl	8013a4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012dd2:	6878      	ldr	r0, [r7, #4]
 8012dd4:	f000 f810 	bl	8012df8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012dd8:	4b06      	ldr	r3, [pc, #24]	@ (8012df4 <prvCheckTasksWaitingTermination+0x58>)
 8012dda:	681b      	ldr	r3, [r3, #0]
 8012ddc:	2b00      	cmp	r3, #0
 8012dde:	d1e1      	bne.n	8012da4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012de0:	bf00      	nop
 8012de2:	bf00      	nop
 8012de4:	3708      	adds	r7, #8
 8012de6:	46bd      	mov	sp, r7
 8012de8:	bd80      	pop	{r7, pc}
 8012dea:	bf00      	nop
 8012dec:	20002ef8 	.word	0x20002ef8
 8012df0:	20002f24 	.word	0x20002f24
 8012df4:	20002f0c 	.word	0x20002f0c

08012df8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b084      	sub	sp, #16
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	3354      	adds	r3, #84	@ 0x54
 8012e04:	4618      	mov	r0, r3
 8012e06:	f001 fe77 	bl	8014af8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012e0a:	687b      	ldr	r3, [r7, #4]
 8012e0c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d108      	bne.n	8012e26 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e18:	4618      	mov	r0, r3
 8012e1a:	f000 ffd5 	bl	8013dc8 <vPortFree>
				vPortFree( pxTCB );
 8012e1e:	6878      	ldr	r0, [r7, #4]
 8012e20:	f000 ffd2 	bl	8013dc8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012e24:	e019      	b.n	8012e5a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012e2c:	2b01      	cmp	r3, #1
 8012e2e:	d103      	bne.n	8012e38 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8012e30:	6878      	ldr	r0, [r7, #4]
 8012e32:	f000 ffc9 	bl	8013dc8 <vPortFree>
	}
 8012e36:	e010      	b.n	8012e5a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012e3e:	2b02      	cmp	r3, #2
 8012e40:	d00b      	beq.n	8012e5a <prvDeleteTCB+0x62>
	__asm volatile
 8012e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e46:	f383 8811 	msr	BASEPRI, r3
 8012e4a:	f3bf 8f6f 	isb	sy
 8012e4e:	f3bf 8f4f 	dsb	sy
 8012e52:	60fb      	str	r3, [r7, #12]
}
 8012e54:	bf00      	nop
 8012e56:	bf00      	nop
 8012e58:	e7fd      	b.n	8012e56 <prvDeleteTCB+0x5e>
	}
 8012e5a:	bf00      	nop
 8012e5c:	3710      	adds	r7, #16
 8012e5e:	46bd      	mov	sp, r7
 8012e60:	bd80      	pop	{r7, pc}
	...

08012e64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012e64:	b480      	push	{r7}
 8012e66:	b083      	sub	sp, #12
 8012e68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8012e9c <prvResetNextTaskUnblockTime+0x38>)
 8012e6c:	681b      	ldr	r3, [r3, #0]
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d104      	bne.n	8012e7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012e74:	4b0a      	ldr	r3, [pc, #40]	@ (8012ea0 <prvResetNextTaskUnblockTime+0x3c>)
 8012e76:	f04f 32ff 	mov.w	r2, #4294967295
 8012e7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012e7c:	e008      	b.n	8012e90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012e7e:	4b07      	ldr	r3, [pc, #28]	@ (8012e9c <prvResetNextTaskUnblockTime+0x38>)
 8012e80:	681b      	ldr	r3, [r3, #0]
 8012e82:	68db      	ldr	r3, [r3, #12]
 8012e84:	68db      	ldr	r3, [r3, #12]
 8012e86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	685b      	ldr	r3, [r3, #4]
 8012e8c:	4a04      	ldr	r2, [pc, #16]	@ (8012ea0 <prvResetNextTaskUnblockTime+0x3c>)
 8012e8e:	6013      	str	r3, [r2, #0]
}
 8012e90:	bf00      	nop
 8012e92:	370c      	adds	r7, #12
 8012e94:	46bd      	mov	sp, r7
 8012e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e9a:	4770      	bx	lr
 8012e9c:	20002edc 	.word	0x20002edc
 8012ea0:	20002f44 	.word	0x20002f44

08012ea4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012ea4:	b480      	push	{r7}
 8012ea6:	b083      	sub	sp, #12
 8012ea8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8012eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8012ed8 <xTaskGetSchedulerState+0x34>)
 8012eac:	681b      	ldr	r3, [r3, #0]
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d102      	bne.n	8012eb8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012eb2:	2301      	movs	r3, #1
 8012eb4:	607b      	str	r3, [r7, #4]
 8012eb6:	e008      	b.n	8012eca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012eb8:	4b08      	ldr	r3, [pc, #32]	@ (8012edc <xTaskGetSchedulerState+0x38>)
 8012eba:	681b      	ldr	r3, [r3, #0]
 8012ebc:	2b00      	cmp	r3, #0
 8012ebe:	d102      	bne.n	8012ec6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012ec0:	2302      	movs	r3, #2
 8012ec2:	607b      	str	r3, [r7, #4]
 8012ec4:	e001      	b.n	8012eca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012ec6:	2300      	movs	r3, #0
 8012ec8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012eca:	687b      	ldr	r3, [r7, #4]
	}
 8012ecc:	4618      	mov	r0, r3
 8012ece:	370c      	adds	r7, #12
 8012ed0:	46bd      	mov	sp, r7
 8012ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ed6:	4770      	bx	lr
 8012ed8:	20002f30 	.word	0x20002f30
 8012edc:	20002f4c 	.word	0x20002f4c

08012ee0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012ee0:	b580      	push	{r7, lr}
 8012ee2:	b086      	sub	sp, #24
 8012ee4:	af00      	add	r7, sp, #0
 8012ee6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012eec:	2300      	movs	r3, #0
 8012eee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d058      	beq.n	8012fa8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012ef6:	4b2f      	ldr	r3, [pc, #188]	@ (8012fb4 <xTaskPriorityDisinherit+0xd4>)
 8012ef8:	681b      	ldr	r3, [r3, #0]
 8012efa:	693a      	ldr	r2, [r7, #16]
 8012efc:	429a      	cmp	r2, r3
 8012efe:	d00b      	beq.n	8012f18 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8012f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f04:	f383 8811 	msr	BASEPRI, r3
 8012f08:	f3bf 8f6f 	isb	sy
 8012f0c:	f3bf 8f4f 	dsb	sy
 8012f10:	60fb      	str	r3, [r7, #12]
}
 8012f12:	bf00      	nop
 8012f14:	bf00      	nop
 8012f16:	e7fd      	b.n	8012f14 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012f18:	693b      	ldr	r3, [r7, #16]
 8012f1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d10b      	bne.n	8012f38 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8012f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f24:	f383 8811 	msr	BASEPRI, r3
 8012f28:	f3bf 8f6f 	isb	sy
 8012f2c:	f3bf 8f4f 	dsb	sy
 8012f30:	60bb      	str	r3, [r7, #8]
}
 8012f32:	bf00      	nop
 8012f34:	bf00      	nop
 8012f36:	e7fd      	b.n	8012f34 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8012f38:	693b      	ldr	r3, [r7, #16]
 8012f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012f3c:	1e5a      	subs	r2, r3, #1
 8012f3e:	693b      	ldr	r3, [r7, #16]
 8012f40:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012f42:	693b      	ldr	r3, [r7, #16]
 8012f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f46:	693b      	ldr	r3, [r7, #16]
 8012f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012f4a:	429a      	cmp	r2, r3
 8012f4c:	d02c      	beq.n	8012fa8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012f4e:	693b      	ldr	r3, [r7, #16]
 8012f50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	d128      	bne.n	8012fa8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012f56:	693b      	ldr	r3, [r7, #16]
 8012f58:	3304      	adds	r3, #4
 8012f5a:	4618      	mov	r0, r3
 8012f5c:	f7fe fb16 	bl	801158c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012f60:	693b      	ldr	r3, [r7, #16]
 8012f62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012f64:	693b      	ldr	r3, [r7, #16]
 8012f66:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012f68:	693b      	ldr	r3, [r7, #16]
 8012f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f6c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012f70:	693b      	ldr	r3, [r7, #16]
 8012f72:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012f74:	693b      	ldr	r3, [r7, #16]
 8012f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f78:	4b0f      	ldr	r3, [pc, #60]	@ (8012fb8 <xTaskPriorityDisinherit+0xd8>)
 8012f7a:	681b      	ldr	r3, [r3, #0]
 8012f7c:	429a      	cmp	r2, r3
 8012f7e:	d903      	bls.n	8012f88 <xTaskPriorityDisinherit+0xa8>
 8012f80:	693b      	ldr	r3, [r7, #16]
 8012f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f84:	4a0c      	ldr	r2, [pc, #48]	@ (8012fb8 <xTaskPriorityDisinherit+0xd8>)
 8012f86:	6013      	str	r3, [r2, #0]
 8012f88:	693b      	ldr	r3, [r7, #16]
 8012f8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f8c:	4613      	mov	r3, r2
 8012f8e:	009b      	lsls	r3, r3, #2
 8012f90:	4413      	add	r3, r2
 8012f92:	009b      	lsls	r3, r3, #2
 8012f94:	4a09      	ldr	r2, [pc, #36]	@ (8012fbc <xTaskPriorityDisinherit+0xdc>)
 8012f96:	441a      	add	r2, r3
 8012f98:	693b      	ldr	r3, [r7, #16]
 8012f9a:	3304      	adds	r3, #4
 8012f9c:	4619      	mov	r1, r3
 8012f9e:	4610      	mov	r0, r2
 8012fa0:	f7fe fa97 	bl	80114d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012fa4:	2301      	movs	r3, #1
 8012fa6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012fa8:	697b      	ldr	r3, [r7, #20]
	}
 8012faa:	4618      	mov	r0, r3
 8012fac:	3718      	adds	r7, #24
 8012fae:	46bd      	mov	sp, r7
 8012fb0:	bd80      	pop	{r7, pc}
 8012fb2:	bf00      	nop
 8012fb4:	20002a50 	.word	0x20002a50
 8012fb8:	20002f2c 	.word	0x20002f2c
 8012fbc:	20002a54 	.word	0x20002a54

08012fc0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8012fc0:	b480      	push	{r7}
 8012fc2:	b083      	sub	sp, #12
 8012fc4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8012fc6:	4b09      	ldr	r3, [pc, #36]	@ (8012fec <uxTaskResetEventItemValue+0x2c>)
 8012fc8:	681b      	ldr	r3, [r3, #0]
 8012fca:	699b      	ldr	r3, [r3, #24]
 8012fcc:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012fce:	4b07      	ldr	r3, [pc, #28]	@ (8012fec <uxTaskResetEventItemValue+0x2c>)
 8012fd0:	681b      	ldr	r3, [r3, #0]
 8012fd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012fd4:	4b05      	ldr	r3, [pc, #20]	@ (8012fec <uxTaskResetEventItemValue+0x2c>)
 8012fd6:	681b      	ldr	r3, [r3, #0]
 8012fd8:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8012fdc:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8012fde:	687b      	ldr	r3, [r7, #4]
}
 8012fe0:	4618      	mov	r0, r3
 8012fe2:	370c      	adds	r7, #12
 8012fe4:	46bd      	mov	sp, r7
 8012fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fea:	4770      	bx	lr
 8012fec:	20002a50 	.word	0x20002a50

08012ff0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012ff0:	b580      	push	{r7, lr}
 8012ff2:	b084      	sub	sp, #16
 8012ff4:	af00      	add	r7, sp, #0
 8012ff6:	6078      	str	r0, [r7, #4]
 8012ff8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012ffa:	4b21      	ldr	r3, [pc, #132]	@ (8013080 <prvAddCurrentTaskToDelayedList+0x90>)
 8012ffc:	681b      	ldr	r3, [r3, #0]
 8012ffe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013000:	4b20      	ldr	r3, [pc, #128]	@ (8013084 <prvAddCurrentTaskToDelayedList+0x94>)
 8013002:	681b      	ldr	r3, [r3, #0]
 8013004:	3304      	adds	r3, #4
 8013006:	4618      	mov	r0, r3
 8013008:	f7fe fac0 	bl	801158c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801300c:	687b      	ldr	r3, [r7, #4]
 801300e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013012:	d10a      	bne.n	801302a <prvAddCurrentTaskToDelayedList+0x3a>
 8013014:	683b      	ldr	r3, [r7, #0]
 8013016:	2b00      	cmp	r3, #0
 8013018:	d007      	beq.n	801302a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801301a:	4b1a      	ldr	r3, [pc, #104]	@ (8013084 <prvAddCurrentTaskToDelayedList+0x94>)
 801301c:	681b      	ldr	r3, [r3, #0]
 801301e:	3304      	adds	r3, #4
 8013020:	4619      	mov	r1, r3
 8013022:	4819      	ldr	r0, [pc, #100]	@ (8013088 <prvAddCurrentTaskToDelayedList+0x98>)
 8013024:	f7fe fa55 	bl	80114d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013028:	e026      	b.n	8013078 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801302a:	68fa      	ldr	r2, [r7, #12]
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	4413      	add	r3, r2
 8013030:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013032:	4b14      	ldr	r3, [pc, #80]	@ (8013084 <prvAddCurrentTaskToDelayedList+0x94>)
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	68ba      	ldr	r2, [r7, #8]
 8013038:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801303a:	68ba      	ldr	r2, [r7, #8]
 801303c:	68fb      	ldr	r3, [r7, #12]
 801303e:	429a      	cmp	r2, r3
 8013040:	d209      	bcs.n	8013056 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013042:	4b12      	ldr	r3, [pc, #72]	@ (801308c <prvAddCurrentTaskToDelayedList+0x9c>)
 8013044:	681a      	ldr	r2, [r3, #0]
 8013046:	4b0f      	ldr	r3, [pc, #60]	@ (8013084 <prvAddCurrentTaskToDelayedList+0x94>)
 8013048:	681b      	ldr	r3, [r3, #0]
 801304a:	3304      	adds	r3, #4
 801304c:	4619      	mov	r1, r3
 801304e:	4610      	mov	r0, r2
 8013050:	f7fe fa63 	bl	801151a <vListInsert>
}
 8013054:	e010      	b.n	8013078 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013056:	4b0e      	ldr	r3, [pc, #56]	@ (8013090 <prvAddCurrentTaskToDelayedList+0xa0>)
 8013058:	681a      	ldr	r2, [r3, #0]
 801305a:	4b0a      	ldr	r3, [pc, #40]	@ (8013084 <prvAddCurrentTaskToDelayedList+0x94>)
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	3304      	adds	r3, #4
 8013060:	4619      	mov	r1, r3
 8013062:	4610      	mov	r0, r2
 8013064:	f7fe fa59 	bl	801151a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013068:	4b0a      	ldr	r3, [pc, #40]	@ (8013094 <prvAddCurrentTaskToDelayedList+0xa4>)
 801306a:	681b      	ldr	r3, [r3, #0]
 801306c:	68ba      	ldr	r2, [r7, #8]
 801306e:	429a      	cmp	r2, r3
 8013070:	d202      	bcs.n	8013078 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8013072:	4a08      	ldr	r2, [pc, #32]	@ (8013094 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013074:	68bb      	ldr	r3, [r7, #8]
 8013076:	6013      	str	r3, [r2, #0]
}
 8013078:	bf00      	nop
 801307a:	3710      	adds	r7, #16
 801307c:	46bd      	mov	sp, r7
 801307e:	bd80      	pop	{r7, pc}
 8013080:	20002f28 	.word	0x20002f28
 8013084:	20002a50 	.word	0x20002a50
 8013088:	20002f10 	.word	0x20002f10
 801308c:	20002ee0 	.word	0x20002ee0
 8013090:	20002edc 	.word	0x20002edc
 8013094:	20002f44 	.word	0x20002f44

08013098 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013098:	b580      	push	{r7, lr}
 801309a:	b08a      	sub	sp, #40	@ 0x28
 801309c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801309e:	2300      	movs	r3, #0
 80130a0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80130a2:	f000 fb13 	bl	80136cc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80130a6:	4b1d      	ldr	r3, [pc, #116]	@ (801311c <xTimerCreateTimerTask+0x84>)
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d021      	beq.n	80130f2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80130ae:	2300      	movs	r3, #0
 80130b0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80130b2:	2300      	movs	r3, #0
 80130b4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80130b6:	1d3a      	adds	r2, r7, #4
 80130b8:	f107 0108 	add.w	r1, r7, #8
 80130bc:	f107 030c 	add.w	r3, r7, #12
 80130c0:	4618      	mov	r0, r3
 80130c2:	f7fd ffc9 	bl	8011058 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80130c6:	6879      	ldr	r1, [r7, #4]
 80130c8:	68bb      	ldr	r3, [r7, #8]
 80130ca:	68fa      	ldr	r2, [r7, #12]
 80130cc:	9202      	str	r2, [sp, #8]
 80130ce:	9301      	str	r3, [sp, #4]
 80130d0:	2302      	movs	r3, #2
 80130d2:	9300      	str	r3, [sp, #0]
 80130d4:	2300      	movs	r3, #0
 80130d6:	460a      	mov	r2, r1
 80130d8:	4911      	ldr	r1, [pc, #68]	@ (8013120 <xTimerCreateTimerTask+0x88>)
 80130da:	4812      	ldr	r0, [pc, #72]	@ (8013124 <xTimerCreateTimerTask+0x8c>)
 80130dc:	f7fe ff7a 	bl	8011fd4 <xTaskCreateStatic>
 80130e0:	4603      	mov	r3, r0
 80130e2:	4a11      	ldr	r2, [pc, #68]	@ (8013128 <xTimerCreateTimerTask+0x90>)
 80130e4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80130e6:	4b10      	ldr	r3, [pc, #64]	@ (8013128 <xTimerCreateTimerTask+0x90>)
 80130e8:	681b      	ldr	r3, [r3, #0]
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d001      	beq.n	80130f2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80130ee:	2301      	movs	r3, #1
 80130f0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80130f2:	697b      	ldr	r3, [r7, #20]
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d10b      	bne.n	8013110 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80130f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130fc:	f383 8811 	msr	BASEPRI, r3
 8013100:	f3bf 8f6f 	isb	sy
 8013104:	f3bf 8f4f 	dsb	sy
 8013108:	613b      	str	r3, [r7, #16]
}
 801310a:	bf00      	nop
 801310c:	bf00      	nop
 801310e:	e7fd      	b.n	801310c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8013110:	697b      	ldr	r3, [r7, #20]
}
 8013112:	4618      	mov	r0, r3
 8013114:	3718      	adds	r7, #24
 8013116:	46bd      	mov	sp, r7
 8013118:	bd80      	pop	{r7, pc}
 801311a:	bf00      	nop
 801311c:	20002f80 	.word	0x20002f80
 8013120:	08016b64 	.word	0x08016b64
 8013124:	08013265 	.word	0x08013265
 8013128:	20002f84 	.word	0x20002f84

0801312c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801312c:	b580      	push	{r7, lr}
 801312e:	b08a      	sub	sp, #40	@ 0x28
 8013130:	af00      	add	r7, sp, #0
 8013132:	60f8      	str	r0, [r7, #12]
 8013134:	60b9      	str	r1, [r7, #8]
 8013136:	607a      	str	r2, [r7, #4]
 8013138:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801313a:	2300      	movs	r3, #0
 801313c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801313e:	68fb      	ldr	r3, [r7, #12]
 8013140:	2b00      	cmp	r3, #0
 8013142:	d10b      	bne.n	801315c <xTimerGenericCommand+0x30>
	__asm volatile
 8013144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013148:	f383 8811 	msr	BASEPRI, r3
 801314c:	f3bf 8f6f 	isb	sy
 8013150:	f3bf 8f4f 	dsb	sy
 8013154:	623b      	str	r3, [r7, #32]
}
 8013156:	bf00      	nop
 8013158:	bf00      	nop
 801315a:	e7fd      	b.n	8013158 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801315c:	4b19      	ldr	r3, [pc, #100]	@ (80131c4 <xTimerGenericCommand+0x98>)
 801315e:	681b      	ldr	r3, [r3, #0]
 8013160:	2b00      	cmp	r3, #0
 8013162:	d02a      	beq.n	80131ba <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013164:	68bb      	ldr	r3, [r7, #8]
 8013166:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013170:	68bb      	ldr	r3, [r7, #8]
 8013172:	2b05      	cmp	r3, #5
 8013174:	dc18      	bgt.n	80131a8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8013176:	f7ff fe95 	bl	8012ea4 <xTaskGetSchedulerState>
 801317a:	4603      	mov	r3, r0
 801317c:	2b02      	cmp	r3, #2
 801317e:	d109      	bne.n	8013194 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013180:	4b10      	ldr	r3, [pc, #64]	@ (80131c4 <xTimerGenericCommand+0x98>)
 8013182:	6818      	ldr	r0, [r3, #0]
 8013184:	f107 0110 	add.w	r1, r7, #16
 8013188:	2300      	movs	r3, #0
 801318a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801318c:	f7fe fb32 	bl	80117f4 <xQueueGenericSend>
 8013190:	6278      	str	r0, [r7, #36]	@ 0x24
 8013192:	e012      	b.n	80131ba <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013194:	4b0b      	ldr	r3, [pc, #44]	@ (80131c4 <xTimerGenericCommand+0x98>)
 8013196:	6818      	ldr	r0, [r3, #0]
 8013198:	f107 0110 	add.w	r1, r7, #16
 801319c:	2300      	movs	r3, #0
 801319e:	2200      	movs	r2, #0
 80131a0:	f7fe fb28 	bl	80117f4 <xQueueGenericSend>
 80131a4:	6278      	str	r0, [r7, #36]	@ 0x24
 80131a6:	e008      	b.n	80131ba <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80131a8:	4b06      	ldr	r3, [pc, #24]	@ (80131c4 <xTimerGenericCommand+0x98>)
 80131aa:	6818      	ldr	r0, [r3, #0]
 80131ac:	f107 0110 	add.w	r1, r7, #16
 80131b0:	2300      	movs	r3, #0
 80131b2:	683a      	ldr	r2, [r7, #0]
 80131b4:	f7fe fc20 	bl	80119f8 <xQueueGenericSendFromISR>
 80131b8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80131ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80131bc:	4618      	mov	r0, r3
 80131be:	3728      	adds	r7, #40	@ 0x28
 80131c0:	46bd      	mov	sp, r7
 80131c2:	bd80      	pop	{r7, pc}
 80131c4:	20002f80 	.word	0x20002f80

080131c8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80131c8:	b580      	push	{r7, lr}
 80131ca:	b088      	sub	sp, #32
 80131cc:	af02      	add	r7, sp, #8
 80131ce:	6078      	str	r0, [r7, #4]
 80131d0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80131d2:	4b23      	ldr	r3, [pc, #140]	@ (8013260 <prvProcessExpiredTimer+0x98>)
 80131d4:	681b      	ldr	r3, [r3, #0]
 80131d6:	68db      	ldr	r3, [r3, #12]
 80131d8:	68db      	ldr	r3, [r3, #12]
 80131da:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80131dc:	697b      	ldr	r3, [r7, #20]
 80131de:	3304      	adds	r3, #4
 80131e0:	4618      	mov	r0, r3
 80131e2:	f7fe f9d3 	bl	801158c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80131e6:	697b      	ldr	r3, [r7, #20]
 80131e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80131ec:	f003 0304 	and.w	r3, r3, #4
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d023      	beq.n	801323c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80131f4:	697b      	ldr	r3, [r7, #20]
 80131f6:	699a      	ldr	r2, [r3, #24]
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	18d1      	adds	r1, r2, r3
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	683a      	ldr	r2, [r7, #0]
 8013200:	6978      	ldr	r0, [r7, #20]
 8013202:	f000 f8d5 	bl	80133b0 <prvInsertTimerInActiveList>
 8013206:	4603      	mov	r3, r0
 8013208:	2b00      	cmp	r3, #0
 801320a:	d020      	beq.n	801324e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801320c:	2300      	movs	r3, #0
 801320e:	9300      	str	r3, [sp, #0]
 8013210:	2300      	movs	r3, #0
 8013212:	687a      	ldr	r2, [r7, #4]
 8013214:	2100      	movs	r1, #0
 8013216:	6978      	ldr	r0, [r7, #20]
 8013218:	f7ff ff88 	bl	801312c <xTimerGenericCommand>
 801321c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801321e:	693b      	ldr	r3, [r7, #16]
 8013220:	2b00      	cmp	r3, #0
 8013222:	d114      	bne.n	801324e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8013224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013228:	f383 8811 	msr	BASEPRI, r3
 801322c:	f3bf 8f6f 	isb	sy
 8013230:	f3bf 8f4f 	dsb	sy
 8013234:	60fb      	str	r3, [r7, #12]
}
 8013236:	bf00      	nop
 8013238:	bf00      	nop
 801323a:	e7fd      	b.n	8013238 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801323c:	697b      	ldr	r3, [r7, #20]
 801323e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013242:	f023 0301 	bic.w	r3, r3, #1
 8013246:	b2da      	uxtb	r2, r3
 8013248:	697b      	ldr	r3, [r7, #20]
 801324a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801324e:	697b      	ldr	r3, [r7, #20]
 8013250:	6a1b      	ldr	r3, [r3, #32]
 8013252:	6978      	ldr	r0, [r7, #20]
 8013254:	4798      	blx	r3
}
 8013256:	bf00      	nop
 8013258:	3718      	adds	r7, #24
 801325a:	46bd      	mov	sp, r7
 801325c:	bd80      	pop	{r7, pc}
 801325e:	bf00      	nop
 8013260:	20002f78 	.word	0x20002f78

08013264 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013264:	b580      	push	{r7, lr}
 8013266:	b084      	sub	sp, #16
 8013268:	af00      	add	r7, sp, #0
 801326a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801326c:	f107 0308 	add.w	r3, r7, #8
 8013270:	4618      	mov	r0, r3
 8013272:	f000 f859 	bl	8013328 <prvGetNextExpireTime>
 8013276:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8013278:	68bb      	ldr	r3, [r7, #8]
 801327a:	4619      	mov	r1, r3
 801327c:	68f8      	ldr	r0, [r7, #12]
 801327e:	f000 f805 	bl	801328c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013282:	f000 f8d7 	bl	8013434 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013286:	bf00      	nop
 8013288:	e7f0      	b.n	801326c <prvTimerTask+0x8>
	...

0801328c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801328c:	b580      	push	{r7, lr}
 801328e:	b084      	sub	sp, #16
 8013290:	af00      	add	r7, sp, #0
 8013292:	6078      	str	r0, [r7, #4]
 8013294:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013296:	f7ff f94b 	bl	8012530 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801329a:	f107 0308 	add.w	r3, r7, #8
 801329e:	4618      	mov	r0, r3
 80132a0:	f000 f866 	bl	8013370 <prvSampleTimeNow>
 80132a4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80132a6:	68bb      	ldr	r3, [r7, #8]
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	d130      	bne.n	801330e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80132ac:	683b      	ldr	r3, [r7, #0]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d10a      	bne.n	80132c8 <prvProcessTimerOrBlockTask+0x3c>
 80132b2:	687a      	ldr	r2, [r7, #4]
 80132b4:	68fb      	ldr	r3, [r7, #12]
 80132b6:	429a      	cmp	r2, r3
 80132b8:	d806      	bhi.n	80132c8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80132ba:	f7ff f947 	bl	801254c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80132be:	68f9      	ldr	r1, [r7, #12]
 80132c0:	6878      	ldr	r0, [r7, #4]
 80132c2:	f7ff ff81 	bl	80131c8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80132c6:	e024      	b.n	8013312 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80132c8:	683b      	ldr	r3, [r7, #0]
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d008      	beq.n	80132e0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80132ce:	4b13      	ldr	r3, [pc, #76]	@ (801331c <prvProcessTimerOrBlockTask+0x90>)
 80132d0:	681b      	ldr	r3, [r3, #0]
 80132d2:	681b      	ldr	r3, [r3, #0]
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d101      	bne.n	80132dc <prvProcessTimerOrBlockTask+0x50>
 80132d8:	2301      	movs	r3, #1
 80132da:	e000      	b.n	80132de <prvProcessTimerOrBlockTask+0x52>
 80132dc:	2300      	movs	r3, #0
 80132de:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80132e0:	4b0f      	ldr	r3, [pc, #60]	@ (8013320 <prvProcessTimerOrBlockTask+0x94>)
 80132e2:	6818      	ldr	r0, [r3, #0]
 80132e4:	687a      	ldr	r2, [r7, #4]
 80132e6:	68fb      	ldr	r3, [r7, #12]
 80132e8:	1ad3      	subs	r3, r2, r3
 80132ea:	683a      	ldr	r2, [r7, #0]
 80132ec:	4619      	mov	r1, r3
 80132ee:	f7fe fe3d 	bl	8011f6c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80132f2:	f7ff f92b 	bl	801254c <xTaskResumeAll>
 80132f6:	4603      	mov	r3, r0
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d10a      	bne.n	8013312 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80132fc:	4b09      	ldr	r3, [pc, #36]	@ (8013324 <prvProcessTimerOrBlockTask+0x98>)
 80132fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013302:	601a      	str	r2, [r3, #0]
 8013304:	f3bf 8f4f 	dsb	sy
 8013308:	f3bf 8f6f 	isb	sy
}
 801330c:	e001      	b.n	8013312 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801330e:	f7ff f91d 	bl	801254c <xTaskResumeAll>
}
 8013312:	bf00      	nop
 8013314:	3710      	adds	r7, #16
 8013316:	46bd      	mov	sp, r7
 8013318:	bd80      	pop	{r7, pc}
 801331a:	bf00      	nop
 801331c:	20002f7c 	.word	0x20002f7c
 8013320:	20002f80 	.word	0x20002f80
 8013324:	e000ed04 	.word	0xe000ed04

08013328 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8013328:	b480      	push	{r7}
 801332a:	b085      	sub	sp, #20
 801332c:	af00      	add	r7, sp, #0
 801332e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013330:	4b0e      	ldr	r3, [pc, #56]	@ (801336c <prvGetNextExpireTime+0x44>)
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	2b00      	cmp	r3, #0
 8013338:	d101      	bne.n	801333e <prvGetNextExpireTime+0x16>
 801333a:	2201      	movs	r2, #1
 801333c:	e000      	b.n	8013340 <prvGetNextExpireTime+0x18>
 801333e:	2200      	movs	r2, #0
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	681b      	ldr	r3, [r3, #0]
 8013348:	2b00      	cmp	r3, #0
 801334a:	d105      	bne.n	8013358 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801334c:	4b07      	ldr	r3, [pc, #28]	@ (801336c <prvGetNextExpireTime+0x44>)
 801334e:	681b      	ldr	r3, [r3, #0]
 8013350:	68db      	ldr	r3, [r3, #12]
 8013352:	681b      	ldr	r3, [r3, #0]
 8013354:	60fb      	str	r3, [r7, #12]
 8013356:	e001      	b.n	801335c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013358:	2300      	movs	r3, #0
 801335a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801335c:	68fb      	ldr	r3, [r7, #12]
}
 801335e:	4618      	mov	r0, r3
 8013360:	3714      	adds	r7, #20
 8013362:	46bd      	mov	sp, r7
 8013364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013368:	4770      	bx	lr
 801336a:	bf00      	nop
 801336c:	20002f78 	.word	0x20002f78

08013370 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013370:	b580      	push	{r7, lr}
 8013372:	b084      	sub	sp, #16
 8013374:	af00      	add	r7, sp, #0
 8013376:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013378:	f7ff f986 	bl	8012688 <xTaskGetTickCount>
 801337c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801337e:	4b0b      	ldr	r3, [pc, #44]	@ (80133ac <prvSampleTimeNow+0x3c>)
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	68fa      	ldr	r2, [r7, #12]
 8013384:	429a      	cmp	r2, r3
 8013386:	d205      	bcs.n	8013394 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013388:	f000 f93a 	bl	8013600 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	2201      	movs	r2, #1
 8013390:	601a      	str	r2, [r3, #0]
 8013392:	e002      	b.n	801339a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	2200      	movs	r2, #0
 8013398:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801339a:	4a04      	ldr	r2, [pc, #16]	@ (80133ac <prvSampleTimeNow+0x3c>)
 801339c:	68fb      	ldr	r3, [r7, #12]
 801339e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80133a0:	68fb      	ldr	r3, [r7, #12]
}
 80133a2:	4618      	mov	r0, r3
 80133a4:	3710      	adds	r7, #16
 80133a6:	46bd      	mov	sp, r7
 80133a8:	bd80      	pop	{r7, pc}
 80133aa:	bf00      	nop
 80133ac:	20002f88 	.word	0x20002f88

080133b0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80133b0:	b580      	push	{r7, lr}
 80133b2:	b086      	sub	sp, #24
 80133b4:	af00      	add	r7, sp, #0
 80133b6:	60f8      	str	r0, [r7, #12]
 80133b8:	60b9      	str	r1, [r7, #8]
 80133ba:	607a      	str	r2, [r7, #4]
 80133bc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80133be:	2300      	movs	r3, #0
 80133c0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80133c2:	68fb      	ldr	r3, [r7, #12]
 80133c4:	68ba      	ldr	r2, [r7, #8]
 80133c6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80133c8:	68fb      	ldr	r3, [r7, #12]
 80133ca:	68fa      	ldr	r2, [r7, #12]
 80133cc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80133ce:	68ba      	ldr	r2, [r7, #8]
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	429a      	cmp	r2, r3
 80133d4:	d812      	bhi.n	80133fc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80133d6:	687a      	ldr	r2, [r7, #4]
 80133d8:	683b      	ldr	r3, [r7, #0]
 80133da:	1ad2      	subs	r2, r2, r3
 80133dc:	68fb      	ldr	r3, [r7, #12]
 80133de:	699b      	ldr	r3, [r3, #24]
 80133e0:	429a      	cmp	r2, r3
 80133e2:	d302      	bcc.n	80133ea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80133e4:	2301      	movs	r3, #1
 80133e6:	617b      	str	r3, [r7, #20]
 80133e8:	e01b      	b.n	8013422 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80133ea:	4b10      	ldr	r3, [pc, #64]	@ (801342c <prvInsertTimerInActiveList+0x7c>)
 80133ec:	681a      	ldr	r2, [r3, #0]
 80133ee:	68fb      	ldr	r3, [r7, #12]
 80133f0:	3304      	adds	r3, #4
 80133f2:	4619      	mov	r1, r3
 80133f4:	4610      	mov	r0, r2
 80133f6:	f7fe f890 	bl	801151a <vListInsert>
 80133fa:	e012      	b.n	8013422 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80133fc:	687a      	ldr	r2, [r7, #4]
 80133fe:	683b      	ldr	r3, [r7, #0]
 8013400:	429a      	cmp	r2, r3
 8013402:	d206      	bcs.n	8013412 <prvInsertTimerInActiveList+0x62>
 8013404:	68ba      	ldr	r2, [r7, #8]
 8013406:	683b      	ldr	r3, [r7, #0]
 8013408:	429a      	cmp	r2, r3
 801340a:	d302      	bcc.n	8013412 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801340c:	2301      	movs	r3, #1
 801340e:	617b      	str	r3, [r7, #20]
 8013410:	e007      	b.n	8013422 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013412:	4b07      	ldr	r3, [pc, #28]	@ (8013430 <prvInsertTimerInActiveList+0x80>)
 8013414:	681a      	ldr	r2, [r3, #0]
 8013416:	68fb      	ldr	r3, [r7, #12]
 8013418:	3304      	adds	r3, #4
 801341a:	4619      	mov	r1, r3
 801341c:	4610      	mov	r0, r2
 801341e:	f7fe f87c 	bl	801151a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013422:	697b      	ldr	r3, [r7, #20]
}
 8013424:	4618      	mov	r0, r3
 8013426:	3718      	adds	r7, #24
 8013428:	46bd      	mov	sp, r7
 801342a:	bd80      	pop	{r7, pc}
 801342c:	20002f7c 	.word	0x20002f7c
 8013430:	20002f78 	.word	0x20002f78

08013434 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013434:	b580      	push	{r7, lr}
 8013436:	b08e      	sub	sp, #56	@ 0x38
 8013438:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801343a:	e0ce      	b.n	80135da <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	2b00      	cmp	r3, #0
 8013440:	da19      	bge.n	8013476 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8013442:	1d3b      	adds	r3, r7, #4
 8013444:	3304      	adds	r3, #4
 8013446:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8013448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801344a:	2b00      	cmp	r3, #0
 801344c:	d10b      	bne.n	8013466 <prvProcessReceivedCommands+0x32>
	__asm volatile
 801344e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013452:	f383 8811 	msr	BASEPRI, r3
 8013456:	f3bf 8f6f 	isb	sy
 801345a:	f3bf 8f4f 	dsb	sy
 801345e:	61fb      	str	r3, [r7, #28]
}
 8013460:	bf00      	nop
 8013462:	bf00      	nop
 8013464:	e7fd      	b.n	8013462 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801346c:	6850      	ldr	r0, [r2, #4]
 801346e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013470:	6892      	ldr	r2, [r2, #8]
 8013472:	4611      	mov	r1, r2
 8013474:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	2b00      	cmp	r3, #0
 801347a:	f2c0 80ae 	blt.w	80135da <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801347e:	68fb      	ldr	r3, [r7, #12]
 8013480:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013484:	695b      	ldr	r3, [r3, #20]
 8013486:	2b00      	cmp	r3, #0
 8013488:	d004      	beq.n	8013494 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801348a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801348c:	3304      	adds	r3, #4
 801348e:	4618      	mov	r0, r3
 8013490:	f7fe f87c 	bl	801158c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013494:	463b      	mov	r3, r7
 8013496:	4618      	mov	r0, r3
 8013498:	f7ff ff6a 	bl	8013370 <prvSampleTimeNow>
 801349c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	2b09      	cmp	r3, #9
 80134a2:	f200 8097 	bhi.w	80135d4 <prvProcessReceivedCommands+0x1a0>
 80134a6:	a201      	add	r2, pc, #4	@ (adr r2, 80134ac <prvProcessReceivedCommands+0x78>)
 80134a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134ac:	080134d5 	.word	0x080134d5
 80134b0:	080134d5 	.word	0x080134d5
 80134b4:	080134d5 	.word	0x080134d5
 80134b8:	0801354b 	.word	0x0801354b
 80134bc:	0801355f 	.word	0x0801355f
 80134c0:	080135ab 	.word	0x080135ab
 80134c4:	080134d5 	.word	0x080134d5
 80134c8:	080134d5 	.word	0x080134d5
 80134cc:	0801354b 	.word	0x0801354b
 80134d0:	0801355f 	.word	0x0801355f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80134d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80134da:	f043 0301 	orr.w	r3, r3, #1
 80134de:	b2da      	uxtb	r2, r3
 80134e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80134e6:	68ba      	ldr	r2, [r7, #8]
 80134e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134ea:	699b      	ldr	r3, [r3, #24]
 80134ec:	18d1      	adds	r1, r2, r3
 80134ee:	68bb      	ldr	r3, [r7, #8]
 80134f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80134f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80134f4:	f7ff ff5c 	bl	80133b0 <prvInsertTimerInActiveList>
 80134f8:	4603      	mov	r3, r0
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d06c      	beq.n	80135d8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80134fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013500:	6a1b      	ldr	r3, [r3, #32]
 8013502:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013504:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013508:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801350c:	f003 0304 	and.w	r3, r3, #4
 8013510:	2b00      	cmp	r3, #0
 8013512:	d061      	beq.n	80135d8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013514:	68ba      	ldr	r2, [r7, #8]
 8013516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013518:	699b      	ldr	r3, [r3, #24]
 801351a:	441a      	add	r2, r3
 801351c:	2300      	movs	r3, #0
 801351e:	9300      	str	r3, [sp, #0]
 8013520:	2300      	movs	r3, #0
 8013522:	2100      	movs	r1, #0
 8013524:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013526:	f7ff fe01 	bl	801312c <xTimerGenericCommand>
 801352a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801352c:	6a3b      	ldr	r3, [r7, #32]
 801352e:	2b00      	cmp	r3, #0
 8013530:	d152      	bne.n	80135d8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8013532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013536:	f383 8811 	msr	BASEPRI, r3
 801353a:	f3bf 8f6f 	isb	sy
 801353e:	f3bf 8f4f 	dsb	sy
 8013542:	61bb      	str	r3, [r7, #24]
}
 8013544:	bf00      	nop
 8013546:	bf00      	nop
 8013548:	e7fd      	b.n	8013546 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801354a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801354c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013550:	f023 0301 	bic.w	r3, r3, #1
 8013554:	b2da      	uxtb	r2, r3
 8013556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013558:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801355c:	e03d      	b.n	80135da <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801355e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013560:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013564:	f043 0301 	orr.w	r3, r3, #1
 8013568:	b2da      	uxtb	r2, r3
 801356a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801356c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8013570:	68ba      	ldr	r2, [r7, #8]
 8013572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013574:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013578:	699b      	ldr	r3, [r3, #24]
 801357a:	2b00      	cmp	r3, #0
 801357c:	d10b      	bne.n	8013596 <prvProcessReceivedCommands+0x162>
	__asm volatile
 801357e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013582:	f383 8811 	msr	BASEPRI, r3
 8013586:	f3bf 8f6f 	isb	sy
 801358a:	f3bf 8f4f 	dsb	sy
 801358e:	617b      	str	r3, [r7, #20]
}
 8013590:	bf00      	nop
 8013592:	bf00      	nop
 8013594:	e7fd      	b.n	8013592 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013598:	699a      	ldr	r2, [r3, #24]
 801359a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801359c:	18d1      	adds	r1, r2, r3
 801359e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80135a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80135a4:	f7ff ff04 	bl	80133b0 <prvInsertTimerInActiveList>
					break;
 80135a8:	e017      	b.n	80135da <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80135aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80135b0:	f003 0302 	and.w	r3, r3, #2
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d103      	bne.n	80135c0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80135b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80135ba:	f000 fc05 	bl	8013dc8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80135be:	e00c      	b.n	80135da <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80135c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80135c6:	f023 0301 	bic.w	r3, r3, #1
 80135ca:	b2da      	uxtb	r2, r3
 80135cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80135d2:	e002      	b.n	80135da <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80135d4:	bf00      	nop
 80135d6:	e000      	b.n	80135da <prvProcessReceivedCommands+0x1a6>
					break;
 80135d8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80135da:	4b08      	ldr	r3, [pc, #32]	@ (80135fc <prvProcessReceivedCommands+0x1c8>)
 80135dc:	681b      	ldr	r3, [r3, #0]
 80135de:	1d39      	adds	r1, r7, #4
 80135e0:	2200      	movs	r2, #0
 80135e2:	4618      	mov	r0, r3
 80135e4:	f7fe faa6 	bl	8011b34 <xQueueReceive>
 80135e8:	4603      	mov	r3, r0
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	f47f af26 	bne.w	801343c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80135f0:	bf00      	nop
 80135f2:	bf00      	nop
 80135f4:	3730      	adds	r7, #48	@ 0x30
 80135f6:	46bd      	mov	sp, r7
 80135f8:	bd80      	pop	{r7, pc}
 80135fa:	bf00      	nop
 80135fc:	20002f80 	.word	0x20002f80

08013600 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013600:	b580      	push	{r7, lr}
 8013602:	b088      	sub	sp, #32
 8013604:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013606:	e049      	b.n	801369c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013608:	4b2e      	ldr	r3, [pc, #184]	@ (80136c4 <prvSwitchTimerLists+0xc4>)
 801360a:	681b      	ldr	r3, [r3, #0]
 801360c:	68db      	ldr	r3, [r3, #12]
 801360e:	681b      	ldr	r3, [r3, #0]
 8013610:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013612:	4b2c      	ldr	r3, [pc, #176]	@ (80136c4 <prvSwitchTimerLists+0xc4>)
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	68db      	ldr	r3, [r3, #12]
 8013618:	68db      	ldr	r3, [r3, #12]
 801361a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801361c:	68fb      	ldr	r3, [r7, #12]
 801361e:	3304      	adds	r3, #4
 8013620:	4618      	mov	r0, r3
 8013622:	f7fd ffb3 	bl	801158c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013626:	68fb      	ldr	r3, [r7, #12]
 8013628:	6a1b      	ldr	r3, [r3, #32]
 801362a:	68f8      	ldr	r0, [r7, #12]
 801362c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013634:	f003 0304 	and.w	r3, r3, #4
 8013638:	2b00      	cmp	r3, #0
 801363a:	d02f      	beq.n	801369c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801363c:	68fb      	ldr	r3, [r7, #12]
 801363e:	699b      	ldr	r3, [r3, #24]
 8013640:	693a      	ldr	r2, [r7, #16]
 8013642:	4413      	add	r3, r2
 8013644:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8013646:	68ba      	ldr	r2, [r7, #8]
 8013648:	693b      	ldr	r3, [r7, #16]
 801364a:	429a      	cmp	r2, r3
 801364c:	d90e      	bls.n	801366c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801364e:	68fb      	ldr	r3, [r7, #12]
 8013650:	68ba      	ldr	r2, [r7, #8]
 8013652:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013654:	68fb      	ldr	r3, [r7, #12]
 8013656:	68fa      	ldr	r2, [r7, #12]
 8013658:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801365a:	4b1a      	ldr	r3, [pc, #104]	@ (80136c4 <prvSwitchTimerLists+0xc4>)
 801365c:	681a      	ldr	r2, [r3, #0]
 801365e:	68fb      	ldr	r3, [r7, #12]
 8013660:	3304      	adds	r3, #4
 8013662:	4619      	mov	r1, r3
 8013664:	4610      	mov	r0, r2
 8013666:	f7fd ff58 	bl	801151a <vListInsert>
 801366a:	e017      	b.n	801369c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801366c:	2300      	movs	r3, #0
 801366e:	9300      	str	r3, [sp, #0]
 8013670:	2300      	movs	r3, #0
 8013672:	693a      	ldr	r2, [r7, #16]
 8013674:	2100      	movs	r1, #0
 8013676:	68f8      	ldr	r0, [r7, #12]
 8013678:	f7ff fd58 	bl	801312c <xTimerGenericCommand>
 801367c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	2b00      	cmp	r3, #0
 8013682:	d10b      	bne.n	801369c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8013684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013688:	f383 8811 	msr	BASEPRI, r3
 801368c:	f3bf 8f6f 	isb	sy
 8013690:	f3bf 8f4f 	dsb	sy
 8013694:	603b      	str	r3, [r7, #0]
}
 8013696:	bf00      	nop
 8013698:	bf00      	nop
 801369a:	e7fd      	b.n	8013698 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801369c:	4b09      	ldr	r3, [pc, #36]	@ (80136c4 <prvSwitchTimerLists+0xc4>)
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	681b      	ldr	r3, [r3, #0]
 80136a2:	2b00      	cmp	r3, #0
 80136a4:	d1b0      	bne.n	8013608 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80136a6:	4b07      	ldr	r3, [pc, #28]	@ (80136c4 <prvSwitchTimerLists+0xc4>)
 80136a8:	681b      	ldr	r3, [r3, #0]
 80136aa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80136ac:	4b06      	ldr	r3, [pc, #24]	@ (80136c8 <prvSwitchTimerLists+0xc8>)
 80136ae:	681b      	ldr	r3, [r3, #0]
 80136b0:	4a04      	ldr	r2, [pc, #16]	@ (80136c4 <prvSwitchTimerLists+0xc4>)
 80136b2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80136b4:	4a04      	ldr	r2, [pc, #16]	@ (80136c8 <prvSwitchTimerLists+0xc8>)
 80136b6:	697b      	ldr	r3, [r7, #20]
 80136b8:	6013      	str	r3, [r2, #0]
}
 80136ba:	bf00      	nop
 80136bc:	3718      	adds	r7, #24
 80136be:	46bd      	mov	sp, r7
 80136c0:	bd80      	pop	{r7, pc}
 80136c2:	bf00      	nop
 80136c4:	20002f78 	.word	0x20002f78
 80136c8:	20002f7c 	.word	0x20002f7c

080136cc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80136cc:	b580      	push	{r7, lr}
 80136ce:	b082      	sub	sp, #8
 80136d0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80136d2:	f000 f989 	bl	80139e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80136d6:	4b15      	ldr	r3, [pc, #84]	@ (801372c <prvCheckForValidListAndQueue+0x60>)
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d120      	bne.n	8013720 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80136de:	4814      	ldr	r0, [pc, #80]	@ (8013730 <prvCheckForValidListAndQueue+0x64>)
 80136e0:	f7fd feca 	bl	8011478 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80136e4:	4813      	ldr	r0, [pc, #76]	@ (8013734 <prvCheckForValidListAndQueue+0x68>)
 80136e6:	f7fd fec7 	bl	8011478 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80136ea:	4b13      	ldr	r3, [pc, #76]	@ (8013738 <prvCheckForValidListAndQueue+0x6c>)
 80136ec:	4a10      	ldr	r2, [pc, #64]	@ (8013730 <prvCheckForValidListAndQueue+0x64>)
 80136ee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80136f0:	4b12      	ldr	r3, [pc, #72]	@ (801373c <prvCheckForValidListAndQueue+0x70>)
 80136f2:	4a10      	ldr	r2, [pc, #64]	@ (8013734 <prvCheckForValidListAndQueue+0x68>)
 80136f4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80136f6:	2300      	movs	r3, #0
 80136f8:	9300      	str	r3, [sp, #0]
 80136fa:	4b11      	ldr	r3, [pc, #68]	@ (8013740 <prvCheckForValidListAndQueue+0x74>)
 80136fc:	4a11      	ldr	r2, [pc, #68]	@ (8013744 <prvCheckForValidListAndQueue+0x78>)
 80136fe:	2110      	movs	r1, #16
 8013700:	200a      	movs	r0, #10
 8013702:	f7fd ffd7 	bl	80116b4 <xQueueGenericCreateStatic>
 8013706:	4603      	mov	r3, r0
 8013708:	4a08      	ldr	r2, [pc, #32]	@ (801372c <prvCheckForValidListAndQueue+0x60>)
 801370a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801370c:	4b07      	ldr	r3, [pc, #28]	@ (801372c <prvCheckForValidListAndQueue+0x60>)
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	2b00      	cmp	r3, #0
 8013712:	d005      	beq.n	8013720 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013714:	4b05      	ldr	r3, [pc, #20]	@ (801372c <prvCheckForValidListAndQueue+0x60>)
 8013716:	681b      	ldr	r3, [r3, #0]
 8013718:	490b      	ldr	r1, [pc, #44]	@ (8013748 <prvCheckForValidListAndQueue+0x7c>)
 801371a:	4618      	mov	r0, r3
 801371c:	f7fe fbfc 	bl	8011f18 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013720:	f000 f994 	bl	8013a4c <vPortExitCritical>
}
 8013724:	bf00      	nop
 8013726:	46bd      	mov	sp, r7
 8013728:	bd80      	pop	{r7, pc}
 801372a:	bf00      	nop
 801372c:	20002f80 	.word	0x20002f80
 8013730:	20002f50 	.word	0x20002f50
 8013734:	20002f64 	.word	0x20002f64
 8013738:	20002f78 	.word	0x20002f78
 801373c:	20002f7c 	.word	0x20002f7c
 8013740:	2000302c 	.word	0x2000302c
 8013744:	20002f8c 	.word	0x20002f8c
 8013748:	08016b6c 	.word	0x08016b6c

0801374c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 801374c:	b580      	push	{r7, lr}
 801374e:	b08a      	sub	sp, #40	@ 0x28
 8013750:	af00      	add	r7, sp, #0
 8013752:	60f8      	str	r0, [r7, #12]
 8013754:	60b9      	str	r1, [r7, #8]
 8013756:	607a      	str	r2, [r7, #4]
 8013758:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 801375a:	f06f 0301 	mvn.w	r3, #1
 801375e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8013764:	68bb      	ldr	r3, [r7, #8]
 8013766:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801376c:	4b06      	ldr	r3, [pc, #24]	@ (8013788 <xTimerPendFunctionCallFromISR+0x3c>)
 801376e:	6818      	ldr	r0, [r3, #0]
 8013770:	f107 0114 	add.w	r1, r7, #20
 8013774:	2300      	movs	r3, #0
 8013776:	683a      	ldr	r2, [r7, #0]
 8013778:	f7fe f93e 	bl	80119f8 <xQueueGenericSendFromISR>
 801377c:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 801377e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8013780:	4618      	mov	r0, r3
 8013782:	3728      	adds	r7, #40	@ 0x28
 8013784:	46bd      	mov	sp, r7
 8013786:	bd80      	pop	{r7, pc}
 8013788:	20002f80 	.word	0x20002f80

0801378c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801378c:	b480      	push	{r7}
 801378e:	b085      	sub	sp, #20
 8013790:	af00      	add	r7, sp, #0
 8013792:	60f8      	str	r0, [r7, #12]
 8013794:	60b9      	str	r1, [r7, #8]
 8013796:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	3b04      	subs	r3, #4
 801379c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801379e:	68fb      	ldr	r3, [r7, #12]
 80137a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80137a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80137a6:	68fb      	ldr	r3, [r7, #12]
 80137a8:	3b04      	subs	r3, #4
 80137aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80137ac:	68bb      	ldr	r3, [r7, #8]
 80137ae:	f023 0201 	bic.w	r2, r3, #1
 80137b2:	68fb      	ldr	r3, [r7, #12]
 80137b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80137b6:	68fb      	ldr	r3, [r7, #12]
 80137b8:	3b04      	subs	r3, #4
 80137ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80137bc:	4a0c      	ldr	r2, [pc, #48]	@ (80137f0 <pxPortInitialiseStack+0x64>)
 80137be:	68fb      	ldr	r3, [r7, #12]
 80137c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80137c2:	68fb      	ldr	r3, [r7, #12]
 80137c4:	3b14      	subs	r3, #20
 80137c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80137c8:	687a      	ldr	r2, [r7, #4]
 80137ca:	68fb      	ldr	r3, [r7, #12]
 80137cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	3b04      	subs	r3, #4
 80137d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80137d4:	68fb      	ldr	r3, [r7, #12]
 80137d6:	f06f 0202 	mvn.w	r2, #2
 80137da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	3b20      	subs	r3, #32
 80137e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80137e2:	68fb      	ldr	r3, [r7, #12]
}
 80137e4:	4618      	mov	r0, r3
 80137e6:	3714      	adds	r7, #20
 80137e8:	46bd      	mov	sp, r7
 80137ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137ee:	4770      	bx	lr
 80137f0:	080137f5 	.word	0x080137f5

080137f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80137f4:	b480      	push	{r7}
 80137f6:	b085      	sub	sp, #20
 80137f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80137fa:	2300      	movs	r3, #0
 80137fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80137fe:	4b13      	ldr	r3, [pc, #76]	@ (801384c <prvTaskExitError+0x58>)
 8013800:	681b      	ldr	r3, [r3, #0]
 8013802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013806:	d00b      	beq.n	8013820 <prvTaskExitError+0x2c>
	__asm volatile
 8013808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801380c:	f383 8811 	msr	BASEPRI, r3
 8013810:	f3bf 8f6f 	isb	sy
 8013814:	f3bf 8f4f 	dsb	sy
 8013818:	60fb      	str	r3, [r7, #12]
}
 801381a:	bf00      	nop
 801381c:	bf00      	nop
 801381e:	e7fd      	b.n	801381c <prvTaskExitError+0x28>
	__asm volatile
 8013820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013824:	f383 8811 	msr	BASEPRI, r3
 8013828:	f3bf 8f6f 	isb	sy
 801382c:	f3bf 8f4f 	dsb	sy
 8013830:	60bb      	str	r3, [r7, #8]
}
 8013832:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013834:	bf00      	nop
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	2b00      	cmp	r3, #0
 801383a:	d0fc      	beq.n	8013836 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801383c:	bf00      	nop
 801383e:	bf00      	nop
 8013840:	3714      	adds	r7, #20
 8013842:	46bd      	mov	sp, r7
 8013844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013848:	4770      	bx	lr
 801384a:	bf00      	nop
 801384c:	20000060 	.word	0x20000060

08013850 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013850:	4b07      	ldr	r3, [pc, #28]	@ (8013870 <pxCurrentTCBConst2>)
 8013852:	6819      	ldr	r1, [r3, #0]
 8013854:	6808      	ldr	r0, [r1, #0]
 8013856:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801385a:	f380 8809 	msr	PSP, r0
 801385e:	f3bf 8f6f 	isb	sy
 8013862:	f04f 0000 	mov.w	r0, #0
 8013866:	f380 8811 	msr	BASEPRI, r0
 801386a:	4770      	bx	lr
 801386c:	f3af 8000 	nop.w

08013870 <pxCurrentTCBConst2>:
 8013870:	20002a50 	.word	0x20002a50
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013874:	bf00      	nop
 8013876:	bf00      	nop

08013878 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013878:	4808      	ldr	r0, [pc, #32]	@ (801389c <prvPortStartFirstTask+0x24>)
 801387a:	6800      	ldr	r0, [r0, #0]
 801387c:	6800      	ldr	r0, [r0, #0]
 801387e:	f380 8808 	msr	MSP, r0
 8013882:	f04f 0000 	mov.w	r0, #0
 8013886:	f380 8814 	msr	CONTROL, r0
 801388a:	b662      	cpsie	i
 801388c:	b661      	cpsie	f
 801388e:	f3bf 8f4f 	dsb	sy
 8013892:	f3bf 8f6f 	isb	sy
 8013896:	df00      	svc	0
 8013898:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801389a:	bf00      	nop
 801389c:	e000ed08 	.word	0xe000ed08

080138a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80138a0:	b580      	push	{r7, lr}
 80138a2:	b086      	sub	sp, #24
 80138a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80138a6:	4b47      	ldr	r3, [pc, #284]	@ (80139c4 <xPortStartScheduler+0x124>)
 80138a8:	681b      	ldr	r3, [r3, #0]
 80138aa:	4a47      	ldr	r2, [pc, #284]	@ (80139c8 <xPortStartScheduler+0x128>)
 80138ac:	4293      	cmp	r3, r2
 80138ae:	d10b      	bne.n	80138c8 <xPortStartScheduler+0x28>
	__asm volatile
 80138b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138b4:	f383 8811 	msr	BASEPRI, r3
 80138b8:	f3bf 8f6f 	isb	sy
 80138bc:	f3bf 8f4f 	dsb	sy
 80138c0:	60fb      	str	r3, [r7, #12]
}
 80138c2:	bf00      	nop
 80138c4:	bf00      	nop
 80138c6:	e7fd      	b.n	80138c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80138c8:	4b3e      	ldr	r3, [pc, #248]	@ (80139c4 <xPortStartScheduler+0x124>)
 80138ca:	681b      	ldr	r3, [r3, #0]
 80138cc:	4a3f      	ldr	r2, [pc, #252]	@ (80139cc <xPortStartScheduler+0x12c>)
 80138ce:	4293      	cmp	r3, r2
 80138d0:	d10b      	bne.n	80138ea <xPortStartScheduler+0x4a>
	__asm volatile
 80138d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138d6:	f383 8811 	msr	BASEPRI, r3
 80138da:	f3bf 8f6f 	isb	sy
 80138de:	f3bf 8f4f 	dsb	sy
 80138e2:	613b      	str	r3, [r7, #16]
}
 80138e4:	bf00      	nop
 80138e6:	bf00      	nop
 80138e8:	e7fd      	b.n	80138e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80138ea:	4b39      	ldr	r3, [pc, #228]	@ (80139d0 <xPortStartScheduler+0x130>)
 80138ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80138ee:	697b      	ldr	r3, [r7, #20]
 80138f0:	781b      	ldrb	r3, [r3, #0]
 80138f2:	b2db      	uxtb	r3, r3
 80138f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80138f6:	697b      	ldr	r3, [r7, #20]
 80138f8:	22ff      	movs	r2, #255	@ 0xff
 80138fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80138fc:	697b      	ldr	r3, [r7, #20]
 80138fe:	781b      	ldrb	r3, [r3, #0]
 8013900:	b2db      	uxtb	r3, r3
 8013902:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013904:	78fb      	ldrb	r3, [r7, #3]
 8013906:	b2db      	uxtb	r3, r3
 8013908:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801390c:	b2da      	uxtb	r2, r3
 801390e:	4b31      	ldr	r3, [pc, #196]	@ (80139d4 <xPortStartScheduler+0x134>)
 8013910:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013912:	4b31      	ldr	r3, [pc, #196]	@ (80139d8 <xPortStartScheduler+0x138>)
 8013914:	2207      	movs	r2, #7
 8013916:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013918:	e009      	b.n	801392e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801391a:	4b2f      	ldr	r3, [pc, #188]	@ (80139d8 <xPortStartScheduler+0x138>)
 801391c:	681b      	ldr	r3, [r3, #0]
 801391e:	3b01      	subs	r3, #1
 8013920:	4a2d      	ldr	r2, [pc, #180]	@ (80139d8 <xPortStartScheduler+0x138>)
 8013922:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013924:	78fb      	ldrb	r3, [r7, #3]
 8013926:	b2db      	uxtb	r3, r3
 8013928:	005b      	lsls	r3, r3, #1
 801392a:	b2db      	uxtb	r3, r3
 801392c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801392e:	78fb      	ldrb	r3, [r7, #3]
 8013930:	b2db      	uxtb	r3, r3
 8013932:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013936:	2b80      	cmp	r3, #128	@ 0x80
 8013938:	d0ef      	beq.n	801391a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801393a:	4b27      	ldr	r3, [pc, #156]	@ (80139d8 <xPortStartScheduler+0x138>)
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	f1c3 0307 	rsb	r3, r3, #7
 8013942:	2b04      	cmp	r3, #4
 8013944:	d00b      	beq.n	801395e <xPortStartScheduler+0xbe>
	__asm volatile
 8013946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801394a:	f383 8811 	msr	BASEPRI, r3
 801394e:	f3bf 8f6f 	isb	sy
 8013952:	f3bf 8f4f 	dsb	sy
 8013956:	60bb      	str	r3, [r7, #8]
}
 8013958:	bf00      	nop
 801395a:	bf00      	nop
 801395c:	e7fd      	b.n	801395a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801395e:	4b1e      	ldr	r3, [pc, #120]	@ (80139d8 <xPortStartScheduler+0x138>)
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	021b      	lsls	r3, r3, #8
 8013964:	4a1c      	ldr	r2, [pc, #112]	@ (80139d8 <xPortStartScheduler+0x138>)
 8013966:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013968:	4b1b      	ldr	r3, [pc, #108]	@ (80139d8 <xPortStartScheduler+0x138>)
 801396a:	681b      	ldr	r3, [r3, #0]
 801396c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013970:	4a19      	ldr	r2, [pc, #100]	@ (80139d8 <xPortStartScheduler+0x138>)
 8013972:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	b2da      	uxtb	r2, r3
 8013978:	697b      	ldr	r3, [r7, #20]
 801397a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801397c:	4b17      	ldr	r3, [pc, #92]	@ (80139dc <xPortStartScheduler+0x13c>)
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	4a16      	ldr	r2, [pc, #88]	@ (80139dc <xPortStartScheduler+0x13c>)
 8013982:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013986:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013988:	4b14      	ldr	r3, [pc, #80]	@ (80139dc <xPortStartScheduler+0x13c>)
 801398a:	681b      	ldr	r3, [r3, #0]
 801398c:	4a13      	ldr	r2, [pc, #76]	@ (80139dc <xPortStartScheduler+0x13c>)
 801398e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013992:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013994:	f000 f8da 	bl	8013b4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013998:	4b11      	ldr	r3, [pc, #68]	@ (80139e0 <xPortStartScheduler+0x140>)
 801399a:	2200      	movs	r2, #0
 801399c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801399e:	f000 f8f9 	bl	8013b94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80139a2:	4b10      	ldr	r3, [pc, #64]	@ (80139e4 <xPortStartScheduler+0x144>)
 80139a4:	681b      	ldr	r3, [r3, #0]
 80139a6:	4a0f      	ldr	r2, [pc, #60]	@ (80139e4 <xPortStartScheduler+0x144>)
 80139a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80139ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80139ae:	f7ff ff63 	bl	8013878 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80139b2:	f7fe ff33 	bl	801281c <vTaskSwitchContext>
	prvTaskExitError();
 80139b6:	f7ff ff1d 	bl	80137f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80139ba:	2300      	movs	r3, #0
}
 80139bc:	4618      	mov	r0, r3
 80139be:	3718      	adds	r7, #24
 80139c0:	46bd      	mov	sp, r7
 80139c2:	bd80      	pop	{r7, pc}
 80139c4:	e000ed00 	.word	0xe000ed00
 80139c8:	410fc271 	.word	0x410fc271
 80139cc:	410fc270 	.word	0x410fc270
 80139d0:	e000e400 	.word	0xe000e400
 80139d4:	2000307c 	.word	0x2000307c
 80139d8:	20003080 	.word	0x20003080
 80139dc:	e000ed20 	.word	0xe000ed20
 80139e0:	20000060 	.word	0x20000060
 80139e4:	e000ef34 	.word	0xe000ef34

080139e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80139e8:	b480      	push	{r7}
 80139ea:	b083      	sub	sp, #12
 80139ec:	af00      	add	r7, sp, #0
	__asm volatile
 80139ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139f2:	f383 8811 	msr	BASEPRI, r3
 80139f6:	f3bf 8f6f 	isb	sy
 80139fa:	f3bf 8f4f 	dsb	sy
 80139fe:	607b      	str	r3, [r7, #4]
}
 8013a00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013a02:	4b10      	ldr	r3, [pc, #64]	@ (8013a44 <vPortEnterCritical+0x5c>)
 8013a04:	681b      	ldr	r3, [r3, #0]
 8013a06:	3301      	adds	r3, #1
 8013a08:	4a0e      	ldr	r2, [pc, #56]	@ (8013a44 <vPortEnterCritical+0x5c>)
 8013a0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8013a44 <vPortEnterCritical+0x5c>)
 8013a0e:	681b      	ldr	r3, [r3, #0]
 8013a10:	2b01      	cmp	r3, #1
 8013a12:	d110      	bne.n	8013a36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013a14:	4b0c      	ldr	r3, [pc, #48]	@ (8013a48 <vPortEnterCritical+0x60>)
 8013a16:	681b      	ldr	r3, [r3, #0]
 8013a18:	b2db      	uxtb	r3, r3
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	d00b      	beq.n	8013a36 <vPortEnterCritical+0x4e>
	__asm volatile
 8013a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a22:	f383 8811 	msr	BASEPRI, r3
 8013a26:	f3bf 8f6f 	isb	sy
 8013a2a:	f3bf 8f4f 	dsb	sy
 8013a2e:	603b      	str	r3, [r7, #0]
}
 8013a30:	bf00      	nop
 8013a32:	bf00      	nop
 8013a34:	e7fd      	b.n	8013a32 <vPortEnterCritical+0x4a>
	}
}
 8013a36:	bf00      	nop
 8013a38:	370c      	adds	r7, #12
 8013a3a:	46bd      	mov	sp, r7
 8013a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a40:	4770      	bx	lr
 8013a42:	bf00      	nop
 8013a44:	20000060 	.word	0x20000060
 8013a48:	e000ed04 	.word	0xe000ed04

08013a4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013a4c:	b480      	push	{r7}
 8013a4e:	b083      	sub	sp, #12
 8013a50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013a52:	4b12      	ldr	r3, [pc, #72]	@ (8013a9c <vPortExitCritical+0x50>)
 8013a54:	681b      	ldr	r3, [r3, #0]
 8013a56:	2b00      	cmp	r3, #0
 8013a58:	d10b      	bne.n	8013a72 <vPortExitCritical+0x26>
	__asm volatile
 8013a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a5e:	f383 8811 	msr	BASEPRI, r3
 8013a62:	f3bf 8f6f 	isb	sy
 8013a66:	f3bf 8f4f 	dsb	sy
 8013a6a:	607b      	str	r3, [r7, #4]
}
 8013a6c:	bf00      	nop
 8013a6e:	bf00      	nop
 8013a70:	e7fd      	b.n	8013a6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013a72:	4b0a      	ldr	r3, [pc, #40]	@ (8013a9c <vPortExitCritical+0x50>)
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	3b01      	subs	r3, #1
 8013a78:	4a08      	ldr	r2, [pc, #32]	@ (8013a9c <vPortExitCritical+0x50>)
 8013a7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013a7c:	4b07      	ldr	r3, [pc, #28]	@ (8013a9c <vPortExitCritical+0x50>)
 8013a7e:	681b      	ldr	r3, [r3, #0]
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d105      	bne.n	8013a90 <vPortExitCritical+0x44>
 8013a84:	2300      	movs	r3, #0
 8013a86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013a88:	683b      	ldr	r3, [r7, #0]
 8013a8a:	f383 8811 	msr	BASEPRI, r3
}
 8013a8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013a90:	bf00      	nop
 8013a92:	370c      	adds	r7, #12
 8013a94:	46bd      	mov	sp, r7
 8013a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a9a:	4770      	bx	lr
 8013a9c:	20000060 	.word	0x20000060

08013aa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013aa0:	f3ef 8009 	mrs	r0, PSP
 8013aa4:	f3bf 8f6f 	isb	sy
 8013aa8:	4b15      	ldr	r3, [pc, #84]	@ (8013b00 <pxCurrentTCBConst>)
 8013aaa:	681a      	ldr	r2, [r3, #0]
 8013aac:	f01e 0f10 	tst.w	lr, #16
 8013ab0:	bf08      	it	eq
 8013ab2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013ab6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013aba:	6010      	str	r0, [r2, #0]
 8013abc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013ac0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013ac4:	f380 8811 	msr	BASEPRI, r0
 8013ac8:	f3bf 8f4f 	dsb	sy
 8013acc:	f3bf 8f6f 	isb	sy
 8013ad0:	f7fe fea4 	bl	801281c <vTaskSwitchContext>
 8013ad4:	f04f 0000 	mov.w	r0, #0
 8013ad8:	f380 8811 	msr	BASEPRI, r0
 8013adc:	bc09      	pop	{r0, r3}
 8013ade:	6819      	ldr	r1, [r3, #0]
 8013ae0:	6808      	ldr	r0, [r1, #0]
 8013ae2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ae6:	f01e 0f10 	tst.w	lr, #16
 8013aea:	bf08      	it	eq
 8013aec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013af0:	f380 8809 	msr	PSP, r0
 8013af4:	f3bf 8f6f 	isb	sy
 8013af8:	4770      	bx	lr
 8013afa:	bf00      	nop
 8013afc:	f3af 8000 	nop.w

08013b00 <pxCurrentTCBConst>:
 8013b00:	20002a50 	.word	0x20002a50
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013b04:	bf00      	nop
 8013b06:	bf00      	nop

08013b08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013b08:	b580      	push	{r7, lr}
 8013b0a:	b082      	sub	sp, #8
 8013b0c:	af00      	add	r7, sp, #0
	__asm volatile
 8013b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b12:	f383 8811 	msr	BASEPRI, r3
 8013b16:	f3bf 8f6f 	isb	sy
 8013b1a:	f3bf 8f4f 	dsb	sy
 8013b1e:	607b      	str	r3, [r7, #4]
}
 8013b20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013b22:	f7fe fdc1 	bl	80126a8 <xTaskIncrementTick>
 8013b26:	4603      	mov	r3, r0
 8013b28:	2b00      	cmp	r3, #0
 8013b2a:	d003      	beq.n	8013b34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013b2c:	4b06      	ldr	r3, [pc, #24]	@ (8013b48 <xPortSysTickHandler+0x40>)
 8013b2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013b32:	601a      	str	r2, [r3, #0]
 8013b34:	2300      	movs	r3, #0
 8013b36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013b38:	683b      	ldr	r3, [r7, #0]
 8013b3a:	f383 8811 	msr	BASEPRI, r3
}
 8013b3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013b40:	bf00      	nop
 8013b42:	3708      	adds	r7, #8
 8013b44:	46bd      	mov	sp, r7
 8013b46:	bd80      	pop	{r7, pc}
 8013b48:	e000ed04 	.word	0xe000ed04

08013b4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013b4c:	b480      	push	{r7}
 8013b4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013b50:	4b0b      	ldr	r3, [pc, #44]	@ (8013b80 <vPortSetupTimerInterrupt+0x34>)
 8013b52:	2200      	movs	r2, #0
 8013b54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013b56:	4b0b      	ldr	r3, [pc, #44]	@ (8013b84 <vPortSetupTimerInterrupt+0x38>)
 8013b58:	2200      	movs	r2, #0
 8013b5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8013b88 <vPortSetupTimerInterrupt+0x3c>)
 8013b5e:	681b      	ldr	r3, [r3, #0]
 8013b60:	4a0a      	ldr	r2, [pc, #40]	@ (8013b8c <vPortSetupTimerInterrupt+0x40>)
 8013b62:	fba2 2303 	umull	r2, r3, r2, r3
 8013b66:	099b      	lsrs	r3, r3, #6
 8013b68:	4a09      	ldr	r2, [pc, #36]	@ (8013b90 <vPortSetupTimerInterrupt+0x44>)
 8013b6a:	3b01      	subs	r3, #1
 8013b6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013b6e:	4b04      	ldr	r3, [pc, #16]	@ (8013b80 <vPortSetupTimerInterrupt+0x34>)
 8013b70:	2207      	movs	r2, #7
 8013b72:	601a      	str	r2, [r3, #0]
}
 8013b74:	bf00      	nop
 8013b76:	46bd      	mov	sp, r7
 8013b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b7c:	4770      	bx	lr
 8013b7e:	bf00      	nop
 8013b80:	e000e010 	.word	0xe000e010
 8013b84:	e000e018 	.word	0xe000e018
 8013b88:	20000054 	.word	0x20000054
 8013b8c:	10624dd3 	.word	0x10624dd3
 8013b90:	e000e014 	.word	0xe000e014

08013b94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013b94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013ba4 <vPortEnableVFP+0x10>
 8013b98:	6801      	ldr	r1, [r0, #0]
 8013b9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013b9e:	6001      	str	r1, [r0, #0]
 8013ba0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013ba2:	bf00      	nop
 8013ba4:	e000ed88 	.word	0xe000ed88

08013ba8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013ba8:	b480      	push	{r7}
 8013baa:	b085      	sub	sp, #20
 8013bac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013bae:	f3ef 8305 	mrs	r3, IPSR
 8013bb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013bb4:	68fb      	ldr	r3, [r7, #12]
 8013bb6:	2b0f      	cmp	r3, #15
 8013bb8:	d915      	bls.n	8013be6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013bba:	4a18      	ldr	r2, [pc, #96]	@ (8013c1c <vPortValidateInterruptPriority+0x74>)
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	4413      	add	r3, r2
 8013bc0:	781b      	ldrb	r3, [r3, #0]
 8013bc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013bc4:	4b16      	ldr	r3, [pc, #88]	@ (8013c20 <vPortValidateInterruptPriority+0x78>)
 8013bc6:	781b      	ldrb	r3, [r3, #0]
 8013bc8:	7afa      	ldrb	r2, [r7, #11]
 8013bca:	429a      	cmp	r2, r3
 8013bcc:	d20b      	bcs.n	8013be6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8013bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bd2:	f383 8811 	msr	BASEPRI, r3
 8013bd6:	f3bf 8f6f 	isb	sy
 8013bda:	f3bf 8f4f 	dsb	sy
 8013bde:	607b      	str	r3, [r7, #4]
}
 8013be0:	bf00      	nop
 8013be2:	bf00      	nop
 8013be4:	e7fd      	b.n	8013be2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013be6:	4b0f      	ldr	r3, [pc, #60]	@ (8013c24 <vPortValidateInterruptPriority+0x7c>)
 8013be8:	681b      	ldr	r3, [r3, #0]
 8013bea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013bee:	4b0e      	ldr	r3, [pc, #56]	@ (8013c28 <vPortValidateInterruptPriority+0x80>)
 8013bf0:	681b      	ldr	r3, [r3, #0]
 8013bf2:	429a      	cmp	r2, r3
 8013bf4:	d90b      	bls.n	8013c0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bfa:	f383 8811 	msr	BASEPRI, r3
 8013bfe:	f3bf 8f6f 	isb	sy
 8013c02:	f3bf 8f4f 	dsb	sy
 8013c06:	603b      	str	r3, [r7, #0]
}
 8013c08:	bf00      	nop
 8013c0a:	bf00      	nop
 8013c0c:	e7fd      	b.n	8013c0a <vPortValidateInterruptPriority+0x62>
	}
 8013c0e:	bf00      	nop
 8013c10:	3714      	adds	r7, #20
 8013c12:	46bd      	mov	sp, r7
 8013c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c18:	4770      	bx	lr
 8013c1a:	bf00      	nop
 8013c1c:	e000e3f0 	.word	0xe000e3f0
 8013c20:	2000307c 	.word	0x2000307c
 8013c24:	e000ed0c 	.word	0xe000ed0c
 8013c28:	20003080 	.word	0x20003080

08013c2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013c2c:	b580      	push	{r7, lr}
 8013c2e:	b08a      	sub	sp, #40	@ 0x28
 8013c30:	af00      	add	r7, sp, #0
 8013c32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013c34:	2300      	movs	r3, #0
 8013c36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013c38:	f7fe fc7a 	bl	8012530 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013c3c:	4b5c      	ldr	r3, [pc, #368]	@ (8013db0 <pvPortMalloc+0x184>)
 8013c3e:	681b      	ldr	r3, [r3, #0]
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d101      	bne.n	8013c48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013c44:	f000 f924 	bl	8013e90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013c48:	4b5a      	ldr	r3, [pc, #360]	@ (8013db4 <pvPortMalloc+0x188>)
 8013c4a:	681a      	ldr	r2, [r3, #0]
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	4013      	ands	r3, r2
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	f040 8095 	bne.w	8013d80 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d01e      	beq.n	8013c9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8013c5c:	2208      	movs	r2, #8
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	4413      	add	r3, r2
 8013c62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013c64:	687b      	ldr	r3, [r7, #4]
 8013c66:	f003 0307 	and.w	r3, r3, #7
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d015      	beq.n	8013c9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	f023 0307 	bic.w	r3, r3, #7
 8013c74:	3308      	adds	r3, #8
 8013c76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	f003 0307 	and.w	r3, r3, #7
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	d00b      	beq.n	8013c9a <pvPortMalloc+0x6e>
	__asm volatile
 8013c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c86:	f383 8811 	msr	BASEPRI, r3
 8013c8a:	f3bf 8f6f 	isb	sy
 8013c8e:	f3bf 8f4f 	dsb	sy
 8013c92:	617b      	str	r3, [r7, #20]
}
 8013c94:	bf00      	nop
 8013c96:	bf00      	nop
 8013c98:	e7fd      	b.n	8013c96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d06f      	beq.n	8013d80 <pvPortMalloc+0x154>
 8013ca0:	4b45      	ldr	r3, [pc, #276]	@ (8013db8 <pvPortMalloc+0x18c>)
 8013ca2:	681b      	ldr	r3, [r3, #0]
 8013ca4:	687a      	ldr	r2, [r7, #4]
 8013ca6:	429a      	cmp	r2, r3
 8013ca8:	d86a      	bhi.n	8013d80 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013caa:	4b44      	ldr	r3, [pc, #272]	@ (8013dbc <pvPortMalloc+0x190>)
 8013cac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013cae:	4b43      	ldr	r3, [pc, #268]	@ (8013dbc <pvPortMalloc+0x190>)
 8013cb0:	681b      	ldr	r3, [r3, #0]
 8013cb2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013cb4:	e004      	b.n	8013cc0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cb8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cbc:	681b      	ldr	r3, [r3, #0]
 8013cbe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cc2:	685b      	ldr	r3, [r3, #4]
 8013cc4:	687a      	ldr	r2, [r7, #4]
 8013cc6:	429a      	cmp	r2, r3
 8013cc8:	d903      	bls.n	8013cd2 <pvPortMalloc+0xa6>
 8013cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ccc:	681b      	ldr	r3, [r3, #0]
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d1f1      	bne.n	8013cb6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013cd2:	4b37      	ldr	r3, [pc, #220]	@ (8013db0 <pvPortMalloc+0x184>)
 8013cd4:	681b      	ldr	r3, [r3, #0]
 8013cd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013cd8:	429a      	cmp	r2, r3
 8013cda:	d051      	beq.n	8013d80 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013cdc:	6a3b      	ldr	r3, [r7, #32]
 8013cde:	681b      	ldr	r3, [r3, #0]
 8013ce0:	2208      	movs	r2, #8
 8013ce2:	4413      	add	r3, r2
 8013ce4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ce8:	681a      	ldr	r2, [r3, #0]
 8013cea:	6a3b      	ldr	r3, [r7, #32]
 8013cec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cf0:	685a      	ldr	r2, [r3, #4]
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	1ad2      	subs	r2, r2, r3
 8013cf6:	2308      	movs	r3, #8
 8013cf8:	005b      	lsls	r3, r3, #1
 8013cfa:	429a      	cmp	r2, r3
 8013cfc:	d920      	bls.n	8013d40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013cfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	4413      	add	r3, r2
 8013d04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013d06:	69bb      	ldr	r3, [r7, #24]
 8013d08:	f003 0307 	and.w	r3, r3, #7
 8013d0c:	2b00      	cmp	r3, #0
 8013d0e:	d00b      	beq.n	8013d28 <pvPortMalloc+0xfc>
	__asm volatile
 8013d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d14:	f383 8811 	msr	BASEPRI, r3
 8013d18:	f3bf 8f6f 	isb	sy
 8013d1c:	f3bf 8f4f 	dsb	sy
 8013d20:	613b      	str	r3, [r7, #16]
}
 8013d22:	bf00      	nop
 8013d24:	bf00      	nop
 8013d26:	e7fd      	b.n	8013d24 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d2a:	685a      	ldr	r2, [r3, #4]
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	1ad2      	subs	r2, r2, r3
 8013d30:	69bb      	ldr	r3, [r7, #24]
 8013d32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d36:	687a      	ldr	r2, [r7, #4]
 8013d38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013d3a:	69b8      	ldr	r0, [r7, #24]
 8013d3c:	f000 f90a 	bl	8013f54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013d40:	4b1d      	ldr	r3, [pc, #116]	@ (8013db8 <pvPortMalloc+0x18c>)
 8013d42:	681a      	ldr	r2, [r3, #0]
 8013d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d46:	685b      	ldr	r3, [r3, #4]
 8013d48:	1ad3      	subs	r3, r2, r3
 8013d4a:	4a1b      	ldr	r2, [pc, #108]	@ (8013db8 <pvPortMalloc+0x18c>)
 8013d4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8013db8 <pvPortMalloc+0x18c>)
 8013d50:	681a      	ldr	r2, [r3, #0]
 8013d52:	4b1b      	ldr	r3, [pc, #108]	@ (8013dc0 <pvPortMalloc+0x194>)
 8013d54:	681b      	ldr	r3, [r3, #0]
 8013d56:	429a      	cmp	r2, r3
 8013d58:	d203      	bcs.n	8013d62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013d5a:	4b17      	ldr	r3, [pc, #92]	@ (8013db8 <pvPortMalloc+0x18c>)
 8013d5c:	681b      	ldr	r3, [r3, #0]
 8013d5e:	4a18      	ldr	r2, [pc, #96]	@ (8013dc0 <pvPortMalloc+0x194>)
 8013d60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d64:	685a      	ldr	r2, [r3, #4]
 8013d66:	4b13      	ldr	r3, [pc, #76]	@ (8013db4 <pvPortMalloc+0x188>)
 8013d68:	681b      	ldr	r3, [r3, #0]
 8013d6a:	431a      	orrs	r2, r3
 8013d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d72:	2200      	movs	r2, #0
 8013d74:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013d76:	4b13      	ldr	r3, [pc, #76]	@ (8013dc4 <pvPortMalloc+0x198>)
 8013d78:	681b      	ldr	r3, [r3, #0]
 8013d7a:	3301      	adds	r3, #1
 8013d7c:	4a11      	ldr	r2, [pc, #68]	@ (8013dc4 <pvPortMalloc+0x198>)
 8013d7e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013d80:	f7fe fbe4 	bl	801254c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013d84:	69fb      	ldr	r3, [r7, #28]
 8013d86:	f003 0307 	and.w	r3, r3, #7
 8013d8a:	2b00      	cmp	r3, #0
 8013d8c:	d00b      	beq.n	8013da6 <pvPortMalloc+0x17a>
	__asm volatile
 8013d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d92:	f383 8811 	msr	BASEPRI, r3
 8013d96:	f3bf 8f6f 	isb	sy
 8013d9a:	f3bf 8f4f 	dsb	sy
 8013d9e:	60fb      	str	r3, [r7, #12]
}
 8013da0:	bf00      	nop
 8013da2:	bf00      	nop
 8013da4:	e7fd      	b.n	8013da2 <pvPortMalloc+0x176>
	return pvReturn;
 8013da6:	69fb      	ldr	r3, [r7, #28]
}
 8013da8:	4618      	mov	r0, r3
 8013daa:	3728      	adds	r7, #40	@ 0x28
 8013dac:	46bd      	mov	sp, r7
 8013dae:	bd80      	pop	{r7, pc}
 8013db0:	20006c8c 	.word	0x20006c8c
 8013db4:	20006ca0 	.word	0x20006ca0
 8013db8:	20006c90 	.word	0x20006c90
 8013dbc:	20006c84 	.word	0x20006c84
 8013dc0:	20006c94 	.word	0x20006c94
 8013dc4:	20006c98 	.word	0x20006c98

08013dc8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013dc8:	b580      	push	{r7, lr}
 8013dca:	b086      	sub	sp, #24
 8013dcc:	af00      	add	r7, sp, #0
 8013dce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d04f      	beq.n	8013e7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013dda:	2308      	movs	r3, #8
 8013ddc:	425b      	negs	r3, r3
 8013dde:	697a      	ldr	r2, [r7, #20]
 8013de0:	4413      	add	r3, r2
 8013de2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013de4:	697b      	ldr	r3, [r7, #20]
 8013de6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013de8:	693b      	ldr	r3, [r7, #16]
 8013dea:	685a      	ldr	r2, [r3, #4]
 8013dec:	4b25      	ldr	r3, [pc, #148]	@ (8013e84 <vPortFree+0xbc>)
 8013dee:	681b      	ldr	r3, [r3, #0]
 8013df0:	4013      	ands	r3, r2
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d10b      	bne.n	8013e0e <vPortFree+0x46>
	__asm volatile
 8013df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013dfa:	f383 8811 	msr	BASEPRI, r3
 8013dfe:	f3bf 8f6f 	isb	sy
 8013e02:	f3bf 8f4f 	dsb	sy
 8013e06:	60fb      	str	r3, [r7, #12]
}
 8013e08:	bf00      	nop
 8013e0a:	bf00      	nop
 8013e0c:	e7fd      	b.n	8013e0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013e0e:	693b      	ldr	r3, [r7, #16]
 8013e10:	681b      	ldr	r3, [r3, #0]
 8013e12:	2b00      	cmp	r3, #0
 8013e14:	d00b      	beq.n	8013e2e <vPortFree+0x66>
	__asm volatile
 8013e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e1a:	f383 8811 	msr	BASEPRI, r3
 8013e1e:	f3bf 8f6f 	isb	sy
 8013e22:	f3bf 8f4f 	dsb	sy
 8013e26:	60bb      	str	r3, [r7, #8]
}
 8013e28:	bf00      	nop
 8013e2a:	bf00      	nop
 8013e2c:	e7fd      	b.n	8013e2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013e2e:	693b      	ldr	r3, [r7, #16]
 8013e30:	685a      	ldr	r2, [r3, #4]
 8013e32:	4b14      	ldr	r3, [pc, #80]	@ (8013e84 <vPortFree+0xbc>)
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	4013      	ands	r3, r2
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d01e      	beq.n	8013e7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013e3c:	693b      	ldr	r3, [r7, #16]
 8013e3e:	681b      	ldr	r3, [r3, #0]
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	d11a      	bne.n	8013e7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013e44:	693b      	ldr	r3, [r7, #16]
 8013e46:	685a      	ldr	r2, [r3, #4]
 8013e48:	4b0e      	ldr	r3, [pc, #56]	@ (8013e84 <vPortFree+0xbc>)
 8013e4a:	681b      	ldr	r3, [r3, #0]
 8013e4c:	43db      	mvns	r3, r3
 8013e4e:	401a      	ands	r2, r3
 8013e50:	693b      	ldr	r3, [r7, #16]
 8013e52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013e54:	f7fe fb6c 	bl	8012530 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013e58:	693b      	ldr	r3, [r7, #16]
 8013e5a:	685a      	ldr	r2, [r3, #4]
 8013e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8013e88 <vPortFree+0xc0>)
 8013e5e:	681b      	ldr	r3, [r3, #0]
 8013e60:	4413      	add	r3, r2
 8013e62:	4a09      	ldr	r2, [pc, #36]	@ (8013e88 <vPortFree+0xc0>)
 8013e64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013e66:	6938      	ldr	r0, [r7, #16]
 8013e68:	f000 f874 	bl	8013f54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8013e6c:	4b07      	ldr	r3, [pc, #28]	@ (8013e8c <vPortFree+0xc4>)
 8013e6e:	681b      	ldr	r3, [r3, #0]
 8013e70:	3301      	adds	r3, #1
 8013e72:	4a06      	ldr	r2, [pc, #24]	@ (8013e8c <vPortFree+0xc4>)
 8013e74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013e76:	f7fe fb69 	bl	801254c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013e7a:	bf00      	nop
 8013e7c:	3718      	adds	r7, #24
 8013e7e:	46bd      	mov	sp, r7
 8013e80:	bd80      	pop	{r7, pc}
 8013e82:	bf00      	nop
 8013e84:	20006ca0 	.word	0x20006ca0
 8013e88:	20006c90 	.word	0x20006c90
 8013e8c:	20006c9c 	.word	0x20006c9c

08013e90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013e90:	b480      	push	{r7}
 8013e92:	b085      	sub	sp, #20
 8013e94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013e96:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8013e9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013e9c:	4b27      	ldr	r3, [pc, #156]	@ (8013f3c <prvHeapInit+0xac>)
 8013e9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013ea0:	68fb      	ldr	r3, [r7, #12]
 8013ea2:	f003 0307 	and.w	r3, r3, #7
 8013ea6:	2b00      	cmp	r3, #0
 8013ea8:	d00c      	beq.n	8013ec4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	3307      	adds	r3, #7
 8013eae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013eb0:	68fb      	ldr	r3, [r7, #12]
 8013eb2:	f023 0307 	bic.w	r3, r3, #7
 8013eb6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013eb8:	68ba      	ldr	r2, [r7, #8]
 8013eba:	68fb      	ldr	r3, [r7, #12]
 8013ebc:	1ad3      	subs	r3, r2, r3
 8013ebe:	4a1f      	ldr	r2, [pc, #124]	@ (8013f3c <prvHeapInit+0xac>)
 8013ec0:	4413      	add	r3, r2
 8013ec2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8013f40 <prvHeapInit+0xb0>)
 8013eca:	687b      	ldr	r3, [r7, #4]
 8013ecc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013ece:	4b1c      	ldr	r3, [pc, #112]	@ (8013f40 <prvHeapInit+0xb0>)
 8013ed0:	2200      	movs	r2, #0
 8013ed2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	68ba      	ldr	r2, [r7, #8]
 8013ed8:	4413      	add	r3, r2
 8013eda:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013edc:	2208      	movs	r2, #8
 8013ede:	68fb      	ldr	r3, [r7, #12]
 8013ee0:	1a9b      	subs	r3, r3, r2
 8013ee2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013ee4:	68fb      	ldr	r3, [r7, #12]
 8013ee6:	f023 0307 	bic.w	r3, r3, #7
 8013eea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013eec:	68fb      	ldr	r3, [r7, #12]
 8013eee:	4a15      	ldr	r2, [pc, #84]	@ (8013f44 <prvHeapInit+0xb4>)
 8013ef0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013ef2:	4b14      	ldr	r3, [pc, #80]	@ (8013f44 <prvHeapInit+0xb4>)
 8013ef4:	681b      	ldr	r3, [r3, #0]
 8013ef6:	2200      	movs	r2, #0
 8013ef8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013efa:	4b12      	ldr	r3, [pc, #72]	@ (8013f44 <prvHeapInit+0xb4>)
 8013efc:	681b      	ldr	r3, [r3, #0]
 8013efe:	2200      	movs	r2, #0
 8013f00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013f06:	683b      	ldr	r3, [r7, #0]
 8013f08:	68fa      	ldr	r2, [r7, #12]
 8013f0a:	1ad2      	subs	r2, r2, r3
 8013f0c:	683b      	ldr	r3, [r7, #0]
 8013f0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013f10:	4b0c      	ldr	r3, [pc, #48]	@ (8013f44 <prvHeapInit+0xb4>)
 8013f12:	681a      	ldr	r2, [r3, #0]
 8013f14:	683b      	ldr	r3, [r7, #0]
 8013f16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013f18:	683b      	ldr	r3, [r7, #0]
 8013f1a:	685b      	ldr	r3, [r3, #4]
 8013f1c:	4a0a      	ldr	r2, [pc, #40]	@ (8013f48 <prvHeapInit+0xb8>)
 8013f1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013f20:	683b      	ldr	r3, [r7, #0]
 8013f22:	685b      	ldr	r3, [r3, #4]
 8013f24:	4a09      	ldr	r2, [pc, #36]	@ (8013f4c <prvHeapInit+0xbc>)
 8013f26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013f28:	4b09      	ldr	r3, [pc, #36]	@ (8013f50 <prvHeapInit+0xc0>)
 8013f2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8013f2e:	601a      	str	r2, [r3, #0]
}
 8013f30:	bf00      	nop
 8013f32:	3714      	adds	r7, #20
 8013f34:	46bd      	mov	sp, r7
 8013f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f3a:	4770      	bx	lr
 8013f3c:	20003084 	.word	0x20003084
 8013f40:	20006c84 	.word	0x20006c84
 8013f44:	20006c8c 	.word	0x20006c8c
 8013f48:	20006c94 	.word	0x20006c94
 8013f4c:	20006c90 	.word	0x20006c90
 8013f50:	20006ca0 	.word	0x20006ca0

08013f54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013f54:	b480      	push	{r7}
 8013f56:	b085      	sub	sp, #20
 8013f58:	af00      	add	r7, sp, #0
 8013f5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013f5c:	4b28      	ldr	r3, [pc, #160]	@ (8014000 <prvInsertBlockIntoFreeList+0xac>)
 8013f5e:	60fb      	str	r3, [r7, #12]
 8013f60:	e002      	b.n	8013f68 <prvInsertBlockIntoFreeList+0x14>
 8013f62:	68fb      	ldr	r3, [r7, #12]
 8013f64:	681b      	ldr	r3, [r3, #0]
 8013f66:	60fb      	str	r3, [r7, #12]
 8013f68:	68fb      	ldr	r3, [r7, #12]
 8013f6a:	681b      	ldr	r3, [r3, #0]
 8013f6c:	687a      	ldr	r2, [r7, #4]
 8013f6e:	429a      	cmp	r2, r3
 8013f70:	d8f7      	bhi.n	8013f62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013f72:	68fb      	ldr	r3, [r7, #12]
 8013f74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013f76:	68fb      	ldr	r3, [r7, #12]
 8013f78:	685b      	ldr	r3, [r3, #4]
 8013f7a:	68ba      	ldr	r2, [r7, #8]
 8013f7c:	4413      	add	r3, r2
 8013f7e:	687a      	ldr	r2, [r7, #4]
 8013f80:	429a      	cmp	r2, r3
 8013f82:	d108      	bne.n	8013f96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013f84:	68fb      	ldr	r3, [r7, #12]
 8013f86:	685a      	ldr	r2, [r3, #4]
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	685b      	ldr	r3, [r3, #4]
 8013f8c:	441a      	add	r2, r3
 8013f8e:	68fb      	ldr	r3, [r7, #12]
 8013f90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013f92:	68fb      	ldr	r3, [r7, #12]
 8013f94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	685b      	ldr	r3, [r3, #4]
 8013f9e:	68ba      	ldr	r2, [r7, #8]
 8013fa0:	441a      	add	r2, r3
 8013fa2:	68fb      	ldr	r3, [r7, #12]
 8013fa4:	681b      	ldr	r3, [r3, #0]
 8013fa6:	429a      	cmp	r2, r3
 8013fa8:	d118      	bne.n	8013fdc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013faa:	68fb      	ldr	r3, [r7, #12]
 8013fac:	681a      	ldr	r2, [r3, #0]
 8013fae:	4b15      	ldr	r3, [pc, #84]	@ (8014004 <prvInsertBlockIntoFreeList+0xb0>)
 8013fb0:	681b      	ldr	r3, [r3, #0]
 8013fb2:	429a      	cmp	r2, r3
 8013fb4:	d00d      	beq.n	8013fd2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	685a      	ldr	r2, [r3, #4]
 8013fba:	68fb      	ldr	r3, [r7, #12]
 8013fbc:	681b      	ldr	r3, [r3, #0]
 8013fbe:	685b      	ldr	r3, [r3, #4]
 8013fc0:	441a      	add	r2, r3
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013fc6:	68fb      	ldr	r3, [r7, #12]
 8013fc8:	681b      	ldr	r3, [r3, #0]
 8013fca:	681a      	ldr	r2, [r3, #0]
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	601a      	str	r2, [r3, #0]
 8013fd0:	e008      	b.n	8013fe4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8014004 <prvInsertBlockIntoFreeList+0xb0>)
 8013fd4:	681a      	ldr	r2, [r3, #0]
 8013fd6:	687b      	ldr	r3, [r7, #4]
 8013fd8:	601a      	str	r2, [r3, #0]
 8013fda:	e003      	b.n	8013fe4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013fdc:	68fb      	ldr	r3, [r7, #12]
 8013fde:	681a      	ldr	r2, [r3, #0]
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013fe4:	68fa      	ldr	r2, [r7, #12]
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	429a      	cmp	r2, r3
 8013fea:	d002      	beq.n	8013ff2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013fec:	68fb      	ldr	r3, [r7, #12]
 8013fee:	687a      	ldr	r2, [r7, #4]
 8013ff0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013ff2:	bf00      	nop
 8013ff4:	3714      	adds	r7, #20
 8013ff6:	46bd      	mov	sp, r7
 8013ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ffc:	4770      	bx	lr
 8013ffe:	bf00      	nop
 8014000:	20006c84 	.word	0x20006c84
 8014004:	20006c8c 	.word	0x20006c8c

08014008 <__cvt>:
 8014008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801400c:	ec57 6b10 	vmov	r6, r7, d0
 8014010:	2f00      	cmp	r7, #0
 8014012:	460c      	mov	r4, r1
 8014014:	4619      	mov	r1, r3
 8014016:	463b      	mov	r3, r7
 8014018:	bfbb      	ittet	lt
 801401a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801401e:	461f      	movlt	r7, r3
 8014020:	2300      	movge	r3, #0
 8014022:	232d      	movlt	r3, #45	@ 0x2d
 8014024:	700b      	strb	r3, [r1, #0]
 8014026:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014028:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801402c:	4691      	mov	r9, r2
 801402e:	f023 0820 	bic.w	r8, r3, #32
 8014032:	bfbc      	itt	lt
 8014034:	4632      	movlt	r2, r6
 8014036:	4616      	movlt	r6, r2
 8014038:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801403c:	d005      	beq.n	801404a <__cvt+0x42>
 801403e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8014042:	d100      	bne.n	8014046 <__cvt+0x3e>
 8014044:	3401      	adds	r4, #1
 8014046:	2102      	movs	r1, #2
 8014048:	e000      	b.n	801404c <__cvt+0x44>
 801404a:	2103      	movs	r1, #3
 801404c:	ab03      	add	r3, sp, #12
 801404e:	9301      	str	r3, [sp, #4]
 8014050:	ab02      	add	r3, sp, #8
 8014052:	9300      	str	r3, [sp, #0]
 8014054:	ec47 6b10 	vmov	d0, r6, r7
 8014058:	4653      	mov	r3, sl
 801405a:	4622      	mov	r2, r4
 801405c:	f000 fea4 	bl	8014da8 <_dtoa_r>
 8014060:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8014064:	4605      	mov	r5, r0
 8014066:	d119      	bne.n	801409c <__cvt+0x94>
 8014068:	f019 0f01 	tst.w	r9, #1
 801406c:	d00e      	beq.n	801408c <__cvt+0x84>
 801406e:	eb00 0904 	add.w	r9, r0, r4
 8014072:	2200      	movs	r2, #0
 8014074:	2300      	movs	r3, #0
 8014076:	4630      	mov	r0, r6
 8014078:	4639      	mov	r1, r7
 801407a:	f7ec fd4d 	bl	8000b18 <__aeabi_dcmpeq>
 801407e:	b108      	cbz	r0, 8014084 <__cvt+0x7c>
 8014080:	f8cd 900c 	str.w	r9, [sp, #12]
 8014084:	2230      	movs	r2, #48	@ 0x30
 8014086:	9b03      	ldr	r3, [sp, #12]
 8014088:	454b      	cmp	r3, r9
 801408a:	d31e      	bcc.n	80140ca <__cvt+0xc2>
 801408c:	9b03      	ldr	r3, [sp, #12]
 801408e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014090:	1b5b      	subs	r3, r3, r5
 8014092:	4628      	mov	r0, r5
 8014094:	6013      	str	r3, [r2, #0]
 8014096:	b004      	add	sp, #16
 8014098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801409c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80140a0:	eb00 0904 	add.w	r9, r0, r4
 80140a4:	d1e5      	bne.n	8014072 <__cvt+0x6a>
 80140a6:	7803      	ldrb	r3, [r0, #0]
 80140a8:	2b30      	cmp	r3, #48	@ 0x30
 80140aa:	d10a      	bne.n	80140c2 <__cvt+0xba>
 80140ac:	2200      	movs	r2, #0
 80140ae:	2300      	movs	r3, #0
 80140b0:	4630      	mov	r0, r6
 80140b2:	4639      	mov	r1, r7
 80140b4:	f7ec fd30 	bl	8000b18 <__aeabi_dcmpeq>
 80140b8:	b918      	cbnz	r0, 80140c2 <__cvt+0xba>
 80140ba:	f1c4 0401 	rsb	r4, r4, #1
 80140be:	f8ca 4000 	str.w	r4, [sl]
 80140c2:	f8da 3000 	ldr.w	r3, [sl]
 80140c6:	4499      	add	r9, r3
 80140c8:	e7d3      	b.n	8014072 <__cvt+0x6a>
 80140ca:	1c59      	adds	r1, r3, #1
 80140cc:	9103      	str	r1, [sp, #12]
 80140ce:	701a      	strb	r2, [r3, #0]
 80140d0:	e7d9      	b.n	8014086 <__cvt+0x7e>

080140d2 <__exponent>:
 80140d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80140d4:	2900      	cmp	r1, #0
 80140d6:	bfba      	itte	lt
 80140d8:	4249      	neglt	r1, r1
 80140da:	232d      	movlt	r3, #45	@ 0x2d
 80140dc:	232b      	movge	r3, #43	@ 0x2b
 80140de:	2909      	cmp	r1, #9
 80140e0:	7002      	strb	r2, [r0, #0]
 80140e2:	7043      	strb	r3, [r0, #1]
 80140e4:	dd29      	ble.n	801413a <__exponent+0x68>
 80140e6:	f10d 0307 	add.w	r3, sp, #7
 80140ea:	461d      	mov	r5, r3
 80140ec:	270a      	movs	r7, #10
 80140ee:	461a      	mov	r2, r3
 80140f0:	fbb1 f6f7 	udiv	r6, r1, r7
 80140f4:	fb07 1416 	mls	r4, r7, r6, r1
 80140f8:	3430      	adds	r4, #48	@ 0x30
 80140fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80140fe:	460c      	mov	r4, r1
 8014100:	2c63      	cmp	r4, #99	@ 0x63
 8014102:	f103 33ff 	add.w	r3, r3, #4294967295
 8014106:	4631      	mov	r1, r6
 8014108:	dcf1      	bgt.n	80140ee <__exponent+0x1c>
 801410a:	3130      	adds	r1, #48	@ 0x30
 801410c:	1e94      	subs	r4, r2, #2
 801410e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014112:	1c41      	adds	r1, r0, #1
 8014114:	4623      	mov	r3, r4
 8014116:	42ab      	cmp	r3, r5
 8014118:	d30a      	bcc.n	8014130 <__exponent+0x5e>
 801411a:	f10d 0309 	add.w	r3, sp, #9
 801411e:	1a9b      	subs	r3, r3, r2
 8014120:	42ac      	cmp	r4, r5
 8014122:	bf88      	it	hi
 8014124:	2300      	movhi	r3, #0
 8014126:	3302      	adds	r3, #2
 8014128:	4403      	add	r3, r0
 801412a:	1a18      	subs	r0, r3, r0
 801412c:	b003      	add	sp, #12
 801412e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014130:	f813 6b01 	ldrb.w	r6, [r3], #1
 8014134:	f801 6f01 	strb.w	r6, [r1, #1]!
 8014138:	e7ed      	b.n	8014116 <__exponent+0x44>
 801413a:	2330      	movs	r3, #48	@ 0x30
 801413c:	3130      	adds	r1, #48	@ 0x30
 801413e:	7083      	strb	r3, [r0, #2]
 8014140:	70c1      	strb	r1, [r0, #3]
 8014142:	1d03      	adds	r3, r0, #4
 8014144:	e7f1      	b.n	801412a <__exponent+0x58>
	...

08014148 <_printf_float>:
 8014148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801414c:	b08d      	sub	sp, #52	@ 0x34
 801414e:	460c      	mov	r4, r1
 8014150:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8014154:	4616      	mov	r6, r2
 8014156:	461f      	mov	r7, r3
 8014158:	4605      	mov	r5, r0
 801415a:	f000 fcb9 	bl	8014ad0 <_localeconv_r>
 801415e:	6803      	ldr	r3, [r0, #0]
 8014160:	9304      	str	r3, [sp, #16]
 8014162:	4618      	mov	r0, r3
 8014164:	f7ec f8ac 	bl	80002c0 <strlen>
 8014168:	2300      	movs	r3, #0
 801416a:	930a      	str	r3, [sp, #40]	@ 0x28
 801416c:	f8d8 3000 	ldr.w	r3, [r8]
 8014170:	9005      	str	r0, [sp, #20]
 8014172:	3307      	adds	r3, #7
 8014174:	f023 0307 	bic.w	r3, r3, #7
 8014178:	f103 0208 	add.w	r2, r3, #8
 801417c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014180:	f8d4 b000 	ldr.w	fp, [r4]
 8014184:	f8c8 2000 	str.w	r2, [r8]
 8014188:	e9d3 8900 	ldrd	r8, r9, [r3]
 801418c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8014190:	9307      	str	r3, [sp, #28]
 8014192:	f8cd 8018 	str.w	r8, [sp, #24]
 8014196:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801419a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801419e:	4b9c      	ldr	r3, [pc, #624]	@ (8014410 <_printf_float+0x2c8>)
 80141a0:	f04f 32ff 	mov.w	r2, #4294967295
 80141a4:	f7ec fcea 	bl	8000b7c <__aeabi_dcmpun>
 80141a8:	bb70      	cbnz	r0, 8014208 <_printf_float+0xc0>
 80141aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80141ae:	4b98      	ldr	r3, [pc, #608]	@ (8014410 <_printf_float+0x2c8>)
 80141b0:	f04f 32ff 	mov.w	r2, #4294967295
 80141b4:	f7ec fcc4 	bl	8000b40 <__aeabi_dcmple>
 80141b8:	bb30      	cbnz	r0, 8014208 <_printf_float+0xc0>
 80141ba:	2200      	movs	r2, #0
 80141bc:	2300      	movs	r3, #0
 80141be:	4640      	mov	r0, r8
 80141c0:	4649      	mov	r1, r9
 80141c2:	f7ec fcb3 	bl	8000b2c <__aeabi_dcmplt>
 80141c6:	b110      	cbz	r0, 80141ce <_printf_float+0x86>
 80141c8:	232d      	movs	r3, #45	@ 0x2d
 80141ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80141ce:	4a91      	ldr	r2, [pc, #580]	@ (8014414 <_printf_float+0x2cc>)
 80141d0:	4b91      	ldr	r3, [pc, #580]	@ (8014418 <_printf_float+0x2d0>)
 80141d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80141d6:	bf8c      	ite	hi
 80141d8:	4690      	movhi	r8, r2
 80141da:	4698      	movls	r8, r3
 80141dc:	2303      	movs	r3, #3
 80141de:	6123      	str	r3, [r4, #16]
 80141e0:	f02b 0304 	bic.w	r3, fp, #4
 80141e4:	6023      	str	r3, [r4, #0]
 80141e6:	f04f 0900 	mov.w	r9, #0
 80141ea:	9700      	str	r7, [sp, #0]
 80141ec:	4633      	mov	r3, r6
 80141ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 80141f0:	4621      	mov	r1, r4
 80141f2:	4628      	mov	r0, r5
 80141f4:	f000 f9d2 	bl	801459c <_printf_common>
 80141f8:	3001      	adds	r0, #1
 80141fa:	f040 808d 	bne.w	8014318 <_printf_float+0x1d0>
 80141fe:	f04f 30ff 	mov.w	r0, #4294967295
 8014202:	b00d      	add	sp, #52	@ 0x34
 8014204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014208:	4642      	mov	r2, r8
 801420a:	464b      	mov	r3, r9
 801420c:	4640      	mov	r0, r8
 801420e:	4649      	mov	r1, r9
 8014210:	f7ec fcb4 	bl	8000b7c <__aeabi_dcmpun>
 8014214:	b140      	cbz	r0, 8014228 <_printf_float+0xe0>
 8014216:	464b      	mov	r3, r9
 8014218:	2b00      	cmp	r3, #0
 801421a:	bfbc      	itt	lt
 801421c:	232d      	movlt	r3, #45	@ 0x2d
 801421e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8014222:	4a7e      	ldr	r2, [pc, #504]	@ (801441c <_printf_float+0x2d4>)
 8014224:	4b7e      	ldr	r3, [pc, #504]	@ (8014420 <_printf_float+0x2d8>)
 8014226:	e7d4      	b.n	80141d2 <_printf_float+0x8a>
 8014228:	6863      	ldr	r3, [r4, #4]
 801422a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801422e:	9206      	str	r2, [sp, #24]
 8014230:	1c5a      	adds	r2, r3, #1
 8014232:	d13b      	bne.n	80142ac <_printf_float+0x164>
 8014234:	2306      	movs	r3, #6
 8014236:	6063      	str	r3, [r4, #4]
 8014238:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801423c:	2300      	movs	r3, #0
 801423e:	6022      	str	r2, [r4, #0]
 8014240:	9303      	str	r3, [sp, #12]
 8014242:	ab0a      	add	r3, sp, #40	@ 0x28
 8014244:	e9cd a301 	strd	sl, r3, [sp, #4]
 8014248:	ab09      	add	r3, sp, #36	@ 0x24
 801424a:	9300      	str	r3, [sp, #0]
 801424c:	6861      	ldr	r1, [r4, #4]
 801424e:	ec49 8b10 	vmov	d0, r8, r9
 8014252:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014256:	4628      	mov	r0, r5
 8014258:	f7ff fed6 	bl	8014008 <__cvt>
 801425c:	9b06      	ldr	r3, [sp, #24]
 801425e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014260:	2b47      	cmp	r3, #71	@ 0x47
 8014262:	4680      	mov	r8, r0
 8014264:	d129      	bne.n	80142ba <_printf_float+0x172>
 8014266:	1cc8      	adds	r0, r1, #3
 8014268:	db02      	blt.n	8014270 <_printf_float+0x128>
 801426a:	6863      	ldr	r3, [r4, #4]
 801426c:	4299      	cmp	r1, r3
 801426e:	dd41      	ble.n	80142f4 <_printf_float+0x1ac>
 8014270:	f1aa 0a02 	sub.w	sl, sl, #2
 8014274:	fa5f fa8a 	uxtb.w	sl, sl
 8014278:	3901      	subs	r1, #1
 801427a:	4652      	mov	r2, sl
 801427c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014280:	9109      	str	r1, [sp, #36]	@ 0x24
 8014282:	f7ff ff26 	bl	80140d2 <__exponent>
 8014286:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014288:	1813      	adds	r3, r2, r0
 801428a:	2a01      	cmp	r2, #1
 801428c:	4681      	mov	r9, r0
 801428e:	6123      	str	r3, [r4, #16]
 8014290:	dc02      	bgt.n	8014298 <_printf_float+0x150>
 8014292:	6822      	ldr	r2, [r4, #0]
 8014294:	07d2      	lsls	r2, r2, #31
 8014296:	d501      	bpl.n	801429c <_printf_float+0x154>
 8014298:	3301      	adds	r3, #1
 801429a:	6123      	str	r3, [r4, #16]
 801429c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	d0a2      	beq.n	80141ea <_printf_float+0xa2>
 80142a4:	232d      	movs	r3, #45	@ 0x2d
 80142a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80142aa:	e79e      	b.n	80141ea <_printf_float+0xa2>
 80142ac:	9a06      	ldr	r2, [sp, #24]
 80142ae:	2a47      	cmp	r2, #71	@ 0x47
 80142b0:	d1c2      	bne.n	8014238 <_printf_float+0xf0>
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d1c0      	bne.n	8014238 <_printf_float+0xf0>
 80142b6:	2301      	movs	r3, #1
 80142b8:	e7bd      	b.n	8014236 <_printf_float+0xee>
 80142ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80142be:	d9db      	bls.n	8014278 <_printf_float+0x130>
 80142c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80142c4:	d118      	bne.n	80142f8 <_printf_float+0x1b0>
 80142c6:	2900      	cmp	r1, #0
 80142c8:	6863      	ldr	r3, [r4, #4]
 80142ca:	dd0b      	ble.n	80142e4 <_printf_float+0x19c>
 80142cc:	6121      	str	r1, [r4, #16]
 80142ce:	b913      	cbnz	r3, 80142d6 <_printf_float+0x18e>
 80142d0:	6822      	ldr	r2, [r4, #0]
 80142d2:	07d0      	lsls	r0, r2, #31
 80142d4:	d502      	bpl.n	80142dc <_printf_float+0x194>
 80142d6:	3301      	adds	r3, #1
 80142d8:	440b      	add	r3, r1
 80142da:	6123      	str	r3, [r4, #16]
 80142dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80142de:	f04f 0900 	mov.w	r9, #0
 80142e2:	e7db      	b.n	801429c <_printf_float+0x154>
 80142e4:	b913      	cbnz	r3, 80142ec <_printf_float+0x1a4>
 80142e6:	6822      	ldr	r2, [r4, #0]
 80142e8:	07d2      	lsls	r2, r2, #31
 80142ea:	d501      	bpl.n	80142f0 <_printf_float+0x1a8>
 80142ec:	3302      	adds	r3, #2
 80142ee:	e7f4      	b.n	80142da <_printf_float+0x192>
 80142f0:	2301      	movs	r3, #1
 80142f2:	e7f2      	b.n	80142da <_printf_float+0x192>
 80142f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80142f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80142fa:	4299      	cmp	r1, r3
 80142fc:	db05      	blt.n	801430a <_printf_float+0x1c2>
 80142fe:	6823      	ldr	r3, [r4, #0]
 8014300:	6121      	str	r1, [r4, #16]
 8014302:	07d8      	lsls	r0, r3, #31
 8014304:	d5ea      	bpl.n	80142dc <_printf_float+0x194>
 8014306:	1c4b      	adds	r3, r1, #1
 8014308:	e7e7      	b.n	80142da <_printf_float+0x192>
 801430a:	2900      	cmp	r1, #0
 801430c:	bfd4      	ite	le
 801430e:	f1c1 0202 	rsble	r2, r1, #2
 8014312:	2201      	movgt	r2, #1
 8014314:	4413      	add	r3, r2
 8014316:	e7e0      	b.n	80142da <_printf_float+0x192>
 8014318:	6823      	ldr	r3, [r4, #0]
 801431a:	055a      	lsls	r2, r3, #21
 801431c:	d407      	bmi.n	801432e <_printf_float+0x1e6>
 801431e:	6923      	ldr	r3, [r4, #16]
 8014320:	4642      	mov	r2, r8
 8014322:	4631      	mov	r1, r6
 8014324:	4628      	mov	r0, r5
 8014326:	47b8      	blx	r7
 8014328:	3001      	adds	r0, #1
 801432a:	d12b      	bne.n	8014384 <_printf_float+0x23c>
 801432c:	e767      	b.n	80141fe <_printf_float+0xb6>
 801432e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014332:	f240 80dd 	bls.w	80144f0 <_printf_float+0x3a8>
 8014336:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801433a:	2200      	movs	r2, #0
 801433c:	2300      	movs	r3, #0
 801433e:	f7ec fbeb 	bl	8000b18 <__aeabi_dcmpeq>
 8014342:	2800      	cmp	r0, #0
 8014344:	d033      	beq.n	80143ae <_printf_float+0x266>
 8014346:	4a37      	ldr	r2, [pc, #220]	@ (8014424 <_printf_float+0x2dc>)
 8014348:	2301      	movs	r3, #1
 801434a:	4631      	mov	r1, r6
 801434c:	4628      	mov	r0, r5
 801434e:	47b8      	blx	r7
 8014350:	3001      	adds	r0, #1
 8014352:	f43f af54 	beq.w	80141fe <_printf_float+0xb6>
 8014356:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801435a:	4543      	cmp	r3, r8
 801435c:	db02      	blt.n	8014364 <_printf_float+0x21c>
 801435e:	6823      	ldr	r3, [r4, #0]
 8014360:	07d8      	lsls	r0, r3, #31
 8014362:	d50f      	bpl.n	8014384 <_printf_float+0x23c>
 8014364:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014368:	4631      	mov	r1, r6
 801436a:	4628      	mov	r0, r5
 801436c:	47b8      	blx	r7
 801436e:	3001      	adds	r0, #1
 8014370:	f43f af45 	beq.w	80141fe <_printf_float+0xb6>
 8014374:	f04f 0900 	mov.w	r9, #0
 8014378:	f108 38ff 	add.w	r8, r8, #4294967295
 801437c:	f104 0a1a 	add.w	sl, r4, #26
 8014380:	45c8      	cmp	r8, r9
 8014382:	dc09      	bgt.n	8014398 <_printf_float+0x250>
 8014384:	6823      	ldr	r3, [r4, #0]
 8014386:	079b      	lsls	r3, r3, #30
 8014388:	f100 8103 	bmi.w	8014592 <_printf_float+0x44a>
 801438c:	68e0      	ldr	r0, [r4, #12]
 801438e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014390:	4298      	cmp	r0, r3
 8014392:	bfb8      	it	lt
 8014394:	4618      	movlt	r0, r3
 8014396:	e734      	b.n	8014202 <_printf_float+0xba>
 8014398:	2301      	movs	r3, #1
 801439a:	4652      	mov	r2, sl
 801439c:	4631      	mov	r1, r6
 801439e:	4628      	mov	r0, r5
 80143a0:	47b8      	blx	r7
 80143a2:	3001      	adds	r0, #1
 80143a4:	f43f af2b 	beq.w	80141fe <_printf_float+0xb6>
 80143a8:	f109 0901 	add.w	r9, r9, #1
 80143ac:	e7e8      	b.n	8014380 <_printf_float+0x238>
 80143ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80143b0:	2b00      	cmp	r3, #0
 80143b2:	dc39      	bgt.n	8014428 <_printf_float+0x2e0>
 80143b4:	4a1b      	ldr	r2, [pc, #108]	@ (8014424 <_printf_float+0x2dc>)
 80143b6:	2301      	movs	r3, #1
 80143b8:	4631      	mov	r1, r6
 80143ba:	4628      	mov	r0, r5
 80143bc:	47b8      	blx	r7
 80143be:	3001      	adds	r0, #1
 80143c0:	f43f af1d 	beq.w	80141fe <_printf_float+0xb6>
 80143c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80143c8:	ea59 0303 	orrs.w	r3, r9, r3
 80143cc:	d102      	bne.n	80143d4 <_printf_float+0x28c>
 80143ce:	6823      	ldr	r3, [r4, #0]
 80143d0:	07d9      	lsls	r1, r3, #31
 80143d2:	d5d7      	bpl.n	8014384 <_printf_float+0x23c>
 80143d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80143d8:	4631      	mov	r1, r6
 80143da:	4628      	mov	r0, r5
 80143dc:	47b8      	blx	r7
 80143de:	3001      	adds	r0, #1
 80143e0:	f43f af0d 	beq.w	80141fe <_printf_float+0xb6>
 80143e4:	f04f 0a00 	mov.w	sl, #0
 80143e8:	f104 0b1a 	add.w	fp, r4, #26
 80143ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80143ee:	425b      	negs	r3, r3
 80143f0:	4553      	cmp	r3, sl
 80143f2:	dc01      	bgt.n	80143f8 <_printf_float+0x2b0>
 80143f4:	464b      	mov	r3, r9
 80143f6:	e793      	b.n	8014320 <_printf_float+0x1d8>
 80143f8:	2301      	movs	r3, #1
 80143fa:	465a      	mov	r2, fp
 80143fc:	4631      	mov	r1, r6
 80143fe:	4628      	mov	r0, r5
 8014400:	47b8      	blx	r7
 8014402:	3001      	adds	r0, #1
 8014404:	f43f aefb 	beq.w	80141fe <_printf_float+0xb6>
 8014408:	f10a 0a01 	add.w	sl, sl, #1
 801440c:	e7ee      	b.n	80143ec <_printf_float+0x2a4>
 801440e:	bf00      	nop
 8014410:	7fefffff 	.word	0x7fefffff
 8014414:	08016cc8 	.word	0x08016cc8
 8014418:	08016cc4 	.word	0x08016cc4
 801441c:	08016cd0 	.word	0x08016cd0
 8014420:	08016ccc 	.word	0x08016ccc
 8014424:	08016cd4 	.word	0x08016cd4
 8014428:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801442a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801442e:	4553      	cmp	r3, sl
 8014430:	bfa8      	it	ge
 8014432:	4653      	movge	r3, sl
 8014434:	2b00      	cmp	r3, #0
 8014436:	4699      	mov	r9, r3
 8014438:	dc36      	bgt.n	80144a8 <_printf_float+0x360>
 801443a:	f04f 0b00 	mov.w	fp, #0
 801443e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014442:	f104 021a 	add.w	r2, r4, #26
 8014446:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014448:	9306      	str	r3, [sp, #24]
 801444a:	eba3 0309 	sub.w	r3, r3, r9
 801444e:	455b      	cmp	r3, fp
 8014450:	dc31      	bgt.n	80144b6 <_printf_float+0x36e>
 8014452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014454:	459a      	cmp	sl, r3
 8014456:	dc3a      	bgt.n	80144ce <_printf_float+0x386>
 8014458:	6823      	ldr	r3, [r4, #0]
 801445a:	07da      	lsls	r2, r3, #31
 801445c:	d437      	bmi.n	80144ce <_printf_float+0x386>
 801445e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014460:	ebaa 0903 	sub.w	r9, sl, r3
 8014464:	9b06      	ldr	r3, [sp, #24]
 8014466:	ebaa 0303 	sub.w	r3, sl, r3
 801446a:	4599      	cmp	r9, r3
 801446c:	bfa8      	it	ge
 801446e:	4699      	movge	r9, r3
 8014470:	f1b9 0f00 	cmp.w	r9, #0
 8014474:	dc33      	bgt.n	80144de <_printf_float+0x396>
 8014476:	f04f 0800 	mov.w	r8, #0
 801447a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801447e:	f104 0b1a 	add.w	fp, r4, #26
 8014482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014484:	ebaa 0303 	sub.w	r3, sl, r3
 8014488:	eba3 0309 	sub.w	r3, r3, r9
 801448c:	4543      	cmp	r3, r8
 801448e:	f77f af79 	ble.w	8014384 <_printf_float+0x23c>
 8014492:	2301      	movs	r3, #1
 8014494:	465a      	mov	r2, fp
 8014496:	4631      	mov	r1, r6
 8014498:	4628      	mov	r0, r5
 801449a:	47b8      	blx	r7
 801449c:	3001      	adds	r0, #1
 801449e:	f43f aeae 	beq.w	80141fe <_printf_float+0xb6>
 80144a2:	f108 0801 	add.w	r8, r8, #1
 80144a6:	e7ec      	b.n	8014482 <_printf_float+0x33a>
 80144a8:	4642      	mov	r2, r8
 80144aa:	4631      	mov	r1, r6
 80144ac:	4628      	mov	r0, r5
 80144ae:	47b8      	blx	r7
 80144b0:	3001      	adds	r0, #1
 80144b2:	d1c2      	bne.n	801443a <_printf_float+0x2f2>
 80144b4:	e6a3      	b.n	80141fe <_printf_float+0xb6>
 80144b6:	2301      	movs	r3, #1
 80144b8:	4631      	mov	r1, r6
 80144ba:	4628      	mov	r0, r5
 80144bc:	9206      	str	r2, [sp, #24]
 80144be:	47b8      	blx	r7
 80144c0:	3001      	adds	r0, #1
 80144c2:	f43f ae9c 	beq.w	80141fe <_printf_float+0xb6>
 80144c6:	9a06      	ldr	r2, [sp, #24]
 80144c8:	f10b 0b01 	add.w	fp, fp, #1
 80144cc:	e7bb      	b.n	8014446 <_printf_float+0x2fe>
 80144ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80144d2:	4631      	mov	r1, r6
 80144d4:	4628      	mov	r0, r5
 80144d6:	47b8      	blx	r7
 80144d8:	3001      	adds	r0, #1
 80144da:	d1c0      	bne.n	801445e <_printf_float+0x316>
 80144dc:	e68f      	b.n	80141fe <_printf_float+0xb6>
 80144de:	9a06      	ldr	r2, [sp, #24]
 80144e0:	464b      	mov	r3, r9
 80144e2:	4442      	add	r2, r8
 80144e4:	4631      	mov	r1, r6
 80144e6:	4628      	mov	r0, r5
 80144e8:	47b8      	blx	r7
 80144ea:	3001      	adds	r0, #1
 80144ec:	d1c3      	bne.n	8014476 <_printf_float+0x32e>
 80144ee:	e686      	b.n	80141fe <_printf_float+0xb6>
 80144f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80144f4:	f1ba 0f01 	cmp.w	sl, #1
 80144f8:	dc01      	bgt.n	80144fe <_printf_float+0x3b6>
 80144fa:	07db      	lsls	r3, r3, #31
 80144fc:	d536      	bpl.n	801456c <_printf_float+0x424>
 80144fe:	2301      	movs	r3, #1
 8014500:	4642      	mov	r2, r8
 8014502:	4631      	mov	r1, r6
 8014504:	4628      	mov	r0, r5
 8014506:	47b8      	blx	r7
 8014508:	3001      	adds	r0, #1
 801450a:	f43f ae78 	beq.w	80141fe <_printf_float+0xb6>
 801450e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014512:	4631      	mov	r1, r6
 8014514:	4628      	mov	r0, r5
 8014516:	47b8      	blx	r7
 8014518:	3001      	adds	r0, #1
 801451a:	f43f ae70 	beq.w	80141fe <_printf_float+0xb6>
 801451e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8014522:	2200      	movs	r2, #0
 8014524:	2300      	movs	r3, #0
 8014526:	f10a 3aff 	add.w	sl, sl, #4294967295
 801452a:	f7ec faf5 	bl	8000b18 <__aeabi_dcmpeq>
 801452e:	b9c0      	cbnz	r0, 8014562 <_printf_float+0x41a>
 8014530:	4653      	mov	r3, sl
 8014532:	f108 0201 	add.w	r2, r8, #1
 8014536:	4631      	mov	r1, r6
 8014538:	4628      	mov	r0, r5
 801453a:	47b8      	blx	r7
 801453c:	3001      	adds	r0, #1
 801453e:	d10c      	bne.n	801455a <_printf_float+0x412>
 8014540:	e65d      	b.n	80141fe <_printf_float+0xb6>
 8014542:	2301      	movs	r3, #1
 8014544:	465a      	mov	r2, fp
 8014546:	4631      	mov	r1, r6
 8014548:	4628      	mov	r0, r5
 801454a:	47b8      	blx	r7
 801454c:	3001      	adds	r0, #1
 801454e:	f43f ae56 	beq.w	80141fe <_printf_float+0xb6>
 8014552:	f108 0801 	add.w	r8, r8, #1
 8014556:	45d0      	cmp	r8, sl
 8014558:	dbf3      	blt.n	8014542 <_printf_float+0x3fa>
 801455a:	464b      	mov	r3, r9
 801455c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014560:	e6df      	b.n	8014322 <_printf_float+0x1da>
 8014562:	f04f 0800 	mov.w	r8, #0
 8014566:	f104 0b1a 	add.w	fp, r4, #26
 801456a:	e7f4      	b.n	8014556 <_printf_float+0x40e>
 801456c:	2301      	movs	r3, #1
 801456e:	4642      	mov	r2, r8
 8014570:	e7e1      	b.n	8014536 <_printf_float+0x3ee>
 8014572:	2301      	movs	r3, #1
 8014574:	464a      	mov	r2, r9
 8014576:	4631      	mov	r1, r6
 8014578:	4628      	mov	r0, r5
 801457a:	47b8      	blx	r7
 801457c:	3001      	adds	r0, #1
 801457e:	f43f ae3e 	beq.w	80141fe <_printf_float+0xb6>
 8014582:	f108 0801 	add.w	r8, r8, #1
 8014586:	68e3      	ldr	r3, [r4, #12]
 8014588:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801458a:	1a5b      	subs	r3, r3, r1
 801458c:	4543      	cmp	r3, r8
 801458e:	dcf0      	bgt.n	8014572 <_printf_float+0x42a>
 8014590:	e6fc      	b.n	801438c <_printf_float+0x244>
 8014592:	f04f 0800 	mov.w	r8, #0
 8014596:	f104 0919 	add.w	r9, r4, #25
 801459a:	e7f4      	b.n	8014586 <_printf_float+0x43e>

0801459c <_printf_common>:
 801459c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80145a0:	4616      	mov	r6, r2
 80145a2:	4698      	mov	r8, r3
 80145a4:	688a      	ldr	r2, [r1, #8]
 80145a6:	690b      	ldr	r3, [r1, #16]
 80145a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80145ac:	4293      	cmp	r3, r2
 80145ae:	bfb8      	it	lt
 80145b0:	4613      	movlt	r3, r2
 80145b2:	6033      	str	r3, [r6, #0]
 80145b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80145b8:	4607      	mov	r7, r0
 80145ba:	460c      	mov	r4, r1
 80145bc:	b10a      	cbz	r2, 80145c2 <_printf_common+0x26>
 80145be:	3301      	adds	r3, #1
 80145c0:	6033      	str	r3, [r6, #0]
 80145c2:	6823      	ldr	r3, [r4, #0]
 80145c4:	0699      	lsls	r1, r3, #26
 80145c6:	bf42      	ittt	mi
 80145c8:	6833      	ldrmi	r3, [r6, #0]
 80145ca:	3302      	addmi	r3, #2
 80145cc:	6033      	strmi	r3, [r6, #0]
 80145ce:	6825      	ldr	r5, [r4, #0]
 80145d0:	f015 0506 	ands.w	r5, r5, #6
 80145d4:	d106      	bne.n	80145e4 <_printf_common+0x48>
 80145d6:	f104 0a19 	add.w	sl, r4, #25
 80145da:	68e3      	ldr	r3, [r4, #12]
 80145dc:	6832      	ldr	r2, [r6, #0]
 80145de:	1a9b      	subs	r3, r3, r2
 80145e0:	42ab      	cmp	r3, r5
 80145e2:	dc26      	bgt.n	8014632 <_printf_common+0x96>
 80145e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80145e8:	6822      	ldr	r2, [r4, #0]
 80145ea:	3b00      	subs	r3, #0
 80145ec:	bf18      	it	ne
 80145ee:	2301      	movne	r3, #1
 80145f0:	0692      	lsls	r2, r2, #26
 80145f2:	d42b      	bmi.n	801464c <_printf_common+0xb0>
 80145f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80145f8:	4641      	mov	r1, r8
 80145fa:	4638      	mov	r0, r7
 80145fc:	47c8      	blx	r9
 80145fe:	3001      	adds	r0, #1
 8014600:	d01e      	beq.n	8014640 <_printf_common+0xa4>
 8014602:	6823      	ldr	r3, [r4, #0]
 8014604:	6922      	ldr	r2, [r4, #16]
 8014606:	f003 0306 	and.w	r3, r3, #6
 801460a:	2b04      	cmp	r3, #4
 801460c:	bf02      	ittt	eq
 801460e:	68e5      	ldreq	r5, [r4, #12]
 8014610:	6833      	ldreq	r3, [r6, #0]
 8014612:	1aed      	subeq	r5, r5, r3
 8014614:	68a3      	ldr	r3, [r4, #8]
 8014616:	bf0c      	ite	eq
 8014618:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801461c:	2500      	movne	r5, #0
 801461e:	4293      	cmp	r3, r2
 8014620:	bfc4      	itt	gt
 8014622:	1a9b      	subgt	r3, r3, r2
 8014624:	18ed      	addgt	r5, r5, r3
 8014626:	2600      	movs	r6, #0
 8014628:	341a      	adds	r4, #26
 801462a:	42b5      	cmp	r5, r6
 801462c:	d11a      	bne.n	8014664 <_printf_common+0xc8>
 801462e:	2000      	movs	r0, #0
 8014630:	e008      	b.n	8014644 <_printf_common+0xa8>
 8014632:	2301      	movs	r3, #1
 8014634:	4652      	mov	r2, sl
 8014636:	4641      	mov	r1, r8
 8014638:	4638      	mov	r0, r7
 801463a:	47c8      	blx	r9
 801463c:	3001      	adds	r0, #1
 801463e:	d103      	bne.n	8014648 <_printf_common+0xac>
 8014640:	f04f 30ff 	mov.w	r0, #4294967295
 8014644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014648:	3501      	adds	r5, #1
 801464a:	e7c6      	b.n	80145da <_printf_common+0x3e>
 801464c:	18e1      	adds	r1, r4, r3
 801464e:	1c5a      	adds	r2, r3, #1
 8014650:	2030      	movs	r0, #48	@ 0x30
 8014652:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014656:	4422      	add	r2, r4
 8014658:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801465c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014660:	3302      	adds	r3, #2
 8014662:	e7c7      	b.n	80145f4 <_printf_common+0x58>
 8014664:	2301      	movs	r3, #1
 8014666:	4622      	mov	r2, r4
 8014668:	4641      	mov	r1, r8
 801466a:	4638      	mov	r0, r7
 801466c:	47c8      	blx	r9
 801466e:	3001      	adds	r0, #1
 8014670:	d0e6      	beq.n	8014640 <_printf_common+0xa4>
 8014672:	3601      	adds	r6, #1
 8014674:	e7d9      	b.n	801462a <_printf_common+0x8e>
	...

08014678 <_printf_i>:
 8014678:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801467c:	7e0f      	ldrb	r7, [r1, #24]
 801467e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014680:	2f78      	cmp	r7, #120	@ 0x78
 8014682:	4691      	mov	r9, r2
 8014684:	4680      	mov	r8, r0
 8014686:	460c      	mov	r4, r1
 8014688:	469a      	mov	sl, r3
 801468a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801468e:	d807      	bhi.n	80146a0 <_printf_i+0x28>
 8014690:	2f62      	cmp	r7, #98	@ 0x62
 8014692:	d80a      	bhi.n	80146aa <_printf_i+0x32>
 8014694:	2f00      	cmp	r7, #0
 8014696:	f000 80d1 	beq.w	801483c <_printf_i+0x1c4>
 801469a:	2f58      	cmp	r7, #88	@ 0x58
 801469c:	f000 80b8 	beq.w	8014810 <_printf_i+0x198>
 80146a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80146a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80146a8:	e03a      	b.n	8014720 <_printf_i+0xa8>
 80146aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80146ae:	2b15      	cmp	r3, #21
 80146b0:	d8f6      	bhi.n	80146a0 <_printf_i+0x28>
 80146b2:	a101      	add	r1, pc, #4	@ (adr r1, 80146b8 <_printf_i+0x40>)
 80146b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80146b8:	08014711 	.word	0x08014711
 80146bc:	08014725 	.word	0x08014725
 80146c0:	080146a1 	.word	0x080146a1
 80146c4:	080146a1 	.word	0x080146a1
 80146c8:	080146a1 	.word	0x080146a1
 80146cc:	080146a1 	.word	0x080146a1
 80146d0:	08014725 	.word	0x08014725
 80146d4:	080146a1 	.word	0x080146a1
 80146d8:	080146a1 	.word	0x080146a1
 80146dc:	080146a1 	.word	0x080146a1
 80146e0:	080146a1 	.word	0x080146a1
 80146e4:	08014823 	.word	0x08014823
 80146e8:	0801474f 	.word	0x0801474f
 80146ec:	080147dd 	.word	0x080147dd
 80146f0:	080146a1 	.word	0x080146a1
 80146f4:	080146a1 	.word	0x080146a1
 80146f8:	08014845 	.word	0x08014845
 80146fc:	080146a1 	.word	0x080146a1
 8014700:	0801474f 	.word	0x0801474f
 8014704:	080146a1 	.word	0x080146a1
 8014708:	080146a1 	.word	0x080146a1
 801470c:	080147e5 	.word	0x080147e5
 8014710:	6833      	ldr	r3, [r6, #0]
 8014712:	1d1a      	adds	r2, r3, #4
 8014714:	681b      	ldr	r3, [r3, #0]
 8014716:	6032      	str	r2, [r6, #0]
 8014718:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801471c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014720:	2301      	movs	r3, #1
 8014722:	e09c      	b.n	801485e <_printf_i+0x1e6>
 8014724:	6833      	ldr	r3, [r6, #0]
 8014726:	6820      	ldr	r0, [r4, #0]
 8014728:	1d19      	adds	r1, r3, #4
 801472a:	6031      	str	r1, [r6, #0]
 801472c:	0606      	lsls	r6, r0, #24
 801472e:	d501      	bpl.n	8014734 <_printf_i+0xbc>
 8014730:	681d      	ldr	r5, [r3, #0]
 8014732:	e003      	b.n	801473c <_printf_i+0xc4>
 8014734:	0645      	lsls	r5, r0, #25
 8014736:	d5fb      	bpl.n	8014730 <_printf_i+0xb8>
 8014738:	f9b3 5000 	ldrsh.w	r5, [r3]
 801473c:	2d00      	cmp	r5, #0
 801473e:	da03      	bge.n	8014748 <_printf_i+0xd0>
 8014740:	232d      	movs	r3, #45	@ 0x2d
 8014742:	426d      	negs	r5, r5
 8014744:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014748:	4858      	ldr	r0, [pc, #352]	@ (80148ac <_printf_i+0x234>)
 801474a:	230a      	movs	r3, #10
 801474c:	e011      	b.n	8014772 <_printf_i+0xfa>
 801474e:	6821      	ldr	r1, [r4, #0]
 8014750:	6833      	ldr	r3, [r6, #0]
 8014752:	0608      	lsls	r0, r1, #24
 8014754:	f853 5b04 	ldr.w	r5, [r3], #4
 8014758:	d402      	bmi.n	8014760 <_printf_i+0xe8>
 801475a:	0649      	lsls	r1, r1, #25
 801475c:	bf48      	it	mi
 801475e:	b2ad      	uxthmi	r5, r5
 8014760:	2f6f      	cmp	r7, #111	@ 0x6f
 8014762:	4852      	ldr	r0, [pc, #328]	@ (80148ac <_printf_i+0x234>)
 8014764:	6033      	str	r3, [r6, #0]
 8014766:	bf14      	ite	ne
 8014768:	230a      	movne	r3, #10
 801476a:	2308      	moveq	r3, #8
 801476c:	2100      	movs	r1, #0
 801476e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014772:	6866      	ldr	r6, [r4, #4]
 8014774:	60a6      	str	r6, [r4, #8]
 8014776:	2e00      	cmp	r6, #0
 8014778:	db05      	blt.n	8014786 <_printf_i+0x10e>
 801477a:	6821      	ldr	r1, [r4, #0]
 801477c:	432e      	orrs	r6, r5
 801477e:	f021 0104 	bic.w	r1, r1, #4
 8014782:	6021      	str	r1, [r4, #0]
 8014784:	d04b      	beq.n	801481e <_printf_i+0x1a6>
 8014786:	4616      	mov	r6, r2
 8014788:	fbb5 f1f3 	udiv	r1, r5, r3
 801478c:	fb03 5711 	mls	r7, r3, r1, r5
 8014790:	5dc7      	ldrb	r7, [r0, r7]
 8014792:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014796:	462f      	mov	r7, r5
 8014798:	42bb      	cmp	r3, r7
 801479a:	460d      	mov	r5, r1
 801479c:	d9f4      	bls.n	8014788 <_printf_i+0x110>
 801479e:	2b08      	cmp	r3, #8
 80147a0:	d10b      	bne.n	80147ba <_printf_i+0x142>
 80147a2:	6823      	ldr	r3, [r4, #0]
 80147a4:	07df      	lsls	r7, r3, #31
 80147a6:	d508      	bpl.n	80147ba <_printf_i+0x142>
 80147a8:	6923      	ldr	r3, [r4, #16]
 80147aa:	6861      	ldr	r1, [r4, #4]
 80147ac:	4299      	cmp	r1, r3
 80147ae:	bfde      	ittt	le
 80147b0:	2330      	movle	r3, #48	@ 0x30
 80147b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80147b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80147ba:	1b92      	subs	r2, r2, r6
 80147bc:	6122      	str	r2, [r4, #16]
 80147be:	f8cd a000 	str.w	sl, [sp]
 80147c2:	464b      	mov	r3, r9
 80147c4:	aa03      	add	r2, sp, #12
 80147c6:	4621      	mov	r1, r4
 80147c8:	4640      	mov	r0, r8
 80147ca:	f7ff fee7 	bl	801459c <_printf_common>
 80147ce:	3001      	adds	r0, #1
 80147d0:	d14a      	bne.n	8014868 <_printf_i+0x1f0>
 80147d2:	f04f 30ff 	mov.w	r0, #4294967295
 80147d6:	b004      	add	sp, #16
 80147d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147dc:	6823      	ldr	r3, [r4, #0]
 80147de:	f043 0320 	orr.w	r3, r3, #32
 80147e2:	6023      	str	r3, [r4, #0]
 80147e4:	4832      	ldr	r0, [pc, #200]	@ (80148b0 <_printf_i+0x238>)
 80147e6:	2778      	movs	r7, #120	@ 0x78
 80147e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80147ec:	6823      	ldr	r3, [r4, #0]
 80147ee:	6831      	ldr	r1, [r6, #0]
 80147f0:	061f      	lsls	r7, r3, #24
 80147f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80147f6:	d402      	bmi.n	80147fe <_printf_i+0x186>
 80147f8:	065f      	lsls	r7, r3, #25
 80147fa:	bf48      	it	mi
 80147fc:	b2ad      	uxthmi	r5, r5
 80147fe:	6031      	str	r1, [r6, #0]
 8014800:	07d9      	lsls	r1, r3, #31
 8014802:	bf44      	itt	mi
 8014804:	f043 0320 	orrmi.w	r3, r3, #32
 8014808:	6023      	strmi	r3, [r4, #0]
 801480a:	b11d      	cbz	r5, 8014814 <_printf_i+0x19c>
 801480c:	2310      	movs	r3, #16
 801480e:	e7ad      	b.n	801476c <_printf_i+0xf4>
 8014810:	4826      	ldr	r0, [pc, #152]	@ (80148ac <_printf_i+0x234>)
 8014812:	e7e9      	b.n	80147e8 <_printf_i+0x170>
 8014814:	6823      	ldr	r3, [r4, #0]
 8014816:	f023 0320 	bic.w	r3, r3, #32
 801481a:	6023      	str	r3, [r4, #0]
 801481c:	e7f6      	b.n	801480c <_printf_i+0x194>
 801481e:	4616      	mov	r6, r2
 8014820:	e7bd      	b.n	801479e <_printf_i+0x126>
 8014822:	6833      	ldr	r3, [r6, #0]
 8014824:	6825      	ldr	r5, [r4, #0]
 8014826:	6961      	ldr	r1, [r4, #20]
 8014828:	1d18      	adds	r0, r3, #4
 801482a:	6030      	str	r0, [r6, #0]
 801482c:	062e      	lsls	r6, r5, #24
 801482e:	681b      	ldr	r3, [r3, #0]
 8014830:	d501      	bpl.n	8014836 <_printf_i+0x1be>
 8014832:	6019      	str	r1, [r3, #0]
 8014834:	e002      	b.n	801483c <_printf_i+0x1c4>
 8014836:	0668      	lsls	r0, r5, #25
 8014838:	d5fb      	bpl.n	8014832 <_printf_i+0x1ba>
 801483a:	8019      	strh	r1, [r3, #0]
 801483c:	2300      	movs	r3, #0
 801483e:	6123      	str	r3, [r4, #16]
 8014840:	4616      	mov	r6, r2
 8014842:	e7bc      	b.n	80147be <_printf_i+0x146>
 8014844:	6833      	ldr	r3, [r6, #0]
 8014846:	1d1a      	adds	r2, r3, #4
 8014848:	6032      	str	r2, [r6, #0]
 801484a:	681e      	ldr	r6, [r3, #0]
 801484c:	6862      	ldr	r2, [r4, #4]
 801484e:	2100      	movs	r1, #0
 8014850:	4630      	mov	r0, r6
 8014852:	f7eb fce5 	bl	8000220 <memchr>
 8014856:	b108      	cbz	r0, 801485c <_printf_i+0x1e4>
 8014858:	1b80      	subs	r0, r0, r6
 801485a:	6060      	str	r0, [r4, #4]
 801485c:	6863      	ldr	r3, [r4, #4]
 801485e:	6123      	str	r3, [r4, #16]
 8014860:	2300      	movs	r3, #0
 8014862:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014866:	e7aa      	b.n	80147be <_printf_i+0x146>
 8014868:	6923      	ldr	r3, [r4, #16]
 801486a:	4632      	mov	r2, r6
 801486c:	4649      	mov	r1, r9
 801486e:	4640      	mov	r0, r8
 8014870:	47d0      	blx	sl
 8014872:	3001      	adds	r0, #1
 8014874:	d0ad      	beq.n	80147d2 <_printf_i+0x15a>
 8014876:	6823      	ldr	r3, [r4, #0]
 8014878:	079b      	lsls	r3, r3, #30
 801487a:	d413      	bmi.n	80148a4 <_printf_i+0x22c>
 801487c:	68e0      	ldr	r0, [r4, #12]
 801487e:	9b03      	ldr	r3, [sp, #12]
 8014880:	4298      	cmp	r0, r3
 8014882:	bfb8      	it	lt
 8014884:	4618      	movlt	r0, r3
 8014886:	e7a6      	b.n	80147d6 <_printf_i+0x15e>
 8014888:	2301      	movs	r3, #1
 801488a:	4632      	mov	r2, r6
 801488c:	4649      	mov	r1, r9
 801488e:	4640      	mov	r0, r8
 8014890:	47d0      	blx	sl
 8014892:	3001      	adds	r0, #1
 8014894:	d09d      	beq.n	80147d2 <_printf_i+0x15a>
 8014896:	3501      	adds	r5, #1
 8014898:	68e3      	ldr	r3, [r4, #12]
 801489a:	9903      	ldr	r1, [sp, #12]
 801489c:	1a5b      	subs	r3, r3, r1
 801489e:	42ab      	cmp	r3, r5
 80148a0:	dcf2      	bgt.n	8014888 <_printf_i+0x210>
 80148a2:	e7eb      	b.n	801487c <_printf_i+0x204>
 80148a4:	2500      	movs	r5, #0
 80148a6:	f104 0619 	add.w	r6, r4, #25
 80148aa:	e7f5      	b.n	8014898 <_printf_i+0x220>
 80148ac:	08016cd6 	.word	0x08016cd6
 80148b0:	08016ce7 	.word	0x08016ce7

080148b4 <std>:
 80148b4:	2300      	movs	r3, #0
 80148b6:	b510      	push	{r4, lr}
 80148b8:	4604      	mov	r4, r0
 80148ba:	e9c0 3300 	strd	r3, r3, [r0]
 80148be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80148c2:	6083      	str	r3, [r0, #8]
 80148c4:	8181      	strh	r1, [r0, #12]
 80148c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80148c8:	81c2      	strh	r2, [r0, #14]
 80148ca:	6183      	str	r3, [r0, #24]
 80148cc:	4619      	mov	r1, r3
 80148ce:	2208      	movs	r2, #8
 80148d0:	305c      	adds	r0, #92	@ 0x5c
 80148d2:	f000 f8f4 	bl	8014abe <memset>
 80148d6:	4b0d      	ldr	r3, [pc, #52]	@ (801490c <std+0x58>)
 80148d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80148da:	4b0d      	ldr	r3, [pc, #52]	@ (8014910 <std+0x5c>)
 80148dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80148de:	4b0d      	ldr	r3, [pc, #52]	@ (8014914 <std+0x60>)
 80148e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80148e2:	4b0d      	ldr	r3, [pc, #52]	@ (8014918 <std+0x64>)
 80148e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80148e6:	4b0d      	ldr	r3, [pc, #52]	@ (801491c <std+0x68>)
 80148e8:	6224      	str	r4, [r4, #32]
 80148ea:	429c      	cmp	r4, r3
 80148ec:	d006      	beq.n	80148fc <std+0x48>
 80148ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80148f2:	4294      	cmp	r4, r2
 80148f4:	d002      	beq.n	80148fc <std+0x48>
 80148f6:	33d0      	adds	r3, #208	@ 0xd0
 80148f8:	429c      	cmp	r4, r3
 80148fa:	d105      	bne.n	8014908 <std+0x54>
 80148fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014904:	f000 b9b6 	b.w	8014c74 <__retarget_lock_init_recursive>
 8014908:	bd10      	pop	{r4, pc}
 801490a:	bf00      	nop
 801490c:	08014a39 	.word	0x08014a39
 8014910:	08014a5b 	.word	0x08014a5b
 8014914:	08014a93 	.word	0x08014a93
 8014918:	08014ab7 	.word	0x08014ab7
 801491c:	20006ca4 	.word	0x20006ca4

08014920 <stdio_exit_handler>:
 8014920:	4a02      	ldr	r2, [pc, #8]	@ (801492c <stdio_exit_handler+0xc>)
 8014922:	4903      	ldr	r1, [pc, #12]	@ (8014930 <stdio_exit_handler+0x10>)
 8014924:	4803      	ldr	r0, [pc, #12]	@ (8014934 <stdio_exit_handler+0x14>)
 8014926:	f000 b869 	b.w	80149fc <_fwalk_sglue>
 801492a:	bf00      	nop
 801492c:	20000064 	.word	0x20000064
 8014930:	08016345 	.word	0x08016345
 8014934:	20000074 	.word	0x20000074

08014938 <cleanup_stdio>:
 8014938:	6841      	ldr	r1, [r0, #4]
 801493a:	4b0c      	ldr	r3, [pc, #48]	@ (801496c <cleanup_stdio+0x34>)
 801493c:	4299      	cmp	r1, r3
 801493e:	b510      	push	{r4, lr}
 8014940:	4604      	mov	r4, r0
 8014942:	d001      	beq.n	8014948 <cleanup_stdio+0x10>
 8014944:	f001 fcfe 	bl	8016344 <_fflush_r>
 8014948:	68a1      	ldr	r1, [r4, #8]
 801494a:	4b09      	ldr	r3, [pc, #36]	@ (8014970 <cleanup_stdio+0x38>)
 801494c:	4299      	cmp	r1, r3
 801494e:	d002      	beq.n	8014956 <cleanup_stdio+0x1e>
 8014950:	4620      	mov	r0, r4
 8014952:	f001 fcf7 	bl	8016344 <_fflush_r>
 8014956:	68e1      	ldr	r1, [r4, #12]
 8014958:	4b06      	ldr	r3, [pc, #24]	@ (8014974 <cleanup_stdio+0x3c>)
 801495a:	4299      	cmp	r1, r3
 801495c:	d004      	beq.n	8014968 <cleanup_stdio+0x30>
 801495e:	4620      	mov	r0, r4
 8014960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014964:	f001 bcee 	b.w	8016344 <_fflush_r>
 8014968:	bd10      	pop	{r4, pc}
 801496a:	bf00      	nop
 801496c:	20006ca4 	.word	0x20006ca4
 8014970:	20006d0c 	.word	0x20006d0c
 8014974:	20006d74 	.word	0x20006d74

08014978 <global_stdio_init.part.0>:
 8014978:	b510      	push	{r4, lr}
 801497a:	4b0b      	ldr	r3, [pc, #44]	@ (80149a8 <global_stdio_init.part.0+0x30>)
 801497c:	4c0b      	ldr	r4, [pc, #44]	@ (80149ac <global_stdio_init.part.0+0x34>)
 801497e:	4a0c      	ldr	r2, [pc, #48]	@ (80149b0 <global_stdio_init.part.0+0x38>)
 8014980:	601a      	str	r2, [r3, #0]
 8014982:	4620      	mov	r0, r4
 8014984:	2200      	movs	r2, #0
 8014986:	2104      	movs	r1, #4
 8014988:	f7ff ff94 	bl	80148b4 <std>
 801498c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014990:	2201      	movs	r2, #1
 8014992:	2109      	movs	r1, #9
 8014994:	f7ff ff8e 	bl	80148b4 <std>
 8014998:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801499c:	2202      	movs	r2, #2
 801499e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80149a2:	2112      	movs	r1, #18
 80149a4:	f7ff bf86 	b.w	80148b4 <std>
 80149a8:	20006ddc 	.word	0x20006ddc
 80149ac:	20006ca4 	.word	0x20006ca4
 80149b0:	08014921 	.word	0x08014921

080149b4 <__sfp_lock_acquire>:
 80149b4:	4801      	ldr	r0, [pc, #4]	@ (80149bc <__sfp_lock_acquire+0x8>)
 80149b6:	f000 b95e 	b.w	8014c76 <__retarget_lock_acquire_recursive>
 80149ba:	bf00      	nop
 80149bc:	20006de5 	.word	0x20006de5

080149c0 <__sfp_lock_release>:
 80149c0:	4801      	ldr	r0, [pc, #4]	@ (80149c8 <__sfp_lock_release+0x8>)
 80149c2:	f000 b959 	b.w	8014c78 <__retarget_lock_release_recursive>
 80149c6:	bf00      	nop
 80149c8:	20006de5 	.word	0x20006de5

080149cc <__sinit>:
 80149cc:	b510      	push	{r4, lr}
 80149ce:	4604      	mov	r4, r0
 80149d0:	f7ff fff0 	bl	80149b4 <__sfp_lock_acquire>
 80149d4:	6a23      	ldr	r3, [r4, #32]
 80149d6:	b11b      	cbz	r3, 80149e0 <__sinit+0x14>
 80149d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80149dc:	f7ff bff0 	b.w	80149c0 <__sfp_lock_release>
 80149e0:	4b04      	ldr	r3, [pc, #16]	@ (80149f4 <__sinit+0x28>)
 80149e2:	6223      	str	r3, [r4, #32]
 80149e4:	4b04      	ldr	r3, [pc, #16]	@ (80149f8 <__sinit+0x2c>)
 80149e6:	681b      	ldr	r3, [r3, #0]
 80149e8:	2b00      	cmp	r3, #0
 80149ea:	d1f5      	bne.n	80149d8 <__sinit+0xc>
 80149ec:	f7ff ffc4 	bl	8014978 <global_stdio_init.part.0>
 80149f0:	e7f2      	b.n	80149d8 <__sinit+0xc>
 80149f2:	bf00      	nop
 80149f4:	08014939 	.word	0x08014939
 80149f8:	20006ddc 	.word	0x20006ddc

080149fc <_fwalk_sglue>:
 80149fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014a00:	4607      	mov	r7, r0
 8014a02:	4688      	mov	r8, r1
 8014a04:	4614      	mov	r4, r2
 8014a06:	2600      	movs	r6, #0
 8014a08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014a0c:	f1b9 0901 	subs.w	r9, r9, #1
 8014a10:	d505      	bpl.n	8014a1e <_fwalk_sglue+0x22>
 8014a12:	6824      	ldr	r4, [r4, #0]
 8014a14:	2c00      	cmp	r4, #0
 8014a16:	d1f7      	bne.n	8014a08 <_fwalk_sglue+0xc>
 8014a18:	4630      	mov	r0, r6
 8014a1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014a1e:	89ab      	ldrh	r3, [r5, #12]
 8014a20:	2b01      	cmp	r3, #1
 8014a22:	d907      	bls.n	8014a34 <_fwalk_sglue+0x38>
 8014a24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014a28:	3301      	adds	r3, #1
 8014a2a:	d003      	beq.n	8014a34 <_fwalk_sglue+0x38>
 8014a2c:	4629      	mov	r1, r5
 8014a2e:	4638      	mov	r0, r7
 8014a30:	47c0      	blx	r8
 8014a32:	4306      	orrs	r6, r0
 8014a34:	3568      	adds	r5, #104	@ 0x68
 8014a36:	e7e9      	b.n	8014a0c <_fwalk_sglue+0x10>

08014a38 <__sread>:
 8014a38:	b510      	push	{r4, lr}
 8014a3a:	460c      	mov	r4, r1
 8014a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014a40:	f000 f8ca 	bl	8014bd8 <_read_r>
 8014a44:	2800      	cmp	r0, #0
 8014a46:	bfab      	itete	ge
 8014a48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014a4a:	89a3      	ldrhlt	r3, [r4, #12]
 8014a4c:	181b      	addge	r3, r3, r0
 8014a4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014a52:	bfac      	ite	ge
 8014a54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014a56:	81a3      	strhlt	r3, [r4, #12]
 8014a58:	bd10      	pop	{r4, pc}

08014a5a <__swrite>:
 8014a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a5e:	461f      	mov	r7, r3
 8014a60:	898b      	ldrh	r3, [r1, #12]
 8014a62:	05db      	lsls	r3, r3, #23
 8014a64:	4605      	mov	r5, r0
 8014a66:	460c      	mov	r4, r1
 8014a68:	4616      	mov	r6, r2
 8014a6a:	d505      	bpl.n	8014a78 <__swrite+0x1e>
 8014a6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014a70:	2302      	movs	r3, #2
 8014a72:	2200      	movs	r2, #0
 8014a74:	f000 f89e 	bl	8014bb4 <_lseek_r>
 8014a78:	89a3      	ldrh	r3, [r4, #12]
 8014a7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014a7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014a82:	81a3      	strh	r3, [r4, #12]
 8014a84:	4632      	mov	r2, r6
 8014a86:	463b      	mov	r3, r7
 8014a88:	4628      	mov	r0, r5
 8014a8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014a8e:	f000 b8b5 	b.w	8014bfc <_write_r>

08014a92 <__sseek>:
 8014a92:	b510      	push	{r4, lr}
 8014a94:	460c      	mov	r4, r1
 8014a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014a9a:	f000 f88b 	bl	8014bb4 <_lseek_r>
 8014a9e:	1c43      	adds	r3, r0, #1
 8014aa0:	89a3      	ldrh	r3, [r4, #12]
 8014aa2:	bf15      	itete	ne
 8014aa4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014aa6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8014aaa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8014aae:	81a3      	strheq	r3, [r4, #12]
 8014ab0:	bf18      	it	ne
 8014ab2:	81a3      	strhne	r3, [r4, #12]
 8014ab4:	bd10      	pop	{r4, pc}

08014ab6 <__sclose>:
 8014ab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014aba:	f000 b80d 	b.w	8014ad8 <_close_r>

08014abe <memset>:
 8014abe:	4402      	add	r2, r0
 8014ac0:	4603      	mov	r3, r0
 8014ac2:	4293      	cmp	r3, r2
 8014ac4:	d100      	bne.n	8014ac8 <memset+0xa>
 8014ac6:	4770      	bx	lr
 8014ac8:	f803 1b01 	strb.w	r1, [r3], #1
 8014acc:	e7f9      	b.n	8014ac2 <memset+0x4>
	...

08014ad0 <_localeconv_r>:
 8014ad0:	4800      	ldr	r0, [pc, #0]	@ (8014ad4 <_localeconv_r+0x4>)
 8014ad2:	4770      	bx	lr
 8014ad4:	200001b0 	.word	0x200001b0

08014ad8 <_close_r>:
 8014ad8:	b538      	push	{r3, r4, r5, lr}
 8014ada:	4d06      	ldr	r5, [pc, #24]	@ (8014af4 <_close_r+0x1c>)
 8014adc:	2300      	movs	r3, #0
 8014ade:	4604      	mov	r4, r0
 8014ae0:	4608      	mov	r0, r1
 8014ae2:	602b      	str	r3, [r5, #0]
 8014ae4:	f7f3 f99e 	bl	8007e24 <_close>
 8014ae8:	1c43      	adds	r3, r0, #1
 8014aea:	d102      	bne.n	8014af2 <_close_r+0x1a>
 8014aec:	682b      	ldr	r3, [r5, #0]
 8014aee:	b103      	cbz	r3, 8014af2 <_close_r+0x1a>
 8014af0:	6023      	str	r3, [r4, #0]
 8014af2:	bd38      	pop	{r3, r4, r5, pc}
 8014af4:	20006de0 	.word	0x20006de0

08014af8 <_reclaim_reent>:
 8014af8:	4b2d      	ldr	r3, [pc, #180]	@ (8014bb0 <_reclaim_reent+0xb8>)
 8014afa:	681b      	ldr	r3, [r3, #0]
 8014afc:	4283      	cmp	r3, r0
 8014afe:	b570      	push	{r4, r5, r6, lr}
 8014b00:	4604      	mov	r4, r0
 8014b02:	d053      	beq.n	8014bac <_reclaim_reent+0xb4>
 8014b04:	69c3      	ldr	r3, [r0, #28]
 8014b06:	b31b      	cbz	r3, 8014b50 <_reclaim_reent+0x58>
 8014b08:	68db      	ldr	r3, [r3, #12]
 8014b0a:	b163      	cbz	r3, 8014b26 <_reclaim_reent+0x2e>
 8014b0c:	2500      	movs	r5, #0
 8014b0e:	69e3      	ldr	r3, [r4, #28]
 8014b10:	68db      	ldr	r3, [r3, #12]
 8014b12:	5959      	ldr	r1, [r3, r5]
 8014b14:	b9b1      	cbnz	r1, 8014b44 <_reclaim_reent+0x4c>
 8014b16:	3504      	adds	r5, #4
 8014b18:	2d80      	cmp	r5, #128	@ 0x80
 8014b1a:	d1f8      	bne.n	8014b0e <_reclaim_reent+0x16>
 8014b1c:	69e3      	ldr	r3, [r4, #28]
 8014b1e:	4620      	mov	r0, r4
 8014b20:	68d9      	ldr	r1, [r3, #12]
 8014b22:	f000 ff11 	bl	8015948 <_free_r>
 8014b26:	69e3      	ldr	r3, [r4, #28]
 8014b28:	6819      	ldr	r1, [r3, #0]
 8014b2a:	b111      	cbz	r1, 8014b32 <_reclaim_reent+0x3a>
 8014b2c:	4620      	mov	r0, r4
 8014b2e:	f000 ff0b 	bl	8015948 <_free_r>
 8014b32:	69e3      	ldr	r3, [r4, #28]
 8014b34:	689d      	ldr	r5, [r3, #8]
 8014b36:	b15d      	cbz	r5, 8014b50 <_reclaim_reent+0x58>
 8014b38:	4629      	mov	r1, r5
 8014b3a:	4620      	mov	r0, r4
 8014b3c:	682d      	ldr	r5, [r5, #0]
 8014b3e:	f000 ff03 	bl	8015948 <_free_r>
 8014b42:	e7f8      	b.n	8014b36 <_reclaim_reent+0x3e>
 8014b44:	680e      	ldr	r6, [r1, #0]
 8014b46:	4620      	mov	r0, r4
 8014b48:	f000 fefe 	bl	8015948 <_free_r>
 8014b4c:	4631      	mov	r1, r6
 8014b4e:	e7e1      	b.n	8014b14 <_reclaim_reent+0x1c>
 8014b50:	6961      	ldr	r1, [r4, #20]
 8014b52:	b111      	cbz	r1, 8014b5a <_reclaim_reent+0x62>
 8014b54:	4620      	mov	r0, r4
 8014b56:	f000 fef7 	bl	8015948 <_free_r>
 8014b5a:	69e1      	ldr	r1, [r4, #28]
 8014b5c:	b111      	cbz	r1, 8014b64 <_reclaim_reent+0x6c>
 8014b5e:	4620      	mov	r0, r4
 8014b60:	f000 fef2 	bl	8015948 <_free_r>
 8014b64:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014b66:	b111      	cbz	r1, 8014b6e <_reclaim_reent+0x76>
 8014b68:	4620      	mov	r0, r4
 8014b6a:	f000 feed 	bl	8015948 <_free_r>
 8014b6e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014b70:	b111      	cbz	r1, 8014b78 <_reclaim_reent+0x80>
 8014b72:	4620      	mov	r0, r4
 8014b74:	f000 fee8 	bl	8015948 <_free_r>
 8014b78:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8014b7a:	b111      	cbz	r1, 8014b82 <_reclaim_reent+0x8a>
 8014b7c:	4620      	mov	r0, r4
 8014b7e:	f000 fee3 	bl	8015948 <_free_r>
 8014b82:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014b84:	b111      	cbz	r1, 8014b8c <_reclaim_reent+0x94>
 8014b86:	4620      	mov	r0, r4
 8014b88:	f000 fede 	bl	8015948 <_free_r>
 8014b8c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8014b8e:	b111      	cbz	r1, 8014b96 <_reclaim_reent+0x9e>
 8014b90:	4620      	mov	r0, r4
 8014b92:	f000 fed9 	bl	8015948 <_free_r>
 8014b96:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014b98:	b111      	cbz	r1, 8014ba0 <_reclaim_reent+0xa8>
 8014b9a:	4620      	mov	r0, r4
 8014b9c:	f000 fed4 	bl	8015948 <_free_r>
 8014ba0:	6a23      	ldr	r3, [r4, #32]
 8014ba2:	b11b      	cbz	r3, 8014bac <_reclaim_reent+0xb4>
 8014ba4:	4620      	mov	r0, r4
 8014ba6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014baa:	4718      	bx	r3
 8014bac:	bd70      	pop	{r4, r5, r6, pc}
 8014bae:	bf00      	nop
 8014bb0:	20000070 	.word	0x20000070

08014bb4 <_lseek_r>:
 8014bb4:	b538      	push	{r3, r4, r5, lr}
 8014bb6:	4d07      	ldr	r5, [pc, #28]	@ (8014bd4 <_lseek_r+0x20>)
 8014bb8:	4604      	mov	r4, r0
 8014bba:	4608      	mov	r0, r1
 8014bbc:	4611      	mov	r1, r2
 8014bbe:	2200      	movs	r2, #0
 8014bc0:	602a      	str	r2, [r5, #0]
 8014bc2:	461a      	mov	r2, r3
 8014bc4:	f7f3 f955 	bl	8007e72 <_lseek>
 8014bc8:	1c43      	adds	r3, r0, #1
 8014bca:	d102      	bne.n	8014bd2 <_lseek_r+0x1e>
 8014bcc:	682b      	ldr	r3, [r5, #0]
 8014bce:	b103      	cbz	r3, 8014bd2 <_lseek_r+0x1e>
 8014bd0:	6023      	str	r3, [r4, #0]
 8014bd2:	bd38      	pop	{r3, r4, r5, pc}
 8014bd4:	20006de0 	.word	0x20006de0

08014bd8 <_read_r>:
 8014bd8:	b538      	push	{r3, r4, r5, lr}
 8014bda:	4d07      	ldr	r5, [pc, #28]	@ (8014bf8 <_read_r+0x20>)
 8014bdc:	4604      	mov	r4, r0
 8014bde:	4608      	mov	r0, r1
 8014be0:	4611      	mov	r1, r2
 8014be2:	2200      	movs	r2, #0
 8014be4:	602a      	str	r2, [r5, #0]
 8014be6:	461a      	mov	r2, r3
 8014be8:	f7f3 f8e3 	bl	8007db2 <_read>
 8014bec:	1c43      	adds	r3, r0, #1
 8014bee:	d102      	bne.n	8014bf6 <_read_r+0x1e>
 8014bf0:	682b      	ldr	r3, [r5, #0]
 8014bf2:	b103      	cbz	r3, 8014bf6 <_read_r+0x1e>
 8014bf4:	6023      	str	r3, [r4, #0]
 8014bf6:	bd38      	pop	{r3, r4, r5, pc}
 8014bf8:	20006de0 	.word	0x20006de0

08014bfc <_write_r>:
 8014bfc:	b538      	push	{r3, r4, r5, lr}
 8014bfe:	4d07      	ldr	r5, [pc, #28]	@ (8014c1c <_write_r+0x20>)
 8014c00:	4604      	mov	r4, r0
 8014c02:	4608      	mov	r0, r1
 8014c04:	4611      	mov	r1, r2
 8014c06:	2200      	movs	r2, #0
 8014c08:	602a      	str	r2, [r5, #0]
 8014c0a:	461a      	mov	r2, r3
 8014c0c:	f7f3 f8ee 	bl	8007dec <_write>
 8014c10:	1c43      	adds	r3, r0, #1
 8014c12:	d102      	bne.n	8014c1a <_write_r+0x1e>
 8014c14:	682b      	ldr	r3, [r5, #0]
 8014c16:	b103      	cbz	r3, 8014c1a <_write_r+0x1e>
 8014c18:	6023      	str	r3, [r4, #0]
 8014c1a:	bd38      	pop	{r3, r4, r5, pc}
 8014c1c:	20006de0 	.word	0x20006de0

08014c20 <__errno>:
 8014c20:	4b01      	ldr	r3, [pc, #4]	@ (8014c28 <__errno+0x8>)
 8014c22:	6818      	ldr	r0, [r3, #0]
 8014c24:	4770      	bx	lr
 8014c26:	bf00      	nop
 8014c28:	20000070 	.word	0x20000070

08014c2c <__libc_init_array>:
 8014c2c:	b570      	push	{r4, r5, r6, lr}
 8014c2e:	4d0d      	ldr	r5, [pc, #52]	@ (8014c64 <__libc_init_array+0x38>)
 8014c30:	4c0d      	ldr	r4, [pc, #52]	@ (8014c68 <__libc_init_array+0x3c>)
 8014c32:	1b64      	subs	r4, r4, r5
 8014c34:	10a4      	asrs	r4, r4, #2
 8014c36:	2600      	movs	r6, #0
 8014c38:	42a6      	cmp	r6, r4
 8014c3a:	d109      	bne.n	8014c50 <__libc_init_array+0x24>
 8014c3c:	4d0b      	ldr	r5, [pc, #44]	@ (8014c6c <__libc_init_array+0x40>)
 8014c3e:	4c0c      	ldr	r4, [pc, #48]	@ (8014c70 <__libc_init_array+0x44>)
 8014c40:	f001 ff64 	bl	8016b0c <_init>
 8014c44:	1b64      	subs	r4, r4, r5
 8014c46:	10a4      	asrs	r4, r4, #2
 8014c48:	2600      	movs	r6, #0
 8014c4a:	42a6      	cmp	r6, r4
 8014c4c:	d105      	bne.n	8014c5a <__libc_init_array+0x2e>
 8014c4e:	bd70      	pop	{r4, r5, r6, pc}
 8014c50:	f855 3b04 	ldr.w	r3, [r5], #4
 8014c54:	4798      	blx	r3
 8014c56:	3601      	adds	r6, #1
 8014c58:	e7ee      	b.n	8014c38 <__libc_init_array+0xc>
 8014c5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8014c5e:	4798      	blx	r3
 8014c60:	3601      	adds	r6, #1
 8014c62:	e7f2      	b.n	8014c4a <__libc_init_array+0x1e>
 8014c64:	08017044 	.word	0x08017044
 8014c68:	08017044 	.word	0x08017044
 8014c6c:	08017044 	.word	0x08017044
 8014c70:	08017048 	.word	0x08017048

08014c74 <__retarget_lock_init_recursive>:
 8014c74:	4770      	bx	lr

08014c76 <__retarget_lock_acquire_recursive>:
 8014c76:	4770      	bx	lr

08014c78 <__retarget_lock_release_recursive>:
 8014c78:	4770      	bx	lr

08014c7a <memcpy>:
 8014c7a:	440a      	add	r2, r1
 8014c7c:	4291      	cmp	r1, r2
 8014c7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8014c82:	d100      	bne.n	8014c86 <memcpy+0xc>
 8014c84:	4770      	bx	lr
 8014c86:	b510      	push	{r4, lr}
 8014c88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014c8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014c90:	4291      	cmp	r1, r2
 8014c92:	d1f9      	bne.n	8014c88 <memcpy+0xe>
 8014c94:	bd10      	pop	{r4, pc}

08014c96 <quorem>:
 8014c96:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c9a:	6903      	ldr	r3, [r0, #16]
 8014c9c:	690c      	ldr	r4, [r1, #16]
 8014c9e:	42a3      	cmp	r3, r4
 8014ca0:	4607      	mov	r7, r0
 8014ca2:	db7e      	blt.n	8014da2 <quorem+0x10c>
 8014ca4:	3c01      	subs	r4, #1
 8014ca6:	f101 0814 	add.w	r8, r1, #20
 8014caa:	00a3      	lsls	r3, r4, #2
 8014cac:	f100 0514 	add.w	r5, r0, #20
 8014cb0:	9300      	str	r3, [sp, #0]
 8014cb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014cb6:	9301      	str	r3, [sp, #4]
 8014cb8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014cbc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014cc0:	3301      	adds	r3, #1
 8014cc2:	429a      	cmp	r2, r3
 8014cc4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014cc8:	fbb2 f6f3 	udiv	r6, r2, r3
 8014ccc:	d32e      	bcc.n	8014d2c <quorem+0x96>
 8014cce:	f04f 0a00 	mov.w	sl, #0
 8014cd2:	46c4      	mov	ip, r8
 8014cd4:	46ae      	mov	lr, r5
 8014cd6:	46d3      	mov	fp, sl
 8014cd8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014cdc:	b298      	uxth	r0, r3
 8014cde:	fb06 a000 	mla	r0, r6, r0, sl
 8014ce2:	0c02      	lsrs	r2, r0, #16
 8014ce4:	0c1b      	lsrs	r3, r3, #16
 8014ce6:	fb06 2303 	mla	r3, r6, r3, r2
 8014cea:	f8de 2000 	ldr.w	r2, [lr]
 8014cee:	b280      	uxth	r0, r0
 8014cf0:	b292      	uxth	r2, r2
 8014cf2:	1a12      	subs	r2, r2, r0
 8014cf4:	445a      	add	r2, fp
 8014cf6:	f8de 0000 	ldr.w	r0, [lr]
 8014cfa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014cfe:	b29b      	uxth	r3, r3
 8014d00:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014d04:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014d08:	b292      	uxth	r2, r2
 8014d0a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8014d0e:	45e1      	cmp	r9, ip
 8014d10:	f84e 2b04 	str.w	r2, [lr], #4
 8014d14:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014d18:	d2de      	bcs.n	8014cd8 <quorem+0x42>
 8014d1a:	9b00      	ldr	r3, [sp, #0]
 8014d1c:	58eb      	ldr	r3, [r5, r3]
 8014d1e:	b92b      	cbnz	r3, 8014d2c <quorem+0x96>
 8014d20:	9b01      	ldr	r3, [sp, #4]
 8014d22:	3b04      	subs	r3, #4
 8014d24:	429d      	cmp	r5, r3
 8014d26:	461a      	mov	r2, r3
 8014d28:	d32f      	bcc.n	8014d8a <quorem+0xf4>
 8014d2a:	613c      	str	r4, [r7, #16]
 8014d2c:	4638      	mov	r0, r7
 8014d2e:	f001 f97d 	bl	801602c <__mcmp>
 8014d32:	2800      	cmp	r0, #0
 8014d34:	db25      	blt.n	8014d82 <quorem+0xec>
 8014d36:	4629      	mov	r1, r5
 8014d38:	2000      	movs	r0, #0
 8014d3a:	f858 2b04 	ldr.w	r2, [r8], #4
 8014d3e:	f8d1 c000 	ldr.w	ip, [r1]
 8014d42:	fa1f fe82 	uxth.w	lr, r2
 8014d46:	fa1f f38c 	uxth.w	r3, ip
 8014d4a:	eba3 030e 	sub.w	r3, r3, lr
 8014d4e:	4403      	add	r3, r0
 8014d50:	0c12      	lsrs	r2, r2, #16
 8014d52:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014d56:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014d5a:	b29b      	uxth	r3, r3
 8014d5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014d60:	45c1      	cmp	r9, r8
 8014d62:	f841 3b04 	str.w	r3, [r1], #4
 8014d66:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014d6a:	d2e6      	bcs.n	8014d3a <quorem+0xa4>
 8014d6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014d70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014d74:	b922      	cbnz	r2, 8014d80 <quorem+0xea>
 8014d76:	3b04      	subs	r3, #4
 8014d78:	429d      	cmp	r5, r3
 8014d7a:	461a      	mov	r2, r3
 8014d7c:	d30b      	bcc.n	8014d96 <quorem+0x100>
 8014d7e:	613c      	str	r4, [r7, #16]
 8014d80:	3601      	adds	r6, #1
 8014d82:	4630      	mov	r0, r6
 8014d84:	b003      	add	sp, #12
 8014d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d8a:	6812      	ldr	r2, [r2, #0]
 8014d8c:	3b04      	subs	r3, #4
 8014d8e:	2a00      	cmp	r2, #0
 8014d90:	d1cb      	bne.n	8014d2a <quorem+0x94>
 8014d92:	3c01      	subs	r4, #1
 8014d94:	e7c6      	b.n	8014d24 <quorem+0x8e>
 8014d96:	6812      	ldr	r2, [r2, #0]
 8014d98:	3b04      	subs	r3, #4
 8014d9a:	2a00      	cmp	r2, #0
 8014d9c:	d1ef      	bne.n	8014d7e <quorem+0xe8>
 8014d9e:	3c01      	subs	r4, #1
 8014da0:	e7ea      	b.n	8014d78 <quorem+0xe2>
 8014da2:	2000      	movs	r0, #0
 8014da4:	e7ee      	b.n	8014d84 <quorem+0xee>
	...

08014da8 <_dtoa_r>:
 8014da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014dac:	69c7      	ldr	r7, [r0, #28]
 8014dae:	b097      	sub	sp, #92	@ 0x5c
 8014db0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8014db4:	ec55 4b10 	vmov	r4, r5, d0
 8014db8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8014dba:	9107      	str	r1, [sp, #28]
 8014dbc:	4681      	mov	r9, r0
 8014dbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8014dc0:	9311      	str	r3, [sp, #68]	@ 0x44
 8014dc2:	b97f      	cbnz	r7, 8014de4 <_dtoa_r+0x3c>
 8014dc4:	2010      	movs	r0, #16
 8014dc6:	f000 fe09 	bl	80159dc <malloc>
 8014dca:	4602      	mov	r2, r0
 8014dcc:	f8c9 001c 	str.w	r0, [r9, #28]
 8014dd0:	b920      	cbnz	r0, 8014ddc <_dtoa_r+0x34>
 8014dd2:	4ba9      	ldr	r3, [pc, #676]	@ (8015078 <_dtoa_r+0x2d0>)
 8014dd4:	21ef      	movs	r1, #239	@ 0xef
 8014dd6:	48a9      	ldr	r0, [pc, #676]	@ (801507c <_dtoa_r+0x2d4>)
 8014dd8:	f001 faec 	bl	80163b4 <__assert_func>
 8014ddc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014de0:	6007      	str	r7, [r0, #0]
 8014de2:	60c7      	str	r7, [r0, #12]
 8014de4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014de8:	6819      	ldr	r1, [r3, #0]
 8014dea:	b159      	cbz	r1, 8014e04 <_dtoa_r+0x5c>
 8014dec:	685a      	ldr	r2, [r3, #4]
 8014dee:	604a      	str	r2, [r1, #4]
 8014df0:	2301      	movs	r3, #1
 8014df2:	4093      	lsls	r3, r2
 8014df4:	608b      	str	r3, [r1, #8]
 8014df6:	4648      	mov	r0, r9
 8014df8:	f000 fee6 	bl	8015bc8 <_Bfree>
 8014dfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014e00:	2200      	movs	r2, #0
 8014e02:	601a      	str	r2, [r3, #0]
 8014e04:	1e2b      	subs	r3, r5, #0
 8014e06:	bfb9      	ittee	lt
 8014e08:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014e0c:	9305      	strlt	r3, [sp, #20]
 8014e0e:	2300      	movge	r3, #0
 8014e10:	6033      	strge	r3, [r6, #0]
 8014e12:	9f05      	ldr	r7, [sp, #20]
 8014e14:	4b9a      	ldr	r3, [pc, #616]	@ (8015080 <_dtoa_r+0x2d8>)
 8014e16:	bfbc      	itt	lt
 8014e18:	2201      	movlt	r2, #1
 8014e1a:	6032      	strlt	r2, [r6, #0]
 8014e1c:	43bb      	bics	r3, r7
 8014e1e:	d112      	bne.n	8014e46 <_dtoa_r+0x9e>
 8014e20:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014e22:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014e26:	6013      	str	r3, [r2, #0]
 8014e28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014e2c:	4323      	orrs	r3, r4
 8014e2e:	f000 855a 	beq.w	80158e6 <_dtoa_r+0xb3e>
 8014e32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014e34:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8015094 <_dtoa_r+0x2ec>
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	f000 855c 	beq.w	80158f6 <_dtoa_r+0xb4e>
 8014e3e:	f10a 0303 	add.w	r3, sl, #3
 8014e42:	f000 bd56 	b.w	80158f2 <_dtoa_r+0xb4a>
 8014e46:	ed9d 7b04 	vldr	d7, [sp, #16]
 8014e4a:	2200      	movs	r2, #0
 8014e4c:	ec51 0b17 	vmov	r0, r1, d7
 8014e50:	2300      	movs	r3, #0
 8014e52:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8014e56:	f7eb fe5f 	bl	8000b18 <__aeabi_dcmpeq>
 8014e5a:	4680      	mov	r8, r0
 8014e5c:	b158      	cbz	r0, 8014e76 <_dtoa_r+0xce>
 8014e5e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014e60:	2301      	movs	r3, #1
 8014e62:	6013      	str	r3, [r2, #0]
 8014e64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014e66:	b113      	cbz	r3, 8014e6e <_dtoa_r+0xc6>
 8014e68:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8014e6a:	4b86      	ldr	r3, [pc, #536]	@ (8015084 <_dtoa_r+0x2dc>)
 8014e6c:	6013      	str	r3, [r2, #0]
 8014e6e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8015098 <_dtoa_r+0x2f0>
 8014e72:	f000 bd40 	b.w	80158f6 <_dtoa_r+0xb4e>
 8014e76:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8014e7a:	aa14      	add	r2, sp, #80	@ 0x50
 8014e7c:	a915      	add	r1, sp, #84	@ 0x54
 8014e7e:	4648      	mov	r0, r9
 8014e80:	f001 f984 	bl	801618c <__d2b>
 8014e84:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014e88:	9002      	str	r0, [sp, #8]
 8014e8a:	2e00      	cmp	r6, #0
 8014e8c:	d078      	beq.n	8014f80 <_dtoa_r+0x1d8>
 8014e8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014e90:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8014e94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014e98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014e9c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014ea0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8014ea4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014ea8:	4619      	mov	r1, r3
 8014eaa:	2200      	movs	r2, #0
 8014eac:	4b76      	ldr	r3, [pc, #472]	@ (8015088 <_dtoa_r+0x2e0>)
 8014eae:	f7eb fa13 	bl	80002d8 <__aeabi_dsub>
 8014eb2:	a36b      	add	r3, pc, #428	@ (adr r3, 8015060 <_dtoa_r+0x2b8>)
 8014eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014eb8:	f7eb fbc6 	bl	8000648 <__aeabi_dmul>
 8014ebc:	a36a      	add	r3, pc, #424	@ (adr r3, 8015068 <_dtoa_r+0x2c0>)
 8014ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ec2:	f7eb fa0b 	bl	80002dc <__adddf3>
 8014ec6:	4604      	mov	r4, r0
 8014ec8:	4630      	mov	r0, r6
 8014eca:	460d      	mov	r5, r1
 8014ecc:	f7eb fb52 	bl	8000574 <__aeabi_i2d>
 8014ed0:	a367      	add	r3, pc, #412	@ (adr r3, 8015070 <_dtoa_r+0x2c8>)
 8014ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ed6:	f7eb fbb7 	bl	8000648 <__aeabi_dmul>
 8014eda:	4602      	mov	r2, r0
 8014edc:	460b      	mov	r3, r1
 8014ede:	4620      	mov	r0, r4
 8014ee0:	4629      	mov	r1, r5
 8014ee2:	f7eb f9fb 	bl	80002dc <__adddf3>
 8014ee6:	4604      	mov	r4, r0
 8014ee8:	460d      	mov	r5, r1
 8014eea:	f7eb fe5d 	bl	8000ba8 <__aeabi_d2iz>
 8014eee:	2200      	movs	r2, #0
 8014ef0:	4607      	mov	r7, r0
 8014ef2:	2300      	movs	r3, #0
 8014ef4:	4620      	mov	r0, r4
 8014ef6:	4629      	mov	r1, r5
 8014ef8:	f7eb fe18 	bl	8000b2c <__aeabi_dcmplt>
 8014efc:	b140      	cbz	r0, 8014f10 <_dtoa_r+0x168>
 8014efe:	4638      	mov	r0, r7
 8014f00:	f7eb fb38 	bl	8000574 <__aeabi_i2d>
 8014f04:	4622      	mov	r2, r4
 8014f06:	462b      	mov	r3, r5
 8014f08:	f7eb fe06 	bl	8000b18 <__aeabi_dcmpeq>
 8014f0c:	b900      	cbnz	r0, 8014f10 <_dtoa_r+0x168>
 8014f0e:	3f01      	subs	r7, #1
 8014f10:	2f16      	cmp	r7, #22
 8014f12:	d852      	bhi.n	8014fba <_dtoa_r+0x212>
 8014f14:	4b5d      	ldr	r3, [pc, #372]	@ (801508c <_dtoa_r+0x2e4>)
 8014f16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014f22:	f7eb fe03 	bl	8000b2c <__aeabi_dcmplt>
 8014f26:	2800      	cmp	r0, #0
 8014f28:	d049      	beq.n	8014fbe <_dtoa_r+0x216>
 8014f2a:	3f01      	subs	r7, #1
 8014f2c:	2300      	movs	r3, #0
 8014f2e:	9310      	str	r3, [sp, #64]	@ 0x40
 8014f30:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014f32:	1b9b      	subs	r3, r3, r6
 8014f34:	1e5a      	subs	r2, r3, #1
 8014f36:	bf45      	ittet	mi
 8014f38:	f1c3 0301 	rsbmi	r3, r3, #1
 8014f3c:	9300      	strmi	r3, [sp, #0]
 8014f3e:	2300      	movpl	r3, #0
 8014f40:	2300      	movmi	r3, #0
 8014f42:	9206      	str	r2, [sp, #24]
 8014f44:	bf54      	ite	pl
 8014f46:	9300      	strpl	r3, [sp, #0]
 8014f48:	9306      	strmi	r3, [sp, #24]
 8014f4a:	2f00      	cmp	r7, #0
 8014f4c:	db39      	blt.n	8014fc2 <_dtoa_r+0x21a>
 8014f4e:	9b06      	ldr	r3, [sp, #24]
 8014f50:	970d      	str	r7, [sp, #52]	@ 0x34
 8014f52:	443b      	add	r3, r7
 8014f54:	9306      	str	r3, [sp, #24]
 8014f56:	2300      	movs	r3, #0
 8014f58:	9308      	str	r3, [sp, #32]
 8014f5a:	9b07      	ldr	r3, [sp, #28]
 8014f5c:	2b09      	cmp	r3, #9
 8014f5e:	d863      	bhi.n	8015028 <_dtoa_r+0x280>
 8014f60:	2b05      	cmp	r3, #5
 8014f62:	bfc4      	itt	gt
 8014f64:	3b04      	subgt	r3, #4
 8014f66:	9307      	strgt	r3, [sp, #28]
 8014f68:	9b07      	ldr	r3, [sp, #28]
 8014f6a:	f1a3 0302 	sub.w	r3, r3, #2
 8014f6e:	bfcc      	ite	gt
 8014f70:	2400      	movgt	r4, #0
 8014f72:	2401      	movle	r4, #1
 8014f74:	2b03      	cmp	r3, #3
 8014f76:	d863      	bhi.n	8015040 <_dtoa_r+0x298>
 8014f78:	e8df f003 	tbb	[pc, r3]
 8014f7c:	2b375452 	.word	0x2b375452
 8014f80:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8014f84:	441e      	add	r6, r3
 8014f86:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8014f8a:	2b20      	cmp	r3, #32
 8014f8c:	bfc1      	itttt	gt
 8014f8e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014f92:	409f      	lslgt	r7, r3
 8014f94:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014f98:	fa24 f303 	lsrgt.w	r3, r4, r3
 8014f9c:	bfd6      	itet	le
 8014f9e:	f1c3 0320 	rsble	r3, r3, #32
 8014fa2:	ea47 0003 	orrgt.w	r0, r7, r3
 8014fa6:	fa04 f003 	lslle.w	r0, r4, r3
 8014faa:	f7eb fad3 	bl	8000554 <__aeabi_ui2d>
 8014fae:	2201      	movs	r2, #1
 8014fb0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8014fb4:	3e01      	subs	r6, #1
 8014fb6:	9212      	str	r2, [sp, #72]	@ 0x48
 8014fb8:	e776      	b.n	8014ea8 <_dtoa_r+0x100>
 8014fba:	2301      	movs	r3, #1
 8014fbc:	e7b7      	b.n	8014f2e <_dtoa_r+0x186>
 8014fbe:	9010      	str	r0, [sp, #64]	@ 0x40
 8014fc0:	e7b6      	b.n	8014f30 <_dtoa_r+0x188>
 8014fc2:	9b00      	ldr	r3, [sp, #0]
 8014fc4:	1bdb      	subs	r3, r3, r7
 8014fc6:	9300      	str	r3, [sp, #0]
 8014fc8:	427b      	negs	r3, r7
 8014fca:	9308      	str	r3, [sp, #32]
 8014fcc:	2300      	movs	r3, #0
 8014fce:	930d      	str	r3, [sp, #52]	@ 0x34
 8014fd0:	e7c3      	b.n	8014f5a <_dtoa_r+0x1b2>
 8014fd2:	2301      	movs	r3, #1
 8014fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8014fd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014fd8:	eb07 0b03 	add.w	fp, r7, r3
 8014fdc:	f10b 0301 	add.w	r3, fp, #1
 8014fe0:	2b01      	cmp	r3, #1
 8014fe2:	9303      	str	r3, [sp, #12]
 8014fe4:	bfb8      	it	lt
 8014fe6:	2301      	movlt	r3, #1
 8014fe8:	e006      	b.n	8014ff8 <_dtoa_r+0x250>
 8014fea:	2301      	movs	r3, #1
 8014fec:	9309      	str	r3, [sp, #36]	@ 0x24
 8014fee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014ff0:	2b00      	cmp	r3, #0
 8014ff2:	dd28      	ble.n	8015046 <_dtoa_r+0x29e>
 8014ff4:	469b      	mov	fp, r3
 8014ff6:	9303      	str	r3, [sp, #12]
 8014ff8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8014ffc:	2100      	movs	r1, #0
 8014ffe:	2204      	movs	r2, #4
 8015000:	f102 0514 	add.w	r5, r2, #20
 8015004:	429d      	cmp	r5, r3
 8015006:	d926      	bls.n	8015056 <_dtoa_r+0x2ae>
 8015008:	6041      	str	r1, [r0, #4]
 801500a:	4648      	mov	r0, r9
 801500c:	f000 fd9c 	bl	8015b48 <_Balloc>
 8015010:	4682      	mov	sl, r0
 8015012:	2800      	cmp	r0, #0
 8015014:	d142      	bne.n	801509c <_dtoa_r+0x2f4>
 8015016:	4b1e      	ldr	r3, [pc, #120]	@ (8015090 <_dtoa_r+0x2e8>)
 8015018:	4602      	mov	r2, r0
 801501a:	f240 11af 	movw	r1, #431	@ 0x1af
 801501e:	e6da      	b.n	8014dd6 <_dtoa_r+0x2e>
 8015020:	2300      	movs	r3, #0
 8015022:	e7e3      	b.n	8014fec <_dtoa_r+0x244>
 8015024:	2300      	movs	r3, #0
 8015026:	e7d5      	b.n	8014fd4 <_dtoa_r+0x22c>
 8015028:	2401      	movs	r4, #1
 801502a:	2300      	movs	r3, #0
 801502c:	9307      	str	r3, [sp, #28]
 801502e:	9409      	str	r4, [sp, #36]	@ 0x24
 8015030:	f04f 3bff 	mov.w	fp, #4294967295
 8015034:	2200      	movs	r2, #0
 8015036:	f8cd b00c 	str.w	fp, [sp, #12]
 801503a:	2312      	movs	r3, #18
 801503c:	920c      	str	r2, [sp, #48]	@ 0x30
 801503e:	e7db      	b.n	8014ff8 <_dtoa_r+0x250>
 8015040:	2301      	movs	r3, #1
 8015042:	9309      	str	r3, [sp, #36]	@ 0x24
 8015044:	e7f4      	b.n	8015030 <_dtoa_r+0x288>
 8015046:	f04f 0b01 	mov.w	fp, #1
 801504a:	f8cd b00c 	str.w	fp, [sp, #12]
 801504e:	465b      	mov	r3, fp
 8015050:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015054:	e7d0      	b.n	8014ff8 <_dtoa_r+0x250>
 8015056:	3101      	adds	r1, #1
 8015058:	0052      	lsls	r2, r2, #1
 801505a:	e7d1      	b.n	8015000 <_dtoa_r+0x258>
 801505c:	f3af 8000 	nop.w
 8015060:	636f4361 	.word	0x636f4361
 8015064:	3fd287a7 	.word	0x3fd287a7
 8015068:	8b60c8b3 	.word	0x8b60c8b3
 801506c:	3fc68a28 	.word	0x3fc68a28
 8015070:	509f79fb 	.word	0x509f79fb
 8015074:	3fd34413 	.word	0x3fd34413
 8015078:	08016d05 	.word	0x08016d05
 801507c:	08016d1c 	.word	0x08016d1c
 8015080:	7ff00000 	.word	0x7ff00000
 8015084:	08016cd5 	.word	0x08016cd5
 8015088:	3ff80000 	.word	0x3ff80000
 801508c:	08016e70 	.word	0x08016e70
 8015090:	08016d74 	.word	0x08016d74
 8015094:	08016d01 	.word	0x08016d01
 8015098:	08016cd4 	.word	0x08016cd4
 801509c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80150a0:	6018      	str	r0, [r3, #0]
 80150a2:	9b03      	ldr	r3, [sp, #12]
 80150a4:	2b0e      	cmp	r3, #14
 80150a6:	f200 80a1 	bhi.w	80151ec <_dtoa_r+0x444>
 80150aa:	2c00      	cmp	r4, #0
 80150ac:	f000 809e 	beq.w	80151ec <_dtoa_r+0x444>
 80150b0:	2f00      	cmp	r7, #0
 80150b2:	dd33      	ble.n	801511c <_dtoa_r+0x374>
 80150b4:	4b9c      	ldr	r3, [pc, #624]	@ (8015328 <_dtoa_r+0x580>)
 80150b6:	f007 020f 	and.w	r2, r7, #15
 80150ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80150be:	ed93 7b00 	vldr	d7, [r3]
 80150c2:	05f8      	lsls	r0, r7, #23
 80150c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80150c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80150cc:	d516      	bpl.n	80150fc <_dtoa_r+0x354>
 80150ce:	4b97      	ldr	r3, [pc, #604]	@ (801532c <_dtoa_r+0x584>)
 80150d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80150d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80150d8:	f7eb fbe0 	bl	800089c <__aeabi_ddiv>
 80150dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80150e0:	f004 040f 	and.w	r4, r4, #15
 80150e4:	2603      	movs	r6, #3
 80150e6:	4d91      	ldr	r5, [pc, #580]	@ (801532c <_dtoa_r+0x584>)
 80150e8:	b954      	cbnz	r4, 8015100 <_dtoa_r+0x358>
 80150ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80150ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80150f2:	f7eb fbd3 	bl	800089c <__aeabi_ddiv>
 80150f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80150fa:	e028      	b.n	801514e <_dtoa_r+0x3a6>
 80150fc:	2602      	movs	r6, #2
 80150fe:	e7f2      	b.n	80150e6 <_dtoa_r+0x33e>
 8015100:	07e1      	lsls	r1, r4, #31
 8015102:	d508      	bpl.n	8015116 <_dtoa_r+0x36e>
 8015104:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015108:	e9d5 2300 	ldrd	r2, r3, [r5]
 801510c:	f7eb fa9c 	bl	8000648 <__aeabi_dmul>
 8015110:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015114:	3601      	adds	r6, #1
 8015116:	1064      	asrs	r4, r4, #1
 8015118:	3508      	adds	r5, #8
 801511a:	e7e5      	b.n	80150e8 <_dtoa_r+0x340>
 801511c:	f000 80af 	beq.w	801527e <_dtoa_r+0x4d6>
 8015120:	427c      	negs	r4, r7
 8015122:	4b81      	ldr	r3, [pc, #516]	@ (8015328 <_dtoa_r+0x580>)
 8015124:	4d81      	ldr	r5, [pc, #516]	@ (801532c <_dtoa_r+0x584>)
 8015126:	f004 020f 	and.w	r2, r4, #15
 801512a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801512e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015132:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015136:	f7eb fa87 	bl	8000648 <__aeabi_dmul>
 801513a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801513e:	1124      	asrs	r4, r4, #4
 8015140:	2300      	movs	r3, #0
 8015142:	2602      	movs	r6, #2
 8015144:	2c00      	cmp	r4, #0
 8015146:	f040 808f 	bne.w	8015268 <_dtoa_r+0x4c0>
 801514a:	2b00      	cmp	r3, #0
 801514c:	d1d3      	bne.n	80150f6 <_dtoa_r+0x34e>
 801514e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015150:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015154:	2b00      	cmp	r3, #0
 8015156:	f000 8094 	beq.w	8015282 <_dtoa_r+0x4da>
 801515a:	4b75      	ldr	r3, [pc, #468]	@ (8015330 <_dtoa_r+0x588>)
 801515c:	2200      	movs	r2, #0
 801515e:	4620      	mov	r0, r4
 8015160:	4629      	mov	r1, r5
 8015162:	f7eb fce3 	bl	8000b2c <__aeabi_dcmplt>
 8015166:	2800      	cmp	r0, #0
 8015168:	f000 808b 	beq.w	8015282 <_dtoa_r+0x4da>
 801516c:	9b03      	ldr	r3, [sp, #12]
 801516e:	2b00      	cmp	r3, #0
 8015170:	f000 8087 	beq.w	8015282 <_dtoa_r+0x4da>
 8015174:	f1bb 0f00 	cmp.w	fp, #0
 8015178:	dd34      	ble.n	80151e4 <_dtoa_r+0x43c>
 801517a:	4620      	mov	r0, r4
 801517c:	4b6d      	ldr	r3, [pc, #436]	@ (8015334 <_dtoa_r+0x58c>)
 801517e:	2200      	movs	r2, #0
 8015180:	4629      	mov	r1, r5
 8015182:	f7eb fa61 	bl	8000648 <__aeabi_dmul>
 8015186:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801518a:	f107 38ff 	add.w	r8, r7, #4294967295
 801518e:	3601      	adds	r6, #1
 8015190:	465c      	mov	r4, fp
 8015192:	4630      	mov	r0, r6
 8015194:	f7eb f9ee 	bl	8000574 <__aeabi_i2d>
 8015198:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801519c:	f7eb fa54 	bl	8000648 <__aeabi_dmul>
 80151a0:	4b65      	ldr	r3, [pc, #404]	@ (8015338 <_dtoa_r+0x590>)
 80151a2:	2200      	movs	r2, #0
 80151a4:	f7eb f89a 	bl	80002dc <__adddf3>
 80151a8:	4605      	mov	r5, r0
 80151aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80151ae:	2c00      	cmp	r4, #0
 80151b0:	d16a      	bne.n	8015288 <_dtoa_r+0x4e0>
 80151b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80151b6:	4b61      	ldr	r3, [pc, #388]	@ (801533c <_dtoa_r+0x594>)
 80151b8:	2200      	movs	r2, #0
 80151ba:	f7eb f88d 	bl	80002d8 <__aeabi_dsub>
 80151be:	4602      	mov	r2, r0
 80151c0:	460b      	mov	r3, r1
 80151c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80151c6:	462a      	mov	r2, r5
 80151c8:	4633      	mov	r3, r6
 80151ca:	f7eb fccd 	bl	8000b68 <__aeabi_dcmpgt>
 80151ce:	2800      	cmp	r0, #0
 80151d0:	f040 8298 	bne.w	8015704 <_dtoa_r+0x95c>
 80151d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80151d8:	462a      	mov	r2, r5
 80151da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80151de:	f7eb fca5 	bl	8000b2c <__aeabi_dcmplt>
 80151e2:	bb38      	cbnz	r0, 8015234 <_dtoa_r+0x48c>
 80151e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80151e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80151ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80151ee:	2b00      	cmp	r3, #0
 80151f0:	f2c0 8157 	blt.w	80154a2 <_dtoa_r+0x6fa>
 80151f4:	2f0e      	cmp	r7, #14
 80151f6:	f300 8154 	bgt.w	80154a2 <_dtoa_r+0x6fa>
 80151fa:	4b4b      	ldr	r3, [pc, #300]	@ (8015328 <_dtoa_r+0x580>)
 80151fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015200:	ed93 7b00 	vldr	d7, [r3]
 8015204:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015206:	2b00      	cmp	r3, #0
 8015208:	ed8d 7b00 	vstr	d7, [sp]
 801520c:	f280 80e5 	bge.w	80153da <_dtoa_r+0x632>
 8015210:	9b03      	ldr	r3, [sp, #12]
 8015212:	2b00      	cmp	r3, #0
 8015214:	f300 80e1 	bgt.w	80153da <_dtoa_r+0x632>
 8015218:	d10c      	bne.n	8015234 <_dtoa_r+0x48c>
 801521a:	4b48      	ldr	r3, [pc, #288]	@ (801533c <_dtoa_r+0x594>)
 801521c:	2200      	movs	r2, #0
 801521e:	ec51 0b17 	vmov	r0, r1, d7
 8015222:	f7eb fa11 	bl	8000648 <__aeabi_dmul>
 8015226:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801522a:	f7eb fc93 	bl	8000b54 <__aeabi_dcmpge>
 801522e:	2800      	cmp	r0, #0
 8015230:	f000 8266 	beq.w	8015700 <_dtoa_r+0x958>
 8015234:	2400      	movs	r4, #0
 8015236:	4625      	mov	r5, r4
 8015238:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801523a:	4656      	mov	r6, sl
 801523c:	ea6f 0803 	mvn.w	r8, r3
 8015240:	2700      	movs	r7, #0
 8015242:	4621      	mov	r1, r4
 8015244:	4648      	mov	r0, r9
 8015246:	f000 fcbf 	bl	8015bc8 <_Bfree>
 801524a:	2d00      	cmp	r5, #0
 801524c:	f000 80bd 	beq.w	80153ca <_dtoa_r+0x622>
 8015250:	b12f      	cbz	r7, 801525e <_dtoa_r+0x4b6>
 8015252:	42af      	cmp	r7, r5
 8015254:	d003      	beq.n	801525e <_dtoa_r+0x4b6>
 8015256:	4639      	mov	r1, r7
 8015258:	4648      	mov	r0, r9
 801525a:	f000 fcb5 	bl	8015bc8 <_Bfree>
 801525e:	4629      	mov	r1, r5
 8015260:	4648      	mov	r0, r9
 8015262:	f000 fcb1 	bl	8015bc8 <_Bfree>
 8015266:	e0b0      	b.n	80153ca <_dtoa_r+0x622>
 8015268:	07e2      	lsls	r2, r4, #31
 801526a:	d505      	bpl.n	8015278 <_dtoa_r+0x4d0>
 801526c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015270:	f7eb f9ea 	bl	8000648 <__aeabi_dmul>
 8015274:	3601      	adds	r6, #1
 8015276:	2301      	movs	r3, #1
 8015278:	1064      	asrs	r4, r4, #1
 801527a:	3508      	adds	r5, #8
 801527c:	e762      	b.n	8015144 <_dtoa_r+0x39c>
 801527e:	2602      	movs	r6, #2
 8015280:	e765      	b.n	801514e <_dtoa_r+0x3a6>
 8015282:	9c03      	ldr	r4, [sp, #12]
 8015284:	46b8      	mov	r8, r7
 8015286:	e784      	b.n	8015192 <_dtoa_r+0x3ea>
 8015288:	4b27      	ldr	r3, [pc, #156]	@ (8015328 <_dtoa_r+0x580>)
 801528a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801528c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015290:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015294:	4454      	add	r4, sl
 8015296:	2900      	cmp	r1, #0
 8015298:	d054      	beq.n	8015344 <_dtoa_r+0x59c>
 801529a:	4929      	ldr	r1, [pc, #164]	@ (8015340 <_dtoa_r+0x598>)
 801529c:	2000      	movs	r0, #0
 801529e:	f7eb fafd 	bl	800089c <__aeabi_ddiv>
 80152a2:	4633      	mov	r3, r6
 80152a4:	462a      	mov	r2, r5
 80152a6:	f7eb f817 	bl	80002d8 <__aeabi_dsub>
 80152aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80152ae:	4656      	mov	r6, sl
 80152b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80152b4:	f7eb fc78 	bl	8000ba8 <__aeabi_d2iz>
 80152b8:	4605      	mov	r5, r0
 80152ba:	f7eb f95b 	bl	8000574 <__aeabi_i2d>
 80152be:	4602      	mov	r2, r0
 80152c0:	460b      	mov	r3, r1
 80152c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80152c6:	f7eb f807 	bl	80002d8 <__aeabi_dsub>
 80152ca:	3530      	adds	r5, #48	@ 0x30
 80152cc:	4602      	mov	r2, r0
 80152ce:	460b      	mov	r3, r1
 80152d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80152d4:	f806 5b01 	strb.w	r5, [r6], #1
 80152d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80152dc:	f7eb fc26 	bl	8000b2c <__aeabi_dcmplt>
 80152e0:	2800      	cmp	r0, #0
 80152e2:	d172      	bne.n	80153ca <_dtoa_r+0x622>
 80152e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80152e8:	4911      	ldr	r1, [pc, #68]	@ (8015330 <_dtoa_r+0x588>)
 80152ea:	2000      	movs	r0, #0
 80152ec:	f7ea fff4 	bl	80002d8 <__aeabi_dsub>
 80152f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80152f4:	f7eb fc1a 	bl	8000b2c <__aeabi_dcmplt>
 80152f8:	2800      	cmp	r0, #0
 80152fa:	f040 80b4 	bne.w	8015466 <_dtoa_r+0x6be>
 80152fe:	42a6      	cmp	r6, r4
 8015300:	f43f af70 	beq.w	80151e4 <_dtoa_r+0x43c>
 8015304:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015308:	4b0a      	ldr	r3, [pc, #40]	@ (8015334 <_dtoa_r+0x58c>)
 801530a:	2200      	movs	r2, #0
 801530c:	f7eb f99c 	bl	8000648 <__aeabi_dmul>
 8015310:	4b08      	ldr	r3, [pc, #32]	@ (8015334 <_dtoa_r+0x58c>)
 8015312:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015316:	2200      	movs	r2, #0
 8015318:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801531c:	f7eb f994 	bl	8000648 <__aeabi_dmul>
 8015320:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015324:	e7c4      	b.n	80152b0 <_dtoa_r+0x508>
 8015326:	bf00      	nop
 8015328:	08016e70 	.word	0x08016e70
 801532c:	08016e48 	.word	0x08016e48
 8015330:	3ff00000 	.word	0x3ff00000
 8015334:	40240000 	.word	0x40240000
 8015338:	401c0000 	.word	0x401c0000
 801533c:	40140000 	.word	0x40140000
 8015340:	3fe00000 	.word	0x3fe00000
 8015344:	4631      	mov	r1, r6
 8015346:	4628      	mov	r0, r5
 8015348:	f7eb f97e 	bl	8000648 <__aeabi_dmul>
 801534c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015350:	9413      	str	r4, [sp, #76]	@ 0x4c
 8015352:	4656      	mov	r6, sl
 8015354:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015358:	f7eb fc26 	bl	8000ba8 <__aeabi_d2iz>
 801535c:	4605      	mov	r5, r0
 801535e:	f7eb f909 	bl	8000574 <__aeabi_i2d>
 8015362:	4602      	mov	r2, r0
 8015364:	460b      	mov	r3, r1
 8015366:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801536a:	f7ea ffb5 	bl	80002d8 <__aeabi_dsub>
 801536e:	3530      	adds	r5, #48	@ 0x30
 8015370:	f806 5b01 	strb.w	r5, [r6], #1
 8015374:	4602      	mov	r2, r0
 8015376:	460b      	mov	r3, r1
 8015378:	42a6      	cmp	r6, r4
 801537a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801537e:	f04f 0200 	mov.w	r2, #0
 8015382:	d124      	bne.n	80153ce <_dtoa_r+0x626>
 8015384:	4baf      	ldr	r3, [pc, #700]	@ (8015644 <_dtoa_r+0x89c>)
 8015386:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801538a:	f7ea ffa7 	bl	80002dc <__adddf3>
 801538e:	4602      	mov	r2, r0
 8015390:	460b      	mov	r3, r1
 8015392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015396:	f7eb fbe7 	bl	8000b68 <__aeabi_dcmpgt>
 801539a:	2800      	cmp	r0, #0
 801539c:	d163      	bne.n	8015466 <_dtoa_r+0x6be>
 801539e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80153a2:	49a8      	ldr	r1, [pc, #672]	@ (8015644 <_dtoa_r+0x89c>)
 80153a4:	2000      	movs	r0, #0
 80153a6:	f7ea ff97 	bl	80002d8 <__aeabi_dsub>
 80153aa:	4602      	mov	r2, r0
 80153ac:	460b      	mov	r3, r1
 80153ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80153b2:	f7eb fbbb 	bl	8000b2c <__aeabi_dcmplt>
 80153b6:	2800      	cmp	r0, #0
 80153b8:	f43f af14 	beq.w	80151e4 <_dtoa_r+0x43c>
 80153bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80153be:	1e73      	subs	r3, r6, #1
 80153c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80153c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80153c6:	2b30      	cmp	r3, #48	@ 0x30
 80153c8:	d0f8      	beq.n	80153bc <_dtoa_r+0x614>
 80153ca:	4647      	mov	r7, r8
 80153cc:	e03b      	b.n	8015446 <_dtoa_r+0x69e>
 80153ce:	4b9e      	ldr	r3, [pc, #632]	@ (8015648 <_dtoa_r+0x8a0>)
 80153d0:	f7eb f93a 	bl	8000648 <__aeabi_dmul>
 80153d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80153d8:	e7bc      	b.n	8015354 <_dtoa_r+0x5ac>
 80153da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80153de:	4656      	mov	r6, sl
 80153e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80153e4:	4620      	mov	r0, r4
 80153e6:	4629      	mov	r1, r5
 80153e8:	f7eb fa58 	bl	800089c <__aeabi_ddiv>
 80153ec:	f7eb fbdc 	bl	8000ba8 <__aeabi_d2iz>
 80153f0:	4680      	mov	r8, r0
 80153f2:	f7eb f8bf 	bl	8000574 <__aeabi_i2d>
 80153f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80153fa:	f7eb f925 	bl	8000648 <__aeabi_dmul>
 80153fe:	4602      	mov	r2, r0
 8015400:	460b      	mov	r3, r1
 8015402:	4620      	mov	r0, r4
 8015404:	4629      	mov	r1, r5
 8015406:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801540a:	f7ea ff65 	bl	80002d8 <__aeabi_dsub>
 801540e:	f806 4b01 	strb.w	r4, [r6], #1
 8015412:	9d03      	ldr	r5, [sp, #12]
 8015414:	eba6 040a 	sub.w	r4, r6, sl
 8015418:	42a5      	cmp	r5, r4
 801541a:	4602      	mov	r2, r0
 801541c:	460b      	mov	r3, r1
 801541e:	d133      	bne.n	8015488 <_dtoa_r+0x6e0>
 8015420:	f7ea ff5c 	bl	80002dc <__adddf3>
 8015424:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015428:	4604      	mov	r4, r0
 801542a:	460d      	mov	r5, r1
 801542c:	f7eb fb9c 	bl	8000b68 <__aeabi_dcmpgt>
 8015430:	b9c0      	cbnz	r0, 8015464 <_dtoa_r+0x6bc>
 8015432:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015436:	4620      	mov	r0, r4
 8015438:	4629      	mov	r1, r5
 801543a:	f7eb fb6d 	bl	8000b18 <__aeabi_dcmpeq>
 801543e:	b110      	cbz	r0, 8015446 <_dtoa_r+0x69e>
 8015440:	f018 0f01 	tst.w	r8, #1
 8015444:	d10e      	bne.n	8015464 <_dtoa_r+0x6bc>
 8015446:	9902      	ldr	r1, [sp, #8]
 8015448:	4648      	mov	r0, r9
 801544a:	f000 fbbd 	bl	8015bc8 <_Bfree>
 801544e:	2300      	movs	r3, #0
 8015450:	7033      	strb	r3, [r6, #0]
 8015452:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015454:	3701      	adds	r7, #1
 8015456:	601f      	str	r7, [r3, #0]
 8015458:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801545a:	2b00      	cmp	r3, #0
 801545c:	f000 824b 	beq.w	80158f6 <_dtoa_r+0xb4e>
 8015460:	601e      	str	r6, [r3, #0]
 8015462:	e248      	b.n	80158f6 <_dtoa_r+0xb4e>
 8015464:	46b8      	mov	r8, r7
 8015466:	4633      	mov	r3, r6
 8015468:	461e      	mov	r6, r3
 801546a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801546e:	2a39      	cmp	r2, #57	@ 0x39
 8015470:	d106      	bne.n	8015480 <_dtoa_r+0x6d8>
 8015472:	459a      	cmp	sl, r3
 8015474:	d1f8      	bne.n	8015468 <_dtoa_r+0x6c0>
 8015476:	2230      	movs	r2, #48	@ 0x30
 8015478:	f108 0801 	add.w	r8, r8, #1
 801547c:	f88a 2000 	strb.w	r2, [sl]
 8015480:	781a      	ldrb	r2, [r3, #0]
 8015482:	3201      	adds	r2, #1
 8015484:	701a      	strb	r2, [r3, #0]
 8015486:	e7a0      	b.n	80153ca <_dtoa_r+0x622>
 8015488:	4b6f      	ldr	r3, [pc, #444]	@ (8015648 <_dtoa_r+0x8a0>)
 801548a:	2200      	movs	r2, #0
 801548c:	f7eb f8dc 	bl	8000648 <__aeabi_dmul>
 8015490:	2200      	movs	r2, #0
 8015492:	2300      	movs	r3, #0
 8015494:	4604      	mov	r4, r0
 8015496:	460d      	mov	r5, r1
 8015498:	f7eb fb3e 	bl	8000b18 <__aeabi_dcmpeq>
 801549c:	2800      	cmp	r0, #0
 801549e:	d09f      	beq.n	80153e0 <_dtoa_r+0x638>
 80154a0:	e7d1      	b.n	8015446 <_dtoa_r+0x69e>
 80154a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80154a4:	2a00      	cmp	r2, #0
 80154a6:	f000 80ea 	beq.w	801567e <_dtoa_r+0x8d6>
 80154aa:	9a07      	ldr	r2, [sp, #28]
 80154ac:	2a01      	cmp	r2, #1
 80154ae:	f300 80cd 	bgt.w	801564c <_dtoa_r+0x8a4>
 80154b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80154b4:	2a00      	cmp	r2, #0
 80154b6:	f000 80c1 	beq.w	801563c <_dtoa_r+0x894>
 80154ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80154be:	9c08      	ldr	r4, [sp, #32]
 80154c0:	9e00      	ldr	r6, [sp, #0]
 80154c2:	9a00      	ldr	r2, [sp, #0]
 80154c4:	441a      	add	r2, r3
 80154c6:	9200      	str	r2, [sp, #0]
 80154c8:	9a06      	ldr	r2, [sp, #24]
 80154ca:	2101      	movs	r1, #1
 80154cc:	441a      	add	r2, r3
 80154ce:	4648      	mov	r0, r9
 80154d0:	9206      	str	r2, [sp, #24]
 80154d2:	f000 fc2d 	bl	8015d30 <__i2b>
 80154d6:	4605      	mov	r5, r0
 80154d8:	b166      	cbz	r6, 80154f4 <_dtoa_r+0x74c>
 80154da:	9b06      	ldr	r3, [sp, #24]
 80154dc:	2b00      	cmp	r3, #0
 80154de:	dd09      	ble.n	80154f4 <_dtoa_r+0x74c>
 80154e0:	42b3      	cmp	r3, r6
 80154e2:	9a00      	ldr	r2, [sp, #0]
 80154e4:	bfa8      	it	ge
 80154e6:	4633      	movge	r3, r6
 80154e8:	1ad2      	subs	r2, r2, r3
 80154ea:	9200      	str	r2, [sp, #0]
 80154ec:	9a06      	ldr	r2, [sp, #24]
 80154ee:	1af6      	subs	r6, r6, r3
 80154f0:	1ad3      	subs	r3, r2, r3
 80154f2:	9306      	str	r3, [sp, #24]
 80154f4:	9b08      	ldr	r3, [sp, #32]
 80154f6:	b30b      	cbz	r3, 801553c <_dtoa_r+0x794>
 80154f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80154fa:	2b00      	cmp	r3, #0
 80154fc:	f000 80c6 	beq.w	801568c <_dtoa_r+0x8e4>
 8015500:	2c00      	cmp	r4, #0
 8015502:	f000 80c0 	beq.w	8015686 <_dtoa_r+0x8de>
 8015506:	4629      	mov	r1, r5
 8015508:	4622      	mov	r2, r4
 801550a:	4648      	mov	r0, r9
 801550c:	f000 fcc8 	bl	8015ea0 <__pow5mult>
 8015510:	9a02      	ldr	r2, [sp, #8]
 8015512:	4601      	mov	r1, r0
 8015514:	4605      	mov	r5, r0
 8015516:	4648      	mov	r0, r9
 8015518:	f000 fc20 	bl	8015d5c <__multiply>
 801551c:	9902      	ldr	r1, [sp, #8]
 801551e:	4680      	mov	r8, r0
 8015520:	4648      	mov	r0, r9
 8015522:	f000 fb51 	bl	8015bc8 <_Bfree>
 8015526:	9b08      	ldr	r3, [sp, #32]
 8015528:	1b1b      	subs	r3, r3, r4
 801552a:	9308      	str	r3, [sp, #32]
 801552c:	f000 80b1 	beq.w	8015692 <_dtoa_r+0x8ea>
 8015530:	9a08      	ldr	r2, [sp, #32]
 8015532:	4641      	mov	r1, r8
 8015534:	4648      	mov	r0, r9
 8015536:	f000 fcb3 	bl	8015ea0 <__pow5mult>
 801553a:	9002      	str	r0, [sp, #8]
 801553c:	2101      	movs	r1, #1
 801553e:	4648      	mov	r0, r9
 8015540:	f000 fbf6 	bl	8015d30 <__i2b>
 8015544:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015546:	4604      	mov	r4, r0
 8015548:	2b00      	cmp	r3, #0
 801554a:	f000 81d8 	beq.w	80158fe <_dtoa_r+0xb56>
 801554e:	461a      	mov	r2, r3
 8015550:	4601      	mov	r1, r0
 8015552:	4648      	mov	r0, r9
 8015554:	f000 fca4 	bl	8015ea0 <__pow5mult>
 8015558:	9b07      	ldr	r3, [sp, #28]
 801555a:	2b01      	cmp	r3, #1
 801555c:	4604      	mov	r4, r0
 801555e:	f300 809f 	bgt.w	80156a0 <_dtoa_r+0x8f8>
 8015562:	9b04      	ldr	r3, [sp, #16]
 8015564:	2b00      	cmp	r3, #0
 8015566:	f040 8097 	bne.w	8015698 <_dtoa_r+0x8f0>
 801556a:	9b05      	ldr	r3, [sp, #20]
 801556c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015570:	2b00      	cmp	r3, #0
 8015572:	f040 8093 	bne.w	801569c <_dtoa_r+0x8f4>
 8015576:	9b05      	ldr	r3, [sp, #20]
 8015578:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801557c:	0d1b      	lsrs	r3, r3, #20
 801557e:	051b      	lsls	r3, r3, #20
 8015580:	b133      	cbz	r3, 8015590 <_dtoa_r+0x7e8>
 8015582:	9b00      	ldr	r3, [sp, #0]
 8015584:	3301      	adds	r3, #1
 8015586:	9300      	str	r3, [sp, #0]
 8015588:	9b06      	ldr	r3, [sp, #24]
 801558a:	3301      	adds	r3, #1
 801558c:	9306      	str	r3, [sp, #24]
 801558e:	2301      	movs	r3, #1
 8015590:	9308      	str	r3, [sp, #32]
 8015592:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015594:	2b00      	cmp	r3, #0
 8015596:	f000 81b8 	beq.w	801590a <_dtoa_r+0xb62>
 801559a:	6923      	ldr	r3, [r4, #16]
 801559c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80155a0:	6918      	ldr	r0, [r3, #16]
 80155a2:	f000 fb79 	bl	8015c98 <__hi0bits>
 80155a6:	f1c0 0020 	rsb	r0, r0, #32
 80155aa:	9b06      	ldr	r3, [sp, #24]
 80155ac:	4418      	add	r0, r3
 80155ae:	f010 001f 	ands.w	r0, r0, #31
 80155b2:	f000 8082 	beq.w	80156ba <_dtoa_r+0x912>
 80155b6:	f1c0 0320 	rsb	r3, r0, #32
 80155ba:	2b04      	cmp	r3, #4
 80155bc:	dd73      	ble.n	80156a6 <_dtoa_r+0x8fe>
 80155be:	9b00      	ldr	r3, [sp, #0]
 80155c0:	f1c0 001c 	rsb	r0, r0, #28
 80155c4:	4403      	add	r3, r0
 80155c6:	9300      	str	r3, [sp, #0]
 80155c8:	9b06      	ldr	r3, [sp, #24]
 80155ca:	4403      	add	r3, r0
 80155cc:	4406      	add	r6, r0
 80155ce:	9306      	str	r3, [sp, #24]
 80155d0:	9b00      	ldr	r3, [sp, #0]
 80155d2:	2b00      	cmp	r3, #0
 80155d4:	dd05      	ble.n	80155e2 <_dtoa_r+0x83a>
 80155d6:	9902      	ldr	r1, [sp, #8]
 80155d8:	461a      	mov	r2, r3
 80155da:	4648      	mov	r0, r9
 80155dc:	f000 fcba 	bl	8015f54 <__lshift>
 80155e0:	9002      	str	r0, [sp, #8]
 80155e2:	9b06      	ldr	r3, [sp, #24]
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	dd05      	ble.n	80155f4 <_dtoa_r+0x84c>
 80155e8:	4621      	mov	r1, r4
 80155ea:	461a      	mov	r2, r3
 80155ec:	4648      	mov	r0, r9
 80155ee:	f000 fcb1 	bl	8015f54 <__lshift>
 80155f2:	4604      	mov	r4, r0
 80155f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d061      	beq.n	80156be <_dtoa_r+0x916>
 80155fa:	9802      	ldr	r0, [sp, #8]
 80155fc:	4621      	mov	r1, r4
 80155fe:	f000 fd15 	bl	801602c <__mcmp>
 8015602:	2800      	cmp	r0, #0
 8015604:	da5b      	bge.n	80156be <_dtoa_r+0x916>
 8015606:	2300      	movs	r3, #0
 8015608:	9902      	ldr	r1, [sp, #8]
 801560a:	220a      	movs	r2, #10
 801560c:	4648      	mov	r0, r9
 801560e:	f000 fafd 	bl	8015c0c <__multadd>
 8015612:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015614:	9002      	str	r0, [sp, #8]
 8015616:	f107 38ff 	add.w	r8, r7, #4294967295
 801561a:	2b00      	cmp	r3, #0
 801561c:	f000 8177 	beq.w	801590e <_dtoa_r+0xb66>
 8015620:	4629      	mov	r1, r5
 8015622:	2300      	movs	r3, #0
 8015624:	220a      	movs	r2, #10
 8015626:	4648      	mov	r0, r9
 8015628:	f000 faf0 	bl	8015c0c <__multadd>
 801562c:	f1bb 0f00 	cmp.w	fp, #0
 8015630:	4605      	mov	r5, r0
 8015632:	dc6f      	bgt.n	8015714 <_dtoa_r+0x96c>
 8015634:	9b07      	ldr	r3, [sp, #28]
 8015636:	2b02      	cmp	r3, #2
 8015638:	dc49      	bgt.n	80156ce <_dtoa_r+0x926>
 801563a:	e06b      	b.n	8015714 <_dtoa_r+0x96c>
 801563c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801563e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8015642:	e73c      	b.n	80154be <_dtoa_r+0x716>
 8015644:	3fe00000 	.word	0x3fe00000
 8015648:	40240000 	.word	0x40240000
 801564c:	9b03      	ldr	r3, [sp, #12]
 801564e:	1e5c      	subs	r4, r3, #1
 8015650:	9b08      	ldr	r3, [sp, #32]
 8015652:	42a3      	cmp	r3, r4
 8015654:	db09      	blt.n	801566a <_dtoa_r+0x8c2>
 8015656:	1b1c      	subs	r4, r3, r4
 8015658:	9b03      	ldr	r3, [sp, #12]
 801565a:	2b00      	cmp	r3, #0
 801565c:	f6bf af30 	bge.w	80154c0 <_dtoa_r+0x718>
 8015660:	9b00      	ldr	r3, [sp, #0]
 8015662:	9a03      	ldr	r2, [sp, #12]
 8015664:	1a9e      	subs	r6, r3, r2
 8015666:	2300      	movs	r3, #0
 8015668:	e72b      	b.n	80154c2 <_dtoa_r+0x71a>
 801566a:	9b08      	ldr	r3, [sp, #32]
 801566c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801566e:	9408      	str	r4, [sp, #32]
 8015670:	1ae3      	subs	r3, r4, r3
 8015672:	441a      	add	r2, r3
 8015674:	9e00      	ldr	r6, [sp, #0]
 8015676:	9b03      	ldr	r3, [sp, #12]
 8015678:	920d      	str	r2, [sp, #52]	@ 0x34
 801567a:	2400      	movs	r4, #0
 801567c:	e721      	b.n	80154c2 <_dtoa_r+0x71a>
 801567e:	9c08      	ldr	r4, [sp, #32]
 8015680:	9e00      	ldr	r6, [sp, #0]
 8015682:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8015684:	e728      	b.n	80154d8 <_dtoa_r+0x730>
 8015686:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801568a:	e751      	b.n	8015530 <_dtoa_r+0x788>
 801568c:	9a08      	ldr	r2, [sp, #32]
 801568e:	9902      	ldr	r1, [sp, #8]
 8015690:	e750      	b.n	8015534 <_dtoa_r+0x78c>
 8015692:	f8cd 8008 	str.w	r8, [sp, #8]
 8015696:	e751      	b.n	801553c <_dtoa_r+0x794>
 8015698:	2300      	movs	r3, #0
 801569a:	e779      	b.n	8015590 <_dtoa_r+0x7e8>
 801569c:	9b04      	ldr	r3, [sp, #16]
 801569e:	e777      	b.n	8015590 <_dtoa_r+0x7e8>
 80156a0:	2300      	movs	r3, #0
 80156a2:	9308      	str	r3, [sp, #32]
 80156a4:	e779      	b.n	801559a <_dtoa_r+0x7f2>
 80156a6:	d093      	beq.n	80155d0 <_dtoa_r+0x828>
 80156a8:	9a00      	ldr	r2, [sp, #0]
 80156aa:	331c      	adds	r3, #28
 80156ac:	441a      	add	r2, r3
 80156ae:	9200      	str	r2, [sp, #0]
 80156b0:	9a06      	ldr	r2, [sp, #24]
 80156b2:	441a      	add	r2, r3
 80156b4:	441e      	add	r6, r3
 80156b6:	9206      	str	r2, [sp, #24]
 80156b8:	e78a      	b.n	80155d0 <_dtoa_r+0x828>
 80156ba:	4603      	mov	r3, r0
 80156bc:	e7f4      	b.n	80156a8 <_dtoa_r+0x900>
 80156be:	9b03      	ldr	r3, [sp, #12]
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	46b8      	mov	r8, r7
 80156c4:	dc20      	bgt.n	8015708 <_dtoa_r+0x960>
 80156c6:	469b      	mov	fp, r3
 80156c8:	9b07      	ldr	r3, [sp, #28]
 80156ca:	2b02      	cmp	r3, #2
 80156cc:	dd1e      	ble.n	801570c <_dtoa_r+0x964>
 80156ce:	f1bb 0f00 	cmp.w	fp, #0
 80156d2:	f47f adb1 	bne.w	8015238 <_dtoa_r+0x490>
 80156d6:	4621      	mov	r1, r4
 80156d8:	465b      	mov	r3, fp
 80156da:	2205      	movs	r2, #5
 80156dc:	4648      	mov	r0, r9
 80156de:	f000 fa95 	bl	8015c0c <__multadd>
 80156e2:	4601      	mov	r1, r0
 80156e4:	4604      	mov	r4, r0
 80156e6:	9802      	ldr	r0, [sp, #8]
 80156e8:	f000 fca0 	bl	801602c <__mcmp>
 80156ec:	2800      	cmp	r0, #0
 80156ee:	f77f ada3 	ble.w	8015238 <_dtoa_r+0x490>
 80156f2:	4656      	mov	r6, sl
 80156f4:	2331      	movs	r3, #49	@ 0x31
 80156f6:	f806 3b01 	strb.w	r3, [r6], #1
 80156fa:	f108 0801 	add.w	r8, r8, #1
 80156fe:	e59f      	b.n	8015240 <_dtoa_r+0x498>
 8015700:	9c03      	ldr	r4, [sp, #12]
 8015702:	46b8      	mov	r8, r7
 8015704:	4625      	mov	r5, r4
 8015706:	e7f4      	b.n	80156f2 <_dtoa_r+0x94a>
 8015708:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801570c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801570e:	2b00      	cmp	r3, #0
 8015710:	f000 8101 	beq.w	8015916 <_dtoa_r+0xb6e>
 8015714:	2e00      	cmp	r6, #0
 8015716:	dd05      	ble.n	8015724 <_dtoa_r+0x97c>
 8015718:	4629      	mov	r1, r5
 801571a:	4632      	mov	r2, r6
 801571c:	4648      	mov	r0, r9
 801571e:	f000 fc19 	bl	8015f54 <__lshift>
 8015722:	4605      	mov	r5, r0
 8015724:	9b08      	ldr	r3, [sp, #32]
 8015726:	2b00      	cmp	r3, #0
 8015728:	d05c      	beq.n	80157e4 <_dtoa_r+0xa3c>
 801572a:	6869      	ldr	r1, [r5, #4]
 801572c:	4648      	mov	r0, r9
 801572e:	f000 fa0b 	bl	8015b48 <_Balloc>
 8015732:	4606      	mov	r6, r0
 8015734:	b928      	cbnz	r0, 8015742 <_dtoa_r+0x99a>
 8015736:	4b82      	ldr	r3, [pc, #520]	@ (8015940 <_dtoa_r+0xb98>)
 8015738:	4602      	mov	r2, r0
 801573a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801573e:	f7ff bb4a 	b.w	8014dd6 <_dtoa_r+0x2e>
 8015742:	692a      	ldr	r2, [r5, #16]
 8015744:	3202      	adds	r2, #2
 8015746:	0092      	lsls	r2, r2, #2
 8015748:	f105 010c 	add.w	r1, r5, #12
 801574c:	300c      	adds	r0, #12
 801574e:	f7ff fa94 	bl	8014c7a <memcpy>
 8015752:	2201      	movs	r2, #1
 8015754:	4631      	mov	r1, r6
 8015756:	4648      	mov	r0, r9
 8015758:	f000 fbfc 	bl	8015f54 <__lshift>
 801575c:	f10a 0301 	add.w	r3, sl, #1
 8015760:	9300      	str	r3, [sp, #0]
 8015762:	eb0a 030b 	add.w	r3, sl, fp
 8015766:	9308      	str	r3, [sp, #32]
 8015768:	9b04      	ldr	r3, [sp, #16]
 801576a:	f003 0301 	and.w	r3, r3, #1
 801576e:	462f      	mov	r7, r5
 8015770:	9306      	str	r3, [sp, #24]
 8015772:	4605      	mov	r5, r0
 8015774:	9b00      	ldr	r3, [sp, #0]
 8015776:	9802      	ldr	r0, [sp, #8]
 8015778:	4621      	mov	r1, r4
 801577a:	f103 3bff 	add.w	fp, r3, #4294967295
 801577e:	f7ff fa8a 	bl	8014c96 <quorem>
 8015782:	4603      	mov	r3, r0
 8015784:	3330      	adds	r3, #48	@ 0x30
 8015786:	9003      	str	r0, [sp, #12]
 8015788:	4639      	mov	r1, r7
 801578a:	9802      	ldr	r0, [sp, #8]
 801578c:	9309      	str	r3, [sp, #36]	@ 0x24
 801578e:	f000 fc4d 	bl	801602c <__mcmp>
 8015792:	462a      	mov	r2, r5
 8015794:	9004      	str	r0, [sp, #16]
 8015796:	4621      	mov	r1, r4
 8015798:	4648      	mov	r0, r9
 801579a:	f000 fc63 	bl	8016064 <__mdiff>
 801579e:	68c2      	ldr	r2, [r0, #12]
 80157a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80157a2:	4606      	mov	r6, r0
 80157a4:	bb02      	cbnz	r2, 80157e8 <_dtoa_r+0xa40>
 80157a6:	4601      	mov	r1, r0
 80157a8:	9802      	ldr	r0, [sp, #8]
 80157aa:	f000 fc3f 	bl	801602c <__mcmp>
 80157ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80157b0:	4602      	mov	r2, r0
 80157b2:	4631      	mov	r1, r6
 80157b4:	4648      	mov	r0, r9
 80157b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80157b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80157ba:	f000 fa05 	bl	8015bc8 <_Bfree>
 80157be:	9b07      	ldr	r3, [sp, #28]
 80157c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80157c2:	9e00      	ldr	r6, [sp, #0]
 80157c4:	ea42 0103 	orr.w	r1, r2, r3
 80157c8:	9b06      	ldr	r3, [sp, #24]
 80157ca:	4319      	orrs	r1, r3
 80157cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80157ce:	d10d      	bne.n	80157ec <_dtoa_r+0xa44>
 80157d0:	2b39      	cmp	r3, #57	@ 0x39
 80157d2:	d027      	beq.n	8015824 <_dtoa_r+0xa7c>
 80157d4:	9a04      	ldr	r2, [sp, #16]
 80157d6:	2a00      	cmp	r2, #0
 80157d8:	dd01      	ble.n	80157de <_dtoa_r+0xa36>
 80157da:	9b03      	ldr	r3, [sp, #12]
 80157dc:	3331      	adds	r3, #49	@ 0x31
 80157de:	f88b 3000 	strb.w	r3, [fp]
 80157e2:	e52e      	b.n	8015242 <_dtoa_r+0x49a>
 80157e4:	4628      	mov	r0, r5
 80157e6:	e7b9      	b.n	801575c <_dtoa_r+0x9b4>
 80157e8:	2201      	movs	r2, #1
 80157ea:	e7e2      	b.n	80157b2 <_dtoa_r+0xa0a>
 80157ec:	9904      	ldr	r1, [sp, #16]
 80157ee:	2900      	cmp	r1, #0
 80157f0:	db04      	blt.n	80157fc <_dtoa_r+0xa54>
 80157f2:	9807      	ldr	r0, [sp, #28]
 80157f4:	4301      	orrs	r1, r0
 80157f6:	9806      	ldr	r0, [sp, #24]
 80157f8:	4301      	orrs	r1, r0
 80157fa:	d120      	bne.n	801583e <_dtoa_r+0xa96>
 80157fc:	2a00      	cmp	r2, #0
 80157fe:	ddee      	ble.n	80157de <_dtoa_r+0xa36>
 8015800:	9902      	ldr	r1, [sp, #8]
 8015802:	9300      	str	r3, [sp, #0]
 8015804:	2201      	movs	r2, #1
 8015806:	4648      	mov	r0, r9
 8015808:	f000 fba4 	bl	8015f54 <__lshift>
 801580c:	4621      	mov	r1, r4
 801580e:	9002      	str	r0, [sp, #8]
 8015810:	f000 fc0c 	bl	801602c <__mcmp>
 8015814:	2800      	cmp	r0, #0
 8015816:	9b00      	ldr	r3, [sp, #0]
 8015818:	dc02      	bgt.n	8015820 <_dtoa_r+0xa78>
 801581a:	d1e0      	bne.n	80157de <_dtoa_r+0xa36>
 801581c:	07da      	lsls	r2, r3, #31
 801581e:	d5de      	bpl.n	80157de <_dtoa_r+0xa36>
 8015820:	2b39      	cmp	r3, #57	@ 0x39
 8015822:	d1da      	bne.n	80157da <_dtoa_r+0xa32>
 8015824:	2339      	movs	r3, #57	@ 0x39
 8015826:	f88b 3000 	strb.w	r3, [fp]
 801582a:	4633      	mov	r3, r6
 801582c:	461e      	mov	r6, r3
 801582e:	3b01      	subs	r3, #1
 8015830:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015834:	2a39      	cmp	r2, #57	@ 0x39
 8015836:	d04e      	beq.n	80158d6 <_dtoa_r+0xb2e>
 8015838:	3201      	adds	r2, #1
 801583a:	701a      	strb	r2, [r3, #0]
 801583c:	e501      	b.n	8015242 <_dtoa_r+0x49a>
 801583e:	2a00      	cmp	r2, #0
 8015840:	dd03      	ble.n	801584a <_dtoa_r+0xaa2>
 8015842:	2b39      	cmp	r3, #57	@ 0x39
 8015844:	d0ee      	beq.n	8015824 <_dtoa_r+0xa7c>
 8015846:	3301      	adds	r3, #1
 8015848:	e7c9      	b.n	80157de <_dtoa_r+0xa36>
 801584a:	9a00      	ldr	r2, [sp, #0]
 801584c:	9908      	ldr	r1, [sp, #32]
 801584e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8015852:	428a      	cmp	r2, r1
 8015854:	d028      	beq.n	80158a8 <_dtoa_r+0xb00>
 8015856:	9902      	ldr	r1, [sp, #8]
 8015858:	2300      	movs	r3, #0
 801585a:	220a      	movs	r2, #10
 801585c:	4648      	mov	r0, r9
 801585e:	f000 f9d5 	bl	8015c0c <__multadd>
 8015862:	42af      	cmp	r7, r5
 8015864:	9002      	str	r0, [sp, #8]
 8015866:	f04f 0300 	mov.w	r3, #0
 801586a:	f04f 020a 	mov.w	r2, #10
 801586e:	4639      	mov	r1, r7
 8015870:	4648      	mov	r0, r9
 8015872:	d107      	bne.n	8015884 <_dtoa_r+0xadc>
 8015874:	f000 f9ca 	bl	8015c0c <__multadd>
 8015878:	4607      	mov	r7, r0
 801587a:	4605      	mov	r5, r0
 801587c:	9b00      	ldr	r3, [sp, #0]
 801587e:	3301      	adds	r3, #1
 8015880:	9300      	str	r3, [sp, #0]
 8015882:	e777      	b.n	8015774 <_dtoa_r+0x9cc>
 8015884:	f000 f9c2 	bl	8015c0c <__multadd>
 8015888:	4629      	mov	r1, r5
 801588a:	4607      	mov	r7, r0
 801588c:	2300      	movs	r3, #0
 801588e:	220a      	movs	r2, #10
 8015890:	4648      	mov	r0, r9
 8015892:	f000 f9bb 	bl	8015c0c <__multadd>
 8015896:	4605      	mov	r5, r0
 8015898:	e7f0      	b.n	801587c <_dtoa_r+0xad4>
 801589a:	f1bb 0f00 	cmp.w	fp, #0
 801589e:	bfcc      	ite	gt
 80158a0:	465e      	movgt	r6, fp
 80158a2:	2601      	movle	r6, #1
 80158a4:	4456      	add	r6, sl
 80158a6:	2700      	movs	r7, #0
 80158a8:	9902      	ldr	r1, [sp, #8]
 80158aa:	9300      	str	r3, [sp, #0]
 80158ac:	2201      	movs	r2, #1
 80158ae:	4648      	mov	r0, r9
 80158b0:	f000 fb50 	bl	8015f54 <__lshift>
 80158b4:	4621      	mov	r1, r4
 80158b6:	9002      	str	r0, [sp, #8]
 80158b8:	f000 fbb8 	bl	801602c <__mcmp>
 80158bc:	2800      	cmp	r0, #0
 80158be:	dcb4      	bgt.n	801582a <_dtoa_r+0xa82>
 80158c0:	d102      	bne.n	80158c8 <_dtoa_r+0xb20>
 80158c2:	9b00      	ldr	r3, [sp, #0]
 80158c4:	07db      	lsls	r3, r3, #31
 80158c6:	d4b0      	bmi.n	801582a <_dtoa_r+0xa82>
 80158c8:	4633      	mov	r3, r6
 80158ca:	461e      	mov	r6, r3
 80158cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80158d0:	2a30      	cmp	r2, #48	@ 0x30
 80158d2:	d0fa      	beq.n	80158ca <_dtoa_r+0xb22>
 80158d4:	e4b5      	b.n	8015242 <_dtoa_r+0x49a>
 80158d6:	459a      	cmp	sl, r3
 80158d8:	d1a8      	bne.n	801582c <_dtoa_r+0xa84>
 80158da:	2331      	movs	r3, #49	@ 0x31
 80158dc:	f108 0801 	add.w	r8, r8, #1
 80158e0:	f88a 3000 	strb.w	r3, [sl]
 80158e4:	e4ad      	b.n	8015242 <_dtoa_r+0x49a>
 80158e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80158e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8015944 <_dtoa_r+0xb9c>
 80158ec:	b11b      	cbz	r3, 80158f6 <_dtoa_r+0xb4e>
 80158ee:	f10a 0308 	add.w	r3, sl, #8
 80158f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80158f4:	6013      	str	r3, [r2, #0]
 80158f6:	4650      	mov	r0, sl
 80158f8:	b017      	add	sp, #92	@ 0x5c
 80158fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158fe:	9b07      	ldr	r3, [sp, #28]
 8015900:	2b01      	cmp	r3, #1
 8015902:	f77f ae2e 	ble.w	8015562 <_dtoa_r+0x7ba>
 8015906:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015908:	9308      	str	r3, [sp, #32]
 801590a:	2001      	movs	r0, #1
 801590c:	e64d      	b.n	80155aa <_dtoa_r+0x802>
 801590e:	f1bb 0f00 	cmp.w	fp, #0
 8015912:	f77f aed9 	ble.w	80156c8 <_dtoa_r+0x920>
 8015916:	4656      	mov	r6, sl
 8015918:	9802      	ldr	r0, [sp, #8]
 801591a:	4621      	mov	r1, r4
 801591c:	f7ff f9bb 	bl	8014c96 <quorem>
 8015920:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8015924:	f806 3b01 	strb.w	r3, [r6], #1
 8015928:	eba6 020a 	sub.w	r2, r6, sl
 801592c:	4593      	cmp	fp, r2
 801592e:	ddb4      	ble.n	801589a <_dtoa_r+0xaf2>
 8015930:	9902      	ldr	r1, [sp, #8]
 8015932:	2300      	movs	r3, #0
 8015934:	220a      	movs	r2, #10
 8015936:	4648      	mov	r0, r9
 8015938:	f000 f968 	bl	8015c0c <__multadd>
 801593c:	9002      	str	r0, [sp, #8]
 801593e:	e7eb      	b.n	8015918 <_dtoa_r+0xb70>
 8015940:	08016d74 	.word	0x08016d74
 8015944:	08016cf8 	.word	0x08016cf8

08015948 <_free_r>:
 8015948:	b538      	push	{r3, r4, r5, lr}
 801594a:	4605      	mov	r5, r0
 801594c:	2900      	cmp	r1, #0
 801594e:	d041      	beq.n	80159d4 <_free_r+0x8c>
 8015950:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015954:	1f0c      	subs	r4, r1, #4
 8015956:	2b00      	cmp	r3, #0
 8015958:	bfb8      	it	lt
 801595a:	18e4      	addlt	r4, r4, r3
 801595c:	f000 f8e8 	bl	8015b30 <__malloc_lock>
 8015960:	4a1d      	ldr	r2, [pc, #116]	@ (80159d8 <_free_r+0x90>)
 8015962:	6813      	ldr	r3, [r2, #0]
 8015964:	b933      	cbnz	r3, 8015974 <_free_r+0x2c>
 8015966:	6063      	str	r3, [r4, #4]
 8015968:	6014      	str	r4, [r2, #0]
 801596a:	4628      	mov	r0, r5
 801596c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015970:	f000 b8e4 	b.w	8015b3c <__malloc_unlock>
 8015974:	42a3      	cmp	r3, r4
 8015976:	d908      	bls.n	801598a <_free_r+0x42>
 8015978:	6820      	ldr	r0, [r4, #0]
 801597a:	1821      	adds	r1, r4, r0
 801597c:	428b      	cmp	r3, r1
 801597e:	bf01      	itttt	eq
 8015980:	6819      	ldreq	r1, [r3, #0]
 8015982:	685b      	ldreq	r3, [r3, #4]
 8015984:	1809      	addeq	r1, r1, r0
 8015986:	6021      	streq	r1, [r4, #0]
 8015988:	e7ed      	b.n	8015966 <_free_r+0x1e>
 801598a:	461a      	mov	r2, r3
 801598c:	685b      	ldr	r3, [r3, #4]
 801598e:	b10b      	cbz	r3, 8015994 <_free_r+0x4c>
 8015990:	42a3      	cmp	r3, r4
 8015992:	d9fa      	bls.n	801598a <_free_r+0x42>
 8015994:	6811      	ldr	r1, [r2, #0]
 8015996:	1850      	adds	r0, r2, r1
 8015998:	42a0      	cmp	r0, r4
 801599a:	d10b      	bne.n	80159b4 <_free_r+0x6c>
 801599c:	6820      	ldr	r0, [r4, #0]
 801599e:	4401      	add	r1, r0
 80159a0:	1850      	adds	r0, r2, r1
 80159a2:	4283      	cmp	r3, r0
 80159a4:	6011      	str	r1, [r2, #0]
 80159a6:	d1e0      	bne.n	801596a <_free_r+0x22>
 80159a8:	6818      	ldr	r0, [r3, #0]
 80159aa:	685b      	ldr	r3, [r3, #4]
 80159ac:	6053      	str	r3, [r2, #4]
 80159ae:	4408      	add	r0, r1
 80159b0:	6010      	str	r0, [r2, #0]
 80159b2:	e7da      	b.n	801596a <_free_r+0x22>
 80159b4:	d902      	bls.n	80159bc <_free_r+0x74>
 80159b6:	230c      	movs	r3, #12
 80159b8:	602b      	str	r3, [r5, #0]
 80159ba:	e7d6      	b.n	801596a <_free_r+0x22>
 80159bc:	6820      	ldr	r0, [r4, #0]
 80159be:	1821      	adds	r1, r4, r0
 80159c0:	428b      	cmp	r3, r1
 80159c2:	bf04      	itt	eq
 80159c4:	6819      	ldreq	r1, [r3, #0]
 80159c6:	685b      	ldreq	r3, [r3, #4]
 80159c8:	6063      	str	r3, [r4, #4]
 80159ca:	bf04      	itt	eq
 80159cc:	1809      	addeq	r1, r1, r0
 80159ce:	6021      	streq	r1, [r4, #0]
 80159d0:	6054      	str	r4, [r2, #4]
 80159d2:	e7ca      	b.n	801596a <_free_r+0x22>
 80159d4:	bd38      	pop	{r3, r4, r5, pc}
 80159d6:	bf00      	nop
 80159d8:	20006dec 	.word	0x20006dec

080159dc <malloc>:
 80159dc:	4b02      	ldr	r3, [pc, #8]	@ (80159e8 <malloc+0xc>)
 80159de:	4601      	mov	r1, r0
 80159e0:	6818      	ldr	r0, [r3, #0]
 80159e2:	f000 b825 	b.w	8015a30 <_malloc_r>
 80159e6:	bf00      	nop
 80159e8:	20000070 	.word	0x20000070

080159ec <sbrk_aligned>:
 80159ec:	b570      	push	{r4, r5, r6, lr}
 80159ee:	4e0f      	ldr	r6, [pc, #60]	@ (8015a2c <sbrk_aligned+0x40>)
 80159f0:	460c      	mov	r4, r1
 80159f2:	6831      	ldr	r1, [r6, #0]
 80159f4:	4605      	mov	r5, r0
 80159f6:	b911      	cbnz	r1, 80159fe <sbrk_aligned+0x12>
 80159f8:	f000 fccc 	bl	8016394 <_sbrk_r>
 80159fc:	6030      	str	r0, [r6, #0]
 80159fe:	4621      	mov	r1, r4
 8015a00:	4628      	mov	r0, r5
 8015a02:	f000 fcc7 	bl	8016394 <_sbrk_r>
 8015a06:	1c43      	adds	r3, r0, #1
 8015a08:	d103      	bne.n	8015a12 <sbrk_aligned+0x26>
 8015a0a:	f04f 34ff 	mov.w	r4, #4294967295
 8015a0e:	4620      	mov	r0, r4
 8015a10:	bd70      	pop	{r4, r5, r6, pc}
 8015a12:	1cc4      	adds	r4, r0, #3
 8015a14:	f024 0403 	bic.w	r4, r4, #3
 8015a18:	42a0      	cmp	r0, r4
 8015a1a:	d0f8      	beq.n	8015a0e <sbrk_aligned+0x22>
 8015a1c:	1a21      	subs	r1, r4, r0
 8015a1e:	4628      	mov	r0, r5
 8015a20:	f000 fcb8 	bl	8016394 <_sbrk_r>
 8015a24:	3001      	adds	r0, #1
 8015a26:	d1f2      	bne.n	8015a0e <sbrk_aligned+0x22>
 8015a28:	e7ef      	b.n	8015a0a <sbrk_aligned+0x1e>
 8015a2a:	bf00      	nop
 8015a2c:	20006de8 	.word	0x20006de8

08015a30 <_malloc_r>:
 8015a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015a34:	1ccd      	adds	r5, r1, #3
 8015a36:	f025 0503 	bic.w	r5, r5, #3
 8015a3a:	3508      	adds	r5, #8
 8015a3c:	2d0c      	cmp	r5, #12
 8015a3e:	bf38      	it	cc
 8015a40:	250c      	movcc	r5, #12
 8015a42:	2d00      	cmp	r5, #0
 8015a44:	4606      	mov	r6, r0
 8015a46:	db01      	blt.n	8015a4c <_malloc_r+0x1c>
 8015a48:	42a9      	cmp	r1, r5
 8015a4a:	d904      	bls.n	8015a56 <_malloc_r+0x26>
 8015a4c:	230c      	movs	r3, #12
 8015a4e:	6033      	str	r3, [r6, #0]
 8015a50:	2000      	movs	r0, #0
 8015a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015b2c <_malloc_r+0xfc>
 8015a5a:	f000 f869 	bl	8015b30 <__malloc_lock>
 8015a5e:	f8d8 3000 	ldr.w	r3, [r8]
 8015a62:	461c      	mov	r4, r3
 8015a64:	bb44      	cbnz	r4, 8015ab8 <_malloc_r+0x88>
 8015a66:	4629      	mov	r1, r5
 8015a68:	4630      	mov	r0, r6
 8015a6a:	f7ff ffbf 	bl	80159ec <sbrk_aligned>
 8015a6e:	1c43      	adds	r3, r0, #1
 8015a70:	4604      	mov	r4, r0
 8015a72:	d158      	bne.n	8015b26 <_malloc_r+0xf6>
 8015a74:	f8d8 4000 	ldr.w	r4, [r8]
 8015a78:	4627      	mov	r7, r4
 8015a7a:	2f00      	cmp	r7, #0
 8015a7c:	d143      	bne.n	8015b06 <_malloc_r+0xd6>
 8015a7e:	2c00      	cmp	r4, #0
 8015a80:	d04b      	beq.n	8015b1a <_malloc_r+0xea>
 8015a82:	6823      	ldr	r3, [r4, #0]
 8015a84:	4639      	mov	r1, r7
 8015a86:	4630      	mov	r0, r6
 8015a88:	eb04 0903 	add.w	r9, r4, r3
 8015a8c:	f000 fc82 	bl	8016394 <_sbrk_r>
 8015a90:	4581      	cmp	r9, r0
 8015a92:	d142      	bne.n	8015b1a <_malloc_r+0xea>
 8015a94:	6821      	ldr	r1, [r4, #0]
 8015a96:	1a6d      	subs	r5, r5, r1
 8015a98:	4629      	mov	r1, r5
 8015a9a:	4630      	mov	r0, r6
 8015a9c:	f7ff ffa6 	bl	80159ec <sbrk_aligned>
 8015aa0:	3001      	adds	r0, #1
 8015aa2:	d03a      	beq.n	8015b1a <_malloc_r+0xea>
 8015aa4:	6823      	ldr	r3, [r4, #0]
 8015aa6:	442b      	add	r3, r5
 8015aa8:	6023      	str	r3, [r4, #0]
 8015aaa:	f8d8 3000 	ldr.w	r3, [r8]
 8015aae:	685a      	ldr	r2, [r3, #4]
 8015ab0:	bb62      	cbnz	r2, 8015b0c <_malloc_r+0xdc>
 8015ab2:	f8c8 7000 	str.w	r7, [r8]
 8015ab6:	e00f      	b.n	8015ad8 <_malloc_r+0xa8>
 8015ab8:	6822      	ldr	r2, [r4, #0]
 8015aba:	1b52      	subs	r2, r2, r5
 8015abc:	d420      	bmi.n	8015b00 <_malloc_r+0xd0>
 8015abe:	2a0b      	cmp	r2, #11
 8015ac0:	d917      	bls.n	8015af2 <_malloc_r+0xc2>
 8015ac2:	1961      	adds	r1, r4, r5
 8015ac4:	42a3      	cmp	r3, r4
 8015ac6:	6025      	str	r5, [r4, #0]
 8015ac8:	bf18      	it	ne
 8015aca:	6059      	strne	r1, [r3, #4]
 8015acc:	6863      	ldr	r3, [r4, #4]
 8015ace:	bf08      	it	eq
 8015ad0:	f8c8 1000 	streq.w	r1, [r8]
 8015ad4:	5162      	str	r2, [r4, r5]
 8015ad6:	604b      	str	r3, [r1, #4]
 8015ad8:	4630      	mov	r0, r6
 8015ada:	f000 f82f 	bl	8015b3c <__malloc_unlock>
 8015ade:	f104 000b 	add.w	r0, r4, #11
 8015ae2:	1d23      	adds	r3, r4, #4
 8015ae4:	f020 0007 	bic.w	r0, r0, #7
 8015ae8:	1ac2      	subs	r2, r0, r3
 8015aea:	bf1c      	itt	ne
 8015aec:	1a1b      	subne	r3, r3, r0
 8015aee:	50a3      	strne	r3, [r4, r2]
 8015af0:	e7af      	b.n	8015a52 <_malloc_r+0x22>
 8015af2:	6862      	ldr	r2, [r4, #4]
 8015af4:	42a3      	cmp	r3, r4
 8015af6:	bf0c      	ite	eq
 8015af8:	f8c8 2000 	streq.w	r2, [r8]
 8015afc:	605a      	strne	r2, [r3, #4]
 8015afe:	e7eb      	b.n	8015ad8 <_malloc_r+0xa8>
 8015b00:	4623      	mov	r3, r4
 8015b02:	6864      	ldr	r4, [r4, #4]
 8015b04:	e7ae      	b.n	8015a64 <_malloc_r+0x34>
 8015b06:	463c      	mov	r4, r7
 8015b08:	687f      	ldr	r7, [r7, #4]
 8015b0a:	e7b6      	b.n	8015a7a <_malloc_r+0x4a>
 8015b0c:	461a      	mov	r2, r3
 8015b0e:	685b      	ldr	r3, [r3, #4]
 8015b10:	42a3      	cmp	r3, r4
 8015b12:	d1fb      	bne.n	8015b0c <_malloc_r+0xdc>
 8015b14:	2300      	movs	r3, #0
 8015b16:	6053      	str	r3, [r2, #4]
 8015b18:	e7de      	b.n	8015ad8 <_malloc_r+0xa8>
 8015b1a:	230c      	movs	r3, #12
 8015b1c:	6033      	str	r3, [r6, #0]
 8015b1e:	4630      	mov	r0, r6
 8015b20:	f000 f80c 	bl	8015b3c <__malloc_unlock>
 8015b24:	e794      	b.n	8015a50 <_malloc_r+0x20>
 8015b26:	6005      	str	r5, [r0, #0]
 8015b28:	e7d6      	b.n	8015ad8 <_malloc_r+0xa8>
 8015b2a:	bf00      	nop
 8015b2c:	20006dec 	.word	0x20006dec

08015b30 <__malloc_lock>:
 8015b30:	4801      	ldr	r0, [pc, #4]	@ (8015b38 <__malloc_lock+0x8>)
 8015b32:	f7ff b8a0 	b.w	8014c76 <__retarget_lock_acquire_recursive>
 8015b36:	bf00      	nop
 8015b38:	20006de4 	.word	0x20006de4

08015b3c <__malloc_unlock>:
 8015b3c:	4801      	ldr	r0, [pc, #4]	@ (8015b44 <__malloc_unlock+0x8>)
 8015b3e:	f7ff b89b 	b.w	8014c78 <__retarget_lock_release_recursive>
 8015b42:	bf00      	nop
 8015b44:	20006de4 	.word	0x20006de4

08015b48 <_Balloc>:
 8015b48:	b570      	push	{r4, r5, r6, lr}
 8015b4a:	69c6      	ldr	r6, [r0, #28]
 8015b4c:	4604      	mov	r4, r0
 8015b4e:	460d      	mov	r5, r1
 8015b50:	b976      	cbnz	r6, 8015b70 <_Balloc+0x28>
 8015b52:	2010      	movs	r0, #16
 8015b54:	f7ff ff42 	bl	80159dc <malloc>
 8015b58:	4602      	mov	r2, r0
 8015b5a:	61e0      	str	r0, [r4, #28]
 8015b5c:	b920      	cbnz	r0, 8015b68 <_Balloc+0x20>
 8015b5e:	4b18      	ldr	r3, [pc, #96]	@ (8015bc0 <_Balloc+0x78>)
 8015b60:	4818      	ldr	r0, [pc, #96]	@ (8015bc4 <_Balloc+0x7c>)
 8015b62:	216b      	movs	r1, #107	@ 0x6b
 8015b64:	f000 fc26 	bl	80163b4 <__assert_func>
 8015b68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015b6c:	6006      	str	r6, [r0, #0]
 8015b6e:	60c6      	str	r6, [r0, #12]
 8015b70:	69e6      	ldr	r6, [r4, #28]
 8015b72:	68f3      	ldr	r3, [r6, #12]
 8015b74:	b183      	cbz	r3, 8015b98 <_Balloc+0x50>
 8015b76:	69e3      	ldr	r3, [r4, #28]
 8015b78:	68db      	ldr	r3, [r3, #12]
 8015b7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015b7e:	b9b8      	cbnz	r0, 8015bb0 <_Balloc+0x68>
 8015b80:	2101      	movs	r1, #1
 8015b82:	fa01 f605 	lsl.w	r6, r1, r5
 8015b86:	1d72      	adds	r2, r6, #5
 8015b88:	0092      	lsls	r2, r2, #2
 8015b8a:	4620      	mov	r0, r4
 8015b8c:	f000 fc30 	bl	80163f0 <_calloc_r>
 8015b90:	b160      	cbz	r0, 8015bac <_Balloc+0x64>
 8015b92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015b96:	e00e      	b.n	8015bb6 <_Balloc+0x6e>
 8015b98:	2221      	movs	r2, #33	@ 0x21
 8015b9a:	2104      	movs	r1, #4
 8015b9c:	4620      	mov	r0, r4
 8015b9e:	f000 fc27 	bl	80163f0 <_calloc_r>
 8015ba2:	69e3      	ldr	r3, [r4, #28]
 8015ba4:	60f0      	str	r0, [r6, #12]
 8015ba6:	68db      	ldr	r3, [r3, #12]
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d1e4      	bne.n	8015b76 <_Balloc+0x2e>
 8015bac:	2000      	movs	r0, #0
 8015bae:	bd70      	pop	{r4, r5, r6, pc}
 8015bb0:	6802      	ldr	r2, [r0, #0]
 8015bb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015bb6:	2300      	movs	r3, #0
 8015bb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015bbc:	e7f7      	b.n	8015bae <_Balloc+0x66>
 8015bbe:	bf00      	nop
 8015bc0:	08016d05 	.word	0x08016d05
 8015bc4:	08016d85 	.word	0x08016d85

08015bc8 <_Bfree>:
 8015bc8:	b570      	push	{r4, r5, r6, lr}
 8015bca:	69c6      	ldr	r6, [r0, #28]
 8015bcc:	4605      	mov	r5, r0
 8015bce:	460c      	mov	r4, r1
 8015bd0:	b976      	cbnz	r6, 8015bf0 <_Bfree+0x28>
 8015bd2:	2010      	movs	r0, #16
 8015bd4:	f7ff ff02 	bl	80159dc <malloc>
 8015bd8:	4602      	mov	r2, r0
 8015bda:	61e8      	str	r0, [r5, #28]
 8015bdc:	b920      	cbnz	r0, 8015be8 <_Bfree+0x20>
 8015bde:	4b09      	ldr	r3, [pc, #36]	@ (8015c04 <_Bfree+0x3c>)
 8015be0:	4809      	ldr	r0, [pc, #36]	@ (8015c08 <_Bfree+0x40>)
 8015be2:	218f      	movs	r1, #143	@ 0x8f
 8015be4:	f000 fbe6 	bl	80163b4 <__assert_func>
 8015be8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015bec:	6006      	str	r6, [r0, #0]
 8015bee:	60c6      	str	r6, [r0, #12]
 8015bf0:	b13c      	cbz	r4, 8015c02 <_Bfree+0x3a>
 8015bf2:	69eb      	ldr	r3, [r5, #28]
 8015bf4:	6862      	ldr	r2, [r4, #4]
 8015bf6:	68db      	ldr	r3, [r3, #12]
 8015bf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015bfc:	6021      	str	r1, [r4, #0]
 8015bfe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015c02:	bd70      	pop	{r4, r5, r6, pc}
 8015c04:	08016d05 	.word	0x08016d05
 8015c08:	08016d85 	.word	0x08016d85

08015c0c <__multadd>:
 8015c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015c10:	690d      	ldr	r5, [r1, #16]
 8015c12:	4607      	mov	r7, r0
 8015c14:	460c      	mov	r4, r1
 8015c16:	461e      	mov	r6, r3
 8015c18:	f101 0c14 	add.w	ip, r1, #20
 8015c1c:	2000      	movs	r0, #0
 8015c1e:	f8dc 3000 	ldr.w	r3, [ip]
 8015c22:	b299      	uxth	r1, r3
 8015c24:	fb02 6101 	mla	r1, r2, r1, r6
 8015c28:	0c1e      	lsrs	r6, r3, #16
 8015c2a:	0c0b      	lsrs	r3, r1, #16
 8015c2c:	fb02 3306 	mla	r3, r2, r6, r3
 8015c30:	b289      	uxth	r1, r1
 8015c32:	3001      	adds	r0, #1
 8015c34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015c38:	4285      	cmp	r5, r0
 8015c3a:	f84c 1b04 	str.w	r1, [ip], #4
 8015c3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015c42:	dcec      	bgt.n	8015c1e <__multadd+0x12>
 8015c44:	b30e      	cbz	r6, 8015c8a <__multadd+0x7e>
 8015c46:	68a3      	ldr	r3, [r4, #8]
 8015c48:	42ab      	cmp	r3, r5
 8015c4a:	dc19      	bgt.n	8015c80 <__multadd+0x74>
 8015c4c:	6861      	ldr	r1, [r4, #4]
 8015c4e:	4638      	mov	r0, r7
 8015c50:	3101      	adds	r1, #1
 8015c52:	f7ff ff79 	bl	8015b48 <_Balloc>
 8015c56:	4680      	mov	r8, r0
 8015c58:	b928      	cbnz	r0, 8015c66 <__multadd+0x5a>
 8015c5a:	4602      	mov	r2, r0
 8015c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8015c90 <__multadd+0x84>)
 8015c5e:	480d      	ldr	r0, [pc, #52]	@ (8015c94 <__multadd+0x88>)
 8015c60:	21ba      	movs	r1, #186	@ 0xba
 8015c62:	f000 fba7 	bl	80163b4 <__assert_func>
 8015c66:	6922      	ldr	r2, [r4, #16]
 8015c68:	3202      	adds	r2, #2
 8015c6a:	f104 010c 	add.w	r1, r4, #12
 8015c6e:	0092      	lsls	r2, r2, #2
 8015c70:	300c      	adds	r0, #12
 8015c72:	f7ff f802 	bl	8014c7a <memcpy>
 8015c76:	4621      	mov	r1, r4
 8015c78:	4638      	mov	r0, r7
 8015c7a:	f7ff ffa5 	bl	8015bc8 <_Bfree>
 8015c7e:	4644      	mov	r4, r8
 8015c80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015c84:	3501      	adds	r5, #1
 8015c86:	615e      	str	r6, [r3, #20]
 8015c88:	6125      	str	r5, [r4, #16]
 8015c8a:	4620      	mov	r0, r4
 8015c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015c90:	08016d74 	.word	0x08016d74
 8015c94:	08016d85 	.word	0x08016d85

08015c98 <__hi0bits>:
 8015c98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015c9c:	4603      	mov	r3, r0
 8015c9e:	bf36      	itet	cc
 8015ca0:	0403      	lslcc	r3, r0, #16
 8015ca2:	2000      	movcs	r0, #0
 8015ca4:	2010      	movcc	r0, #16
 8015ca6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015caa:	bf3c      	itt	cc
 8015cac:	021b      	lslcc	r3, r3, #8
 8015cae:	3008      	addcc	r0, #8
 8015cb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015cb4:	bf3c      	itt	cc
 8015cb6:	011b      	lslcc	r3, r3, #4
 8015cb8:	3004      	addcc	r0, #4
 8015cba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015cbe:	bf3c      	itt	cc
 8015cc0:	009b      	lslcc	r3, r3, #2
 8015cc2:	3002      	addcc	r0, #2
 8015cc4:	2b00      	cmp	r3, #0
 8015cc6:	db05      	blt.n	8015cd4 <__hi0bits+0x3c>
 8015cc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015ccc:	f100 0001 	add.w	r0, r0, #1
 8015cd0:	bf08      	it	eq
 8015cd2:	2020      	moveq	r0, #32
 8015cd4:	4770      	bx	lr

08015cd6 <__lo0bits>:
 8015cd6:	6803      	ldr	r3, [r0, #0]
 8015cd8:	4602      	mov	r2, r0
 8015cda:	f013 0007 	ands.w	r0, r3, #7
 8015cde:	d00b      	beq.n	8015cf8 <__lo0bits+0x22>
 8015ce0:	07d9      	lsls	r1, r3, #31
 8015ce2:	d421      	bmi.n	8015d28 <__lo0bits+0x52>
 8015ce4:	0798      	lsls	r0, r3, #30
 8015ce6:	bf49      	itett	mi
 8015ce8:	085b      	lsrmi	r3, r3, #1
 8015cea:	089b      	lsrpl	r3, r3, #2
 8015cec:	2001      	movmi	r0, #1
 8015cee:	6013      	strmi	r3, [r2, #0]
 8015cf0:	bf5c      	itt	pl
 8015cf2:	6013      	strpl	r3, [r2, #0]
 8015cf4:	2002      	movpl	r0, #2
 8015cf6:	4770      	bx	lr
 8015cf8:	b299      	uxth	r1, r3
 8015cfa:	b909      	cbnz	r1, 8015d00 <__lo0bits+0x2a>
 8015cfc:	0c1b      	lsrs	r3, r3, #16
 8015cfe:	2010      	movs	r0, #16
 8015d00:	b2d9      	uxtb	r1, r3
 8015d02:	b909      	cbnz	r1, 8015d08 <__lo0bits+0x32>
 8015d04:	3008      	adds	r0, #8
 8015d06:	0a1b      	lsrs	r3, r3, #8
 8015d08:	0719      	lsls	r1, r3, #28
 8015d0a:	bf04      	itt	eq
 8015d0c:	091b      	lsreq	r3, r3, #4
 8015d0e:	3004      	addeq	r0, #4
 8015d10:	0799      	lsls	r1, r3, #30
 8015d12:	bf04      	itt	eq
 8015d14:	089b      	lsreq	r3, r3, #2
 8015d16:	3002      	addeq	r0, #2
 8015d18:	07d9      	lsls	r1, r3, #31
 8015d1a:	d403      	bmi.n	8015d24 <__lo0bits+0x4e>
 8015d1c:	085b      	lsrs	r3, r3, #1
 8015d1e:	f100 0001 	add.w	r0, r0, #1
 8015d22:	d003      	beq.n	8015d2c <__lo0bits+0x56>
 8015d24:	6013      	str	r3, [r2, #0]
 8015d26:	4770      	bx	lr
 8015d28:	2000      	movs	r0, #0
 8015d2a:	4770      	bx	lr
 8015d2c:	2020      	movs	r0, #32
 8015d2e:	4770      	bx	lr

08015d30 <__i2b>:
 8015d30:	b510      	push	{r4, lr}
 8015d32:	460c      	mov	r4, r1
 8015d34:	2101      	movs	r1, #1
 8015d36:	f7ff ff07 	bl	8015b48 <_Balloc>
 8015d3a:	4602      	mov	r2, r0
 8015d3c:	b928      	cbnz	r0, 8015d4a <__i2b+0x1a>
 8015d3e:	4b05      	ldr	r3, [pc, #20]	@ (8015d54 <__i2b+0x24>)
 8015d40:	4805      	ldr	r0, [pc, #20]	@ (8015d58 <__i2b+0x28>)
 8015d42:	f240 1145 	movw	r1, #325	@ 0x145
 8015d46:	f000 fb35 	bl	80163b4 <__assert_func>
 8015d4a:	2301      	movs	r3, #1
 8015d4c:	6144      	str	r4, [r0, #20]
 8015d4e:	6103      	str	r3, [r0, #16]
 8015d50:	bd10      	pop	{r4, pc}
 8015d52:	bf00      	nop
 8015d54:	08016d74 	.word	0x08016d74
 8015d58:	08016d85 	.word	0x08016d85

08015d5c <__multiply>:
 8015d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d60:	4617      	mov	r7, r2
 8015d62:	690a      	ldr	r2, [r1, #16]
 8015d64:	693b      	ldr	r3, [r7, #16]
 8015d66:	429a      	cmp	r2, r3
 8015d68:	bfa8      	it	ge
 8015d6a:	463b      	movge	r3, r7
 8015d6c:	4689      	mov	r9, r1
 8015d6e:	bfa4      	itt	ge
 8015d70:	460f      	movge	r7, r1
 8015d72:	4699      	movge	r9, r3
 8015d74:	693d      	ldr	r5, [r7, #16]
 8015d76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015d7a:	68bb      	ldr	r3, [r7, #8]
 8015d7c:	6879      	ldr	r1, [r7, #4]
 8015d7e:	eb05 060a 	add.w	r6, r5, sl
 8015d82:	42b3      	cmp	r3, r6
 8015d84:	b085      	sub	sp, #20
 8015d86:	bfb8      	it	lt
 8015d88:	3101      	addlt	r1, #1
 8015d8a:	f7ff fedd 	bl	8015b48 <_Balloc>
 8015d8e:	b930      	cbnz	r0, 8015d9e <__multiply+0x42>
 8015d90:	4602      	mov	r2, r0
 8015d92:	4b41      	ldr	r3, [pc, #260]	@ (8015e98 <__multiply+0x13c>)
 8015d94:	4841      	ldr	r0, [pc, #260]	@ (8015e9c <__multiply+0x140>)
 8015d96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015d9a:	f000 fb0b 	bl	80163b4 <__assert_func>
 8015d9e:	f100 0414 	add.w	r4, r0, #20
 8015da2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8015da6:	4623      	mov	r3, r4
 8015da8:	2200      	movs	r2, #0
 8015daa:	4573      	cmp	r3, lr
 8015dac:	d320      	bcc.n	8015df0 <__multiply+0x94>
 8015dae:	f107 0814 	add.w	r8, r7, #20
 8015db2:	f109 0114 	add.w	r1, r9, #20
 8015db6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8015dba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8015dbe:	9302      	str	r3, [sp, #8]
 8015dc0:	1beb      	subs	r3, r5, r7
 8015dc2:	3b15      	subs	r3, #21
 8015dc4:	f023 0303 	bic.w	r3, r3, #3
 8015dc8:	3304      	adds	r3, #4
 8015dca:	3715      	adds	r7, #21
 8015dcc:	42bd      	cmp	r5, r7
 8015dce:	bf38      	it	cc
 8015dd0:	2304      	movcc	r3, #4
 8015dd2:	9301      	str	r3, [sp, #4]
 8015dd4:	9b02      	ldr	r3, [sp, #8]
 8015dd6:	9103      	str	r1, [sp, #12]
 8015dd8:	428b      	cmp	r3, r1
 8015dda:	d80c      	bhi.n	8015df6 <__multiply+0x9a>
 8015ddc:	2e00      	cmp	r6, #0
 8015dde:	dd03      	ble.n	8015de8 <__multiply+0x8c>
 8015de0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015de4:	2b00      	cmp	r3, #0
 8015de6:	d055      	beq.n	8015e94 <__multiply+0x138>
 8015de8:	6106      	str	r6, [r0, #16]
 8015dea:	b005      	add	sp, #20
 8015dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015df0:	f843 2b04 	str.w	r2, [r3], #4
 8015df4:	e7d9      	b.n	8015daa <__multiply+0x4e>
 8015df6:	f8b1 a000 	ldrh.w	sl, [r1]
 8015dfa:	f1ba 0f00 	cmp.w	sl, #0
 8015dfe:	d01f      	beq.n	8015e40 <__multiply+0xe4>
 8015e00:	46c4      	mov	ip, r8
 8015e02:	46a1      	mov	r9, r4
 8015e04:	2700      	movs	r7, #0
 8015e06:	f85c 2b04 	ldr.w	r2, [ip], #4
 8015e0a:	f8d9 3000 	ldr.w	r3, [r9]
 8015e0e:	fa1f fb82 	uxth.w	fp, r2
 8015e12:	b29b      	uxth	r3, r3
 8015e14:	fb0a 330b 	mla	r3, sl, fp, r3
 8015e18:	443b      	add	r3, r7
 8015e1a:	f8d9 7000 	ldr.w	r7, [r9]
 8015e1e:	0c12      	lsrs	r2, r2, #16
 8015e20:	0c3f      	lsrs	r7, r7, #16
 8015e22:	fb0a 7202 	mla	r2, sl, r2, r7
 8015e26:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8015e2a:	b29b      	uxth	r3, r3
 8015e2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015e30:	4565      	cmp	r5, ip
 8015e32:	f849 3b04 	str.w	r3, [r9], #4
 8015e36:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8015e3a:	d8e4      	bhi.n	8015e06 <__multiply+0xaa>
 8015e3c:	9b01      	ldr	r3, [sp, #4]
 8015e3e:	50e7      	str	r7, [r4, r3]
 8015e40:	9b03      	ldr	r3, [sp, #12]
 8015e42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015e46:	3104      	adds	r1, #4
 8015e48:	f1b9 0f00 	cmp.w	r9, #0
 8015e4c:	d020      	beq.n	8015e90 <__multiply+0x134>
 8015e4e:	6823      	ldr	r3, [r4, #0]
 8015e50:	4647      	mov	r7, r8
 8015e52:	46a4      	mov	ip, r4
 8015e54:	f04f 0a00 	mov.w	sl, #0
 8015e58:	f8b7 b000 	ldrh.w	fp, [r7]
 8015e5c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8015e60:	fb09 220b 	mla	r2, r9, fp, r2
 8015e64:	4452      	add	r2, sl
 8015e66:	b29b      	uxth	r3, r3
 8015e68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015e6c:	f84c 3b04 	str.w	r3, [ip], #4
 8015e70:	f857 3b04 	ldr.w	r3, [r7], #4
 8015e74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015e78:	f8bc 3000 	ldrh.w	r3, [ip]
 8015e7c:	fb09 330a 	mla	r3, r9, sl, r3
 8015e80:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8015e84:	42bd      	cmp	r5, r7
 8015e86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015e8a:	d8e5      	bhi.n	8015e58 <__multiply+0xfc>
 8015e8c:	9a01      	ldr	r2, [sp, #4]
 8015e8e:	50a3      	str	r3, [r4, r2]
 8015e90:	3404      	adds	r4, #4
 8015e92:	e79f      	b.n	8015dd4 <__multiply+0x78>
 8015e94:	3e01      	subs	r6, #1
 8015e96:	e7a1      	b.n	8015ddc <__multiply+0x80>
 8015e98:	08016d74 	.word	0x08016d74
 8015e9c:	08016d85 	.word	0x08016d85

08015ea0 <__pow5mult>:
 8015ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015ea4:	4615      	mov	r5, r2
 8015ea6:	f012 0203 	ands.w	r2, r2, #3
 8015eaa:	4607      	mov	r7, r0
 8015eac:	460e      	mov	r6, r1
 8015eae:	d007      	beq.n	8015ec0 <__pow5mult+0x20>
 8015eb0:	4c25      	ldr	r4, [pc, #148]	@ (8015f48 <__pow5mult+0xa8>)
 8015eb2:	3a01      	subs	r2, #1
 8015eb4:	2300      	movs	r3, #0
 8015eb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015eba:	f7ff fea7 	bl	8015c0c <__multadd>
 8015ebe:	4606      	mov	r6, r0
 8015ec0:	10ad      	asrs	r5, r5, #2
 8015ec2:	d03d      	beq.n	8015f40 <__pow5mult+0xa0>
 8015ec4:	69fc      	ldr	r4, [r7, #28]
 8015ec6:	b97c      	cbnz	r4, 8015ee8 <__pow5mult+0x48>
 8015ec8:	2010      	movs	r0, #16
 8015eca:	f7ff fd87 	bl	80159dc <malloc>
 8015ece:	4602      	mov	r2, r0
 8015ed0:	61f8      	str	r0, [r7, #28]
 8015ed2:	b928      	cbnz	r0, 8015ee0 <__pow5mult+0x40>
 8015ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8015f4c <__pow5mult+0xac>)
 8015ed6:	481e      	ldr	r0, [pc, #120]	@ (8015f50 <__pow5mult+0xb0>)
 8015ed8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015edc:	f000 fa6a 	bl	80163b4 <__assert_func>
 8015ee0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015ee4:	6004      	str	r4, [r0, #0]
 8015ee6:	60c4      	str	r4, [r0, #12]
 8015ee8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015eec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015ef0:	b94c      	cbnz	r4, 8015f06 <__pow5mult+0x66>
 8015ef2:	f240 2171 	movw	r1, #625	@ 0x271
 8015ef6:	4638      	mov	r0, r7
 8015ef8:	f7ff ff1a 	bl	8015d30 <__i2b>
 8015efc:	2300      	movs	r3, #0
 8015efe:	f8c8 0008 	str.w	r0, [r8, #8]
 8015f02:	4604      	mov	r4, r0
 8015f04:	6003      	str	r3, [r0, #0]
 8015f06:	f04f 0900 	mov.w	r9, #0
 8015f0a:	07eb      	lsls	r3, r5, #31
 8015f0c:	d50a      	bpl.n	8015f24 <__pow5mult+0x84>
 8015f0e:	4631      	mov	r1, r6
 8015f10:	4622      	mov	r2, r4
 8015f12:	4638      	mov	r0, r7
 8015f14:	f7ff ff22 	bl	8015d5c <__multiply>
 8015f18:	4631      	mov	r1, r6
 8015f1a:	4680      	mov	r8, r0
 8015f1c:	4638      	mov	r0, r7
 8015f1e:	f7ff fe53 	bl	8015bc8 <_Bfree>
 8015f22:	4646      	mov	r6, r8
 8015f24:	106d      	asrs	r5, r5, #1
 8015f26:	d00b      	beq.n	8015f40 <__pow5mult+0xa0>
 8015f28:	6820      	ldr	r0, [r4, #0]
 8015f2a:	b938      	cbnz	r0, 8015f3c <__pow5mult+0x9c>
 8015f2c:	4622      	mov	r2, r4
 8015f2e:	4621      	mov	r1, r4
 8015f30:	4638      	mov	r0, r7
 8015f32:	f7ff ff13 	bl	8015d5c <__multiply>
 8015f36:	6020      	str	r0, [r4, #0]
 8015f38:	f8c0 9000 	str.w	r9, [r0]
 8015f3c:	4604      	mov	r4, r0
 8015f3e:	e7e4      	b.n	8015f0a <__pow5mult+0x6a>
 8015f40:	4630      	mov	r0, r6
 8015f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015f46:	bf00      	nop
 8015f48:	08016e38 	.word	0x08016e38
 8015f4c:	08016d05 	.word	0x08016d05
 8015f50:	08016d85 	.word	0x08016d85

08015f54 <__lshift>:
 8015f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015f58:	460c      	mov	r4, r1
 8015f5a:	6849      	ldr	r1, [r1, #4]
 8015f5c:	6923      	ldr	r3, [r4, #16]
 8015f5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015f62:	68a3      	ldr	r3, [r4, #8]
 8015f64:	4607      	mov	r7, r0
 8015f66:	4691      	mov	r9, r2
 8015f68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015f6c:	f108 0601 	add.w	r6, r8, #1
 8015f70:	42b3      	cmp	r3, r6
 8015f72:	db0b      	blt.n	8015f8c <__lshift+0x38>
 8015f74:	4638      	mov	r0, r7
 8015f76:	f7ff fde7 	bl	8015b48 <_Balloc>
 8015f7a:	4605      	mov	r5, r0
 8015f7c:	b948      	cbnz	r0, 8015f92 <__lshift+0x3e>
 8015f7e:	4602      	mov	r2, r0
 8015f80:	4b28      	ldr	r3, [pc, #160]	@ (8016024 <__lshift+0xd0>)
 8015f82:	4829      	ldr	r0, [pc, #164]	@ (8016028 <__lshift+0xd4>)
 8015f84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015f88:	f000 fa14 	bl	80163b4 <__assert_func>
 8015f8c:	3101      	adds	r1, #1
 8015f8e:	005b      	lsls	r3, r3, #1
 8015f90:	e7ee      	b.n	8015f70 <__lshift+0x1c>
 8015f92:	2300      	movs	r3, #0
 8015f94:	f100 0114 	add.w	r1, r0, #20
 8015f98:	f100 0210 	add.w	r2, r0, #16
 8015f9c:	4618      	mov	r0, r3
 8015f9e:	4553      	cmp	r3, sl
 8015fa0:	db33      	blt.n	801600a <__lshift+0xb6>
 8015fa2:	6920      	ldr	r0, [r4, #16]
 8015fa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015fa8:	f104 0314 	add.w	r3, r4, #20
 8015fac:	f019 091f 	ands.w	r9, r9, #31
 8015fb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015fb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015fb8:	d02b      	beq.n	8016012 <__lshift+0xbe>
 8015fba:	f1c9 0e20 	rsb	lr, r9, #32
 8015fbe:	468a      	mov	sl, r1
 8015fc0:	2200      	movs	r2, #0
 8015fc2:	6818      	ldr	r0, [r3, #0]
 8015fc4:	fa00 f009 	lsl.w	r0, r0, r9
 8015fc8:	4310      	orrs	r0, r2
 8015fca:	f84a 0b04 	str.w	r0, [sl], #4
 8015fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8015fd2:	459c      	cmp	ip, r3
 8015fd4:	fa22 f20e 	lsr.w	r2, r2, lr
 8015fd8:	d8f3      	bhi.n	8015fc2 <__lshift+0x6e>
 8015fda:	ebac 0304 	sub.w	r3, ip, r4
 8015fde:	3b15      	subs	r3, #21
 8015fe0:	f023 0303 	bic.w	r3, r3, #3
 8015fe4:	3304      	adds	r3, #4
 8015fe6:	f104 0015 	add.w	r0, r4, #21
 8015fea:	4560      	cmp	r0, ip
 8015fec:	bf88      	it	hi
 8015fee:	2304      	movhi	r3, #4
 8015ff0:	50ca      	str	r2, [r1, r3]
 8015ff2:	b10a      	cbz	r2, 8015ff8 <__lshift+0xa4>
 8015ff4:	f108 0602 	add.w	r6, r8, #2
 8015ff8:	3e01      	subs	r6, #1
 8015ffa:	4638      	mov	r0, r7
 8015ffc:	612e      	str	r6, [r5, #16]
 8015ffe:	4621      	mov	r1, r4
 8016000:	f7ff fde2 	bl	8015bc8 <_Bfree>
 8016004:	4628      	mov	r0, r5
 8016006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801600a:	f842 0f04 	str.w	r0, [r2, #4]!
 801600e:	3301      	adds	r3, #1
 8016010:	e7c5      	b.n	8015f9e <__lshift+0x4a>
 8016012:	3904      	subs	r1, #4
 8016014:	f853 2b04 	ldr.w	r2, [r3], #4
 8016018:	f841 2f04 	str.w	r2, [r1, #4]!
 801601c:	459c      	cmp	ip, r3
 801601e:	d8f9      	bhi.n	8016014 <__lshift+0xc0>
 8016020:	e7ea      	b.n	8015ff8 <__lshift+0xa4>
 8016022:	bf00      	nop
 8016024:	08016d74 	.word	0x08016d74
 8016028:	08016d85 	.word	0x08016d85

0801602c <__mcmp>:
 801602c:	690a      	ldr	r2, [r1, #16]
 801602e:	4603      	mov	r3, r0
 8016030:	6900      	ldr	r0, [r0, #16]
 8016032:	1a80      	subs	r0, r0, r2
 8016034:	b530      	push	{r4, r5, lr}
 8016036:	d10e      	bne.n	8016056 <__mcmp+0x2a>
 8016038:	3314      	adds	r3, #20
 801603a:	3114      	adds	r1, #20
 801603c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8016040:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8016044:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016048:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801604c:	4295      	cmp	r5, r2
 801604e:	d003      	beq.n	8016058 <__mcmp+0x2c>
 8016050:	d205      	bcs.n	801605e <__mcmp+0x32>
 8016052:	f04f 30ff 	mov.w	r0, #4294967295
 8016056:	bd30      	pop	{r4, r5, pc}
 8016058:	42a3      	cmp	r3, r4
 801605a:	d3f3      	bcc.n	8016044 <__mcmp+0x18>
 801605c:	e7fb      	b.n	8016056 <__mcmp+0x2a>
 801605e:	2001      	movs	r0, #1
 8016060:	e7f9      	b.n	8016056 <__mcmp+0x2a>
	...

08016064 <__mdiff>:
 8016064:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016068:	4689      	mov	r9, r1
 801606a:	4606      	mov	r6, r0
 801606c:	4611      	mov	r1, r2
 801606e:	4648      	mov	r0, r9
 8016070:	4614      	mov	r4, r2
 8016072:	f7ff ffdb 	bl	801602c <__mcmp>
 8016076:	1e05      	subs	r5, r0, #0
 8016078:	d112      	bne.n	80160a0 <__mdiff+0x3c>
 801607a:	4629      	mov	r1, r5
 801607c:	4630      	mov	r0, r6
 801607e:	f7ff fd63 	bl	8015b48 <_Balloc>
 8016082:	4602      	mov	r2, r0
 8016084:	b928      	cbnz	r0, 8016092 <__mdiff+0x2e>
 8016086:	4b3f      	ldr	r3, [pc, #252]	@ (8016184 <__mdiff+0x120>)
 8016088:	f240 2137 	movw	r1, #567	@ 0x237
 801608c:	483e      	ldr	r0, [pc, #248]	@ (8016188 <__mdiff+0x124>)
 801608e:	f000 f991 	bl	80163b4 <__assert_func>
 8016092:	2301      	movs	r3, #1
 8016094:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016098:	4610      	mov	r0, r2
 801609a:	b003      	add	sp, #12
 801609c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80160a0:	bfbc      	itt	lt
 80160a2:	464b      	movlt	r3, r9
 80160a4:	46a1      	movlt	r9, r4
 80160a6:	4630      	mov	r0, r6
 80160a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80160ac:	bfba      	itte	lt
 80160ae:	461c      	movlt	r4, r3
 80160b0:	2501      	movlt	r5, #1
 80160b2:	2500      	movge	r5, #0
 80160b4:	f7ff fd48 	bl	8015b48 <_Balloc>
 80160b8:	4602      	mov	r2, r0
 80160ba:	b918      	cbnz	r0, 80160c4 <__mdiff+0x60>
 80160bc:	4b31      	ldr	r3, [pc, #196]	@ (8016184 <__mdiff+0x120>)
 80160be:	f240 2145 	movw	r1, #581	@ 0x245
 80160c2:	e7e3      	b.n	801608c <__mdiff+0x28>
 80160c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80160c8:	6926      	ldr	r6, [r4, #16]
 80160ca:	60c5      	str	r5, [r0, #12]
 80160cc:	f109 0310 	add.w	r3, r9, #16
 80160d0:	f109 0514 	add.w	r5, r9, #20
 80160d4:	f104 0e14 	add.w	lr, r4, #20
 80160d8:	f100 0b14 	add.w	fp, r0, #20
 80160dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80160e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80160e4:	9301      	str	r3, [sp, #4]
 80160e6:	46d9      	mov	r9, fp
 80160e8:	f04f 0c00 	mov.w	ip, #0
 80160ec:	9b01      	ldr	r3, [sp, #4]
 80160ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80160f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80160f6:	9301      	str	r3, [sp, #4]
 80160f8:	fa1f f38a 	uxth.w	r3, sl
 80160fc:	4619      	mov	r1, r3
 80160fe:	b283      	uxth	r3, r0
 8016100:	1acb      	subs	r3, r1, r3
 8016102:	0c00      	lsrs	r0, r0, #16
 8016104:	4463      	add	r3, ip
 8016106:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801610a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801610e:	b29b      	uxth	r3, r3
 8016110:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8016114:	4576      	cmp	r6, lr
 8016116:	f849 3b04 	str.w	r3, [r9], #4
 801611a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801611e:	d8e5      	bhi.n	80160ec <__mdiff+0x88>
 8016120:	1b33      	subs	r3, r6, r4
 8016122:	3b15      	subs	r3, #21
 8016124:	f023 0303 	bic.w	r3, r3, #3
 8016128:	3415      	adds	r4, #21
 801612a:	3304      	adds	r3, #4
 801612c:	42a6      	cmp	r6, r4
 801612e:	bf38      	it	cc
 8016130:	2304      	movcc	r3, #4
 8016132:	441d      	add	r5, r3
 8016134:	445b      	add	r3, fp
 8016136:	461e      	mov	r6, r3
 8016138:	462c      	mov	r4, r5
 801613a:	4544      	cmp	r4, r8
 801613c:	d30e      	bcc.n	801615c <__mdiff+0xf8>
 801613e:	f108 0103 	add.w	r1, r8, #3
 8016142:	1b49      	subs	r1, r1, r5
 8016144:	f021 0103 	bic.w	r1, r1, #3
 8016148:	3d03      	subs	r5, #3
 801614a:	45a8      	cmp	r8, r5
 801614c:	bf38      	it	cc
 801614e:	2100      	movcc	r1, #0
 8016150:	440b      	add	r3, r1
 8016152:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016156:	b191      	cbz	r1, 801617e <__mdiff+0x11a>
 8016158:	6117      	str	r7, [r2, #16]
 801615a:	e79d      	b.n	8016098 <__mdiff+0x34>
 801615c:	f854 1b04 	ldr.w	r1, [r4], #4
 8016160:	46e6      	mov	lr, ip
 8016162:	0c08      	lsrs	r0, r1, #16
 8016164:	fa1c fc81 	uxtah	ip, ip, r1
 8016168:	4471      	add	r1, lr
 801616a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801616e:	b289      	uxth	r1, r1
 8016170:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016174:	f846 1b04 	str.w	r1, [r6], #4
 8016178:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801617c:	e7dd      	b.n	801613a <__mdiff+0xd6>
 801617e:	3f01      	subs	r7, #1
 8016180:	e7e7      	b.n	8016152 <__mdiff+0xee>
 8016182:	bf00      	nop
 8016184:	08016d74 	.word	0x08016d74
 8016188:	08016d85 	.word	0x08016d85

0801618c <__d2b>:
 801618c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016190:	460f      	mov	r7, r1
 8016192:	2101      	movs	r1, #1
 8016194:	ec59 8b10 	vmov	r8, r9, d0
 8016198:	4616      	mov	r6, r2
 801619a:	f7ff fcd5 	bl	8015b48 <_Balloc>
 801619e:	4604      	mov	r4, r0
 80161a0:	b930      	cbnz	r0, 80161b0 <__d2b+0x24>
 80161a2:	4602      	mov	r2, r0
 80161a4:	4b23      	ldr	r3, [pc, #140]	@ (8016234 <__d2b+0xa8>)
 80161a6:	4824      	ldr	r0, [pc, #144]	@ (8016238 <__d2b+0xac>)
 80161a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80161ac:	f000 f902 	bl	80163b4 <__assert_func>
 80161b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80161b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80161b8:	b10d      	cbz	r5, 80161be <__d2b+0x32>
 80161ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80161be:	9301      	str	r3, [sp, #4]
 80161c0:	f1b8 0300 	subs.w	r3, r8, #0
 80161c4:	d023      	beq.n	801620e <__d2b+0x82>
 80161c6:	4668      	mov	r0, sp
 80161c8:	9300      	str	r3, [sp, #0]
 80161ca:	f7ff fd84 	bl	8015cd6 <__lo0bits>
 80161ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80161d2:	b1d0      	cbz	r0, 801620a <__d2b+0x7e>
 80161d4:	f1c0 0320 	rsb	r3, r0, #32
 80161d8:	fa02 f303 	lsl.w	r3, r2, r3
 80161dc:	430b      	orrs	r3, r1
 80161de:	40c2      	lsrs	r2, r0
 80161e0:	6163      	str	r3, [r4, #20]
 80161e2:	9201      	str	r2, [sp, #4]
 80161e4:	9b01      	ldr	r3, [sp, #4]
 80161e6:	61a3      	str	r3, [r4, #24]
 80161e8:	2b00      	cmp	r3, #0
 80161ea:	bf0c      	ite	eq
 80161ec:	2201      	moveq	r2, #1
 80161ee:	2202      	movne	r2, #2
 80161f0:	6122      	str	r2, [r4, #16]
 80161f2:	b1a5      	cbz	r5, 801621e <__d2b+0x92>
 80161f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80161f8:	4405      	add	r5, r0
 80161fa:	603d      	str	r5, [r7, #0]
 80161fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016200:	6030      	str	r0, [r6, #0]
 8016202:	4620      	mov	r0, r4
 8016204:	b003      	add	sp, #12
 8016206:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801620a:	6161      	str	r1, [r4, #20]
 801620c:	e7ea      	b.n	80161e4 <__d2b+0x58>
 801620e:	a801      	add	r0, sp, #4
 8016210:	f7ff fd61 	bl	8015cd6 <__lo0bits>
 8016214:	9b01      	ldr	r3, [sp, #4]
 8016216:	6163      	str	r3, [r4, #20]
 8016218:	3020      	adds	r0, #32
 801621a:	2201      	movs	r2, #1
 801621c:	e7e8      	b.n	80161f0 <__d2b+0x64>
 801621e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016222:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8016226:	6038      	str	r0, [r7, #0]
 8016228:	6918      	ldr	r0, [r3, #16]
 801622a:	f7ff fd35 	bl	8015c98 <__hi0bits>
 801622e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016232:	e7e5      	b.n	8016200 <__d2b+0x74>
 8016234:	08016d74 	.word	0x08016d74
 8016238:	08016d85 	.word	0x08016d85

0801623c <__sflush_r>:
 801623c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016244:	0716      	lsls	r6, r2, #28
 8016246:	4605      	mov	r5, r0
 8016248:	460c      	mov	r4, r1
 801624a:	d454      	bmi.n	80162f6 <__sflush_r+0xba>
 801624c:	684b      	ldr	r3, [r1, #4]
 801624e:	2b00      	cmp	r3, #0
 8016250:	dc02      	bgt.n	8016258 <__sflush_r+0x1c>
 8016252:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016254:	2b00      	cmp	r3, #0
 8016256:	dd48      	ble.n	80162ea <__sflush_r+0xae>
 8016258:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801625a:	2e00      	cmp	r6, #0
 801625c:	d045      	beq.n	80162ea <__sflush_r+0xae>
 801625e:	2300      	movs	r3, #0
 8016260:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016264:	682f      	ldr	r7, [r5, #0]
 8016266:	6a21      	ldr	r1, [r4, #32]
 8016268:	602b      	str	r3, [r5, #0]
 801626a:	d030      	beq.n	80162ce <__sflush_r+0x92>
 801626c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801626e:	89a3      	ldrh	r3, [r4, #12]
 8016270:	0759      	lsls	r1, r3, #29
 8016272:	d505      	bpl.n	8016280 <__sflush_r+0x44>
 8016274:	6863      	ldr	r3, [r4, #4]
 8016276:	1ad2      	subs	r2, r2, r3
 8016278:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801627a:	b10b      	cbz	r3, 8016280 <__sflush_r+0x44>
 801627c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801627e:	1ad2      	subs	r2, r2, r3
 8016280:	2300      	movs	r3, #0
 8016282:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016284:	6a21      	ldr	r1, [r4, #32]
 8016286:	4628      	mov	r0, r5
 8016288:	47b0      	blx	r6
 801628a:	1c43      	adds	r3, r0, #1
 801628c:	89a3      	ldrh	r3, [r4, #12]
 801628e:	d106      	bne.n	801629e <__sflush_r+0x62>
 8016290:	6829      	ldr	r1, [r5, #0]
 8016292:	291d      	cmp	r1, #29
 8016294:	d82b      	bhi.n	80162ee <__sflush_r+0xb2>
 8016296:	4a2a      	ldr	r2, [pc, #168]	@ (8016340 <__sflush_r+0x104>)
 8016298:	40ca      	lsrs	r2, r1
 801629a:	07d6      	lsls	r6, r2, #31
 801629c:	d527      	bpl.n	80162ee <__sflush_r+0xb2>
 801629e:	2200      	movs	r2, #0
 80162a0:	6062      	str	r2, [r4, #4]
 80162a2:	04d9      	lsls	r1, r3, #19
 80162a4:	6922      	ldr	r2, [r4, #16]
 80162a6:	6022      	str	r2, [r4, #0]
 80162a8:	d504      	bpl.n	80162b4 <__sflush_r+0x78>
 80162aa:	1c42      	adds	r2, r0, #1
 80162ac:	d101      	bne.n	80162b2 <__sflush_r+0x76>
 80162ae:	682b      	ldr	r3, [r5, #0]
 80162b0:	b903      	cbnz	r3, 80162b4 <__sflush_r+0x78>
 80162b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80162b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80162b6:	602f      	str	r7, [r5, #0]
 80162b8:	b1b9      	cbz	r1, 80162ea <__sflush_r+0xae>
 80162ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80162be:	4299      	cmp	r1, r3
 80162c0:	d002      	beq.n	80162c8 <__sflush_r+0x8c>
 80162c2:	4628      	mov	r0, r5
 80162c4:	f7ff fb40 	bl	8015948 <_free_r>
 80162c8:	2300      	movs	r3, #0
 80162ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80162cc:	e00d      	b.n	80162ea <__sflush_r+0xae>
 80162ce:	2301      	movs	r3, #1
 80162d0:	4628      	mov	r0, r5
 80162d2:	47b0      	blx	r6
 80162d4:	4602      	mov	r2, r0
 80162d6:	1c50      	adds	r0, r2, #1
 80162d8:	d1c9      	bne.n	801626e <__sflush_r+0x32>
 80162da:	682b      	ldr	r3, [r5, #0]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d0c6      	beq.n	801626e <__sflush_r+0x32>
 80162e0:	2b1d      	cmp	r3, #29
 80162e2:	d001      	beq.n	80162e8 <__sflush_r+0xac>
 80162e4:	2b16      	cmp	r3, #22
 80162e6:	d11e      	bne.n	8016326 <__sflush_r+0xea>
 80162e8:	602f      	str	r7, [r5, #0]
 80162ea:	2000      	movs	r0, #0
 80162ec:	e022      	b.n	8016334 <__sflush_r+0xf8>
 80162ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80162f2:	b21b      	sxth	r3, r3
 80162f4:	e01b      	b.n	801632e <__sflush_r+0xf2>
 80162f6:	690f      	ldr	r7, [r1, #16]
 80162f8:	2f00      	cmp	r7, #0
 80162fa:	d0f6      	beq.n	80162ea <__sflush_r+0xae>
 80162fc:	0793      	lsls	r3, r2, #30
 80162fe:	680e      	ldr	r6, [r1, #0]
 8016300:	bf08      	it	eq
 8016302:	694b      	ldreq	r3, [r1, #20]
 8016304:	600f      	str	r7, [r1, #0]
 8016306:	bf18      	it	ne
 8016308:	2300      	movne	r3, #0
 801630a:	eba6 0807 	sub.w	r8, r6, r7
 801630e:	608b      	str	r3, [r1, #8]
 8016310:	f1b8 0f00 	cmp.w	r8, #0
 8016314:	dde9      	ble.n	80162ea <__sflush_r+0xae>
 8016316:	6a21      	ldr	r1, [r4, #32]
 8016318:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801631a:	4643      	mov	r3, r8
 801631c:	463a      	mov	r2, r7
 801631e:	4628      	mov	r0, r5
 8016320:	47b0      	blx	r6
 8016322:	2800      	cmp	r0, #0
 8016324:	dc08      	bgt.n	8016338 <__sflush_r+0xfc>
 8016326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801632a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801632e:	81a3      	strh	r3, [r4, #12]
 8016330:	f04f 30ff 	mov.w	r0, #4294967295
 8016334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016338:	4407      	add	r7, r0
 801633a:	eba8 0800 	sub.w	r8, r8, r0
 801633e:	e7e7      	b.n	8016310 <__sflush_r+0xd4>
 8016340:	20400001 	.word	0x20400001

08016344 <_fflush_r>:
 8016344:	b538      	push	{r3, r4, r5, lr}
 8016346:	690b      	ldr	r3, [r1, #16]
 8016348:	4605      	mov	r5, r0
 801634a:	460c      	mov	r4, r1
 801634c:	b913      	cbnz	r3, 8016354 <_fflush_r+0x10>
 801634e:	2500      	movs	r5, #0
 8016350:	4628      	mov	r0, r5
 8016352:	bd38      	pop	{r3, r4, r5, pc}
 8016354:	b118      	cbz	r0, 801635e <_fflush_r+0x1a>
 8016356:	6a03      	ldr	r3, [r0, #32]
 8016358:	b90b      	cbnz	r3, 801635e <_fflush_r+0x1a>
 801635a:	f7fe fb37 	bl	80149cc <__sinit>
 801635e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016362:	2b00      	cmp	r3, #0
 8016364:	d0f3      	beq.n	801634e <_fflush_r+0xa>
 8016366:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016368:	07d0      	lsls	r0, r2, #31
 801636a:	d404      	bmi.n	8016376 <_fflush_r+0x32>
 801636c:	0599      	lsls	r1, r3, #22
 801636e:	d402      	bmi.n	8016376 <_fflush_r+0x32>
 8016370:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016372:	f7fe fc80 	bl	8014c76 <__retarget_lock_acquire_recursive>
 8016376:	4628      	mov	r0, r5
 8016378:	4621      	mov	r1, r4
 801637a:	f7ff ff5f 	bl	801623c <__sflush_r>
 801637e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016380:	07da      	lsls	r2, r3, #31
 8016382:	4605      	mov	r5, r0
 8016384:	d4e4      	bmi.n	8016350 <_fflush_r+0xc>
 8016386:	89a3      	ldrh	r3, [r4, #12]
 8016388:	059b      	lsls	r3, r3, #22
 801638a:	d4e1      	bmi.n	8016350 <_fflush_r+0xc>
 801638c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801638e:	f7fe fc73 	bl	8014c78 <__retarget_lock_release_recursive>
 8016392:	e7dd      	b.n	8016350 <_fflush_r+0xc>

08016394 <_sbrk_r>:
 8016394:	b538      	push	{r3, r4, r5, lr}
 8016396:	4d06      	ldr	r5, [pc, #24]	@ (80163b0 <_sbrk_r+0x1c>)
 8016398:	2300      	movs	r3, #0
 801639a:	4604      	mov	r4, r0
 801639c:	4608      	mov	r0, r1
 801639e:	602b      	str	r3, [r5, #0]
 80163a0:	f7f1 fd74 	bl	8007e8c <_sbrk>
 80163a4:	1c43      	adds	r3, r0, #1
 80163a6:	d102      	bne.n	80163ae <_sbrk_r+0x1a>
 80163a8:	682b      	ldr	r3, [r5, #0]
 80163aa:	b103      	cbz	r3, 80163ae <_sbrk_r+0x1a>
 80163ac:	6023      	str	r3, [r4, #0]
 80163ae:	bd38      	pop	{r3, r4, r5, pc}
 80163b0:	20006de0 	.word	0x20006de0

080163b4 <__assert_func>:
 80163b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80163b6:	4614      	mov	r4, r2
 80163b8:	461a      	mov	r2, r3
 80163ba:	4b09      	ldr	r3, [pc, #36]	@ (80163e0 <__assert_func+0x2c>)
 80163bc:	681b      	ldr	r3, [r3, #0]
 80163be:	4605      	mov	r5, r0
 80163c0:	68d8      	ldr	r0, [r3, #12]
 80163c2:	b14c      	cbz	r4, 80163d8 <__assert_func+0x24>
 80163c4:	4b07      	ldr	r3, [pc, #28]	@ (80163e4 <__assert_func+0x30>)
 80163c6:	9100      	str	r1, [sp, #0]
 80163c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80163cc:	4906      	ldr	r1, [pc, #24]	@ (80163e8 <__assert_func+0x34>)
 80163ce:	462b      	mov	r3, r5
 80163d0:	f000 f842 	bl	8016458 <fiprintf>
 80163d4:	f000 f852 	bl	801647c <abort>
 80163d8:	4b04      	ldr	r3, [pc, #16]	@ (80163ec <__assert_func+0x38>)
 80163da:	461c      	mov	r4, r3
 80163dc:	e7f3      	b.n	80163c6 <__assert_func+0x12>
 80163de:	bf00      	nop
 80163e0:	20000070 	.word	0x20000070
 80163e4:	08016de8 	.word	0x08016de8
 80163e8:	08016df5 	.word	0x08016df5
 80163ec:	08016e23 	.word	0x08016e23

080163f0 <_calloc_r>:
 80163f0:	b570      	push	{r4, r5, r6, lr}
 80163f2:	fba1 5402 	umull	r5, r4, r1, r2
 80163f6:	b934      	cbnz	r4, 8016406 <_calloc_r+0x16>
 80163f8:	4629      	mov	r1, r5
 80163fa:	f7ff fb19 	bl	8015a30 <_malloc_r>
 80163fe:	4606      	mov	r6, r0
 8016400:	b928      	cbnz	r0, 801640e <_calloc_r+0x1e>
 8016402:	4630      	mov	r0, r6
 8016404:	bd70      	pop	{r4, r5, r6, pc}
 8016406:	220c      	movs	r2, #12
 8016408:	6002      	str	r2, [r0, #0]
 801640a:	2600      	movs	r6, #0
 801640c:	e7f9      	b.n	8016402 <_calloc_r+0x12>
 801640e:	462a      	mov	r2, r5
 8016410:	4621      	mov	r1, r4
 8016412:	f7fe fb54 	bl	8014abe <memset>
 8016416:	e7f4      	b.n	8016402 <_calloc_r+0x12>

08016418 <__ascii_mbtowc>:
 8016418:	b082      	sub	sp, #8
 801641a:	b901      	cbnz	r1, 801641e <__ascii_mbtowc+0x6>
 801641c:	a901      	add	r1, sp, #4
 801641e:	b142      	cbz	r2, 8016432 <__ascii_mbtowc+0x1a>
 8016420:	b14b      	cbz	r3, 8016436 <__ascii_mbtowc+0x1e>
 8016422:	7813      	ldrb	r3, [r2, #0]
 8016424:	600b      	str	r3, [r1, #0]
 8016426:	7812      	ldrb	r2, [r2, #0]
 8016428:	1e10      	subs	r0, r2, #0
 801642a:	bf18      	it	ne
 801642c:	2001      	movne	r0, #1
 801642e:	b002      	add	sp, #8
 8016430:	4770      	bx	lr
 8016432:	4610      	mov	r0, r2
 8016434:	e7fb      	b.n	801642e <__ascii_mbtowc+0x16>
 8016436:	f06f 0001 	mvn.w	r0, #1
 801643a:	e7f8      	b.n	801642e <__ascii_mbtowc+0x16>

0801643c <__ascii_wctomb>:
 801643c:	4603      	mov	r3, r0
 801643e:	4608      	mov	r0, r1
 8016440:	b141      	cbz	r1, 8016454 <__ascii_wctomb+0x18>
 8016442:	2aff      	cmp	r2, #255	@ 0xff
 8016444:	d904      	bls.n	8016450 <__ascii_wctomb+0x14>
 8016446:	228a      	movs	r2, #138	@ 0x8a
 8016448:	601a      	str	r2, [r3, #0]
 801644a:	f04f 30ff 	mov.w	r0, #4294967295
 801644e:	4770      	bx	lr
 8016450:	700a      	strb	r2, [r1, #0]
 8016452:	2001      	movs	r0, #1
 8016454:	4770      	bx	lr
	...

08016458 <fiprintf>:
 8016458:	b40e      	push	{r1, r2, r3}
 801645a:	b503      	push	{r0, r1, lr}
 801645c:	4601      	mov	r1, r0
 801645e:	ab03      	add	r3, sp, #12
 8016460:	4805      	ldr	r0, [pc, #20]	@ (8016478 <fiprintf+0x20>)
 8016462:	f853 2b04 	ldr.w	r2, [r3], #4
 8016466:	6800      	ldr	r0, [r0, #0]
 8016468:	9301      	str	r3, [sp, #4]
 801646a:	f000 f837 	bl	80164dc <_vfiprintf_r>
 801646e:	b002      	add	sp, #8
 8016470:	f85d eb04 	ldr.w	lr, [sp], #4
 8016474:	b003      	add	sp, #12
 8016476:	4770      	bx	lr
 8016478:	20000070 	.word	0x20000070

0801647c <abort>:
 801647c:	b508      	push	{r3, lr}
 801647e:	2006      	movs	r0, #6
 8016480:	f000 fa00 	bl	8016884 <raise>
 8016484:	2001      	movs	r0, #1
 8016486:	f7f1 fc89 	bl	8007d9c <_exit>

0801648a <__sfputc_r>:
 801648a:	6893      	ldr	r3, [r2, #8]
 801648c:	3b01      	subs	r3, #1
 801648e:	2b00      	cmp	r3, #0
 8016490:	b410      	push	{r4}
 8016492:	6093      	str	r3, [r2, #8]
 8016494:	da08      	bge.n	80164a8 <__sfputc_r+0x1e>
 8016496:	6994      	ldr	r4, [r2, #24]
 8016498:	42a3      	cmp	r3, r4
 801649a:	db01      	blt.n	80164a0 <__sfputc_r+0x16>
 801649c:	290a      	cmp	r1, #10
 801649e:	d103      	bne.n	80164a8 <__sfputc_r+0x1e>
 80164a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80164a4:	f000 b932 	b.w	801670c <__swbuf_r>
 80164a8:	6813      	ldr	r3, [r2, #0]
 80164aa:	1c58      	adds	r0, r3, #1
 80164ac:	6010      	str	r0, [r2, #0]
 80164ae:	7019      	strb	r1, [r3, #0]
 80164b0:	4608      	mov	r0, r1
 80164b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80164b6:	4770      	bx	lr

080164b8 <__sfputs_r>:
 80164b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80164ba:	4606      	mov	r6, r0
 80164bc:	460f      	mov	r7, r1
 80164be:	4614      	mov	r4, r2
 80164c0:	18d5      	adds	r5, r2, r3
 80164c2:	42ac      	cmp	r4, r5
 80164c4:	d101      	bne.n	80164ca <__sfputs_r+0x12>
 80164c6:	2000      	movs	r0, #0
 80164c8:	e007      	b.n	80164da <__sfputs_r+0x22>
 80164ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80164ce:	463a      	mov	r2, r7
 80164d0:	4630      	mov	r0, r6
 80164d2:	f7ff ffda 	bl	801648a <__sfputc_r>
 80164d6:	1c43      	adds	r3, r0, #1
 80164d8:	d1f3      	bne.n	80164c2 <__sfputs_r+0xa>
 80164da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080164dc <_vfiprintf_r>:
 80164dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80164e0:	460d      	mov	r5, r1
 80164e2:	b09d      	sub	sp, #116	@ 0x74
 80164e4:	4614      	mov	r4, r2
 80164e6:	4698      	mov	r8, r3
 80164e8:	4606      	mov	r6, r0
 80164ea:	b118      	cbz	r0, 80164f4 <_vfiprintf_r+0x18>
 80164ec:	6a03      	ldr	r3, [r0, #32]
 80164ee:	b90b      	cbnz	r3, 80164f4 <_vfiprintf_r+0x18>
 80164f0:	f7fe fa6c 	bl	80149cc <__sinit>
 80164f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80164f6:	07d9      	lsls	r1, r3, #31
 80164f8:	d405      	bmi.n	8016506 <_vfiprintf_r+0x2a>
 80164fa:	89ab      	ldrh	r3, [r5, #12]
 80164fc:	059a      	lsls	r2, r3, #22
 80164fe:	d402      	bmi.n	8016506 <_vfiprintf_r+0x2a>
 8016500:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016502:	f7fe fbb8 	bl	8014c76 <__retarget_lock_acquire_recursive>
 8016506:	89ab      	ldrh	r3, [r5, #12]
 8016508:	071b      	lsls	r3, r3, #28
 801650a:	d501      	bpl.n	8016510 <_vfiprintf_r+0x34>
 801650c:	692b      	ldr	r3, [r5, #16]
 801650e:	b99b      	cbnz	r3, 8016538 <_vfiprintf_r+0x5c>
 8016510:	4629      	mov	r1, r5
 8016512:	4630      	mov	r0, r6
 8016514:	f000 f938 	bl	8016788 <__swsetup_r>
 8016518:	b170      	cbz	r0, 8016538 <_vfiprintf_r+0x5c>
 801651a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801651c:	07dc      	lsls	r4, r3, #31
 801651e:	d504      	bpl.n	801652a <_vfiprintf_r+0x4e>
 8016520:	f04f 30ff 	mov.w	r0, #4294967295
 8016524:	b01d      	add	sp, #116	@ 0x74
 8016526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801652a:	89ab      	ldrh	r3, [r5, #12]
 801652c:	0598      	lsls	r0, r3, #22
 801652e:	d4f7      	bmi.n	8016520 <_vfiprintf_r+0x44>
 8016530:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016532:	f7fe fba1 	bl	8014c78 <__retarget_lock_release_recursive>
 8016536:	e7f3      	b.n	8016520 <_vfiprintf_r+0x44>
 8016538:	2300      	movs	r3, #0
 801653a:	9309      	str	r3, [sp, #36]	@ 0x24
 801653c:	2320      	movs	r3, #32
 801653e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016542:	f8cd 800c 	str.w	r8, [sp, #12]
 8016546:	2330      	movs	r3, #48	@ 0x30
 8016548:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80166f8 <_vfiprintf_r+0x21c>
 801654c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016550:	f04f 0901 	mov.w	r9, #1
 8016554:	4623      	mov	r3, r4
 8016556:	469a      	mov	sl, r3
 8016558:	f813 2b01 	ldrb.w	r2, [r3], #1
 801655c:	b10a      	cbz	r2, 8016562 <_vfiprintf_r+0x86>
 801655e:	2a25      	cmp	r2, #37	@ 0x25
 8016560:	d1f9      	bne.n	8016556 <_vfiprintf_r+0x7a>
 8016562:	ebba 0b04 	subs.w	fp, sl, r4
 8016566:	d00b      	beq.n	8016580 <_vfiprintf_r+0xa4>
 8016568:	465b      	mov	r3, fp
 801656a:	4622      	mov	r2, r4
 801656c:	4629      	mov	r1, r5
 801656e:	4630      	mov	r0, r6
 8016570:	f7ff ffa2 	bl	80164b8 <__sfputs_r>
 8016574:	3001      	adds	r0, #1
 8016576:	f000 80a7 	beq.w	80166c8 <_vfiprintf_r+0x1ec>
 801657a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801657c:	445a      	add	r2, fp
 801657e:	9209      	str	r2, [sp, #36]	@ 0x24
 8016580:	f89a 3000 	ldrb.w	r3, [sl]
 8016584:	2b00      	cmp	r3, #0
 8016586:	f000 809f 	beq.w	80166c8 <_vfiprintf_r+0x1ec>
 801658a:	2300      	movs	r3, #0
 801658c:	f04f 32ff 	mov.w	r2, #4294967295
 8016590:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016594:	f10a 0a01 	add.w	sl, sl, #1
 8016598:	9304      	str	r3, [sp, #16]
 801659a:	9307      	str	r3, [sp, #28]
 801659c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80165a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80165a2:	4654      	mov	r4, sl
 80165a4:	2205      	movs	r2, #5
 80165a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80165aa:	4853      	ldr	r0, [pc, #332]	@ (80166f8 <_vfiprintf_r+0x21c>)
 80165ac:	f7e9 fe38 	bl	8000220 <memchr>
 80165b0:	9a04      	ldr	r2, [sp, #16]
 80165b2:	b9d8      	cbnz	r0, 80165ec <_vfiprintf_r+0x110>
 80165b4:	06d1      	lsls	r1, r2, #27
 80165b6:	bf44      	itt	mi
 80165b8:	2320      	movmi	r3, #32
 80165ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80165be:	0713      	lsls	r3, r2, #28
 80165c0:	bf44      	itt	mi
 80165c2:	232b      	movmi	r3, #43	@ 0x2b
 80165c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80165c8:	f89a 3000 	ldrb.w	r3, [sl]
 80165cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80165ce:	d015      	beq.n	80165fc <_vfiprintf_r+0x120>
 80165d0:	9a07      	ldr	r2, [sp, #28]
 80165d2:	4654      	mov	r4, sl
 80165d4:	2000      	movs	r0, #0
 80165d6:	f04f 0c0a 	mov.w	ip, #10
 80165da:	4621      	mov	r1, r4
 80165dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80165e0:	3b30      	subs	r3, #48	@ 0x30
 80165e2:	2b09      	cmp	r3, #9
 80165e4:	d94b      	bls.n	801667e <_vfiprintf_r+0x1a2>
 80165e6:	b1b0      	cbz	r0, 8016616 <_vfiprintf_r+0x13a>
 80165e8:	9207      	str	r2, [sp, #28]
 80165ea:	e014      	b.n	8016616 <_vfiprintf_r+0x13a>
 80165ec:	eba0 0308 	sub.w	r3, r0, r8
 80165f0:	fa09 f303 	lsl.w	r3, r9, r3
 80165f4:	4313      	orrs	r3, r2
 80165f6:	9304      	str	r3, [sp, #16]
 80165f8:	46a2      	mov	sl, r4
 80165fa:	e7d2      	b.n	80165a2 <_vfiprintf_r+0xc6>
 80165fc:	9b03      	ldr	r3, [sp, #12]
 80165fe:	1d19      	adds	r1, r3, #4
 8016600:	681b      	ldr	r3, [r3, #0]
 8016602:	9103      	str	r1, [sp, #12]
 8016604:	2b00      	cmp	r3, #0
 8016606:	bfbb      	ittet	lt
 8016608:	425b      	neglt	r3, r3
 801660a:	f042 0202 	orrlt.w	r2, r2, #2
 801660e:	9307      	strge	r3, [sp, #28]
 8016610:	9307      	strlt	r3, [sp, #28]
 8016612:	bfb8      	it	lt
 8016614:	9204      	strlt	r2, [sp, #16]
 8016616:	7823      	ldrb	r3, [r4, #0]
 8016618:	2b2e      	cmp	r3, #46	@ 0x2e
 801661a:	d10a      	bne.n	8016632 <_vfiprintf_r+0x156>
 801661c:	7863      	ldrb	r3, [r4, #1]
 801661e:	2b2a      	cmp	r3, #42	@ 0x2a
 8016620:	d132      	bne.n	8016688 <_vfiprintf_r+0x1ac>
 8016622:	9b03      	ldr	r3, [sp, #12]
 8016624:	1d1a      	adds	r2, r3, #4
 8016626:	681b      	ldr	r3, [r3, #0]
 8016628:	9203      	str	r2, [sp, #12]
 801662a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801662e:	3402      	adds	r4, #2
 8016630:	9305      	str	r3, [sp, #20]
 8016632:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016708 <_vfiprintf_r+0x22c>
 8016636:	7821      	ldrb	r1, [r4, #0]
 8016638:	2203      	movs	r2, #3
 801663a:	4650      	mov	r0, sl
 801663c:	f7e9 fdf0 	bl	8000220 <memchr>
 8016640:	b138      	cbz	r0, 8016652 <_vfiprintf_r+0x176>
 8016642:	9b04      	ldr	r3, [sp, #16]
 8016644:	eba0 000a 	sub.w	r0, r0, sl
 8016648:	2240      	movs	r2, #64	@ 0x40
 801664a:	4082      	lsls	r2, r0
 801664c:	4313      	orrs	r3, r2
 801664e:	3401      	adds	r4, #1
 8016650:	9304      	str	r3, [sp, #16]
 8016652:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016656:	4829      	ldr	r0, [pc, #164]	@ (80166fc <_vfiprintf_r+0x220>)
 8016658:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801665c:	2206      	movs	r2, #6
 801665e:	f7e9 fddf 	bl	8000220 <memchr>
 8016662:	2800      	cmp	r0, #0
 8016664:	d03f      	beq.n	80166e6 <_vfiprintf_r+0x20a>
 8016666:	4b26      	ldr	r3, [pc, #152]	@ (8016700 <_vfiprintf_r+0x224>)
 8016668:	bb1b      	cbnz	r3, 80166b2 <_vfiprintf_r+0x1d6>
 801666a:	9b03      	ldr	r3, [sp, #12]
 801666c:	3307      	adds	r3, #7
 801666e:	f023 0307 	bic.w	r3, r3, #7
 8016672:	3308      	adds	r3, #8
 8016674:	9303      	str	r3, [sp, #12]
 8016676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016678:	443b      	add	r3, r7
 801667a:	9309      	str	r3, [sp, #36]	@ 0x24
 801667c:	e76a      	b.n	8016554 <_vfiprintf_r+0x78>
 801667e:	fb0c 3202 	mla	r2, ip, r2, r3
 8016682:	460c      	mov	r4, r1
 8016684:	2001      	movs	r0, #1
 8016686:	e7a8      	b.n	80165da <_vfiprintf_r+0xfe>
 8016688:	2300      	movs	r3, #0
 801668a:	3401      	adds	r4, #1
 801668c:	9305      	str	r3, [sp, #20]
 801668e:	4619      	mov	r1, r3
 8016690:	f04f 0c0a 	mov.w	ip, #10
 8016694:	4620      	mov	r0, r4
 8016696:	f810 2b01 	ldrb.w	r2, [r0], #1
 801669a:	3a30      	subs	r2, #48	@ 0x30
 801669c:	2a09      	cmp	r2, #9
 801669e:	d903      	bls.n	80166a8 <_vfiprintf_r+0x1cc>
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d0c6      	beq.n	8016632 <_vfiprintf_r+0x156>
 80166a4:	9105      	str	r1, [sp, #20]
 80166a6:	e7c4      	b.n	8016632 <_vfiprintf_r+0x156>
 80166a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80166ac:	4604      	mov	r4, r0
 80166ae:	2301      	movs	r3, #1
 80166b0:	e7f0      	b.n	8016694 <_vfiprintf_r+0x1b8>
 80166b2:	ab03      	add	r3, sp, #12
 80166b4:	9300      	str	r3, [sp, #0]
 80166b6:	462a      	mov	r2, r5
 80166b8:	4b12      	ldr	r3, [pc, #72]	@ (8016704 <_vfiprintf_r+0x228>)
 80166ba:	a904      	add	r1, sp, #16
 80166bc:	4630      	mov	r0, r6
 80166be:	f7fd fd43 	bl	8014148 <_printf_float>
 80166c2:	4607      	mov	r7, r0
 80166c4:	1c78      	adds	r0, r7, #1
 80166c6:	d1d6      	bne.n	8016676 <_vfiprintf_r+0x19a>
 80166c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80166ca:	07d9      	lsls	r1, r3, #31
 80166cc:	d405      	bmi.n	80166da <_vfiprintf_r+0x1fe>
 80166ce:	89ab      	ldrh	r3, [r5, #12]
 80166d0:	059a      	lsls	r2, r3, #22
 80166d2:	d402      	bmi.n	80166da <_vfiprintf_r+0x1fe>
 80166d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80166d6:	f7fe facf 	bl	8014c78 <__retarget_lock_release_recursive>
 80166da:	89ab      	ldrh	r3, [r5, #12]
 80166dc:	065b      	lsls	r3, r3, #25
 80166de:	f53f af1f 	bmi.w	8016520 <_vfiprintf_r+0x44>
 80166e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80166e4:	e71e      	b.n	8016524 <_vfiprintf_r+0x48>
 80166e6:	ab03      	add	r3, sp, #12
 80166e8:	9300      	str	r3, [sp, #0]
 80166ea:	462a      	mov	r2, r5
 80166ec:	4b05      	ldr	r3, [pc, #20]	@ (8016704 <_vfiprintf_r+0x228>)
 80166ee:	a904      	add	r1, sp, #16
 80166f0:	4630      	mov	r0, r6
 80166f2:	f7fd ffc1 	bl	8014678 <_printf_i>
 80166f6:	e7e4      	b.n	80166c2 <_vfiprintf_r+0x1e6>
 80166f8:	08016e24 	.word	0x08016e24
 80166fc:	08016e2e 	.word	0x08016e2e
 8016700:	08014149 	.word	0x08014149
 8016704:	080164b9 	.word	0x080164b9
 8016708:	08016e2a 	.word	0x08016e2a

0801670c <__swbuf_r>:
 801670c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801670e:	460e      	mov	r6, r1
 8016710:	4614      	mov	r4, r2
 8016712:	4605      	mov	r5, r0
 8016714:	b118      	cbz	r0, 801671e <__swbuf_r+0x12>
 8016716:	6a03      	ldr	r3, [r0, #32]
 8016718:	b90b      	cbnz	r3, 801671e <__swbuf_r+0x12>
 801671a:	f7fe f957 	bl	80149cc <__sinit>
 801671e:	69a3      	ldr	r3, [r4, #24]
 8016720:	60a3      	str	r3, [r4, #8]
 8016722:	89a3      	ldrh	r3, [r4, #12]
 8016724:	071a      	lsls	r2, r3, #28
 8016726:	d501      	bpl.n	801672c <__swbuf_r+0x20>
 8016728:	6923      	ldr	r3, [r4, #16]
 801672a:	b943      	cbnz	r3, 801673e <__swbuf_r+0x32>
 801672c:	4621      	mov	r1, r4
 801672e:	4628      	mov	r0, r5
 8016730:	f000 f82a 	bl	8016788 <__swsetup_r>
 8016734:	b118      	cbz	r0, 801673e <__swbuf_r+0x32>
 8016736:	f04f 37ff 	mov.w	r7, #4294967295
 801673a:	4638      	mov	r0, r7
 801673c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801673e:	6823      	ldr	r3, [r4, #0]
 8016740:	6922      	ldr	r2, [r4, #16]
 8016742:	1a98      	subs	r0, r3, r2
 8016744:	6963      	ldr	r3, [r4, #20]
 8016746:	b2f6      	uxtb	r6, r6
 8016748:	4283      	cmp	r3, r0
 801674a:	4637      	mov	r7, r6
 801674c:	dc05      	bgt.n	801675a <__swbuf_r+0x4e>
 801674e:	4621      	mov	r1, r4
 8016750:	4628      	mov	r0, r5
 8016752:	f7ff fdf7 	bl	8016344 <_fflush_r>
 8016756:	2800      	cmp	r0, #0
 8016758:	d1ed      	bne.n	8016736 <__swbuf_r+0x2a>
 801675a:	68a3      	ldr	r3, [r4, #8]
 801675c:	3b01      	subs	r3, #1
 801675e:	60a3      	str	r3, [r4, #8]
 8016760:	6823      	ldr	r3, [r4, #0]
 8016762:	1c5a      	adds	r2, r3, #1
 8016764:	6022      	str	r2, [r4, #0]
 8016766:	701e      	strb	r6, [r3, #0]
 8016768:	6962      	ldr	r2, [r4, #20]
 801676a:	1c43      	adds	r3, r0, #1
 801676c:	429a      	cmp	r2, r3
 801676e:	d004      	beq.n	801677a <__swbuf_r+0x6e>
 8016770:	89a3      	ldrh	r3, [r4, #12]
 8016772:	07db      	lsls	r3, r3, #31
 8016774:	d5e1      	bpl.n	801673a <__swbuf_r+0x2e>
 8016776:	2e0a      	cmp	r6, #10
 8016778:	d1df      	bne.n	801673a <__swbuf_r+0x2e>
 801677a:	4621      	mov	r1, r4
 801677c:	4628      	mov	r0, r5
 801677e:	f7ff fde1 	bl	8016344 <_fflush_r>
 8016782:	2800      	cmp	r0, #0
 8016784:	d0d9      	beq.n	801673a <__swbuf_r+0x2e>
 8016786:	e7d6      	b.n	8016736 <__swbuf_r+0x2a>

08016788 <__swsetup_r>:
 8016788:	b538      	push	{r3, r4, r5, lr}
 801678a:	4b29      	ldr	r3, [pc, #164]	@ (8016830 <__swsetup_r+0xa8>)
 801678c:	4605      	mov	r5, r0
 801678e:	6818      	ldr	r0, [r3, #0]
 8016790:	460c      	mov	r4, r1
 8016792:	b118      	cbz	r0, 801679c <__swsetup_r+0x14>
 8016794:	6a03      	ldr	r3, [r0, #32]
 8016796:	b90b      	cbnz	r3, 801679c <__swsetup_r+0x14>
 8016798:	f7fe f918 	bl	80149cc <__sinit>
 801679c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80167a0:	0719      	lsls	r1, r3, #28
 80167a2:	d422      	bmi.n	80167ea <__swsetup_r+0x62>
 80167a4:	06da      	lsls	r2, r3, #27
 80167a6:	d407      	bmi.n	80167b8 <__swsetup_r+0x30>
 80167a8:	2209      	movs	r2, #9
 80167aa:	602a      	str	r2, [r5, #0]
 80167ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80167b0:	81a3      	strh	r3, [r4, #12]
 80167b2:	f04f 30ff 	mov.w	r0, #4294967295
 80167b6:	e033      	b.n	8016820 <__swsetup_r+0x98>
 80167b8:	0758      	lsls	r0, r3, #29
 80167ba:	d512      	bpl.n	80167e2 <__swsetup_r+0x5a>
 80167bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80167be:	b141      	cbz	r1, 80167d2 <__swsetup_r+0x4a>
 80167c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80167c4:	4299      	cmp	r1, r3
 80167c6:	d002      	beq.n	80167ce <__swsetup_r+0x46>
 80167c8:	4628      	mov	r0, r5
 80167ca:	f7ff f8bd 	bl	8015948 <_free_r>
 80167ce:	2300      	movs	r3, #0
 80167d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80167d2:	89a3      	ldrh	r3, [r4, #12]
 80167d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80167d8:	81a3      	strh	r3, [r4, #12]
 80167da:	2300      	movs	r3, #0
 80167dc:	6063      	str	r3, [r4, #4]
 80167de:	6923      	ldr	r3, [r4, #16]
 80167e0:	6023      	str	r3, [r4, #0]
 80167e2:	89a3      	ldrh	r3, [r4, #12]
 80167e4:	f043 0308 	orr.w	r3, r3, #8
 80167e8:	81a3      	strh	r3, [r4, #12]
 80167ea:	6923      	ldr	r3, [r4, #16]
 80167ec:	b94b      	cbnz	r3, 8016802 <__swsetup_r+0x7a>
 80167ee:	89a3      	ldrh	r3, [r4, #12]
 80167f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80167f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80167f8:	d003      	beq.n	8016802 <__swsetup_r+0x7a>
 80167fa:	4621      	mov	r1, r4
 80167fc:	4628      	mov	r0, r5
 80167fe:	f000 f883 	bl	8016908 <__smakebuf_r>
 8016802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016806:	f013 0201 	ands.w	r2, r3, #1
 801680a:	d00a      	beq.n	8016822 <__swsetup_r+0x9a>
 801680c:	2200      	movs	r2, #0
 801680e:	60a2      	str	r2, [r4, #8]
 8016810:	6962      	ldr	r2, [r4, #20]
 8016812:	4252      	negs	r2, r2
 8016814:	61a2      	str	r2, [r4, #24]
 8016816:	6922      	ldr	r2, [r4, #16]
 8016818:	b942      	cbnz	r2, 801682c <__swsetup_r+0xa4>
 801681a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801681e:	d1c5      	bne.n	80167ac <__swsetup_r+0x24>
 8016820:	bd38      	pop	{r3, r4, r5, pc}
 8016822:	0799      	lsls	r1, r3, #30
 8016824:	bf58      	it	pl
 8016826:	6962      	ldrpl	r2, [r4, #20]
 8016828:	60a2      	str	r2, [r4, #8]
 801682a:	e7f4      	b.n	8016816 <__swsetup_r+0x8e>
 801682c:	2000      	movs	r0, #0
 801682e:	e7f7      	b.n	8016820 <__swsetup_r+0x98>
 8016830:	20000070 	.word	0x20000070

08016834 <_raise_r>:
 8016834:	291f      	cmp	r1, #31
 8016836:	b538      	push	{r3, r4, r5, lr}
 8016838:	4605      	mov	r5, r0
 801683a:	460c      	mov	r4, r1
 801683c:	d904      	bls.n	8016848 <_raise_r+0x14>
 801683e:	2316      	movs	r3, #22
 8016840:	6003      	str	r3, [r0, #0]
 8016842:	f04f 30ff 	mov.w	r0, #4294967295
 8016846:	bd38      	pop	{r3, r4, r5, pc}
 8016848:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801684a:	b112      	cbz	r2, 8016852 <_raise_r+0x1e>
 801684c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016850:	b94b      	cbnz	r3, 8016866 <_raise_r+0x32>
 8016852:	4628      	mov	r0, r5
 8016854:	f000 f830 	bl	80168b8 <_getpid_r>
 8016858:	4622      	mov	r2, r4
 801685a:	4601      	mov	r1, r0
 801685c:	4628      	mov	r0, r5
 801685e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016862:	f000 b817 	b.w	8016894 <_kill_r>
 8016866:	2b01      	cmp	r3, #1
 8016868:	d00a      	beq.n	8016880 <_raise_r+0x4c>
 801686a:	1c59      	adds	r1, r3, #1
 801686c:	d103      	bne.n	8016876 <_raise_r+0x42>
 801686e:	2316      	movs	r3, #22
 8016870:	6003      	str	r3, [r0, #0]
 8016872:	2001      	movs	r0, #1
 8016874:	e7e7      	b.n	8016846 <_raise_r+0x12>
 8016876:	2100      	movs	r1, #0
 8016878:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801687c:	4620      	mov	r0, r4
 801687e:	4798      	blx	r3
 8016880:	2000      	movs	r0, #0
 8016882:	e7e0      	b.n	8016846 <_raise_r+0x12>

08016884 <raise>:
 8016884:	4b02      	ldr	r3, [pc, #8]	@ (8016890 <raise+0xc>)
 8016886:	4601      	mov	r1, r0
 8016888:	6818      	ldr	r0, [r3, #0]
 801688a:	f7ff bfd3 	b.w	8016834 <_raise_r>
 801688e:	bf00      	nop
 8016890:	20000070 	.word	0x20000070

08016894 <_kill_r>:
 8016894:	b538      	push	{r3, r4, r5, lr}
 8016896:	4d07      	ldr	r5, [pc, #28]	@ (80168b4 <_kill_r+0x20>)
 8016898:	2300      	movs	r3, #0
 801689a:	4604      	mov	r4, r0
 801689c:	4608      	mov	r0, r1
 801689e:	4611      	mov	r1, r2
 80168a0:	602b      	str	r3, [r5, #0]
 80168a2:	f7f1 fa6b 	bl	8007d7c <_kill>
 80168a6:	1c43      	adds	r3, r0, #1
 80168a8:	d102      	bne.n	80168b0 <_kill_r+0x1c>
 80168aa:	682b      	ldr	r3, [r5, #0]
 80168ac:	b103      	cbz	r3, 80168b0 <_kill_r+0x1c>
 80168ae:	6023      	str	r3, [r4, #0]
 80168b0:	bd38      	pop	{r3, r4, r5, pc}
 80168b2:	bf00      	nop
 80168b4:	20006de0 	.word	0x20006de0

080168b8 <_getpid_r>:
 80168b8:	f7f1 ba58 	b.w	8007d6c <_getpid>

080168bc <__swhatbuf_r>:
 80168bc:	b570      	push	{r4, r5, r6, lr}
 80168be:	460c      	mov	r4, r1
 80168c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80168c4:	2900      	cmp	r1, #0
 80168c6:	b096      	sub	sp, #88	@ 0x58
 80168c8:	4615      	mov	r5, r2
 80168ca:	461e      	mov	r6, r3
 80168cc:	da0d      	bge.n	80168ea <__swhatbuf_r+0x2e>
 80168ce:	89a3      	ldrh	r3, [r4, #12]
 80168d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80168d4:	f04f 0100 	mov.w	r1, #0
 80168d8:	bf14      	ite	ne
 80168da:	2340      	movne	r3, #64	@ 0x40
 80168dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80168e0:	2000      	movs	r0, #0
 80168e2:	6031      	str	r1, [r6, #0]
 80168e4:	602b      	str	r3, [r5, #0]
 80168e6:	b016      	add	sp, #88	@ 0x58
 80168e8:	bd70      	pop	{r4, r5, r6, pc}
 80168ea:	466a      	mov	r2, sp
 80168ec:	f000 f848 	bl	8016980 <_fstat_r>
 80168f0:	2800      	cmp	r0, #0
 80168f2:	dbec      	blt.n	80168ce <__swhatbuf_r+0x12>
 80168f4:	9901      	ldr	r1, [sp, #4]
 80168f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80168fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80168fe:	4259      	negs	r1, r3
 8016900:	4159      	adcs	r1, r3
 8016902:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016906:	e7eb      	b.n	80168e0 <__swhatbuf_r+0x24>

08016908 <__smakebuf_r>:
 8016908:	898b      	ldrh	r3, [r1, #12]
 801690a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801690c:	079d      	lsls	r5, r3, #30
 801690e:	4606      	mov	r6, r0
 8016910:	460c      	mov	r4, r1
 8016912:	d507      	bpl.n	8016924 <__smakebuf_r+0x1c>
 8016914:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016918:	6023      	str	r3, [r4, #0]
 801691a:	6123      	str	r3, [r4, #16]
 801691c:	2301      	movs	r3, #1
 801691e:	6163      	str	r3, [r4, #20]
 8016920:	b003      	add	sp, #12
 8016922:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016924:	ab01      	add	r3, sp, #4
 8016926:	466a      	mov	r2, sp
 8016928:	f7ff ffc8 	bl	80168bc <__swhatbuf_r>
 801692c:	9f00      	ldr	r7, [sp, #0]
 801692e:	4605      	mov	r5, r0
 8016930:	4639      	mov	r1, r7
 8016932:	4630      	mov	r0, r6
 8016934:	f7ff f87c 	bl	8015a30 <_malloc_r>
 8016938:	b948      	cbnz	r0, 801694e <__smakebuf_r+0x46>
 801693a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801693e:	059a      	lsls	r2, r3, #22
 8016940:	d4ee      	bmi.n	8016920 <__smakebuf_r+0x18>
 8016942:	f023 0303 	bic.w	r3, r3, #3
 8016946:	f043 0302 	orr.w	r3, r3, #2
 801694a:	81a3      	strh	r3, [r4, #12]
 801694c:	e7e2      	b.n	8016914 <__smakebuf_r+0xc>
 801694e:	89a3      	ldrh	r3, [r4, #12]
 8016950:	6020      	str	r0, [r4, #0]
 8016952:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016956:	81a3      	strh	r3, [r4, #12]
 8016958:	9b01      	ldr	r3, [sp, #4]
 801695a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801695e:	b15b      	cbz	r3, 8016978 <__smakebuf_r+0x70>
 8016960:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016964:	4630      	mov	r0, r6
 8016966:	f000 f81d 	bl	80169a4 <_isatty_r>
 801696a:	b128      	cbz	r0, 8016978 <__smakebuf_r+0x70>
 801696c:	89a3      	ldrh	r3, [r4, #12]
 801696e:	f023 0303 	bic.w	r3, r3, #3
 8016972:	f043 0301 	orr.w	r3, r3, #1
 8016976:	81a3      	strh	r3, [r4, #12]
 8016978:	89a3      	ldrh	r3, [r4, #12]
 801697a:	431d      	orrs	r5, r3
 801697c:	81a5      	strh	r5, [r4, #12]
 801697e:	e7cf      	b.n	8016920 <__smakebuf_r+0x18>

08016980 <_fstat_r>:
 8016980:	b538      	push	{r3, r4, r5, lr}
 8016982:	4d07      	ldr	r5, [pc, #28]	@ (80169a0 <_fstat_r+0x20>)
 8016984:	2300      	movs	r3, #0
 8016986:	4604      	mov	r4, r0
 8016988:	4608      	mov	r0, r1
 801698a:	4611      	mov	r1, r2
 801698c:	602b      	str	r3, [r5, #0]
 801698e:	f7f1 fa55 	bl	8007e3c <_fstat>
 8016992:	1c43      	adds	r3, r0, #1
 8016994:	d102      	bne.n	801699c <_fstat_r+0x1c>
 8016996:	682b      	ldr	r3, [r5, #0]
 8016998:	b103      	cbz	r3, 801699c <_fstat_r+0x1c>
 801699a:	6023      	str	r3, [r4, #0]
 801699c:	bd38      	pop	{r3, r4, r5, pc}
 801699e:	bf00      	nop
 80169a0:	20006de0 	.word	0x20006de0

080169a4 <_isatty_r>:
 80169a4:	b538      	push	{r3, r4, r5, lr}
 80169a6:	4d06      	ldr	r5, [pc, #24]	@ (80169c0 <_isatty_r+0x1c>)
 80169a8:	2300      	movs	r3, #0
 80169aa:	4604      	mov	r4, r0
 80169ac:	4608      	mov	r0, r1
 80169ae:	602b      	str	r3, [r5, #0]
 80169b0:	f7f1 fa54 	bl	8007e5c <_isatty>
 80169b4:	1c43      	adds	r3, r0, #1
 80169b6:	d102      	bne.n	80169be <_isatty_r+0x1a>
 80169b8:	682b      	ldr	r3, [r5, #0]
 80169ba:	b103      	cbz	r3, 80169be <_isatty_r+0x1a>
 80169bc:	6023      	str	r3, [r4, #0]
 80169be:	bd38      	pop	{r3, r4, r5, pc}
 80169c0:	20006de0 	.word	0x20006de0

080169c4 <fmaxf>:
 80169c4:	b508      	push	{r3, lr}
 80169c6:	ed2d 8b02 	vpush	{d8}
 80169ca:	eeb0 8a40 	vmov.f32	s16, s0
 80169ce:	eef0 8a60 	vmov.f32	s17, s1
 80169d2:	f000 f815 	bl	8016a00 <__fpclassifyf>
 80169d6:	b930      	cbnz	r0, 80169e6 <fmaxf+0x22>
 80169d8:	eeb0 8a68 	vmov.f32	s16, s17
 80169dc:	eeb0 0a48 	vmov.f32	s0, s16
 80169e0:	ecbd 8b02 	vpop	{d8}
 80169e4:	bd08      	pop	{r3, pc}
 80169e6:	eeb0 0a68 	vmov.f32	s0, s17
 80169ea:	f000 f809 	bl	8016a00 <__fpclassifyf>
 80169ee:	2800      	cmp	r0, #0
 80169f0:	d0f4      	beq.n	80169dc <fmaxf+0x18>
 80169f2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80169f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80169fa:	dded      	ble.n	80169d8 <fmaxf+0x14>
 80169fc:	e7ee      	b.n	80169dc <fmaxf+0x18>
	...

08016a00 <__fpclassifyf>:
 8016a00:	ee10 3a10 	vmov	r3, s0
 8016a04:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8016a08:	d00d      	beq.n	8016a26 <__fpclassifyf+0x26>
 8016a0a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8016a0e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8016a12:	d30a      	bcc.n	8016a2a <__fpclassifyf+0x2a>
 8016a14:	4b07      	ldr	r3, [pc, #28]	@ (8016a34 <__fpclassifyf+0x34>)
 8016a16:	1e42      	subs	r2, r0, #1
 8016a18:	429a      	cmp	r2, r3
 8016a1a:	d908      	bls.n	8016a2e <__fpclassifyf+0x2e>
 8016a1c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8016a20:	4258      	negs	r0, r3
 8016a22:	4158      	adcs	r0, r3
 8016a24:	4770      	bx	lr
 8016a26:	2002      	movs	r0, #2
 8016a28:	4770      	bx	lr
 8016a2a:	2004      	movs	r0, #4
 8016a2c:	4770      	bx	lr
 8016a2e:	2003      	movs	r0, #3
 8016a30:	4770      	bx	lr
 8016a32:	bf00      	nop
 8016a34:	007ffffe 	.word	0x007ffffe

08016a38 <round>:
 8016a38:	ec51 0b10 	vmov	r0, r1, d0
 8016a3c:	b570      	push	{r4, r5, r6, lr}
 8016a3e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8016a42:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8016a46:	2a13      	cmp	r2, #19
 8016a48:	460b      	mov	r3, r1
 8016a4a:	4605      	mov	r5, r0
 8016a4c:	dc1b      	bgt.n	8016a86 <round+0x4e>
 8016a4e:	2a00      	cmp	r2, #0
 8016a50:	da0b      	bge.n	8016a6a <round+0x32>
 8016a52:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8016a56:	3201      	adds	r2, #1
 8016a58:	bf04      	itt	eq
 8016a5a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 8016a5e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8016a62:	2200      	movs	r2, #0
 8016a64:	4619      	mov	r1, r3
 8016a66:	4610      	mov	r0, r2
 8016a68:	e015      	b.n	8016a96 <round+0x5e>
 8016a6a:	4c15      	ldr	r4, [pc, #84]	@ (8016ac0 <round+0x88>)
 8016a6c:	4114      	asrs	r4, r2
 8016a6e:	ea04 0601 	and.w	r6, r4, r1
 8016a72:	4306      	orrs	r6, r0
 8016a74:	d00f      	beq.n	8016a96 <round+0x5e>
 8016a76:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8016a7a:	fa41 f202 	asr.w	r2, r1, r2
 8016a7e:	4413      	add	r3, r2
 8016a80:	ea23 0304 	bic.w	r3, r3, r4
 8016a84:	e7ed      	b.n	8016a62 <round+0x2a>
 8016a86:	2a33      	cmp	r2, #51	@ 0x33
 8016a88:	dd08      	ble.n	8016a9c <round+0x64>
 8016a8a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8016a8e:	d102      	bne.n	8016a96 <round+0x5e>
 8016a90:	4602      	mov	r2, r0
 8016a92:	f7e9 fc23 	bl	80002dc <__adddf3>
 8016a96:	ec41 0b10 	vmov	d0, r0, r1
 8016a9a:	bd70      	pop	{r4, r5, r6, pc}
 8016a9c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8016aa0:	f04f 34ff 	mov.w	r4, #4294967295
 8016aa4:	40f4      	lsrs	r4, r6
 8016aa6:	4204      	tst	r4, r0
 8016aa8:	d0f5      	beq.n	8016a96 <round+0x5e>
 8016aaa:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8016aae:	2201      	movs	r2, #1
 8016ab0:	408a      	lsls	r2, r1
 8016ab2:	1952      	adds	r2, r2, r5
 8016ab4:	bf28      	it	cs
 8016ab6:	3301      	addcs	r3, #1
 8016ab8:	ea22 0204 	bic.w	r2, r2, r4
 8016abc:	e7d2      	b.n	8016a64 <round+0x2c>
 8016abe:	bf00      	nop
 8016ac0:	000fffff 	.word	0x000fffff

08016ac4 <roundf>:
 8016ac4:	ee10 0a10 	vmov	r0, s0
 8016ac8:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8016acc:	3a7f      	subs	r2, #127	@ 0x7f
 8016ace:	2a16      	cmp	r2, #22
 8016ad0:	dc15      	bgt.n	8016afe <roundf+0x3a>
 8016ad2:	2a00      	cmp	r2, #0
 8016ad4:	da08      	bge.n	8016ae8 <roundf+0x24>
 8016ad6:	3201      	adds	r2, #1
 8016ad8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8016adc:	d101      	bne.n	8016ae2 <roundf+0x1e>
 8016ade:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8016ae2:	ee00 3a10 	vmov	s0, r3
 8016ae6:	4770      	bx	lr
 8016ae8:	4907      	ldr	r1, [pc, #28]	@ (8016b08 <roundf+0x44>)
 8016aea:	4111      	asrs	r1, r2
 8016aec:	4201      	tst	r1, r0
 8016aee:	d0fa      	beq.n	8016ae6 <roundf+0x22>
 8016af0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8016af4:	4113      	asrs	r3, r2
 8016af6:	4403      	add	r3, r0
 8016af8:	ea23 0301 	bic.w	r3, r3, r1
 8016afc:	e7f1      	b.n	8016ae2 <roundf+0x1e>
 8016afe:	2a80      	cmp	r2, #128	@ 0x80
 8016b00:	d1f1      	bne.n	8016ae6 <roundf+0x22>
 8016b02:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016b06:	4770      	bx	lr
 8016b08:	007fffff 	.word	0x007fffff

08016b0c <_init>:
 8016b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b0e:	bf00      	nop
 8016b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016b12:	bc08      	pop	{r3}
 8016b14:	469e      	mov	lr, r3
 8016b16:	4770      	bx	lr

08016b18 <_fini>:
 8016b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b1a:	bf00      	nop
 8016b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016b1e:	bc08      	pop	{r3}
 8016b20:	469e      	mov	lr, r3
 8016b22:	4770      	bx	lr
