
*** Running vivado
    with args -log numero7_block_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source numero7_block_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source numero7_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vini/Documents/FPGA/GIF4202_Lab3/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vini/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top numero7_block_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_clk_wiz_0_0/numero7_block_clk_wiz_0_0.dcp' for cell 'numero7_block_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_dvi2rgb_0_0/numero7_block_dvi2rgb_0_0.dcp' for cell 'numero7_block_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_rgb2dvi_0_0/numero7_block_rgb2dvi_0_0.dcp' for cell 'numero7_block_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_rgb_switch_0_1/numero7_block_rgb_switch_0_1.dcp' for cell 'numero7_block_i/rgb_switch_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.812 ; gain = 0.000 ; free physical = 3880 ; free virtual = 10518
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_refclk'. The XDC file /home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_dvi2rgb_0_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pixclk'. The XDC file /home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_dvi2rgb_0_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'numero7_block_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'numero7_block_i/dvi2rgb_0/U0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'numero7_block_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'numero7_block_i/rgb2dvi_0/U0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_clk_wiz_0_0/numero7_block_clk_wiz_0_0_board.xdc] for cell 'numero7_block_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_clk_wiz_0_0/numero7_block_clk_wiz_0_0_board.xdc] for cell 'numero7_block_i/clk_wiz_0/inst'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_clk_wiz_0_0/numero7_block_clk_wiz_0_0.xdc] for cell 'numero7_block_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_clk_wiz_0_0/numero7_block_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_clk_wiz_0_0/numero7_block_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2772.602 ; gain = 47.789 ; free physical = 3383 ; free virtual = 10021
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_clk_wiz_0_0/numero7_block_clk_wiz_0_0.xdc] for cell 'numero7_block_i/clk_wiz_0/inst'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_dvi2rgb_0_0/src/ila_timing_workaround.xdc] for cell 'numero7_block_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_dvi2rgb_0_0/src/ila_timing_workaround.xdc] for cell 'numero7_block_i/dvi2rgb_0/U0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'numero7_block_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.gen/sources_1/bd/numero7_block/ip/numero7_block_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'numero7_block_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 12 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.602 ; gain = 0.000 ; free physical = 3382 ; free virtual = 10020
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

17 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2772.602 ; gain = 47.789 ; free physical = 3382 ; free virtual = 10020
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2836.633 ; gain = 64.031 ; free physical = 3365 ; free virtual = 10003

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 170564faf

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2836.633 ; gain = 0.000 ; free physical = 3365 ; free virtual = 10003

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter numero7_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[0]_i_1__1 into driver instance numero7_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt_inferred__8/i___3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter numero7_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[0]_i_1__0 into driver instance numero7_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt_inferred__8/i___3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter numero7_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_1 into driver instance numero7_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt_inferred__8/i___3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter numero7_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1 into driver instance numero7_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter numero7_block_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0 into driver instance numero7_block_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter numero7_block_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1 into driver instance numero7_block_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1, which resulted in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bcdf7e33

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3060.570 ; gain = 0.000 ; free physical = 3137 ; free virtual = 9775
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bcdf7e33

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3060.570 ; gain = 0.000 ; free physical = 3137 ; free virtual = 9775
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e9625aa8

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3060.570 ; gain = 0.000 ; free physical = 3137 ; free virtual = 9775
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG numero7_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net numero7_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG numero7_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net numero7_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: b16b38ab

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3060.570 ; gain = 0.000 ; free physical = 3137 ; free virtual = 9775
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b16b38ab

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3060.570 ; gain = 0.000 ; free physical = 3137 ; free virtual = 9775
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b16b38ab

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3060.570 ; gain = 0.000 ; free physical = 3137 ; free virtual = 9775
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                              5  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               4  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.570 ; gain = 0.000 ; free physical = 3137 ; free virtual = 9775
Ending Logic Optimization Task | Checksum: 170799649

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3060.570 ; gain = 0.000 ; free physical = 3137 ; free virtual = 9775

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 170799649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.570 ; gain = 0.000 ; free physical = 3137 ; free virtual = 9775

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 170799649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.570 ; gain = 0.000 ; free physical = 3137 ; free virtual = 9775

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.570 ; gain = 0.000 ; free physical = 3137 ; free virtual = 9775
Ending Netlist Obfuscation Task | Checksum: 170799649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.570 ; gain = 0.000 ; free physical = 3137 ; free virtual = 9775
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.594 ; gain = 40.020 ; free physical = 3130 ; free virtual = 9769
INFO: [Common 17-1381] The checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.runs/impl_1/numero7_block_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file numero7_block_wrapper_drc_opted.rpt -pb numero7_block_wrapper_drc_opted.pb -rpx numero7_block_wrapper_drc_opted.rpx
Command: report_drc -file numero7_block_wrapper_drc_opted.rpt -pb numero7_block_wrapper_drc_opted.pb -rpx numero7_block_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.runs/impl_1/numero7_block_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3128 ; free virtual = 9707
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c0ef9417

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3127 ; free virtual = 9706
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3127 ; free virtual = 9706

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ebbdd3cf

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3124 ; free virtual = 9703

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1245883bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3157 ; free virtual = 9736

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1245883bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3157 ; free virtual = 9736
Phase 1 Placer Initialization | Checksum: 1245883bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3157 ; free virtual = 9736

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17c66081a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3092 ; free virtual = 9671

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cf14e7fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3127 ; free virtual = 9707

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cf14e7fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3133 ; free virtual = 9712

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3126 ; free virtual = 9705

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 220fd21d9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3125 ; free virtual = 9704
Phase 2.4 Global Placement Core | Checksum: 1e48cb41d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3124 ; free virtual = 9704
Phase 2 Global Placement | Checksum: 1e48cb41d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3124 ; free virtual = 9704

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c86df042

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3124 ; free virtual = 9703

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c466b65d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3124 ; free virtual = 9703

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 253e590f9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3124 ; free virtual = 9703

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24902c0f7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3124 ; free virtual = 9703

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 22a6a3169

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3166 ; free virtual = 9744

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23d0e696c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3166 ; free virtual = 9745

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 28c10eaec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3166 ; free virtual = 9745
Phase 3 Detail Placement | Checksum: 28c10eaec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3166 ; free virtual = 9745

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2111bd9b7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.762 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1eec86edd

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3134 ; free virtual = 9714
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f0c76ac5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3132 ; free virtual = 9712
Phase 4.1.1.1 BUFG Insertion | Checksum: 2111bd9b7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3132 ; free virtual = 9712

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.762. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19e2fb1d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3131 ; free virtual = 9711

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3131 ; free virtual = 9711
Phase 4.1 Post Commit Optimization | Checksum: 19e2fb1d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3129 ; free virtual = 9709

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19e2fb1d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3127 ; free virtual = 9707

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19e2fb1d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3126 ; free virtual = 9706
Phase 4.3 Placer Reporting | Checksum: 19e2fb1d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3126 ; free virtual = 9706

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3126 ; free virtual = 9706

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3126 ; free virtual = 9706
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20cfb979b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3126 ; free virtual = 9706
Ending Placer Task | Checksum: 1b0094e5b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3126 ; free virtual = 9706
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3111 ; free virtual = 9700
INFO: [Common 17-1381] The checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.runs/impl_1/numero7_block_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file numero7_block_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3091 ; free virtual = 9687
INFO: [runtcl-4] Executing : report_utilization -file numero7_block_wrapper_utilization_placed.rpt -pb numero7_block_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file numero7_block_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3087 ; free virtual = 9696
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3253.125 ; gain = 0.000 ; free physical = 3024 ; free virtual = 9644
INFO: [Common 17-1381] The checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.runs/impl_1/numero7_block_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d1dd6d0c ConstDB: 0 ShapeSum: de2be14f RouteDB: 0
Post Restoration Checksum: NetGraph: 36965127 NumContArr: 577064fb Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 8e06b622

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3263.926 ; gain = 10.801 ; free physical = 2964 ; free virtual = 9611

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 8e06b622

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3286.922 ; gain = 33.797 ; free physical = 2929 ; free virtual = 9576

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8e06b622

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3286.922 ; gain = 33.797 ; free physical = 2929 ; free virtual = 9576
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 124f173db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2927 ; free virtual = 9574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.750  | TNS=0.000  | WHS=-0.132 | THS=-2.464 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000155328 %
  Global Horizontal Routing Utilization  = 0.000169033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1078
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1078
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 174514feb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2917 ; free virtual = 9564

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 174514feb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2917 ; free virtual = 9564
Phase 3 Initial Routing | Checksum: bc53be9d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2918 ; free virtual = 9565

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.921  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 180372707

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2927 ; free virtual = 9574
Phase 4 Rip-up And Reroute | Checksum: 180372707

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2927 ; free virtual = 9574

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 131362366

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2927 ; free virtual = 9574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.076  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 131362366

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2927 ; free virtual = 9574

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 131362366

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2927 ; free virtual = 9574
Phase 5 Delay and Skew Optimization | Checksum: 131362366

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2927 ; free virtual = 9574

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 107d118ac

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2927 ; free virtual = 9574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.076  | TNS=0.000  | WHS=0.109  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 198b92ad2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2927 ; free virtual = 9574
Phase 6 Post Hold Fix | Checksum: 198b92ad2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2927 ; free virtual = 9574

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.228073 %
  Global Horizontal Routing Utilization  = 0.151369 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1abcdd2b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2927 ; free virtual = 9574

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1abcdd2b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3308.805 ; gain = 55.680 ; free physical = 2927 ; free virtual = 9574

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 176a8cd85

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3324.812 ; gain = 71.688 ; free physical = 2927 ; free virtual = 9574

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.076  | TNS=0.000  | WHS=0.109  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 176a8cd85

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3324.812 ; gain = 71.688 ; free physical = 2927 ; free virtual = 9574
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3324.812 ; gain = 71.688 ; free physical = 2966 ; free virtual = 9613

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3324.812 ; gain = 71.688 ; free physical = 2966 ; free virtual = 9613
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3324.812 ; gain = 0.000 ; free physical = 2964 ; free virtual = 9614
INFO: [Common 17-1381] The checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.runs/impl_1/numero7_block_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file numero7_block_wrapper_drc_routed.rpt -pb numero7_block_wrapper_drc_routed.pb -rpx numero7_block_wrapper_drc_routed.rpx
Command: report_drc -file numero7_block_wrapper_drc_routed.rpt -pb numero7_block_wrapper_drc_routed.pb -rpx numero7_block_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.runs/impl_1/numero7_block_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file numero7_block_wrapper_methodology_drc_routed.rpt -pb numero7_block_wrapper_methodology_drc_routed.pb -rpx numero7_block_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file numero7_block_wrapper_methodology_drc_routed.rpt -pb numero7_block_wrapper_methodology_drc_routed.pb -rpx numero7_block_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vini/Documents/FPGA/GIF4202_Lab3/numero7_a/numero7_a.runs/impl_1/numero7_block_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file numero7_block_wrapper_power_routed.rpt -pb numero7_block_wrapper_power_summary_routed.pb -rpx numero7_block_wrapper_power_routed.rpx
Command: report_power -file numero7_block_wrapper_power_routed.rpt -pb numero7_block_wrapper_power_summary_routed.pb -rpx numero7_block_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file numero7_block_wrapper_route_status.rpt -pb numero7_block_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file numero7_block_wrapper_timing_summary_routed.rpt -pb numero7_block_wrapper_timing_summary_routed.pb -rpx numero7_block_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file numero7_block_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file numero7_block_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file numero7_block_wrapper_bus_skew_routed.rpt -pb numero7_block_wrapper_bus_skew_routed.pb -rpx numero7_block_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force numero7_block_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./numero7_block_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3664.465 ; gain = 215.934 ; free physical = 2910 ; free virtual = 9524
INFO: [Common 17-206] Exiting Vivado at Sun Nov 13 16:22:05 2022...
