{"title":"DIVPS â€” Divide Packed Single-Precision Floating-Point Values","fields":[{"name":"Instruction Modes","value":"`DIVPS xmm1, xmm2/m128`\n`VDIVPS xmm1, xmm2, xmm3/m128`\n`VDIVPS ymm1, ymm2, ymm3/m256`\n`VDIVPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst`\n`VDIVPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst`\n`VDIVPS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst{er}`"},{"name":"Description","value":"Performs a SIMD divide of the four, eight or sixteen packed single-precision floating-point values in the first source operand (the second operand) by the four, eight or sixteen packed single-precision floating-point values in the second source operand (the third operand). Results are written to the destination operand (the first operand)."},{"name":"\u200b","value":"EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1."},{"name":"\u200b","value":"VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register."},{"name":"\u200b","value":"VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAXVL-1:128) of the corresponding ZMM register destination are zeroed."},{"name":"\u200b","value":"128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding ZMM register destination are unmodified."},{"name":"C/C++ Intriniscs","value":"`VDIVPS __m512 _mm512_div_ps( __m512 a, __m512 b);\n`"},{"name":"\u200b","value":"`VDIVPS __m512 _mm512_mask_div_ps(__m512 s, __mmask16 k, __m512 a, __m512 b);\n`"},{"name":"\u200b","value":"`VDIVPS __m512 _mm512_maskz_div_ps(__mmask16 k, __m512 a, __m512 b);\n`"},{"name":"\u200b","value":"`VDIVPD __m256d _mm256_mask_div_pd(__m256d s, __mmask8 k, __m256d a, __m256d b);\n`"},{"name":"\u200b","value":"`VDIVPD __m256d _mm256_maskz_div_pd( __mmask8 k, __m256d a, __m256d b);\n`"},{"name":"\u200b","value":"`VDIVPD __m128d _mm_mask_div_pd(__m128d s, __mmask8 k, __m128d a, __m128d b);\n`"},{"name":"\u200b","value":"`VDIVPD __m128d _mm_maskz_div_pd( __mmask8 k, __m128d a, __m128d b);\n`"},{"name":"\u200b","value":"`VDIVPS __m512 _mm512_div_round_ps( __m512 a, __m512 b, int);\n`"},{"name":"\u200b","value":"`VDIVPS __m512 _mm512_mask_div_round_ps(__m512 s, __mmask16 k, __m512 a, __m512 b, int);\n`"},{"name":"\u200b","value":"`VDIVPS __m512 _mm512_maskz_div_round_ps(__mmask16 k, __m512 a, __m512 b, int);\n`"},{"name":"\u200b","value":"`VDIVPS __m256 _mm256_div_ps (__m256 a, __m256 b);\n`"},{"name":"\u200b","value":"`DIVPS __m128 _mm_div_ps (__m128 a, __m128 b);\n`"},{"name":"CPUID Flags","value":"SSE"}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}