{
  "family": "MKL28T7_CORE0",
  "architecture": "arm-cortex-m0plus",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MKL28T7_CORE0": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFA_FlashConfig",
              "base": "0x00000400"
            },
            {
              "name": "FTFA",
              "base": "0x40020000",
              "irq": 42
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT0": {
                "bit": 0,
                "description": "no description available"
              },
              "BOOTPIN_OPT": {
                "bit": 1,
                "description": "no description available"
              },
              "NMI_DIS": {
                "bit": 2,
                "description": "no description available"
              },
              "RESET_PIN_CFG": {
                "bit": 3,
                "description": "no description available"
              },
              "LPBOOT1": {
                "bit": 4,
                "description": "no description available"
              },
              "FAST_INIT": {
                "bit": 5,
                "description": "no description available"
              },
              "BOOTSRC_SEL": {
                "bit": 6,
                "description": "Boot source selection",
                "width": 2
              }
            }
          }
        },
        "MSCM": {
          "instances": [
            {
              "name": "MSCM",
              "base": "0x40001000"
            }
          ],
          "registers": {
            "CPxTYPE": {
              "offset": "0x00",
              "size": 32,
              "description": "Processor X Type Register"
            },
            "CPxNUM": {
              "offset": "0x04",
              "size": 32,
              "description": "Processor X Number Register"
            },
            "CPxMASTER": {
              "offset": "0x08",
              "size": 32,
              "description": "Processor X Master Register"
            },
            "CPxCOUNT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Processor X Count Register"
            },
            "CPxCFG%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Processor X Configuration Register"
            },
            "CP0TYPE": {
              "offset": "0x20",
              "size": 32,
              "description": "Processor 0 Type Register"
            },
            "CP0NUM": {
              "offset": "0x24",
              "size": 32,
              "description": "Processor 0 Number Register"
            },
            "CP0MASTER": {
              "offset": "0x28",
              "size": 32,
              "description": "Processor 0 Master Register"
            },
            "CP0COUNT": {
              "offset": "0x2C",
              "size": 32,
              "description": "Processor 0 Count Register"
            },
            "CP0CFG%s": {
              "offset": "0x30",
              "size": 32,
              "description": "Processor 0 Configuration Register"
            },
            "CP1TYPE": {
              "offset": "0x40",
              "size": 32,
              "description": "Processor 1 Type Register"
            },
            "CP1NUM": {
              "offset": "0x44",
              "size": 32,
              "description": "Processor 1 Number Register"
            },
            "CP1MASTER": {
              "offset": "0x48",
              "size": 32,
              "description": "Processor 1 Master Register"
            },
            "CP1COUNT": {
              "offset": "0x4C",
              "size": 32,
              "description": "Processor 1 Count Register"
            },
            "CP1CFG%s": {
              "offset": "0x50",
              "size": 32,
              "description": "Processor 1 Configuration Register"
            },
            "OCMDR%s": {
              "offset": "0x400",
              "size": 32,
              "description": "On-Chip Memory Descriptor Register"
            }
          },
          "bits": {
            "CPxTYPE": {
              "RYPZ": {
                "bit": 0,
                "description": "Processor x Revision",
                "width": 8
              },
              "PERSONALITY": {
                "bit": 8,
                "description": "Processor x Personality",
                "width": 24
              }
            },
            "CPxNUM": {
              "CPN": {
                "bit": 0,
                "description": "Processor x Number"
              }
            },
            "CPxMASTER": {
              "PPN": {
                "bit": 0,
                "description": "Processor x Physical Port Number",
                "width": 6
              }
            },
            "CPxCOUNT": {
              "PCNT": {
                "bit": 0,
                "description": "Processor Count",
                "width": 2
              }
            },
            "CPxCFG%s": {
              "DCWY": {
                "bit": 0,
                "description": "Level 1 Data Cache Ways",
                "width": 8
              },
              "DCSZ": {
                "bit": 8,
                "description": "Level 1 Data Cache Size",
                "width": 8
              },
              "ICWY": {
                "bit": 16,
                "description": "Level 1 Instruction Cache Ways",
                "width": 8
              },
              "ICSZ": {
                "bit": 24,
                "description": "Level 1 Instruction Cache Size",
                "width": 8
              }
            },
            "CP0TYPE": {
              "RYPZ": {
                "bit": 0,
                "description": "Processor x Revision",
                "width": 8
              },
              "PERSONALITY": {
                "bit": 8,
                "description": "Processor x Personality",
                "width": 24
              }
            },
            "CP0NUM": {
              "CPN": {
                "bit": 0,
                "description": "Processor x Number"
              }
            },
            "CP0MASTER": {
              "PPN": {
                "bit": 0,
                "description": "Processor x Physical Port Number",
                "width": 6
              }
            },
            "CP0COUNT": {
              "PCNT": {
                "bit": 0,
                "description": "Processor Count",
                "width": 2
              }
            },
            "CP0CFG%s": {
              "DCWY": {
                "bit": 0,
                "description": "Level 1 Data Cache Ways",
                "width": 8
              },
              "DCSZ": {
                "bit": 8,
                "description": "Level 1 Data Cache Size",
                "width": 8
              },
              "ICWY": {
                "bit": 16,
                "description": "Level 1 Instruction Cache Ways",
                "width": 8
              },
              "ICSZ": {
                "bit": 24,
                "description": "Level 1 Instruction Cache Size",
                "width": 8
              }
            },
            "CP1TYPE": {
              "RYPZ": {
                "bit": 0,
                "description": "Processor x Revision",
                "width": 8
              },
              "PERSONALITY": {
                "bit": 8,
                "description": "Processor x Personality",
                "width": 24
              }
            },
            "CP1NUM": {
              "CPN": {
                "bit": 0,
                "description": "Processor x Number"
              }
            },
            "CP1MASTER": {
              "PPN": {
                "bit": 0,
                "description": "Processor x Physical Port Number",
                "width": 6
              }
            },
            "CP1COUNT": {
              "PCNT": {
                "bit": 0,
                "description": "Processor Count",
                "width": 2
              }
            },
            "CP1CFG%s": {
              "DCWY": {
                "bit": 0,
                "description": "Level 1 Data Cache Ways",
                "width": 8
              },
              "DCSZ": {
                "bit": 8,
                "description": "Level 1 Data Cache Size",
                "width": 8
              },
              "ICWY": {
                "bit": 16,
                "description": "Level 1 Instruction Cache Ways",
                "width": 8
              },
              "ICSZ": {
                "bit": 24,
                "description": "Level 1 Instruction Cache Size",
                "width": 8
              }
            },
            "OCMDR%s": {
              "OCMPU": {
                "bit": 12,
                "description": "OCMEM Memory Protection Unit. This read-only field identifies a memory protected by an XRDC module."
              },
              "OCMT": {
                "bit": 13,
                "description": "OCMEM Type. This field defines the type of the on-chip memory:",
                "width": 3
              },
              "RO": {
                "bit": 16,
                "description": "Read-Only"
              },
              "OCMW": {
                "bit": 17,
                "description": "OCMEM datapath Width. This read-only field defines the width of the on-chip memory:",
                "width": 3
              },
              "OCMSZ": {
                "bit": 24,
                "description": "OCMEM Size",
                "width": 4
              },
              "OCMSZH": {
                "bit": 28,
                "description": "OCMEM Size \"Hole\""
              },
              "V": {
                "bit": 31,
                "description": "OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA0",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMA1",
              "base": "0x40088000",
              "irq": 56
            },
            {
              "name": "DMAMUX0",
              "base": "0x40021000"
            },
            {
              "name": "DMAMUX1",
              "base": "0x400A1000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "ES": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Status Register"
            },
            "ERQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Enable Request Register"
            },
            "EEI": {
              "offset": "0x14",
              "size": 32,
              "description": "Enable Error Interrupt Register"
            },
            "CEEI": {
              "offset": "0x18",
              "size": 8,
              "description": "Clear Enable Error Interrupt Register"
            },
            "SEEI": {
              "offset": "0x19",
              "size": 8,
              "description": "Set Enable Error Interrupt Register"
            },
            "CERQ": {
              "offset": "0x1A",
              "size": 8,
              "description": "Clear Enable Request Register"
            },
            "SERQ": {
              "offset": "0x1B",
              "size": 8,
              "description": "Set Enable Request Register"
            },
            "CDNE": {
              "offset": "0x1C",
              "size": 8,
              "description": "Clear DONE Status Bit Register"
            },
            "SSRT": {
              "offset": "0x1D",
              "size": 8,
              "description": "Set START Bit Register"
            },
            "CERR": {
              "offset": "0x1E",
              "size": 8,
              "description": "Clear Error Register"
            },
            "CINT": {
              "offset": "0x1F",
              "size": 8,
              "description": "Clear Interrupt Request Register"
            },
            "INT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Request Register"
            },
            "ERR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Error Register"
            },
            "HRS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware Request Status Register"
            },
            "EARS": {
              "offset": "0x44",
              "size": 32,
              "description": "Enable Asynchronous Request in Stop Register"
            },
            "DCHPRI%s": {
              "offset": "0x100",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "TCD%s_SADDR": {
              "offset": "0x1000",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD%s_SOFF": {
              "offset": "0x1004",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD%s_ATTR": {
              "offset": "0x1006",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD%s_NBYTES_MLNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD%s_SLAST": {
              "offset": "0x100C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD%s_DADDR": {
              "offset": "0x1010",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD%s_DOFF": {
              "offset": "0x1014",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD%s_CITER_ELINKNO": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_CITER_ELINKYES": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD%s_DLASTSGA": {
              "offset": "0x1018",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD%s_CSR": {
              "offset": "0x101C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD%s_BITER_ELINKNO": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_BITER_ELINKYES": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            }
          },
          "bits": {
            "CR": {
              "EDBG": {
                "bit": 1,
                "description": "Enable Debug"
              },
              "ERCA": {
                "bit": 2,
                "description": "Enable Round Robin Channel Arbitration"
              },
              "HOE": {
                "bit": 4,
                "description": "Halt On Error"
              },
              "HALT": {
                "bit": 5,
                "description": "Halt DMA Operations"
              },
              "CLM": {
                "bit": 6,
                "description": "Continuous Link Mode"
              },
              "EMLM": {
                "bit": 7,
                "description": "Enable Minor Loop Mapping"
              },
              "ECX": {
                "bit": 16,
                "description": "Error Cancel Transfer"
              },
              "CX": {
                "bit": 17,
                "description": "Cancel Transfer"
              },
              "ACTIVE": {
                "bit": 31,
                "description": "DMA Active Status"
              }
            },
            "ES": {
              "DBE": {
                "bit": 0,
                "description": "Destination Bus Error"
              },
              "SBE": {
                "bit": 1,
                "description": "Source Bus Error"
              },
              "SGE": {
                "bit": 2,
                "description": "Scatter/Gather Configuration Error"
              },
              "NCE": {
                "bit": 3,
                "description": "NBYTES/CITER Configuration Error"
              },
              "DOE": {
                "bit": 4,
                "description": "Destination Offset Error"
              },
              "DAE": {
                "bit": 5,
                "description": "Destination Address Error"
              },
              "SOE": {
                "bit": 6,
                "description": "Source Offset Error"
              },
              "SAE": {
                "bit": 7,
                "description": "Source Address Error"
              },
              "ERRCHN": {
                "bit": 8,
                "description": "Error Channel Number or Canceled Channel Number",
                "width": 3
              },
              "CPE": {
                "bit": 14,
                "description": "Channel Priority Error"
              },
              "ECX": {
                "bit": 16,
                "description": "Transfer Canceled"
              },
              "VLD": {
                "bit": 31,
                "description": "Logical OR of all ERR status bits"
              }
            },
            "ERQ": {
              "ERQ0": {
                "bit": 0,
                "description": "Enable DMA Request 0"
              },
              "ERQ1": {
                "bit": 1,
                "description": "Enable DMA Request 1"
              },
              "ERQ2": {
                "bit": 2,
                "description": "Enable DMA Request 2"
              },
              "ERQ3": {
                "bit": 3,
                "description": "Enable DMA Request 3"
              },
              "ERQ4": {
                "bit": 4,
                "description": "Enable DMA Request 4"
              },
              "ERQ5": {
                "bit": 5,
                "description": "Enable DMA Request 5"
              },
              "ERQ6": {
                "bit": 6,
                "description": "Enable DMA Request 6"
              },
              "ERQ7": {
                "bit": 7,
                "description": "Enable DMA Request 7"
              }
            },
            "EEI": {
              "EEI0": {
                "bit": 0,
                "description": "Enable Error Interrupt 0"
              },
              "EEI1": {
                "bit": 1,
                "description": "Enable Error Interrupt 1"
              },
              "EEI2": {
                "bit": 2,
                "description": "Enable Error Interrupt 2"
              },
              "EEI3": {
                "bit": 3,
                "description": "Enable Error Interrupt 3"
              },
              "EEI4": {
                "bit": 4,
                "description": "Enable Error Interrupt 4"
              },
              "EEI5": {
                "bit": 5,
                "description": "Enable Error Interrupt 5"
              },
              "EEI6": {
                "bit": 6,
                "description": "Enable Error Interrupt 6"
              },
              "EEI7": {
                "bit": 7,
                "description": "Enable Error Interrupt 7"
              }
            },
            "CEEI": {
              "CEEI": {
                "bit": 0,
                "description": "Clear Enable Error Interrupt",
                "width": 3
              },
              "CAEE": {
                "bit": 6,
                "description": "Clear All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SEEI": {
              "SEEI": {
                "bit": 0,
                "description": "Set Enable Error Interrupt",
                "width": 3
              },
              "SAEE": {
                "bit": 6,
                "description": "Sets All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERQ": {
              "CERQ": {
                "bit": 0,
                "description": "Clear Enable Request",
                "width": 3
              },
              "CAER": {
                "bit": 6,
                "description": "Clear All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SERQ": {
              "SERQ": {
                "bit": 0,
                "description": "Set Enable Request",
                "width": 3
              },
              "SAER": {
                "bit": 6,
                "description": "Set All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CDNE": {
              "CDNE": {
                "bit": 0,
                "description": "Clear DONE Bit",
                "width": 3
              },
              "CADN": {
                "bit": 6,
                "description": "Clears All DONE Bits"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SSRT": {
              "SSRT": {
                "bit": 0,
                "description": "Set START Bit",
                "width": 3
              },
              "SAST": {
                "bit": 6,
                "description": "Set All START Bits (activates all channels)"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERR": {
              "CERR": {
                "bit": 0,
                "description": "Clear Error Indicator",
                "width": 3
              },
              "CAEI": {
                "bit": 6,
                "description": "Clear All Error Indicators"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CINT": {
              "CINT": {
                "bit": 0,
                "description": "Clear Interrupt Request",
                "width": 3
              },
              "CAIR": {
                "bit": 6,
                "description": "Clear All Interrupt Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "INT": {
              "INT0": {
                "bit": 0,
                "description": "Interrupt Request 0"
              },
              "INT1": {
                "bit": 1,
                "description": "Interrupt Request 1"
              },
              "INT2": {
                "bit": 2,
                "description": "Interrupt Request 2"
              },
              "INT3": {
                "bit": 3,
                "description": "Interrupt Request 3"
              },
              "INT4": {
                "bit": 4,
                "description": "Interrupt Request 4"
              },
              "INT5": {
                "bit": 5,
                "description": "Interrupt Request 5"
              },
              "INT6": {
                "bit": 6,
                "description": "Interrupt Request 6"
              },
              "INT7": {
                "bit": 7,
                "description": "Interrupt Request 7"
              }
            },
            "ERR": {
              "ERR0": {
                "bit": 0,
                "description": "Error In Channel 0"
              },
              "ERR1": {
                "bit": 1,
                "description": "Error In Channel 1"
              },
              "ERR2": {
                "bit": 2,
                "description": "Error In Channel 2"
              },
              "ERR3": {
                "bit": 3,
                "description": "Error In Channel 3"
              },
              "ERR4": {
                "bit": 4,
                "description": "Error In Channel 4"
              },
              "ERR5": {
                "bit": 5,
                "description": "Error In Channel 5"
              },
              "ERR6": {
                "bit": 6,
                "description": "Error In Channel 6"
              },
              "ERR7": {
                "bit": 7,
                "description": "Error In Channel 7"
              }
            },
            "HRS": {
              "HRS0": {
                "bit": 0,
                "description": "Hardware Request Status Channel 0"
              },
              "HRS1": {
                "bit": 1,
                "description": "Hardware Request Status Channel 1"
              },
              "HRS2": {
                "bit": 2,
                "description": "Hardware Request Status Channel 2"
              },
              "HRS3": {
                "bit": 3,
                "description": "Hardware Request Status Channel 3"
              },
              "HRS4": {
                "bit": 4,
                "description": "Hardware Request Status Channel 4"
              },
              "HRS5": {
                "bit": 5,
                "description": "Hardware Request Status Channel 5"
              },
              "HRS6": {
                "bit": 6,
                "description": "Hardware Request Status Channel 6"
              },
              "HRS7": {
                "bit": 7,
                "description": "Hardware Request Status Channel 7"
              }
            },
            "EARS": {
              "EDREQ_0": {
                "bit": 0,
                "description": "Enable asynchronous DMA request in stop mode for channel 0."
              },
              "EDREQ_1": {
                "bit": 1,
                "description": "Enable asynchronous DMA request in stop mode for channel 1."
              },
              "EDREQ_2": {
                "bit": 2,
                "description": "Enable asynchronous DMA request in stop mode for channel 2."
              },
              "EDREQ_3": {
                "bit": 3,
                "description": "Enable asynchronous DMA request in stop mode for channel 3."
              },
              "EDREQ_4": {
                "bit": 4,
                "description": "Enable asynchronous DMA request in stop mode for channel 4"
              },
              "EDREQ_5": {
                "bit": 5,
                "description": "Enable asynchronous DMA request in stop mode for channel 5"
              },
              "EDREQ_6": {
                "bit": 6,
                "description": "Enable asynchronous DMA request in stop mode for channel 6"
              },
              "EDREQ_7": {
                "bit": 7,
                "description": "Enable asynchronous DMA request in stop mode for channel 7"
              }
            },
            "DCHPRI%s": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 3
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption."
              }
            },
            "TCD%s_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD%s_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD%s_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD%s_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD%s_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD%s_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD%s_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 3
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)",
                "width": 32
              }
            },
            "TCD%s_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 3
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD%s_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD%s_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 3
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x4000F000",
              "irq": 17
            },
            {
              "name": "GPIOB",
              "base": "0x4000F040",
              "irq": 18
            },
            {
              "name": "GPIOC",
              "base": "0x4000F080",
              "irq": 19
            },
            {
              "name": "GPIOD",
              "base": "0x4000F0C0",
              "irq": 20
            },
            {
              "name": "GPIOE",
              "base": "0x4000F100",
              "irq": 21
            },
            {
              "name": "GPIOM",
              "base": "0x4008F000",
              "irq": 51
            },
            {
              "name": "PORTA",
              "base": "0x4005A000",
              "irq": 17
            },
            {
              "name": "PORTB",
              "base": "0x4005B000",
              "irq": 18
            },
            {
              "name": "PORTC",
              "base": "0x4005C000",
              "irq": 19
            },
            {
              "name": "PORTD",
              "base": "0x4005D000",
              "irq": 20
            },
            {
              "name": "PORTE",
              "base": "0x4005E000",
              "irq": 21
            },
            {
              "name": "PORTM",
              "base": "0x400E0000",
              "irq": 51
            },
            {
              "name": "FGPIOA",
              "base": "0xF8000000"
            },
            {
              "name": "FGPIOM",
              "base": "0xF9000000"
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port Data Direction",
                "width": 32
              }
            }
          }
        },
        "XRDC": {
          "instances": [
            {
              "name": "XRDC",
              "base": "0x40014000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "HWCFG0": {
              "offset": "0xF0",
              "size": 32,
              "description": "Hardware Configuration Register 0"
            },
            "HWCFG1": {
              "offset": "0xF4",
              "size": 32,
              "description": "Hardware Configuration Register 1"
            },
            "HWCFG2": {
              "offset": "0xF8",
              "size": 32,
              "description": "Hardware Configuration Register 2"
            },
            "HWCFG3": {
              "offset": "0xFC",
              "size": 32,
              "description": "Hardware Configuration Register 3"
            },
            "MDACFG%s": {
              "offset": "0x100",
              "size": 8,
              "description": "Master Domain Assignment Configuration Register"
            },
            "MRCFG%s": {
              "offset": "0x140",
              "size": 8,
              "description": "Memory Region Configuration Register"
            },
            "DERRLOC%s": {
              "offset": "0x200",
              "size": 32,
              "description": "Domain Error Location Register"
            },
            "DERR_W0_%s": {
              "offset": "0x400",
              "size": 32,
              "description": "Domain Error Word0 Register"
            },
            "DERR_W1_%s": {
              "offset": "0x404",
              "size": 32,
              "description": "Domain Error Word1 Register"
            },
            "DERR_W2_%s": {
              "offset": "0x408",
              "size": 32,
              "description": "Domain Error Word2 Register"
            },
            "DERR_W3_%s": {
              "offset": "0x40C",
              "size": 32,
              "description": "Domain Error Word3 Register"
            },
            "PID%s": {
              "offset": "0x700",
              "size": 32,
              "description": "Process Identifier"
            },
            "MDA_W0_0": {
              "offset": "0x800",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_0": {
              "offset": "0x804",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_1": {
              "offset": "0x820",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_1": {
              "offset": "0x824",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_2": {
              "offset": "0x840",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_2": {
              "offset": "0x844",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_3": {
              "offset": "0x860",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_3": {
              "offset": "0x864",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_4": {
              "offset": "0x880",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_4": {
              "offset": "0x884",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_5": {
              "offset": "0x8A0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_5": {
              "offset": "0x8A4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_6": {
              "offset": "0x8C0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_6": {
              "offset": "0x8C4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_7": {
              "offset": "0x8E0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_7": {
              "offset": "0x8E4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_8": {
              "offset": "0x900",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_8": {
              "offset": "0x904",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_9": {
              "offset": "0x920",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_9": {
              "offset": "0x924",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_10": {
              "offset": "0x940",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_10": {
              "offset": "0x944",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_11": {
              "offset": "0x960",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_11": {
              "offset": "0x964",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_12": {
              "offset": "0x980",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_12": {
              "offset": "0x984",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_13": {
              "offset": "0x9A0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_13": {
              "offset": "0x9A4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_14": {
              "offset": "0x9C0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_14": {
              "offset": "0x9C4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_15": {
              "offset": "0x9E0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_15": {
              "offset": "0x9E4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_16": {
              "offset": "0xA00",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_16": {
              "offset": "0xA04",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_17": {
              "offset": "0xA20",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_17": {
              "offset": "0xA24",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_18": {
              "offset": "0xA40",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_18": {
              "offset": "0xA44",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_19": {
              "offset": "0xA60",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_19": {
              "offset": "0xA64",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_20": {
              "offset": "0xA80",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_20": {
              "offset": "0xA84",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_21": {
              "offset": "0xAA0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_21": {
              "offset": "0xAA4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_22": {
              "offset": "0xAC0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_22": {
              "offset": "0xAC4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_23": {
              "offset": "0xAE0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_23": {
              "offset": "0xAE4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_24": {
              "offset": "0xB00",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_24": {
              "offset": "0xB04",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_25": {
              "offset": "0xB20",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_25": {
              "offset": "0xB24",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_26": {
              "offset": "0xB40",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_26": {
              "offset": "0xB44",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_27": {
              "offset": "0xB60",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_27": {
              "offset": "0xB64",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_28": {
              "offset": "0xB80",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_28": {
              "offset": "0xB84",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_29": {
              "offset": "0xBA0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_29": {
              "offset": "0xBA4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_30": {
              "offset": "0xBC0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_30": {
              "offset": "0xBC4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_31": {
              "offset": "0xBE0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_31": {
              "offset": "0xBE4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_32": {
              "offset": "0xC00",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_32": {
              "offset": "0xC04",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_33": {
              "offset": "0xC20",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_33": {
              "offset": "0xC24",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_34": {
              "offset": "0xC40",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_34": {
              "offset": "0xC44",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_35": {
              "offset": "0xC60",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_35": {
              "offset": "0xC64",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_36": {
              "offset": "0xC80",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_36": {
              "offset": "0xC84",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W0_37": {
              "offset": "0xCA0",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "MDA_W1_37": {
              "offset": "0xCA4",
              "size": 32,
              "description": "Master Domain Assignment Wm,n (DFMT=0)"
            },
            "PDAC_W0_%s": {
              "offset": "0x1000",
              "size": 32,
              "description": "Peripheral Domain Access Control W0"
            },
            "PDAC_W1_%s": {
              "offset": "0x1004",
              "size": 32,
              "description": "Peripheral Domain Access Control W1"
            },
            "MRGD_W0_%s": {
              "offset": "0x2000",
              "size": 32,
              "description": "Memory Region Descriptor W0"
            },
            "MRGD_W1_%s": {
              "offset": "0x2004",
              "size": 32,
              "description": "Memory Region Descriptor W1"
            },
            "MRGD_W2_%s": {
              "offset": "0x2008",
              "size": 32,
              "description": "Memory Region Descriptor W2"
            },
            "MRGD_W3_%s": {
              "offset": "0x200C",
              "size": 32,
              "description": "Memory Region Descriptor W3"
            },
            "MRGD_W4_%s": {
              "offset": "0x2010",
              "size": 32,
              "description": "Memory Region Descriptor W4"
            },
            "MRGD_W5_%s": {
              "offset": "0x2014",
              "size": 32,
              "description": "Memory Region Descriptor W5"
            },
            "MRGD_W6_%s": {
              "offset": "0x2018",
              "size": 32,
              "description": "Memory Region Descriptor W6"
            },
            "MRGD_W7_%s": {
              "offset": "0x201C",
              "size": 32,
              "description": "Memory Region Descriptor W7"
            }
          },
          "bits": {
            "CR": {
              "GVLD": {
                "bit": 0,
                "description": "Global Valid (XRDC global enable/disable)."
              },
              "HRL": {
                "bit": 1,
                "description": "Hardware Revision Level",
                "width": 4
              },
              "MRF": {
                "bit": 7,
                "description": "Memory Region Format"
              },
              "VAW": {
                "bit": 8,
                "description": "Virtualization aware"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              }
            },
            "HWCFG0": {
              "NDID": {
                "bit": 0,
                "description": "Number of domains",
                "width": 8
              },
              "NMSTR": {
                "bit": 8,
                "description": "Number of bus masters",
                "width": 8
              },
              "NMRC": {
                "bit": 16,
                "description": "Number of MRCs",
                "width": 8
              },
              "NPAC": {
                "bit": 24,
                "description": "Number of PACs",
                "width": 4
              }
            },
            "HWCFG1": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier number",
                "width": 4
              }
            },
            "HWCFG2": {
              "PIDP0": {
                "bit": 0,
                "description": "Process identifier present from bus master 0"
              },
              "PIDP1": {
                "bit": 1,
                "description": "Process identifier present from bus master 1"
              },
              "PIDP2": {
                "bit": 2,
                "description": "Process identifier present from bus master 2"
              },
              "PIDP3": {
                "bit": 3,
                "description": "Process identifier present from bus master 3"
              },
              "PIDP4": {
                "bit": 4,
                "description": "Process identifier present from bus master 4"
              },
              "PIDP5": {
                "bit": 5,
                "description": "Process identifier present from bus master 5"
              },
              "PIDP6": {
                "bit": 6,
                "description": "Process identifier present from bus master 6"
              },
              "PIDP7": {
                "bit": 7,
                "description": "Process identifier present from bus master 7"
              },
              "PIDP8": {
                "bit": 8,
                "description": "Process identifier present from bus master 8"
              },
              "PIDP9": {
                "bit": 9,
                "description": "Process identifier present from bus master 9"
              },
              "PIDP10": {
                "bit": 10,
                "description": "Process identifier present from bus master 10"
              },
              "PIDP11": {
                "bit": 11,
                "description": "Process identifier present from bus master 11"
              },
              "PIDP12": {
                "bit": 12,
                "description": "Process identifier present from bus master 12"
              },
              "PIDP13": {
                "bit": 13,
                "description": "Process identifier present from bus master 13"
              },
              "PIDP14": {
                "bit": 14,
                "description": "Process identifier present from bus master 14"
              },
              "PIDP15": {
                "bit": 15,
                "description": "Process identifier present from bus master 15"
              },
              "PIDP16": {
                "bit": 16,
                "description": "Process identifier present from bus master 16"
              },
              "PIDP17": {
                "bit": 17,
                "description": "Process identifier present from bus master 17"
              },
              "PIDP18": {
                "bit": 18,
                "description": "Process identifier present from bus master 18"
              },
              "PIDP19": {
                "bit": 19,
                "description": "Process identifier present from bus master 19"
              },
              "PIDP20": {
                "bit": 20,
                "description": "Process identifier present from bus master 20"
              },
              "PIDP21": {
                "bit": 21,
                "description": "Process identifier present from bus master 21"
              },
              "PIDP22": {
                "bit": 22,
                "description": "Process identifier present from bus master 22"
              },
              "PIDP23": {
                "bit": 23,
                "description": "Process identifier present from bus master 23"
              },
              "PIDP24": {
                "bit": 24,
                "description": "Process identifier present from bus master 24"
              },
              "PIDP25": {
                "bit": 25,
                "description": "Process identifier present from bus master 25"
              },
              "PIDP26": {
                "bit": 26,
                "description": "Process identifier present from bus master 26"
              },
              "PIDP27": {
                "bit": 27,
                "description": "Process identifier present from bus master 27"
              },
              "PIDP28": {
                "bit": 28,
                "description": "Process identifier present from bus master 28"
              },
              "PIDP29": {
                "bit": 29,
                "description": "Process identifier present from bus master 29"
              },
              "PIDP30": {
                "bit": 30,
                "description": "Process identifier present from bus master 30"
              },
              "PIDP31": {
                "bit": 31,
                "description": "Process identifier present from bus master 31"
              }
            },
            "HWCFG3": {
              "PIDP32": {
                "bit": 0,
                "description": "Process identifier present from bus master 32"
              },
              "PIDP33": {
                "bit": 1,
                "description": "Process identifier present from bus master 33"
              },
              "PIDP34": {
                "bit": 2,
                "description": "Process identifier present from bus master 34"
              },
              "PIDP35": {
                "bit": 3,
                "description": "Process identifier present from bus master 35"
              },
              "PIDP36": {
                "bit": 4,
                "description": "Process identifier present from bus master 36"
              },
              "PIDP37": {
                "bit": 5,
                "description": "Process identifier present from bus master 37"
              },
              "PIDP38": {
                "bit": 6,
                "description": "Process identifier present from bus master 38"
              },
              "PIDP39": {
                "bit": 7,
                "description": "Process identifier present from bus master 39"
              },
              "PIDP40": {
                "bit": 8,
                "description": "Process identifier present from bus master 40"
              },
              "PIDP41": {
                "bit": 9,
                "description": "Process identifier present from bus master 41"
              },
              "PIDP42": {
                "bit": 10,
                "description": "Process identifier present from bus master 42"
              },
              "PIDP43": {
                "bit": 11,
                "description": "Process identifier present from bus master 43"
              },
              "PIDP44": {
                "bit": 12,
                "description": "Process identifier present from bus master 44"
              },
              "PIDP45": {
                "bit": 13,
                "description": "Process identifier present from bus master 45"
              },
              "PIDP46": {
                "bit": 14,
                "description": "Process identifier present from bus master 46"
              },
              "PIDP47": {
                "bit": 15,
                "description": "Process identifier present from bus master 47"
              },
              "PIDP48": {
                "bit": 16,
                "description": "Process identifier present from bus master 48"
              },
              "PIDP49": {
                "bit": 17,
                "description": "Process identifier present from bus master 49"
              },
              "PIDP50": {
                "bit": 18,
                "description": "Process identifier present from bus master 50"
              },
              "PIDP51": {
                "bit": 19,
                "description": "Process identifier present from bus master 51"
              },
              "PIDP52": {
                "bit": 20,
                "description": "Process identifier present from bus master 52"
              },
              "PIDP53": {
                "bit": 21,
                "description": "Process identifier present from bus master 53"
              },
              "PIDP54": {
                "bit": 22,
                "description": "Process identifier present from bus master 54"
              },
              "PIDP55": {
                "bit": 23,
                "description": "Process identifier present from bus master 55"
              },
              "PIDP56": {
                "bit": 24,
                "description": "Process identifier present from bus master 56"
              },
              "PIDP57": {
                "bit": 25,
                "description": "Process identifier present from bus master 57"
              },
              "PIDP58": {
                "bit": 26,
                "description": "Process identifier present from bus master 58"
              },
              "PIDP59": {
                "bit": 27,
                "description": "Process identifier present from bus master 59"
              },
              "PIDP60": {
                "bit": 28,
                "description": "Process identifier present from bus master 60"
              },
              "PIDP61": {
                "bit": 29,
                "description": "Process identifier present from bus master 61"
              },
              "PIDP62": {
                "bit": 30,
                "description": "Process identifier present from bus master 62"
              },
              "PIDP63": {
                "bit": 31,
                "description": "Process identifier present from bus master 63"
              }
            },
            "MDACFG%s": {
              "NMDAR": {
                "bit": 0,
                "description": "Number of master domain assignment registers for bus master n",
                "width": 4
              },
              "NCM": {
                "bit": 7,
                "description": "Non-CPU Master"
              }
            },
            "MRCFG%s": {
              "NMGD": {
                "bit": 0,
                "description": "Number of memory region descriptors for MRC i",
                "width": 5
              }
            },
            "DERRLOC%s": {
              "MRCINST": {
                "bit": 0,
                "description": "MRC instance",
                "width": 16
              },
              "PACINST": {
                "bit": 16,
                "description": "PAC instance",
                "width": 4
              }
            },
            "DERR_W0_%s": {
              "EADDR": {
                "bit": 0,
                "description": "Error address. This is the access address that generated an access violation.",
                "width": 32
              }
            },
            "DERR_W1_%s": {
              "EDID": {
                "bit": 0,
                "description": "Error domain identifier. This field captures the domain identifier of the access violation.",
                "width": 4
              },
              "EATR": {
                "bit": 8,
                "description": "Error attributes. This field captures certain attributes of the access violation.",
                "width": 3
              },
              "ERW": {
                "bit": 11,
                "description": "Error read/write"
              },
              "EPORT": {
                "bit": 24,
                "description": "Error port",
                "width": 3
              },
              "EST": {
                "bit": 30,
                "description": "Error state",
                "width": 2
              }
            },
            "DERR_W3_%s": {
              "RECR": {
                "bit": 30,
                "description": "Rearm Error Capture Registers",
                "width": 2
              }
            },
            "PID%s": {
              "PID": {
                "bit": 0,
                "description": "Process identifier",
                "width": 6
              },
              "TSM": {
                "bit": 28,
                "description": "Three-state model"
              },
              "LK2": {
                "bit": 29,
                "description": "Lock",
                "width": 2
              }
            },
            "MDA_W0_0": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_0": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_1": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_1": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_2": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_2": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_3": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_3": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_4": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_4": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_5": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_5": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_6": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_6": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_7": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_7": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_8": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_8": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_9": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_9": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_10": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_10": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_11": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_11": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_12": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_12": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_13": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_13": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_14": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_14": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_15": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_15": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_16": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_16": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_17": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_17": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_18": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_18": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_19": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_19": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_20": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_20": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_21": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_21": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_22": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_22": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_23": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_23": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_24": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_24": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_25": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_25": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_26": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_26": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_27": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_27": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_28": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_28": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_29": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_29": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_30": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_30": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_31": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_31": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_32": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_32": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_33": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_33": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_34": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_34": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_35": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_35": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_36": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_36": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W0_37": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MDA_W1_37": {
              "DID": {
                "bit": 0,
                "description": "Domain identifier",
                "width": 4
              },
              "DIDS": {
                "bit": 4,
                "description": "DID Select",
                "width": 2
              },
              "PE": {
                "bit": 6,
                "description": "Process identifier enable",
                "width": 2
              },
              "PIDM": {
                "bit": 8,
                "description": "Process Identifier Mask",
                "width": 6
              },
              "PID": {
                "bit": 16,
                "description": "Process Identifier",
                "width": 6
              },
              "LPID": {
                "bit": 24,
                "description": "Logical partition Identifier",
                "width": 4
              },
              "LPE": {
                "bit": 28,
                "description": "Logical partition enable"
              },
              "DFMT": {
                "bit": 29,
                "description": "Domain format"
              },
              "LK1": {
                "bit": 30,
                "description": "1-bit Lock"
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "PDAC_W0_%s": {
              "D0ACP": {
                "bit": 0,
                "description": "Domain 0 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D1ACP": {
                "bit": 3,
                "description": "Domain 1 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D2ACP": {
                "bit": 6,
                "description": "Domain 2 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D3ACP": {
                "bit": 9,
                "description": "Domain 3 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D4ACP": {
                "bit": 12,
                "description": "Domain 4 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D5ACP": {
                "bit": 15,
                "description": "Domain 5 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D6ACP": {
                "bit": 18,
                "description": "Domain 6 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D7ACP": {
                "bit": 21,
                "description": "Domain 7 access control policy",
                "width": 3
              },
              "SNUM": {
                "bit": 24,
                "description": "Semaphore number. Include this hardware semaphore in the DxACP access evaluation.",
                "width": 6
              },
              "SE": {
                "bit": 30,
                "description": "Semaphore enable"
              }
            },
            "PDAC_W1_%s": {
              "D8ACP": {
                "bit": 0,
                "description": "Domain 8 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D9ACP": {
                "bit": 3,
                "description": "Domain 9 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D10ACP": {
                "bit": 6,
                "description": "Domain 10 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D11ACP": {
                "bit": 9,
                "description": "Domain 11 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D12ACP": {
                "bit": 12,
                "description": "Domain 12 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D13ACP": {
                "bit": 15,
                "description": "Domain 13 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D14ACP": {
                "bit": 18,
                "description": "Domain 14 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D15ACP": {
                "bit": 21,
                "description": "Domain 15 access control policy. See description for D7ACP .",
                "width": 3
              },
              "LK2": {
                "bit": 29,
                "description": "Lock",
                "width": 2
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            },
            "MRGD_W0_%s": {
              "BASEADDR": {
                "bit": 5,
                "description": "Base Address",
                "width": 27
              }
            },
            "MRGD_W1_%s": {
              "SRD": {
                "bit": 0,
                "description": "Subregion disable",
                "width": 8
              },
              "SZ": {
                "bit": 8,
                "description": "Region size",
                "width": 5
              }
            },
            "MRGD_W2_%s": {
              "D0ACP": {
                "bit": 0,
                "description": "Domain 0 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D1ACP": {
                "bit": 3,
                "description": "Domain 1 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D2ACP": {
                "bit": 6,
                "description": "Domain 2 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D3ACP": {
                "bit": 9,
                "description": "Domain 3 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D4ACP": {
                "bit": 12,
                "description": "Domain 4 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D5ACP": {
                "bit": 15,
                "description": "Domain 5 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D6ACP": {
                "bit": 18,
                "description": "Domain 6 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D7ACP": {
                "bit": 21,
                "description": "Domain 7 access control policy",
                "width": 3
              },
              "SNUM": {
                "bit": 24,
                "description": "Semaphore number. Include this hardware semaphore in the DxACP access evaluation.",
                "width": 6
              },
              "SE": {
                "bit": 30,
                "description": "Semaphore enable"
              }
            },
            "MRGD_W3_%s": {
              "D8ACP": {
                "bit": 0,
                "description": "Domain 8 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D9ACP": {
                "bit": 3,
                "description": "Domain 9 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D10ACP": {
                "bit": 6,
                "description": "Domain 10 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D11ACP": {
                "bit": 9,
                "description": "Domain 11 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D12ACP": {
                "bit": 12,
                "description": "Domain 12 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D13ACP": {
                "bit": 15,
                "description": "Domain 13 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D14ACP": {
                "bit": 18,
                "description": "Domain 14 access control policy. See description for D7ACP .",
                "width": 3
              },
              "D15ACP": {
                "bit": 21,
                "description": "Domain 15 access control policy. See description for D7ACP .",
                "width": 3
              },
              "LK2": {
                "bit": 29,
                "description": "Lock",
                "width": 2
              },
              "VLD": {
                "bit": 31,
                "description": "Valid"
              }
            }
          }
        },
        "SEMA420": {
          "instances": [
            {
              "name": "SEMA420",
              "base": "0x4001B000"
            }
          ],
          "registers": {
            "GATE%s": {
              "offset": "0x00",
              "size": 8,
              "description": "Gate Register"
            },
            "RSTGT_R": {
              "offset": "0x42",
              "size": 16,
              "description": "Reset Gate Read"
            },
            "RSTGT_W": {
              "offset": "0x42",
              "size": 16,
              "description": "Reset Gate Write"
            }
          },
          "bits": {
            "GATE%s": {
              "GTFSM": {
                "bit": 0,
                "description": "Gate Finite State Machine.",
                "width": 4
              }
            },
            "RSTGT_R": {
              "RSTGTN": {
                "bit": 0,
                "description": "Reset Gate Number",
                "width": 8
              },
              "RSTGMS": {
                "bit": 8,
                "description": "Reset Gate Bus Master",
                "width": 4
              },
              "RSTGSM": {
                "bit": 12,
                "description": "Reset Gate Finite State Machine",
                "width": 2
              },
              "ROZ": {
                "bit": 14,
                "description": "This field always returns the value 0 when read.",
                "width": 2
              }
            },
            "RSTGT_W": {
              "RSTGTN": {
                "bit": 0,
                "description": "Reset Gate Number",
                "width": 8
              },
              "RSTGDP": {
                "bit": 8,
                "description": "Reset Gate Data Pattern",
                "width": 8
              }
            }
          }
        },
        "SEMA421": {
          "instances": [
            {
              "name": "SEMA421",
              "base": "0x4009B000"
            }
          ],
          "registers": {
            "GATE%s": {
              "offset": "0x00",
              "size": 8,
              "description": "Gate Register"
            },
            "RSTGT_R": {
              "offset": "0x42",
              "size": 16,
              "description": "Reset Gate Read"
            },
            "RSTGT_W": {
              "offset": "0x42",
              "size": 16,
              "description": "Reset Gate Write"
            }
          },
          "bits": {
            "GATE%s": {
              "GTFSM": {
                "bit": 0,
                "description": "Gate Finite State Machine.",
                "width": 4
              }
            },
            "RSTGT_R": {
              "RSTGTN": {
                "bit": 0,
                "description": "Reset Gate Number",
                "width": 8
              },
              "RSTGMS": {
                "bit": 8,
                "description": "Reset Gate Bus Master",
                "width": 4
              },
              "RSTGSM": {
                "bit": 12,
                "description": "Reset Gate Finite State Machine",
                "width": 2
              },
              "ROZ": {
                "bit": 14,
                "description": "This field always returns the value 0 when read.",
                "width": 2
              }
            },
            "RSTGT_W": {
              "RSTGTN": {
                "bit": 0,
                "description": "Reset Gate Number",
                "width": 8
              },
              "RSTGDP": {
                "bit": 8,
                "description": "Reset Gate Data Pattern",
                "width": 8
              }
            }
          }
        },
        "MU0": {
          "instances": [
            {
              "name": "MU0_A",
              "base": "0x40023000",
              "irq": 16
            },
            {
              "name": "MU0_B",
              "base": "0x400A3000"
            }
          ],
          "registers": {
            "VER": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "TR%s": {
              "offset": "0x20",
              "size": 32,
              "description": "Transmit Register"
            },
            "RR%s": {
              "offset": "0x40",
              "size": 32,
              "description": "Receive Register"
            },
            "SR": {
              "offset": "0x60",
              "size": 32,
              "description": "Status Register"
            },
            "CR": {
              "offset": "0x64",
              "size": 32,
              "description": "Control Register"
            }
          },
          "bits": {
            "VER": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "TR%s": {
              "DATA": {
                "bit": 0,
                "description": "Processor A/B Transmit Register Data",
                "width": 32
              }
            },
            "RR%s": {
              "DATA": {
                "bit": 0,
                "description": "Processor A/B Receive Register",
                "width": 32
              }
            },
            "SR": {
              "Fn": {
                "bit": 0,
                "description": "For n = {0, 1, 2} Processor A/B Side Flag n",
                "width": 3
              },
              "NMIC": {
                "bit": 3,
                "description": "Processor A/B Non-Maskable-Interrupt Clear"
              },
              "EP": {
                "bit": 4,
                "description": "Processor A/B Side Event Pending"
              },
              "PM": {
                "bit": 5,
                "description": "Processor B/A Power Mode",
                "width": 2
              },
              "FUP": {
                "bit": 8,
                "description": "Processor A/B Flags Update Pending"
              },
              "TEn": {
                "bit": 20,
                "description": "For n = {0, 1, 2, 3} Processor A/B Transmit Register n Empty",
                "width": 4
              },
              "RFn": {
                "bit": 24,
                "description": "For n = {0, 1, 2, 3} Processor A/B Receive Register n Full",
                "width": 4
              },
              "GIPn": {
                "bit": 28,
                "description": "For n = {0, 1, 2, 3} Processor A/B General Interrupt Request n Pending",
                "width": 4
              }
            },
            "CR": {
              "Fn": {
                "bit": 0,
                "description": "For n = {0, 1, 2} Processor A/B to Processor B/A Flag n",
                "width": 3
              },
              "NMI": {
                "bit": 3,
                "description": "Processor B/A Non-maskable Interrupt"
              },
              "MUR": {
                "bit": 5,
                "description": "Processor A MU Reset"
              },
              "BRSTH": {
                "bit": 7,
                "description": "Processor B Reset Hold"
              },
              "CLKE": {
                "bit": 8,
                "description": "Processor B/A clock enable"
              },
              "BBOOT": {
                "bit": 9,
                "description": "Processor B Boot Config.",
                "width": 2
              },
              "GIRn": {
                "bit": 16,
                "description": "For n = {0, 1, 2, 3} Processor A/B General Purpose Interrupt Request n",
                "width": 4
              },
              "TIEn": {
                "bit": 20,
                "description": "For n = {0, 1, 2, 3} Processor A/B Transmit Interrupt Enable n",
                "width": 4
              },
              "RIEn": {
                "bit": 24,
                "description": "For n = {0, 1, 2, 3} Processor A/B Receive Interrupt Enable n",
                "width": 4
              },
              "GIEn": {
                "bit": 28,
                "description": "For n = {0, 1, 2, 3} Processor A/B General Purpose Interrupt Enable n",
                "width": 4
              }
            }
          }
        },
        "INTMUX0": {
          "instances": [
            {
              "name": "INTMUX0",
              "base": "0x40024000",
              "irq": 28
            }
          ],
          "registers": {
            "CH%s_CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Channel n Control Status Register"
            },
            "CH%s_VEC": {
              "offset": "0x04",
              "size": 32,
              "description": "Channel n Vector Number Register"
            },
            "CH%s_IER_31_0": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Interrupt Enable Register"
            },
            "CH%s_IPR_31_0": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel n Interrupt Pending Register"
            }
          },
          "bits": {
            "CH%s_CSR": {
              "RST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "AND": {
                "bit": 1,
                "description": "Logic AND"
              },
              "IRQN": {
                "bit": 4,
                "description": "Channel Input Number",
                "width": 2
              },
              "CHIN": {
                "bit": 8,
                "description": "Channel Instance Number",
                "width": 4
              },
              "IRQP": {
                "bit": 31,
                "description": "Channel Interrupt Request Pending"
              }
            },
            "CH%s_VEC": {
              "VECN": {
                "bit": 2,
                "description": "Vector Number",
                "width": 12
              }
            },
            "CH%s_IER_31_0": {
              "INTE": {
                "bit": 0,
                "description": "Interrupt Enable",
                "width": 32
              }
            },
            "CH%s_IPR_31_0": {
              "INTP": {
                "bit": 0,
                "description": "Interrupt Pending",
                "width": 32
              }
            }
          }
        },
        "TRGMUX0": {
          "instances": [
            {
              "name": "TRGMUX0",
              "base": "0x40027000"
            }
          ],
          "registers": {
            "TRGMUX_DMAMUX0": {
              "offset": "0x00",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_LPIT0": {
              "offset": "0x04",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_TPM2": {
              "offset": "0x08",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_ADC0": {
              "offset": "0x10",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_LPUART2": {
              "offset": "0x14",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_LPI2C2": {
              "offset": "0x1C",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_LPSPI2": {
              "offset": "0x24",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_CMP0": {
              "offset": "0x2C",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_CMP1": {
              "offset": "0x30",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_DAC0": {
              "offset": "0x34",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            }
          },
          "bits": {
            "TRGMUX_DMAMUX0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPIT0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_TPM2": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_ADC0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPUART2": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPI2C2": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPSPI2": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_CMP0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_CMP1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_DAC0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            }
          }
        },
        "TRGMUX1": {
          "instances": [
            {
              "name": "TRGMUX1",
              "base": "0x400A7000"
            }
          ],
          "registers": {
            "TRGMUX_DMAMUX1": {
              "offset": "0x00",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_LPIT1": {
              "offset": "0x04",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_TPM0": {
              "offset": "0x08",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_TPM1": {
              "offset": "0x0C",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_FLEXIO": {
              "offset": "0x10",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_LPUART0": {
              "offset": "0x14",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_LPUART1": {
              "offset": "0x18",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_LPI2C0": {
              "offset": "0x1C",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_LPI2C1": {
              "offset": "0x20",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_LPSPI0": {
              "offset": "0x24",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            },
            "TRGMUX_LPSPI1": {
              "offset": "0x28",
              "size": 32,
              "description": "TRGMUX TRGCFG Register"
            }
          },
          "bits": {
            "TRGMUX_DMAMUX1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPIT1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_TPM0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_TPM1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_FLEXIO": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPUART0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPUART1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPI2C0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPI2C1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPSPI0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPSPI1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TPM0",
              "base": "0x400AC000",
              "irq": 6
            },
            {
              "name": "TPM1",
              "base": "0x400AD000",
              "irq": 7
            },
            {
              "name": "TPM2",
              "base": "0x4002E000",
              "irq": 8
            },
            {
              "name": "LPIT0",
              "base": "0x40030000",
              "irq": 9
            },
            {
              "name": "LPIT1",
              "base": "0x400B1000",
              "irq": 33
            },
            {
              "name": "LPTMR0",
              "base": "0x40034000",
              "irq": 26
            },
            {
              "name": "LPTMR1",
              "base": "0x400B5000",
              "irq": 32
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "GLOBAL": {
              "offset": "0x08",
              "size": 32,
              "description": "TPM Global Register"
            },
            "SC": {
              "offset": "0x10",
              "size": 32,
              "description": "Status and Control"
            },
            "CNT": {
              "offset": "0x14",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x18",
              "size": 32,
              "description": "Modulo"
            },
            "STATUS": {
              "offset": "0x1C",
              "size": 32,
              "description": "Capture and Compare Status"
            },
            "C%sSC": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel (n) Status and Control"
            },
            "C%sV": {
              "offset": "0x24",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Combine Channel Register"
            },
            "TRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "Channel Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channel Polarity"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Filter Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control and Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Identification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "CHAN": {
                "bit": 0,
                "description": "Channel Count",
                "width": 8
              },
              "TRIG": {
                "bit": 8,
                "description": "Trigger Count",
                "width": 8
              },
              "WIDTH": {
                "bit": 16,
                "description": "Counter Width",
                "width": 8
              }
            },
            "GLOBAL": {
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              }
            },
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CMOD": {
                "bit": 3,
                "description": "Clock Mode Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              },
              "DMA": {
                "bit": 8,
                "description": "DMA Enable"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo value",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "TOF": {
                "bit": 8,
                "description": "Timer Overflow Flag"
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels 0 and 1"
              },
              "COMSWAP0": {
                "bit": 1,
                "description": "Combine Channel 0 and 1 Swap"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels 2 and 3"
              },
              "COMSWAP1": {
                "bit": 9,
                "description": "Combine Channels 2 and 3 Swap"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels 4 and 5"
              },
              "COMSWAP2": {
                "bit": 17,
                "description": "Combine Channels 4 and 5 Swap"
              }
            },
            "TRIG": {
              "TRIG0": {
                "bit": 0,
                "description": "Channel 0 Trigger"
              },
              "TRIG1": {
                "bit": 1,
                "description": "Channel 1 Trigger"
              },
              "TRIG2": {
                "bit": 2,
                "description": "Channel 2 Trigger"
              },
              "TRIG3": {
                "bit": 3,
                "description": "Channel 3 Trigger"
              },
              "TRIG4": {
                "bit": 4,
                "description": "Channel 4 Trigger"
              },
              "TRIG5": {
                "bit": 5,
                "description": "Channel 5 Trigger"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Filter Value",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Filter Value",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Filter Value",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Filter Value",
                "width": 4
              },
              "CH4FVAL": {
                "bit": 16,
                "description": "Channel 4 Filter Value",
                "width": 4
              },
              "CH5FVAL": {
                "bit": 20,
                "description": "Channel 5 Filter Value",
                "width": 4
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Enables the quadrature decoder mode"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Indicates if the TOF bit was set on the top or the bottom of counting."
              },
              "QUADIR": {
                "bit": 2,
                "description": "Counter Direction in Quadrature Decode Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              }
            },
            "CONF": {
              "DOZEEN": {
                "bit": 5,
                "description": "Doze Enable"
              },
              "DBGMODE": {
                "bit": 6,
                "description": "Debug Mode",
                "width": 2
              },
              "GTBSYNC": {
                "bit": 8,
                "description": "Global Time Base Synchronization"
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global time base enable"
              },
              "CSOT": {
                "bit": 16,
                "description": "Counter Start on Trigger"
              },
              "CSOO": {
                "bit": 17,
                "description": "Counter Stop On Overflow"
              },
              "CROT": {
                "bit": 18,
                "description": "Counter Reload On Trigger"
              },
              "CPOT": {
                "bit": 19,
                "description": "Counter Pause On Trigger"
              },
              "TRGPOL": {
                "bit": 22,
                "description": "Trigger Polarity"
              },
              "TRGSRC": {
                "bit": 23,
                "description": "Trigger Source"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 2
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40038000",
              "irq": 27
            }
          ],
          "registers": {
            "TSR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Time Seconds Register"
            },
            "TPR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Time Prescaler Register"
            },
            "TAR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Time Alarm Register"
            },
            "TCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Time Compensation Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Interrupt Enable Register"
            }
          },
          "bits": {
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Time Seconds Register",
                "width": 32
              }
            },
            "TPR": {
              "TPR": {
                "bit": 0,
                "description": "Time Prescaler Register",
                "width": 16
              }
            },
            "TAR": {
              "TAR": {
                "bit": 0,
                "description": "Time Alarm Register",
                "width": 32
              }
            },
            "TCR": {
              "TCR": {
                "bit": 0,
                "description": "Time Compensation Register",
                "width": 8
              },
              "CIR": {
                "bit": 8,
                "description": "Compensation Interval Register",
                "width": 8
              },
              "TCV": {
                "bit": 16,
                "description": "Time Compensation Value",
                "width": 8
              },
              "CIC": {
                "bit": 24,
                "description": "Compensation Interval Counter",
                "width": 8
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "WPE": {
                "bit": 1,
                "description": "Wakeup Pin Enable"
              },
              "SUP": {
                "bit": 2,
                "description": "Supervisor Access"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "WPS": {
                "bit": 4,
                "description": "Wakeup Pin Select"
              },
              "CPS": {
                "bit": 5,
                "description": "Clock Pin Select"
              },
              "LPOS": {
                "bit": 7,
                "description": "LPO Select"
              },
              "OSCE": {
                "bit": 8,
                "description": "Oscillator Enable"
              },
              "CLKO": {
                "bit": 9,
                "description": "Clock Output"
              },
              "SC16P": {
                "bit": 10,
                "description": "Oscillator 16pF Load Configure"
              },
              "SC8P": {
                "bit": 11,
                "description": "Oscillator 8pF Load Configure"
              },
              "SC4P": {
                "bit": 12,
                "description": "Oscillator 4pF Load Configure"
              },
              "SC2P": {
                "bit": 13,
                "description": "Oscillator 2pF Load Configure"
              },
              "CPE": {
                "bit": 24,
                "description": "Clock Pin Enable",
                "width": 2
              }
            },
            "SR": {
              "TIF": {
                "bit": 0,
                "description": "Time Invalid Flag"
              },
              "TOF": {
                "bit": 1,
                "description": "Time Overflow Flag"
              },
              "TAF": {
                "bit": 2,
                "description": "Time Alarm Flag"
              },
              "TCE": {
                "bit": 4,
                "description": "Time Counter Enable"
              }
            },
            "LR": {
              "TCL": {
                "bit": 3,
                "description": "Time Compensation Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              }
            },
            "IER": {
              "TIIE": {
                "bit": 0,
                "description": "Time Invalid Interrupt Enable"
              },
              "TOIE": {
                "bit": 1,
                "description": "Time Overflow Interrupt Enable"
              },
              "TAIE": {
                "bit": 2,
                "description": "Time Alarm Interrupt Enable"
              },
              "TSIE": {
                "bit": 4,
                "description": "Time Seconds Interrupt Enable"
              },
              "WPON": {
                "bit": 7,
                "description": "Wakeup Pin On"
              },
              "TSIC": {
                "bit": 16,
                "description": "Timer Seconds Interrupt Configuration",
                "width": 3
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "LPSPI0",
              "base": "0x400BC000",
              "irq": 10
            },
            {
              "name": "LPSPI1",
              "base": "0x400BD000",
              "irq": 11
            },
            {
              "name": "LPSPI2",
              "base": "0x4003E000",
              "irq": 36
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "DER": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA Enable Register"
            },
            "CFGR0": {
              "offset": "0x20",
              "size": 32,
              "description": "Configuration Register 0"
            },
            "CFGR1": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration Register 1"
            },
            "DMR0": {
              "offset": "0x30",
              "size": 32,
              "description": "Data Match Register 0"
            },
            "DMR1": {
              "offset": "0x34",
              "size": 32,
              "description": "Data Match Register 1"
            },
            "CCR": {
              "offset": "0x40",
              "size": 32,
              "description": "Clock Configuration Register"
            },
            "FCR": {
              "offset": "0x58",
              "size": 32,
              "description": "FIFO Control Register"
            },
            "FSR": {
              "offset": "0x5C",
              "size": 32,
              "description": "FIFO Status Register"
            },
            "TCR": {
              "offset": "0x60",
              "size": 32,
              "description": "Transmit Command Register"
            },
            "TDR": {
              "offset": "0x64",
              "size": 32,
              "description": "Transmit Data Register"
            },
            "RSR": {
              "offset": "0x70",
              "size": 32,
              "description": "Receive Status Register"
            },
            "RDR": {
              "offset": "0x74",
              "size": 32,
              "description": "Receive Data Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Module Identification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "TXFIFO": {
                "bit": 0,
                "description": "Transmit FIFO Size",
                "width": 8
              },
              "RXFIFO": {
                "bit": 8,
                "description": "Receive FIFO Size",
                "width": 8
              }
            },
            "CR": {
              "MEN": {
                "bit": 0,
                "description": "Module Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "DOZEN": {
                "bit": 2,
                "description": "Doze mode enable"
              },
              "DBGEN": {
                "bit": 3,
                "description": "Debug Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "SR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "WCF": {
                "bit": 8,
                "description": "Word Complete Flag"
              },
              "FCF": {
                "bit": 9,
                "description": "Frame Complete Flag"
              },
              "TCF": {
                "bit": 10,
                "description": "Transfer Complete Flag"
              },
              "TEF": {
                "bit": 11,
                "description": "Transmit Error Flag"
              },
              "REF": {
                "bit": 12,
                "description": "Receive Error Flag"
              },
              "DMF": {
                "bit": 13,
                "description": "Data Match Flag"
              },
              "MBF": {
                "bit": 24,
                "description": "Module Busy Flag"
              }
            },
            "IER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "WCIE": {
                "bit": 8,
                "description": "Word Complete Interrupt Enable"
              },
              "FCIE": {
                "bit": 9,
                "description": "Frame Complete Interrupt Enable"
              },
              "TCIE": {
                "bit": 10,
                "description": "Transfer Complete Interrupt Enable"
              },
              "TEIE": {
                "bit": 11,
                "description": "Transmit Error Interrupt Enable"
              },
              "REIE": {
                "bit": 12,
                "description": "Receive Error Interrupt Enable"
              },
              "DMIE": {
                "bit": 13,
                "description": "Data Match Interrupt Enable"
              }
            },
            "DER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              }
            },
            "CFGR0": {
              "HREN": {
                "bit": 0,
                "description": "Host Request Enable"
              },
              "HRPOL": {
                "bit": 1,
                "description": "Host Request Polarity"
              },
              "HRSEL": {
                "bit": 2,
                "description": "Host Request Select"
              },
              "CIRFIFO": {
                "bit": 8,
                "description": "Circular FIFO Enable"
              },
              "RDMO": {
                "bit": 9,
                "description": "Receive Data Match Only"
              }
            },
            "CFGR1": {
              "MASTER": {
                "bit": 0,
                "description": "Master Mode"
              },
              "SAMPLE": {
                "bit": 1,
                "description": "Sample Point"
              },
              "AUTOPCS": {
                "bit": 2,
                "description": "Automatic PCS"
              },
              "NOSTALL": {
                "bit": 3,
                "description": "No Stall"
              },
              "PCSPOL": {
                "bit": 8,
                "description": "Peripheral Chip Select Polarity",
                "width": 4
              },
              "MATCFG": {
                "bit": 16,
                "description": "Match Configuration",
                "width": 3
              },
              "PINCFG": {
                "bit": 24,
                "description": "Pin Configuration",
                "width": 2
              },
              "OUTCFG": {
                "bit": 26,
                "description": "Output Config"
              },
              "PCSCFG": {
                "bit": 27,
                "description": "Peripheral Chip Select Configuration"
              }
            },
            "DMR0": {
              "MATCH0": {
                "bit": 0,
                "description": "Match 0 Value",
                "width": 32
              }
            },
            "DMR1": {
              "MATCH1": {
                "bit": 0,
                "description": "Match 1 Value",
                "width": 32
              }
            },
            "CCR": {
              "SCKDIV": {
                "bit": 0,
                "description": "SCK Divider",
                "width": 8
              },
              "DBT": {
                "bit": 8,
                "description": "Delay Between Transfers",
                "width": 8
              },
              "PCSSCK": {
                "bit": 16,
                "description": "PCS to SCK Delay",
                "width": 8
              },
              "SCKPCS": {
                "bit": 24,
                "description": "SCK to PCS Delay",
                "width": 8
              }
            },
            "FCR": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit FIFO Watermark",
                "width": 8
              },
              "RXWATER": {
                "bit": 16,
                "description": "Receive FIFO Watermark",
                "width": 8
              }
            },
            "FSR": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit FIFO Count",
                "width": 8
              },
              "RXCOUNT": {
                "bit": 16,
                "description": "Receive FIFO Count",
                "width": 8
              }
            },
            "TCR": {
              "FRAMESZ": {
                "bit": 0,
                "description": "Frame Size",
                "width": 12
              },
              "WIDTH": {
                "bit": 16,
                "description": "Transfer Width",
                "width": 2
              },
              "TXMSK": {
                "bit": 18,
                "description": "Transmit Data Mask"
              },
              "RXMSK": {
                "bit": 19,
                "description": "Receive Data Mask"
              },
              "CONTC": {
                "bit": 20,
                "description": "Continuing Command"
              },
              "CONT": {
                "bit": 21,
                "description": "Continuous Transfer"
              },
              "BYSW": {
                "bit": 22,
                "description": "Byte Swap"
              },
              "LSBF": {
                "bit": 23,
                "description": "LSB First"
              },
              "PCS": {
                "bit": 24,
                "description": "Peripheral Chip Select",
                "width": 2
              },
              "PRESCALE": {
                "bit": 27,
                "description": "Prescaler Value",
                "width": 3
              },
              "CPHA": {
                "bit": 30,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 31,
                "description": "Clock Polarity"
              }
            },
            "TDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 32
              }
            },
            "RSR": {
              "SOF": {
                "bit": 0,
                "description": "Start Of Frame"
              },
              "RXEMPTY": {
                "bit": 1,
                "description": "RX FIFO Empty"
              }
            },
            "RDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "LPI2C0",
              "base": "0x400C0000",
              "irq": 14
            },
            {
              "name": "LPI2C1",
              "base": "0x400C1000",
              "irq": 15
            },
            {
              "name": "LPI2C2",
              "base": "0x40042000",
              "irq": 39
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "MCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Master Control Register"
            },
            "MSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Master Status Register"
            },
            "MIER": {
              "offset": "0x18",
              "size": 32,
              "description": "Master Interrupt Enable Register"
            },
            "MDER": {
              "offset": "0x1C",
              "size": 32,
              "description": "Master DMA Enable Register"
            },
            "MCFGR0": {
              "offset": "0x20",
              "size": 32,
              "description": "Master Configuration Register 0"
            },
            "MCFGR1": {
              "offset": "0x24",
              "size": 32,
              "description": "Master Configuration Register 1"
            },
            "MCFGR2": {
              "offset": "0x28",
              "size": 32,
              "description": "Master Configuration Register 2"
            },
            "MCFGR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "Master Configuration Register 3"
            },
            "MDMR": {
              "offset": "0x40",
              "size": 32,
              "description": "Master Data Match Register"
            },
            "MCCR0": {
              "offset": "0x48",
              "size": 32,
              "description": "Master Clock Configuration Register 0"
            },
            "MCCR1": {
              "offset": "0x50",
              "size": 32,
              "description": "Master Clock Configuration Register 1"
            },
            "MFCR": {
              "offset": "0x58",
              "size": 32,
              "description": "Master FIFO Control Register"
            },
            "MFSR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Master FIFO Status Register"
            },
            "MTDR": {
              "offset": "0x60",
              "size": 32,
              "description": "Master Transmit Data Register"
            },
            "MRDR": {
              "offset": "0x70",
              "size": 32,
              "description": "Master Receive Data Register"
            },
            "SCR": {
              "offset": "0x110",
              "size": 32,
              "description": "Slave Control Register"
            },
            "SSR": {
              "offset": "0x114",
              "size": 32,
              "description": "Slave Status Register"
            },
            "SIER": {
              "offset": "0x118",
              "size": 32,
              "description": "Slave Interrupt Enable Register"
            },
            "SDER": {
              "offset": "0x11C",
              "size": 32,
              "description": "Slave DMA Enable Register"
            },
            "SCFGR1": {
              "offset": "0x124",
              "size": 32,
              "description": "Slave Configuration Register 1"
            },
            "SCFGR2": {
              "offset": "0x128",
              "size": 32,
              "description": "Slave Configuration Register 2"
            },
            "SAMR": {
              "offset": "0x140",
              "size": 32,
              "description": "Slave Address Match Register"
            },
            "SASR": {
              "offset": "0x150",
              "size": 32,
              "description": "Slave Address Status Register"
            },
            "STAR": {
              "offset": "0x154",
              "size": 32,
              "description": "Slave Transmit ACK Register"
            },
            "STDR": {
              "offset": "0x160",
              "size": 32,
              "description": "Slave Transmit Data Register"
            },
            "SRDR": {
              "offset": "0x170",
              "size": 32,
              "description": "Slave Receive Data Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "MTXFIFO": {
                "bit": 0,
                "description": "Master Transmit FIFO Size",
                "width": 4
              },
              "MRXFIFO": {
                "bit": 8,
                "description": "Master Receive FIFO Size",
                "width": 4
              }
            },
            "MCR": {
              "MEN": {
                "bit": 0,
                "description": "Master Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "DOZEN": {
                "bit": 2,
                "description": "Doze mode enable"
              },
              "DBGEN": {
                "bit": 3,
                "description": "Debug Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "MSR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "EPF": {
                "bit": 8,
                "description": "End Packet Flag"
              },
              "SDF": {
                "bit": 9,
                "description": "STOP Detect Flag"
              },
              "NDF": {
                "bit": 10,
                "description": "NACK Detect Flag"
              },
              "ALF": {
                "bit": 11,
                "description": "Arbitration Lost Flag"
              },
              "FEF": {
                "bit": 12,
                "description": "FIFO Error Flag"
              },
              "PLTF": {
                "bit": 13,
                "description": "Pin Low Timeout Flag"
              },
              "DMF": {
                "bit": 14,
                "description": "Data Match Flag"
              },
              "MBF": {
                "bit": 24,
                "description": "Master Busy Flag"
              },
              "BBF": {
                "bit": 25,
                "description": "Bus Busy Flag"
              }
            },
            "MIER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "EPIE": {
                "bit": 8,
                "description": "End Packet Interrupt Enable"
              },
              "SDIE": {
                "bit": 9,
                "description": "STOP Detect Interrupt Enable"
              },
              "NDIE": {
                "bit": 10,
                "description": "NACK Detect Interrupt Enable"
              },
              "ALIE": {
                "bit": 11,
                "description": "Arbitration Lost Interrupt Enable"
              },
              "FEIE": {
                "bit": 12,
                "description": "FIFO Error Interrupt Enable"
              },
              "PLTIE": {
                "bit": 13,
                "description": "Pin Low Timeout Interrupt Enable"
              },
              "DMIE": {
                "bit": 14,
                "description": "Data Match Interrupt Enable"
              }
            },
            "MDER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              }
            },
            "MCFGR0": {
              "HREN": {
                "bit": 0,
                "description": "Host Request Enable"
              },
              "HRPOL": {
                "bit": 1,
                "description": "Host Request Polarity"
              },
              "HRSEL": {
                "bit": 2,
                "description": "Host Request Select"
              },
              "CIRFIFO": {
                "bit": 8,
                "description": "Circular FIFO Enable"
              },
              "RDMO": {
                "bit": 9,
                "description": "Receive Data Match Only"
              }
            },
            "MCFGR1": {
              "PRESCALE": {
                "bit": 0,
                "description": "Prescaler",
                "width": 3
              },
              "AUTOSTOP": {
                "bit": 8,
                "description": "Automatic STOP Generation"
              },
              "IGNACK": {
                "bit": 9,
                "description": "When set, the received NACK field is ignored and assumed to be ACK"
              },
              "TIMECFG": {
                "bit": 10,
                "description": "Timeout Configuration"
              },
              "MATCFG": {
                "bit": 16,
                "description": "Match Configuration",
                "width": 3
              },
              "PINCFG": {
                "bit": 24,
                "description": "Pin Configuration",
                "width": 3
              }
            },
            "MCFGR2": {
              "BUSIDLE": {
                "bit": 0,
                "description": "Bus Idle Timeout",
                "width": 12
              },
              "FILTSCL": {
                "bit": 16,
                "description": "Glitch Filter SCL",
                "width": 4
              },
              "FILTSDA": {
                "bit": 24,
                "description": "Glitch Filter SDA",
                "width": 4
              }
            },
            "MCFGR3": {
              "PINLOW": {
                "bit": 8,
                "description": "Pin Low Timeout",
                "width": 12
              }
            },
            "MDMR": {
              "MATCH0": {
                "bit": 0,
                "description": "Match 0 Value",
                "width": 8
              },
              "MATCH1": {
                "bit": 16,
                "description": "Match 1 Value",
                "width": 8
              }
            },
            "MCCR0": {
              "CLKLO": {
                "bit": 0,
                "description": "Clock Low Period",
                "width": 6
              },
              "CLKHI": {
                "bit": 8,
                "description": "Clock High Period",
                "width": 6
              },
              "SETHOLD": {
                "bit": 16,
                "description": "Setup Hold Delay",
                "width": 6
              },
              "DATAVD": {
                "bit": 24,
                "description": "Data Valid Delay",
                "width": 6
              }
            },
            "MCCR1": {
              "CLKLO": {
                "bit": 0,
                "description": "Clock Low Period",
                "width": 6
              },
              "CLKHI": {
                "bit": 8,
                "description": "Clock High Period",
                "width": 6
              },
              "SETHOLD": {
                "bit": 16,
                "description": "Setup Hold Delay",
                "width": 6
              },
              "DATAVD": {
                "bit": 24,
                "description": "Data Valid Delay",
                "width": 6
              }
            },
            "MFCR": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit FIFO Watermark",
                "width": 8
              },
              "RXWATER": {
                "bit": 16,
                "description": "Receive FIFO Watermark",
                "width": 8
              }
            },
            "MFSR": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit FIFO Count",
                "width": 8
              },
              "RXCOUNT": {
                "bit": 16,
                "description": "Receive FIFO Count",
                "width": 8
              }
            },
            "MTDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 8
              },
              "CMD": {
                "bit": 8,
                "description": "Command Data",
                "width": 3
              }
            },
            "MRDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 8
              },
              "RXEMPTY": {
                "bit": 14,
                "description": "RX Empty"
              }
            },
            "SCR": {
              "SEN": {
                "bit": 0,
                "description": "Slave Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "FILTEN": {
                "bit": 4,
                "description": "Filter Enable"
              },
              "FILTDZ": {
                "bit": 5,
                "description": "Filter Doze Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "SSR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "AVF": {
                "bit": 2,
                "description": "Address Valid Flag"
              },
              "TAF": {
                "bit": 3,
                "description": "Transmit ACK Flag"
              },
              "RSF": {
                "bit": 8,
                "description": "Repeated Start Flag"
              },
              "SDF": {
                "bit": 9,
                "description": "STOP Detect Flag"
              },
              "BEF": {
                "bit": 10,
                "description": "Bit Error Flag"
              },
              "FEF": {
                "bit": 11,
                "description": "FIFO Error Flag"
              },
              "AM0F": {
                "bit": 12,
                "description": "Address Match 0 Flag"
              },
              "AM1F": {
                "bit": 13,
                "description": "Address Match 1 Flag"
              },
              "GCF": {
                "bit": 14,
                "description": "General Call Flag"
              },
              "SARF": {
                "bit": 15,
                "description": "SMBus Alert Response Flag"
              },
              "SBF": {
                "bit": 24,
                "description": "Slave Busy Flag"
              },
              "BBF": {
                "bit": 25,
                "description": "Bus Busy Flag"
              }
            },
            "SIER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "AVIE": {
                "bit": 2,
                "description": "Address Valid Interrupt Enable"
              },
              "TAIE": {
                "bit": 3,
                "description": "Transmit ACK Interrupt Enable"
              },
              "RSIE": {
                "bit": 8,
                "description": "Repeated Start Interrupt Enable"
              },
              "SDIE": {
                "bit": 9,
                "description": "STOP Detect Interrupt Enable"
              },
              "BEIE": {
                "bit": 10,
                "description": "Bit Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 11,
                "description": "FIFO Error Interrupt Enable"
              },
              "AM0IE": {
                "bit": 12,
                "description": "Address Match 0 Interrupt Enable"
              },
              "AM1F": {
                "bit": 13,
                "description": "Address Match 1 Interrupt Enable"
              },
              "GCIE": {
                "bit": 14,
                "description": "General Call Interrupt Enable"
              },
              "SARIE": {
                "bit": 15,
                "description": "SMBus Alert Response Interrupt Enable"
              }
            },
            "SDER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              },
              "AVDE": {
                "bit": 2,
                "description": "Address Valid DMA Enable"
              }
            },
            "SCFGR1": {
              "ADRSTALL": {
                "bit": 0,
                "description": "Address SCL Stall"
              },
              "RXSTALL": {
                "bit": 1,
                "description": "RX SCL Stall"
              },
              "TXDSTALL": {
                "bit": 2,
                "description": "TX Data SCL Stall"
              },
              "ACKSTALL": {
                "bit": 3,
                "description": "ACK SCL Stall"
              },
              "GCEN": {
                "bit": 8,
                "description": "General Call Enable"
              },
              "SAEN": {
                "bit": 9,
                "description": "SMBus Alert Enable"
              },
              "TXCFG": {
                "bit": 10,
                "description": "Transmit Flag Configuration"
              },
              "RXCFG": {
                "bit": 11,
                "description": "Receive Data Configuration"
              },
              "IGNACK": {
                "bit": 12,
                "description": "Ignore NACK"
              },
              "HSMEN": {
                "bit": 13,
                "description": "High Speed Mode Enable"
              },
              "ADDRCFG": {
                "bit": 16,
                "description": "Address Configuration",
                "width": 3
              }
            },
            "SCFGR2": {
              "CLKHOLD": {
                "bit": 0,
                "description": "Clock Hold Time",
                "width": 4
              },
              "DATAVD": {
                "bit": 8,
                "description": "Data Valid Delay",
                "width": 6
              },
              "FILTSCL": {
                "bit": 16,
                "description": "Glitch Filter SCL",
                "width": 4
              },
              "FILTSDA": {
                "bit": 24,
                "description": "Glitch Filter SDA",
                "width": 4
              }
            },
            "SAMR": {
              "ADDR0": {
                "bit": 1,
                "description": "Address 0 Value",
                "width": 10
              },
              "ADDR1": {
                "bit": 17,
                "description": "Address 1 Value",
                "width": 10
              }
            },
            "SASR": {
              "RADDR": {
                "bit": 0,
                "description": "Received Address",
                "width": 11
              },
              "ANV": {
                "bit": 14,
                "description": "Address Not Valid"
              }
            },
            "STAR": {
              "TXNACK": {
                "bit": 0,
                "description": "Transmit NACK"
              }
            },
            "STDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 8
              }
            },
            "SRDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 8
              },
              "RXEMPTY": {
                "bit": 14,
                "description": "RX Empty"
              },
              "SOF": {
                "bit": 15,
                "description": "Start Of Frame"
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LPUART0",
              "base": "0x400C4000",
              "irq": 12
            },
            {
              "name": "LPUART1",
              "base": "0x400C5000",
              "irq": 13
            },
            {
              "name": "LPUART2",
              "base": "0x40046000",
              "irq": 37
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "GLOBAL": {
              "offset": "0x08",
              "size": 32,
              "description": "LPUART Global Register"
            },
            "PINCFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "LPUART Pin Configuration Register"
            },
            "BAUD": {
              "offset": "0x10",
              "size": 32,
              "description": "LPUART Baud Rate Register"
            },
            "STAT": {
              "offset": "0x14",
              "size": 32,
              "description": "LPUART Status Register"
            },
            "CTRL": {
              "offset": "0x18",
              "size": 32,
              "description": "LPUART Control Register"
            },
            "DATA": {
              "offset": "0x1C",
              "size": 32,
              "description": "LPUART Data Register"
            },
            "MATCH": {
              "offset": "0x20",
              "size": 32,
              "description": "LPUART Match Address Register"
            },
            "MODIR": {
              "offset": "0x24",
              "size": 32,
              "description": "LPUART Modem IrDA Register"
            },
            "FIFO": {
              "offset": "0x28",
              "size": 32,
              "description": "LPUART FIFO Register"
            },
            "WATER": {
              "offset": "0x2C",
              "size": 32,
              "description": "LPUART Watermark Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Identification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "TXFIFO": {
                "bit": 0,
                "description": "Transmit FIFO Size",
                "width": 8
              },
              "RXFIFO": {
                "bit": 8,
                "description": "Receive FIFO Size",
                "width": 8
              }
            },
            "GLOBAL": {
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              }
            },
            "PINCFG": {
              "TRGSEL": {
                "bit": 0,
                "description": "Trigger Select",
                "width": 2
              }
            },
            "BAUD": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor.",
                "width": 13
              },
              "SBNS": {
                "bit": 13,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 14,
                "description": "RX Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 15,
                "description": "LIN Break Detect Interrupt Enable"
              },
              "RESYNCDIS": {
                "bit": 16,
                "description": "Resynchronization Disable"
              },
              "BOTHEDGE": {
                "bit": 17,
                "description": "Both Edge Sampling"
              },
              "MATCFG": {
                "bit": 18,
                "description": "Match Configuration",
                "width": 2
              },
              "RDMAE": {
                "bit": 21,
                "description": "Receiver Full DMA Enable"
              },
              "TDMAE": {
                "bit": 23,
                "description": "Transmitter DMA Enable"
              },
              "OSR": {
                "bit": 24,
                "description": "Oversampling Ratio",
                "width": 5
              },
              "M10": {
                "bit": 29,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 30,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 31,
                "description": "Match Address Mode Enable 1"
              }
            },
            "STAT": {
              "MA2F": {
                "bit": 14,
                "description": "Match 2 Flag"
              },
              "MA1F": {
                "bit": 15,
                "description": "Match 1 Flag"
              },
              "PF": {
                "bit": 16,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 17,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 18,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 19,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 20,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 21,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 22,
                "description": "Transmission Complete Flag"
              },
              "TDRE": {
                "bit": 23,
                "description": "Transmit Data Register Empty Flag"
              },
              "RAF": {
                "bit": 24,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 25,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 26,
                "description": "Break Character Generation Length"
              },
              "RWUID": {
                "bit": 27,
                "description": "Receive Wake Up Idle Detect"
              },
              "RXINV": {
                "bit": 28,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 29,
                "description": "MSB First"
              },
              "RXEDGIF": {
                "bit": 30,
                "description": "LPUART_RX Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 31,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "CTRL": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-Bit or 8-Bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "DOZEEN": {
                "bit": 6,
                "description": "Doze Enable"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              },
              "IDLECFG": {
                "bit": 8,
                "description": "Idle Configuration",
                "width": 3
              },
              "MA2IE": {
                "bit": 14,
                "description": "Match 2 Interrupt Enable"
              },
              "MA1IE": {
                "bit": 15,
                "description": "Match 1 Interrupt Enable"
              },
              "SBK": {
                "bit": 16,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 17,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 18,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 19,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 20,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 21,
                "description": "Receiver Interrupt Enable"
              },
              "TCIE": {
                "bit": 22,
                "description": "Transmission Complete Interrupt Enable for"
              },
              "TIE": {
                "bit": 23,
                "description": "Transmit Interrupt Enable"
              },
              "PEIE": {
                "bit": 24,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 25,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 26,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 27,
                "description": "Overrun Interrupt Enable"
              },
              "TXINV": {
                "bit": 28,
                "description": "Transmit Data Inversion"
              },
              "TXDIR": {
                "bit": 29,
                "description": "LPUART_TX Pin Direction in Single-Wire Mode"
              },
              "R9T8": {
                "bit": 30,
                "description": "Receive Bit 9 / Transmit Bit 8"
              },
              "R8T9": {
                "bit": 31,
                "description": "Receive Bit 8 / Transmit Bit 9"
              }
            },
            "DATA": {
              "R0T0": {
                "bit": 0,
                "description": "Read receive data buffer 0 or write transmit data buffer 0."
              },
              "R1T1": {
                "bit": 1,
                "description": "Read receive data buffer 1 or write transmit data buffer 1."
              },
              "R2T2": {
                "bit": 2,
                "description": "Read receive data buffer 2 or write transmit data buffer 2."
              },
              "R3T3": {
                "bit": 3,
                "description": "Read receive data buffer 3 or write transmit data buffer 3."
              },
              "R4T4": {
                "bit": 4,
                "description": "Read receive data buffer 4 or write transmit data buffer 4."
              },
              "R5T5": {
                "bit": 5,
                "description": "Read receive data buffer 5 or write transmit data buffer 5."
              },
              "R6T6": {
                "bit": 6,
                "description": "Read receive data buffer 6 or write transmit data buffer 6."
              },
              "R7T7": {
                "bit": 7,
                "description": "Read receive data buffer 7 or write transmit data buffer 7."
              },
              "R8T8": {
                "bit": 8,
                "description": "Read receive data buffer 8 or write transmit data buffer 8."
              },
              "R9T9": {
                "bit": 9,
                "description": "Read receive data buffer 9 or write transmit data buffer 9."
              },
              "IDLINE": {
                "bit": 11,
                "description": "Idle Line"
              },
              "RXEMPT": {
                "bit": 12,
                "description": "Receive Buffer Empty"
              },
              "FRETSC": {
                "bit": 13,
                "description": "Frame Error / Transmit Special Character"
              },
              "PARITYE": {
                "bit": 14,
                "description": "The current received dataword contained in DATA[R9:R0] was received with a parity error."
              },
              "NOISY": {
                "bit": 15,
                "description": "The current received dataword contained in DATA[R9:R0] was received with noise."
              }
            },
            "MATCH": {
              "MA1": {
                "bit": 0,
                "description": "Match Address 1",
                "width": 10
              },
              "MA2": {
                "bit": 16,
                "description": "Match Address 2",
                "width": 10
              }
            },
            "MODIR": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              },
              "TXCTSC": {
                "bit": 4,
                "description": "Transmit CTS Configuration"
              },
              "TXCTSSRC": {
                "bit": 5,
                "description": "Transmit CTS Source"
              },
              "RTSWATER": {
                "bit": 8,
                "description": "Receive RTS Configuration",
                "width": 8
              },
              "TNP": {
                "bit": 16,
                "description": "Transmitter narrow pulse",
                "width": 2
              },
              "IREN": {
                "bit": 18,
                "description": "Infrared enable"
              }
            },
            "FIFO": {
              "RXFIFOSIZE": {
                "bit": 0,
                "description": "Receive FIFO. Buffer Depth",
                "width": 3
              },
              "RXFE": {
                "bit": 3,
                "description": "Receive FIFO Enable"
              },
              "TXFIFOSIZE": {
                "bit": 4,
                "description": "Transmit FIFO. Buffer Depth",
                "width": 3
              },
              "TXFE": {
                "bit": 7,
                "description": "Transmit FIFO Enable"
              },
              "RXUFE": {
                "bit": 8,
                "description": "Receive FIFO Underflow Interrupt Enable"
              },
              "TXOFE": {
                "bit": 9,
                "description": "Transmit FIFO Overflow Interrupt Enable"
              },
              "RXIDEN": {
                "bit": 10,
                "description": "Receiver Idle Empty Enable",
                "width": 3
              },
              "RXFLUSH": {
                "bit": 14,
                "description": "Receive FIFO/Buffer Flush"
              },
              "TXFLUSH": {
                "bit": 15,
                "description": "Transmit FIFO/Buffer Flush"
              },
              "RXUF": {
                "bit": 16,
                "description": "Receiver Buffer Underflow Flag"
              },
              "TXOF": {
                "bit": 17,
                "description": "Transmitter Buffer Overflow Flag"
              },
              "RXEMPT": {
                "bit": 22,
                "description": "Receive Buffer/FIFO Empty"
              },
              "TXEMPT": {
                "bit": 23,
                "description": "Transmit Buffer/FIFO Empty"
              }
            },
            "WATER": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit Watermark",
                "width": 8
              },
              "TXCOUNT": {
                "bit": 8,
                "description": "Transmit Counter",
                "width": 8
              },
              "RXWATER": {
                "bit": 16,
                "description": "Receive Watermark",
                "width": 8
              },
              "RXCOUNT": {
                "bit": 24,
                "description": "Receive Counter",
                "width": 8
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S0",
              "base": "0x4004C000",
              "irq": 23
            }
          ],
          "registers": {
            "TCSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SAI Transmit Control Register"
            },
            "TCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SAI Transmit Configuration 1 Register"
            },
            "TCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "SAI Transmit Configuration 2 Register"
            },
            "TCR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "SAI Transmit Configuration 3 Register"
            },
            "TCR4": {
              "offset": "0x10",
              "size": 32,
              "description": "SAI Transmit Configuration 4 Register"
            },
            "TCR5": {
              "offset": "0x14",
              "size": 32,
              "description": "SAI Transmit Configuration 5 Register"
            },
            "TDR": {
              "offset": "0x20",
              "size": 32,
              "description": "SAI Transmit Data Register"
            },
            "TFR": {
              "offset": "0x40",
              "size": 32,
              "description": "SAI Transmit FIFO Register"
            },
            "TMR": {
              "offset": "0x60",
              "size": 32,
              "description": "SAI Transmit Mask Register"
            },
            "RCSR": {
              "offset": "0x80",
              "size": 32,
              "description": "SAI Receive Control Register"
            },
            "RCR1": {
              "offset": "0x84",
              "size": 32,
              "description": "SAI Receive Configuration 1 Register"
            },
            "RCR2": {
              "offset": "0x88",
              "size": 32,
              "description": "SAI Receive Configuration 2 Register"
            },
            "RCR3": {
              "offset": "0x8C",
              "size": 32,
              "description": "SAI Receive Configuration 3 Register"
            },
            "RCR4": {
              "offset": "0x90",
              "size": 32,
              "description": "SAI Receive Configuration 4 Register"
            },
            "RCR5": {
              "offset": "0x94",
              "size": 32,
              "description": "SAI Receive Configuration 5 Register"
            },
            "RDR": {
              "offset": "0xA0",
              "size": 32,
              "description": "SAI Receive Data Register"
            },
            "RFR": {
              "offset": "0xC0",
              "size": 32,
              "description": "SAI Receive FIFO Register"
            },
            "RMR": {
              "offset": "0xE0",
              "size": 32,
              "description": "SAI Receive Mask Register"
            }
          },
          "bits": {
            "TCSR": {
              "FRDE": {
                "bit": 0,
                "description": "FIFO Request DMA Enable"
              },
              "FWDE": {
                "bit": 1,
                "description": "FIFO Warning DMA Enable"
              },
              "FRIE": {
                "bit": 8,
                "description": "FIFO Request Interrupt Enable"
              },
              "FWIE": {
                "bit": 9,
                "description": "FIFO Warning Interrupt Enable"
              },
              "FEIE": {
                "bit": 10,
                "description": "FIFO Error Interrupt Enable"
              },
              "SEIE": {
                "bit": 11,
                "description": "Sync Error Interrupt Enable"
              },
              "WSIE": {
                "bit": 12,
                "description": "Word Start Interrupt Enable"
              },
              "FRF": {
                "bit": 16,
                "description": "FIFO Request Flag"
              },
              "FWF": {
                "bit": 17,
                "description": "FIFO Warning Flag"
              },
              "FEF": {
                "bit": 18,
                "description": "FIFO Error Flag"
              },
              "SEF": {
                "bit": 19,
                "description": "Sync Error Flag"
              },
              "WSF": {
                "bit": 20,
                "description": "Word Start Flag"
              },
              "SR": {
                "bit": 24,
                "description": "Software Reset"
              },
              "FR": {
                "bit": 25,
                "description": "FIFO Reset"
              },
              "BCE": {
                "bit": 28,
                "description": "Bit Clock Enable"
              },
              "DBGE": {
                "bit": 29,
                "description": "Debug Enable"
              },
              "STOPE": {
                "bit": 30,
                "description": "Stop Enable"
              },
              "TE": {
                "bit": 31,
                "description": "Transmitter Enable"
              }
            },
            "TCR1": {
              "TFW": {
                "bit": 0,
                "description": "Transmit FIFO Watermark",
                "width": 2
              }
            },
            "TCR2": {
              "DIV": {
                "bit": 0,
                "description": "Bit Clock Divide",
                "width": 8
              },
              "BCD": {
                "bit": 24,
                "description": "Bit Clock Direction"
              },
              "BCP": {
                "bit": 25,
                "description": "Bit Clock Polarity"
              },
              "MSEL": {
                "bit": 26,
                "description": "MCLK Select",
                "width": 2
              },
              "BCI": {
                "bit": 28,
                "description": "Bit Clock Input"
              },
              "BCS": {
                "bit": 29,
                "description": "Bit Clock Swap"
              },
              "SYNC": {
                "bit": 30,
                "description": "Synchronous Mode",
                "width": 2
              }
            },
            "TCR3": {
              "WDFL": {
                "bit": 0,
                "description": "Word Flag Configuration",
                "width": 4
              },
              "TCE": {
                "bit": 16,
                "description": "Transmit Channel Enable"
              }
            },
            "TCR4": {
              "FSD": {
                "bit": 0,
                "description": "Frame Sync Direction"
              },
              "FSP": {
                "bit": 1,
                "description": "Frame Sync Polarity"
              },
              "ONDEM": {
                "bit": 2,
                "description": "On Demand Mode"
              },
              "FSE": {
                "bit": 3,
                "description": "Frame Sync Early"
              },
              "MF": {
                "bit": 4,
                "description": "MSB First"
              },
              "SYWD": {
                "bit": 8,
                "description": "Sync Width",
                "width": 5
              },
              "FRSZ": {
                "bit": 16,
                "description": "Frame size",
                "width": 4
              },
              "FPACK": {
                "bit": 24,
                "description": "FIFO Packing Mode",
                "width": 2
              },
              "FCONT": {
                "bit": 28,
                "description": "FIFO Continue on Error"
              }
            },
            "TCR5": {
              "FBT": {
                "bit": 8,
                "description": "First Bit Shifted",
                "width": 5
              },
              "W0W": {
                "bit": 16,
                "description": "Word 0 Width",
                "width": 5
              },
              "WNW": {
                "bit": 24,
                "description": "Word N Width",
                "width": 5
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Transmit Data Register",
                "width": 32
              }
            },
            "TFR": {
              "RFP": {
                "bit": 0,
                "description": "Read FIFO Pointer",
                "width": 3
              },
              "WFP": {
                "bit": 16,
                "description": "Write FIFO Pointer",
                "width": 3
              }
            },
            "TMR": {
              "TWM": {
                "bit": 0,
                "description": "Transmit Word Mask",
                "width": 16
              }
            },
            "RCSR": {
              "FRDE": {
                "bit": 0,
                "description": "FIFO Request DMA Enable"
              },
              "FWDE": {
                "bit": 1,
                "description": "FIFO Warning DMA Enable"
              },
              "FRIE": {
                "bit": 8,
                "description": "FIFO Request Interrupt Enable"
              },
              "FWIE": {
                "bit": 9,
                "description": "FIFO Warning Interrupt Enable"
              },
              "FEIE": {
                "bit": 10,
                "description": "FIFO Error Interrupt Enable"
              },
              "SEIE": {
                "bit": 11,
                "description": "Sync Error Interrupt Enable"
              },
              "WSIE": {
                "bit": 12,
                "description": "Word Start Interrupt Enable"
              },
              "FRF": {
                "bit": 16,
                "description": "FIFO Request Flag"
              },
              "FWF": {
                "bit": 17,
                "description": "FIFO Warning Flag"
              },
              "FEF": {
                "bit": 18,
                "description": "FIFO Error Flag"
              },
              "SEF": {
                "bit": 19,
                "description": "Sync Error Flag"
              },
              "WSF": {
                "bit": 20,
                "description": "Word Start Flag"
              },
              "SR": {
                "bit": 24,
                "description": "Software Reset"
              },
              "FR": {
                "bit": 25,
                "description": "FIFO Reset"
              },
              "BCE": {
                "bit": 28,
                "description": "Bit Clock Enable"
              },
              "DBGE": {
                "bit": 29,
                "description": "Debug Enable"
              },
              "STOPE": {
                "bit": 30,
                "description": "Stop Enable"
              },
              "RE": {
                "bit": 31,
                "description": "Receiver Enable"
              }
            },
            "RCR1": {
              "RFW": {
                "bit": 0,
                "description": "Receive FIFO Watermark",
                "width": 2
              }
            },
            "RCR2": {
              "DIV": {
                "bit": 0,
                "description": "Bit Clock Divide",
                "width": 8
              },
              "BCD": {
                "bit": 24,
                "description": "Bit Clock Direction"
              },
              "BCP": {
                "bit": 25,
                "description": "Bit Clock Polarity"
              },
              "MSEL": {
                "bit": 26,
                "description": "MCLK Select",
                "width": 2
              },
              "BCI": {
                "bit": 28,
                "description": "Bit Clock Input"
              },
              "BCS": {
                "bit": 29,
                "description": "Bit Clock Swap"
              },
              "SYNC": {
                "bit": 30,
                "description": "Synchronous Mode",
                "width": 2
              }
            },
            "RCR3": {
              "WDFL": {
                "bit": 0,
                "description": "Word Flag Configuration",
                "width": 4
              },
              "RCE": {
                "bit": 16,
                "description": "Receive Channel Enable"
              }
            },
            "RCR4": {
              "FSD": {
                "bit": 0,
                "description": "Frame Sync Direction"
              },
              "FSP": {
                "bit": 1,
                "description": "Frame Sync Polarity"
              },
              "ONDEM": {
                "bit": 2,
                "description": "On Demand Mode"
              },
              "FSE": {
                "bit": 3,
                "description": "Frame Sync Early"
              },
              "MF": {
                "bit": 4,
                "description": "MSB First"
              },
              "SYWD": {
                "bit": 8,
                "description": "Sync Width",
                "width": 5
              },
              "FRSZ": {
                "bit": 16,
                "description": "Frame Size",
                "width": 4
              },
              "FPACK": {
                "bit": 24,
                "description": "FIFO Packing Mode",
                "width": 2
              },
              "FCONT": {
                "bit": 28,
                "description": "FIFO Continue on Error"
              }
            },
            "RCR5": {
              "FBT": {
                "bit": 8,
                "description": "First Bit Shifted",
                "width": 5
              },
              "W0W": {
                "bit": 16,
                "description": "Word 0 Width",
                "width": 5
              },
              "WNW": {
                "bit": 24,
                "description": "Word N Width",
                "width": 5
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "Receive Data Register",
                "width": 32
              }
            },
            "RFR": {
              "RFP": {
                "bit": 0,
                "description": "Read FIFO Pointer",
                "width": 3
              },
              "WFP": {
                "bit": 16,
                "description": "Write FIFO Pointer",
                "width": 3
              }
            },
            "RMR": {
              "RWM": {
                "bit": 0,
                "description": "Receive Word Mask",
                "width": 16
              }
            }
          }
        },
        "EMVSIM0": {
          "instances": [
            {
              "name": "EMVSIM0",
              "base": "0x4004E000",
              "irq": 38
            }
          ],
          "registers": {
            "VER_ID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CLKCFG": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock Configuration Register"
            },
            "DIVISOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Baud Rate Divisor Register"
            },
            "CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "INT_MASK": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "RX_THD": {
              "offset": "0x18",
              "size": 32,
              "description": "Receiver Threshold Register"
            },
            "TX_THD": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmitter Threshold Register"
            },
            "RX_STATUS": {
              "offset": "0x20",
              "size": 32,
              "description": "Receive Status Register"
            },
            "TX_STATUS": {
              "offset": "0x24",
              "size": 32,
              "description": "Transmitter Status Register"
            },
            "PCSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Port Control and Status Register"
            },
            "RX_BUF": {
              "offset": "0x2C",
              "size": 32,
              "description": "Receive Data Read Buffer"
            },
            "TX_BUF": {
              "offset": "0x30",
              "size": 32,
              "description": "Transmit Data Buffer"
            },
            "TX_GETU": {
              "offset": "0x34",
              "size": 32,
              "description": "Transmitter Guard ETU Value Register"
            },
            "CWT_VAL": {
              "offset": "0x38",
              "size": 32,
              "description": "Character Wait Time Value Register"
            },
            "BWT_VAL": {
              "offset": "0x3C",
              "size": 32,
              "description": "Block Wait Time Value Register"
            },
            "BGT_VAL": {
              "offset": "0x40",
              "size": 32,
              "description": "Block Guard Time Value Register"
            },
            "GPCNT0_VAL": {
              "offset": "0x44",
              "size": 32,
              "description": "General Purpose Counter 0 Timeout Value Register"
            },
            "GPCNT1_VAL": {
              "offset": "0x48",
              "size": 32,
              "description": "General Purpose Counter 1 Timeout Value"
            }
          },
          "bits": {
            "VER_ID": {
              "VER": {
                "bit": 0,
                "description": "Version ID of the module",
                "width": 32
              }
            },
            "PARAM": {
              "RX_FIFO_DEPTH": {
                "bit": 0,
                "description": "Receive FIFO Depth",
                "width": 8
              },
              "TX_FIFO_DEPTH": {
                "bit": 8,
                "description": "Transmit FIFO Depth",
                "width": 8
              }
            },
            "CLKCFG": {
              "CLK_PRSC": {
                "bit": 0,
                "description": "Clock Prescaler Value",
                "width": 8
              },
              "GPCNT1_CLK_SEL": {
                "bit": 8,
                "description": "General Purpose Counter 1 Clock Select",
                "width": 2
              },
              "GPCNT0_CLK_SEL": {
                "bit": 10,
                "description": "General Purpose Counter 0 Clock Select",
                "width": 2
              }
            },
            "DIVISOR": {
              "DIVISOR_VALUE": {
                "bit": 0,
                "description": "Divisor (F/D) Value",
                "width": 9
              }
            },
            "CTRL": {
              "IC": {
                "bit": 0,
                "description": "Inverse Convention"
              },
              "ICM": {
                "bit": 1,
                "description": "Initial Character Mode"
              },
              "ANACK": {
                "bit": 2,
                "description": "Auto NACK Enable"
              },
              "ONACK": {
                "bit": 3,
                "description": "Overrun NACK Enable"
              },
              "FLSH_RX": {
                "bit": 8,
                "description": "Flush Receiver Bit"
              },
              "FLSH_TX": {
                "bit": 9,
                "description": "Flush Transmitter Bit"
              },
              "SW_RST": {
                "bit": 10,
                "description": "Software Reset Bit"
              },
              "KILL_CLOCKS": {
                "bit": 11,
                "description": "Kill all internal clocks"
              },
              "DOZE_EN": {
                "bit": 12,
                "description": "Doze Enable"
              },
              "STOP_EN": {
                "bit": 13,
                "description": "STOP Enable"
              },
              "RCV_EN": {
                "bit": 16,
                "description": "Receiver Enable"
              },
              "XMT_EN": {
                "bit": 17,
                "description": "Transmitter Enable"
              },
              "RCVR_11": {
                "bit": 18,
                "description": "Receiver 11 ETU Mode Enable"
              },
              "RX_DMA_EN": {
                "bit": 19,
                "description": "Receive DMA Enable"
              },
              "TX_DMA_EN": {
                "bit": 20,
                "description": "Transmit DMA Enable"
              },
              "INV_CRC_VAL": {
                "bit": 24,
                "description": "Invert bits in the CRC Output Value"
              },
              "CRC_OUT_FLIP": {
                "bit": 25,
                "description": "CRC Output Value Bit Reversal or Flip"
              },
              "CRC_IN_FLIP": {
                "bit": 26,
                "description": "CRC Input Byte's Bit Reversal or Flip Control"
              },
              "CWT_EN": {
                "bit": 27,
                "description": "Character Wait Time Counter Enable"
              },
              "LRC_EN": {
                "bit": 28,
                "description": "LRC Enable"
              },
              "CRC_EN": {
                "bit": 29,
                "description": "CRC Enable"
              },
              "XMT_CRC_LRC": {
                "bit": 30,
                "description": "Transmit CRC or LRC Enable"
              },
              "BWT_EN": {
                "bit": 31,
                "description": "Block Wait Time Counter Enable"
              }
            },
            "INT_MASK": {
              "RDT_IM": {
                "bit": 0,
                "description": "Receive Data Threshold Interrupt Mask"
              },
              "TC_IM": {
                "bit": 1,
                "description": "Transmit Complete Interrupt Mask"
              },
              "RFO_IM": {
                "bit": 2,
                "description": "Receive FIFO Overflow Interrupt Mask"
              },
              "ETC_IM": {
                "bit": 3,
                "description": "Early Transmit Complete Interrupt Mask"
              },
              "TFE_IM": {
                "bit": 4,
                "description": "Transmit FIFO Empty Interrupt Mask"
              },
              "TNACK_IM": {
                "bit": 5,
                "description": "Transmit NACK Threshold Interrupt Mask"
              },
              "TFF_IM": {
                "bit": 6,
                "description": "Transmit FIFO Full Interrupt Mask"
              },
              "TDT_IM": {
                "bit": 7,
                "description": "Transmit Data Threshold Interrupt Mask"
              },
              "GPCNT0_IM": {
                "bit": 8,
                "description": "General Purpose Timer 0 Timeout Interrupt Mask"
              },
              "CWT_ERR_IM": {
                "bit": 9,
                "description": "Character Wait Time Error Interrupt Mask"
              },
              "RNACK_IM": {
                "bit": 10,
                "description": "Receiver NACK Threshold Interrupt Mask"
              },
              "BWT_ERR_IM": {
                "bit": 11,
                "description": "Block Wait Time Error Interrupt Mask"
              },
              "BGT_ERR_IM": {
                "bit": 12,
                "description": "Block Guard Time Error Interrupt"
              },
              "GPCNT1_IM": {
                "bit": 13,
                "description": "General Purpose Counter 1 Timeout Interrupt Mask"
              },
              "RX_DATA_IM": {
                "bit": 14,
                "description": "Receive Data Interrupt Mask"
              },
              "PEF_IM": {
                "bit": 15,
                "description": "Parity Error Interrupt Mask"
              }
            },
            "RX_THD": {
              "RDT": {
                "bit": 0,
                "description": "Receiver Data Threshold Value",
                "width": 4
              },
              "RNCK_THD": {
                "bit": 8,
                "description": "Receiver NACK Threshold Value",
                "width": 4
              }
            },
            "TX_THD": {
              "TDT": {
                "bit": 0,
                "description": "Transmitter Data Threshold Value",
                "width": 4
              },
              "TNCK_THD": {
                "bit": 8,
                "description": "Transmitter NACK Threshold Value",
                "width": 4
              }
            },
            "RX_STATUS": {
              "RFO": {
                "bit": 0,
                "description": "Receive FIFO Overflow Flag"
              },
              "RX_DATA": {
                "bit": 4,
                "description": "Receive Data Interrupt Flag"
              },
              "RDTF": {
                "bit": 5,
                "description": "Receive Data Threshold Interrupt Flag"
              },
              "LRC_OK": {
                "bit": 6,
                "description": "LRC Check OK Flag"
              },
              "CRC_OK": {
                "bit": 7,
                "description": "CRC Check OK Flag"
              },
              "CWT_ERR": {
                "bit": 8,
                "description": "Character Wait Time Error Flag"
              },
              "RTE": {
                "bit": 9,
                "description": "Received NACK Threshold Error Flag"
              },
              "BWT_ERR": {
                "bit": 10,
                "description": "Block Wait Time Error Flag"
              },
              "BGT_ERR": {
                "bit": 11,
                "description": "Block Guard Time Error Flag"
              },
              "PEF": {
                "bit": 12,
                "description": "Parity Error Flag"
              },
              "FEF": {
                "bit": 13,
                "description": "Frame Error Flag"
              },
              "RX_WPTR": {
                "bit": 16,
                "description": "Receive FIFO Write Pointer Value",
                "width": 2
              },
              "RX_CNT": {
                "bit": 22,
                "description": "Receive FIFO Byte Count",
                "width": 3
              }
            },
            "TX_STATUS": {
              "TNTE": {
                "bit": 0,
                "description": "Transmit NACK Threshold Error Flag"
              },
              "TFE": {
                "bit": 3,
                "description": "Transmit FIFO Empty Flag"
              },
              "ETCF": {
                "bit": 4,
                "description": "Early Transmit Complete Flag"
              },
              "TCF": {
                "bit": 5,
                "description": "Transmit Complete Flag"
              },
              "TFF": {
                "bit": 6,
                "description": "Transmit FIFO Full Flag"
              },
              "TDTF": {
                "bit": 7,
                "description": "Transmit Data Threshold Flag"
              },
              "GPCNT0_TO": {
                "bit": 8,
                "description": "General Purpose Counter 0 Timeout Flag"
              },
              "GPCNT1_TO": {
                "bit": 9,
                "description": "General Purpose Counter 1 Timeout Flag"
              },
              "TX_RPTR": {
                "bit": 16,
                "description": "Transmit FIFO Read Pointer",
                "width": 2
              },
              "TX_CNT": {
                "bit": 22,
                "description": "Transmit FIFO Byte Count",
                "width": 3
              }
            },
            "PCSR": {
              "SAPD": {
                "bit": 0,
                "description": "Auto Power Down Enable"
              },
              "SVCC_EN": {
                "bit": 1,
                "description": "Vcc Enable for Smart Card"
              },
              "VCCENP": {
                "bit": 2,
                "description": "VCC Enable Polarity Control"
              },
              "SRST": {
                "bit": 3,
                "description": "Reset to Smart Card"
              },
              "SCEN": {
                "bit": 4,
                "description": "Clock Enable for Smart Card"
              },
              "SCSP": {
                "bit": 5,
                "description": "Smart Card Clock Stop Polarity"
              },
              "SPD": {
                "bit": 7,
                "description": "Auto Power Down Control"
              },
              "SPDIM": {
                "bit": 24,
                "description": "Smart Card Presence Detect Interrupt Mask"
              },
              "SPDIF": {
                "bit": 25,
                "description": "Smart Card Presence Detect Interrupt Flag"
              },
              "SPDP": {
                "bit": 26,
                "description": "Smart Card Presence Detect Pin Status"
              },
              "SPDES": {
                "bit": 27,
                "description": "SIM Presence Detect Edge Select"
              }
            },
            "RX_BUF": {
              "RX_BYTE": {
                "bit": 0,
                "description": "Receive Data Byte Read",
                "width": 8
              }
            },
            "TX_BUF": {
              "TX_BYTE": {
                "bit": 0,
                "description": "Transmit Data Byte",
                "width": 8
              }
            },
            "TX_GETU": {
              "GETU": {
                "bit": 0,
                "description": "Transmitter Guard Time Value in ETU",
                "width": 8
              }
            },
            "CWT_VAL": {
              "CWT": {
                "bit": 0,
                "description": "Character Wait Time Value",
                "width": 16
              }
            },
            "BWT_VAL": {
              "BWT": {
                "bit": 0,
                "description": "Block Wait Time Value",
                "width": 32
              }
            },
            "BGT_VAL": {
              "BGT": {
                "bit": 0,
                "description": "Block Guard Time Value",
                "width": 16
              }
            },
            "GPCNT0_VAL": {
              "GPCNT0": {
                "bit": 0,
                "description": "General Purpose Counter 0 Timeout Value",
                "width": 16
              }
            },
            "GPCNT1_VAL": {
              "GPCNT1": {
                "bit": 0,
                "description": "General Purpose Counter 1 Timeout Value",
                "width": 16
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB0",
              "base": "0x40055000",
              "irq": 24
            }
          ],
          "registers": {
            "PERID": {
              "offset": "0x00",
              "size": 8,
              "description": "Peripheral ID register"
            },
            "IDCOMP": {
              "offset": "0x04",
              "size": 8,
              "description": "Peripheral ID Complement register"
            },
            "REV": {
              "offset": "0x08",
              "size": 8,
              "description": "Peripheral Revision register"
            },
            "ADDINFO": {
              "offset": "0x0C",
              "size": 8,
              "description": "Peripheral Additional Info register"
            },
            "OTGISTAT": {
              "offset": "0x10",
              "size": 8,
              "description": "OTG Interrupt Status register"
            },
            "OTGICR": {
              "offset": "0x14",
              "size": 8,
              "description": "OTG Interrupt Control register"
            },
            "OTGSTAT": {
              "offset": "0x18",
              "size": 8,
              "description": "OTG Status register"
            },
            "OTGCTL": {
              "offset": "0x1C",
              "size": 8,
              "description": "OTG Control register"
            },
            "ISTAT": {
              "offset": "0x80",
              "size": 8,
              "description": "Interrupt Status register"
            },
            "INTEN": {
              "offset": "0x84",
              "size": 8,
              "description": "Interrupt Enable register"
            },
            "ERRSTAT": {
              "offset": "0x88",
              "size": 8,
              "description": "Error Interrupt Status register"
            },
            "ERREN": {
              "offset": "0x8C",
              "size": 8,
              "description": "Error Interrupt Enable register"
            },
            "STAT": {
              "offset": "0x90",
              "size": 8,
              "description": "Status register"
            },
            "CTL": {
              "offset": "0x94",
              "size": 8,
              "description": "Control register"
            },
            "ADDR": {
              "offset": "0x98",
              "size": 8,
              "description": "Address register"
            },
            "BDTPAGE1": {
              "offset": "0x9C",
              "size": 8,
              "description": "BDT Page register 1"
            },
            "FRMNUML": {
              "offset": "0xA0",
              "size": 8,
              "description": "Frame Number register Low"
            },
            "FRMNUMH": {
              "offset": "0xA4",
              "size": 8,
              "description": "Frame Number register High"
            },
            "TOKEN": {
              "offset": "0xA8",
              "size": 8,
              "description": "Token register"
            },
            "SOFTHLD": {
              "offset": "0xAC",
              "size": 8,
              "description": "SOF Threshold register"
            },
            "BDTPAGE2": {
              "offset": "0xB0",
              "size": 8,
              "description": "BDT Page Register 2"
            },
            "BDTPAGE3": {
              "offset": "0xB4",
              "size": 8,
              "description": "BDT Page Register 3"
            },
            "ENDPT%s": {
              "offset": "0xC0",
              "size": 8,
              "description": "Endpoint Control register"
            },
            "USBCTRL": {
              "offset": "0x100",
              "size": 8,
              "description": "USB Control register"
            },
            "OBSERVE": {
              "offset": "0x104",
              "size": 8,
              "description": "USB OTG Observe register"
            },
            "CONTROL": {
              "offset": "0x108",
              "size": 8,
              "description": "USB OTG Control register"
            },
            "USBTRC0": {
              "offset": "0x10C",
              "size": 8,
              "description": "USB Transceiver Control register 0"
            },
            "USBFRMADJUST": {
              "offset": "0x114",
              "size": 8,
              "description": "Frame Adjust Register"
            },
            "KEEP_ALIVE_CTRL": {
              "offset": "0x124",
              "size": 8,
              "description": "Keep Alive mode control"
            },
            "KEEP_ALIVE_WKCTRL": {
              "offset": "0x128",
              "size": 8,
              "description": "Keep Alive mode wakeup control"
            },
            "MISCCTRL": {
              "offset": "0x12C",
              "size": 8,
              "description": "Miscellaneous Control register"
            },
            "CLK_RECOVER_CTRL": {
              "offset": "0x140",
              "size": 8,
              "description": "USB Clock recovery control"
            },
            "CLK_RECOVER_INT_EN": {
              "offset": "0x154",
              "size": 8,
              "description": "Clock recovery combined interrupt enable"
            },
            "CLK_RECOVER_INT_STATUS": {
              "offset": "0x15C",
              "size": 8,
              "description": "Clock recovery separated interrupt status"
            }
          },
          "bits": {
            "PERID": {
              "ID": {
                "bit": 0,
                "description": "Peripheral Identification",
                "width": 6
              }
            },
            "IDCOMP": {
              "NID": {
                "bit": 0,
                "description": "Ones' complement of PERID[ID] bits.",
                "width": 6
              }
            },
            "REV": {
              "REV": {
                "bit": 0,
                "description": "Revision",
                "width": 8
              }
            },
            "ADDINFO": {
              "IEHOST": {
                "bit": 0,
                "description": "This bit is set if host mode is enabled."
              }
            },
            "OTGISTAT": {
              "LINE_STATE_CHG": {
                "bit": 5,
                "description": "This interrupt is set when the USB line state (CTL[SE0] and CTL[JSTATE] bits) are stable without change for 1 millisecond, and the value of the line state is different from the last time when the line state was stable"
              },
              "ONEMSEC": {
                "bit": 6,
                "description": "This bit is set when the 1 millisecond timer expires"
              }
            },
            "OTGICR": {
              "LINESTATEEN": {
                "bit": 5,
                "description": "Line State Change Interrupt Enable"
              },
              "ONEMSECEN": {
                "bit": 6,
                "description": "One Millisecond Interrupt Enable"
              }
            },
            "OTGSTAT": {
              "LINESTATESTABLE": {
                "bit": 5,
                "description": "Indicates that the internal signals that control the LINE_STATE_CHG field of OTGISTAT are stable for at least 1 ms"
              },
              "ONEMSECEN": {
                "bit": 6,
                "description": "This bit is reserved for the 1ms count, but it is not useful to software."
              }
            },
            "OTGCTL": {
              "OTGEN": {
                "bit": 2,
                "description": "On-The-Go pullup/pulldown resistor enable"
              },
              "DMLOW": {
                "bit": 4,
                "description": "D- Data Line pull-down resistor enable"
              },
              "DPLOW": {
                "bit": 5,
                "description": "D+ Data Line pull-down resistor enable"
              },
              "DPHIGH": {
                "bit": 7,
                "description": "D+ Data Line pullup resistor enable"
              }
            },
            "ISTAT": {
              "USBRST": {
                "bit": 0,
                "description": "This bit is set when the USB Module has decoded a valid USB reset"
              },
              "ERROR": {
                "bit": 1,
                "description": "This bit is set when any of the error conditions within Error Interrupt Status (ERRSTAT) register occur"
              },
              "SOFTOK": {
                "bit": 2,
                "description": "This bit is set when the USB Module receives a Start Of Frame (SOF) token"
              },
              "TOKDNE": {
                "bit": 3,
                "description": "This bit is set when the current token being processed has completed"
              },
              "SLEEP": {
                "bit": 4,
                "description": "This bit is set when the USB Module detects a constant idle on the USB bus for 3 ms"
              },
              "RESUME": {
                "bit": 5,
                "description": "This bit is set when a K-state is observed on the DP/DM signals for 2"
              },
              "ATTACH": {
                "bit": 6,
                "description": "Attach Interrupt"
              },
              "STALL": {
                "bit": 7,
                "description": "Stall Interrupt"
              }
            },
            "INTEN": {
              "USBRSTEN": {
                "bit": 0,
                "description": "USBRST Interrupt Enable"
              },
              "ERROREN": {
                "bit": 1,
                "description": "ERROR Interrupt Enable"
              },
              "SOFTOKEN": {
                "bit": 2,
                "description": "SOFTOK Interrupt Enable"
              },
              "TOKDNEEN": {
                "bit": 3,
                "description": "TOKDNE Interrupt Enable"
              },
              "SLEEPEN": {
                "bit": 4,
                "description": "SLEEP Interrupt Enable"
              },
              "RESUMEEN": {
                "bit": 5,
                "description": "RESUME Interrupt Enable"
              },
              "ATTACHEN": {
                "bit": 6,
                "description": "ATTACH Interrupt Enable"
              },
              "STALLEN": {
                "bit": 7,
                "description": "STALL Interrupt Enable"
              }
            },
            "ERRSTAT": {
              "PIDERR": {
                "bit": 0,
                "description": "This bit is set when the PID check field fails."
              },
              "CRC5EOF": {
                "bit": 1,
                "description": "This error interrupt has two functions"
              },
              "CRC16": {
                "bit": 2,
                "description": "This bit is set when a data packet is rejected due to a CRC16 error."
              },
              "DFN8": {
                "bit": 3,
                "description": "This bit is set if the data field received was not 8 bits in length"
              },
              "BTOERR": {
                "bit": 4,
                "description": "This bit is set when a bus turnaround timeout error occurs"
              },
              "DMAERR": {
                "bit": 5,
                "description": "This bit is set if the USB Module has requested a DMA access to read a new BDT but has not been given the bus before it needs to receive or transmit data"
              },
              "OWNERR": {
                "bit": 6,
                "description": "This field is valid when the USB Module is operating in peripheral mode (CTL[HOSTMODEEN]=0)"
              },
              "BTSERR": {
                "bit": 7,
                "description": "This bit is set when a bit stuff error is detected"
              }
            },
            "ERREN": {
              "PIDERREN": {
                "bit": 0,
                "description": "PIDERR Interrupt Enable"
              },
              "CRC5EOFEN": {
                "bit": 1,
                "description": "CRC5/EOF Interrupt Enable"
              },
              "CRC16EN": {
                "bit": 2,
                "description": "CRC16 Interrupt Enable"
              },
              "DFN8EN": {
                "bit": 3,
                "description": "DFN8 Interrupt Enable"
              },
              "BTOERREN": {
                "bit": 4,
                "description": "BTOERR Interrupt Enable"
              },
              "DMAERREN": {
                "bit": 5,
                "description": "DMAERR Interrupt Enable"
              },
              "OWNERREN": {
                "bit": 6,
                "description": "OWNERR Interrupt Enable"
              },
              "BTSERREN": {
                "bit": 7,
                "description": "BTSERR Interrupt Enable"
              }
            },
            "STAT": {
              "ODD": {
                "bit": 2,
                "description": "This bit is set if the last buffer descriptor updated was in the odd bank of the BDT."
              },
              "TX": {
                "bit": 3,
                "description": "Transmit Indicator"
              },
              "ENDP": {
                "bit": 4,
                "description": "This four-bit field encodes the endpoint address that received or transmitted the previous token",
                "width": 4
              }
            },
            "CTL": {
              "USBENSOFEN": {
                "bit": 0,
                "description": "USB Enable"
              },
              "ODDRST": {
                "bit": 1,
                "description": "Setting this bit to 1 resets all the BDT ODD ping/pong fields to 0, which then specifies the EVEN BDT bank"
              },
              "RESUME": {
                "bit": 2,
                "description": "When set to 1 this bit enables the USB Module to execute resume signaling"
              },
              "HOSTMODEEN": {
                "bit": 3,
                "description": "When set to 1, this bit enables the USB Module to operate in Host mode"
              },
              "RESET": {
                "bit": 4,
                "description": "Setting this bit enables the USB Module to generate USB reset signaling"
              },
              "TXSUSPENDTOKENBUSY": {
                "bit": 5,
                "description": "In Host mode, TOKEN_BUSY is set when the USB module is busy executing a USB token"
              },
              "SE0": {
                "bit": 6,
                "description": "Live USB Single Ended Zero signal"
              },
              "JSTATE": {
                "bit": 7,
                "description": "Live USB differential receiver JSTATE signal"
              }
            },
            "ADDR": {
              "ADDR": {
                "bit": 0,
                "description": "USB Address",
                "width": 7
              },
              "LSEN": {
                "bit": 7,
                "description": "Low Speed Enable bit"
              }
            },
            "BDTPAGE1": {
              "BDTBA": {
                "bit": 1,
                "description": "Provides address bits 15 through 9 of the BDT base address.",
                "width": 7
              }
            },
            "FRMNUML": {
              "FRM": {
                "bit": 0,
                "description": "This 8-bit field and the 3-bit field in the Frame Number Register High are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory",
                "width": 8
              }
            },
            "FRMNUMH": {
              "FRM": {
                "bit": 0,
                "description": "This 3-bit field and the 8-bit field in the Frame Number Register Low are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory",
                "width": 3
              }
            },
            "TOKEN": {
              "TOKENENDPT": {
                "bit": 0,
                "description": "Holds the Endpoint address for the token command",
                "width": 4
              },
              "TOKENPID": {
                "bit": 4,
                "description": "Contains the token type executed by the USB module.",
                "width": 4
              }
            },
            "SOFTHLD": {
              "CNT": {
                "bit": 0,
                "description": "Represents the SOF count threshold in byte times when SOFDYNTHLD=0 or 8 byte times when SOFDYNTHLD=1",
                "width": 8
              }
            },
            "BDTPAGE2": {
              "BDTBA": {
                "bit": 0,
                "description": "Provides address bits 23 through 16 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory",
                "width": 8
              }
            },
            "BDTPAGE3": {
              "BDTBA": {
                "bit": 0,
                "description": "Provides address bits 31 through 24 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory",
                "width": 8
              }
            },
            "ENDPT%s": {
              "EPHSHK": {
                "bit": 0,
                "description": "When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
              },
              "EPSTALL": {
                "bit": 1,
                "description": "When set, this bit indicates that the endpoint is stalled"
              },
              "EPTXEN": {
                "bit": 2,
                "description": "This bit, when set, enables the endpoint for TX transfers. See"
              },
              "EPRXEN": {
                "bit": 3,
                "description": "This bit, when set, enables the endpoint for RX transfers. See"
              },
              "EPCTLDIS": {
                "bit": 4,
                "description": "This bit, when set, disables control (SETUP) transfers"
              },
              "RETRYDIS": {
                "bit": 6,
                "description": "This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
              },
              "HOSTWOHUB": {
                "bit": 7,
                "description": "Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
              }
            },
            "USBCTRL": {
              "UARTSEL": {
                "bit": 4,
                "description": "Selects USB signals to be used as UART signals."
              },
              "UARTCHLS": {
                "bit": 5,
                "description": "UART Signal Channel Select"
              },
              "PDE": {
                "bit": 6,
                "description": "Enables the weak pulldowns on the USB transceiver."
              },
              "SUSP": {
                "bit": 7,
                "description": "Places the USB transceiver into the suspend state."
              }
            },
            "OBSERVE": {
              "DMPD": {
                "bit": 4,
                "description": "Provides observability of the D- Pulldown enable at the USB transceiver."
              },
              "DPPD": {
                "bit": 6,
                "description": "Provides observability of the D+ Pulldown enable at the USB transceiver."
              },
              "DPPU": {
                "bit": 7,
                "description": "Provides observability of the D+ Pullup enable at the USB transceiver."
              }
            },
            "CONTROL": {
              "DPPULLUPNONOTG": {
                "bit": 4,
                "description": "Provides control of the DP Pullup in USBOTG, if USB is configured in non-OTG device mode."
              }
            },
            "USBTRC0": {
              "USB_RESUME_INT": {
                "bit": 0,
                "description": "USB Asynchronous Interrupt"
              },
              "SYNC_DET": {
                "bit": 1,
                "description": "Synchronous USB Interrupt Detect"
              },
              "USB_CLK_RECOVERY_INT": {
                "bit": 2,
                "description": "Combined USB Clock Recovery interrupt status"
              },
              "VREDG_DET": {
                "bit": 3,
                "description": "VREGIN Rising Edge Interrupt Detect"
              },
              "VFEDG_DET": {
                "bit": 4,
                "description": "VREGIN Falling Edge Interrupt Detect"
              },
              "USBRESMEN": {
                "bit": 5,
                "description": "Asynchronous Resume Interrupt Enable"
              },
              "USBRESET": {
                "bit": 7,
                "description": "USB Reset"
              }
            },
            "USBFRMADJUST": {
              "ADJ": {
                "bit": 0,
                "description": "Frame Adjustment",
                "width": 8
              }
            },
            "KEEP_ALIVE_CTRL": {
              "KEEP_ALIVE_EN": {
                "bit": 0,
                "description": "Global enable for USB_KEEP_ALIVE mode"
              },
              "OWN_OVERRD_EN": {
                "bit": 1,
                "description": "When set to 1, during KEEP_ALIVE mode, if received token is not SETUP, the OWN bit of current BD will be forced to 0, so usb core will respond with NAK"
              },
              "WAKE_REQ_EN": {
                "bit": 3,
                "description": "During KEEP_ALIVE mode, a bus access by the USB controller to a memory location outside the USB SRAM will cause the bus access to stall until KEEP_ALIVE mode is exited"
              },
              "WAKE_INT_EN": {
                "bit": 4,
                "description": "Wakeup Interrupt Enable."
              },
              "WAKE_INT_STS": {
                "bit": 7,
                "description": "Wakeup Interrupt Status."
              }
            },
            "KEEP_ALIVE_WKCTRL": {
              "WAKE_ON_THIS": {
                "bit": 0,
                "description": "Software configure it to which token can wakeup usb during KEEP_ALIVE mode",
                "width": 4
              },
              "WAKE_ENDPT": {
                "bit": 4,
                "description": "Indicates which endpoint causes the wakeup interrupt. Reset to 0, software read only.",
                "width": 4
              }
            },
            "MISCCTRL": {
              "SOFDYNTHLD": {
                "bit": 0,
                "description": "Dynamic SOF Threshold Compare mode"
              },
              "SOFBUSSET": {
                "bit": 1,
                "description": "SOF_TOK Interrupt Generation Mode Select"
              },
              "OWNERRISODIS": {
                "bit": 2,
                "description": "OWN Error Detect for ISO IN / ISO OUT Disable"
              },
              "VREDG_EN": {
                "bit": 3,
                "description": "VREGIN Rising Edge Interrupt Enable"
              },
              "VFEDG_EN": {
                "bit": 4,
                "description": "VREGIN Falling Edge Interrupt Enable"
              }
            },
            "CLK_RECOVER_CTRL": {
              "RESTART_IFRTRIM_EN": {
                "bit": 5,
                "description": "Restart from IFR trim value"
              },
              "RESET_RESUME_ROUGH_EN": {
                "bit": 6,
                "description": "Reset/resume to rough phase enable"
              },
              "CLOCK_RECOVER_EN": {
                "bit": 7,
                "description": "Crystal-less USB enable"
              }
            },
            "CLK_RECOVER_INT_EN": {
              "OVF_ERROR_EN": {
                "bit": 4,
                "description": "Determines whether OVF_ERROR condition signal is used in generation of USB_CLK_RECOVERY_INT."
              }
            },
            "CLK_RECOVER_INT_STATUS": {
              "OVF_ERROR": {
                "bit": 4,
                "description": "Indicates that the USB clock recovery algorithm has detected that the frequency trim adjustment needed for the FIRC output clock is outside the available TRIM_FINE adjustment range for the FIRC module"
              }
            }
          }
        },
        "LLWU0": {
          "instances": [
            {
              "name": "LLWU0",
              "base": "0x40061000",
              "irq": 22
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "PE1": {
              "offset": "0x08",
              "size": 32,
              "description": "LLWU Pin Enable 1 register"
            },
            "PE2": {
              "offset": "0x0C",
              "size": 32,
              "description": "LLWU Pin Enable 2 register"
            },
            "ME": {
              "offset": "0x18",
              "size": 32,
              "description": "LLWU Module Interrupt Enable register"
            },
            "DE": {
              "offset": "0x1C",
              "size": 32,
              "description": "LLWU Module DMA Enable register"
            },
            "PF": {
              "offset": "0x20",
              "size": 32,
              "description": "LLWU Pin Flag register"
            },
            "MF": {
              "offset": "0x28",
              "size": 32,
              "description": "LLWU Module Interrupt Flag register"
            },
            "FILT": {
              "offset": "0x30",
              "size": 32,
              "description": "LLWU Pin Filter register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "FILTERS": {
                "bit": 0,
                "description": "Filter Number",
                "width": 8
              },
              "DMAS": {
                "bit": 8,
                "description": "DMA Number",
                "width": 8
              },
              "MODULES": {
                "bit": 16,
                "description": "Module Number",
                "width": 8
              },
              "PINS": {
                "bit": 24,
                "description": "Pin Number",
                "width": 8
              }
            },
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P3",
                "width": 2
              },
              "WUPE4": {
                "bit": 8,
                "description": "Wakeup Pin Enable For LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 10,
                "description": "Wakeup Pin Enable For LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 12,
                "description": "Wakeup Pin Enable For LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 14,
                "description": "Wakeup Pin Enable For LLWU_P7",
                "width": 2
              },
              "WUPE8": {
                "bit": 16,
                "description": "Wakeup Pin Enable For LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 18,
                "description": "Wakeup Pin Enable For LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 20,
                "description": "Wakeup Pin Enable For LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 22,
                "description": "Wakeup Pin Enable For LLWU_P11",
                "width": 2
              },
              "WUPE12": {
                "bit": 24,
                "description": "Wakeup Pin Enable For LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 26,
                "description": "Wakeup Pin Enable For LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 28,
                "description": "Wakeup Pin Enable For LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 30,
                "description": "Wakeup Pin Enable For LLWU_P15",
                "width": 2
              }
            },
            "PE2": {
              "WUPE16": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P16",
                "width": 2
              },
              "WUPE17": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P17",
                "width": 2
              },
              "WUPE18": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P18",
                "width": 2
              },
              "WUPE19": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P19",
                "width": 2
              },
              "WUPE20": {
                "bit": 8,
                "description": "Wakeup Pin Enable For LLWU_P20",
                "width": 2
              },
              "WUPE21": {
                "bit": 10,
                "description": "Wakeup Pin Enable For LLWU_P21",
                "width": 2
              },
              "WUPE22": {
                "bit": 12,
                "description": "Wakeup Pin Enable For LLWU_P22",
                "width": 2
              },
              "WUPE23": {
                "bit": 14,
                "description": "Wakeup Pin Enable For LLWU_P23",
                "width": 2
              },
              "WUPE24": {
                "bit": 16,
                "description": "Wakeup Pin Enable For LLWU_P24",
                "width": 2
              },
              "WUPE25": {
                "bit": 18,
                "description": "Wakeup Pin Enable For LLWU_P25",
                "width": 2
              },
              "WUPE26": {
                "bit": 20,
                "description": "Wakeup Pin Enable For LLWU_P26",
                "width": 2
              },
              "WUPE27": {
                "bit": 22,
                "description": "Wakeup Pin Enable For LLWU_P27",
                "width": 2
              },
              "WUPE28": {
                "bit": 24,
                "description": "Wakeup Pin Enable For LLWU_P28",
                "width": 2
              },
              "WUPE29": {
                "bit": 26,
                "description": "Wakeup Pin Enable For LLWU_P29",
                "width": 2
              },
              "WUPE30": {
                "bit": 28,
                "description": "Wakeup Pin Enable For LLWU_P30",
                "width": 2
              },
              "WUPE31": {
                "bit": 30,
                "description": "Wakeup Pin Enable For LLWU_P31",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable For Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable For Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable For Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable For Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable For Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable For Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable For Module 7"
              }
            },
            "DE": {
              "WUDE0": {
                "bit": 0,
                "description": "DMA Wakeup Enable For Module 0"
              },
              "WUDE1": {
                "bit": 1,
                "description": "DMA Wakeup Enable for Module 1"
              },
              "WUDE2": {
                "bit": 2,
                "description": "DMA Wakeup Enable For Module 2"
              },
              "WUDE3": {
                "bit": 3,
                "description": "DMA Wakeup Enable For Module 3"
              },
              "WUDE4": {
                "bit": 4,
                "description": "DMA Wakeup Enable For Module 4"
              },
              "WUDE5": {
                "bit": 5,
                "description": "DMA Wakeup Enable For Module 5"
              },
              "WUDE6": {
                "bit": 6,
                "description": "DMA Wakeup Enable For Module 6"
              },
              "WUDE7": {
                "bit": 7,
                "description": "DMA Wakeup Enable For Module 7"
              }
            },
            "PF": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P7"
              },
              "WUF8": {
                "bit": 8,
                "description": "Wakeup Flag For LLWU_P8"
              },
              "WUF9": {
                "bit": 9,
                "description": "Wakeup Flag For LLWU_P9"
              },
              "WUF10": {
                "bit": 10,
                "description": "Wakeup Flag For LLWU_P10"
              },
              "WUF11": {
                "bit": 11,
                "description": "Wakeup Flag For LLWU_P11"
              },
              "WUF12": {
                "bit": 12,
                "description": "Wakeup Flag For LLWU_P12"
              },
              "WUF13": {
                "bit": 13,
                "description": "Wakeup Flag For LLWU_P13"
              },
              "WUF14": {
                "bit": 14,
                "description": "Wakeup Flag For LLWU_P14"
              },
              "WUF15": {
                "bit": 15,
                "description": "Wakeup Flag For LLWU_P15"
              },
              "WUF16": {
                "bit": 16,
                "description": "Wakeup Flag For LLWU_P16"
              },
              "WUF17": {
                "bit": 17,
                "description": "Wakeup Flag For LLWU_P17"
              },
              "WUF18": {
                "bit": 18,
                "description": "Wakeup Flag For LLWU_P18"
              },
              "WUF19": {
                "bit": 19,
                "description": "Wakeup Flag For LLWU_P19"
              },
              "WUF20": {
                "bit": 20,
                "description": "Wakeup Flag For LLWU_P20"
              },
              "WUF21": {
                "bit": 21,
                "description": "Wakeup Flag For LLWU_P21"
              },
              "WUF22": {
                "bit": 22,
                "description": "Wakeup Flag For LLWU_P22"
              },
              "WUF23": {
                "bit": 23,
                "description": "Wakeup Flag For LLWU_P23"
              },
              "WUF24": {
                "bit": 24,
                "description": "Wakeup Flag For LLWU_P24"
              },
              "WUF25": {
                "bit": 25,
                "description": "Wakeup Flag For LLWU_P25"
              },
              "WUF26": {
                "bit": 26,
                "description": "Wakeup Flag For LLWU_P26"
              },
              "WUF27": {
                "bit": 27,
                "description": "Wakeup Flag For LLWU_P27"
              },
              "WUF28": {
                "bit": 28,
                "description": "Wakeup Flag For LLWU_P28"
              },
              "WUF29": {
                "bit": 29,
                "description": "Wakeup Flag For LLWU_P29"
              },
              "WUF30": {
                "bit": 30,
                "description": "Wakeup Flag For LLWU_P30"
              },
              "WUF31": {
                "bit": 31,
                "description": "Wakeup Flag For LLWU_P31"
              }
            },
            "MF": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag For module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag For module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag For module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag For module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag For module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag For module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag For module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag For module 7"
              }
            },
            "FILT": {
              "FILTSEL1": {
                "bit": 0,
                "description": "Filter 1 Pin Select",
                "width": 5
              },
              "FILTE1": {
                "bit": 5,
                "description": "Filter 1 Enable",
                "width": 2
              },
              "FILTF1": {
                "bit": 7,
                "description": "Filter 1 Flag"
              },
              "FILTSEL2": {
                "bit": 8,
                "description": "Filter 2 Pin Select",
                "width": 5
              },
              "FILTE2": {
                "bit": 13,
                "description": "Filter 2 Enable",
                "width": 2
              },
              "FILTF2": {
                "bit": 15,
                "description": "Filter 2 Flag"
              },
              "FILTSEL3": {
                "bit": 16,
                "description": "Filter 3 Pin Select",
                "width": 5
              },
              "FILTE3": {
                "bit": 21,
                "description": "Filter 3 Enable",
                "width": 2
              },
              "FILTF3": {
                "bit": 23,
                "description": "Filter 3 Flag"
              },
              "FILTSEL4": {
                "bit": 24,
                "description": "Filter 4 Pin Select",
                "width": 5
              },
              "FILTE4": {
                "bit": 29,
                "description": "Filter 4 Enable",
                "width": 2
              },
              "FILTF4": {
                "bit": 31,
                "description": "Filter 4 Flag"
              }
            }
          }
        },
        "LLWU1": {
          "instances": [
            {
              "name": "LLWU1",
              "base": "0x400E1000"
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "PE1": {
              "offset": "0x08",
              "size": 32,
              "description": "LLWU Pin Enable 1 register"
            },
            "PE2": {
              "offset": "0x0C",
              "size": 32,
              "description": "LLWU Pin Enable 2 register"
            },
            "ME": {
              "offset": "0x18",
              "size": 32,
              "description": "LLWU Module Interrupt Enable register"
            },
            "DE": {
              "offset": "0x1C",
              "size": 32,
              "description": "LLWU Module DMA Enable register"
            },
            "PF": {
              "offset": "0x20",
              "size": 32,
              "description": "LLWU Pin Flag register"
            },
            "MF": {
              "offset": "0x28",
              "size": 32,
              "description": "LLWU Module Interrupt Flag register"
            },
            "FILT": {
              "offset": "0x30",
              "size": 32,
              "description": "LLWU Pin Filter register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "FILTERS": {
                "bit": 0,
                "description": "Filter Number",
                "width": 8
              },
              "DMAS": {
                "bit": 8,
                "description": "DMA Number",
                "width": 8
              },
              "MODULES": {
                "bit": 16,
                "description": "Module Number",
                "width": 8
              },
              "PINS": {
                "bit": 24,
                "description": "Pin Number",
                "width": 8
              }
            },
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P3",
                "width": 2
              },
              "WUPE4": {
                "bit": 8,
                "description": "Wakeup Pin Enable For LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 10,
                "description": "Wakeup Pin Enable For LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 12,
                "description": "Wakeup Pin Enable For LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 14,
                "description": "Wakeup Pin Enable For LLWU_P7",
                "width": 2
              },
              "WUPE8": {
                "bit": 16,
                "description": "Wakeup Pin Enable For LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 18,
                "description": "Wakeup Pin Enable For LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 20,
                "description": "Wakeup Pin Enable For LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 22,
                "description": "Wakeup Pin Enable For LLWU_P11",
                "width": 2
              },
              "WUPE12": {
                "bit": 24,
                "description": "Wakeup Pin Enable For LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 26,
                "description": "Wakeup Pin Enable For LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 28,
                "description": "Wakeup Pin Enable For LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 30,
                "description": "Wakeup Pin Enable For LLWU_P15",
                "width": 2
              }
            },
            "PE2": {
              "WUPE16": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P16",
                "width": 2
              },
              "WUPE17": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P17",
                "width": 2
              },
              "WUPE18": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P18",
                "width": 2
              },
              "WUPE19": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P19",
                "width": 2
              },
              "WUPE20": {
                "bit": 8,
                "description": "Wakeup Pin Enable For LLWU_P20",
                "width": 2
              },
              "WUPE21": {
                "bit": 10,
                "description": "Wakeup Pin Enable For LLWU_P21",
                "width": 2
              },
              "WUPE22": {
                "bit": 12,
                "description": "Wakeup Pin Enable For LLWU_P22",
                "width": 2
              },
              "WUPE23": {
                "bit": 14,
                "description": "Wakeup Pin Enable For LLWU_P23",
                "width": 2
              },
              "WUPE24": {
                "bit": 16,
                "description": "Wakeup Pin Enable For LLWU_P24",
                "width": 2
              },
              "WUPE25": {
                "bit": 18,
                "description": "Wakeup Pin Enable For LLWU_P25",
                "width": 2
              },
              "WUPE26": {
                "bit": 20,
                "description": "Wakeup Pin Enable For LLWU_P26",
                "width": 2
              },
              "WUPE27": {
                "bit": 22,
                "description": "Wakeup Pin Enable For LLWU_P27",
                "width": 2
              },
              "WUPE28": {
                "bit": 24,
                "description": "Wakeup Pin Enable For LLWU_P28",
                "width": 2
              },
              "WUPE29": {
                "bit": 26,
                "description": "Wakeup Pin Enable For LLWU_P29",
                "width": 2
              },
              "WUPE30": {
                "bit": 28,
                "description": "Wakeup Pin Enable For LLWU_P30",
                "width": 2
              },
              "WUPE31": {
                "bit": 30,
                "description": "Wakeup Pin Enable For LLWU_P31",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable For Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable For Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable For Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable For Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable For Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable For Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable For Module 7"
              }
            },
            "DE": {
              "WUDE0": {
                "bit": 0,
                "description": "DMA Wakeup Enable For Module 0"
              },
              "WUDE1": {
                "bit": 1,
                "description": "DMA Wakeup Enable for Module 1"
              },
              "WUDE2": {
                "bit": 2,
                "description": "DMA Wakeup Enable For Module 2"
              },
              "WUDE3": {
                "bit": 3,
                "description": "DMA Wakeup Enable For Module 3"
              },
              "WUDE4": {
                "bit": 4,
                "description": "DMA Wakeup Enable For Module 4"
              },
              "WUDE5": {
                "bit": 5,
                "description": "DMA Wakeup Enable For Module 5"
              },
              "WUDE6": {
                "bit": 6,
                "description": "DMA Wakeup Enable For Module 6"
              },
              "WUDE7": {
                "bit": 7,
                "description": "DMA Wakeup Enable For Module 7"
              }
            },
            "PF": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P7"
              },
              "WUF8": {
                "bit": 8,
                "description": "Wakeup Flag For LLWU_P8"
              },
              "WUF9": {
                "bit": 9,
                "description": "Wakeup Flag For LLWU_P9"
              },
              "WUF10": {
                "bit": 10,
                "description": "Wakeup Flag For LLWU_P10"
              },
              "WUF11": {
                "bit": 11,
                "description": "Wakeup Flag For LLWU_P11"
              },
              "WUF12": {
                "bit": 12,
                "description": "Wakeup Flag For LLWU_P12"
              },
              "WUF13": {
                "bit": 13,
                "description": "Wakeup Flag For LLWU_P13"
              },
              "WUF14": {
                "bit": 14,
                "description": "Wakeup Flag For LLWU_P14"
              },
              "WUF15": {
                "bit": 15,
                "description": "Wakeup Flag For LLWU_P15"
              },
              "WUF16": {
                "bit": 16,
                "description": "Wakeup Flag For LLWU_P16"
              },
              "WUF17": {
                "bit": 17,
                "description": "Wakeup Flag For LLWU_P17"
              },
              "WUF18": {
                "bit": 18,
                "description": "Wakeup Flag For LLWU_P18"
              },
              "WUF19": {
                "bit": 19,
                "description": "Wakeup Flag For LLWU_P19"
              },
              "WUF20": {
                "bit": 20,
                "description": "Wakeup Flag For LLWU_P20"
              },
              "WUF21": {
                "bit": 21,
                "description": "Wakeup Flag For LLWU_P21"
              },
              "WUF22": {
                "bit": 22,
                "description": "Wakeup Flag For LLWU_P22"
              },
              "WUF23": {
                "bit": 23,
                "description": "Wakeup Flag For LLWU_P23"
              },
              "WUF24": {
                "bit": 24,
                "description": "Wakeup Flag For LLWU_P24"
              },
              "WUF25": {
                "bit": 25,
                "description": "Wakeup Flag For LLWU_P25"
              },
              "WUF26": {
                "bit": 26,
                "description": "Wakeup Flag For LLWU_P26"
              },
              "WUF27": {
                "bit": 27,
                "description": "Wakeup Flag For LLWU_P27"
              },
              "WUF28": {
                "bit": 28,
                "description": "Wakeup Flag For LLWU_P28"
              },
              "WUF29": {
                "bit": 29,
                "description": "Wakeup Flag For LLWU_P29"
              },
              "WUF30": {
                "bit": 30,
                "description": "Wakeup Flag For LLWU_P30"
              },
              "WUF31": {
                "bit": 31,
                "description": "Wakeup Flag For LLWU_P31"
              }
            },
            "MF": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag For module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag For module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag For module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag For module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag For module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag For module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag For module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag For module 7"
              }
            },
            "FILT": {
              "FILTSEL1": {
                "bit": 0,
                "description": "Filter 1 Pin Select",
                "width": 5
              },
              "FILTE1": {
                "bit": 5,
                "description": "Filter 1 Enable",
                "width": 2
              },
              "FILTF1": {
                "bit": 7,
                "description": "Filter 1 Flag"
              },
              "FILTSEL2": {
                "bit": 8,
                "description": "Filter 2 Pin Select",
                "width": 5
              },
              "FILTE2": {
                "bit": 13,
                "description": "Filter 2 Enable",
                "width": 2
              },
              "FILTF2": {
                "bit": 15,
                "description": "Filter 2 Flag"
              },
              "FILTSEL3": {
                "bit": 16,
                "description": "Filter 3 Pin Select",
                "width": 5
              },
              "FILTE3": {
                "bit": 21,
                "description": "Filter 3 Enable",
                "width": 2
              },
              "FILTF3": {
                "bit": 23,
                "description": "Filter 3 Flag"
              },
              "FILTSEL4": {
                "bit": 24,
                "description": "Filter 4 Pin Select",
                "width": 5
              },
              "FILTE4": {
                "bit": 29,
                "description": "Filter 4 Enable",
                "width": 2
              },
              "FILTF4": {
                "bit": 31,
                "description": "Filter 4 Flag"
              }
            }
          }
        },
        "TSI0": {
          "instances": [
            {
              "name": "TSI0",
              "base": "0x40062000",
              "irq": 40
            }
          ],
          "registers": {
            "GENCS": {
              "offset": "0x00",
              "size": 32,
              "description": "TSI General Control and Status Register"
            },
            "DATA": {
              "offset": "0x04",
              "size": 32,
              "description": "TSI DATA Register"
            },
            "TSHD": {
              "offset": "0x08",
              "size": 32,
              "description": "TSI Threshold Register"
            }
          },
          "bits": {
            "GENCS": {
              "EOSDMEO": {
                "bit": 0,
                "description": "End-of-Scan DMA Transfer Request Enable Only"
              },
              "CURSW": {
                "bit": 1,
                "description": "CURSW"
              },
              "EOSF": {
                "bit": 2,
                "description": "End of Scan Flag"
              },
              "SCNIP": {
                "bit": 3,
                "description": "Scan In Progress Status"
              },
              "STM": {
                "bit": 4,
                "description": "Scan Trigger Mode"
              },
              "STPE": {
                "bit": 5,
                "description": "TSI STOP Enable"
              },
              "TSIIEN": {
                "bit": 6,
                "description": "Touch Sensing Input Interrupt Enable"
              },
              "TSIEN": {
                "bit": 7,
                "description": "Touch Sensing Input Module Enable"
              },
              "NSCN": {
                "bit": 8,
                "description": "NSCN",
                "width": 5
              },
              "PS": {
                "bit": 13,
                "description": "PS",
                "width": 3
              },
              "EXTCHRG": {
                "bit": 16,
                "description": "EXTCHRG",
                "width": 3
              },
              "DVOLT": {
                "bit": 19,
                "description": "DVOLT",
                "width": 2
              },
              "REFCHRG": {
                "bit": 21,
                "description": "REFCHRG",
                "width": 3
              },
              "MODE": {
                "bit": 24,
                "description": "TSI analog modes setup and status bits.",
                "width": 4
              },
              "ESOR": {
                "bit": 28,
                "description": "End-of-scan or Out-of-Range Interrupt Selection"
              },
              "OUTRGF": {
                "bit": 31,
                "description": "Out of Range Flag."
              }
            },
            "DATA": {
              "TSICNT": {
                "bit": 0,
                "description": "TSI Conversion Counter Value",
                "width": 16
              },
              "SWTS": {
                "bit": 22,
                "description": "Software Trigger Start"
              },
              "DMAEN": {
                "bit": 23,
                "description": "DMA Transfer Enabled"
              },
              "TSICH": {
                "bit": 28,
                "description": "TSICH",
                "width": 4
              }
            },
            "TSHD": {
              "THRESL": {
                "bit": 0,
                "description": "TSI Wakeup Channel Low-threshold",
                "width": 16
              },
              "THRESH": {
                "bit": 16,
                "description": "TSI Wakeup Channel High-threshold",
                "width": 16
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x40066000",
              "irq": 25
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Status and Control Registers 1"
            },
            "CFG1": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC Configuration Register 1"
            },
            "CFG2": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC Configuration Register 2"
            },
            "R%s": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC Data Result Register"
            },
            "CV%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Compare Value Registers"
            },
            "SC2": {
              "offset": "0x20",
              "size": 32,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x24",
              "size": 32,
              "description": "Status and Control Register 3"
            },
            "OFS": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC Offset Correction Register"
            },
            "PG": {
              "offset": "0x2C",
              "size": 32,
              "description": "ADC Plus-Side Gain Register"
            },
            "MG": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC Minus-Side Gain Register"
            },
            "CLPD": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPS": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP3": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLMD": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLMS": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM4": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM3": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM0": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "DIFF": {
                "bit": 5,
                "description": "Differential Mode Enable"
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Sample Time Configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-Power Configuration"
              }
            },
            "CFG2": {
              "ADLSTS": {
                "bit": 0,
                "description": "Long Sample Time Select",
                "width": 2
              },
              "ADHSC": {
                "bit": 2,
                "description": "High-Speed Configuration"
              },
              "ADACKEN": {
                "bit": 3,
                "description": "Asynchronous Clock Output Enable"
              },
              "MUXSEL": {
                "bit": 4,
                "description": "ADC Mux Select"
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 16
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare Value.",
                "width": 16
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage Reference Selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA Enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare Function Range Enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare Function Greater Than Enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware Average Select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware Average Enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous Conversion Enable"
              },
              "CALF": {
                "bit": 6,
                "description": "Calibration Failed Flag"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 16
              }
            },
            "PG": {
              "PG": {
                "bit": 0,
                "description": "Plus-Side Gain",
                "width": 16
              }
            },
            "MG": {
              "MG": {
                "bit": 0,
                "description": "Minus-Side Gain",
                "width": 16
              }
            },
            "CLPD": {
              "CLPD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLP4": {
              "CLP4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMD": {
              "CLMD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMS": {
              "CLMS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLM4": {
              "CLM4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLM3": {
              "CLM3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLM2": {
              "CLM2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLM1": {
              "CLM1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLM0": {
              "CLM0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x4006A000",
              "irq": 45
            }
          ],
          "registers": {
            "DAT%sL": {
              "offset": "0x00",
              "size": 8,
              "description": "DAC Data Low Register"
            },
            "DAT%sH": {
              "offset": "0x01",
              "size": 8,
              "description": "DAC Data High Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 8,
              "description": "DAC Status Register"
            },
            "C0": {
              "offset": "0x21",
              "size": 8,
              "description": "DAC Control Register"
            },
            "C1": {
              "offset": "0x22",
              "size": 8,
              "description": "DAC Control Register 1"
            },
            "C2": {
              "offset": "0x23",
              "size": 8,
              "description": "DAC Control Register 2"
            }
          },
          "bits": {
            "DAT%sL": {
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "DAT%sH": {
              "DATA1": {
                "bit": 0,
                "description": "DATA1",
                "width": 4
              }
            },
            "SR": {
              "DACBFRPBF": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Position Flag"
              },
              "DACBFRPTF": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Position Flag"
              },
              "DACBFWMF": {
                "bit": 2,
                "description": "DAC Buffer Watermark Flag"
              }
            },
            "C0": {
              "DACBBIEN": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
              },
              "DACBTIEN": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Flag Interrupt Enable"
              },
              "DACBWIEN": {
                "bit": 2,
                "description": "DAC Buffer Watermark Interrupt Enable"
              },
              "LPEN": {
                "bit": 3,
                "description": "DAC Low Power Control"
              },
              "DACSWTRG": {
                "bit": 4,
                "description": "DAC Software Trigger"
              },
              "DACTRGSEL": {
                "bit": 5,
                "description": "DAC Trigger Select"
              },
              "DACRFS": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "C1": {
              "DACBFEN": {
                "bit": 0,
                "description": "DAC Buffer Enable"
              },
              "DACBFMD": {
                "bit": 1,
                "description": "DAC Buffer Work Mode Select",
                "width": 2
              },
              "DACBFWM": {
                "bit": 3,
                "description": "DAC Buffer Watermark Select",
                "width": 2
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA Enable Select"
              }
            },
            "C2": {
              "DACBFUP": {
                "bit": 0,
                "description": "DAC Buffer Upper Limit",
                "width": 4
              },
              "DACBFRP": {
                "bit": 4,
                "description": "DAC Buffer Read Pointer",
                "width": 4
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x4006E000",
              "irq": 48
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              },
              "PSTM": {
                "bit": 7,
                "description": "Pass Through Mode Enable"
              }
            }
          }
        },
        "CMP1": {
          "instances": [
            {
              "name": "CMP1",
              "base": "0x400EF000",
              "irq": 49
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              },
              "PSTM": {
                "bit": 7,
                "description": "Pass Through Mode Enable"
              }
            }
          }
        },
        "VREF": {
          "instances": [
            {
              "name": "VREF",
              "base": "0x40072000"
            }
          ],
          "registers": {
            "TRM": {
              "offset": "0x00",
              "size": 8,
              "description": "VREF Trim Register"
            },
            "SC": {
              "offset": "0x01",
              "size": 8,
              "description": "VREF Status and Control Register"
            },
            "TRM4": {
              "offset": "0x05",
              "size": 8,
              "description": "VREF Trim Register 4"
            }
          },
          "bits": {
            "TRM": {
              "TRIM": {
                "bit": 0,
                "description": "Trim bits",
                "width": 6
              },
              "CHOPEN": {
                "bit": 6,
                "description": "Chop oscillator enable. When set, the internal chopping operation is enabled and the internal analog offset will be minimized."
              },
              "FLIP": {
                "bit": 7,
                "description": "Reverses the amplifier polarity"
              }
            },
            "SC": {
              "MODE_LV": {
                "bit": 0,
                "description": "Buffer Mode selection",
                "width": 2
              },
              "VREFST": {
                "bit": 2,
                "description": "Internal Voltage Reference stable"
              },
              "TMUXEN": {
                "bit": 3,
                "description": "Test MUX enable"
              },
              "TRESEN": {
                "bit": 4,
                "description": "Test second order curvature compensation enable"
              },
              "ICOMPEN": {
                "bit": 5,
                "description": "Second order curvature compensation enable"
              },
              "REGEN": {
                "bit": 6,
                "description": "Regulator enable"
              },
              "VREFEN": {
                "bit": 7,
                "description": "Internal Voltage Reference enable"
              }
            },
            "TRM4": {
              "VREF2V1_EN": {
                "bit": 7,
                "description": "Internal Voltage Reference (2.1V) Enable"
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40074000"
            }
          ],
          "registers": {
            "SOPT1": {
              "offset": "0x00",
              "size": 32,
              "description": "System Options Register 1"
            },
            "SOPT1CFG": {
              "offset": "0x04",
              "size": 32,
              "description": "SOPT1 Configuration Register"
            },
            "SDID": {
              "offset": "0x1024",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "FCFG1": {
              "offset": "0x104C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x1050",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDMH": {
              "offset": "0x1058",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x105C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x1060",
              "size": 32,
              "description": "Unique Identification Register Low"
            },
            "PCSR": {
              "offset": "0x10EC",
              "size": 32,
              "description": "Peripheral Clock Status Register"
            }
          },
          "bits": {
            "SOPT1": {
              "USBVSTBY": {
                "bit": 29,
                "description": "USB voltage regulator in standby mode during VLPR and VLPW modes"
              },
              "USBSSTBY": {
                "bit": 30,
                "description": "USB voltage regulator in standby mode during Stop, VLPS, LLS and VLLS modes."
              },
              "USBREGEN": {
                "bit": 31,
                "description": "USB voltage regulator enable"
              }
            },
            "SOPT1CFG": {
              "URWE": {
                "bit": 24,
                "description": "USB voltage regulator enable write enable"
              },
              "UVSWE": {
                "bit": 25,
                "description": "USB voltage regulator VLP standby write enable"
              },
              "USSWE": {
                "bit": 26,
                "description": "USB voltage regulator stop standby write enable"
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pin count identification",
                "width": 4
              },
              "KEYATT": {
                "bit": 4,
                "description": "Core configuration of the device.",
                "width": 3
              },
              "DIEID": {
                "bit": 7,
                "description": "Device Die Number",
                "width": 5
              },
              "REVID": {
                "bit": 12,
                "description": "Device Revision Number",
                "width": 4
              },
              "SRAMSIZE": {
                "bit": 16,
                "description": "System SRAM Size",
                "width": 4
              },
              "SERIESID": {
                "bit": 20,
                "description": "Kinetis Series ID",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Kinetis Sub-Family ID",
                "width": 4
              },
              "FAMID": {
                "bit": 28,
                "description": "Kinetis family ID",
                "width": 4
              }
            },
            "FCFG1": {
              "FLASHDIS": {
                "bit": 0,
                "description": "Flash Disable"
              },
              "FLASHDOZE": {
                "bit": 1,
                "description": "Flash Doze"
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program Flash Size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR0": {
                "bit": 24,
                "description": "Max Address lock",
                "width": 7
              }
            },
            "UIDMH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 16
              }
            },
            "UIDML": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "PCSR": {
              "CS1": {
                "bit": 1,
                "description": "Clock Source 1"
              },
              "CS2": {
                "bit": 2,
                "description": "Clock Source 2"
              },
              "CS3": {
                "bit": 3,
                "description": "Clock Source 3"
              },
              "CS4": {
                "bit": 4,
                "description": "Clock Source 4"
              },
              "CS5": {
                "bit": 5,
                "description": "Clock Source 5"
              },
              "CS6": {
                "bit": 6,
                "description": "Clock Source 6"
              },
              "CS7": {
                "bit": 7,
                "description": "Clock Source 7"
              }
            }
          }
        },
        "TSTMR0": {
          "instances": [
            {
              "name": "TSTMR0",
              "base": "0x400750F0"
            }
          ],
          "registers": {
            "L": {
              "offset": "0x00",
              "size": 32,
              "description": "Time Stamp Timer Register Low"
            },
            "H": {
              "offset": "0x04",
              "size": 32,
              "description": "Time Stamp Timer Register High"
            }
          },
          "bits": {
            "L": {
              "VALUE": {
                "bit": 0,
                "description": "Time Stamp Timer Low",
                "width": 32
              }
            },
            "H": {
              "VALUE": {
                "bit": 0,
                "description": "Time Stamp Timer High",
                "width": 24
              }
            }
          }
        },
        "TSTMR1": {
          "instances": [
            {
              "name": "TSTMR1",
              "base": "0x400F50F0"
            }
          ],
          "registers": {
            "L": {
              "offset": "0x00",
              "size": 32,
              "description": "Time Stamp Timer Register Low"
            },
            "H": {
              "offset": "0x04",
              "size": 32,
              "description": "Time Stamp Timer Register High"
            }
          },
          "bits": {
            "L": {
              "VALUE": {
                "bit": 0,
                "description": "Time Stamp Timer Low",
                "width": 32
              }
            },
            "H": {
              "VALUE": {
                "bit": 0,
                "description": "Time Stamp Timer High",
                "width": 24
              }
            }
          }
        },
        "WDOG0": {
          "instances": [
            {
              "name": "WDOG0",
              "base": "0x40076000",
              "irq": 44
            }
          ],
          "registers": {
            "CS": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog Control and Status Register"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Watchdog Counter Register"
            },
            "TOVAL": {
              "offset": "0x08",
              "size": 32,
              "description": "Watchdog Timeout Value Register"
            },
            "WIN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Watchdog Window Register"
            }
          },
          "bits": {
            "CS": {
              "STOP": {
                "bit": 0,
                "description": "Stop Enable"
              },
              "WAIT": {
                "bit": 1,
                "description": "Wait Enable"
              },
              "DBG": {
                "bit": 2,
                "description": "Debug Enable"
              },
              "TST": {
                "bit": 3,
                "description": "Watchdog Test",
                "width": 2
              },
              "UPDATE": {
                "bit": 5,
                "description": "Allow updates"
              },
              "INT": {
                "bit": 6,
                "description": "Watchdog Interrupt"
              },
              "EN": {
                "bit": 7,
                "description": "Watchdog Enable"
              },
              "CLK": {
                "bit": 8,
                "description": "Watchdog Clock",
                "width": 2
              },
              "PRES": {
                "bit": 12,
                "description": "Watchdog Prescalar"
              },
              "CMD32EN": {
                "bit": 13,
                "description": "Enables or disables WDOG support for 32-bit (or 16-bit or 8-bit) refresh/unlock command write words"
              },
              "FLG": {
                "bit": 14,
                "description": "Watchdog Interrupt Flag"
              },
              "WIN": {
                "bit": 15,
                "description": "Watchdog Window"
              }
            },
            "CNT": {
              "CNTLOW": {
                "bit": 0,
                "description": "Low byte of the Watchdog Counter",
                "width": 8
              },
              "CNTHIGH": {
                "bit": 8,
                "description": "High byte of the Watchdog Counter",
                "width": 8
              }
            },
            "TOVAL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "Low byte of the timeout value",
                "width": 8
              },
              "TOVALHIGH": {
                "bit": 8,
                "description": "High byte of the timeout value;",
                "width": 8
              }
            },
            "WIN": {
              "WINLOW": {
                "bit": 0,
                "description": "Low byte of Watchdog Window",
                "width": 8
              },
              "WINHIGH": {
                "bit": 8,
                "description": "High byte of Watchdog Window",
                "width": 8
              }
            }
          }
        },
        "WDOG1": {
          "instances": [
            {
              "name": "WDOG1",
              "base": "0x400F6000"
            }
          ],
          "registers": {
            "CS": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog Control and Status Register"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Watchdog Counter Register"
            },
            "TOVAL": {
              "offset": "0x08",
              "size": 32,
              "description": "Watchdog Timeout Value Register"
            },
            "WIN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Watchdog Window Register"
            }
          },
          "bits": {
            "CS": {
              "STOP": {
                "bit": 0,
                "description": "Stop Enable"
              },
              "WAIT": {
                "bit": 1,
                "description": "Wait Enable"
              },
              "DBG": {
                "bit": 2,
                "description": "Debug Enable"
              },
              "TST": {
                "bit": 3,
                "description": "Watchdog Test",
                "width": 2
              },
              "UPDATE": {
                "bit": 5,
                "description": "Allow updates"
              },
              "INT": {
                "bit": 6,
                "description": "Watchdog Interrupt"
              },
              "EN": {
                "bit": 7,
                "description": "Watchdog Enable"
              },
              "CLK": {
                "bit": 8,
                "description": "Watchdog Clock",
                "width": 2
              },
              "PRES": {
                "bit": 12,
                "description": "Watchdog Prescalar"
              },
              "CMD32EN": {
                "bit": 13,
                "description": "Enables or disables WDOG support for 32-bit (or 16-bit or 8-bit) refresh/unlock command write words"
              },
              "FLG": {
                "bit": 14,
                "description": "Watchdog Interrupt Flag"
              },
              "WIN": {
                "bit": 15,
                "description": "Watchdog Window"
              }
            },
            "CNT": {
              "CNTLOW": {
                "bit": 0,
                "description": "Low byte of the Watchdog Counter",
                "width": 8
              },
              "CNTHIGH": {
                "bit": 8,
                "description": "High byte of the Watchdog Counter",
                "width": 8
              }
            },
            "TOVAL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "Low byte of the timeout value",
                "width": 8
              },
              "TOVALHIGH": {
                "bit": 8,
                "description": "High byte of the timeout value;",
                "width": 8
              }
            },
            "WIN": {
              "WINLOW": {
                "bit": 0,
                "description": "Low byte of Watchdog Window",
                "width": 8
              },
              "WINHIGH": {
                "bit": 8,
                "description": "High byte of Watchdog Window",
                "width": 8
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40078000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Data register"
            },
            "DATAL": {
              "offset": "0x00",
              "size": 16,
              "description": "CRC_DATAL register."
            },
            "DATALL": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC_DATALL register."
            },
            "DATALU": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC_DATALU register."
            },
            "DATAH": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC_DATAH register."
            },
            "DATAHL": {
              "offset": "0x02",
              "size": 8,
              "description": "CRC_DATAHL register."
            },
            "DATAHU": {
              "offset": "0x03",
              "size": 8,
              "description": "CRC_DATAHU register."
            },
            "GPOLY": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Polynomial register"
            },
            "GPOLYL": {
              "offset": "0x04",
              "size": 16,
              "description": "CRC_GPOLYL register."
            },
            "GPOLYLL": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC_GPOLYLL register."
            },
            "GPOLYLU": {
              "offset": "0x05",
              "size": 8,
              "description": "CRC_GPOLYLU register."
            },
            "GPOLYH": {
              "offset": "0x06",
              "size": 16,
              "description": "CRC_GPOLYH register."
            },
            "GPOLYHL": {
              "offset": "0x06",
              "size": 8,
              "description": "CRC_GPOLYHL register."
            },
            "GPOLYHU": {
              "offset": "0x07",
              "size": 8,
              "description": "CRC_GPOLYHU register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Control register"
            },
            "CTRLHU": {
              "offset": "0x0B",
              "size": 8,
              "description": "CRC_CTRLHU register."
            }
          },
          "bits": {
            "DATA": {
              "LL": {
                "bit": 0,
                "description": "CRC Low Lower Byte",
                "width": 8
              },
              "LU": {
                "bit": 8,
                "description": "CRC Low Upper Byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "CRC High Lower Byte",
                "width": 8
              },
              "HU": {
                "bit": 24,
                "description": "CRC High Upper Byte",
                "width": 8
              }
            },
            "DATAL": {
              "DATAL": {
                "bit": 0,
                "description": "DATAL stores the lower 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATALL": {
              "DATALL": {
                "bit": 0,
                "description": "CRCLL stores the first 8 bits of the 32 bit DATA",
                "width": 8
              }
            },
            "DATALU": {
              "DATALU": {
                "bit": 0,
                "description": "DATALL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAH": {
              "DATAH": {
                "bit": 0,
                "description": "DATAH stores the high 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATAHL": {
              "DATAHL": {
                "bit": 0,
                "description": "DATAHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAHU": {
              "DATAHU": {
                "bit": 0,
                "description": "DATAHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLY": {
              "LOW": {
                "bit": 0,
                "description": "Low Polynominal Half-word",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High Polynominal Half-word",
                "width": 16
              }
            },
            "GPOLYL": {
              "GPOLYL": {
                "bit": 0,
                "description": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYLL": {
              "GPOLYLL": {
                "bit": 0,
                "description": "POLYLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYLU": {
              "GPOLYLU": {
                "bit": 0,
                "description": "POLYLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYH": {
              "GPOLYH": {
                "bit": 0,
                "description": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYHL": {
              "GPOLYHL": {
                "bit": 0,
                "description": "POLYHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYHU": {
              "GPOLYHU": {
                "bit": 0,
                "description": "POLYHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CTRL": {
              "TCRC": {
                "bit": 24,
                "description": "Width of CRC protocol."
              },
              "WAS": {
                "bit": 25,
                "description": "Write CRC Data Register As Seed"
              },
              "FXOR": {
                "bit": 26,
                "description": "Complement Read Of CRC Data Register"
              },
              "TOTR": {
                "bit": 28,
                "description": "Type Of Transpose For Read",
                "width": 2
              },
              "TOT": {
                "bit": 30,
                "description": "Type Of Transpose For Writes",
                "width": 2
              }
            },
            "CTRLHU": {
              "TCRC": {
                "bit": 0,
                "description": "no description available"
              },
              "WAS": {
                "bit": 1,
                "description": "no description available"
              },
              "FXOR": {
                "bit": 2,
                "description": "no description available"
              },
              "TOTR": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "TOT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "PCC0": {
          "instances": [
            {
              "name": "PCC0",
              "base": "0x4007A000"
            }
          ],
          "registers": {
            "PCC_DMA0": {
              "offset": "0x20",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_XRDC": {
              "offset": "0x50",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_SEMA42_0": {
              "offset": "0x6C",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_FLASH": {
              "offset": "0x80",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_DMAMUX0": {
              "offset": "0x84",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_MU0_A": {
              "offset": "0x8C",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_INTMUX0": {
              "offset": "0x90",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_TPM2": {
              "offset": "0xB8",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPIT0": {
              "offset": "0xC0",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPTMR0": {
              "offset": "0xD0",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_RTC": {
              "offset": "0xE0",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPSPI2": {
              "offset": "0xF8",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPI2C2": {
              "offset": "0x108",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPUART2": {
              "offset": "0x118",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_SAI0": {
              "offset": "0x130",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_EMVSIM0": {
              "offset": "0x138",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_USB0FS": {
              "offset": "0x154",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_PORTA": {
              "offset": "0x168",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_PORTB": {
              "offset": "0x16C",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_PORTC": {
              "offset": "0x170",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_PORTD": {
              "offset": "0x174",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_PORTE": {
              "offset": "0x178",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_TSI0": {
              "offset": "0x188",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_ADC0": {
              "offset": "0x198",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_DAC0": {
              "offset": "0x1A8",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_CMP0": {
              "offset": "0x1B8",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_VREF": {
              "offset": "0x1C8",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_CRC": {
              "offset": "0x1E0",
              "size": 32,
              "description": "PCC CLKCFG Register"
            }
          },
          "bits": {
            "PCC_DMA0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_XRDC": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_SEMA42_0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_FLASH": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_DMAMUX0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_MU0_A": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_INTMUX0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_TPM2": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPIT0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPTMR0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_RTC": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPSPI2": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPI2C2": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPUART2": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_SAI0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_EMVSIM0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_USB0FS": {
              "PCD": {
                "bit": 0,
                "description": "Peripheral Clock Divider Select",
                "width": 3
              },
              "FRAC": {
                "bit": 3,
                "description": "Peripheral Clock Divider Fraction"
              },
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PORTA": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PORTB": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PORTC": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PORTD": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PORTE": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_TSI0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_ADC0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_DAC0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_CMP0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_VREF": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_CRC": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            }
          }
        },
        "PCC1": {
          "instances": [
            {
              "name": "PCC1",
              "base": "0x400FA000"
            }
          ],
          "registers": {
            "PCC_DMA1": {
              "offset": "0x20",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_SEMA42_1": {
              "offset": "0x6C",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_DMAMUX1": {
              "offset": "0x84",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_MU0_B": {
              "offset": "0x8C",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_INTMUX1": {
              "offset": "0x90",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_TRNG": {
              "offset": "0x94",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_TPM0": {
              "offset": "0xB0",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_TPM1": {
              "offset": "0xB4",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPIT1": {
              "offset": "0xC4",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPTMR1": {
              "offset": "0xD4",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPSPI0": {
              "offset": "0xF0",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPSPI1": {
              "offset": "0xF4",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPI2C0": {
              "offset": "0x100",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPI2C1": {
              "offset": "0x104",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPUART0": {
              "offset": "0x110",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_LPUART1": {
              "offset": "0x114",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_FLEXIO0": {
              "offset": "0x128",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_PORTM": {
              "offset": "0x180",
              "size": 32,
              "description": "PCC CLKCFG Register"
            },
            "PCC_CMP1": {
              "offset": "0x1BC",
              "size": 32,
              "description": "PCC CLKCFG Register"
            }
          },
          "bits": {
            "PCC_DMA1": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_SEMA42_1": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_DMAMUX1": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_MU0_B": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_INTMUX1": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_TRNG": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_TPM0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_TPM1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPIT1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPTMR1": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPSPI0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPSPI1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPI2C0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPI2C1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPUART0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPUART1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_FLEXIO0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PORTM": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_CMP1": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Gate Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            }
          }
        },
        "SCG": {
          "instances": [
            {
              "name": "SCG",
              "base": "0x4007B000",
              "irq": 43
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CSR": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock Status Register"
            },
            "RCCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Run Clock Control Register"
            },
            "VCCR": {
              "offset": "0x18",
              "size": 32,
              "description": "VLPR Clock Control Register"
            },
            "HCCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "HSRUN Clock Control Register"
            },
            "CLKOUTCNFG": {
              "offset": "0x20",
              "size": 32,
              "description": "SCG CLKOUT Configuration Register"
            },
            "SOSCCSR": {
              "offset": "0x100",
              "size": 32,
              "description": "System OSC Control Status Register"
            },
            "SOSCDIV": {
              "offset": "0x104",
              "size": 32,
              "description": "System OSC Divide Register"
            },
            "SOSCCFG": {
              "offset": "0x108",
              "size": 32,
              "description": "System Oscillator Configuration Register"
            },
            "SIRCCSR": {
              "offset": "0x200",
              "size": 32,
              "description": "Slow IRC Control Status Register"
            },
            "SIRCDIV": {
              "offset": "0x204",
              "size": 32,
              "description": "Slow IRC Divide Register"
            },
            "SIRCCFG": {
              "offset": "0x208",
              "size": 32,
              "description": "Slow IRC Configuration Register"
            },
            "FIRCCSR": {
              "offset": "0x300",
              "size": 32,
              "description": "Fast IRC Control Status Register"
            },
            "FIRCDIV": {
              "offset": "0x304",
              "size": 32,
              "description": "Fast IRC Divide Register"
            },
            "FIRCCFG": {
              "offset": "0x308",
              "size": 32,
              "description": "Fast IRC Configuration Register"
            },
            "FIRCTCFG": {
              "offset": "0x30C",
              "size": 32,
              "description": "Fast IRC Trim Configuration Register"
            },
            "FIRCSTAT": {
              "offset": "0x318",
              "size": 32,
              "description": "Fast IRC Status Register"
            },
            "SPLLCSR": {
              "offset": "0x600",
              "size": 32,
              "description": "System PLL Control Status Register"
            },
            "SPLLDIV": {
              "offset": "0x604",
              "size": 32,
              "description": "System PLL Divide Register"
            },
            "SPLLCFG": {
              "offset": "0x608",
              "size": 32,
              "description": "System PLL Configuration Register"
            }
          },
          "bits": {
            "VERID": {
              "VERSION": {
                "bit": 0,
                "description": "SCG Version Number",
                "width": 32
              }
            },
            "PARAM": {
              "CLKPRES": {
                "bit": 0,
                "description": "Clock Present",
                "width": 8
              },
              "DIVPRES": {
                "bit": 27,
                "description": "Divider Present",
                "width": 5
              }
            },
            "CSR": {
              "DIVSLOW": {
                "bit": 0,
                "description": "Slow Clock Divide Ratio",
                "width": 4
              },
              "DIVCORE": {
                "bit": 16,
                "description": "Core Clock Divide Ratio",
                "width": 4
              },
              "SCS": {
                "bit": 24,
                "description": "System Clock Source",
                "width": 4
              }
            },
            "RCCR": {
              "DIVSLOW": {
                "bit": 0,
                "description": "Slow Clock Divide Ratio",
                "width": 4
              },
              "DIVCORE": {
                "bit": 16,
                "description": "Core Clock Divide Ratio",
                "width": 4
              },
              "SCS": {
                "bit": 24,
                "description": "System Clock Source",
                "width": 4
              }
            },
            "VCCR": {
              "DIVSLOW": {
                "bit": 0,
                "description": "Slow Clock Divide Ratio",
                "width": 4
              },
              "DIVCORE": {
                "bit": 16,
                "description": "Core Clock Divide Ratio",
                "width": 4
              },
              "SCS": {
                "bit": 24,
                "description": "System Clock Source",
                "width": 4
              }
            },
            "HCCR": {
              "DIVSLOW": {
                "bit": 0,
                "description": "Slow Clock Divide Ratio",
                "width": 4
              },
              "DIVCORE": {
                "bit": 16,
                "description": "Core Clock Divide Ratio",
                "width": 4
              },
              "SCS": {
                "bit": 24,
                "description": "System Clock Source",
                "width": 4
              }
            },
            "CLKOUTCNFG": {
              "CLKOUTSEL": {
                "bit": 24,
                "description": "SCG Clkout Select",
                "width": 4
              }
            },
            "SOSCCSR": {
              "SOSCEN": {
                "bit": 0,
                "description": "System OSC Enable"
              },
              "SOSCSTEN": {
                "bit": 1,
                "description": "System OSC Stop Enable"
              },
              "SOSCLPEN": {
                "bit": 2,
                "description": "System OSC Low Power Enable"
              },
              "SOSCERCLKEN": {
                "bit": 3,
                "description": "System OSC 3V ERCLK Enable"
              },
              "SOSCCM": {
                "bit": 16,
                "description": "System OSC Clock Monitor"
              },
              "SOSCCMRE": {
                "bit": 17,
                "description": "System OSC Clock Monitor Reset Enable"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "SOSCVLD": {
                "bit": 24,
                "description": "System OSC Valid"
              },
              "SOSCSEL": {
                "bit": 25,
                "description": "System OSC Selected"
              },
              "SOSCERR": {
                "bit": 26,
                "description": "System OSC Clock Error"
              }
            },
            "SOSCDIV": {
              "SOSCDIV1": {
                "bit": 0,
                "description": "System OSC Clock Divide 1",
                "width": 3
              },
              "SOSCDIV2": {
                "bit": 8,
                "description": "System OSC Clock Divide 2",
                "width": 3
              },
              "SOSCDIV3": {
                "bit": 16,
                "description": "System OSC Clock Divide 3",
                "width": 3
              }
            },
            "SOSCCFG": {
              "EREFS": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE": {
                "bit": 4,
                "description": "System OSC Range Select",
                "width": 2
              },
              "SC16P": {
                "bit": 8,
                "description": "Oscillator 16 pF Capacitor Load"
              },
              "SC8P": {
                "bit": 9,
                "description": "Oscillator 8 pF Capacitor Load Configure"
              },
              "SC4P": {
                "bit": 10,
                "description": "Oscillator 4 pF Capacitor Load"
              },
              "SC2P": {
                "bit": 11,
                "description": "Oscillator 2 pF Capacitor Load"
              }
            },
            "SIRCCSR": {
              "SIRCEN": {
                "bit": 0,
                "description": "Slow IRC Enable"
              },
              "SIRCSTEN": {
                "bit": 1,
                "description": "Slow IRC Stop Enable"
              },
              "SIRCLPEN": {
                "bit": 2,
                "description": "Slow IRC Low Power Enable"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "SIRCVLD": {
                "bit": 24,
                "description": "Slow IRC Valid"
              },
              "SIRCSEL": {
                "bit": 25,
                "description": "Slow IRC Selected"
              }
            },
            "SIRCDIV": {
              "SIRCDIV1": {
                "bit": 0,
                "description": "Slow IRC Clock Divide 1",
                "width": 3
              },
              "SIRCDIV2": {
                "bit": 8,
                "description": "Slow IRC Clock Divide 2",
                "width": 3
              },
              "SIRCDIV3": {
                "bit": 16,
                "description": "Slow IRC Clock Divider 3",
                "width": 3
              }
            },
            "SIRCCFG": {
              "RANGE": {
                "bit": 0,
                "description": "Frequency Range"
              }
            },
            "FIRCCSR": {
              "FIRCEN": {
                "bit": 0,
                "description": "Fast IRC Enable"
              },
              "FIRCSTEN": {
                "bit": 1,
                "description": "Fast IRC Stop Enable"
              },
              "FIRCLPEN": {
                "bit": 2,
                "description": "Fast IRC Low Power Enable"
              },
              "FIRCREGOFF": {
                "bit": 3,
                "description": "Fast IRC Regulator Enable"
              },
              "FIRCTREN": {
                "bit": 8,
                "description": "Fast IRC Trim Enable"
              },
              "FIRCTRUP": {
                "bit": 9,
                "description": "Fast IRC Trim Update"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "FIRCVLD": {
                "bit": 24,
                "description": "Fast IRC Valid"
              },
              "FIRCSEL": {
                "bit": 25,
                "description": "Fast IRC Selected"
              },
              "FIRCERR": {
                "bit": 26,
                "description": "Fast IRC Clock Error"
              }
            },
            "FIRCDIV": {
              "FIRCDIV1": {
                "bit": 0,
                "description": "Fast IRC Clock Divide 1",
                "width": 3
              },
              "FIRCDIV2": {
                "bit": 8,
                "description": "Fast IRC Clock Divide 2",
                "width": 3
              },
              "FIRCDIV3": {
                "bit": 16,
                "description": "Fast IRC Clock Divider 3",
                "width": 3
              }
            },
            "FIRCCFG": {
              "RANGE": {
                "bit": 0,
                "description": "Frequency Range",
                "width": 2
              }
            },
            "FIRCTCFG": {
              "TRIMSRC": {
                "bit": 0,
                "description": "Trim Source",
                "width": 2
              },
              "TRIMDIV": {
                "bit": 8,
                "description": "Fast IRC Trim Predivide",
                "width": 3
              }
            },
            "FIRCSTAT": {
              "TRIMFINE": {
                "bit": 0,
                "description": "Trim Fine Status",
                "width": 7
              },
              "TRIMCOAR": {
                "bit": 8,
                "description": "Trim Coarse",
                "width": 6
              }
            },
            "SPLLCSR": {
              "SPLLEN": {
                "bit": 0,
                "description": "System PLL Enable"
              },
              "SPLLSTEN": {
                "bit": 1,
                "description": "System PLL Stop Enable"
              },
              "SPLLCM": {
                "bit": 16,
                "description": "System PLL Clock Monitor"
              },
              "SPLLCMRE": {
                "bit": 17,
                "description": "System PLL Clock Monitor Reset Enable"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "SPLLVLD": {
                "bit": 24,
                "description": "System PLL Valid"
              },
              "SPLLSEL": {
                "bit": 25,
                "description": "System PLL Selected"
              },
              "SPLLERR": {
                "bit": 26,
                "description": "System PLL Clock Error"
              }
            },
            "SPLLDIV": {
              "SPLLDIV1": {
                "bit": 0,
                "description": "System PLL Clock Divide 1",
                "width": 3
              },
              "SPLLDIV2": {
                "bit": 8,
                "description": "System PLL Clock Divide 2",
                "width": 3
              },
              "SPLLDIV3": {
                "bit": 16,
                "description": "System PLL Clock Divide 3",
                "width": 3
              }
            },
            "SPLLCFG": {
              "SOURCE": {
                "bit": 0,
                "description": "Clock Source"
              },
              "PREDIV": {
                "bit": 8,
                "description": "PLL Reference Clock Divider",
                "width": 3
              },
              "MULT": {
                "bit": 16,
                "description": "System PLL Multiplier",
                "width": 5
              }
            }
          }
        },
        "RFSYS": {
          "instances": [
            {
              "name": "RFSYS",
              "base": "0x4007C000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "Low lower byte",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "Low higher byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "High lower byte",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "High higher byte",
                "width": 8
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 41
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter register"
            },
            "LVDSC1": {
              "offset": "0x08",
              "size": 32,
              "description": "Low Voltage Detect Status And Control 1 register"
            },
            "LVDSC2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Low Voltage Detect Status And Control 2 register"
            },
            "REGSC": {
              "offset": "0x10",
              "size": 32,
              "description": "Regulator Status And Control register"
            },
            "HVDSC1": {
              "offset": "0x34",
              "size": 32,
              "description": "High Voltage Detect Status And Control 1 register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "VLPOE": {
                "bit": 0,
                "description": "VLPO Enable"
              },
              "HVDE": {
                "bit": 1,
                "description": "HVD Enabled"
              }
            },
            "LVDSC1": {
              "LVDV": {
                "bit": 0,
                "description": "Low-Voltage Detect Voltage Select",
                "width": 2
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low-Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low-Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low-Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWV": {
                "bit": 0,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "REGONS": {
                "bit": 2,
                "description": "Regulator In Run Regulation Status"
              },
              "ACKISO": {
                "bit": 3,
                "description": "Acknowledge Isolation"
              },
              "BGEN": {
                "bit": 4,
                "description": "Bandgap Enable In VLPx Operation"
              },
              "VLPO": {
                "bit": 6,
                "description": "VLPx Option"
              }
            },
            "HVDSC1": {
              "HVDV": {
                "bit": 0,
                "description": "High-Voltage Detect Voltage Select"
              },
              "HVDRE": {
                "bit": 4,
                "description": "High-Voltage Detect Reset Enable"
              },
              "HVDIE": {
                "bit": 5,
                "description": "High-Voltage Detect Interrupt Enable"
              },
              "HVDACK": {
                "bit": 6,
                "description": "High-Voltage Detect Acknowledge"
              },
              "HVDF": {
                "bit": 7,
                "description": "High-Voltage Detect Flag"
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "SMC Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "SMC Parameter Register"
            },
            "PMPROT": {
              "offset": "0x08",
              "size": 32,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Power Mode Control register"
            },
            "STOPCTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "Stop Control Register"
            },
            "PMSTAT": {
              "offset": "0x14",
              "size": 32,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "EHSRUN": {
                "bit": 0,
                "description": "Enable HSRUN"
              },
              "ELLS": {
                "bit": 3,
                "description": "Enable LLS (if this mode exists on the SOC)"
              },
              "ELLS2": {
                "bit": 5,
                "description": "Enable LLS2 (if this mode exists on the SOC)"
              },
              "EVLLS0": {
                "bit": 6,
                "description": "Enable VLLS0 (if this mode exists on the SOC)"
              }
            },
            "PMPROT": {
              "AVLLS": {
                "bit": 1,
                "description": "Allow Very-Low-Leakage Stop Mode"
              },
              "ALLS": {
                "bit": 3,
                "description": "Allow Low-Leakage Stop Mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              },
              "AHSRUN": {
                "bit": 7,
                "description": "Allow High Speed Run mode"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "STOPCTRL": {
              "LLSM": {
                "bit": 0,
                "description": "LLS or VLLS Mode Control",
                "width": 3
              },
              "LPOPO": {
                "bit": 3,
                "description": "LPO Power Option"
              },
              "PORPO": {
                "bit": 5,
                "description": "POR Power Option"
              },
              "PSTOPO": {
                "bit": 6,
                "description": "Partial Stop Option",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "Power Mode Status",
                "width": 8
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007F000",
              "irq": 47
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "SRS": {
              "offset": "0x08",
              "size": 32,
              "description": "System Reset Status Register"
            },
            "RPC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Reset Pin Control register"
            },
            "MR": {
              "offset": "0x10",
              "size": 32,
              "description": "Mode Register"
            },
            "FM": {
              "offset": "0x14",
              "size": 32,
              "description": "Force Mode Register"
            },
            "SSRS": {
              "offset": "0x18",
              "size": 32,
              "description": "Sticky System Reset Status Register"
            },
            "SRIE": {
              "offset": "0x1C",
              "size": 32,
              "description": "System Reset Interrupt Enable Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "RSTSRC": {
                "bit": 0,
                "description": "Reset Source",
                "width": 32
              }
            },
            "SRS": {
              "WAKEUP": {
                "bit": 0,
                "description": "VLLS Wakeup Reset"
              },
              "LVD": {
                "bit": 1,
                "description": "Low-Voltage Detect Reset or High-Voltage Detect Reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Reset"
              },
              "LOL": {
                "bit": 3,
                "description": "Loss-of-Lock Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              },
              "LOCKUP": {
                "bit": 9,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 10,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 11,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 13,
                "description": "Stop Acknowledge Error"
              },
              "CORE1": {
                "bit": 16,
                "description": "Core 1 Reset"
              }
            },
            "RPC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Mode"
              },
              "RSTFLTSEL": {
                "bit": 8,
                "description": "Reset Pin Filter Bus Clock Select",
                "width": 5
              }
            },
            "MR": {
              "BOOTROM": {
                "bit": 1,
                "description": "Boot ROM Configuration",
                "width": 2
              }
            },
            "FM": {
              "FORCEROM": {
                "bit": 1,
                "description": "Force ROM Boot",
                "width": 2
              }
            },
            "SSRS": {
              "SWAKEUP": {
                "bit": 0,
                "description": "Sticky VLLS Wakeup Reset"
              },
              "SLVD": {
                "bit": 1,
                "description": "Sticky Low-Voltage Detect Reset"
              },
              "SLOC": {
                "bit": 2,
                "description": "Sticky Loss-of-Clock Reset"
              },
              "SLOL": {
                "bit": 3,
                "description": "Sticky Loss-of-Lock Reset"
              },
              "SWDOG": {
                "bit": 5,
                "description": "Sticky Watchdog"
              },
              "SPIN": {
                "bit": 6,
                "description": "Sticky External Reset Pin"
              },
              "SPOR": {
                "bit": 7,
                "description": "Sticky Power-On Reset"
              },
              "SLOCKUP": {
                "bit": 9,
                "description": "Sticky Core Lockup"
              },
              "SSW": {
                "bit": 10,
                "description": "Sticky Software"
              },
              "SMDM_AP": {
                "bit": 11,
                "description": "Sticky MDM-AP System Reset Request"
              },
              "SSACKERR": {
                "bit": 13,
                "description": "Sticky Stop Acknowledge Error"
              },
              "SCORE1": {
                "bit": 16,
                "description": "Sticky Core 1 Reset"
              }
            },
            "SRIE": {
              "DELAY": {
                "bit": 0,
                "description": "Reset Delay Time",
                "width": 2
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Interrupt"
              },
              "LOL": {
                "bit": 3,
                "description": "Loss-of-Lock Interrupt"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog Interrupt"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin Interrupt"
              },
              "GIE": {
                "bit": 7,
                "description": "Global Interrupt Enable"
              },
              "LOCKUP": {
                "bit": 9,
                "description": "Core Lockup Interrupt"
              },
              "SW": {
                "bit": 10,
                "description": "Software Interrupt"
              },
              "MDM_AP": {
                "bit": 11,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 13,
                "description": "Stop Acknowledge Error Interrupt"
              },
              "CORE1": {
                "bit": 16,
                "description": "Core 1 Interrupt"
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "TRNG",
              "base": "0x400A5000",
              "irq": 46
            }
          ],
          "registers": {
            "MCTL": {
              "offset": "0x00",
              "size": 32,
              "description": "TRNG Miscellaneous Control Register"
            },
            "SCMISC": {
              "offset": "0x04",
              "size": 32,
              "description": "TRNG Statistical Check Miscellaneous Register"
            },
            "PKRRNG": {
              "offset": "0x08",
              "size": 32,
              "description": "TRNG Poker Range Register"
            },
            "PKRMAX": {
              "offset": "0x0C",
              "size": 32,
              "description": "TRNG Poker Maximum Limit Register"
            },
            "PKRSQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "TRNG Poker Square Calculation Result Register"
            },
            "SDCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "TRNG Seed Control Register"
            },
            "SBLIM": {
              "offset": "0x14",
              "size": 32,
              "description": "TRNG Sparse Bit Limit Register"
            },
            "TOTSAM": {
              "offset": "0x14",
              "size": 32,
              "description": "TRNG Total Samples Register"
            },
            "FRQMIN": {
              "offset": "0x18",
              "size": 32,
              "description": "TRNG Frequency Count Minimum Limit Register"
            },
            "FRQCNT": {
              "offset": "0x1C",
              "size": 32,
              "description": "TRNG Frequency Count Register"
            },
            "FRQMAX": {
              "offset": "0x1C",
              "size": 32,
              "description": "TRNG Frequency Count Maximum Limit Register"
            },
            "SCMC": {
              "offset": "0x20",
              "size": 32,
              "description": "TRNG Statistical Check Monobit Count Register"
            },
            "SCML": {
              "offset": "0x20",
              "size": 32,
              "description": "TRNG Statistical Check Monobit Limit Register"
            },
            "SCR1C": {
              "offset": "0x24",
              "size": 32,
              "description": "TRNG Statistical Check Run Length 1 Count Register"
            },
            "SCR1L": {
              "offset": "0x24",
              "size": 32,
              "description": "TRNG Statistical Check Run Length 1 Limit Register"
            },
            "SCR2C": {
              "offset": "0x28",
              "size": 32,
              "description": "TRNG Statistical Check Run Length 2 Count Register"
            },
            "SCR2L": {
              "offset": "0x28",
              "size": 32,
              "description": "TRNG Statistical Check Run Length 2 Limit Register"
            },
            "SCR3C": {
              "offset": "0x2C",
              "size": 32,
              "description": "TRNG Statistical Check Run Length 3 Count Register"
            },
            "SCR3L": {
              "offset": "0x2C",
              "size": 32,
              "description": "TRNG Statistical Check Run Length 3 Limit Register"
            },
            "SCR4C": {
              "offset": "0x30",
              "size": 32,
              "description": "TRNG Statistical Check Run Length 4 Count Register"
            },
            "SCR4L": {
              "offset": "0x30",
              "size": 32,
              "description": "TRNG Statistical Check Run Length 4 Limit Register"
            },
            "SCR5C": {
              "offset": "0x34",
              "size": 32,
              "description": "TRNG Statistical Check Run Length 5 Count Register"
            },
            "SCR5L": {
              "offset": "0x34",
              "size": 32,
              "description": "TRNG Statistical Check Run Length 5 Limit Register"
            },
            "SCR6PC": {
              "offset": "0x38",
              "size": 32,
              "description": "TRNG Statistical Check Run Length 6+ Count Register"
            },
            "SCR6PL": {
              "offset": "0x38",
              "size": 32,
              "description": "TRNG Statistical Check Run Length 6+ Limit Register"
            },
            "STATUS": {
              "offset": "0x3C",
              "size": 32,
              "description": "TRNG Status Register"
            },
            "ENT0": {
              "offset": "0x40",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT1": {
              "offset": "0x44",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT2": {
              "offset": "0x48",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT3": {
              "offset": "0x4C",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT4": {
              "offset": "0x50",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT5": {
              "offset": "0x54",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT6": {
              "offset": "0x58",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT7": {
              "offset": "0x5C",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT8": {
              "offset": "0x60",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT9": {
              "offset": "0x64",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT10": {
              "offset": "0x68",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT11": {
              "offset": "0x6C",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT12": {
              "offset": "0x70",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT13": {
              "offset": "0x74",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT14": {
              "offset": "0x78",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "ENT15": {
              "offset": "0x7C",
              "size": 32,
              "description": "TRNG Entropy Read Register"
            },
            "PKRCNT10": {
              "offset": "0x80",
              "size": 32,
              "description": "TRNG Statistical Check Poker Count 1 and 0 Register"
            },
            "PKRCNT32": {
              "offset": "0x84",
              "size": 32,
              "description": "TRNG Statistical Check Poker Count 3 and 2 Register"
            },
            "PKRCNT54": {
              "offset": "0x88",
              "size": 32,
              "description": "TRNG Statistical Check Poker Count 5 and 4 Register"
            },
            "PKRCNT76": {
              "offset": "0x8C",
              "size": 32,
              "description": "TRNG Statistical Check Poker Count 7 and 6 Register"
            },
            "PKRCNT98": {
              "offset": "0x90",
              "size": 32,
              "description": "TRNG Statistical Check Poker Count 9 and 8 Register"
            },
            "PKRCNTBA": {
              "offset": "0x94",
              "size": 32,
              "description": "TRNG Statistical Check Poker Count B and A Register"
            },
            "PKRCNTDC": {
              "offset": "0x98",
              "size": 32,
              "description": "TRNG Statistical Check Poker Count D and C Register"
            },
            "PKRCNTFE": {
              "offset": "0x9C",
              "size": 32,
              "description": "TRNG Statistical Check Poker Count F and E Register"
            },
            "SEC_CFG": {
              "offset": "0xA0",
              "size": 32,
              "description": "TRNG Security Configuration Register"
            },
            "INT_CTRL": {
              "offset": "0xA4",
              "size": 32,
              "description": "TRNG Interrupt Control Register"
            },
            "INT_MASK": {
              "offset": "0xA8",
              "size": 32,
              "description": "TRNG Mask Register"
            },
            "INT_STATUS": {
              "offset": "0xAC",
              "size": 32,
              "description": "TRNG Interrupt Status Register"
            },
            "VID1": {
              "offset": "0xF0",
              "size": 32,
              "description": "TRNG Version ID Register (MS)"
            },
            "VID2": {
              "offset": "0xF4",
              "size": 32,
              "description": "TRNG Version ID Register (LS)"
            }
          },
          "bits": {
            "MCTL": {
              "SAMP_MODE": {
                "bit": 0,
                "description": "Sample Mode",
                "width": 2
              },
              "OSC_DIV": {
                "bit": 2,
                "description": "Oscillator Divide",
                "width": 2
              },
              "UNUSED": {
                "bit": 4,
                "description": "This bit is unused but write-able. Must be left as zero."
              },
              "TRNG_ACC": {
                "bit": 5,
                "description": "TRNG Access Mode"
              },
              "RST_DEF": {
                "bit": 6,
                "description": "Reset Defaults"
              },
              "FOR_SCLK": {
                "bit": 7,
                "description": "Force System Clock"
              },
              "FCT_FAIL": {
                "bit": 8,
                "description": "Read only: Frequency Count Fail"
              },
              "FCT_VAL": {
                "bit": 9,
                "description": "Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT."
              },
              "ENT_VAL": {
                "bit": 10,
                "description": "Read only: Entropy Valid"
              },
              "TST_OUT": {
                "bit": 11,
                "description": "Read only: Test point inside ring oscillator."
              },
              "ERR": {
                "bit": 12,
                "description": "Read: Error status"
              },
              "TSTOP_OK": {
                "bit": 13,
                "description": "TRNG_OK_TO_STOP"
              },
              "PRGM": {
                "bit": 16,
                "description": "Programming Mode Select"
              }
            },
            "SCMISC": {
              "LRUN_MAX": {
                "bit": 0,
                "description": "LONG RUN MAX LIMIT",
                "width": 8
              },
              "RTY_CT": {
                "bit": 16,
                "description": "RETRY COUNT",
                "width": 4
              }
            },
            "PKRRNG": {
              "PKR_RNG": {
                "bit": 0,
                "description": "Poker Range",
                "width": 16
              }
            },
            "PKRMAX": {
              "PKR_MAX": {
                "bit": 0,
                "description": "Poker Maximum Limit",
                "width": 24
              }
            },
            "PKRSQ": {
              "PKR_SQ": {
                "bit": 0,
                "description": "Poker Square Calculation Result",
                "width": 24
              }
            },
            "SDCTL": {
              "SAMP_SIZE": {
                "bit": 0,
                "description": "Sample Size",
                "width": 16
              },
              "ENT_DLY": {
                "bit": 16,
                "description": "Entropy Delay",
                "width": 16
              }
            },
            "SBLIM": {
              "SB_LIM": {
                "bit": 0,
                "description": "Sparse Bit Limit",
                "width": 10
              }
            },
            "TOTSAM": {
              "TOT_SAM": {
                "bit": 0,
                "description": "Total Samples",
                "width": 20
              }
            },
            "FRQMIN": {
              "FRQ_MIN": {
                "bit": 0,
                "description": "Frequency Count Minimum Limit",
                "width": 22
              }
            },
            "FRQCNT": {
              "FRQ_CT": {
                "bit": 0,
                "description": "Frequency Count",
                "width": 22
              }
            },
            "FRQMAX": {
              "FRQ_MAX": {
                "bit": 0,
                "description": "Frequency Counter Maximum Limit",
                "width": 22
              }
            },
            "SCMC": {
              "MONO_CT": {
                "bit": 0,
                "description": "Monobit Count",
                "width": 16
              }
            },
            "SCML": {
              "MONO_MAX": {
                "bit": 0,
                "description": "Monobit Maximum Limit",
                "width": 16
              },
              "MONO_RNG": {
                "bit": 16,
                "description": "Monobit Range",
                "width": 16
              }
            },
            "SCR1C": {
              "R1_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 1 Count",
                "width": 15
              },
              "R1_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 1 Count",
                "width": 15
              }
            },
            "SCR1L": {
              "RUN1_MAX": {
                "bit": 0,
                "description": "Run Length 1 Maximum Limit",
                "width": 15
              },
              "RUN1_RNG": {
                "bit": 16,
                "description": "Run Length 1 Range",
                "width": 15
              }
            },
            "SCR2C": {
              "R2_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 2 Count",
                "width": 14
              },
              "R2_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 2 Count",
                "width": 14
              }
            },
            "SCR2L": {
              "RUN2_MAX": {
                "bit": 0,
                "description": "Run Length 2 Maximum Limit",
                "width": 14
              },
              "RUN2_RNG": {
                "bit": 16,
                "description": "Run Length 2 Range",
                "width": 14
              }
            },
            "SCR3C": {
              "R3_0_CT": {
                "bit": 0,
                "description": "Runs of Zeroes, Length 3 Count",
                "width": 13
              },
              "R3_1_CT": {
                "bit": 16,
                "description": "Runs of Ones, Length 3 Count",
                "width": 13
              }
            },
            "SCR3L": {
              "RUN3_MAX": {
                "bit": 0,
                "description": "Run Length 3 Maximum Limit",
                "width": 13
              },
              "RUN3_RNG": {
                "bit": 16,
                "description": "Run Length 3 Range",
                "width": 13
              }
            },
            "SCR4C": {
              "R4_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 4 Count",
                "width": 12
              },
              "R4_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 4 Count",
                "width": 12
              }
            },
            "SCR4L": {
              "RUN4_MAX": {
                "bit": 0,
                "description": "Run Length 4 Maximum Limit",
                "width": 12
              },
              "RUN4_RNG": {
                "bit": 16,
                "description": "Run Length 4 Range",
                "width": 12
              }
            },
            "SCR5C": {
              "R5_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 5 Count",
                "width": 11
              },
              "R5_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 5 Count",
                "width": 11
              }
            },
            "SCR5L": {
              "RUN5_MAX": {
                "bit": 0,
                "description": "Run Length 5 Maximum Limit",
                "width": 11
              },
              "RUN5_RNG": {
                "bit": 16,
                "description": "Run Length 5 Range",
                "width": 11
              }
            },
            "SCR6PC": {
              "R6P_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 6+ Count",
                "width": 11
              },
              "R6P_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 6+ Count",
                "width": 11
              }
            },
            "SCR6PL": {
              "RUN6P_MAX": {
                "bit": 0,
                "description": "Run Length 6+ Maximum Limit",
                "width": 11
              },
              "RUN6P_RNG": {
                "bit": 16,
                "description": "Run Length 6+ Range",
                "width": 11
              }
            },
            "STATUS": {
              "TF1BR0": {
                "bit": 0,
                "description": "Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed."
              },
              "TF1BR1": {
                "bit": 1,
                "description": "Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed."
              },
              "TF2BR0": {
                "bit": 2,
                "description": "Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed."
              },
              "TF2BR1": {
                "bit": 3,
                "description": "Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed."
              },
              "TF3BR0": {
                "bit": 4,
                "description": "Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed."
              },
              "TF3BR1": {
                "bit": 5,
                "description": "Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed."
              },
              "TF4BR0": {
                "bit": 6,
                "description": "Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed."
              },
              "TF4BR1": {
                "bit": 7,
                "description": "Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed."
              },
              "TF5BR0": {
                "bit": 8,
                "description": "Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed."
              },
              "TF5BR1": {
                "bit": 9,
                "description": "Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed."
              },
              "TF6PBR0": {
                "bit": 10,
                "description": "Test Fail, 6 Plus Bit Run, Sampling 0s"
              },
              "TF6PBR1": {
                "bit": 11,
                "description": "Test Fail, 6 Plus Bit Run, Sampling 1s"
              },
              "TFSB": {
                "bit": 12,
                "description": "Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed."
              },
              "TFLR": {
                "bit": 13,
                "description": "Test Fail, Long Run. If TFLR=1, the Long Run Test has failed."
              },
              "TFP": {
                "bit": 14,
                "description": "Test Fail, Poker. If TFP=1, the Poker Test has failed."
              },
              "TFMB": {
                "bit": 15,
                "description": "Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed."
              },
              "RETRY_CT": {
                "bit": 16,
                "description": "RETRY COUNT",
                "width": 4
              }
            },
            "ENT0": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT1": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT2": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT3": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT4": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT5": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT6": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT7": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT8": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT9": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT10": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT11": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT12": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT13": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT14": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT15": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "PKRCNT10": {
              "PKR_0_CT": {
                "bit": 0,
                "description": "Poker 0h Count",
                "width": 16
              },
              "PKR_1_CT": {
                "bit": 16,
                "description": "Poker 1h Count",
                "width": 16
              }
            },
            "PKRCNT32": {
              "PKR_2_CT": {
                "bit": 0,
                "description": "Poker 2h Count",
                "width": 16
              },
              "PKR_3_CT": {
                "bit": 16,
                "description": "Poker 3h Count",
                "width": 16
              }
            },
            "PKRCNT54": {
              "PKR_4_CT": {
                "bit": 0,
                "description": "Poker 4h Count",
                "width": 16
              },
              "PKR_5_CT": {
                "bit": 16,
                "description": "Poker 5h Count",
                "width": 16
              }
            },
            "PKRCNT76": {
              "PKR_6_CT": {
                "bit": 0,
                "description": "Poker 6h Count",
                "width": 16
              },
              "PKR_7_CT": {
                "bit": 16,
                "description": "Poker 7h Count",
                "width": 16
              }
            },
            "PKRCNT98": {
              "PKR_8_CT": {
                "bit": 0,
                "description": "Poker 8h Count",
                "width": 16
              },
              "PKR_9_CT": {
                "bit": 16,
                "description": "Poker 9h Count",
                "width": 16
              }
            },
            "PKRCNTBA": {
              "PKR_A_CT": {
                "bit": 0,
                "description": "Poker Ah Count",
                "width": 16
              },
              "PKR_B_CT": {
                "bit": 16,
                "description": "Poker Bh Count",
                "width": 16
              }
            },
            "PKRCNTDC": {
              "PKR_C_CT": {
                "bit": 0,
                "description": "Poker Ch Count",
                "width": 16
              },
              "PKR_D_CT": {
                "bit": 16,
                "description": "Poker Dh Count",
                "width": 16
              }
            },
            "PKRCNTFE": {
              "PKR_E_CT": {
                "bit": 0,
                "description": "Poker Eh Count",
                "width": 16
              },
              "PKR_F_CT": {
                "bit": 16,
                "description": "Poker Fh Count",
                "width": 16
              }
            },
            "SEC_CFG": {
              "SH0": {
                "bit": 0,
                "description": "Reserved. DRNG specific, not applicable to this version."
              },
              "NO_PRGM": {
                "bit": 1,
                "description": "If set, the TRNG registers cannot be programmed"
              },
              "SK_VAL": {
                "bit": 2,
                "description": "Reserved. DRNG-specific, not applicable to this version."
              }
            },
            "INT_CTRL": {
              "HW_ERR": {
                "bit": 0,
                "description": "Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted."
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Same behavior as bit 0 above."
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Same behavior as bit 0 above."
              },
              "UNUSED": {
                "bit": 3,
                "description": "Reserved but writeable.",
                "width": 29
              }
            },
            "INT_MASK": {
              "HW_ERR": {
                "bit": 0,
                "description": "Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted."
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Same behavior as bit 0 above."
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Same behavior as bit 0 above."
              }
            },
            "INT_STATUS": {
              "HW_ERR": {
                "bit": 0,
                "description": "Read: Error status"
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Read only: Entropy Valid"
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Read only: Frequency Count Fail"
              }
            },
            "VID1": {
              "MIN_REV": {
                "bit": 0,
                "description": "Shows the Freescale IP's Minor revision of the TRNG.",
                "width": 8
              },
              "MAJ_REV": {
                "bit": 8,
                "description": "Shows the Freescale IP's Major revision of the TRNG.",
                "width": 8
              },
              "IP_ID": {
                "bit": 16,
                "description": "Shows the Freescale IP ID.",
                "width": 16
              }
            },
            "VID2": {
              "CONFIG_OPT": {
                "bit": 0,
                "description": "Shows the Freescale IP's Configuaration options for the TRNG.",
                "width": 8
              },
              "ECO_REV": {
                "bit": 8,
                "description": "Shows the Freescale IP's ECO revision of the TRNG.",
                "width": 8
              },
              "INTG_OPT": {
                "bit": 16,
                "description": "Shows the Freescale integration options for the TRNG.",
                "width": 8
              },
              "ERA": {
                "bit": 24,
                "description": "Shows the Freescale compile options for the TRNG.",
                "width": 8
              }
            }
          }
        },
        "FLEXIO0": {
          "instances": [
            {
              "name": "FLEXIO0",
              "base": "0x400CA000",
              "irq": 5
            }
          ],
          "registers": {
            "FLEXIO0_VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "FLEXIO0_PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "FLEXIO0_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "FlexIO Control Register"
            },
            "FLEXIO0_PIN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin State Register"
            },
            "FLEXIO0_SHIFTSTAT": {
              "offset": "0x10",
              "size": 32,
              "description": "Shifter Status Register"
            },
            "FLEXIO0_SHIFTERR": {
              "offset": "0x14",
              "size": 32,
              "description": "Shifter Error Register"
            },
            "FLEXIO0_TIMSTAT": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer Status Register"
            },
            "FLEXIO0_SHIFTSIEN": {
              "offset": "0x20",
              "size": 32,
              "description": "Shifter Status Interrupt Enable"
            },
            "FLEXIO0_SHIFTEIEN": {
              "offset": "0x24",
              "size": 32,
              "description": "Shifter Error Interrupt Enable"
            },
            "FLEXIO0_TIMIEN": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer Interrupt Enable Register"
            },
            "FLEXIO0_SHIFTSDEN": {
              "offset": "0x30",
              "size": 32,
              "description": "Shifter Status DMA Enable"
            },
            "FLEXIO0_SHIFTSTATE": {
              "offset": "0x40",
              "size": 32,
              "description": "Shifter State Register"
            },
            "FLEXIO0_SHIFTCTL0": {
              "offset": "0x80",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "FLEXIO0_SHIFTCTL1": {
              "offset": "0x84",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "FLEXIO0_SHIFTCTL2": {
              "offset": "0x88",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "FLEXIO0_SHIFTCTL3": {
              "offset": "0x8C",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "FLEXIO0_SHIFTCTL4": {
              "offset": "0x90",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "FLEXIO0_SHIFTCTL5": {
              "offset": "0x94",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "FLEXIO0_SHIFTCTL6": {
              "offset": "0x98",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "FLEXIO0_SHIFTCTL7": {
              "offset": "0x9C",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "FLEXIO0_SHIFTCFG0": {
              "offset": "0x100",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "FLEXIO0_SHIFTCFG1": {
              "offset": "0x104",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "FLEXIO0_SHIFTCFG2": {
              "offset": "0x108",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "FLEXIO0_SHIFTCFG3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "FLEXIO0_SHIFTCFG4": {
              "offset": "0x110",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "FLEXIO0_SHIFTCFG5": {
              "offset": "0x114",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "FLEXIO0_SHIFTCFG6": {
              "offset": "0x118",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "FLEXIO0_SHIFTCFG7": {
              "offset": "0x11C",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "FLEXIO0_SHIFTBUF0": {
              "offset": "0x200",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "FLEXIO0_SHIFTBUF1": {
              "offset": "0x204",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "FLEXIO0_SHIFTBUF2": {
              "offset": "0x208",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "FLEXIO0_SHIFTBUF3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "FLEXIO0_SHIFTBUF4": {
              "offset": "0x210",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "FLEXIO0_SHIFTBUF5": {
              "offset": "0x214",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "FLEXIO0_SHIFTBUF6": {
              "offset": "0x218",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "FLEXIO0_SHIFTBUF7": {
              "offset": "0x21C",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "FLEXIO0_SHIFTBUFBIS0": {
              "offset": "0x280",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBIS1": {
              "offset": "0x284",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBIS2": {
              "offset": "0x288",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBIS3": {
              "offset": "0x28C",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBIS4": {
              "offset": "0x290",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBIS5": {
              "offset": "0x294",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBIS6": {
              "offset": "0x298",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBIS7": {
              "offset": "0x29C",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBYS0": {
              "offset": "0x300",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBYS1": {
              "offset": "0x304",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBYS2": {
              "offset": "0x308",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBYS3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBYS4": {
              "offset": "0x310",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBYS5": {
              "offset": "0x314",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBYS6": {
              "offset": "0x318",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBYS7": {
              "offset": "0x31C",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBBS0": {
              "offset": "0x380",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBBS1": {
              "offset": "0x384",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBBS2": {
              "offset": "0x388",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBBS3": {
              "offset": "0x38C",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBBS4": {
              "offset": "0x390",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBBS5": {
              "offset": "0x394",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBBS6": {
              "offset": "0x398",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFBBS7": {
              "offset": "0x39C",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "FLEXIO0_TIMCTL0": {
              "offset": "0x400",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "FLEXIO0_TIMCTL1": {
              "offset": "0x404",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "FLEXIO0_TIMCTL2": {
              "offset": "0x408",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "FLEXIO0_TIMCTL3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "FLEXIO0_TIMCTL4": {
              "offset": "0x410",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "FLEXIO0_TIMCTL5": {
              "offset": "0x414",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "FLEXIO0_TIMCTL6": {
              "offset": "0x418",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "FLEXIO0_TIMCTL7": {
              "offset": "0x41C",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "FLEXIO0_TIMCFG0": {
              "offset": "0x480",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "FLEXIO0_TIMCFG1": {
              "offset": "0x484",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "FLEXIO0_TIMCFG2": {
              "offset": "0x488",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "FLEXIO0_TIMCFG3": {
              "offset": "0x48C",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "FLEXIO0_TIMCFG4": {
              "offset": "0x490",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "FLEXIO0_TIMCFG5": {
              "offset": "0x494",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "FLEXIO0_TIMCFG6": {
              "offset": "0x498",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "FLEXIO0_TIMCFG7": {
              "offset": "0x49C",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "FLEXIO0_TIMCMP0": {
              "offset": "0x500",
              "size": 32,
              "description": "Timer Compare N Register"
            },
            "FLEXIO0_TIMCMP1": {
              "offset": "0x504",
              "size": 32,
              "description": "Timer Compare N Register"
            },
            "FLEXIO0_TIMCMP2": {
              "offset": "0x508",
              "size": 32,
              "description": "Timer Compare N Register"
            },
            "FLEXIO0_TIMCMP3": {
              "offset": "0x50C",
              "size": 32,
              "description": "Timer Compare N Register"
            },
            "FLEXIO0_TIMCMP4": {
              "offset": "0x510",
              "size": 32,
              "description": "Timer Compare N Register"
            },
            "FLEXIO0_TIMCMP5": {
              "offset": "0x514",
              "size": 32,
              "description": "Timer Compare N Register"
            },
            "FLEXIO0_TIMCMP6": {
              "offset": "0x518",
              "size": 32,
              "description": "Timer Compare N Register"
            },
            "FLEXIO0_TIMCMP7": {
              "offset": "0x51C",
              "size": 32,
              "description": "Timer Compare N Register"
            },
            "FLEXIO0_SHIFTBUFNBS0": {
              "offset": "0x680",
              "size": 32,
              "description": "Shifter Buffer N Nibble Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNBS1": {
              "offset": "0x684",
              "size": 32,
              "description": "Shifter Buffer N Nibble Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNBS2": {
              "offset": "0x688",
              "size": 32,
              "description": "Shifter Buffer N Nibble Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNBS3": {
              "offset": "0x68C",
              "size": 32,
              "description": "Shifter Buffer N Nibble Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNBS4": {
              "offset": "0x690",
              "size": 32,
              "description": "Shifter Buffer N Nibble Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNBS5": {
              "offset": "0x694",
              "size": 32,
              "description": "Shifter Buffer N Nibble Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNBS6": {
              "offset": "0x698",
              "size": 32,
              "description": "Shifter Buffer N Nibble Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNBS7": {
              "offset": "0x69C",
              "size": 32,
              "description": "Shifter Buffer N Nibble Byte Swapped Register"
            },
            "FLEXIO0_SHIFTBUFHWS0": {
              "offset": "0x700",
              "size": 32,
              "description": "Shifter Buffer N Half Word Swapped Register"
            },
            "FLEXIO0_SHIFTBUFHWS1": {
              "offset": "0x704",
              "size": 32,
              "description": "Shifter Buffer N Half Word Swapped Register"
            },
            "FLEXIO0_SHIFTBUFHWS2": {
              "offset": "0x708",
              "size": 32,
              "description": "Shifter Buffer N Half Word Swapped Register"
            },
            "FLEXIO0_SHIFTBUFHWS3": {
              "offset": "0x70C",
              "size": 32,
              "description": "Shifter Buffer N Half Word Swapped Register"
            },
            "FLEXIO0_SHIFTBUFHWS4": {
              "offset": "0x710",
              "size": 32,
              "description": "Shifter Buffer N Half Word Swapped Register"
            },
            "FLEXIO0_SHIFTBUFHWS5": {
              "offset": "0x714",
              "size": 32,
              "description": "Shifter Buffer N Half Word Swapped Register"
            },
            "FLEXIO0_SHIFTBUFHWS6": {
              "offset": "0x718",
              "size": 32,
              "description": "Shifter Buffer N Half Word Swapped Register"
            },
            "FLEXIO0_SHIFTBUFHWS7": {
              "offset": "0x71C",
              "size": 32,
              "description": "Shifter Buffer N Half Word Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNIS0": {
              "offset": "0x780",
              "size": 32,
              "description": "Shifter Buffer N Nibble Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNIS1": {
              "offset": "0x784",
              "size": 32,
              "description": "Shifter Buffer N Nibble Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNIS2": {
              "offset": "0x788",
              "size": 32,
              "description": "Shifter Buffer N Nibble Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNIS3": {
              "offset": "0x78C",
              "size": 32,
              "description": "Shifter Buffer N Nibble Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNIS4": {
              "offset": "0x790",
              "size": 32,
              "description": "Shifter Buffer N Nibble Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNIS5": {
              "offset": "0x794",
              "size": 32,
              "description": "Shifter Buffer N Nibble Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNIS6": {
              "offset": "0x798",
              "size": 32,
              "description": "Shifter Buffer N Nibble Swapped Register"
            },
            "FLEXIO0_SHIFTBUFNIS7": {
              "offset": "0x79C",
              "size": 32,
              "description": "Shifter Buffer N Nibble Swapped Register"
            }
          },
          "bits": {
            "FLEXIO0_VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "FLEXIO0_PARAM": {
              "SHIFTER": {
                "bit": 0,
                "description": "Shifter Number",
                "width": 8
              },
              "TIMER": {
                "bit": 8,
                "description": "Timer Number",
                "width": 8
              },
              "PIN": {
                "bit": 16,
                "description": "Pin Number",
                "width": 8
              },
              "TRIGGER": {
                "bit": 24,
                "description": "Trigger Number",
                "width": 8
              }
            },
            "FLEXIO0_CTRL": {
              "FLEXEN": {
                "bit": 0,
                "description": "FlexIO Enable"
              },
              "SWRST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "FASTACC": {
                "bit": 2,
                "description": "Fast Access"
              },
              "DBGE": {
                "bit": 30,
                "description": "Debug Enable"
              },
              "DOZEN": {
                "bit": 31,
                "description": "Doze Enable"
              }
            },
            "FLEXIO0_PIN": {
              "PDI": {
                "bit": 0,
                "description": "Pin Data Input",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTSTAT": {
              "SSF": {
                "bit": 0,
                "description": "Shifter Status Flag",
                "width": 8
              }
            },
            "FLEXIO0_SHIFTERR": {
              "SEF": {
                "bit": 0,
                "description": "Shifter Error Flags",
                "width": 8
              }
            },
            "FLEXIO0_TIMSTAT": {
              "TSF": {
                "bit": 0,
                "description": "Timer Status Flags",
                "width": 8
              }
            },
            "FLEXIO0_SHIFTSIEN": {
              "SSIE": {
                "bit": 0,
                "description": "Shifter Status Interrupt Enable",
                "width": 8
              }
            },
            "FLEXIO0_SHIFTEIEN": {
              "SEIE": {
                "bit": 0,
                "description": "Shifter Error Interrupt Enable",
                "width": 8
              }
            },
            "FLEXIO0_TIMIEN": {
              "TEIE": {
                "bit": 0,
                "description": "Timer Status Interrupt Enable",
                "width": 8
              }
            },
            "FLEXIO0_SHIFTSDEN": {
              "SSDE": {
                "bit": 0,
                "description": "Shifter Status DMA Enable",
                "width": 8
              }
            },
            "FLEXIO0_SHIFTSTATE": {
              "STATE": {
                "bit": 0,
                "description": "Current State Pointer",
                "width": 3
              }
            },
            "FLEXIO0_SHIFTCTL0": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 3
              }
            },
            "FLEXIO0_SHIFTCTL1": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 3
              }
            },
            "FLEXIO0_SHIFTCTL2": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 3
              }
            },
            "FLEXIO0_SHIFTCTL3": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 3
              }
            },
            "FLEXIO0_SHIFTCTL4": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 3
              }
            },
            "FLEXIO0_SHIFTCTL5": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 3
              }
            },
            "FLEXIO0_SHIFTCTL6": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 3
              }
            },
            "FLEXIO0_SHIFTCTL7": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 3
              }
            },
            "FLEXIO0_SHIFTCFG0": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              },
              "PWIDTH": {
                "bit": 16,
                "description": "Parallel Width",
                "width": 5
              }
            },
            "FLEXIO0_SHIFTCFG1": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              },
              "PWIDTH": {
                "bit": 16,
                "description": "Parallel Width",
                "width": 5
              }
            },
            "FLEXIO0_SHIFTCFG2": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              },
              "PWIDTH": {
                "bit": 16,
                "description": "Parallel Width",
                "width": 5
              }
            },
            "FLEXIO0_SHIFTCFG3": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              },
              "PWIDTH": {
                "bit": 16,
                "description": "Parallel Width",
                "width": 5
              }
            },
            "FLEXIO0_SHIFTCFG4": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              },
              "PWIDTH": {
                "bit": 16,
                "description": "Parallel Width",
                "width": 5
              }
            },
            "FLEXIO0_SHIFTCFG5": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              },
              "PWIDTH": {
                "bit": 16,
                "description": "Parallel Width",
                "width": 5
              }
            },
            "FLEXIO0_SHIFTCFG6": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              },
              "PWIDTH": {
                "bit": 16,
                "description": "Parallel Width",
                "width": 5
              }
            },
            "FLEXIO0_SHIFTCFG7": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              },
              "PWIDTH": {
                "bit": 16,
                "description": "Parallel Width",
                "width": 5
              }
            },
            "FLEXIO0_SHIFTBUF0": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUF1": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUF2": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUF3": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUF4": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUF5": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUF6": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUF7": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBIS0": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBIS1": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBIS2": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBIS3": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBIS4": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBIS5": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBIS6": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBIS7": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBYS0": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBYS1": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBYS2": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBYS3": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBYS4": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBYS5": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBYS6": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBYS7": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBBS0": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBBS1": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBBS2": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBBS3": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBBS4": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBBS5": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBBS6": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFBBS7": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_TIMCTL0": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 6
              }
            },
            "FLEXIO0_TIMCTL1": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 6
              }
            },
            "FLEXIO0_TIMCTL2": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 6
              }
            },
            "FLEXIO0_TIMCTL3": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 6
              }
            },
            "FLEXIO0_TIMCTL4": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 6
              }
            },
            "FLEXIO0_TIMCTL5": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 6
              }
            },
            "FLEXIO0_TIMCTL6": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 6
              }
            },
            "FLEXIO0_TIMCTL7": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 6
              }
            },
            "FLEXIO0_TIMCFG0": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "FLEXIO0_TIMCFG1": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "FLEXIO0_TIMCFG2": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "FLEXIO0_TIMCFG3": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "FLEXIO0_TIMCFG4": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "FLEXIO0_TIMCFG5": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "FLEXIO0_TIMCFG6": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "FLEXIO0_TIMCFG7": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "FLEXIO0_TIMCMP0": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            },
            "FLEXIO0_TIMCMP1": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            },
            "FLEXIO0_TIMCMP2": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            },
            "FLEXIO0_TIMCMP3": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            },
            "FLEXIO0_TIMCMP4": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            },
            "FLEXIO0_TIMCMP5": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            },
            "FLEXIO0_TIMCMP6": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            },
            "FLEXIO0_TIMCMP7": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            },
            "FLEXIO0_SHIFTBUFNBS0": {
              "SHIFTBUFNBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNBS1": {
              "SHIFTBUFNBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNBS2": {
              "SHIFTBUFNBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNBS3": {
              "SHIFTBUFNBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNBS4": {
              "SHIFTBUFNBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNBS5": {
              "SHIFTBUFNBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNBS6": {
              "SHIFTBUFNBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNBS7": {
              "SHIFTBUFNBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFHWS0": {
              "SHIFTBUFHWS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFHWS1": {
              "SHIFTBUFHWS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFHWS2": {
              "SHIFTBUFHWS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFHWS3": {
              "SHIFTBUFHWS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFHWS4": {
              "SHIFTBUFHWS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFHWS5": {
              "SHIFTBUFHWS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFHWS6": {
              "SHIFTBUFHWS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFHWS7": {
              "SHIFTBUFHWS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNIS0": {
              "SHIFTBUFNIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNIS1": {
              "SHIFTBUFNIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNIS2": {
              "SHIFTBUFNIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNIS3": {
              "SHIFTBUFNIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNIS4": {
              "SHIFTBUFNIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNIS5": {
              "SHIFTBUFNIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNIS6": {
              "SHIFTBUFNIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "FLEXIO0_SHIFTBUFNIS7": {
              "SHIFTBUFNIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            }
          }
        },
        "ASMC": {
          "instances": [
            {
              "name": "ASMC",
              "base": "0x400F5000"
            }
          ],
          "registers": {
            "SRS": {
              "offset": "0x00",
              "size": 32,
              "description": "System Reset Status Register"
            },
            "PMPROT": {
              "offset": "0x08",
              "size": 32,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Power Mode Control register"
            },
            "STOPCTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "Stop Control Register"
            },
            "PMSTAT": {
              "offset": "0x14",
              "size": 32,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "SRS": {
              "WAKEUP": {
                "bit": 0,
                "description": "Low Leakage Wakeup Reset"
              },
              "WDOG1": {
                "bit": 5,
                "description": "Watchdog"
              },
              "RES": {
                "bit": 6,
                "description": "Chip Reset not POR"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              },
              "LOCKUP": {
                "bit": 9,
                "description": "Core 1 Lockup"
              },
              "SW": {
                "bit": 10,
                "description": "Software"
              },
              "SACKERR": {
                "bit": 12,
                "description": "Stop Mode Acknowledge Error Reset"
              }
            },
            "PMPROT": {
              "AVLLS": {
                "bit": 1,
                "description": "Allow Very-Low-Leakage Stop Mode"
              },
              "ALLS": {
                "bit": 3,
                "description": "Allow Low-Leakage Stop Mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              },
              "AHSRUN": {
                "bit": 7,
                "description": "Allow High Speed Run mode"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "STOPCTRL": {
              "PSTOPO": {
                "bit": 6,
                "description": "Partial Stop Option",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "Power Mode Status",
                "width": 8
              }
            }
          }
        },
        "MTB0": {
          "instances": [
            {
              "name": "MTB0",
              "base": "0xF0000000"
            },
            {
              "name": "MTB0_DWT",
              "base": "0xF0001000"
            },
            {
              "name": "MTB0_ROM",
              "base": "0xF0002000"
            }
          ],
          "registers": {
            "POSITION": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB Position Register"
            },
            "MASTER": {
              "offset": "0x04",
              "size": 32,
              "description": "MTB Master Register"
            },
            "FLOW": {
              "offset": "0x08",
              "size": 32,
              "description": "MTB Flow Register"
            },
            "BASE": {
              "offset": "0x0C",
              "size": 32,
              "description": "MTB Base Register"
            },
            "MODECTRL": {
              "offset": "0xF00",
              "size": 32,
              "description": "Integration Mode Control Register"
            },
            "TAGSET": {
              "offset": "0xFA0",
              "size": 32,
              "description": "Claim TAG Set Register"
            },
            "TAGCLEAR": {
              "offset": "0xFA4",
              "size": 32,
              "description": "Claim TAG Clear Register"
            },
            "LOCKACCESS": {
              "offset": "0xFB0",
              "size": 32,
              "description": "Lock Access Register"
            },
            "LOCKSTAT": {
              "offset": "0xFB4",
              "size": 32,
              "description": "Lock Status Register"
            },
            "AUTHSTAT": {
              "offset": "0xFB8",
              "size": 32,
              "description": "Authentication Status Register"
            },
            "DEVICEARCH": {
              "offset": "0xFBC",
              "size": 32,
              "description": "Device Architecture Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "POSITION": {
              "WRAP": {
                "bit": 2,
                "description": "WRAP"
              },
              "POINTER": {
                "bit": 3,
                "description": "Trace Packet Address Pointer[28:0]",
                "width": 29
              }
            },
            "MASTER": {
              "MASK": {
                "bit": 0,
                "description": "Mask",
                "width": 5
              },
              "TSTARTEN": {
                "bit": 5,
                "description": "Trace Start Input Enable"
              },
              "TSTOPEN": {
                "bit": 6,
                "description": "Trace Stop Input Enable"
              },
              "SFRWPRIV": {
                "bit": 7,
                "description": "Special Function Register Write Privilege"
              },
              "RAMPRIV": {
                "bit": 8,
                "description": "RAM Privilege"
              },
              "HALTREQ": {
                "bit": 9,
                "description": "Halt Request"
              },
              "EN": {
                "bit": 31,
                "description": "Main Trace Enable"
              }
            },
            "FLOW": {
              "AUTOSTOP": {
                "bit": 0,
                "description": "AUTOSTOP"
              },
              "AUTOHALT": {
                "bit": 1,
                "description": "AUTOHALT"
              },
              "WATERMARK": {
                "bit": 3,
                "description": "WATERMARK[28:0]",
                "width": 29
              }
            },
            "BASE": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 32
              }
            },
            "MODECTRL": {
              "MODECTRL": {
                "bit": 0,
                "description": "MODECTRL",
                "width": 32
              }
            },
            "TAGSET": {
              "TAGSET": {
                "bit": 0,
                "description": "TAGSET",
                "width": 32
              }
            },
            "TAGCLEAR": {
              "TAGCLEAR": {
                "bit": 0,
                "description": "TAGCLEAR",
                "width": 32
              }
            },
            "LOCKACCESS": {
              "LOCKACCESS": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000",
                "width": 32
              }
            },
            "LOCKSTAT": {
              "LOCKSTAT": {
                "bit": 0,
                "description": "LOCKSTAT",
                "width": 32
              }
            },
            "AUTHSTAT": {
              "BIT0": {
                "bit": 0,
                "description": "Connected to DBGEN."
              },
              "BIT1": {
                "bit": 1,
                "description": "BIT1"
              },
              "BIT2": {
                "bit": 2,
                "description": "BIT2"
              },
              "BIT3": {
                "bit": 3,
                "description": "BIT3"
              }
            },
            "DEVICEARCH": {
              "DEVICEARCH": {
                "bit": 0,
                "description": "DEVICEARCH",
                "width": 32
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "DEVICECFG",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "DEVICETYPID",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MTB1": {
          "instances": [
            {
              "name": "MTB1",
              "base": "0xF1000000"
            }
          ],
          "registers": {
            "POSITION": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB Position Register"
            },
            "MASTER": {
              "offset": "0x04",
              "size": 32,
              "description": "MTB Master Register"
            },
            "FLOW": {
              "offset": "0x08",
              "size": 32,
              "description": "MTB Flow Register"
            },
            "BASE": {
              "offset": "0x0C",
              "size": 32,
              "description": "MTB Base Register"
            },
            "MODECTRL": {
              "offset": "0xF00",
              "size": 32,
              "description": "Integration Mode Control Register"
            },
            "TAGSET": {
              "offset": "0xFA0",
              "size": 32,
              "description": "Claim TAG Set Register"
            },
            "TAGCLEAR": {
              "offset": "0xFA4",
              "size": 32,
              "description": "Claim TAG Clear Register"
            },
            "LOCKACCESS": {
              "offset": "0xFB0",
              "size": 32,
              "description": "Lock Access Register"
            },
            "LOCKSTAT": {
              "offset": "0xFB4",
              "size": 32,
              "description": "Lock Status Register"
            },
            "AUTHSTAT": {
              "offset": "0xFB8",
              "size": 32,
              "description": "Authentication Status Register"
            },
            "DEVICEARCH": {
              "offset": "0xFBC",
              "size": 32,
              "description": "Device Architecture Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "POSITION": {
              "WRAP": {
                "bit": 2,
                "description": "WRAP"
              },
              "POINTER": {
                "bit": 3,
                "description": "Trace Packet Address Pointer[28:0]",
                "width": 29
              }
            },
            "MASTER": {
              "MASK": {
                "bit": 0,
                "description": "Mask",
                "width": 5
              },
              "TSTARTEN": {
                "bit": 5,
                "description": "Trace Start Input Enable"
              },
              "TSTOPEN": {
                "bit": 6,
                "description": "Trace Stop Input Enable"
              },
              "SFRWPRIV": {
                "bit": 7,
                "description": "Special Function Register Write Privilege"
              },
              "RAMPRIV": {
                "bit": 8,
                "description": "RAM Privilege"
              },
              "HALTREQ": {
                "bit": 9,
                "description": "Halt Request"
              },
              "EN": {
                "bit": 31,
                "description": "Main Trace Enable"
              }
            },
            "FLOW": {
              "AUTOSTOP": {
                "bit": 0,
                "description": "AUTOSTOP"
              },
              "AUTOHALT": {
                "bit": 1,
                "description": "AUTOHALT"
              },
              "WATERMARK": {
                "bit": 3,
                "description": "WATERMARK[28:0]",
                "width": 29
              }
            },
            "BASE": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 32
              }
            },
            "MODECTRL": {
              "MODECTRL": {
                "bit": 0,
                "description": "MODECTRL",
                "width": 32
              }
            },
            "TAGSET": {
              "TAGSET": {
                "bit": 0,
                "description": "TAGSET",
                "width": 32
              }
            },
            "TAGCLEAR": {
              "TAGCLEAR": {
                "bit": 0,
                "description": "TAGCLEAR",
                "width": 32
              }
            },
            "LOCKACCESS": {
              "LOCKACCESS": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000",
                "width": 32
              }
            },
            "LOCKSTAT": {
              "LOCKSTAT": {
                "bit": 0,
                "description": "LOCKSTAT",
                "width": 32
              }
            },
            "AUTHSTAT": {
              "BIT0": {
                "bit": 0,
                "description": "Connected to DBGEN."
              },
              "BIT1": {
                "bit": 1,
                "description": "BIT1"
              },
              "BIT2": {
                "bit": 2,
                "description": "BIT2"
              },
              "BIT3": {
                "bit": 3,
                "description": "BIT3"
              }
            },
            "DEVICEARCH": {
              "DEVICEARCH": {
                "bit": 0,
                "description": "DEVICEARCH",
                "width": 32
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "DEVICECFG",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "DEVICETYPID",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MCM0": {
          "instances": [
            {
              "name": "MCM0",
              "base": "0xF0003000"
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "PLACR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Platform Control Register"
            },
            "CPO": {
              "offset": "0x40",
              "size": 32,
              "description": "Compute Operation Control Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "PLACR": {
              "MMCAU": {
                "bit": 8,
                "description": "MMCAU Present"
              },
              "ARB": {
                "bit": 9,
                "description": "Arbitration select"
              },
              "CFCC": {
                "bit": 10,
                "description": "Clear Flash Controller Cache"
              },
              "DFCDA": {
                "bit": 11,
                "description": "Disable Flash Controller Data Caching"
              },
              "DFCIC": {
                "bit": 12,
                "description": "Disable Flash Controller Instruction Caching"
              },
              "DFCC": {
                "bit": 13,
                "description": "Disable Flash Controller Cache"
              },
              "EFDS": {
                "bit": 14,
                "description": "Enable Flash Data Speculation"
              },
              "DFCS": {
                "bit": 15,
                "description": "Disable Flash Controller Speculation"
              },
              "ESFC": {
                "bit": 16,
                "description": "Enable Stalling Flash Controller"
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Operation Request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Operation Acknowledge"
              },
              "CPOWOI": {
                "bit": 2,
                "description": "Compute Operation Wake-up on Interrupt"
              }
            }
          }
        },
        "MCM1": {
          "instances": [
            {
              "name": "MCM1",
              "base": "0xF1003000"
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "PLACR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Platform Control Register"
            },
            "CPO": {
              "offset": "0x40",
              "size": 32,
              "description": "Compute Operation Control Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "PLACR": {
              "MMCAU": {
                "bit": 8,
                "description": "MMCAU Present"
              },
              "ARB": {
                "bit": 9,
                "description": "Arbitration select"
              },
              "CFCC": {
                "bit": 10,
                "description": "Clear Flash Controller Cache"
              },
              "DFCDA": {
                "bit": 11,
                "description": "Disable Flash Controller Data Caching"
              },
              "DFCIC": {
                "bit": 12,
                "description": "Disable Flash Controller Instruction Caching"
              },
              "DFCC": {
                "bit": 13,
                "description": "Disable Flash Controller Cache"
              },
              "EFDS": {
                "bit": 14,
                "description": "Enable Flash Data Speculation"
              },
              "DFCS": {
                "bit": 15,
                "description": "Disable Flash Controller Speculation"
              },
              "ESFC": {
                "bit": 16,
                "description": "Enable Stalling Flash Controller"
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Operation Request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Operation Acknowledge"
              },
              "CPOWOI": {
                "bit": 2,
                "description": "Compute Operation Wake-up on Interrupt"
              }
            }
          }
        },
        "MMDVSQ0": {
          "instances": [
            {
              "name": "MMDVSQ0",
              "base": "0xF0004000"
            }
          ],
          "registers": {
            "DEND": {
              "offset": "0x00",
              "size": 32,
              "description": "Dividend Register"
            },
            "DSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Divisor Register"
            },
            "CSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control/Status Register"
            },
            "RES": {
              "offset": "0x0C",
              "size": 32,
              "description": "Result Register"
            },
            "RCND": {
              "offset": "0x10",
              "size": 32,
              "description": "Radicand Register"
            }
          },
          "bits": {
            "DEND": {
              "DIVIDEND": {
                "bit": 0,
                "description": "Dividend",
                "width": 32
              }
            },
            "DSOR": {
              "DIVISOR": {
                "bit": 0,
                "description": "Divisor",
                "width": 32
              }
            },
            "CSR": {
              "SRT": {
                "bit": 0,
                "description": "Start"
              },
              "USGN": {
                "bit": 1,
                "description": "Unsigned calculation"
              },
              "REM": {
                "bit": 2,
                "description": "REMainder calculation"
              },
              "DZE": {
                "bit": 3,
                "description": "Divide-by-Zero-Enable"
              },
              "DZ": {
                "bit": 4,
                "description": "Divide-by-Zero"
              },
              "DFS": {
                "bit": 5,
                "description": "Disable Fast Start"
              },
              "SQRT": {
                "bit": 29,
                "description": "SQUARE ROOT"
              },
              "DIV": {
                "bit": 30,
                "description": "DIVIDE"
              },
              "BUSY": {
                "bit": 31,
                "description": "BUSY"
              }
            },
            "RES": {
              "RESULT": {
                "bit": 0,
                "description": "Result",
                "width": 32
              }
            },
            "RCND": {
              "RADICAND": {
                "bit": 0,
                "description": "Radicand",
                "width": 32
              }
            }
          }
        },
        "MMDVSQ1": {
          "instances": [
            {
              "name": "MMDVSQ1",
              "base": "0xF1004000"
            }
          ],
          "registers": {
            "DEND": {
              "offset": "0x00",
              "size": 32,
              "description": "Dividend Register"
            },
            "DSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Divisor Register"
            },
            "CSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control/Status Register"
            },
            "RES": {
              "offset": "0x0C",
              "size": 32,
              "description": "Result Register"
            },
            "RCND": {
              "offset": "0x10",
              "size": 32,
              "description": "Radicand Register"
            }
          },
          "bits": {
            "DEND": {
              "DIVIDEND": {
                "bit": 0,
                "description": "Dividend",
                "width": 32
              }
            },
            "DSOR": {
              "DIVISOR": {
                "bit": 0,
                "description": "Divisor",
                "width": 32
              }
            },
            "CSR": {
              "SRT": {
                "bit": 0,
                "description": "Start"
              },
              "USGN": {
                "bit": 1,
                "description": "Unsigned calculation"
              },
              "REM": {
                "bit": 2,
                "description": "REMainder calculation"
              },
              "DZE": {
                "bit": 3,
                "description": "Divide-by-Zero-Enable"
              },
              "DZ": {
                "bit": 4,
                "description": "Divide-by-Zero"
              },
              "DFS": {
                "bit": 5,
                "description": "Disable Fast Start"
              },
              "SQRT": {
                "bit": 29,
                "description": "SQUARE ROOT"
              },
              "DIV": {
                "bit": 30,
                "description": "DIVIDE"
              },
              "BUSY": {
                "bit": 31,
                "description": "BUSY"
              }
            },
            "RES": {
              "RESULT": {
                "bit": 0,
                "description": "Result",
                "width": 32
              }
            },
            "RCND": {
              "RADICAND": {
                "bit": 0,
                "description": "Radicand",
                "width": 32
              }
            }
          }
        },
        "CAU0": {
          "instances": [
            {
              "name": "CAU0",
              "base": "0xF0005000"
            }
          ],
          "registers": {
            "CAU_DIRECT0": {
              "offset": "0x00",
              "size": 32,
              "description": "Direct access register 0"
            },
            "CAU_DIRECT1": {
              "offset": "0x04",
              "size": 32,
              "description": "Direct access register 1"
            },
            "CAU_DIRECT2": {
              "offset": "0x08",
              "size": 32,
              "description": "Direct access register 2"
            },
            "CAU_DIRECT3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Direct access register 3"
            },
            "CAU_DIRECT4": {
              "offset": "0x10",
              "size": 32,
              "description": "Direct access register 4"
            },
            "CAU_DIRECT5": {
              "offset": "0x14",
              "size": 32,
              "description": "Direct access register 5"
            },
            "CAU_DIRECT6": {
              "offset": "0x18",
              "size": 32,
              "description": "Direct access register 6"
            },
            "CAU_DIRECT7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Direct access register 7"
            },
            "CAU_DIRECT8": {
              "offset": "0x20",
              "size": 32,
              "description": "Direct access register 8"
            },
            "CAU_DIRECT9": {
              "offset": "0x24",
              "size": 32,
              "description": "Direct access register 9"
            },
            "CAU_DIRECT10": {
              "offset": "0x28",
              "size": 32,
              "description": "Direct access register 10"
            },
            "CAU_DIRECT11": {
              "offset": "0x2C",
              "size": 32,
              "description": "Direct access register 11"
            },
            "CAU_DIRECT12": {
              "offset": "0x30",
              "size": 32,
              "description": "Direct access register 12"
            },
            "CAU_DIRECT13": {
              "offset": "0x34",
              "size": 32,
              "description": "Direct access register 13"
            },
            "CAU_DIRECT14": {
              "offset": "0x38",
              "size": 32,
              "description": "Direct access register 14"
            },
            "CAU_DIRECT15": {
              "offset": "0x3C",
              "size": 32,
              "description": "Direct access register 15"
            },
            "CAU_LDR_CASR": {
              "offset": "0x840",
              "size": 32,
              "description": "Status register - Load Register command"
            },
            "CAU_LDR_CAA": {
              "offset": "0x844",
              "size": 32,
              "description": "Accumulator register - Load Register command"
            },
            "CAU_LDR_CA0": {
              "offset": "0x848",
              "size": 32,
              "description": "General Purpose Register 0 - Load Register command"
            },
            "CAU_LDR_CA1": {
              "offset": "0x84C",
              "size": 32,
              "description": "General Purpose Register 1 - Load Register command"
            },
            "CAU_LDR_CA2": {
              "offset": "0x850",
              "size": 32,
              "description": "General Purpose Register 2 - Load Register command"
            },
            "CAU_LDR_CA3": {
              "offset": "0x854",
              "size": 32,
              "description": "General Purpose Register 3 - Load Register command"
            },
            "CAU_LDR_CA4": {
              "offset": "0x858",
              "size": 32,
              "description": "General Purpose Register 4 - Load Register command"
            },
            "CAU_LDR_CA5": {
              "offset": "0x85C",
              "size": 32,
              "description": "General Purpose Register 5 - Load Register command"
            },
            "CAU_LDR_CA6": {
              "offset": "0x860",
              "size": 32,
              "description": "General Purpose Register 6 - Load Register command"
            },
            "CAU_LDR_CA7": {
              "offset": "0x864",
              "size": 32,
              "description": "General Purpose Register 7 - Load Register command"
            },
            "CAU_LDR_CA8": {
              "offset": "0x868",
              "size": 32,
              "description": "General Purpose Register 8 - Load Register command"
            },
            "CAU_STR_CASR": {
              "offset": "0x880",
              "size": 32,
              "description": "Status register - Store Register command"
            },
            "CAU_STR_CAA": {
              "offset": "0x884",
              "size": 32,
              "description": "Accumulator register - Store Register command"
            },
            "CAU_STR_CA0": {
              "offset": "0x888",
              "size": 32,
              "description": "General Purpose Register 0 - Store Register command"
            },
            "CAU_STR_CA1": {
              "offset": "0x88C",
              "size": 32,
              "description": "General Purpose Register 1 - Store Register command"
            },
            "CAU_STR_CA2": {
              "offset": "0x890",
              "size": 32,
              "description": "General Purpose Register 2 - Store Register command"
            },
            "CAU_STR_CA3": {
              "offset": "0x894",
              "size": 32,
              "description": "General Purpose Register 3 - Store Register command"
            },
            "CAU_STR_CA4": {
              "offset": "0x898",
              "size": 32,
              "description": "General Purpose Register 4 - Store Register command"
            },
            "CAU_STR_CA5": {
              "offset": "0x89C",
              "size": 32,
              "description": "General Purpose Register 5 - Store Register command"
            },
            "CAU_STR_CA6": {
              "offset": "0x8A0",
              "size": 32,
              "description": "General Purpose Register 6 - Store Register command"
            },
            "CAU_STR_CA7": {
              "offset": "0x8A4",
              "size": 32,
              "description": "General Purpose Register 7 - Store Register command"
            },
            "CAU_STR_CA8": {
              "offset": "0x8A8",
              "size": 32,
              "description": "General Purpose Register 8 - Store Register command"
            },
            "CAU_ADR_CASR": {
              "offset": "0x8C0",
              "size": 32,
              "description": "Status register - Add Register command"
            },
            "CAU_ADR_CAA": {
              "offset": "0x8C4",
              "size": 32,
              "description": "Accumulator register - Add to register command"
            },
            "CAU_ADR_CA0": {
              "offset": "0x8C8",
              "size": 32,
              "description": "General Purpose Register 0 - Add to register command"
            },
            "CAU_ADR_CA1": {
              "offset": "0x8CC",
              "size": 32,
              "description": "General Purpose Register 1 - Add to register command"
            },
            "CAU_ADR_CA2": {
              "offset": "0x8D0",
              "size": 32,
              "description": "General Purpose Register 2 - Add to register command"
            },
            "CAU_ADR_CA3": {
              "offset": "0x8D4",
              "size": 32,
              "description": "General Purpose Register 3 - Add to register command"
            },
            "CAU_ADR_CA4": {
              "offset": "0x8D8",
              "size": 32,
              "description": "General Purpose Register 4 - Add to register command"
            },
            "CAU_ADR_CA5": {
              "offset": "0x8DC",
              "size": 32,
              "description": "General Purpose Register 5 - Add to register command"
            },
            "CAU_ADR_CA6": {
              "offset": "0x8E0",
              "size": 32,
              "description": "General Purpose Register 6 - Add to register command"
            },
            "CAU_ADR_CA7": {
              "offset": "0x8E4",
              "size": 32,
              "description": "General Purpose Register 7 - Add to register command"
            },
            "CAU_ADR_CA8": {
              "offset": "0x8E8",
              "size": 32,
              "description": "General Purpose Register 8 - Add to register command"
            },
            "CAU_RADR_CASR": {
              "offset": "0x900",
              "size": 32,
              "description": "Status register - Reverse and Add to Register command"
            },
            "CAU_RADR_CAA": {
              "offset": "0x904",
              "size": 32,
              "description": "Accumulator register - Reverse and Add to Register command"
            },
            "CAU_RADR_CA0": {
              "offset": "0x908",
              "size": 32,
              "description": "General Purpose Register 0 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA1": {
              "offset": "0x90C",
              "size": 32,
              "description": "General Purpose Register 1 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA2": {
              "offset": "0x910",
              "size": 32,
              "description": "General Purpose Register 2 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA3": {
              "offset": "0x914",
              "size": 32,
              "description": "General Purpose Register 3 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA4": {
              "offset": "0x918",
              "size": 32,
              "description": "General Purpose Register 4 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA5": {
              "offset": "0x91C",
              "size": 32,
              "description": "General Purpose Register 5 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA6": {
              "offset": "0x920",
              "size": 32,
              "description": "General Purpose Register 6 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA7": {
              "offset": "0x924",
              "size": 32,
              "description": "General Purpose Register 7 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA8": {
              "offset": "0x928",
              "size": 32,
              "description": "General Purpose Register 8 - Reverse and Add to Register command"
            },
            "CAU_XOR_CASR": {
              "offset": "0x980",
              "size": 32,
              "description": "Status register - Exclusive Or command"
            },
            "CAU_XOR_CAA": {
              "offset": "0x984",
              "size": 32,
              "description": "Accumulator register - Exclusive Or command"
            },
            "CAU_XOR_CA0": {
              "offset": "0x988",
              "size": 32,
              "description": "General Purpose Register 0 - Exclusive Or command"
            },
            "CAU_XOR_CA1": {
              "offset": "0x98C",
              "size": 32,
              "description": "General Purpose Register 1 - Exclusive Or command"
            },
            "CAU_XOR_CA2": {
              "offset": "0x990",
              "size": 32,
              "description": "General Purpose Register 2 - Exclusive Or command"
            },
            "CAU_XOR_CA3": {
              "offset": "0x994",
              "size": 32,
              "description": "General Purpose Register 3 - Exclusive Or command"
            },
            "CAU_XOR_CA4": {
              "offset": "0x998",
              "size": 32,
              "description": "General Purpose Register 4 - Exclusive Or command"
            },
            "CAU_XOR_CA5": {
              "offset": "0x99C",
              "size": 32,
              "description": "General Purpose Register 5 - Exclusive Or command"
            },
            "CAU_XOR_CA6": {
              "offset": "0x9A0",
              "size": 32,
              "description": "General Purpose Register 6 - Exclusive Or command"
            },
            "CAU_XOR_CA7": {
              "offset": "0x9A4",
              "size": 32,
              "description": "General Purpose Register 7 - Exclusive Or command"
            },
            "CAU_XOR_CA8": {
              "offset": "0x9A8",
              "size": 32,
              "description": "General Purpose Register 8 - Exclusive Or command"
            },
            "CAU_ROTL_CASR": {
              "offset": "0x9C0",
              "size": 32,
              "description": "Status register - Rotate Left command"
            },
            "CAU_ROTL_CAA": {
              "offset": "0x9C4",
              "size": 32,
              "description": "Accumulator register - Rotate Left command"
            },
            "CAU_ROTL_CA0": {
              "offset": "0x9C8",
              "size": 32,
              "description": "General Purpose Register 0 - Rotate Left command"
            },
            "CAU_ROTL_CA1": {
              "offset": "0x9CC",
              "size": 32,
              "description": "General Purpose Register 1 - Rotate Left command"
            },
            "CAU_ROTL_CA2": {
              "offset": "0x9D0",
              "size": 32,
              "description": "General Purpose Register 2 - Rotate Left command"
            },
            "CAU_ROTL_CA3": {
              "offset": "0x9D4",
              "size": 32,
              "description": "General Purpose Register 3 - Rotate Left command"
            },
            "CAU_ROTL_CA4": {
              "offset": "0x9D8",
              "size": 32,
              "description": "General Purpose Register 4 - Rotate Left command"
            },
            "CAU_ROTL_CA5": {
              "offset": "0x9DC",
              "size": 32,
              "description": "General Purpose Register 5 - Rotate Left command"
            },
            "CAU_ROTL_CA6": {
              "offset": "0x9E0",
              "size": 32,
              "description": "General Purpose Register 6 - Rotate Left command"
            },
            "CAU_ROTL_CA7": {
              "offset": "0x9E4",
              "size": 32,
              "description": "General Purpose Register 7 - Rotate Left command"
            },
            "CAU_ROTL_CA8": {
              "offset": "0x9E8",
              "size": 32,
              "description": "General Purpose Register 8 - Rotate Left command"
            },
            "CAU_AESC_CASR": {
              "offset": "0xB00",
              "size": 32,
              "description": "Status register - AES Column Operation command"
            },
            "CAU_AESC_CAA": {
              "offset": "0xB04",
              "size": 32,
              "description": "Accumulator register - AES Column Operation command"
            },
            "CAU_AESC_CA0": {
              "offset": "0xB08",
              "size": 32,
              "description": "General Purpose Register 0 - AES Column Operation command"
            },
            "CAU_AESC_CA1": {
              "offset": "0xB0C",
              "size": 32,
              "description": "General Purpose Register 1 - AES Column Operation command"
            },
            "CAU_AESC_CA2": {
              "offset": "0xB10",
              "size": 32,
              "description": "General Purpose Register 2 - AES Column Operation command"
            },
            "CAU_AESC_CA3": {
              "offset": "0xB14",
              "size": 32,
              "description": "General Purpose Register 3 - AES Column Operation command"
            },
            "CAU_AESC_CA4": {
              "offset": "0xB18",
              "size": 32,
              "description": "General Purpose Register 4 - AES Column Operation command"
            },
            "CAU_AESC_CA5": {
              "offset": "0xB1C",
              "size": 32,
              "description": "General Purpose Register 5 - AES Column Operation command"
            },
            "CAU_AESC_CA6": {
              "offset": "0xB20",
              "size": 32,
              "description": "General Purpose Register 6 - AES Column Operation command"
            },
            "CAU_AESC_CA7": {
              "offset": "0xB24",
              "size": 32,
              "description": "General Purpose Register 7 - AES Column Operation command"
            },
            "CAU_AESC_CA8": {
              "offset": "0xB28",
              "size": 32,
              "description": "General Purpose Register 8 - AES Column Operation command"
            },
            "CAU_AESIC_CASR": {
              "offset": "0xB40",
              "size": 32,
              "description": "Status register - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CAA": {
              "offset": "0xB44",
              "size": 32,
              "description": "Accumulator register - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA0": {
              "offset": "0xB48",
              "size": 32,
              "description": "General Purpose Register 0 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA1": {
              "offset": "0xB4C",
              "size": 32,
              "description": "General Purpose Register 1 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA2": {
              "offset": "0xB50",
              "size": 32,
              "description": "General Purpose Register 2 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA3": {
              "offset": "0xB54",
              "size": 32,
              "description": "General Purpose Register 3 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA4": {
              "offset": "0xB58",
              "size": 32,
              "description": "General Purpose Register 4 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA5": {
              "offset": "0xB5C",
              "size": 32,
              "description": "General Purpose Register 5 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA6": {
              "offset": "0xB60",
              "size": 32,
              "description": "General Purpose Register 6 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA7": {
              "offset": "0xB64",
              "size": 32,
              "description": "General Purpose Register 7 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA8": {
              "offset": "0xB68",
              "size": 32,
              "description": "General Purpose Register 8 - AES Inverse Column Operation command"
            }
          },
          "bits": {
            "CAU_DIRECT0": {
              "CAU_DIRECT0": {
                "bit": 0,
                "description": "Direct register 0",
                "width": 32
              }
            },
            "CAU_DIRECT1": {
              "CAU_DIRECT1": {
                "bit": 0,
                "description": "Direct register 1",
                "width": 32
              }
            },
            "CAU_DIRECT2": {
              "CAU_DIRECT2": {
                "bit": 0,
                "description": "Direct register 2",
                "width": 32
              }
            },
            "CAU_DIRECT3": {
              "CAU_DIRECT3": {
                "bit": 0,
                "description": "Direct register 3",
                "width": 32
              }
            },
            "CAU_DIRECT4": {
              "CAU_DIRECT4": {
                "bit": 0,
                "description": "Direct register 4",
                "width": 32
              }
            },
            "CAU_DIRECT5": {
              "CAU_DIRECT5": {
                "bit": 0,
                "description": "Direct register 5",
                "width": 32
              }
            },
            "CAU_DIRECT6": {
              "CAU_DIRECT6": {
                "bit": 0,
                "description": "Direct register 6",
                "width": 32
              }
            },
            "CAU_DIRECT7": {
              "CAU_DIRECT7": {
                "bit": 0,
                "description": "Direct register 7",
                "width": 32
              }
            },
            "CAU_DIRECT8": {
              "CAU_DIRECT8": {
                "bit": 0,
                "description": "Direct register 8",
                "width": 32
              }
            },
            "CAU_DIRECT9": {
              "CAU_DIRECT9": {
                "bit": 0,
                "description": "Direct register 9",
                "width": 32
              }
            },
            "CAU_DIRECT10": {
              "CAU_DIRECT10": {
                "bit": 0,
                "description": "Direct register 10",
                "width": 32
              }
            },
            "CAU_DIRECT11": {
              "CAU_DIRECT11": {
                "bit": 0,
                "description": "Direct register 11",
                "width": 32
              }
            },
            "CAU_DIRECT12": {
              "CAU_DIRECT12": {
                "bit": 0,
                "description": "Direct register 12",
                "width": 32
              }
            },
            "CAU_DIRECT13": {
              "CAU_DIRECT13": {
                "bit": 0,
                "description": "Direct register 13",
                "width": 32
              }
            },
            "CAU_DIRECT14": {
              "CAU_DIRECT14": {
                "bit": 0,
                "description": "Direct register 14",
                "width": 32
              }
            },
            "CAU_DIRECT15": {
              "CAU_DIRECT15": {
                "bit": 0,
                "description": "Direct register 15",
                "width": 32
              }
            },
            "CAU_LDR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_LDR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_LDR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_LDR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_LDR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_LDR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_LDR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_LDR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_LDR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_LDR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_LDR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_STR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_STR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_STR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_STR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_STR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_STR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_STR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_STR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_STR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_STR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_STR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_ADR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_ADR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_ADR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_ADR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_ADR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_ADR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_ADR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_ADR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_ADR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_ADR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_ADR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_RADR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_RADR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_RADR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_RADR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_RADR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_RADR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_RADR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_RADR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_RADR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_RADR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_RADR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_XOR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_XOR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_XOR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_XOR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_XOR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_XOR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_XOR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_XOR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_XOR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_XOR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_XOR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_ROTL_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_ROTL_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_ROTL_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_ROTL_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_ROTL_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_ROTL_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_ROTL_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_ROTL_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_ROTL_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_ROTL_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_ROTL_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_AESC_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_AESC_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_AESC_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_AESC_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_AESC_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_AESC_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_AESC_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_AESC_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_AESC_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_AESC_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_AESC_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_AESIC_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_AESIC_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_AESIC_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_AESIC_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_AESIC_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_AESIC_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_AESIC_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_AESIC_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_AESIC_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_AESIC_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_AESIC_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 77,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_04_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA0_15_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA0_26_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA0_37_IRQHandler"
          },
          {
            "number": 20,
            "name": "CTI0_DMA0_Error_IRQHandler"
          },
          {
            "number": 21,
            "name": "FLEXIO0_IRQHandler"
          },
          {
            "number": 22,
            "name": "TPM0_IRQHandler"
          },
          {
            "number": 23,
            "name": "TPM1_IRQHandler"
          },
          {
            "number": 24,
            "name": "TPM2_IRQHandler"
          },
          {
            "number": 25,
            "name": "LPIT0_IRQHandler"
          },
          {
            "number": 26,
            "name": "LPSPI0_IRQHandler"
          },
          {
            "number": 27,
            "name": "LPSPI1_IRQHandler"
          },
          {
            "number": 28,
            "name": "LPUART0_IRQHandler"
          },
          {
            "number": 29,
            "name": "LPUART1_IRQHandler"
          },
          {
            "number": 30,
            "name": "LPI2C0_IRQHandler"
          },
          {
            "number": 31,
            "name": "LPI2C1_IRQHandler"
          },
          {
            "number": 32,
            "name": "MU0_A_IRQHandler"
          },
          {
            "number": 33,
            "name": "PORTA_IRQHandler"
          },
          {
            "number": 34,
            "name": "PORTB_IRQHandler"
          },
          {
            "number": 35,
            "name": "PORTC_IRQHandler"
          },
          {
            "number": 36,
            "name": "PORTD_IRQHandler"
          },
          {
            "number": 37,
            "name": "PORTE_IRQHandler"
          },
          {
            "number": 38,
            "name": "LLWU0_IRQHandler"
          },
          {
            "number": 39,
            "name": "I2S0_IRQHandler"
          },
          {
            "number": 40,
            "name": "USB0_IRQHandler"
          },
          {
            "number": 41,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 42,
            "name": "LPTMR0_IRQHandler"
          },
          {
            "number": 43,
            "name": "RTC_Seconds_IRQHandler"
          },
          {
            "number": 44,
            "name": "INTMUX0_0_IRQHandler"
          },
          {
            "number": 45,
            "name": "INTMUX0_1_IRQHandler"
          },
          {
            "number": 46,
            "name": "INTMUX0_2_IRQHandler"
          },
          {
            "number": 47,
            "name": "INTMUX0_3_IRQHandler"
          },
          {
            "number": 48,
            "name": "LPTMR1_IRQHandler"
          },
          {
            "number": 49,
            "name": "LPIT1_IRQHandler"
          },
          {
            "number": 52,
            "name": "LPSPI2_IRQHandler"
          },
          {
            "number": 53,
            "name": "LPUART2_IRQHandler"
          },
          {
            "number": 54,
            "name": "EMVSIM0_IRQHandler"
          },
          {
            "number": 55,
            "name": "LPI2C2_IRQHandler"
          },
          {
            "number": 56,
            "name": "TSI0_IRQHandler"
          },
          {
            "number": 57,
            "name": "PMC_IRQHandler"
          },
          {
            "number": 58,
            "name": "FTFA_IRQHandler"
          },
          {
            "number": 59,
            "name": "SCG_IRQHandler"
          },
          {
            "number": 60,
            "name": "WDOG0_IRQHandler"
          },
          {
            "number": 61,
            "name": "DAC0_IRQHandler"
          },
          {
            "number": 62,
            "name": "TRNG_IRQHandler"
          },
          {
            "number": 63,
            "name": "RCM_IRQHandler"
          },
          {
            "number": 64,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 65,
            "name": "CMP1_IRQHandler"
          },
          {
            "number": 66,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 67,
            "name": "PORTM_IRQHandler"
          },
          {
            "number": 72,
            "name": "DMA1_04_IRQHandler"
          },
          {
            "number": 73,
            "name": "DMA1_15_IRQHandler"
          },
          {
            "number": 74,
            "name": "DMA1_26_IRQHandler"
          },
          {
            "number": 75,
            "name": "DMA1_37_IRQHandler"
          },
          {
            "number": 76,
            "name": "DMA1_Error_IRQHandler"
          }
        ]
      }
    }
  }
}