INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_0_clk_wiz_0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.srcs/sim_1/new/tb_vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_vga_controller'
