// Seed: 2931374991
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output uwire id_2,
    output wand id_3,
    output supply1 id_4,
    output uwire id_5,
    output wor id_6,
    input wire id_7,
    input supply0 id_8,
    input tri id_9,
    input supply1 id_10
);
  assign id_3 = id_8;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wire id_5,
    output supply1 id_6,
    output supply1 id_7#(
        .id_9 (1),
        .id_10(1),
        .id_11(1),
        .id_12(1)
    )
);
  always
    if ((1)) begin : LABEL_0
      if (1) id_11 = id_1;
    end
  wire id_13;
  wire id_14;
  assign id_0  = 1'b0;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_0,
      id_6,
      id_7,
      id_7,
      id_11,
      id_4,
      id_3,
      id_5,
      id_4
  );
  assign modCall_1.type_2 = 0;
  assign id_6 = 1;
endmodule
