

================================================================
== Vivado HLS Report for 'convolution5'
================================================================
* Date:           Sun Dec 16 23:04:55 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet_hls_conv5
* Solution:       lenet_hls_conv5_soln
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  776408|  776408|  776409|  776409|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |    1552|    1552|        97|          -|          -|    16|    no    |
        | + Loop 1.1          |      95|      95|        19|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1      |      10|      10|         2|          -|          -|     5|    no    |
        |- Loop 2             |  186480|  186480|      1554|          -|          -|   120|    no    |
        | + Loop 2.1          |    1552|    1552|        97|          -|          -|    16|    no    |
        |  ++ Loop 2.1.1      |      95|      95|        19|          -|          -|     5|    no    |
        |   +++ Loop 2.1.1.1  |      10|      10|         2|          -|          -|     5|    no    |
        |- Loop 3             |     240|     240|         2|          -|          -|   120|    no    |
        |- Loop 4             |  587280|  587280|      4894|          -|          -|   120|    no    |
        | + Loop 4.1          |    4885|    4885|       977|          -|          -|     5|    no    |
        |  ++ Loop 4.1.1      |     975|     975|       195|          -|          -|     5|    no    |
        |   +++ Loop 4.1.1.1  |     193|     193|        12|          -|          -|    16|    no    |
        |- Loop 5             |     480|     480|         4|          -|          -|   120|    no    |
        |- Loop 6             |     360|     360|         3|          -|          -|   120|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    1222|    734|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|      5|    2682|   3630|
|Memory           |      132|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    673|
|Register         |        -|      -|    1025|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      140|      5|    4929|   5037|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       50|      2|       4|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |convolution5_AXILiteS_s_axi_U  |convolution5_AXILiteS_s_axi  |        0|      0|  220|  360|
    |convolution5_DATA_A_m_axi_U    |convolution5_DATA_A_m_axi    |        2|      0|  512|  580|
    |convolution5_DATA_B_m_axi_U    |convolution5_DATA_B_m_axi    |        2|      0|  512|  580|
    |convolution5_DATA_C_m_axi_U    |convolution5_DATA_C_m_axi    |        2|      0|  512|  580|
    |convolution5_DATA_D_m_axi_U    |convolution5_DATA_D_m_axi    |        2|      0|  512|  580|
    |convolution5_fadddEe_U0        |convolution5_fadddEe         |        0|      2|  205|  390|
    |convolution5_fcmpfYi_U2        |convolution5_fcmpfYi         |        0|      0|   66|  239|
    |convolution5_fmuleOg_U1        |convolution5_fmuleOg         |        0|      3|  143|  321|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        8|      5| 2682| 3630|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+-------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory        |       Module      | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+-------------------+---------+---+----+-------+-----+------+-------------+
    |c5_b_U                 |convolution5_c5_b  |        1|  0|   0|    120|   32|     1|         3840|
    |c5_o_0_0_U             |convolution5_c5_b  |        1|  0|   0|    120|   32|     1|         3840|
    |c5_intermediate_0_0_U  |convolution5_c5_b  |        1|  0|   0|    120|   32|     1|         3840|
    |c5_i_U                 |convolution5_c5_i  |        1|  0|   0|    400|   32|     1|        12800|
    |c5_w_U                 |convolution5_c5_w  |      128|  0|   0|  48000|   32|     1|      1536000|
    +-----------------------+-------------------+---------+---+----+-------+-----+------+-------------+
    |Total                  |                   |      132|  0|   0|  48760|  160|     5|      1560320|
    +-----------------------+-------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+-----+----+------------+------------+
    |     Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+-----+----+------------+------------+
    |ci_1_fu_1015_p2       |     +    |      0|   20|  10|           1|           5|
    |co_1_fu_864_p2        |     +    |      0|   26|  12|           7|           1|
    |i_12_fu_1129_p2       |     +    |      0|   26|  12|           7|           1|
    |i_6_fu_611_p2         |     +    |      0|   20|  10|           5|           1|
    |i_7_fu_836_p2         |     +    |      0|   26|  12|           7|           1|
    |i_8_fu_711_p2         |     +    |      0|   26|  12|           7|           1|
    |i_9_fu_1054_p2        |     +    |      0|   26|  12|           7|           1|
    |j_3_fu_654_p2         |     +    |      0|   14|   9|           3|           1|
    |j_4_fu_754_p2         |     +    |      0|   20|  10|           5|           1|
    |k_2_fu_687_p2         |     +    |      0|   14|   9|           3|           1|
    |k_3_fu_787_p2         |     +    |      0|   14|   9|           1|           3|
    |l_1_fu_820_p2         |     +    |      0|   14|   9|           3|           1|
    |m_fu_884_p2           |     +    |      0|   14|   9|           3|           1|
    |n_fu_904_p2           |     +    |      0|   14|   9|           3|           1|
    |tmp_10_fu_599_p2      |     +    |      0|   29|  13|           8|           8|
    |tmp_12_fu_621_p2      |     +    |      0|   29|  13|           8|           8|
    |tmp_14_fu_642_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp_15_fu_660_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp_16_fu_721_p2      |     +    |      0|   41|  17|          12|          12|
    |tmp_18_fu_742_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp_19_fu_675_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp_21_fu_764_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp_23_fu_775_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp_24_fu_793_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp_25_fu_808_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp_29_fu_930_p2      |     +    |      0|    0|  17|           8|           8|
    |tmp_30_fu_936_p2      |     +    |      0|    0|  17|           8|           8|
    |tmp_31_fu_953_p2      |     +    |      0|    0|  17|          10|          10|
    |tmp_32_fu_959_p2      |     +    |      0|    0|  17|          10|          10|
    |tmp_33_fu_969_p2      |     +    |      0|   41|  17|          12|          12|
    |tmp_35_fu_990_p2      |     +    |      0|    0|  17|          32|          32|
    |tmp_36_fu_996_p2      |     +    |      0|    0|  17|          32|          32|
    |tmp_39_fu_1028_p2     |     +    |      0|    0|  17|          17|          17|
    |tmp_40_fu_1033_p2     |     +    |      0|    0|  17|          17|          17|
    |ap_block_state11      |    and   |      0|    0|   2|           1|           1|
    |ap_block_state13_io   |    and   |      0|    0|   2|           1|           1|
    |ap_block_state23      |    and   |      0|    0|   2|           1|           1|
    |ap_block_state31      |    and   |      0|    0|   2|           1|           1|
    |ap_block_state55_io   |    and   |      0|    0|   2|           1|           1|
    |tmp_7_fu_1105_p2      |    and   |      0|    0|   2|           1|           1|
    |exitcond10_fu_705_p2  |   icmp   |      0|    0|   4|           7|           5|
    |exitcond11_fu_681_p2  |   icmp   |      0|    0|   1|           3|           3|
    |exitcond12_fu_648_p2  |   icmp   |      0|    0|   1|           3|           3|
    |exitcond13_fu_605_p2  |   icmp   |      0|    0|   3|           5|           6|
    |exitcond1_fu_1048_p2  |   icmp   |      0|    0|   4|           7|           5|
    |exitcond2_fu_1009_p2  |   icmp   |      0|    0|   3|           5|           6|
    |exitcond3_fu_898_p2   |   icmp   |      0|    0|   1|           3|           3|
    |exitcond4_fu_878_p2   |   icmp   |      0|    0|   1|           3|           3|
    |exitcond5_fu_858_p2   |   icmp   |      0|    0|   4|           7|           5|
    |exitcond6_fu_830_p2   |   icmp   |      0|    0|   4|           7|           5|
    |exitcond7_fu_814_p2   |   icmp   |      0|    0|   1|           3|           3|
    |exitcond8_fu_781_p2   |   icmp   |      0|    0|   1|           3|           3|
    |exitcond9_fu_748_p2   |   icmp   |      0|    0|   3|           5|           6|
    |exitcond_fu_1123_p2   |   icmp   |      0|    0|   4|           7|           5|
    |notlhs_fu_1087_p2     |   icmp   |      0|    0|   4|           8|           2|
    |notrhs_fu_1093_p2     |   icmp   |      0|    0|  13|          23|           1|
    |tmp_5_fu_1099_p2      |    or    |      0|    0|   2|           1|           1|
    |c5_o_0_0_d0           |  select  |      0|    0|  32|           1|          32|
    +----------------------+----------+-------+-----+----+------------+------------+
    |Total                 |          |      0| 1222| 734|         599|         553|
    +----------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |DATA_A_blk_n_AR                |    9|          2|    1|          2|
    |DATA_A_blk_n_R                 |    9|          2|    1|          2|
    |DATA_B_blk_n_AR                |    9|          2|    1|          2|
    |DATA_B_blk_n_R                 |    9|          2|    1|          2|
    |DATA_C_blk_n_AR                |    9|          2|    1|          2|
    |DATA_C_blk_n_R                 |    9|          2|    1|          2|
    |DATA_D_blk_n_AW                |    9|          2|    1|          2|
    |DATA_D_blk_n_B                 |    9|          2|    1|          2|
    |DATA_D_blk_n_W                 |    9|          2|    1|          2|
    |ap_NS_fsm                      |  289|         66|    1|         66|
    |ap_sig_ioackin_DATA_A_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_DATA_B_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_DATA_C_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_DATA_D_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_DATA_D_WREADY   |    9|          2|    1|          2|
    |c5_b_address0                  |   15|          3|    7|         21|
    |c5_i_address0                  |   15|          3|    9|         27|
    |c5_intermediate_0_0_address0   |   15|          3|    7|         21|
    |c5_o_0_0_address0              |   15|          3|    7|         21|
    |c5_w_address0                  |   15|          3|   16|         48|
    |ci_reg_465                     |    9|          2|    5|         10|
    |co_reg_408                     |    9|          2|    7|         14|
    |grp_fu_510_p0                  |   15|          3|   32|         96|
    |grp_fu_510_p1                  |   15|          3|   32|         96|
    |i_1_reg_353                    |    9|          2|    7|         14|
    |i_2_reg_397                    |    9|          2|    7|         14|
    |i_3_reg_419                    |    9|          2|    3|          6|
    |i_4_reg_488                    |    9|          2|    7|         14|
    |i_5_reg_499                    |    9|          2|    7|         14|
    |i_reg_320                      |    9|          2|    5|         10|
    |j_1_reg_364                    |    9|          2|    5|         10|
    |j_2_reg_442                    |    9|          2|    3|          6|
    |j_reg_331                      |    9|          2|    3|          6|
    |k_1_reg_375                    |    9|          2|    3|          6|
    |k_reg_342                      |    9|          2|    3|          6|
    |l_reg_386                      |    9|          2|    3|          6|
    |sum_1_reg_453                  |    9|          2|   32|         64|
    |sum_2_reg_476                  |    9|          2|   32|         64|
    |sum_reg_430                    |    9|          2|   32|         64|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  673|        149|  289|        752|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |DATA_A_addr_read_reg_1206       |  32|   0|   32|          0|
    |DATA_B_addr_read_reg_1274       |  32|   0|   32|          0|
    |DATA_C_addr_read_reg_1292       |  32|   0|   32|          0|
    |DATA_C_addr_reg_1140            |  30|   0|   32|          2|
    |ap_CS_fsm                       |  65|   0|   65|          0|
    |ap_reg_ioackin_DATA_A_ARREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_DATA_B_ARREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_DATA_C_ARREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_DATA_D_AWREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_DATA_D_WREADY    |   1|   0|    1|          0|
    |c5_b_load_reg_1406              |  32|   0|   32|          0|
    |c5_i_addr_1_reg_1357            |   9|   0|    9|          0|
    |c5_i_addr_reg_1193              |   9|   0|    9|          0|
    |c5_i_load_reg_1391              |  32|   0|   32|          0|
    |c5_intermediate_0_0_3_reg_1439  |  32|   0|   32|          0|
    |c5_o_0_0_load_reg_1464          |  32|   0|   32|          0|
    |c5_w_addr_reg_1261              |  16|   0|   16|          0|
    |c5_w_load_reg_1386              |  32|   0|   32|          0|
    |ci_1_reg_1376                   |   5|   0|    5|          0|
    |ci_reg_465                      |   5|   0|    5|          0|
    |co_1_reg_1311                   |   7|   0|    7|          0|
    |co_cast6_reg_1297               |   7|   0|   32|         25|
    |co_reg_408                      |   7|   0|    7|          0|
    |exitcond2_reg_1372              |   1|   0|    1|          0|
    |i_12_reg_1454                   |   7|   0|    7|          0|
    |i_1_reg_353                     |   7|   0|    7|          0|
    |i_2_cast7_reg_1279              |   7|   0|   32|         25|
    |i_2_reg_397                     |   7|   0|    7|          0|
    |i_3_cast5_cast_reg_1321         |   3|   0|    8|          5|
    |i_3_cast5_reg_1316              |   3|   0|   32|         29|
    |i_3_reg_419                     |   3|   0|    3|          0|
    |i_4_cast2_reg_1416              |   7|   0|   32|         25|
    |i_4_reg_488                     |   7|   0|    7|          0|
    |i_5_reg_499                     |   7|   0|    7|          0|
    |i_6_reg_1164                    |   5|   0|    5|          0|
    |i_7_reg_1287                    |   7|   0|    7|          0|
    |i_8_reg_1219                    |   7|   0|    7|          0|
    |i_9_reg_1424                    |   7|   0|    7|          0|
    |i_reg_320                       |   5|   0|    5|          0|
    |j_1_reg_364                     |   5|   0|    5|          0|
    |j_2_cast4_cast1_reg_1339        |   3|   0|   17|         14|
    |j_2_cast4_cast_reg_1344         |   3|   0|   10|          7|
    |j_2_reg_442                     |   3|   0|    3|          0|
    |j_3_reg_1177                    |   3|   0|    3|          0|
    |j_4_reg_1232                    |   5|   0|    5|          0|
    |j_reg_331                       |   3|   0|    3|          0|
    |k_1_reg_375                     |   3|   0|    3|          0|
    |k_2_reg_1201                    |   3|   0|    3|          0|
    |k_3_reg_1245                    |   3|   0|    3|          0|
    |k_reg_342                       |   3|   0|    3|          0|
    |l_1_reg_1269                    |   3|   0|    3|          0|
    |l_reg_386                       |   3|   0|    3|          0|
    |m_reg_1329                      |   3|   0|    3|          0|
    |n_reg_1352                      |   3|   0|    3|          0|
    |sum_1_reg_453                   |  32|   0|   32|          0|
    |sum_2_reg_476                   |  32|   0|   32|          0|
    |sum_reg_430                     |  32|   0|   32|          0|
    |tmp_10_reg_1156                 |   8|   0|    8|          0|
    |tmp_14_cast_reg_1211            |   7|   0|   12|          5|
    |tmp_14_reg_1169                 |  32|   0|   32|          0|
    |tmp_15_reg_1182                 |  32|   0|   32|          0|
    |tmp_18_reg_1224                 |  32|   0|   32|          0|
    |tmp_23_cast_reg_1303            |   7|   0|   12|          5|
    |tmp_23_reg_1237                 |  32|   0|   32|          0|
    |tmp_24_reg_1250                 |  32|   0|   32|          0|
    |tmp_2_reg_1411                  |  32|   0|   32|          0|
    |tmp_37_reg_1362                 |  17|   0|   17|          0|
    |tmp_38_reg_1367                 |  15|   0|   15|          0|
    |tmp_6_reg_1446                  |   1|   0|    1|          0|
    |tmp_8_reg_1146                  |  30|   0|   32|          2|
    |tmp_9_reg_1396                  |  32|   0|   32|          0|
    |tmp_reg_1135                    |  30|   0|   30|          0|
    |tmp_s_reg_1151                  |  30|   0|   32|          2|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |1025|   0| 1171|        146|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | convolution5 | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | convolution5 | return value |
|interrupt               | out |    1| ap_ctrl_hs | convolution5 | return value |
|m_axi_DATA_A_AWVALID    | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWREADY    |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWADDR     | out |   32|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWID       | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWLEN      | out |    8|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWSIZE     | out |    3|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWBURST    | out |    2|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWLOCK     | out |    2|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWCACHE    | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWPROT     | out |    3|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWQOS      | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWREGION   | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWUSER     | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WVALID     | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WREADY     |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WDATA      | out |   32|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WSTRB      | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WLAST      | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WID        | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WUSER      | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARVALID    | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARREADY    |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARADDR     | out |   32|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARID       | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARLEN      | out |    8|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARSIZE     | out |    3|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARBURST    | out |    2|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARLOCK     | out |    2|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARCACHE    | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARPROT     | out |    3|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARQOS      | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARREGION   | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARUSER     | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RVALID     |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RREADY     | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RDATA      |  in |   32|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RLAST      |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RID        |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RUSER      |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RRESP      |  in |    2|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_BVALID     |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_BREADY     | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_BRESP      |  in |    2|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_BID        |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_BUSER      |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_B_AWVALID    | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWREADY    |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWADDR     | out |   32|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWID       | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWLEN      | out |    8|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWSIZE     | out |    3|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWBURST    | out |    2|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWLOCK     | out |    2|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWCACHE    | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWPROT     | out |    3|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWQOS      | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWREGION   | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWUSER     | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WVALID     | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WREADY     |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WDATA      | out |   32|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WSTRB      | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WLAST      | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WID        | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WUSER      | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARVALID    | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARREADY    |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARADDR     | out |   32|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARID       | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARLEN      | out |    8|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARSIZE     | out |    3|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARBURST    | out |    2|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARLOCK     | out |    2|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARCACHE    | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARPROT     | out |    3|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARQOS      | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARREGION   | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARUSER     | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RVALID     |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RREADY     | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RDATA      |  in |   32|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RLAST      |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RID        |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RUSER      |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RRESP      |  in |    2|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_BVALID     |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_BREADY     | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_BRESP      |  in |    2|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_BID        |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_BUSER      |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_C_AWVALID    | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWREADY    |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWADDR     | out |   32|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWID       | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWLEN      | out |    8|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWSIZE     | out |    3|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWBURST    | out |    2|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWLOCK     | out |    2|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWCACHE    | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWPROT     | out |    3|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWQOS      | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWREGION   | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWUSER     | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WVALID     | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WREADY     |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WDATA      | out |   32|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WSTRB      | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WLAST      | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WID        | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WUSER      | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARVALID    | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARREADY    |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARADDR     | out |   32|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARID       | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARLEN      | out |    8|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARSIZE     | out |    3|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARBURST    | out |    2|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARLOCK     | out |    2|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARCACHE    | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARPROT     | out |    3|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARQOS      | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARREGION   | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARUSER     | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RVALID     |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RREADY     | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RDATA      |  in |   32|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RLAST      |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RID        |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RUSER      |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RRESP      |  in |    2|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_BVALID     |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_BREADY     | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_BRESP      |  in |    2|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_BID        |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_BUSER      |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_D_AWVALID    | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWREADY    |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWADDR     | out |   32|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWID       | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWLEN      | out |    8|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWSIZE     | out |    3|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWBURST    | out |    2|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWLOCK     | out |    2|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWCACHE    | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWPROT     | out |    3|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWQOS      | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWREGION   | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWUSER     | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WVALID     | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WREADY     |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WDATA      | out |   32|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WSTRB      | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WLAST      | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WID        | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WUSER      | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARVALID    | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARREADY    |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARADDR     | out |   32|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARID       | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARLEN      | out |    8|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARSIZE     | out |    3|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARBURST    | out |    2|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARLOCK     | out |    2|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARCACHE    | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARPROT     | out |    3|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARQOS      | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARREGION   | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARUSER     | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RVALID     |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RREADY     | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RDATA      |  in |   32|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RLAST      |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RID        |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RUSER      |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RRESP      |  in |    2|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_BVALID     |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_BREADY     | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_BRESP      |  in |    2|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_BID        |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_BUSER      |  in |    1|    m_axi   |    DATA_D    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 65
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond13)
	13  / (exitcond13)
3 --> 
	4  / (!exitcond12)
	2  / (exitcond12)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond11)
	3  / (exitcond11)
12 --> 
	11  / true
13 --> 
	25  / (exitcond10)
	14  / (!exitcond10)
14 --> 
	15  / (!exitcond9)
	13  / (exitcond9)
15 --> 
	16  / (!exitcond8)
	14  / (exitcond8)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / (!exitcond7)
	15  / (exitcond7)
24 --> 
	23  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / (!exitcond6)
	33  / (exitcond6)
32 --> 
	31  / true
33 --> 
	34  / (!exitcond5)
	55  / (exitcond5)
34 --> 
	48  / (exitcond4)
	35  / (!exitcond4)
35 --> 
	36  / (!exitcond3)
	34  / (exitcond3)
36 --> 
	37  / true
37 --> 
	38  / (!exitcond2)
	35  / (exitcond2)
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	36  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	33  / true
55 --> 
	56  / (!exitcond1)
	59  / (exitcond1)
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	55  / true
59 --> 
	60  / (!exitcond)
	62  / (exitcond)
60 --> 
	61  / true
61 --> 
	59  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: output_read (9)  [1/1] 1.00ns
:0  %output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)

ST_1: bias_read (10)  [1/1] 1.00ns
:1  %bias_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias)

ST_1: weights_read (11)  [1/1] 1.00ns
:2  %weights_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights)

ST_1: input_read (12)  [1/1] 1.00ns
:3  %input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)

ST_1: tmp (13)  [1/1] 0.00ns
:4  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_read, i32 2, i32 31)

ST_1: bias5 (14)  [1/1] 0.00ns
:5  %bias5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_read, i32 2, i32 31)

ST_1: tmp_1 (15)  [1/1] 0.00ns
:6  %tmp_1 = zext i30 %bias5 to i32

ST_1: DATA_C_addr (16)  [1/1] 0.00ns
:7  %DATA_C_addr = getelementptr float* %DATA_C, i32 %tmp_1

ST_1: weights3 (17)  [1/1] 0.00ns
:8  %weights3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights_read, i32 2, i32 31)

ST_1: tmp_8 (18)  [1/1] 0.00ns
:9  %tmp_8 = zext i30 %weights3 to i32

ST_1: input1 (19)  [1/1] 0.00ns
:10  %input1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_read, i32 2, i32 31)

ST_1: tmp_s (20)  [1/1] 0.00ns
:11  %tmp_s = zext i30 %input1 to i32

ST_1: StgValue_78 (21)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_D), !map !21

ST_1: StgValue_79 (22)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_C), !map !28

ST_1: StgValue_80 (23)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_B), !map !33

ST_1: StgValue_81 (24)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_A), !map !40

ST_1: StgValue_82 (25)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !45

ST_1: StgValue_83 (26)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @convolution5_str) nounwind

ST_1: c5_i (27)  [1/1] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:17
:18  %c5_i = alloca [400 x float], align 4

ST_1: c5_w (28)  [1/1] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:18
:19  %c5_w = alloca [48000 x float], align 4

ST_1: c5_b (29)  [1/1] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:19
:20  %c5_b = alloca [120 x float], align 4

ST_1: c5_o_0_0 (30)  [1/1] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:20
:21  %c5_o_0_0 = alloca [120 x float], align 4

ST_1: c5_intermediate_0_0 (31)  [1/1] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:21
:22  %c5_intermediate_0_0 = alloca [120 x float], align 4

ST_1: StgValue_89 (32)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(float* %DATA_A, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 400, [7 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_90 (33)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 400, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_91 (34)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecInterface(float* %DATA_B, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 48000, [7 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_92 (35)  [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecInterface(i32 %weights, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 48000, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_93 (36)  [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecInterface(float* %DATA_C, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 120, [7 x i8]* @p_str5, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_94 (37)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecInterface(i32 %bias, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 120, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_95 (38)  [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecInterface(float* %DATA_D, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 120, [7 x i8]* @p_str6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_96 (39)  [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 120, [1 x i8]* @bundle8, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_97 (40)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:14
:31  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_98 (41)  [1/1] 1.59ns  loc: lenet_hls_conv5/lenet_hls_c5.c:28
:32  br label %.loopexit


 <State 2>: 3.31ns
ST_2: i (43)  [1/1] 0.00ns
.loopexit:0  %i = phi i5 [ 0, %0 ], [ %i_6, %.loopexit.loopexit ]

ST_2: i_cast_cast (44)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:28
.loopexit:1  %i_cast_cast = zext i5 %i to i8

ST_2: tmp_4 (45)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:28
.loopexit:2  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)

ST_2: p_shl_cast (46)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.loopexit:3  %p_shl_cast = zext i7 %tmp_4 to i8

ST_2: tmp_10 (47)  [1/1] 2.32ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.loopexit:4  %tmp_10 = add i8 %i_cast_cast, %p_shl_cast

ST_2: exitcond13 (48)  [1/1] 3.31ns  loc: lenet_hls_conv5/lenet_hls_c5.c:28
.loopexit:5  %exitcond13 = icmp eq i5 %i, -16

ST_2: empty (49)  [1/1] 0.00ns
.loopexit:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_2: i_6 (50)  [1/1] 2.33ns  loc: lenet_hls_conv5/lenet_hls_c5.c:28
.loopexit:7  %i_6 = add i5 %i, 1

ST_2: StgValue_107 (51)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:28
.loopexit:8  br i1 %exitcond13, label %.preheader23.preheader, label %.preheader25.preheader

ST_2: StgValue_108 (53)  [1/1] 1.59ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader25.preheader:0  br label %.preheader25

ST_2: StgValue_109 (89)  [1/1] 1.59ns
.preheader23.preheader:0  br label %.preheader23


 <State 3>: 7.46ns
ST_3: j (55)  [1/1] 0.00ns
.preheader25:0  %j = phi i3 [ %j_3, %.preheader25.loopexit ], [ 0, %.preheader25.preheader ]

ST_3: j_cast_cast (56)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader25:1  %j_cast_cast = zext i3 %j to i8

ST_3: tmp_12 (57)  [1/1] 2.32ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader25:2  %tmp_12 = add i8 %tmp_10, %j_cast_cast

ST_3: tmp_15_cast (58)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader25:3  %tmp_15_cast = zext i8 %tmp_12 to i32

ST_3: tmp_13 (59)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader25:4  %tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_12, i2 0)

ST_3: p_shl9 (60)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader25:5  %p_shl9 = zext i10 %tmp_13 to i32

ST_3: tmp_14 (61)  [1/1] 2.32ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader25:6  %tmp_14 = add i32 %tmp_15_cast, %p_shl9

ST_3: exitcond12 (62)  [1/1] 2.07ns  loc: lenet_hls_conv5/lenet_hls_c5.c:29
.preheader25:7  %exitcond12 = icmp eq i3 %j, -3

ST_3: empty_5 (63)  [1/1] 0.00ns
.preheader25:8  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_3: j_3 (64)  [1/1] 2.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:29
.preheader25:9  %j_3 = add i3 %j, 1

ST_3: StgValue_120 (65)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:29
.preheader25:10  br i1 %exitcond12, label %.loopexit.loopexit, label %.preheader24.preheader

ST_3: tmp_15 (67)  [1/1] 2.82ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader24.preheader:0  %tmp_15 = add i32 %tmp_s, %tmp_14

ST_3: StgValue_122 (87)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 8.75ns
ST_4: DATA_A_addr (68)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader24.preheader:1  %DATA_A_addr = getelementptr float* %DATA_A, i32 %tmp_15

ST_4: p_rd_req (69)  [7/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader24.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_A_addr, i32 5)


 <State 5>: 8.75ns
ST_5: p_rd_req (69)  [6/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader24.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_A_addr, i32 5)


 <State 6>: 8.75ns
ST_6: p_rd_req (69)  [5/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader24.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_A_addr, i32 5)


 <State 7>: 8.75ns
ST_7: p_rd_req (69)  [4/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader24.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_A_addr, i32 5)


 <State 8>: 8.75ns
ST_8: p_rd_req (69)  [3/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader24.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_A_addr, i32 5)


 <State 9>: 8.75ns
ST_9: p_rd_req (69)  [2/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader24.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_A_addr, i32 5)


 <State 10>: 8.75ns
ST_10: p_rd_req (69)  [1/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader24.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_A_addr, i32 5)

ST_10: StgValue_131 (70)  [1/1] 1.59ns  loc: lenet_hls_conv5/lenet_hls_c5.c:30
.preheader24.preheader:3  br label %.preheader24


 <State 11>: 8.75ns
ST_11: k (72)  [1/1] 0.00ns
.preheader24:0  %k = phi i3 [ %k_2, %1 ], [ 0, %.preheader24.preheader ]

ST_11: k_cast (73)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:30
.preheader24:1  %k_cast = zext i3 %k to i32

ST_11: tmp_19 (74)  [1/1] 2.33ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader24:2  %tmp_19 = add i32 %k_cast, %tmp_14

ST_11: c5_i_addr (75)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
.preheader24:3  %c5_i_addr = getelementptr [400 x float]* %c5_i, i32 0, i32 %tmp_19

ST_11: exitcond11 (76)  [1/1] 2.07ns  loc: lenet_hls_conv5/lenet_hls_c5.c:30
.preheader24:4  %exitcond11 = icmp eq i3 %k, -3

ST_11: empty_6 (77)  [1/1] 0.00ns
.preheader24:5  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_11: k_2 (78)  [1/1] 2.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:30
.preheader24:6  %k_2 = add i3 %k, 1

ST_11: StgValue_139 (79)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:30
.preheader24:7  br i1 %exitcond11, label %.preheader25.loopexit, label %1

ST_11: DATA_A_addr_read (81)  [1/1] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
:0  %DATA_A_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_A_addr)

ST_11: StgValue_141 (85)  [1/1] 0.00ns
.preheader25.loopexit:0  br label %.preheader25


 <State 12>: 3.25ns
ST_12: StgValue_142 (82)  [1/1] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:31
:1  store float %DATA_A_addr_read, float* %c5_i_addr, align 4

ST_12: StgValue_143 (83)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:30
:2  br label %.preheader24


 <State 13>: 8.75ns
ST_13: i_1 (91)  [1/1] 0.00ns
.preheader23:0  %i_1 = phi i7 [ %i_8, %.preheader23.loopexit ], [ 0, %.preheader23.preheader ]

ST_13: tmp_11 (92)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:36
.preheader23:1  %tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %i_1, i4 0)

ST_13: tmp_14_cast (93)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:36
.preheader23:2  %tmp_14_cast = zext i11 %tmp_11 to i12

ST_13: exitcond10 (94)  [1/1] 2.91ns  loc: lenet_hls_conv5/lenet_hls_c5.c:36
.preheader23:3  %exitcond10 = icmp eq i7 %i_1, -8

ST_13: empty_7 (95)  [1/1] 0.00ns
.preheader23:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

ST_13: i_8 (96)  [1/1] 2.32ns  loc: lenet_hls_conv5/lenet_hls_c5.c:36
.preheader23:5  %i_8 = add i7 %i_1, 1

ST_13: StgValue_150 (97)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:36
.preheader23:6  br i1 %exitcond10, label %.preheader19.preheader, label %.preheader22.preheader

ST_13: StgValue_151 (99)  [1/1] 1.59ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader22.preheader:0  br label %.preheader22

ST_13: DATA_C_addr_rd_req (149)  [7/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:47
.preheader19.preheader:0  %DATA_C_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_C_addr, i32 120)


 <State 14>: 4.67ns
ST_14: j_1 (101)  [1/1] 0.00ns
.preheader22:0  %j_1 = phi i5 [ %j_4, %.preheader22.loopexit ], [ 0, %.preheader22.preheader ]

ST_14: j_1_cast_cast (102)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader22:1  %j_1_cast_cast = zext i5 %j_1 to i12

ST_14: tmp_16 (103)  [1/1] 2.33ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader22:2  %tmp_16 = add i12 %tmp_14_cast, %j_1_cast_cast

ST_14: tmp_18_cast (104)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader22:3  %tmp_18_cast = zext i12 %tmp_16 to i32

ST_14: tmp_17 (105)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader22:4  %tmp_17 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_16, i2 0)

ST_14: p_shl1 (106)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader22:5  %p_shl1 = zext i14 %tmp_17 to i32

ST_14: tmp_18 (107)  [1/1] 2.34ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader22:6  %tmp_18 = add i32 %tmp_18_cast, %p_shl1

ST_14: exitcond9 (108)  [1/1] 3.31ns  loc: lenet_hls_conv5/lenet_hls_c5.c:37
.preheader22:7  %exitcond9 = icmp eq i5 %j_1, -16

ST_14: empty_8 (109)  [1/1] 0.00ns
.preheader22:8  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_14: j_4 (110)  [1/1] 2.33ns  loc: lenet_hls_conv5/lenet_hls_c5.c:37
.preheader22:9  %j_4 = add i5 %j_1, 1

ST_14: StgValue_163 (111)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:37
.preheader22:10  br i1 %exitcond9, label %.preheader23.loopexit, label %.preheader21.preheader

ST_14: StgValue_164 (113)  [1/1] 1.59ns  loc: lenet_hls_conv5/lenet_hls_c5.c:38
.preheader21.preheader:0  br label %.preheader21

ST_14: StgValue_165 (147)  [1/1] 0.00ns
.preheader23.loopexit:0  br label %.preheader23


 <State 15>: 7.64ns
ST_15: k_1 (115)  [1/1] 0.00ns
.preheader21:0  %k_1 = phi i3 [ %k_3, %.preheader21.loopexit ], [ 0, %.preheader21.preheader ]

ST_15: k_1_cast9 (116)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:38
.preheader21:1  %k_1_cast9 = zext i3 %k_1 to i32

ST_15: tmp_21 (117)  [1/1] 2.35ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader21:2  %tmp_21 = add i32 %tmp_18, %k_1_cast9

ST_15: tmp_22 (118)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40 (grouped into LUT with out node tmp_23)
.preheader21:3  %tmp_22 = shl i32 %tmp_21, 2

ST_15: tmp_23 (119)  [1/1] 2.47ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40 (out node of the LUT)
.preheader21:4  %tmp_23 = add i32 %tmp_21, %tmp_22

ST_15: exitcond8 (120)  [1/1] 2.07ns  loc: lenet_hls_conv5/lenet_hls_c5.c:38
.preheader21:5  %exitcond8 = icmp eq i3 %k_1, -3

ST_15: empty_9 (121)  [1/1] 0.00ns
.preheader21:6  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_15: k_3 (122)  [1/1] 2.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:38
.preheader21:7  %k_3 = add i3 1, %k_1

ST_15: StgValue_174 (123)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:38
.preheader21:8  br i1 %exitcond8, label %.preheader22.loopexit, label %.preheader20.preheader

ST_15: tmp_24 (125)  [1/1] 2.82ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader20.preheader:0  %tmp_24 = add i32 %tmp_8, %tmp_23

ST_15: StgValue_176 (145)  [1/1] 0.00ns
.preheader22.loopexit:0  br label %.preheader22


 <State 16>: 8.75ns
ST_16: DATA_B_addr (126)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader20.preheader:1  %DATA_B_addr = getelementptr float* %DATA_B, i32 %tmp_24

ST_16: p_rd_req19 (127)  [7/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader20.preheader:2  %p_rd_req19 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_B_addr, i32 5)


 <State 17>: 8.75ns
ST_17: p_rd_req19 (127)  [6/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader20.preheader:2  %p_rd_req19 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_B_addr, i32 5)


 <State 18>: 8.75ns
ST_18: p_rd_req19 (127)  [5/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader20.preheader:2  %p_rd_req19 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_B_addr, i32 5)


 <State 19>: 8.75ns
ST_19: p_rd_req19 (127)  [4/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader20.preheader:2  %p_rd_req19 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_B_addr, i32 5)


 <State 20>: 8.75ns
ST_20: p_rd_req19 (127)  [3/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader20.preheader:2  %p_rd_req19 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_B_addr, i32 5)


 <State 21>: 8.75ns
ST_21: p_rd_req19 (127)  [2/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader20.preheader:2  %p_rd_req19 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_B_addr, i32 5)


 <State 22>: 8.75ns
ST_22: p_rd_req19 (127)  [1/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader20.preheader:2  %p_rd_req19 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_B_addr, i32 5)

ST_22: StgValue_185 (128)  [1/1] 1.59ns  loc: lenet_hls_conv5/lenet_hls_c5.c:39
.preheader20.preheader:3  br label %.preheader20


 <State 23>: 8.75ns
ST_23: l (130)  [1/1] 0.00ns
.preheader20:0  %l = phi i3 [ %l_1, %2 ], [ 0, %.preheader20.preheader ]

ST_23: l_cast8 (131)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:39
.preheader20:1  %l_cast8 = zext i3 %l to i32

ST_23: tmp_25 (132)  [1/1] 2.51ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader20:2  %tmp_25 = add i32 %l_cast8, %tmp_23

ST_23: c5_w_addr (133)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
.preheader20:3  %c5_w_addr = getelementptr [48000 x float]* %c5_w, i32 0, i32 %tmp_25

ST_23: exitcond7 (134)  [1/1] 2.07ns  loc: lenet_hls_conv5/lenet_hls_c5.c:39
.preheader20:4  %exitcond7 = icmp eq i3 %l, -3

ST_23: empty_10 (135)  [1/1] 0.00ns
.preheader20:5  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_23: l_1 (136)  [1/1] 2.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:39
.preheader20:6  %l_1 = add i3 %l, 1

ST_23: StgValue_193 (137)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:39
.preheader20:7  br i1 %exitcond7, label %.preheader21.loopexit, label %2

ST_23: DATA_B_addr_read (139)  [1/1] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
:0  %DATA_B_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_B_addr)

ST_23: StgValue_195 (143)  [1/1] 0.00ns
.preheader21.loopexit:0  br label %.preheader21


 <State 24>: 3.25ns
ST_24: StgValue_196 (140)  [1/1] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:40
:1  store float %DATA_B_addr_read, float* %c5_w_addr, align 4

ST_24: StgValue_197 (141)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:39
:2  br label %.preheader20


 <State 25>: 8.75ns
ST_25: DATA_C_addr_rd_req (149)  [6/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:47
.preheader19.preheader:0  %DATA_C_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_C_addr, i32 120)


 <State 26>: 8.75ns
ST_26: DATA_C_addr_rd_req (149)  [5/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:47
.preheader19.preheader:0  %DATA_C_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_C_addr, i32 120)


 <State 27>: 8.75ns
ST_27: DATA_C_addr_rd_req (149)  [4/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:47
.preheader19.preheader:0  %DATA_C_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_C_addr, i32 120)


 <State 28>: 8.75ns
ST_28: DATA_C_addr_rd_req (149)  [3/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:47
.preheader19.preheader:0  %DATA_C_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_C_addr, i32 120)


 <State 29>: 8.75ns
ST_29: DATA_C_addr_rd_req (149)  [2/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:47
.preheader19.preheader:0  %DATA_C_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_C_addr, i32 120)


 <State 30>: 8.75ns
ST_30: DATA_C_addr_rd_req (149)  [1/7] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:47
.preheader19.preheader:0  %DATA_C_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_C_addr, i32 120)

ST_30: StgValue_204 (150)  [1/1] 1.59ns  loc: lenet_hls_conv5/lenet_hls_c5.c:46
.preheader19.preheader:1  br label %.preheader19


 <State 31>: 8.75ns
ST_31: i_2 (152)  [1/1] 0.00ns
.preheader19:0  %i_2 = phi i7 [ %i_7, %3 ], [ 0, %.preheader19.preheader ]

ST_31: i_2_cast7 (153)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:46
.preheader19:1  %i_2_cast7 = zext i7 %i_2 to i32

ST_31: exitcond6 (154)  [1/1] 2.91ns  loc: lenet_hls_conv5/lenet_hls_c5.c:46
.preheader19:2  %exitcond6 = icmp eq i7 %i_2, -8

ST_31: empty_11 (155)  [1/1] 0.00ns
.preheader19:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

ST_31: i_7 (156)  [1/1] 2.32ns  loc: lenet_hls_conv5/lenet_hls_c5.c:46
.preheader19:4  %i_7 = add i7 %i_2, 1

ST_31: StgValue_210 (157)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:46
.preheader19:5  br i1 %exitcond6, label %.preheader18.preheader, label %3

ST_31: DATA_C_addr_read (159)  [1/1] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:47
:0  %DATA_C_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_C_addr)

ST_31: StgValue_212 (164)  [1/1] 1.59ns  loc: lenet_hls_conv5/lenet_hls_c5.c:51
.preheader18.preheader:0  br label %.preheader18


 <State 32>: 3.25ns
ST_32: c5_b_addr (160)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:47
:1  %c5_b_addr = getelementptr inbounds [120 x float]* %c5_b, i32 0, i32 %i_2_cast7

ST_32: StgValue_214 (161)  [1/1] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:47
:2  store float %DATA_C_addr_read, float* %c5_b_addr, align 4

ST_32: StgValue_215 (162)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:46
:3  br label %.preheader19


 <State 33>: 2.91ns
ST_33: co (166)  [1/1] 0.00ns
.preheader18:0  %co = phi i7 [ %co_1, %5 ], [ 0, %.preheader18.preheader ]

ST_33: co_cast6 (167)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:51
.preheader18:1  %co_cast6 = zext i7 %co to i32

ST_33: tmp_20 (168)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:51
.preheader18:2  %tmp_20 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %co, i4 0)

ST_33: tmp_23_cast (169)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:51
.preheader18:3  %tmp_23_cast = zext i11 %tmp_20 to i12

ST_33: exitcond5 (170)  [1/1] 2.91ns  loc: lenet_hls_conv5/lenet_hls_c5.c:51
.preheader18:4  %exitcond5 = icmp eq i7 %co, -8

ST_33: empty_12 (171)  [1/1] 0.00ns
.preheader18:5  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

ST_33: co_1 (172)  [1/1] 2.32ns  loc: lenet_hls_conv5/lenet_hls_c5.c:51
.preheader18:6  %co_1 = add i7 %co, 1

ST_33: StgValue_223 (173)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:51
.preheader18:7  br i1 %exitcond5, label %.preheader14.preheader, label %.preheader17.preheader

ST_33: StgValue_224 (175)  [1/1] 1.59ns  loc: lenet_hls_conv5/lenet_hls_c5.c:53
.preheader17.preheader:0  br label %.preheader17

ST_33: StgValue_225 (248)  [1/1] 1.59ns  loc: lenet_hls_conv5/lenet_hls_c5.c:64
.preheader14.preheader:0  br label %.preheader14


 <State 34>: 3.25ns
ST_34: i_3 (177)  [1/1] 0.00ns
.preheader17:0  %i_3 = phi i3 [ %m, %.preheader17.loopexit ], [ 0, %.preheader17.preheader ]

ST_34: sum (178)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader17:1  %sum = phi float [ %sum_1, %.preheader17.loopexit ], [ 0.000000e+00, %.preheader17.preheader ]

ST_34: i_3_cast5 (179)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:53
.preheader17:2  %i_3_cast5 = zext i3 %i_3 to i32

ST_34: i_3_cast5_cast (180)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:53
.preheader17:3  %i_3_cast5_cast = zext i3 %i_3 to i8

ST_34: exitcond4 (181)  [1/1] 2.07ns  loc: lenet_hls_conv5/lenet_hls_c5.c:53
.preheader17:4  %exitcond4 = icmp eq i3 %i_3, -3

ST_34: empty_13 (182)  [1/1] 0.00ns
.preheader17:5  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_34: m (183)  [1/1] 2.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:53
.preheader17:6  %m = add i3 %i_3, 1

ST_34: StgValue_233 (184)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:53
.preheader17:7  br i1 %exitcond4, label %5, label %.preheader16.preheader

ST_34: StgValue_234 (186)  [1/1] 1.59ns  loc: lenet_hls_conv5/lenet_hls_c5.c:54
.preheader16.preheader:0  br label %.preheader16

ST_34: c5_b_addr_1 (241)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:60
:0  %c5_b_addr_1 = getelementptr inbounds [120 x float]* %c5_b, i32 0, i32 %co_cast6

ST_34: c5_b_load (242)  [2/2] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:60
:1  %c5_b_load = load float* %c5_b_addr_1, align 4


 <State 35>: 2.26ns
ST_35: j_2 (188)  [1/1] 0.00ns
.preheader16:0  %j_2 = phi i3 [ %n, %.preheader16.loopexit ], [ 0, %.preheader16.preheader ]

ST_35: sum_1 (189)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader16:1  %sum_1 = phi float [ %sum_2, %.preheader16.loopexit ], [ %sum, %.preheader16.preheader ]

ST_35: j_2_cast4_cast1 (190)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:54
.preheader16:2  %j_2_cast4_cast1 = zext i3 %j_2 to i17

ST_35: j_2_cast4_cast (191)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:54
.preheader16:3  %j_2_cast4_cast = zext i3 %j_2 to i10

ST_35: exitcond3 (192)  [1/1] 2.07ns  loc: lenet_hls_conv5/lenet_hls_c5.c:54
.preheader16:4  %exitcond3 = icmp eq i3 %j_2, -3

ST_35: empty_14 (193)  [1/1] 0.00ns
.preheader16:5  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_35: n (194)  [1/1] 2.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:54
.preheader16:6  %n = add i3 %j_2, 1

ST_35: StgValue_244 (195)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:54
.preheader16:7  br i1 %exitcond3, label %.preheader17.loopexit, label %.preheader15.preheader

ST_35: StgValue_245 (197)  [1/1] 1.59ns
.preheader15.preheader:0  br label %.preheader15

ST_35: StgValue_246 (239)  [1/1] 0.00ns
.preheader17.loopexit:0  br label %.preheader17


 <State 36>: 7.40ns
ST_36: ci (199)  [1/1] 0.00ns
.preheader15:0  %ci = phi i5 [ %ci_1, %4 ], [ 0, %.preheader15.preheader ]

ST_36: ci_cast3_cast1 (201)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:55
.preheader15:2  %ci_cast3_cast1 = zext i5 %ci to i12

ST_36: ci_cast3_cast (202)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:55
.preheader15:3  %ci_cast3_cast = zext i5 %ci to i8

ST_36: tmp_28 (203)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:55
.preheader15:4  %tmp_28 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %ci, i2 0)

ST_36: p_shl3_cast (204)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:5  %p_shl3_cast = zext i7 %tmp_28 to i8

ST_36: tmp_29 (205)  [1/1] 1.83ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:6  %tmp_29 = add i8 %p_shl3_cast, %ci_cast3_cast

ST_36: tmp_30 (206)  [1/1] 1.83ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:7  %tmp_30 = add i8 %i_3_cast5_cast, %tmp_29

ST_36: tmp_30_cast (207)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:8  %tmp_30_cast = zext i8 %tmp_30 to i10

ST_36: p_shl4_cast (208)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:9  %p_shl4_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_30, i2 0)

ST_36: tmp_31 (209)  [1/1] 1.86ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:10  %tmp_31 = add i10 %p_shl4_cast, %tmp_30_cast

ST_36: tmp_32 (210)  [1/1] 1.86ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:11  %tmp_32 = add i10 %j_2_cast4_cast, %tmp_31

ST_36: tmp_33_cast (211)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:12  %tmp_33_cast = zext i10 %tmp_32 to i32

ST_36: c5_i_addr_1 (212)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:13  %c5_i_addr_1 = getelementptr [400 x float]* %c5_i, i32 0, i32 %tmp_33_cast

ST_36: tmp_33 (213)  [1/1] 2.33ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:14  %tmp_33 = add i12 %ci_cast3_cast1, %tmp_23_cast

ST_36: tmp_34_cast (214)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:15  %tmp_34_cast = zext i12 %tmp_33 to i32

ST_36: tmp_34 (215)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:16  %tmp_34 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_33, i2 0)

ST_36: p_shl5 (216)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:17  %p_shl5 = zext i14 %tmp_34 to i32

ST_36: tmp_35 (217)  [1/1] 1.94ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:18  %tmp_35 = add i32 %p_shl5, %tmp_34_cast

ST_36: tmp_36 (218)  [1/1] 1.94ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:19  %tmp_36 = add i32 %i_3_cast5, %tmp_35

ST_36: tmp_37 (219)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:20  %tmp_37 = trunc i32 %tmp_36 to i17

ST_36: tmp_38 (220)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:21  %tmp_38 = trunc i32 %tmp_36 to i15

ST_36: exitcond2 (226)  [1/1] 3.31ns  loc: lenet_hls_conv5/lenet_hls_c5.c:55
.preheader15:27  %exitcond2 = icmp eq i5 %ci, -16

ST_36: ci_1 (228)  [1/1] 2.33ns  loc: lenet_hls_conv5/lenet_hls_c5.c:55
.preheader15:29  %ci_1 = add i5 1, %ci


 <State 37>: 7.19ns
ST_37: sum_2 (200)  [1/1] 0.00ns
.preheader15:1  %sum_2 = phi float [ %sum_3, %4 ], [ %sum_1, %.preheader15.preheader ]

ST_37: p_shl6_cast (221)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:22  %p_shl6_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_38, i2 0)

ST_37: tmp_39 (222)  [1/1] 1.97ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:23  %tmp_39 = add i17 %p_shl6_cast, %tmp_37

ST_37: tmp_40 (223)  [1/1] 1.97ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:24  %tmp_40 = add i17 %j_2_cast4_cast1, %tmp_39

ST_37: tmp_40_cast (224)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:25  %tmp_40_cast = zext i17 %tmp_40 to i32

ST_37: c5_w_addr_1 (225)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
.preheader15:26  %c5_w_addr_1 = getelementptr [48000 x float]* %c5_w, i32 0, i32 %tmp_40_cast

ST_37: empty_15 (227)  [1/1] 0.00ns
.preheader15:28  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_37: StgValue_277 (229)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:55
.preheader15:30  br i1 %exitcond2, label %.preheader16.loopexit, label %4

ST_37: c5_w_load (231)  [2/2] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:0  %c5_w_load = load float* %c5_w_addr_1, align 4

ST_37: c5_i_load (232)  [2/2] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:1  %c5_i_load = load float* %c5_i_addr_1, align 4

ST_37: StgValue_280 (237)  [1/1] 0.00ns
.preheader16.loopexit:0  br label %.preheader16


 <State 38>: 3.25ns
ST_38: c5_w_load (231)  [1/2] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:0  %c5_w_load = load float* %c5_w_addr_1, align 4

ST_38: c5_i_load (232)  [1/2] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:1  %c5_i_load = load float* %c5_i_addr_1, align 4


 <State 39>: 5.70ns
ST_39: tmp_9 (233)  [4/4] 5.70ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:2  %tmp_9 = fmul float %c5_w_load, %c5_i_load


 <State 40>: 5.70ns
ST_40: tmp_9 (233)  [3/4] 5.70ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:2  %tmp_9 = fmul float %c5_w_load, %c5_i_load


 <State 41>: 5.70ns
ST_41: tmp_9 (233)  [2/4] 5.70ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:2  %tmp_9 = fmul float %c5_w_load, %c5_i_load


 <State 42>: 5.70ns
ST_42: tmp_9 (233)  [1/4] 5.70ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:2  %tmp_9 = fmul float %c5_w_load, %c5_i_load


 <State 43>: 7.26ns
ST_43: sum_3 (234)  [5/5] 7.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:3  %sum_3 = fadd float %sum_2, %tmp_9


 <State 44>: 7.26ns
ST_44: sum_3 (234)  [4/5] 7.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:3  %sum_3 = fadd float %sum_2, %tmp_9


 <State 45>: 7.26ns
ST_45: sum_3 (234)  [3/5] 7.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:3  %sum_3 = fadd float %sum_2, %tmp_9


 <State 46>: 7.26ns
ST_46: sum_3 (234)  [2/5] 7.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:3  %sum_3 = fadd float %sum_2, %tmp_9


 <State 47>: 7.26ns
ST_47: sum_3 (234)  [1/5] 7.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:56
:3  %sum_3 = fadd float %sum_2, %tmp_9

ST_47: StgValue_292 (235)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:55
:4  br label %.preheader15


 <State 48>: 3.25ns
ST_48: c5_b_load (242)  [1/2] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:60
:1  %c5_b_load = load float* %c5_b_addr_1, align 4


 <State 49>: 7.26ns
ST_49: tmp_2 (243)  [5/5] 7.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:60
:2  %tmp_2 = fadd float %sum, %c5_b_load


 <State 50>: 7.26ns
ST_50: tmp_2 (243)  [4/5] 7.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:60
:2  %tmp_2 = fadd float %sum, %c5_b_load


 <State 51>: 7.26ns
ST_51: tmp_2 (243)  [3/5] 7.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:60
:2  %tmp_2 = fadd float %sum, %c5_b_load


 <State 52>: 7.26ns
ST_52: tmp_2 (243)  [2/5] 7.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:60
:2  %tmp_2 = fadd float %sum, %c5_b_load


 <State 53>: 7.26ns
ST_53: tmp_2 (243)  [1/5] 7.26ns  loc: lenet_hls_conv5/lenet_hls_c5.c:60
:2  %tmp_2 = fadd float %sum, %c5_b_load


 <State 54>: 3.25ns
ST_54: c5_intermediate_0_0_1 (244)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:60
:3  %c5_intermediate_0_0_1 = getelementptr [120 x float]* %c5_intermediate_0_0, i32 0, i32 %co_cast6

ST_54: StgValue_300 (245)  [1/1] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:60
:4  store float %tmp_2, float* %c5_intermediate_0_0_1, align 4

ST_54: StgValue_301 (246)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:51
:5  br label %.preheader18


 <State 55>: 8.75ns
ST_55: i_4 (250)  [1/1] 0.00ns
.preheader14:0  %i_4 = phi i7 [ %i_9, %6 ], [ 0, %.preheader14.preheader ]

ST_55: i_4_cast2 (251)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:64
.preheader14:1  %i_4_cast2 = zext i7 %i_4 to i32

ST_55: exitcond1 (252)  [1/1] 2.91ns  loc: lenet_hls_conv5/lenet_hls_c5.c:64
.preheader14:2  %exitcond1 = icmp eq i7 %i_4, -8

ST_55: empty_16 (253)  [1/1] 0.00ns
.preheader14:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

ST_55: i_9 (254)  [1/1] 2.32ns  loc: lenet_hls_conv5/lenet_hls_c5.c:64
.preheader14:4  %i_9 = add i7 %i_4, 1

ST_55: StgValue_307 (255)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:64
.preheader14:5  br i1 %exitcond1, label %.preheader.preheader, label %6

ST_55: c5_intermediate_0_0_2 (257)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:65
:0  %c5_intermediate_0_0_2 = getelementptr [120 x float]* %c5_intermediate_0_0, i32 0, i32 %i_4_cast2

ST_55: c5_intermediate_0_0_3 (258)  [2/2] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:65
:1  %c5_intermediate_0_0_3 = load float* %c5_intermediate_0_0_2, align 4

ST_55: tmp_26 (272)  [1/1] 0.00ns
.preheader.preheader:0  %tmp_26 = zext i30 %tmp to i32

ST_55: DATA_D_addr (273)  [1/1] 0.00ns
.preheader.preheader:1  %DATA_D_addr = getelementptr float* %DATA_D, i32 %tmp_26

ST_55: p_wr_req (274)  [1/1] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:69
.preheader.preheader:2  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %DATA_D_addr, i32 120)

ST_55: StgValue_313 (275)  [1/1] 1.59ns  loc: lenet_hls_conv5/lenet_hls_c5.c:68
.preheader.preheader:3  br label %.preheader


 <State 56>: 3.25ns
ST_56: c5_intermediate_0_0_3 (258)  [1/2] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:65
:1  %c5_intermediate_0_0_3 = load float* %c5_intermediate_0_0_2, align 4


 <State 57>: 6.79ns
ST_57: tmp_6 (265)  [1/1] 6.79ns  loc: lenet_hls_conv5/lenet_hls_c5.c:4->lenet_hls_conv5/lenet_hls_c5.c:65
:8  %tmp_6 = fcmp ogt float %c5_intermediate_0_0_3, 0.000000e+00


 <State 58>: 8.53ns
ST_58: input_assign_to_int (259)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:65
:2  %input_assign_to_int = bitcast float %c5_intermediate_0_0_3 to i32

ST_58: tmp_3 (260)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:65
:3  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_assign_to_int, i32 23, i32 30)

ST_58: tmp_27 (261)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:65
:4  %tmp_27 = trunc i32 %input_assign_to_int to i23

ST_58: notlhs (262)  [1/1] 2.91ns  loc: lenet_hls_conv5/lenet_hls_c5.c:65
:5  %notlhs = icmp ne i8 %tmp_3, -1

ST_58: notrhs (263)  [1/1] 3.20ns  loc: lenet_hls_conv5/lenet_hls_c5.c:65
:6  %notrhs = icmp eq i23 %tmp_27, 0

ST_58: tmp_5 (264)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:65 (grouped into LUT with out node input_assign_1)
:7  %tmp_5 = or i1 %notrhs, %notlhs

ST_58: tmp_7 (266)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:4->lenet_hls_conv5/lenet_hls_c5.c:65 (grouped into LUT with out node input_assign_1)
:9  %tmp_7 = and i1 %tmp_5, %tmp_6

ST_58: input_assign_1 (267)  [1/1] 2.07ns  loc: lenet_hls_conv5/lenet_hls_c5.c:4->lenet_hls_conv5/lenet_hls_c5.c:65 (out node of the LUT)
:10  %input_assign_1 = select i1 %tmp_7, float %c5_intermediate_0_0_3, float 0.000000e+00

ST_58: c5_o_0_0_addr (268)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:65
:11  %c5_o_0_0_addr = getelementptr [120 x float]* %c5_o_0_0, i32 0, i32 %i_4_cast2

ST_58: StgValue_325 (269)  [1/1] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:65
:12  store float %input_assign_1, float* %c5_o_0_0_addr, align 4

ST_58: StgValue_326 (270)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:64
:13  br label %.preheader14


 <State 59>: 8.75ns
ST_59: i_5 (277)  [1/1] 0.00ns
.preheader:0  %i_5 = phi i7 [ %i_12, %7 ], [ 0, %.preheader.preheader ]

ST_59: i_5_cast1 (278)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:68
.preheader:1  %i_5_cast1 = zext i7 %i_5 to i32

ST_59: exitcond (279)  [1/1] 2.91ns  loc: lenet_hls_conv5/lenet_hls_c5.c:68
.preheader:2  %exitcond = icmp eq i7 %i_5, -8

ST_59: empty_17 (280)  [1/1] 0.00ns
.preheader:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

ST_59: i_12 (281)  [1/1] 2.32ns  loc: lenet_hls_conv5/lenet_hls_c5.c:68
.preheader:4  %i_12 = add i7 %i_5, 1

ST_59: StgValue_332 (282)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:68
.preheader:5  br i1 %exitcond, label %8, label %7

ST_59: c5_o_0_0_addr_1 (284)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:69
:0  %c5_o_0_0_addr_1 = getelementptr [120 x float]* %c5_o_0_0, i32 0, i32 %i_5_cast1

ST_59: c5_o_0_0_load (285)  [2/2] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:69
:1  %c5_o_0_0_load = load float* %c5_o_0_0_addr_1, align 4

ST_59: p_wr_resp (289)  [5/5] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:69
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_D_addr)


 <State 60>: 3.25ns
ST_60: c5_o_0_0_load (285)  [1/2] 3.25ns  loc: lenet_hls_conv5/lenet_hls_c5.c:69
:1  %c5_o_0_0_load = load float* %c5_o_0_0_addr_1, align 4


 <State 61>: 8.75ns
ST_61: StgValue_337 (286)  [1/1] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:69
:2  call void @_ssdm_op_Write.m_axi.floatP(float* %DATA_D_addr, float %c5_o_0_0_load, i4 -1)

ST_61: StgValue_338 (287)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:68
:3  br label %.preheader


 <State 62>: 8.75ns
ST_62: p_wr_resp (289)  [4/5] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:69
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_D_addr)


 <State 63>: 8.75ns
ST_63: p_wr_resp (289)  [3/5] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:69
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_D_addr)


 <State 64>: 8.75ns
ST_64: p_wr_resp (289)  [2/5] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:69
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_D_addr)


 <State 65>: 8.75ns
ST_65: p_wr_resp (289)  [1/5] 8.75ns  loc: lenet_hls_conv5/lenet_hls_c5.c:69
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_D_addr)

ST_65: StgValue_343 (290)  [1/1] 0.00ns  loc: lenet_hls_conv5/lenet_hls_c5.c:72
:1  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DATA_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_read           (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
bias_read             (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
weights_read          (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
input_read            (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (partselect       ) [ 001111111111111111111111111111111111111111111111111111111110000000]
bias5                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
DATA_C_addr           (getelementptr    ) [ 001111111111111111111111111111111000000000000000000000000000000000]
weights3              (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                 (zext             ) [ 001111111111111111111111100000000000000000000000000000000000000000]
input1                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                 (zext             ) [ 001111111111100000000000000000000000000000000000000000000000000000]
StgValue_78           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_79           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_80           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_81           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_82           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_83           (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
c5_i                  (alloca           ) [ 001111111111111111111111111111111111111111111111111111100000000000]
c5_w                  (alloca           ) [ 001111111111111111111111111111111111111111111111111111100000000000]
c5_b                  (alloca           ) [ 001111111111111111111111111111111111111111111111111111100000000000]
c5_o_0_0              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111110000]
c5_intermediate_0_0   (alloca           ) [ 001111111111111111111111111111111111111111111111111111111110000000]
StgValue_89           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_90           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_91           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_92           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_93           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_94           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_95           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_96           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_97           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_98           (br               ) [ 011111111111100000000000000000000000000000000000000000000000000000]
i                     (phi              ) [ 001000000000000000000000000000000000000000000000000000000000000000]
i_cast_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                (add              ) [ 000111111111100000000000000000000000000000000000000000000000000000]
exitcond13            (icmp             ) [ 001111111111100000000000000000000000000000000000000000000000000000]
empty                 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
i_6                   (add              ) [ 011111111111100000000000000000000000000000000000000000000000000000]
StgValue_107          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_108          (br               ) [ 001111111111100000000000000000000000000000000000000000000000000000]
StgValue_109          (br               ) [ 001111111111111111111111100000000000000000000000000000000000000000]
j                     (phi              ) [ 000100000000000000000000000000000000000000000000000000000000000000]
j_cast_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_15_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl9                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                (add              ) [ 000011111111100000000000000000000000000000000000000000000000000000]
exitcond12            (icmp             ) [ 001111111111100000000000000000000000000000000000000000000000000000]
empty_5               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
j_3                   (add              ) [ 001111111111100000000000000000000000000000000000000000000000000000]
StgValue_120          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                (add              ) [ 000010000000000000000000000000000000000000000000000000000000000000]
StgValue_122          (br               ) [ 011111111111100000000000000000000000000000000000000000000000000000]
DATA_A_addr           (getelementptr    ) [ 000001111111100000000000000000000000000000000000000000000000000000]
p_rd_req              (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_131          (br               ) [ 001111111111100000000000000000000000000000000000000000000000000000]
k                     (phi              ) [ 000000000001000000000000000000000000000000000000000000000000000000]
k_cast                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
c5_i_addr             (getelementptr    ) [ 000000000000100000000000000000000000000000000000000000000000000000]
exitcond11            (icmp             ) [ 001111111111100000000000000000000000000000000000000000000000000000]
empty_6               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
k_2                   (add              ) [ 001111111111100000000000000000000000000000000000000000000000000000]
StgValue_139          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
DATA_A_addr_read      (read             ) [ 000000000000100000000000000000000000000000000000000000000000000000]
StgValue_141          (br               ) [ 001111111111100000000000000000000000000000000000000000000000000000]
StgValue_142          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_143          (br               ) [ 001111111111100000000000000000000000000000000000000000000000000000]
i_1                   (phi              ) [ 000000000000010000000000000000000000000000000000000000000000000000]
tmp_11                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_14_cast           (zext             ) [ 000000000000001111111111100000000000000000000000000000000000000000]
exitcond10            (icmp             ) [ 000000000000011111111111100000000000000000000000000000000000000000]
empty_7               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
i_8                   (add              ) [ 001000000000011111111111100000000000000000000000000000000000000000]
StgValue_150          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_151          (br               ) [ 000000000000011111111111100000000000000000000000000000000000000000]
j_1                   (phi              ) [ 000000000000001000000000000000000000000000000000000000000000000000]
j_1_cast_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_18_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl1                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_18                (add              ) [ 000000000000000111111111100000000000000000000000000000000000000000]
exitcond9             (icmp             ) [ 000000000000011111111111100000000000000000000000000000000000000000]
empty_8               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
j_4                   (add              ) [ 000000000000011111111111100000000000000000000000000000000000000000]
StgValue_163          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_164          (br               ) [ 000000000000011111111111100000000000000000000000000000000000000000]
StgValue_165          (br               ) [ 001000000000011111111111100000000000000000000000000000000000000000]
k_1                   (phi              ) [ 000000000000000100000000000000000000000000000000000000000000000000]
k_1_cast9             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_21                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                (add              ) [ 000000000000000011111111100000000000000000000000000000000000000000]
exitcond8             (icmp             ) [ 000000000000011111111111100000000000000000000000000000000000000000]
empty_9               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
k_3                   (add              ) [ 000000000000011111111111100000000000000000000000000000000000000000]
StgValue_174          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                (add              ) [ 000000000000000010000000000000000000000000000000000000000000000000]
StgValue_176          (br               ) [ 000000000000011111111111100000000000000000000000000000000000000000]
DATA_B_addr           (getelementptr    ) [ 000000000000000001111111100000000000000000000000000000000000000000]
p_rd_req19            (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_185          (br               ) [ 000000000000011111111111100000000000000000000000000000000000000000]
l                     (phi              ) [ 000000000000000000000001000000000000000000000000000000000000000000]
l_cast8               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
c5_w_addr             (getelementptr    ) [ 000000000000000000000000100000000000000000000000000000000000000000]
exitcond7             (icmp             ) [ 000000000000011111111111100000000000000000000000000000000000000000]
empty_10              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
l_1                   (add              ) [ 000000000000011111111111100000000000000000000000000000000000000000]
StgValue_193          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
DATA_B_addr_read      (read             ) [ 000000000000000000000000100000000000000000000000000000000000000000]
StgValue_195          (br               ) [ 000000000000011111111111100000000000000000000000000000000000000000]
StgValue_196          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_197          (br               ) [ 000000000000011111111111100000000000000000000000000000000000000000]
DATA_C_addr_rd_req    (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_204          (br               ) [ 000000000000000000000000000000111000000000000000000000000000000000]
i_2                   (phi              ) [ 000000000000000000000000000000010000000000000000000000000000000000]
i_2_cast7             (zext             ) [ 000000000000000000000000000000001000000000000000000000000000000000]
exitcond6             (icmp             ) [ 000000000000000000000000000000011000000000000000000000000000000000]
empty_11              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
i_7                   (add              ) [ 000000000000000000000000000000111000000000000000000000000000000000]
StgValue_210          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
DATA_C_addr_read      (read             ) [ 000000000000000000000000000000001000000000000000000000000000000000]
StgValue_212          (br               ) [ 000000000000000000000000000000011111111111111111111111100000000000]
c5_b_addr             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_214          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_215          (br               ) [ 000000000000000000000000000000111000000000000000000000000000000000]
co                    (phi              ) [ 000000000000000000000000000000000100000000000000000000000000000000]
co_cast6              (zext             ) [ 000000000000000000000000000000000011111111111111111111100000000000]
tmp_20                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_23_cast           (zext             ) [ 000000000000000000000000000000000011111111111111000000000000000000]
exitcond5             (icmp             ) [ 000000000000000000000000000000000111111111111111111111100000000000]
empty_12              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
co_1                  (add              ) [ 000000000000000000000000000000010111111111111111111111100000000000]
StgValue_223          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_224          (br               ) [ 000000000000000000000000000000000111111111111111111111100000000000]
StgValue_225          (br               ) [ 000000000000000000000000000000000111111111111111111111111110000000]
i_3                   (phi              ) [ 000000000000000000000000000000000010000000000000000000000000000000]
sum                   (phi              ) [ 000000000000000000000000000000000011111111111111111111000000000000]
i_3_cast5             (zext             ) [ 000000000000000000000000000000000001111111111111000000000000000000]
i_3_cast5_cast        (zext             ) [ 000000000000000000000000000000000001111111111111000000000000000000]
exitcond4             (icmp             ) [ 000000000000000000000000000000000111111111111111111111100000000000]
empty_13              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
m                     (add              ) [ 000000000000000000000000000000000111111111111111111111100000000000]
StgValue_233          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_234          (br               ) [ 000000000000000000000000000000000111111111111111111111100000000000]
c5_b_addr_1           (getelementptr    ) [ 000000000000000000000000000000000000000000000000100000000000000000]
j_2                   (phi              ) [ 000000000000000000000000000000000001000000000000000000000000000000]
sum_1                 (phi              ) [ 000000000000000000000000000000000111111111111111111111100000000000]
j_2_cast4_cast1       (zext             ) [ 000000000000000000000000000000000000111111111111000000000000000000]
j_2_cast4_cast        (zext             ) [ 000000000000000000000000000000000000111111111111000000000000000000]
exitcond3             (icmp             ) [ 000000000000000000000000000000000111111111111111111111100000000000]
empty_14              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
n                     (add              ) [ 000000000000000000000000000000000111111111111111111111100000000000]
StgValue_244          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_245          (br               ) [ 000000000000000000000000000000000111111111111111111111100000000000]
StgValue_246          (br               ) [ 000000000000000000000000000000000111111111111111111111100000000000]
ci                    (phi              ) [ 000000000000000000000000000000000000100000000000000000000000000000]
ci_cast3_cast1        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
ci_cast3_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_28                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl3_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_29                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_30                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl4_cast           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_31                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_32                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_33_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
c5_i_addr_1           (getelementptr    ) [ 000000000000000000000000000000000000011000000000000000000000000000]
tmp_33                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_34_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_34                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl5                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_35                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_36                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_37                (trunc            ) [ 000000000000000000000000000000000000010000000000000000000000000000]
tmp_38                (trunc            ) [ 000000000000000000000000000000000000010000000000000000000000000000]
exitcond2             (icmp             ) [ 000000000000000000000000000000000000010000000000000000000000000000]
ci_1                  (add              ) [ 000000000000000000000000000000000111111111111111111111100000000000]
sum_2                 (phi              ) [ 000000000000000000000000000000000111111111111111111111100000000000]
p_shl6_cast           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_39                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_40                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_40_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
c5_w_addr_1           (getelementptr    ) [ 000000000000000000000000000000000000001000000000000000000000000000]
empty_15              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_277          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_280          (br               ) [ 000000000000000000000000000000000111111111111111111111100000000000]
c5_w_load             (load             ) [ 000000000000000000000000000000000000000111100000000000000000000000]
c5_i_load             (load             ) [ 000000000000000000000000000000000000000111100000000000000000000000]
tmp_9                 (fmul             ) [ 000000000000000000000000000000000000000000011111000000000000000000]
sum_3                 (fadd             ) [ 000000000000000000000000000000000111111111111111111111100000000000]
StgValue_292          (br               ) [ 000000000000000000000000000000000111111111111111111111100000000000]
c5_b_load             (load             ) [ 000000000000000000000000000000000000000000000000011111000000000000]
tmp_2                 (fadd             ) [ 000000000000000000000000000000000000000000000000000000100000000000]
c5_intermediate_0_0_1 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_300          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_301          (br               ) [ 000000000000000000000000000000010111111111111111111111100000000000]
i_4                   (phi              ) [ 000000000000000000000000000000000000000000000000000000010000000000]
i_4_cast2             (zext             ) [ 000000000000000000000000000000000000000000000000000000001110000000]
exitcond1             (icmp             ) [ 000000000000000000000000000000000000000000000000000000011110000000]
empty_16              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
i_9                   (add              ) [ 000000000000000000000000000000000100000000000000000000011110000000]
StgValue_307          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
c5_intermediate_0_0_2 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000001000000000]
tmp_26                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
DATA_D_addr           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000001111111]
p_wr_req              (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_313          (br               ) [ 000000000000000000000000000000000000000000000000000000011111110000]
c5_intermediate_0_0_3 (load             ) [ 000000000000000000000000000000000000000000000000000000000110000000]
tmp_6                 (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000010000000]
input_assign_to_int   (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_27                (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
notlhs                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
notrhs                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                 (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
input_assign_1        (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
c5_o_0_0_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_325          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_326          (br               ) [ 000000000000000000000000000000000100000000000000000000011110000000]
i_5                   (phi              ) [ 000000000000000000000000000000000000000000000000000000000001000000]
i_5_cast1             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
exitcond              (icmp             ) [ 000000000000000000000000000000000000000000000000000000000001110000]
empty_17              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
i_12                  (add              ) [ 000000000000000000000000000000000000000000000000000000010001110000]
StgValue_332          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
c5_o_0_0_addr_1       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000100000]
c5_o_0_0_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000010000]
StgValue_337          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_338          (br               ) [ 000000000000000000000000000000000000000000000000000000010001110000]
p_wr_resp             (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_343          (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DATA_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DATA_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DATA_C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DATA_D">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_D"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution5_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="c5_i_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c5_i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="c5_w_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c5_w/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="c5_b_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c5_b/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="c5_o_0_0_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c5_o_0_0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="c5_intermediate_0_0_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c5_intermediate_0_0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="output_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bias_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="weights_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_readreq_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="DATA_A_addr_read_read_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="7"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DATA_A_addr_read/11 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_readreq_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="2"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="DATA_C_addr_rd_req/13 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_readreq_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req19/16 "/>
</bind>
</comp>

<comp id="212" class="1004" name="DATA_B_addr_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="7"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DATA_B_addr_read/23 "/>
</bind>
</comp>

<comp id="217" class="1004" name="DATA_C_addr_read_read_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="9"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DATA_C_addr_read/31 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="0" index="4" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="write"/>
<opset="p_wr_req/55 p_wr_resp/59 StgValue_337/61 "/>
</bind>
</comp>

<comp id="233" class="1004" name="c5_i_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_i_addr/11 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_142/12 c5_i_load/37 "/>
</bind>
</comp>

<comp id="243" class="1004" name="c5_w_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="17" slack="0"/>
<pin id="247" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_w_addr/23 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_196/24 c5_w_load/37 "/>
</bind>
</comp>

<comp id="253" class="1004" name="c5_b_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="1"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_b_addr/32 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_214/32 c5_b_load/34 "/>
</bind>
</comp>

<comp id="264" class="1004" name="c5_b_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="1"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_b_addr_1/34 "/>
</bind>
</comp>

<comp id="271" class="1004" name="c5_i_addr_1_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="10" slack="0"/>
<pin id="275" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_i_addr_1/36 "/>
</bind>
</comp>

<comp id="277" class="1004" name="c5_w_addr_1_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="17" slack="0"/>
<pin id="281" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_w_addr_1/37 "/>
</bind>
</comp>

<comp id="284" class="1004" name="c5_intermediate_0_0_1_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="8"/>
<pin id="288" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_intermediate_0_0_1/54 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_300/54 c5_intermediate_0_0_3/55 "/>
</bind>
</comp>

<comp id="295" class="1004" name="c5_intermediate_0_0_2_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_intermediate_0_0_2/55 "/>
</bind>
</comp>

<comp id="302" class="1004" name="c5_o_0_0_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="3"/>
<pin id="306" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_o_0_0_addr/58 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_325/58 c5_o_0_0_load/59 "/>
</bind>
</comp>

<comp id="313" class="1004" name="c5_o_0_0_addr_1_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="7" slack="0"/>
<pin id="317" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_o_0_0_addr_1/59 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="1"/>
<pin id="322" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="j_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="1"/>
<pin id="333" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="j_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="k_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="1"/>
<pin id="344" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="k_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/11 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="1"/>
<pin id="355" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_1_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/13 "/>
</bind>
</comp>

<comp id="364" class="1005" name="j_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="1"/>
<pin id="366" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="j_1_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="1" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/14 "/>
</bind>
</comp>

<comp id="375" class="1005" name="k_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="1"/>
<pin id="377" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="k_1_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/15 "/>
</bind>
</comp>

<comp id="386" class="1005" name="l_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="1"/>
<pin id="388" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="l_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="1" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/23 "/>
</bind>
</comp>

<comp id="397" class="1005" name="i_2_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="1"/>
<pin id="399" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="i_2_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="1" slack="1"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/31 "/>
</bind>
</comp>

<comp id="408" class="1005" name="co_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="1"/>
<pin id="410" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="co_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="1" slack="1"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/33 "/>
</bind>
</comp>

<comp id="419" class="1005" name="i_3_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="1"/>
<pin id="421" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="i_3_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="1" slack="1"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/34 "/>
</bind>
</comp>

<comp id="430" class="1005" name="sum_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="sum_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="32" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/34 "/>
</bind>
</comp>

<comp id="442" class="1005" name="j_2_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="1"/>
<pin id="444" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="j_2_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="1" slack="1"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/35 "/>
</bind>
</comp>

<comp id="453" class="1005" name="sum_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="sum_1_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="32" slack="1"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/35 "/>
</bind>
</comp>

<comp id="465" class="1005" name="ci_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="1"/>
<pin id="467" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="ci_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="1" slack="1"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/36 "/>
</bind>
</comp>

<comp id="476" class="1005" name="sum_2_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="sum_2_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="32" slack="2"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/37 "/>
</bind>
</comp>

<comp id="488" class="1005" name="i_4_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="7" slack="1"/>
<pin id="490" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="i_4_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="1" slack="1"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/55 "/>
</bind>
</comp>

<comp id="499" class="1005" name="i_5_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="1"/>
<pin id="501" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="503" class="1004" name="i_5_phi_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="1" slack="1"/>
<pin id="507" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/59 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/43 tmp_2/49 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="0" index="1" bw="32" slack="1"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9/39 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_6_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/57 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="30" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="3" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="30" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="bias5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="30" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="0" index="2" bw="3" slack="0"/>
<pin id="539" dir="0" index="3" bw="6" slack="0"/>
<pin id="540" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias5/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="30" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="DATA_C_addr_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_C_addr/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="weights3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="30" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="3" slack="0"/>
<pin id="559" dir="0" index="3" bw="6" slack="0"/>
<pin id="560" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weights3/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_8_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="30" slack="0"/>
<pin id="567" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="input1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="30" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="0" index="2" bw="3" slack="0"/>
<pin id="573" dir="0" index="3" bw="6" slack="0"/>
<pin id="574" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_s_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="30" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="i_cast_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_cast/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="7" slack="0"/>
<pin id="589" dir="0" index="1" bw="5" slack="0"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_shl_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="0"/>
<pin id="597" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_10_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="7" slack="0"/>
<pin id="602" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="exitcond13_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="0" index="1" bw="5" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond13/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="i_6_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="j_cast_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="0"/>
<pin id="619" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_cast/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_12_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="1"/>
<pin id="623" dir="0" index="1" bw="3" slack="0"/>
<pin id="624" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_15_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_13_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_shl9_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_14_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="10" slack="0"/>
<pin id="645" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="exitcond12_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="0"/>
<pin id="650" dir="0" index="1" bw="3" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond12/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="j_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_15_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="30" slack="2"/>
<pin id="662" dir="0" index="1" bw="11" slack="0"/>
<pin id="663" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="DATA_A_addr_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="1"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_A_addr/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="k_cast_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="3" slack="0"/>
<pin id="673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/11 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_19_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="0"/>
<pin id="677" dir="0" index="1" bw="11" slack="8"/>
<pin id="678" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/11 "/>
</bind>
</comp>

<comp id="681" class="1004" name="exitcond11_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="3" slack="0"/>
<pin id="683" dir="0" index="1" bw="3" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11/11 "/>
</bind>
</comp>

<comp id="687" class="1004" name="k_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/11 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_11_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="0"/>
<pin id="695" dir="0" index="1" bw="7" slack="0"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_14_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="11" slack="0"/>
<pin id="703" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/13 "/>
</bind>
</comp>

<comp id="705" class="1004" name="exitcond10_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="0"/>
<pin id="707" dir="0" index="1" bw="7" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/13 "/>
</bind>
</comp>

<comp id="711" class="1004" name="i_8_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="7" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="j_1_cast_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="5" slack="0"/>
<pin id="719" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast_cast/14 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_16_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="1"/>
<pin id="723" dir="0" index="1" bw="5" slack="0"/>
<pin id="724" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_18_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="12" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/14 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_17_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="14" slack="0"/>
<pin id="732" dir="0" index="1" bw="12" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_shl1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="14" slack="0"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1/14 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_18_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="0"/>
<pin id="744" dir="0" index="1" bw="14" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/14 "/>
</bind>
</comp>

<comp id="748" class="1004" name="exitcond9_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="5" slack="0"/>
<pin id="750" dir="0" index="1" bw="5" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/14 "/>
</bind>
</comp>

<comp id="754" class="1004" name="j_4_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/14 "/>
</bind>
</comp>

<comp id="760" class="1004" name="k_1_cast9_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="3" slack="0"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast9/15 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_21_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="15" slack="1"/>
<pin id="766" dir="0" index="1" bw="3" slack="0"/>
<pin id="767" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/15 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_22_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="0" index="1" bw="3" slack="0"/>
<pin id="772" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_22/15 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_23_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="0"/>
<pin id="777" dir="0" index="1" bw="18" slack="0"/>
<pin id="778" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/15 "/>
</bind>
</comp>

<comp id="781" class="1004" name="exitcond8_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="3" slack="0"/>
<pin id="783" dir="0" index="1" bw="3" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/15 "/>
</bind>
</comp>

<comp id="787" class="1004" name="k_3_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="3" slack="0"/>
<pin id="790" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/15 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_24_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="30" slack="4"/>
<pin id="795" dir="0" index="1" bw="19" slack="0"/>
<pin id="796" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/15 "/>
</bind>
</comp>

<comp id="798" class="1004" name="DATA_B_addr_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="1"/>
<pin id="801" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_B_addr/16 "/>
</bind>
</comp>

<comp id="804" class="1004" name="l_cast8_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="3" slack="0"/>
<pin id="806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_cast8/23 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_25_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="0"/>
<pin id="810" dir="0" index="1" bw="19" slack="8"/>
<pin id="811" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/23 "/>
</bind>
</comp>

<comp id="814" class="1004" name="exitcond7_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="3" slack="0"/>
<pin id="816" dir="0" index="1" bw="3" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/23 "/>
</bind>
</comp>

<comp id="820" class="1004" name="l_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/23 "/>
</bind>
</comp>

<comp id="826" class="1004" name="i_2_cast7_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="7" slack="0"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast7/31 "/>
</bind>
</comp>

<comp id="830" class="1004" name="exitcond6_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="7" slack="0"/>
<pin id="832" dir="0" index="1" bw="7" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/31 "/>
</bind>
</comp>

<comp id="836" class="1004" name="i_7_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="7" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/31 "/>
</bind>
</comp>

<comp id="842" class="1004" name="co_cast6_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="7" slack="0"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast6/33 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_20_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="11" slack="0"/>
<pin id="848" dir="0" index="1" bw="7" slack="0"/>
<pin id="849" dir="0" index="2" bw="1" slack="0"/>
<pin id="850" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/33 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_23_cast_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="11" slack="0"/>
<pin id="856" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/33 "/>
</bind>
</comp>

<comp id="858" class="1004" name="exitcond5_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="7" slack="0"/>
<pin id="860" dir="0" index="1" bw="7" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/33 "/>
</bind>
</comp>

<comp id="864" class="1004" name="co_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_1/33 "/>
</bind>
</comp>

<comp id="870" class="1004" name="i_3_cast5_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="3" slack="0"/>
<pin id="872" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast5/34 "/>
</bind>
</comp>

<comp id="874" class="1004" name="i_3_cast5_cast_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="3" slack="0"/>
<pin id="876" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast5_cast/34 "/>
</bind>
</comp>

<comp id="878" class="1004" name="exitcond4_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="3" slack="0"/>
<pin id="880" dir="0" index="1" bw="3" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/34 "/>
</bind>
</comp>

<comp id="884" class="1004" name="m_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="3" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/34 "/>
</bind>
</comp>

<comp id="890" class="1004" name="j_2_cast4_cast1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="3" slack="0"/>
<pin id="892" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast4_cast1/35 "/>
</bind>
</comp>

<comp id="894" class="1004" name="j_2_cast4_cast_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="3" slack="0"/>
<pin id="896" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast4_cast/35 "/>
</bind>
</comp>

<comp id="898" class="1004" name="exitcond3_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="3" slack="0"/>
<pin id="900" dir="0" index="1" bw="3" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/35 "/>
</bind>
</comp>

<comp id="904" class="1004" name="n_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="3" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/35 "/>
</bind>
</comp>

<comp id="910" class="1004" name="ci_cast3_cast1_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="5" slack="0"/>
<pin id="912" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ci_cast3_cast1/36 "/>
</bind>
</comp>

<comp id="914" class="1004" name="ci_cast3_cast_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="5" slack="0"/>
<pin id="916" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ci_cast3_cast/36 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_28_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="7" slack="0"/>
<pin id="920" dir="0" index="1" bw="5" slack="0"/>
<pin id="921" dir="0" index="2" bw="1" slack="0"/>
<pin id="922" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/36 "/>
</bind>
</comp>

<comp id="926" class="1004" name="p_shl3_cast_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="7" slack="0"/>
<pin id="928" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/36 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_29_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="7" slack="0"/>
<pin id="932" dir="0" index="1" bw="5" slack="0"/>
<pin id="933" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/36 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_30_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="3" slack="2"/>
<pin id="938" dir="0" index="1" bw="8" slack="0"/>
<pin id="939" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/36 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_30_cast_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/36 "/>
</bind>
</comp>

<comp id="945" class="1004" name="p_shl4_cast_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="10" slack="0"/>
<pin id="947" dir="0" index="1" bw="8" slack="0"/>
<pin id="948" dir="0" index="2" bw="1" slack="0"/>
<pin id="949" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/36 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_31_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="0"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/36 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_32_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="3" slack="1"/>
<pin id="961" dir="0" index="1" bw="10" slack="0"/>
<pin id="962" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/36 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_33_cast_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="10" slack="0"/>
<pin id="966" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast/36 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_33_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="5" slack="0"/>
<pin id="971" dir="0" index="1" bw="11" slack="3"/>
<pin id="972" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/36 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_34_cast_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="12" slack="0"/>
<pin id="976" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/36 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_34_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="14" slack="0"/>
<pin id="980" dir="0" index="1" bw="12" slack="0"/>
<pin id="981" dir="0" index="2" bw="1" slack="0"/>
<pin id="982" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/36 "/>
</bind>
</comp>

<comp id="986" class="1004" name="p_shl5_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="14" slack="0"/>
<pin id="988" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5/36 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_35_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="14" slack="0"/>
<pin id="992" dir="0" index="1" bw="12" slack="0"/>
<pin id="993" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/36 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_36_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="3" slack="2"/>
<pin id="998" dir="0" index="1" bw="15" slack="0"/>
<pin id="999" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/36 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_37_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="0"/>
<pin id="1003" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/36 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_38_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="16" slack="0"/>
<pin id="1007" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/36 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="exitcond2_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="5" slack="0"/>
<pin id="1011" dir="0" index="1" bw="5" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/36 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="ci_1_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="5" slack="0"/>
<pin id="1018" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_1/36 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="p_shl6_cast_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="17" slack="0"/>
<pin id="1023" dir="0" index="1" bw="15" slack="1"/>
<pin id="1024" dir="0" index="2" bw="1" slack="0"/>
<pin id="1025" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/37 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_39_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="17" slack="0"/>
<pin id="1030" dir="0" index="1" bw="17" slack="1"/>
<pin id="1031" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/37 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_40_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="3" slack="2"/>
<pin id="1035" dir="0" index="1" bw="17" slack="0"/>
<pin id="1036" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/37 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_40_cast_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="17" slack="0"/>
<pin id="1040" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/37 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="i_4_cast2_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="7" slack="0"/>
<pin id="1045" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast2/55 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="exitcond1_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="7" slack="0"/>
<pin id="1050" dir="0" index="1" bw="7" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/55 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="i_9_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="7" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/55 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_26_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="30" slack="11"/>
<pin id="1062" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/55 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="DATA_D_addr_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="0"/>
<pin id="1065" dir="0" index="1" bw="32" slack="0"/>
<pin id="1066" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_D_addr/55 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="input_assign_to_int_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="2"/>
<pin id="1072" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_assign_to_int/58 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_3_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="0"/>
<pin id="1075" dir="0" index="1" bw="32" slack="0"/>
<pin id="1076" dir="0" index="2" bw="6" slack="0"/>
<pin id="1077" dir="0" index="3" bw="6" slack="0"/>
<pin id="1078" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/58 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_27_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="0"/>
<pin id="1085" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/58 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="notlhs_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="0"/>
<pin id="1089" dir="0" index="1" bw="8" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/58 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="notrhs_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="23" slack="0"/>
<pin id="1095" dir="0" index="1" bw="23" slack="0"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/58 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_5_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/58 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_7_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="0"/>
<pin id="1107" dir="0" index="1" bw="1" slack="1"/>
<pin id="1108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7/58 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="input_assign_1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="32" slack="2"/>
<pin id="1113" dir="0" index="2" bw="32" slack="0"/>
<pin id="1114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_assign_1/58 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="i_5_cast1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="7" slack="0"/>
<pin id="1120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast1/59 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="exitcond_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="7" slack="0"/>
<pin id="1125" dir="0" index="1" bw="7" slack="0"/>
<pin id="1126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/59 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="i_12_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="7" slack="0"/>
<pin id="1131" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/59 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="tmp_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="30" slack="11"/>
<pin id="1137" dir="1" index="1" bw="30" slack="11"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1140" class="1005" name="DATA_C_addr_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="2"/>
<pin id="1142" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="DATA_C_addr "/>
</bind>
</comp>

<comp id="1146" class="1005" name="tmp_8_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="4"/>
<pin id="1148" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="tmp_s_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="2"/>
<pin id="1153" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1156" class="1005" name="tmp_10_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="1"/>
<pin id="1158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="i_6_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="5" slack="0"/>
<pin id="1166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="tmp_14_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="8"/>
<pin id="1171" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="j_3_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="3" slack="0"/>
<pin id="1179" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp_15_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="1"/>
<pin id="1184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="DATA_A_addr_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="1"/>
<pin id="1189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_A_addr "/>
</bind>
</comp>

<comp id="1193" class="1005" name="c5_i_addr_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="9" slack="1"/>
<pin id="1195" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c5_i_addr "/>
</bind>
</comp>

<comp id="1201" class="1005" name="k_2_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="3" slack="0"/>
<pin id="1203" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="DATA_A_addr_read_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="1"/>
<pin id="1208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_A_addr_read "/>
</bind>
</comp>

<comp id="1211" class="1005" name="tmp_14_cast_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="12" slack="1"/>
<pin id="1213" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_cast "/>
</bind>
</comp>

<comp id="1219" class="1005" name="i_8_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="7" slack="0"/>
<pin id="1221" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp_18_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="j_4_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="5" slack="0"/>
<pin id="1234" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="tmp_23_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="8"/>
<pin id="1239" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="k_3_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="3" slack="0"/>
<pin id="1247" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tmp_24_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="DATA_B_addr_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="1"/>
<pin id="1257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_B_addr "/>
</bind>
</comp>

<comp id="1261" class="1005" name="c5_w_addr_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="16" slack="1"/>
<pin id="1263" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c5_w_addr "/>
</bind>
</comp>

<comp id="1269" class="1005" name="l_1_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="3" slack="0"/>
<pin id="1271" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="DATA_B_addr_read_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_B_addr_read "/>
</bind>
</comp>

<comp id="1279" class="1005" name="i_2_cast7_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="1"/>
<pin id="1281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2_cast7 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="i_7_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="7" slack="0"/>
<pin id="1289" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="DATA_C_addr_read_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="1"/>
<pin id="1294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_C_addr_read "/>
</bind>
</comp>

<comp id="1297" class="1005" name="co_cast6_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="co_cast6 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="tmp_23_cast_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="12" slack="3"/>
<pin id="1305" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_23_cast "/>
</bind>
</comp>

<comp id="1311" class="1005" name="co_1_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="7" slack="0"/>
<pin id="1313" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_1 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="i_3_cast5_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="2"/>
<pin id="1318" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_3_cast5 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="i_3_cast5_cast_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="8" slack="2"/>
<pin id="1323" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="i_3_cast5_cast "/>
</bind>
</comp>

<comp id="1329" class="1005" name="m_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="3" slack="0"/>
<pin id="1331" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="1334" class="1005" name="c5_b_addr_1_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="7" slack="1"/>
<pin id="1336" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c5_b_addr_1 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="j_2_cast4_cast1_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="17" slack="2"/>
<pin id="1341" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="j_2_cast4_cast1 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="j_2_cast4_cast_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="10" slack="1"/>
<pin id="1346" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_2_cast4_cast "/>
</bind>
</comp>

<comp id="1352" class="1005" name="n_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="3" slack="0"/>
<pin id="1354" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="1357" class="1005" name="c5_i_addr_1_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="9" slack="1"/>
<pin id="1359" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c5_i_addr_1 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="tmp_37_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="17" slack="1"/>
<pin id="1364" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="tmp_38_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="15" slack="1"/>
<pin id="1369" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="exitcond2_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="1"/>
<pin id="1374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="ci_1_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="5" slack="0"/>
<pin id="1378" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ci_1 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="c5_w_addr_1_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="16" slack="1"/>
<pin id="1383" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c5_w_addr_1 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="c5_w_load_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="1"/>
<pin id="1388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c5_w_load "/>
</bind>
</comp>

<comp id="1391" class="1005" name="c5_i_load_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="32" slack="1"/>
<pin id="1393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c5_i_load "/>
</bind>
</comp>

<comp id="1396" class="1005" name="tmp_9_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="1"/>
<pin id="1398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="sum_3_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="32" slack="1"/>
<pin id="1403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="c5_b_load_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="1"/>
<pin id="1408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c5_b_load "/>
</bind>
</comp>

<comp id="1411" class="1005" name="tmp_2_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="32" slack="1"/>
<pin id="1413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="i_4_cast2_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="32" slack="3"/>
<pin id="1418" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i_4_cast2 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="i_9_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="7" slack="0"/>
<pin id="1426" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="c5_intermediate_0_0_2_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="7" slack="1"/>
<pin id="1431" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c5_intermediate_0_0_2 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="DATA_D_addr_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="1"/>
<pin id="1436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_D_addr "/>
</bind>
</comp>

<comp id="1439" class="1005" name="c5_intermediate_0_0_3_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="1"/>
<pin id="1441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c5_intermediate_0_0_3 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="tmp_6_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="1"/>
<pin id="1448" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="i_12_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="7" slack="0"/>
<pin id="1456" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="c5_o_0_0_addr_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="7" slack="1"/>
<pin id="1461" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c5_o_0_0_addr_1 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="c5_o_0_0_load_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="1"/>
<pin id="1466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c5_o_0_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="100" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="102" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="104" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="100" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="100" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="102" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="104" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="104" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="124" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="229"><net_src comp="136" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="138" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="140" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="295" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="90" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="90" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="106" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="367"><net_src comp="76" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="378"><net_src comp="90" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="389"><net_src comp="90" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="400"><net_src comp="106" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="411"><net_src comp="106" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="422"><net_src comp="90" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="120" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="441"><net_src comp="434" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="445"><net_src comp="90" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="463"><net_src comp="430" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="464"><net_src comp="457" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="468"><net_src comp="76" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="479"><net_src comp="476" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="486"><net_src comp="453" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="487"><net_src comp="480" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="491"><net_src comp="106" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="502"><net_src comp="106" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="499" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="476" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="430" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="524"><net_src comp="120" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="18" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="162" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="20" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="22" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="541"><net_src comp="18" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="168" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="20" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="22" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="548"><net_src comp="535" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="4" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="545" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="561"><net_src comp="18" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="174" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="20" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="22" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="568"><net_src comp="555" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="18" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="180" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="20" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="22" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="582"><net_src comp="569" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="324" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="324" pin="4"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="80" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="598"><net_src comp="587" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="583" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="324" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="82" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="324" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="88" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="335" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="92" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="621" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="80" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="630" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="626" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="335" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="94" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="335" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="98" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="642" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="0" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="665" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="674"><net_src comp="346" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="671" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="675" pin="2"/><net_sink comp="233" pin=2"/></net>

<net id="685"><net_src comp="346" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="94" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="346" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="98" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="108" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="357" pin="4"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="110" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="693" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="357" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="112" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="357" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="116" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="368" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="118" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="721" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="80" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="730" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="726" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="368" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="82" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="368" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="88" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="379" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="760" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="764" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="20" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="764" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="769" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="379" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="94" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="98" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="379" pin="4"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="775" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="2" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="798" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="807"><net_src comp="390" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="808" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="818"><net_src comp="390" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="94" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="390" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="98" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="401" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="401" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="112" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="401" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="116" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="412" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="851"><net_src comp="108" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="412" pin="4"/><net_sink comp="846" pin=1"/></net>

<net id="853"><net_src comp="110" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="857"><net_src comp="846" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="412" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="112" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="412" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="116" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="423" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="423" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="423" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="94" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="423" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="98" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="893"><net_src comp="446" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="446" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="446" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="94" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="446" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="98" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="469" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="469" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="923"><net_src comp="78" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="469" pin="4"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="80" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="929"><net_src comp="918" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="926" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="914" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="930" pin="2"/><net_sink comp="936" pin=1"/></net>

<net id="944"><net_src comp="936" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="92" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="936" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="80" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="957"><net_src comp="945" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="941" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="953" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="967"><net_src comp="959" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="973"><net_src comp="910" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="977"><net_src comp="969" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="983"><net_src comp="118" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="984"><net_src comp="969" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="985"><net_src comp="80" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="989"><net_src comp="978" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="994"><net_src comp="986" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="974" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1004"><net_src comp="996" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="996" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1013"><net_src comp="469" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="82" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="88" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="469" pin="4"/><net_sink comp="1015" pin=1"/></net>

<net id="1026"><net_src comp="122" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1027"><net_src comp="80" pin="0"/><net_sink comp="1021" pin=2"/></net>

<net id="1032"><net_src comp="1021" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1037"><net_src comp="1028" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1041"><net_src comp="1033" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1046"><net_src comp="492" pin="4"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1052"><net_src comp="492" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="112" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="492" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="116" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1067"><net_src comp="6" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="1060" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1069"><net_src comp="1063" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="1079"><net_src comp="126" pin="0"/><net_sink comp="1073" pin=0"/></net>

<net id="1080"><net_src comp="1070" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1081"><net_src comp="128" pin="0"/><net_sink comp="1073" pin=2"/></net>

<net id="1082"><net_src comp="130" pin="0"/><net_sink comp="1073" pin=3"/></net>

<net id="1086"><net_src comp="1070" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1091"><net_src comp="1073" pin="4"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="132" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1097"><net_src comp="1083" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="134" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1103"><net_src comp="1093" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1087" pin="2"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1115"><net_src comp="1105" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="120" pin="0"/><net_sink comp="1110" pin=2"/></net>

<net id="1117"><net_src comp="1110" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="1121"><net_src comp="503" pin="4"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1127"><net_src comp="503" pin="4"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="112" pin="0"/><net_sink comp="1123" pin=1"/></net>

<net id="1133"><net_src comp="503" pin="4"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="116" pin="0"/><net_sink comp="1129" pin=1"/></net>

<net id="1138"><net_src comp="525" pin="4"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1143"><net_src comp="549" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="1149"><net_src comp="565" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1154"><net_src comp="579" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1159"><net_src comp="599" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1167"><net_src comp="611" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1172"><net_src comp="642" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1180"><net_src comp="654" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1185"><net_src comp="660" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1190"><net_src comp="665" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="1196"><net_src comp="233" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1204"><net_src comp="687" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1209"><net_src comp="193" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="1214"><net_src comp="701" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1222"><net_src comp="711" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1227"><net_src comp="742" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1235"><net_src comp="754" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1240"><net_src comp="775" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1248"><net_src comp="787" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1253"><net_src comp="793" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1258"><net_src comp="798" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="1264"><net_src comp="243" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1272"><net_src comp="820" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1277"><net_src comp="212" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1282"><net_src comp="826" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1290"><net_src comp="836" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1295"><net_src comp="217" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1300"><net_src comp="842" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1306"><net_src comp="854" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="1314"><net_src comp="864" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1319"><net_src comp="870" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1324"><net_src comp="874" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1332"><net_src comp="884" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1337"><net_src comp="264" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1342"><net_src comp="890" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1347"><net_src comp="894" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1355"><net_src comp="904" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1360"><net_src comp="271" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1365"><net_src comp="1001" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1370"><net_src comp="1005" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1375"><net_src comp="1009" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1379"><net_src comp="1015" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1384"><net_src comp="277" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1389"><net_src comp="249" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1394"><net_src comp="239" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1399"><net_src comp="516" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1404"><net_src comp="510" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1409"><net_src comp="259" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1414"><net_src comp="510" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1419"><net_src comp="1043" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1427"><net_src comp="1054" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1432"><net_src comp="295" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1437"><net_src comp="1063" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1442"><net_src comp="290" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1445"><net_src comp="1439" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1449"><net_src comp="520" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1457"><net_src comp="1129" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1462"><net_src comp="313" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1467"><net_src comp="308" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="222" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DATA_D | {55 59 61 62 63 64 65 }
 - Input state : 
	Port: convolution5 : DATA_A | {4 5 6 7 8 9 10 11 }
	Port: convolution5 : DATA_B | {16 17 18 19 20 21 22 23 }
	Port: convolution5 : DATA_C | {13 25 26 27 28 29 30 31 }
	Port: convolution5 : input_r | {1 }
	Port: convolution5 : weights | {1 }
	Port: convolution5 : bias | {1 }
	Port: convolution5 : output_r | {1 }
  - Chain level:
	State 1
		tmp_1 : 1
		DATA_C_addr : 2
		tmp_8 : 1
		tmp_s : 1
	State 2
		i_cast_cast : 1
		tmp_4 : 1
		p_shl_cast : 2
		tmp_10 : 3
		exitcond13 : 1
		i_6 : 1
		StgValue_107 : 2
	State 3
		j_cast_cast : 1
		tmp_12 : 2
		tmp_15_cast : 3
		tmp_13 : 3
		p_shl9 : 4
		tmp_14 : 5
		exitcond12 : 1
		j_3 : 1
		StgValue_120 : 2
		tmp_15 : 6
	State 4
		p_rd_req : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		k_cast : 1
		tmp_19 : 2
		c5_i_addr : 3
		exitcond11 : 1
		k_2 : 1
		StgValue_139 : 2
	State 12
	State 13
		tmp_11 : 1
		tmp_14_cast : 2
		exitcond10 : 1
		i_8 : 1
		StgValue_150 : 2
	State 14
		j_1_cast_cast : 1
		tmp_16 : 2
		tmp_18_cast : 3
		tmp_17 : 3
		p_shl1 : 4
		tmp_18 : 5
		exitcond9 : 1
		j_4 : 1
		StgValue_163 : 2
	State 15
		k_1_cast9 : 1
		tmp_21 : 2
		tmp_22 : 3
		tmp_23 : 3
		exitcond8 : 1
		k_3 : 1
		StgValue_174 : 2
		tmp_24 : 4
	State 16
		p_rd_req19 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		l_cast8 : 1
		tmp_25 : 2
		c5_w_addr : 3
		exitcond7 : 1
		l_1 : 1
		StgValue_193 : 2
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		i_2_cast7 : 1
		exitcond6 : 1
		i_7 : 1
		StgValue_210 : 2
	State 32
		StgValue_214 : 1
	State 33
		co_cast6 : 1
		tmp_20 : 1
		tmp_23_cast : 2
		exitcond5 : 1
		co_1 : 1
		StgValue_223 : 2
	State 34
		i_3_cast5 : 1
		i_3_cast5_cast : 1
		exitcond4 : 1
		m : 1
		StgValue_233 : 2
		c5_b_load : 1
	State 35
		j_2_cast4_cast1 : 1
		j_2_cast4_cast : 1
		exitcond3 : 1
		n : 1
		StgValue_244 : 2
	State 36
		ci_cast3_cast1 : 1
		ci_cast3_cast : 1
		tmp_28 : 1
		p_shl3_cast : 2
		tmp_29 : 3
		tmp_30 : 4
		tmp_30_cast : 5
		p_shl4_cast : 5
		tmp_31 : 6
		tmp_32 : 7
		tmp_33_cast : 8
		c5_i_addr_1 : 9
		tmp_33 : 2
		tmp_34_cast : 3
		tmp_34 : 3
		p_shl5 : 4
		tmp_35 : 5
		tmp_36 : 6
		tmp_37 : 7
		tmp_38 : 7
		exitcond2 : 1
		ci_1 : 1
	State 37
		tmp_39 : 1
		tmp_40 : 2
		tmp_40_cast : 3
		c5_w_addr_1 : 4
		c5_w_load : 5
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
		StgValue_300 : 1
	State 55
		i_4_cast2 : 1
		exitcond1 : 1
		i_9 : 1
		StgValue_307 : 2
		c5_intermediate_0_0_2 : 2
		c5_intermediate_0_0_3 : 3
		DATA_D_addr : 1
		p_wr_req : 2
	State 56
	State 57
	State 58
		tmp_3 : 1
		tmp_27 : 1
		notlhs : 2
		notrhs : 2
		tmp_5 : 3
		tmp_7 : 3
		input_assign_1 : 3
		StgValue_325 : 4
	State 59
		i_5_cast1 : 1
		exitcond : 1
		i_12 : 1
		StgValue_332 : 2
		c5_o_0_0_addr_1 : 2
		c5_o_0_0_load : 3
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_10_fu_599        |    0    |    26   |    12   |
|          |          i_6_fu_611          |    0    |    20   |    10   |
|          |         tmp_12_fu_621        |    0    |    29   |    13   |
|          |         tmp_14_fu_642        |    0    |    35   |    15   |
|          |          j_3_fu_654          |    0    |    14   |    9    |
|          |         tmp_15_fu_660        |    0    |    95   |    35   |
|          |         tmp_19_fu_675        |    0    |    38   |    16   |
|          |          k_2_fu_687          |    0    |    14   |    9    |
|          |          i_8_fu_711          |    0    |    26   |    12   |
|          |         tmp_16_fu_721        |    0    |    38   |    16   |
|          |         tmp_18_fu_742        |    0    |    47   |    19   |
|          |          j_4_fu_754          |    0    |    20   |    10   |
|          |         tmp_21_fu_764        |    0    |    50   |    20   |
|          |         tmp_23_fu_775        |    0    |    59   |    23   |
|          |          k_3_fu_787          |    0    |    14   |    9    |
|          |         tmp_24_fu_793        |    0    |    95   |    35   |
|    add   |         tmp_25_fu_808        |    0    |    62   |    24   |
|          |          l_1_fu_820          |    0    |    14   |    9    |
|          |          i_7_fu_836          |    0    |    26   |    12   |
|          |          co_1_fu_864         |    0    |    26   |    12   |
|          |           m_fu_884           |    0    |    14   |    9    |
|          |           n_fu_904           |    0    |    14   |    9    |
|          |         tmp_29_fu_930        |    0    |    0    |    17   |
|          |         tmp_30_fu_936        |    0    |    0    |    17   |
|          |         tmp_31_fu_953        |    0    |    0    |    17   |
|          |         tmp_32_fu_959        |    0    |    0    |    17   |
|          |         tmp_33_fu_969        |    0    |    38   |    16   |
|          |         tmp_35_fu_990        |    0    |    0    |    17   |
|          |         tmp_36_fu_996        |    0    |    0    |    17   |
|          |         ci_1_fu_1015         |    0    |    20   |    10   |
|          |        tmp_39_fu_1028        |    0    |    0    |    17   |
|          |        tmp_40_fu_1033        |    0    |    0    |    17   |
|          |          i_9_fu_1054         |    0    |    26   |    12   |
|          |         i_12_fu_1129         |    0    |    26   |    12   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_510          |    2    |   205   |   390   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_516          |    3    |   143   |   321   |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |         tmp_6_fu_520         |    0    |    66   |   239   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond13_fu_605      |    0    |    0    |    2    |
|          |       exitcond12_fu_648      |    0    |    0    |    1    |
|          |       exitcond11_fu_681      |    0    |    0    |    1    |
|          |       exitcond10_fu_705      |    0    |    0    |    4    |
|          |       exitcond9_fu_748       |    0    |    0    |    2    |
|          |       exitcond8_fu_781       |    0    |    0    |    1    |
|          |       exitcond7_fu_814       |    0    |    0    |    1    |
|   icmp   |       exitcond6_fu_830       |    0    |    0    |    4    |
|          |       exitcond5_fu_858       |    0    |    0    |    4    |
|          |       exitcond4_fu_878       |    0    |    0    |    1    |
|          |       exitcond3_fu_898       |    0    |    0    |    1    |
|          |       exitcond2_fu_1009      |    0    |    0    |    2    |
|          |       exitcond1_fu_1048      |    0    |    0    |    4    |
|          |        notlhs_fu_1087        |    0    |    0    |    4    |
|          |        notrhs_fu_1093        |    0    |    0    |    13   |
|          |       exitcond_fu_1123       |    0    |    0    |    4    |
|----------|------------------------------|---------|---------|---------|
|  select  |    input_assign_1_fu_1110    |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|    or    |         tmp_5_fu_1099        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |         tmp_7_fu_1105        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |    output_read_read_fu_162   |    0    |    0    |    0    |
|          |     bias_read_read_fu_168    |    0    |    0    |    0    |
|          |   weights_read_read_fu_174   |    0    |    0    |    0    |
|   read   |    input_read_read_fu_180    |    0    |    0    |    0    |
|          | DATA_A_addr_read_read_fu_193 |    0    |    0    |    0    |
|          | DATA_B_addr_read_read_fu_212 |    0    |    0    |    0    |
|          | DATA_C_addr_read_read_fu_217 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_186      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_198      |    0    |    0    |    0    |
|          |      grp_readreq_fu_205      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_222       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_525          |    0    |    0    |    0    |
|          |         bias5_fu_535         |    0    |    0    |    0    |
|partselect|        weights3_fu_555       |    0    |    0    |    0    |
|          |         input1_fu_569        |    0    |    0    |    0    |
|          |         tmp_3_fu_1073        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_545         |    0    |    0    |    0    |
|          |         tmp_8_fu_565         |    0    |    0    |    0    |
|          |         tmp_s_fu_579         |    0    |    0    |    0    |
|          |      i_cast_cast_fu_583      |    0    |    0    |    0    |
|          |       p_shl_cast_fu_595      |    0    |    0    |    0    |
|          |      j_cast_cast_fu_617      |    0    |    0    |    0    |
|          |      tmp_15_cast_fu_626      |    0    |    0    |    0    |
|          |         p_shl9_fu_638        |    0    |    0    |    0    |
|          |         k_cast_fu_671        |    0    |    0    |    0    |
|          |      tmp_14_cast_fu_701      |    0    |    0    |    0    |
|          |     j_1_cast_cast_fu_717     |    0    |    0    |    0    |
|          |      tmp_18_cast_fu_726      |    0    |    0    |    0    |
|          |         p_shl1_fu_738        |    0    |    0    |    0    |
|          |       k_1_cast9_fu_760       |    0    |    0    |    0    |
|          |        l_cast8_fu_804        |    0    |    0    |    0    |
|          |       i_2_cast7_fu_826       |    0    |    0    |    0    |
|   zext   |        co_cast6_fu_842       |    0    |    0    |    0    |
|          |      tmp_23_cast_fu_854      |    0    |    0    |    0    |
|          |       i_3_cast5_fu_870       |    0    |    0    |    0    |
|          |     i_3_cast5_cast_fu_874    |    0    |    0    |    0    |
|          |    j_2_cast4_cast1_fu_890    |    0    |    0    |    0    |
|          |     j_2_cast4_cast_fu_894    |    0    |    0    |    0    |
|          |     ci_cast3_cast1_fu_910    |    0    |    0    |    0    |
|          |     ci_cast3_cast_fu_914     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_926      |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_941      |    0    |    0    |    0    |
|          |      tmp_33_cast_fu_964      |    0    |    0    |    0    |
|          |      tmp_34_cast_fu_974      |    0    |    0    |    0    |
|          |         p_shl5_fu_986        |    0    |    0    |    0    |
|          |      tmp_40_cast_fu_1038     |    0    |    0    |    0    |
|          |       i_4_cast2_fu_1043      |    0    |    0    |    0    |
|          |        tmp_26_fu_1060        |    0    |    0    |    0    |
|          |       i_5_cast1_fu_1118      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_4_fu_587         |    0    |    0    |    0    |
|          |         tmp_13_fu_630        |    0    |    0    |    0    |
|          |         tmp_11_fu_693        |    0    |    0    |    0    |
|          |         tmp_17_fu_730        |    0    |    0    |    0    |
|bitconcatenate|         tmp_20_fu_846        |    0    |    0    |    0    |
|          |         tmp_28_fu_918        |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_945      |    0    |    0    |    0    |
|          |         tmp_34_fu_978        |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_1021     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_22_fu_769        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_37_fu_1001        |    0    |    0    |    0    |
|   trunc  |        tmp_38_fu_1005        |    0    |    0    |    0    |
|          |        tmp_27_fu_1083        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |   1300  |   1559  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |
+-------------------+--------+--------+--------+
|        c5_b       |    1   |    0   |    0   |
|        c5_i       |    1   |    0   |    0   |
|c5_intermediate_0_0|    1   |    0   |    0   |
|      c5_o_0_0     |    1   |    0   |    0   |
|        c5_w       |   128  |    0   |    0   |
+-------------------+--------+--------+--------+
|       Total       |   132  |    0   |    0   |
+-------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   DATA_A_addr_read_reg_1206  |   32   |
|     DATA_A_addr_reg_1187     |   32   |
|   DATA_B_addr_read_reg_1274  |   32   |
|     DATA_B_addr_reg_1255     |   32   |
|   DATA_C_addr_read_reg_1292  |   32   |
|     DATA_C_addr_reg_1140     |   32   |
|     DATA_D_addr_reg_1434     |   32   |
|     c5_b_addr_1_reg_1334     |    7   |
|      c5_b_load_reg_1406      |   32   |
|     c5_i_addr_1_reg_1357     |    9   |
|      c5_i_addr_reg_1193      |    9   |
|      c5_i_load_reg_1391      |   32   |
|c5_intermediate_0_0_2_reg_1429|    7   |
|c5_intermediate_0_0_3_reg_1439|   32   |
|   c5_o_0_0_addr_1_reg_1459   |    7   |
|    c5_o_0_0_load_reg_1464    |   32   |
|     c5_w_addr_1_reg_1381     |   16   |
|      c5_w_addr_reg_1261      |   16   |
|      c5_w_load_reg_1386      |   32   |
|         ci_1_reg_1376        |    5   |
|          ci_reg_465          |    5   |
|         co_1_reg_1311        |    7   |
|       co_cast6_reg_1297      |   32   |
|          co_reg_408          |    7   |
|      exitcond2_reg_1372      |    1   |
|         i_12_reg_1454        |    7   |
|          i_1_reg_353         |    7   |
|      i_2_cast7_reg_1279      |   32   |
|          i_2_reg_397         |    7   |
|    i_3_cast5_cast_reg_1321   |    8   |
|      i_3_cast5_reg_1316      |   32   |
|          i_3_reg_419         |    3   |
|      i_4_cast2_reg_1416      |   32   |
|          i_4_reg_488         |    7   |
|          i_5_reg_499         |    7   |
|         i_6_reg_1164         |    5   |
|         i_7_reg_1287         |    7   |
|         i_8_reg_1219         |    7   |
|         i_9_reg_1424         |    7   |
|           i_reg_320          |    5   |
|          j_1_reg_364         |    5   |
|   j_2_cast4_cast1_reg_1339   |   17   |
|    j_2_cast4_cast_reg_1344   |   10   |
|          j_2_reg_442         |    3   |
|         j_3_reg_1177         |    3   |
|         j_4_reg_1232         |    5   |
|           j_reg_331          |    3   |
|          k_1_reg_375         |    3   |
|         k_2_reg_1201         |    3   |
|         k_3_reg_1245         |    3   |
|           k_reg_342          |    3   |
|         l_1_reg_1269         |    3   |
|           l_reg_386          |    3   |
|          m_reg_1329          |    3   |
|          n_reg_1352          |    3   |
|         sum_1_reg_453        |   32   |
|         sum_2_reg_476        |   32   |
|        sum_3_reg_1401        |   32   |
|          sum_reg_430         |   32   |
|        tmp_10_reg_1156       |    8   |
|     tmp_14_cast_reg_1211     |   12   |
|        tmp_14_reg_1169       |   32   |
|        tmp_15_reg_1182       |   32   |
|        tmp_18_reg_1224       |   32   |
|     tmp_23_cast_reg_1303     |   12   |
|        tmp_23_reg_1237       |   32   |
|        tmp_24_reg_1250       |   32   |
|        tmp_2_reg_1411        |   32   |
|        tmp_37_reg_1362       |   17   |
|        tmp_38_reg_1367       |   15   |
|        tmp_6_reg_1446        |    1   |
|        tmp_8_reg_1146        |   32   |
|        tmp_9_reg_1396        |   32   |
|         tmp_reg_1135         |   30   |
|        tmp_s_reg_1151        |   32   |
+------------------------------+--------+
|             Total            |  1266  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_186 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_205 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_222  |  p0  |   3  |   1  |    3   |
|  grp_write_fu_222  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_222  |  p2  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_239 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_249 |  p0  |   3  |  16  |   48   ||    15   |
|  grp_access_fu_259 |  p0  |   3  |   7  |   21   ||    15   |
|  grp_access_fu_290 |  p0  |   3  |   7  |   21   ||    15   |
|  grp_access_fu_308 |  p0  |   3  |   7  |   21   ||    15   |
|     sum_reg_430    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_510     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_510     |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   580  ||  21.569 ||   132   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |  1300  |  1559  |
|   Memory  |   132  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   132  |
|  Register |    -   |    -   |    -   |  1266  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   132  |    5   |   21   |  2566  |  1691  |
+-----------+--------+--------+--------+--------+--------+
