\subsubsection{Integer Unit Extensions Summary}
\label{sec:int:unit:extns:summary}

\begin{itemize}
  % \input{../src/add-sub-insn-extns}
\item {Addition and subtraction instructions:}\\
  \begin{enumerate}
  \item \textbf{ADDD}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x00     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{ADDDCC}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x10     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{SUBD}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x04     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{SUBDCC}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x14     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.
  \end{enumerate}

  % \input{../src/mul-div-insn-extns}
\item {Multiplication and division instructions:} \\
  \begin{enumerate}
  \item \textbf{UMULD}: Unsigned Integer Multiply AJIT, no immediate
    version (i.e. i is always 0).\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x0A     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{UMULDCC}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x1A     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{SMULD}: Unsigned Integer Multiply AJIT, no immediate
    version (i.e. i is always 0).\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x0B     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{SMULDCC}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x1B     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{UDIVD}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x0E     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{UDIVDCC}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x1E     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{SDIVD}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x0F     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{SDIVDCC}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x1F     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.
  \end{enumerate}

  % \input{../src/64-bit-logical-insn-extns}
\item {64 Bit Logical Instructions:}\\

  No immediate mode, i.e. insn[5] $\equiv$ i = 0, always.

  \begin{enumerate}
  \item \textbf{ORD}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x02     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{ORDCC}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x12     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{ORDN}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x06     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{ORDNCC}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x16     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{XORDCC}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x13     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{XNORD}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x07     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.
    
  \item \textbf{XNORDCC}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x07     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.
    
  \item \textbf{ANDD}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x01     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{ANDDCC}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x11     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{ANDDN}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x05     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \item \textbf{ANDDNCC}:\\
    \begin{tabular}[h]{lclcl}
      Macro to set  &=& \texttt{F4(x, y, z)} &in& \texttt{sparc.h}     \\
      Macro to reset  &=& \texttt{INVF4(x, y, z)} &in& \texttt{sparc.h}     \\
      x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
      y &=& 0x15     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
      z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
      a &=& 0x1      &in& \texttt{OP\_AJIT\_BIT(a) /* ((a) \& 0x1)  $<<$ 5 */}
    \end{tabular}

    The AJIT bit  (insn[5]) is set internally by  \texttt{F4}, and hence
    there are only three arguments.

  \end{enumerate}
% \input{../src/shift-insn-extns}
\item {Shift instructions:} \\

  The shift  family of instructions  of AJIT  may each be  considered to
  have  two versions:  a direct  count version  and a  register indirect
  count version.  In the direct count  version the shift count is a part
  of the  instruction bits.   In the indirect  count version,  the shift
  count is  found on the  register specified by  the bit pattern  in the
  instruction  bits.   The direct  count  version  is specified  by  the
  14$^{th}$  bit, i.e.  insn[13]  (bit  number 13  in  the  0 based  bit
  numbering scheme), being set to 1.  If insn[13] is 0 then the register
  indirect version is specified.

  Similar to the addition and subtraction instructions, the shift family
  of instructions of  SPARC V8 also do  not use bits from 5  to 12 (both
  inclusive).  The AJIT processor uses bits  5 and 6.  In particular bit
  6 is always 1.   Bit 5 may be used in the direct  version giving a set
  of 6 bits  available for specifying the shift count.   The shift count
  can have  a maximum  value of  64.  Bit  5 is  unused in  the register
  indirect version, and is always 0 in that case.

  These instructions  are therefore  worked out  below in  two different
  sets: the direct and the register indirect ones.
  \begin{enumerate}
  \item The direct versions  are given by insn[13] = 1.  The 6 bit shift
    count  is directly  specified  in the  instruction bits.   Therefore
    insn[5:0] specify the  shift count.  insn[6] =  1, distinguishes the
    AJIT version from the SPARC V8 version.
    \begin{enumerate}
    \item \textbf{SLLD}:\\
      This will need another macro that sets bits 5 and 6. Let's call it
      \texttt{OP\_AJIT\_BIT\_2}.   Hence the  SPARC bit  layout of  this
      instruction is:

      \begin{tabular}[h]{lclcl}
        Macro to set  &=& \texttt{F5(x, y, z)} &in& \texttt{sparc.h}     \\
        Macro to reset  &=& \texttt{INVF5(x, y, z)} &in& \texttt{sparc.h}     \\
        x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
        y &=& 0x25     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
        z &=& 0x1      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
        a &=& 0x2      &in& \texttt{OP\_AJIT\_BIT\_2(a) /* ((a) \& 0x3  $<<$ 6 */}
      \end{tabular}

      The AJIT bits (insn[6:5]) is  set or reset internally by \texttt{F5}
      (just  like  in  \texttt{F4}),  and   hence  there  are  only  three
      arguments.

    \item \textbf{SRLD}:\\
      This will need another macro that sets bits 5 and 6. Let's call it
      \texttt{OP\_AJIT\_BIT\_2}.   Hence the  SPARC bit  layout of  this
      instruction is:

      \begin{tabular}[h]{lclcl}
        Macro to set  &=& \texttt{F5(x, y, z)} &in& \texttt{sparc.h}     \\
        Macro to reset  &=& \texttt{INVF5(x, y, z)} &in& \texttt{sparc.h}     \\
        x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
        y &=& 0x26     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
        z &=& 0x1      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
        a &=& 0x2      &in& \texttt{OP\_AJIT\_BIT\_2(a) /* ((a) \& 0x3  $<<$ 6 */}
      \end{tabular}

      The AJIT bits (insn[6:5]) is  set or reset internally by \texttt{F5}
      (just  like  in  \texttt{F4}),  and   hence  there  are  only  three
      arguments.
      
    \item \textbf{SRAD}:\\
      This will need another macro that sets bits 5 and 6. Let's call it
      \texttt{OP\_AJIT\_BIT\_2}.   Hence the  SPARC bit  layout of  this
      instruction is:

      \begin{tabular}[h]{lclcl}
        Macro to set  &=& \texttt{F5(x, y, z)} &in& \texttt{sparc.h}     \\
        Macro to reset  &=& \texttt{INVF5(x, y, z)} &in& \texttt{sparc.h}     \\
        x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
        y &=& 0x27     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
        z &=& 0x1      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
        a &=& 0x2      &in& \texttt{OP\_AJIT\_BIT\_2(a) /* ((a) \& 0x3  $<<$ 6 */}
      \end{tabular}

      The AJIT bits (insn[6:5]) is  set or reset internally by \texttt{F5}
      (just  like  in  \texttt{F4}),  and   hence  there  are  only  three
      arguments.

    \end{enumerate}
  \item The register  indirect versions are given by insn[13]  = 0.  The
    shift count is indirectly specified in the 32 bit register specified
    in instruction bits.  Therefore  insn[4:0] specify the register that
    has the  shift count.  insn[6]  = 1, distinguishes the  AJIT version
    from the SPARC V8 version.  In this case, insn[5] = 0, necessarily.
    \begin{enumerate}
    \item \textbf{SLLD}:\\
      This will need another macro that sets bits 5 and 6. Let's call it
      \texttt{OP\_AJIT\_BIT\_2}.   Hence the  SPARC bit  layout of  this
      instruction is:

      \begin{tabular}[h]{lclcl}
        Macro to set  &=& \texttt{F5(x, y, z)} &in& \texttt{sparc.h}     \\
        Macro to reset  &=& \texttt{INVF5(x, y, z)} &in& \texttt{sparc.h}     \\
        x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
        y &=& 0x25     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
        z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
        a &=& 0x2      &in& \texttt{OP\_AJIT\_BIT\_2(a) /* ((a) \& 0x3  $<<$ 6 */}
      \end{tabular}

      The AJIT bits (insn[6:5]) is  set or reset internally by \texttt{F5}
      (just  like  in  \texttt{F4}),  and   hence  there  are  only  three
      arguments.

    \item \textbf{SRLD}:\\
      This will need another macro that sets bits 5 and 6. Let's call it
      \texttt{OP\_AJIT\_BIT\_2}.   Hence the  SPARC bit  layout of  this
      instruction is:

      \begin{tabular}[h]{lclcl}
        Macro to set  &=& \texttt{F5(x, y, z)} &in& \texttt{sparc.h}     \\
        Macro to reset  &=& \texttt{INVF5(x, y, z)} &in& \texttt{sparc.h}     \\
        x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
        y &=& 0x26     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
        z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
        a &=& 0x2      &in& \texttt{OP\_AJIT\_BIT\_2(a) /* ((a) \& 0x3  $<<$ 6 */}
      \end{tabular}

      The AJIT bits (insn[6:5]) is  set or reset internally by \texttt{F5}
      (just  like  in  \texttt{F4}),  and   hence  there  are  only  three
      arguments.

    \item \textbf{SRAD}:\\
      This will need another macro that sets bits 5 and 6. Let's call it
      \texttt{OP\_AJIT\_BIT\_2}.   Hence the  SPARC bit  layout of  this
      instruction is:

      \begin{tabular}[h]{lclcl}
        Macro to set  &=& \texttt{F5(x, y, z)} &in& \texttt{sparc.h}     \\
        Macro to reset  &=& \texttt{INVF5(x, y, z)} &in& \texttt{sparc.h}     \\
        x &=& 0x2      &in& \texttt{OP(x)  /* ((x) \& 0x3)  $<<$ 30 */} \\
        y &=& 0x27     &in& \texttt{OP3(y) /* ((y) \& 0x3f) $<<$ 19 */} \\
        z &=& 0x0      &in& \texttt{F3I(z) /* ((z) \& 0x1)  $<<$ 13 */} \\
        a &=& 0x2      &in& \texttt{OP\_AJIT\_BIT\_2(a) /* ((a) \& 0x3  $<<$ 6 */}
      \end{tabular}

      The AJIT bits (insn[6:5]) is  set or reset internally by \texttt{F5}
      (just  like  in  \texttt{F4}),  and   hence  there  are  only  three
      arguments.
    \end{enumerate}
  \end{enumerate}
\end{itemize}

%%% Local Variables:
%%% mode: latex
%%% TeX-master: t
%%% End:
