<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ScheduleDAGInstrs.cpp source code [llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::SchedDFSImpl "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='ScheduleDAGInstrs.cpp.html'>ScheduleDAGInstrs.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===---- ScheduleDAGInstrs.cpp - MachineInstr Rescheduling ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This implements the ScheduleDAGInstrs class, which implements</i></td></tr>
<tr><th id="10">10</th><td><i>/// re-scheduling of MachineInstrs.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html">"llvm/CodeGen/ScheduleDAGInstrs.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/ADT/IntEqClasses.h.html">"llvm/ADT/IntEqClasses.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/ADT/MapVector.h.html">"llvm/ADT/MapVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/SparseSet.h.html">"llvm/ADT/SparseSet.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/Analysis/ValueTracking.h.html">"llvm/Analysis/ValueTracking.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBundle.h.html">"llvm/CodeGen/MachineInstrBundle.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/PseudoSourceValue.h.html">"llvm/CodeGen/PseudoSourceValue.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleDFS.h.html">"llvm/CodeGen/ScheduleDFS.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/IR/Instruction.h.html">"llvm/IR/Instruction.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/IR/Instructions.h.html">"llvm/IR/Instructions.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/IR/Operator.h.html">"llvm/IR/Operator.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../include/llvm/IR/Value.h.html">"llvm/IR/Value.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../include/llvm/Support/Format.h.html">"llvm/Support/Format.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "machine-scheduler"</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableAASchedMI" title='EnableAASchedMI' data-type='cl::opt&lt;bool&gt;' data-ref="EnableAASchedMI">EnableAASchedMI</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"enable-aa-sched-mi"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="69">69</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="70">70</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable use of AA during MI DAG construction"</q>));</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="UseTBAA" title='UseTBAA' data-type='cl::opt&lt;bool&gt;' data-ref="UseTBAA">UseTBAA</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"use-tbaa-in-sched-mi"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="73">73</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable use of TBAA during MI DAG construction"</q>));</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i  data-doc="HugeRegion">// Note: the two options below might be used in tuning compile time vs</i></td></tr>
<tr><th id="76">76</th><td><i  data-doc="HugeRegion">// output quality. Setting HugeRegion so large that it will never be</i></td></tr>
<tr><th id="77">77</th><td><i  data-doc="HugeRegion">// reached means best-effort, but may be slow.</i></td></tr>
<tr><th id="78">78</th><td><i  data-doc="HugeRegion"></i></td></tr>
<tr><th id="79">79</th><td><i  data-doc="HugeRegion">// When Stores and Loads maps (or NonAliasStores and NonAliasLoads)</i></td></tr>
<tr><th id="80">80</th><td><i  data-doc="HugeRegion">// together hold this many SUs, a reduction of maps will be done.</i></td></tr>
<tr><th id="81">81</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="HugeRegion" title='HugeRegion' data-type='cl::opt&lt;unsigned int&gt;' data-ref="HugeRegion">HugeRegion</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"dag-maps-huge-region"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="82">82</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>1000</var>), <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"The limit to use while constructing the DAG "</q></td></tr>
<tr><th id="83">83</th><td>                             <q>"prior to scheduling, at which point a trade-off "</q></td></tr>
<tr><th id="84">84</th><td>                             <q>"is made to avoid excessive compile time."</q>));</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="ReductionSize" title='ReductionSize' data-type='cl::opt&lt;unsigned int&gt;' data-ref="ReductionSize">ReductionSize</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="87">87</th><td>    <q>"dag-maps-reduction-size"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="88">88</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"A huge scheduling region will have maps reduced by this many "</q></td></tr>
<tr><th id="89">89</th><td>             <q>"nodes at a time. Defaults to HugeRegion / 2."</q>));</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL16getReductionSizev" title='getReductionSize' data-type='unsigned int getReductionSize()' data-ref="_ZL16getReductionSizev">getReductionSize</dfn>() {</td></tr>
<tr><th id="92">92</th><td>  <i>// Always reduce a huge region with half of the elements, except</i></td></tr>
<tr><th id="93">93</th><td><i>  // when user sets this number explicitly.</i></td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (<a class="tu ref" href="#ReductionSize" title='ReductionSize' data-use='m' data-ref="ReductionSize">ReductionSize</a>.<a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>() == <var>0</var>)</td></tr>
<tr><th id="95">95</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HugeRegion" title='HugeRegion' data-use='m' data-ref="HugeRegion">HugeRegion</a> / <var>2</var>;</td></tr>
<tr><th id="96">96</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ReductionSize" title='ReductionSize' data-use='m' data-ref="ReductionSize">ReductionSize</a>;</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL10dumpSUListRNSt7__cxx114listIPN4llvm5SUnitESaIS3_EEE" title='dumpSUList' data-type='void dumpSUList(ScheduleDAGInstrs::SUList &amp; L)' data-ref="_ZL10dumpSUListRNSt7__cxx114listIPN4llvm5SUnitESaIS3_EEE">dumpSUList</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SUList" title='llvm::ScheduleDAGInstrs::SUList' data-type='std::list&lt;SUnit *&gt;' data-ref="llvm::ScheduleDAGInstrs::SUList">SUList</a> &amp;<dfn class="local col1 decl" id="1L" title='L' data-type='ScheduleDAGInstrs::SUList &amp;' data-ref="1L">L</dfn>) {</td></tr>
<tr><th id="100">100</th><td><u>#<span data-ppcond="100">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="101">101</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"{ "</q>;</td></tr>
<tr><th id="102">102</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="2su" title='su' data-type='const llvm::SUnit *' data-ref="2su">su</dfn> : <a class="local col1 ref" href="#1L" title='L' data-ref="1L">L</a>) {</td></tr>
<tr><th id="103">103</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#2su" title='su' data-ref="2su">su</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")"</q>;</td></tr>
<tr><th id="104">104</th><td>    <b>if</b> (<a class="local col2 ref" href="#2su" title='su' data-ref="2su">su</a> != <a class="local col1 ref" href="#1L" title='L' data-ref="1L">L</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list4backEv" title='std::__cxx11::list::back' data-ref="_ZNSt7__cxx114list4backEv">back</a>())</td></tr>
<tr><th id="105">105</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="106">106</th><td>  }</td></tr>
<tr><th id="107">107</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n"</q>;</td></tr>
<tr><th id="108">108</th><td><u>#<span data-ppcond="100">endif</span></u></td></tr>
<tr><th id="109">109</th><td>}</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrsC1ERNS_15MachineFunctionEPKNS_15MachineLoopInfoEb" title='llvm::ScheduleDAGInstrs::ScheduleDAGInstrs' data-ref="_ZN4llvm17ScheduleDAGInstrsC1ERNS_15MachineFunctionEPKNS_15MachineLoopInfoEb">ScheduleDAGInstrs</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="3mf">mf</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="local col4 decl" id="4mli" title='mli' data-type='const llvm::MachineLoopInfo *' data-ref="4mli">mli</dfn>,</td></tr>
<tr><th id="113">113</th><td>                                     <em>bool</em> <dfn class="local col5 decl" id="5RemoveKillFlags" title='RemoveKillFlags' data-type='bool' data-ref="5RemoveKillFlags">RemoveKillFlags</dfn>)</td></tr>
<tr><th id="114">114</th><td>    : <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm11ScheduleDAGC1ERNS_15MachineFunctionE" title='llvm::ScheduleDAG::ScheduleDAG' data-ref="_ZN4llvm11ScheduleDAGC1ERNS_15MachineFunctionE">(</a><a class="local col3 ref" href="#3mf" title='mf' data-ref="3mf">mf</a>), <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::MLI" title='llvm::ScheduleDAGInstrs::MLI' data-ref="llvm::ScheduleDAGInstrs::MLI">MLI</a>(<a class="local col4 ref" href="#4mli" title='mli' data-ref="4mli">mli</a>), <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::MFI" title='llvm::ScheduleDAGInstrs::MFI' data-ref="llvm::ScheduleDAGInstrs::MFI">MFI</a>(<a class="local col3 ref" href="#3mf" title='mf' data-ref="3mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>()),</td></tr>
<tr><th id="115">115</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RemoveKillFlags" title='llvm::ScheduleDAGInstrs::RemoveKillFlags' data-ref="llvm::ScheduleDAGInstrs::RemoveKillFlags">RemoveKillFlags</a>(<a class="local col5 ref" href="#5RemoveKillFlags" title='RemoveKillFlags' data-ref="5RemoveKillFlags">RemoveKillFlags</a>),</td></tr>
<tr><th id="116">116</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::UnknownValue" title='llvm::ScheduleDAGInstrs::UnknownValue' data-ref="llvm::ScheduleDAGInstrs::UnknownValue">UnknownValue</a>(<a class="type" href="../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>::<a class="ref" href="../../include/llvm/IR/Constants.h.html#_ZN4llvm10UndefValue3getEPNS_4TypeE" title='llvm::UndefValue::get' data-ref="_ZN4llvm10UndefValue3getEPNS_4TypeE">get</a>(</td></tr>
<tr><th id="117">117</th><td>                             <a class="type" href="../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../include/llvm/IR/Type.h.html#_ZN4llvm4Type9getVoidTyERNS_11LLVMContextE" title='llvm::Type::getVoidTy' data-ref="_ZN4llvm4Type9getVoidTyERNS_11LLVMContextE">getVoidTy</a>(<span class='refarg'><a class="local col3 ref" href="#3mf" title='mf' data-ref="3mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>))), <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSortC1ERSt6vectorINS_5SUnitESaIS2_EEPS2_" title='llvm::ScheduleDAGTopologicalSort::ScheduleDAGTopologicalSort' data-ref="_ZN4llvm26ScheduleDAGTopologicalSortC1ERSt6vectorINS_5SUnitESaIS2_EEPS2_">(</a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>, &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>) {</td></tr>
<tr><th id="118">118</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="6ST" title='ST' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="6ST">ST</dfn> = <a class="local col3 ref" href="#3mf" title='mf' data-ref="3mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="121">121</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE" title='llvm::TargetSchedModel::init' data-ref="_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE">init</a>(&amp;<a class="local col6 ref" href="#6ST" title='ST' data-ref="6ST">ST</a>);</td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i class="doc" data-doc="_ZL28getUnderlyingObjectsForInstrPKN4llvm12MachineInstrERKNS_16MachineFrameInfoERNS_11SmallVectorINS_16UnderlyingObjectELj4EEERKNS_10DataLayoutE">/// If this machine instr has memory reference information and it can be</i></td></tr>
<tr><th id="125">125</th><td><i class="doc" data-doc="_ZL28getUnderlyingObjectsForInstrPKN4llvm12MachineInstrERKNS_16MachineFrameInfoERNS_11SmallVectorINS_16UnderlyingObjectELj4EEERKNS_10DataLayoutE">/// tracked to a normal reference to a known object, return the Value</i></td></tr>
<tr><th id="126">126</th><td><i class="doc" data-doc="_ZL28getUnderlyingObjectsForInstrPKN4llvm12MachineInstrERKNS_16MachineFrameInfoERNS_11SmallVectorINS_16UnderlyingObjectELj4EEERKNS_10DataLayoutE">/// for that object. This function returns false the memory location is</i></td></tr>
<tr><th id="127">127</th><td><i class="doc" data-doc="_ZL28getUnderlyingObjectsForInstrPKN4llvm12MachineInstrERKNS_16MachineFrameInfoERNS_11SmallVectorINS_16UnderlyingObjectELj4EEERKNS_10DataLayoutE">/// unknown or may alias anything.</i></td></tr>
<tr><th id="128">128</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL28getUnderlyingObjectsForInstrPKN4llvm12MachineInstrERKNS_16MachineFrameInfoERNS_11SmallVectorINS_16UnderlyingObjectELj4EEERKNS_10DataLayoutE" title='getUnderlyingObjectsForInstr' data-type='bool getUnderlyingObjectsForInstr(const llvm::MachineInstr * MI, const llvm::MachineFrameInfo &amp; MFI, UnderlyingObjectsVector &amp; Objects, const llvm::DataLayout &amp; DL)' data-ref="_ZL28getUnderlyingObjectsForInstrPKN4llvm12MachineInstrERKNS_16MachineFrameInfoERNS_11SmallVectorINS_16UnderlyingObjectELj4EEERKNS_10DataLayoutE">getUnderlyingObjectsForInstr</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="7MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="7MI">MI</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                         <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="8MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="8MFI">MFI</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                         <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::UnderlyingObjectsVector" title='llvm::UnderlyingObjectsVector' data-type='SmallVector&lt;llvm::UnderlyingObject, 4&gt;' data-ref="llvm::UnderlyingObjectsVector">UnderlyingObjectsVector</a> &amp;<dfn class="local col9 decl" id="9Objects" title='Objects' data-type='UnderlyingObjectsVector &amp;' data-ref="9Objects">Objects</dfn>,</td></tr>
<tr><th id="131">131</th><td>                                         <em>const</em> <a class="type" href="../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col0 decl" id="10DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="10DL">DL</dfn>) {</td></tr>
<tr><th id="132">132</th><td>  <em>auto</em> <dfn class="local col1 decl" id="11allMMOsOkay" title='allMMOsOkay' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp:132:22)' data-ref="11allMMOsOkay">allMMOsOkay</dfn> = [&amp;]() {</td></tr>
<tr><th id="133">133</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="12MMO" title='MMO' data-type='const llvm::MachineMemOperand *' data-ref="12MMO">MMO</dfn> : <a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="134">134</th><td>      <i>// TODO: Figure out whether isAtomic is really necessary (see D57601).</i></td></tr>
<tr><th id="135">135</th><td>      <b>if</b> (<a class="local col2 ref" href="#12MMO" title='MMO' data-ref="12MMO">MMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand10isVolatileEv" title='llvm::MachineMemOperand::isVolatile' data-ref="_ZNK4llvm17MachineMemOperand10isVolatileEv">isVolatile</a>() || <a class="local col2 ref" href="#12MMO" title='MMO' data-ref="12MMO">MMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8isAtomicEv" title='llvm::MachineMemOperand::isAtomic' data-ref="_ZNK4llvm17MachineMemOperand8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="136">136</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>      <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a> *<dfn class="local col3 decl" id="13PSV" title='PSV' data-type='const llvm::PseudoSourceValue *' data-ref="13PSV"><a class="local col3 ref" href="#13PSV" title='PSV' data-ref="13PSV">PSV</a></dfn> = <a class="local col2 ref" href="#12MMO" title='MMO' data-ref="12MMO">MMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>()) {</td></tr>
<tr><th id="139">139</th><td>        <i>// Function that contain tail calls don't have unique PseudoSourceValue</i></td></tr>
<tr><th id="140">140</th><td><i>        // objects. Two PseudoSourceValues might refer to the same or</i></td></tr>
<tr><th id="141">141</th><td><i>        // overlapping locations. The client code calling this function assumes</i></td></tr>
<tr><th id="142">142</th><td><i>        // this is not the case. So return a conservative answer of no known</i></td></tr>
<tr><th id="143">143</th><td><i>        // object.</i></td></tr>
<tr><th id="144">144</th><td>        <b>if</b> (<a class="local col8 ref" href="#8MFI" title='MFI' data-ref="8MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo11hasTailCallEv" title='llvm::MachineFrameInfo::hasTailCall' data-ref="_ZNK4llvm16MachineFrameInfo11hasTailCallEv">hasTailCall</a>())</td></tr>
<tr><th id="145">145</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>        <i>// For now, ignore PseudoSourceValues which may alias LLVM IR values</i></td></tr>
<tr><th id="148">148</th><td><i>        // because the code that uses this function has no way to cope with</i></td></tr>
<tr><th id="149">149</th><td><i>        // such aliases.</i></td></tr>
<tr><th id="150">150</th><td>        <b>if</b> (<a class="local col3 ref" href="#13PSV" title='PSV' data-ref="13PSV">PSV</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE" title='llvm::PseudoSourceValue::isAliased' data-ref="_ZNK4llvm17PseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE">isAliased</a>(&amp;<a class="local col8 ref" href="#8MFI" title='MFI' data-ref="8MFI">MFI</a>))</td></tr>
<tr><th id="151">151</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>        <em>bool</em> <dfn class="local col4 decl" id="14MayAlias" title='MayAlias' data-type='bool' data-ref="14MayAlias">MayAlias</dfn> = <a class="local col3 ref" href="#13PSV" title='PSV' data-ref="13PSV">PSV</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue8mayAliasEPKNS_16MachineFrameInfoE" title='llvm::PseudoSourceValue::mayAlias' data-ref="_ZNK4llvm17PseudoSourceValue8mayAliasEPKNS_16MachineFrameInfoE">mayAlias</a>(&amp;<a class="local col8 ref" href="#8MFI" title='MFI' data-ref="8MFI">MFI</a>);</td></tr>
<tr><th id="154">154</th><td>        <a class="local col9 ref" href="#9Objects" title='Objects' data-ref="9Objects">Objects</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::UnderlyingObjectsVector" title='llvm::UnderlyingObjectsVector' data-type='SmallVector&lt;llvm::UnderlyingObject, 4&gt;' data-ref="llvm::UnderlyingObjectsVector">UnderlyingObjectsVector</a>::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorTemplateCommon{llvm::UnderlyingObject,void}::value_type" title='llvm::SmallVectorTemplateCommon&lt;llvm::UnderlyingObject, void&gt;::value_type' data-type='llvm::UnderlyingObject' data-ref="llvm::SmallVectorTemplateCommon{llvm::UnderlyingObject,void}::value_type">value_type</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm16UnderlyingObjectC1ENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEEb" title='llvm::UnderlyingObject::UnderlyingObject' data-ref="_ZN4llvm16UnderlyingObjectC1ENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEEb">(</a><a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#181" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ES6_"></a><a class="local col3 ref" href="#13PSV" title='PSV' data-ref="13PSV">PSV</a>, <a class="local col4 ref" href="#14MayAlias" title='MayAlias' data-ref="14MayAlias">MayAlias</a>));</td></tr>
<tr><th id="155">155</th><td>      } <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col5 decl" id="15V" title='V' data-type='const llvm::Value *' data-ref="15V"><a class="local col5 ref" href="#15V" title='V' data-ref="15V">V</a></dfn> = <a class="local col2 ref" href="#12MMO" title='MMO' data-ref="12MMO">MMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>()) {</td></tr>
<tr><th id="156">156</th><td>        <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="16Objs" title='Objs' data-type='SmallVector&lt;llvm::Value *, 4&gt;' data-ref="16Objs">Objs</dfn>;</td></tr>
<tr><th id="157">157</th><td>        <b>if</b> (!<a class="ref" href="../../include/llvm/Analysis/ValueTracking.h.html#_ZN4llvm30getUnderlyingObjectsForCodeGenEPKNS_5ValueERNS_15SmallVectorImplIPS0_EERKNS_10DataLayoutE" title='llvm::getUnderlyingObjectsForCodeGen' data-ref="_ZN4llvm30getUnderlyingObjectsForCodeGenEPKNS_5ValueERNS_15SmallVectorImplIPS0_EERKNS_10DataLayoutE">getUnderlyingObjectsForCodeGen</a>(<a class="local col5 ref" href="#15V" title='V' data-ref="15V">V</a>, <span class='refarg'><a class="local col6 ref" href="#16Objs" title='Objs' data-ref="16Objs">Objs</a></span>, <a class="local col0 ref" href="#10DL" title='DL' data-ref="10DL">DL</a>))</td></tr>
<tr><th id="158">158</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="17V" title='V' data-type='llvm::Value *' data-ref="17V">V</dfn> : <a class="local col6 ref" href="#16Objs" title='Objs' data-ref="16Objs">Objs</a>) {</td></tr>
<tr><th id="161">161</th><td>          <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isIdentifiedObject(V)) ? void (0) : __assert_fail (&quot;isIdentifiedObject(V)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 161, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm18isIdentifiedObjectEPKNS_5ValueE" title='llvm::isIdentifiedObject' data-ref="_ZN4llvm18isIdentifiedObjectEPKNS_5ValueE">isIdentifiedObject</a>(<a class="local col7 ref" href="#17V" title='V' data-ref="17V">V</a>));</td></tr>
<tr><th id="162">162</th><td>          <a class="local col9 ref" href="#9Objects" title='Objects' data-ref="9Objects">Objects</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::UnderlyingObjectsVector" title='llvm::UnderlyingObjectsVector' data-type='SmallVector&lt;llvm::UnderlyingObject, 4&gt;' data-ref="llvm::UnderlyingObjectsVector">UnderlyingObjectsVector</a>::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorTemplateCommon{llvm::UnderlyingObject,void}::value_type" title='llvm::SmallVectorTemplateCommon&lt;llvm::UnderlyingObject, void&gt;::value_type' data-type='llvm::UnderlyingObject' data-ref="llvm::SmallVectorTemplateCommon{llvm::UnderlyingObject,void}::value_type">value_type</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm16UnderlyingObjectC1ENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEEb" title='llvm::UnderlyingObject::UnderlyingObject' data-ref="_ZN4llvm16UnderlyingObjectC1ENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEEb">(</a><a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#181" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ES3_"></a><a class="local col7 ref" href="#17V" title='V' data-ref="17V">V</a>, <b>true</b>));</td></tr>
<tr><th id="163">163</th><td>        }</td></tr>
<tr><th id="164">164</th><td>      } <b>else</b></td></tr>
<tr><th id="165">165</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="166">166</th><td>    }</td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="168">168</th><td>  };</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <b>if</b> (!<a class="local col1 ref" href="#11allMMOsOkay" title='allMMOsOkay' data-ref="11allMMOsOkay">allMMOsOkay</a>()) {</td></tr>
<tr><th id="171">171</th><td>    <a class="local col9 ref" href="#9Objects" title='Objects' data-ref="9Objects">Objects</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="172">172</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="173">173</th><td>  }</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="176">176</th><td>}</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="virtual decl def" id="_ZN4llvm17ScheduleDAGInstrs10startBlockEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGInstrs::startBlock' data-ref="_ZN4llvm17ScheduleDAGInstrs10startBlockEPNS_17MachineBasicBlockE">startBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="18bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="18bb">bb</dfn>) {</td></tr>
<tr><th id="179">179</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a> = <a class="local col8 ref" href="#18bb" title='bb' data-ref="18bb">bb</a>;</td></tr>
<tr><th id="180">180</th><td>}</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="virtual decl def" id="_ZN4llvm17ScheduleDAGInstrs11finishBlockEv" title='llvm::ScheduleDAGInstrs::finishBlock' data-ref="_ZN4llvm17ScheduleDAGInstrs11finishBlockEv">finishBlock</dfn>() {</td></tr>
<tr><th id="183">183</th><td>  <i>// Subclasses should no longer refer to the old block.</i></td></tr>
<tr><th id="184">184</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="185">185</th><td>}</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="virtual decl def" id="_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGInstrs::enterRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="19bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="19bb">bb</dfn>,</td></tr>
<tr><th id="188">188</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="20begin" title='begin' data-type='MachineBasicBlock::iterator' data-ref="20begin">begin</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="21end" title='end' data-type='MachineBasicBlock::iterator' data-ref="21end">end</dfn>,</td></tr>
<tr><th id="190">190</th><td>                                    <em>unsigned</em> <dfn class="local col2 decl" id="22regioninstrs" title='regioninstrs' data-type='unsigned int' data-ref="22regioninstrs">regioninstrs</dfn>) {</td></tr>
<tr><th id="191">191</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (bb == BB &amp;&amp; &quot;startBlock should set BB&quot;) ? void (0) : __assert_fail (&quot;bb == BB &amp;&amp; \&quot;startBlock should set BB\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 191, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#19bb" title='bb' data-ref="19bb">bb</a> == <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a> &amp;&amp; <q>"startBlock should set BB"</q>);</td></tr>
<tr><th id="192">192</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#20begin" title='begin' data-ref="20begin">begin</a>;</td></tr>
<tr><th id="193">193</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col1 ref" href="#21end" title='end' data-ref="21end">end</a>;</td></tr>
<tr><th id="194">194</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::NumRegionInstrs" title='llvm::ScheduleDAGInstrs::NumRegionInstrs' data-ref="llvm::ScheduleDAGInstrs::NumRegionInstrs">NumRegionInstrs</a> = <a class="local col2 ref" href="#22regioninstrs" title='regioninstrs' data-ref="22regioninstrs">regioninstrs</a>;</td></tr>
<tr><th id="195">195</th><td>}</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="virtual decl def" id="_ZN4llvm17ScheduleDAGInstrs10exitRegionEv" title='llvm::ScheduleDAGInstrs::exitRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs10exitRegionEv">exitRegion</dfn>() {</td></tr>
<tr><th id="198">198</th><td>  <i>// Nothing to do.</i></td></tr>
<tr><th id="199">199</th><td>}</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv" title='llvm::ScheduleDAGInstrs::addSchedBarrierDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv">addSchedBarrierDeps</dfn>() {</td></tr>
<tr><th id="202">202</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="23ExitMI" title='ExitMI' data-type='llvm::MachineInstr *' data-ref="23ExitMI">ExitMI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> : <b>nullptr</b>;</td></tr>
<tr><th id="203">203</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit8setInstrEPNS_12MachineInstrE" title='llvm::SUnit::setInstr' data-ref="_ZN4llvm5SUnit8setInstrEPNS_12MachineInstrE">setInstr</a>(<a class="local col3 ref" href="#23ExitMI" title='ExitMI' data-ref="23ExitMI">ExitMI</a>);</td></tr>
<tr><th id="204">204</th><td>  <i>// Add dependencies on the defs and uses of the instruction.</i></td></tr>
<tr><th id="205">205</th><td>  <b>if</b> (<a class="local col3 ref" href="#23ExitMI" title='ExitMI' data-ref="23ExitMI">ExitMI</a>) {</td></tr>
<tr><th id="206">206</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="24MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="24MO">MO</dfn> : <a class="local col3 ref" href="#23ExitMI" title='ExitMI' data-ref="23ExitMI">ExitMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="207">207</th><td>      <b>if</b> (!<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) <b>continue</b>;</td></tr>
<tr><th id="208">208</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="25Reg" title='Reg' data-type='unsigned int' data-ref="25Reg">Reg</dfn> = <a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="209">209</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>)) {</td></tr>
<tr><th id="210">210</th><td>        <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet6insertERKT_" title='llvm::SparseMultiSet::insert' data-ref="_ZN4llvm14SparseMultiSet6insertERKT_">insert</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::PhysRegSUOper" title='llvm::PhysRegSUOper' data-ref="llvm::PhysRegSUOper">PhysRegSUOper</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm13PhysRegSUOperC1EPNS_5SUnitEij" title='llvm::PhysRegSUOper::PhysRegSUOper' data-ref="_ZN4llvm13PhysRegSUOperC1EPNS_5SUnitEij">(</a>&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>, -<var>1</var>, <a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>));</td></tr>
<tr><th id="211">211</th><td>      } <b>else</b> <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>) &amp;&amp; <a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>()) {</td></tr>
<tr><th id="212">212</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addVRegUseDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj">addVRegUseDeps</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>, <a class="local col3 ref" href="#23ExitMI" title='ExitMI' data-ref="23ExitMI">ExitMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>));</td></tr>
<tr><th id="213">213</th><td>      }</td></tr>
<tr><th id="214">214</th><td>    }</td></tr>
<tr><th id="215">215</th><td>  }</td></tr>
<tr><th id="216">216</th><td>  <b>if</b> (!<a class="local col3 ref" href="#23ExitMI" title='ExitMI' data-ref="23ExitMI">ExitMI</a> || (!<a class="local col3 ref" href="#23ExitMI" title='ExitMI' data-ref="23ExitMI">ExitMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp; !<a class="local col3 ref" href="#23ExitMI" title='ExitMI' data-ref="23ExitMI">ExitMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>())) {</td></tr>
<tr><th id="217">217</th><td>    <i>// For others, e.g. fallthrough, conditional branch, assume the exit</i></td></tr>
<tr><th id="218">218</th><td><i>    // uses all the registers that are livein to the successor blocks.</i></td></tr>
<tr><th id="219">219</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="26Succ" title='Succ' data-type='const llvm::MachineBasicBlock *' data-ref="26Succ">Succ</dfn> : <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="220">220</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="27LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="27LI">LI</dfn> : <a class="local col6 ref" href="#26Succ" title='Succ' data-ref="26Succ">Succ</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="221">221</th><td>        <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet8containsERKNT0_13argument_typeE" title='llvm::SparseMultiSet::contains' data-ref="_ZNK4llvm14SparseMultiSet8containsERKNT0_13argument_typeE">contains</a>(<a class="local col7 ref" href="#27LI" title='LI' data-ref="27LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>))</td></tr>
<tr><th id="222">222</th><td>          <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet6insertERKT_" title='llvm::SparseMultiSet::insert' data-ref="_ZN4llvm14SparseMultiSet6insertERKT_">insert</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::PhysRegSUOper" title='llvm::PhysRegSUOper' data-ref="llvm::PhysRegSUOper">PhysRegSUOper</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm13PhysRegSUOperC1EPNS_5SUnitEij" title='llvm::PhysRegSUOper::PhysRegSUOper' data-ref="_ZN4llvm13PhysRegSUOperC1EPNS_5SUnitEij">(</a>&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>, -<var>1</var>, <a class="local col7 ref" href="#27LI" title='LI' data-ref="27LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>));</td></tr>
<tr><th id="223">223</th><td>      }</td></tr>
<tr><th id="224">224</th><td>    }</td></tr>
<tr><th id="225">225</th><td>  }</td></tr>
<tr><th id="226">226</th><td>}</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i class="doc">/// MO is an operand of SU's instruction that defines a physical register. Adds</i></td></tr>
<tr><th id="229">229</th><td><i class="doc">/// data dependencies from SU to any uses of the physical register.</i></td></tr>
<tr><th id="230">230</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs18addPhysRegDataDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addPhysRegDataDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs18addPhysRegDataDepsEPNS_5SUnitEj">addPhysRegDataDeps</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="28SU" title='SU' data-type='llvm::SUnit *' data-ref="28SU">SU</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29OperIdx" title='OperIdx' data-type='unsigned int' data-ref="29OperIdx">OperIdx</dfn>) {</td></tr>
<tr><th id="231">231</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="30MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="30MO">MO</dfn> = <a class="local col8 ref" href="#28SU" title='SU' data-ref="28SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#29OperIdx" title='OperIdx' data-ref="29OperIdx">OperIdx</a>);</td></tr>
<tr><th id="232">232</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isDef() &amp;&amp; &quot;expect physreg def&quot;) ? void (0) : __assert_fail (&quot;MO.isDef() &amp;&amp; \&quot;expect physreg def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 232, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#30MO" title='MO' data-ref="30MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <q>"expect physreg def"</q>);</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <i>// Ask the target if address-backscheduling is desirable, and if so how much.</i></td></tr>
<tr><th id="235">235</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="31ST" title='ST' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="31ST">ST</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <i>// Only use any non-zero latency for real defs/uses, in contrast to</i></td></tr>
<tr><th id="238">238</th><td><i>  // "fake" operands added by regalloc.</i></td></tr>
<tr><th id="239">239</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col2 decl" id="32DefMIDesc" title='DefMIDesc' data-type='const llvm::MCInstrDesc *' data-ref="32DefMIDesc">DefMIDesc</dfn> = &amp;<a class="local col8 ref" href="#28SU" title='SU' data-ref="28SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="240">240</th><td>  <em>bool</em> <dfn class="local col3 decl" id="33ImplicitPseudoDef" title='ImplicitPseudoDef' data-type='bool' data-ref="33ImplicitPseudoDef">ImplicitPseudoDef</dfn> = (<a class="local col9 ref" href="#29OperIdx" title='OperIdx' data-ref="29OperIdx">OperIdx</a> &gt;= <a class="local col2 ref" href="#32DefMIDesc" title='DefMIDesc' data-ref="32DefMIDesc">DefMIDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="241">241</th><td>                            !<a class="local col2 ref" href="#32DefMIDesc" title='DefMIDesc' data-ref="32DefMIDesc">DefMIDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" title='llvm::MCInstrDesc::hasImplicitDefOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE">hasImplicitDefOfPhysReg</a>(<a class="local col0 ref" href="#30MO" title='MO' data-ref="30MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="242">242</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col4 decl" id="34Alias" title='Alias' data-type='llvm::MCRegAliasIterator' data-ref="34Alias">Alias</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#30MO" title='MO' data-ref="30MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="243">243</th><td>       <a class="local col4 ref" href="#34Alias" title='Alias' data-ref="34Alias">Alias</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col4 ref" href="#34Alias" title='Alias' data-ref="34Alias">Alias</a>) {</td></tr>
<tr><th id="244">244</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet8containsERKNT0_13argument_typeE" title='llvm::SparseMultiSet::contains' data-ref="_ZNK4llvm14SparseMultiSet8containsERKNT0_13argument_typeE">contains</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col4 ref" href="#34Alias" title='Alias' data-ref="34Alias">Alias</a>))</td></tr>
<tr><th id="245">245</th><td>      <b>continue</b>;</td></tr>
<tr><th id="246">246</th><td>    <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::Reg2SUnitsMap" title='llvm::Reg2SUnitsMap' data-type='SparseMultiSet&lt;llvm::PhysRegSUOper, identity&lt;unsigned int&gt;, uint16_t&gt;' data-ref="llvm::Reg2SUnitsMap">Reg2SUnitsMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseMultiSet.h.html#llvm::SparseMultiSet{llvm::PhysRegSUOper,llvm::identity{unsignedint},unsignedshort}::iterator" title='llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::iterator' data-type='iterator_base&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt; *&gt;' data-ref="llvm::SparseMultiSet{llvm::PhysRegSUOper,llvm::identity{unsignedint},unsignedshort}::iterator">iterator</a> <dfn class="local col5 decl" id="35I" title='I' data-type='Reg2SUnitsMap::iterator' data-ref="35I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE" title='llvm::SparseMultiSet::find' data-ref="_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE">find</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col4 ref" href="#34Alias" title='Alias' data-ref="34Alias">Alias</a>); <a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a> <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseneERKNS0_13iterator_baseIT_EE" title='llvm::SparseMultiSet::iterator_base::operator!=' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseneERKNS0_13iterator_baseIT_EE">!=</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet3endEv" title='llvm::SparseMultiSet::end' data-ref="_ZN4llvm14SparseMultiSet3endEv">end</a>(); <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet13iterator_baseppEv" title='llvm::SparseMultiSet::iterator_base::operator++' data-ref="_ZN4llvm14SparseMultiSet13iterator_baseppEv">++</a><a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a>) {</td></tr>
<tr><th id="247">247</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="36UseSU" title='UseSU' data-type='llvm::SUnit *' data-ref="36UseSU">UseSU</dfn> = <a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a><a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseptEv" title='llvm::SparseMultiSet::iterator_base::operator-&gt;' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::PhysRegSUOper::SU" title='llvm::PhysRegSUOper::SU' data-ref="llvm::PhysRegSUOper::SU">SU</a>;</td></tr>
<tr><th id="248">248</th><td>      <b>if</b> (<a class="local col6 ref" href="#36UseSU" title='UseSU' data-ref="36UseSU">UseSU</a> == <a class="local col8 ref" href="#28SU" title='SU' data-ref="28SU">SU</a>)</td></tr>
<tr><th id="249">249</th><td>        <b>continue</b>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>      <i>// Adjust the dependence latency using operand def/use information,</i></td></tr>
<tr><th id="252">252</th><td><i>      // then allow the target to perform its own adjustments.</i></td></tr>
<tr><th id="253">253</th><td>      <em>int</em> <dfn class="local col7 decl" id="37UseOp" title='UseOp' data-type='int' data-ref="37UseOp">UseOp</dfn> = <a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a><a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseptEv" title='llvm::SparseMultiSet::iterator_base::operator-&gt;' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::PhysRegSUOper::OpIdx" title='llvm::PhysRegSUOper::OpIdx' data-ref="llvm::PhysRegSUOper::OpIdx">OpIdx</a>;</td></tr>
<tr><th id="254">254</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="38RegUse" title='RegUse' data-type='llvm::MachineInstr *' data-ref="38RegUse">RegUse</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="255">255</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <a class="ref fake" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1Ev" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1Ev"></a><dfn class="local col9 decl" id="39Dep" title='Dep' data-type='llvm::SDep' data-ref="39Dep">Dep</dfn>;</td></tr>
<tr><th id="256">256</th><td>      <b>if</b> (<a class="local col7 ref" href="#37UseOp" title='UseOp' data-ref="37UseOp">UseOp</a> &lt; <var>0</var>)</td></tr>
<tr><th id="257">257</th><td>        <a class="local col9 ref" href="#39Dep" title='Dep' data-ref="39Dep">Dep</a> <a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::operator=' data-ref="_ZN4llvm4SDepaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col8 ref" href="#28SU" title='SU' data-ref="28SU">SU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>);</td></tr>
<tr><th id="258">258</th><td>      <b>else</b> {</td></tr>
<tr><th id="259">259</th><td>        <i>// Set the hasPhysRegDefs only for physreg defs that have a use within</i></td></tr>
<tr><th id="260">260</th><td><i>        // the scheduling region.</i></td></tr>
<tr><th id="261">261</th><td>        <a class="local col8 ref" href="#28SU" title='SU' data-ref="28SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a> = <b>true</b>;</td></tr>
<tr><th id="262">262</th><td>        <a class="local col9 ref" href="#39Dep" title='Dep' data-ref="39Dep">Dep</a> <a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::operator=' data-ref="_ZN4llvm4SDepaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col8 ref" href="#28SU" title='SU' data-ref="28SU">SU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col4 ref" href="#34Alias" title='Alias' data-ref="34Alias">Alias</a>);</td></tr>
<tr><th id="263">263</th><td>        <a class="local col8 ref" href="#38RegUse" title='RegUse' data-ref="38RegUse">RegUse</a> = <a class="local col6 ref" href="#36UseSU" title='UseSU' data-ref="36UseSU">UseSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="264">264</th><td>      }</td></tr>
<tr><th id="265">265</th><td>      <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col0 decl" id="40UseMIDesc" title='UseMIDesc' data-type='const llvm::MCInstrDesc *' data-ref="40UseMIDesc">UseMIDesc</dfn> =</td></tr>
<tr><th id="266">266</th><td>          (<a class="local col8 ref" href="#38RegUse" title='RegUse' data-ref="38RegUse">RegUse</a> ? &amp;<a class="local col6 ref" href="#36UseSU" title='UseSU' data-ref="36UseSU">UseSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>() : <b>nullptr</b>);</td></tr>
<tr><th id="267">267</th><td>      <em>bool</em> <dfn class="local col1 decl" id="41ImplicitPseudoUse" title='ImplicitPseudoUse' data-type='bool' data-ref="41ImplicitPseudoUse">ImplicitPseudoUse</dfn> =</td></tr>
<tr><th id="268">268</th><td>          (<a class="local col0 ref" href="#40UseMIDesc" title='UseMIDesc' data-ref="40UseMIDesc">UseMIDesc</a> &amp;&amp; <a class="local col7 ref" href="#37UseOp" title='UseOp' data-ref="37UseOp">UseOp</a> &gt;= ((<em>int</em>)<a class="local col0 ref" href="#40UseMIDesc" title='UseMIDesc' data-ref="40UseMIDesc">UseMIDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>()) &amp;&amp;</td></tr>
<tr><th id="269">269</th><td>           !<a class="local col0 ref" href="#40UseMIDesc" title='UseMIDesc' data-ref="40UseMIDesc">UseMIDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc23hasImplicitUseOfPhysRegEj" title='llvm::MCInstrDesc::hasImplicitUseOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc23hasImplicitUseOfPhysRegEj">hasImplicitUseOfPhysReg</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col4 ref" href="#34Alias" title='Alias' data-ref="34Alias">Alias</a>));</td></tr>
<tr><th id="270">270</th><td>      <b>if</b> (!<a class="local col3 ref" href="#33ImplicitPseudoDef" title='ImplicitPseudoDef' data-ref="33ImplicitPseudoDef">ImplicitPseudoDef</a> &amp;&amp; !<a class="local col1 ref" href="#41ImplicitPseudoUse" title='ImplicitPseudoUse' data-ref="41ImplicitPseudoUse">ImplicitPseudoUse</a>) {</td></tr>
<tr><th id="271">271</th><td>        <a class="local col9 ref" href="#39Dep" title='Dep' data-ref="39Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j" title='llvm::TargetSchedModel::computeOperandLatency' data-ref="_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j">computeOperandLatency</a>(<a class="local col8 ref" href="#28SU" title='SU' data-ref="28SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <a class="local col9 ref" href="#29OperIdx" title='OperIdx' data-ref="29OperIdx">OperIdx</a>,</td></tr>
<tr><th id="272">272</th><td>                                                        <a class="local col8 ref" href="#38RegUse" title='RegUse' data-ref="38RegUse">RegUse</a>, <a class="local col7 ref" href="#37UseOp" title='UseOp' data-ref="37UseOp">UseOp</a>));</td></tr>
<tr><th id="273">273</th><td>        <a class="local col1 ref" href="#31ST" title='ST' data-ref="31ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE" title='llvm::TargetSubtargetInfo::adjustSchedDependency' data-ref="_ZNK4llvm19TargetSubtargetInfo21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE">adjustSchedDependency</a>(<a class="local col8 ref" href="#28SU" title='SU' data-ref="28SU">SU</a>, <a class="local col6 ref" href="#36UseSU" title='UseSU' data-ref="36UseSU">UseSU</a>, <span class='refarg'><a class="local col9 ref" href="#39Dep" title='Dep' data-ref="39Dep">Dep</a></span>);</td></tr>
<tr><th id="274">274</th><td>      } <b>else</b></td></tr>
<tr><th id="275">275</th><td>        <a class="local col9 ref" href="#39Dep" title='Dep' data-ref="39Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>0</var>);</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>      <a class="local col6 ref" href="#36UseSU" title='UseSU' data-ref="36UseSU">UseSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col9 ref" href="#39Dep" title='Dep' data-ref="39Dep">Dep</a>);</td></tr>
<tr><th id="278">278</th><td>    }</td></tr>
<tr><th id="279">279</th><td>  }</td></tr>
<tr><th id="280">280</th><td>}</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i class="doc">/// Adds register dependencies (data, anti, and output) from this SUnit</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">/// to following instructions in the same scheduling region that depend the</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">/// physical register referenced at OperIdx.</i></td></tr>
<tr><th id="285">285</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addPhysRegDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj">addPhysRegDeps</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="42SU" title='SU' data-type='llvm::SUnit *' data-ref="42SU">SU</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43OperIdx" title='OperIdx' data-type='unsigned int' data-ref="43OperIdx">OperIdx</dfn>) {</td></tr>
<tr><th id="286">286</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="44MI" title='MI' data-type='llvm::MachineInstr *' data-ref="44MI">MI</dfn> = <a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="287">287</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="45MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="45MO">MO</dfn> = <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#43OperIdx" title='OperIdx' data-ref="43OperIdx">OperIdx</a>);</td></tr>
<tr><th id="288">288</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="46Reg" title='Reg' data-type='unsigned int' data-ref="46Reg">Reg</dfn> = <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="289">289</th><td>  <i>// We do not need to track any dependencies for constant registers.</i></td></tr>
<tr><th id="290">290</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj" title='llvm::MachineRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</a>(<a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg">Reg</a>))</td></tr>
<tr><th id="291">291</th><td>    <b>return</b>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <i>// Optionally add output and anti dependencies. For anti</i></td></tr>
<tr><th id="294">294</th><td><i>  // dependencies we use a latency of 0 because for a multi-issue</i></td></tr>
<tr><th id="295">295</th><td><i>  // target we want to allow the defining instruction to issue</i></td></tr>
<tr><th id="296">296</th><td><i>  // in the same cycle as the using instruction.</i></td></tr>
<tr><th id="297">297</th><td><i>  // TODO: Using a latency of 1 here for output dependencies assumes</i></td></tr>
<tr><th id="298">298</th><td><i>  //       there's no cost for reusing registers.</i></td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</a> <dfn class="local col7 decl" id="47Kind" title='Kind' data-type='SDep::Kind' data-ref="47Kind">Kind</dfn> = <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() ? <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> : <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>;</td></tr>
<tr><th id="300">300</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col8 decl" id="48Alias" title='Alias' data-type='llvm::MCRegAliasIterator' data-ref="48Alias">Alias</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>, <b>true</b>); <a class="local col8 ref" href="#48Alias" title='Alias' data-ref="48Alias">Alias</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col8 ref" href="#48Alias" title='Alias' data-ref="48Alias">Alias</a>) {</td></tr>
<tr><th id="301">301</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Defs" title='llvm::ScheduleDAGInstrs::Defs' data-ref="llvm::ScheduleDAGInstrs::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet8containsERKNT0_13argument_typeE" title='llvm::SparseMultiSet::contains' data-ref="_ZNK4llvm14SparseMultiSet8containsERKNT0_13argument_typeE">contains</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col8 ref" href="#48Alias" title='Alias' data-ref="48Alias">Alias</a>))</td></tr>
<tr><th id="302">302</th><td>      <b>continue</b>;</td></tr>
<tr><th id="303">303</th><td>    <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::Reg2SUnitsMap" title='llvm::Reg2SUnitsMap' data-type='SparseMultiSet&lt;llvm::PhysRegSUOper, identity&lt;unsigned int&gt;, uint16_t&gt;' data-ref="llvm::Reg2SUnitsMap">Reg2SUnitsMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseMultiSet.h.html#llvm::SparseMultiSet{llvm::PhysRegSUOper,llvm::identity{unsignedint},unsignedshort}::iterator" title='llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::iterator' data-type='iterator_base&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt; *&gt;' data-ref="llvm::SparseMultiSet{llvm::PhysRegSUOper,llvm::identity{unsignedint},unsignedshort}::iterator">iterator</a> <dfn class="local col9 decl" id="49I" title='I' data-type='Reg2SUnitsMap::iterator' data-ref="49I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Defs" title='llvm::ScheduleDAGInstrs::Defs' data-ref="llvm::ScheduleDAGInstrs::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE" title='llvm::SparseMultiSet::find' data-ref="_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE">find</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col8 ref" href="#48Alias" title='Alias' data-ref="48Alias">Alias</a>); <a class="local col9 ref" href="#49I" title='I' data-ref="49I">I</a> <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseneERKNS0_13iterator_baseIT_EE" title='llvm::SparseMultiSet::iterator_base::operator!=' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseneERKNS0_13iterator_baseIT_EE">!=</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Defs" title='llvm::ScheduleDAGInstrs::Defs' data-ref="llvm::ScheduleDAGInstrs::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet3endEv" title='llvm::SparseMultiSet::end' data-ref="_ZN4llvm14SparseMultiSet3endEv">end</a>(); <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet13iterator_baseppEv" title='llvm::SparseMultiSet::iterator_base::operator++' data-ref="_ZN4llvm14SparseMultiSet13iterator_baseppEv">++</a><a class="local col9 ref" href="#49I" title='I' data-ref="49I">I</a>) {</td></tr>
<tr><th id="304">304</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="50DefSU" title='DefSU' data-type='llvm::SUnit *' data-ref="50DefSU">DefSU</dfn> = <a class="local col9 ref" href="#49I" title='I' data-ref="49I">I</a><a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseptEv" title='llvm::SparseMultiSet::iterator_base::operator-&gt;' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::PhysRegSUOper::SU" title='llvm::PhysRegSUOper::SU' data-ref="llvm::PhysRegSUOper::SU">SU</a>;</td></tr>
<tr><th id="305">305</th><td>      <b>if</b> (<a class="local col0 ref" href="#50DefSU" title='DefSU' data-ref="50DefSU">DefSU</a> == &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>)</td></tr>
<tr><th id="306">306</th><td>        <b>continue</b>;</td></tr>
<tr><th id="307">307</th><td>      <b>if</b> (<a class="local col0 ref" href="#50DefSU" title='DefSU' data-ref="50DefSU">DefSU</a> != <a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a> &amp;&amp;</td></tr>
<tr><th id="308">308</th><td>          (<a class="local col7 ref" href="#47Kind" title='Kind' data-ref="47Kind">Kind</a> != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a> || !<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() ||</td></tr>
<tr><th id="309">309</th><td>           !<a class="local col0 ref" href="#50DefSU" title='DefSU' data-ref="50DefSU">DefSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17registerDefIsDeadEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::registerDefIsDead' data-ref="_ZNK4llvm12MachineInstr17registerDefIsDeadEjPKNS_18TargetRegisterInfoE">registerDefIsDead</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col8 ref" href="#48Alias" title='Alias' data-ref="48Alias">Alias</a>))) {</td></tr>
<tr><th id="310">310</th><td>        <b>if</b> (<a class="local col7 ref" href="#47Kind" title='Kind' data-ref="47Kind">Kind</a> == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)</td></tr>
<tr><th id="311">311</th><td>          <a class="local col0 ref" href="#50DefSU" title='DefSU' data-ref="50DefSU">DefSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>, <a class="local col7 ref" href="#47Kind" title='Kind' data-ref="47Kind">Kind</a>, <i>/*Reg=*/</i><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col8 ref" href="#48Alias" title='Alias' data-ref="48Alias">Alias</a>));</td></tr>
<tr><th id="312">312</th><td>        <b>else</b> {</td></tr>
<tr><th id="313">313</th><td>          <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col1 decl" id="51Dep" title='Dep' data-type='llvm::SDep' data-ref="51Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>, <a class="local col7 ref" href="#47Kind" title='Kind' data-ref="47Kind">Kind</a>, <i>/*Reg=*/</i><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col8 ref" href="#48Alias" title='Alias' data-ref="48Alias">Alias</a>);</td></tr>
<tr><th id="314">314</th><td>          <a class="local col1 ref" href="#51Dep" title='Dep' data-ref="51Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(</td></tr>
<tr><th id="315">315</th><td>            <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20computeOutputLatencyEPKNS_12MachineInstrEjS3_" title='llvm::TargetSchedModel::computeOutputLatency' data-ref="_ZNK4llvm16TargetSchedModel20computeOutputLatencyEPKNS_12MachineInstrEjS3_">computeOutputLatency</a>(<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>, <a class="local col3 ref" href="#43OperIdx" title='OperIdx' data-ref="43OperIdx">OperIdx</a>, <a class="local col0 ref" href="#50DefSU" title='DefSU' data-ref="50DefSU">DefSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()));</td></tr>
<tr><th id="316">316</th><td>          <a class="local col0 ref" href="#50DefSU" title='DefSU' data-ref="50DefSU">DefSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col1 ref" href="#51Dep" title='Dep' data-ref="51Dep">Dep</a>);</td></tr>
<tr><th id="317">317</th><td>        }</td></tr>
<tr><th id="318">318</th><td>      }</td></tr>
<tr><th id="319">319</th><td>    }</td></tr>
<tr><th id="320">320</th><td>  }</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <b>if</b> (!<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="323">323</th><td>    <a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegUses" title='llvm::SUnit::hasPhysRegUses' data-ref="llvm::SUnit::hasPhysRegUses">hasPhysRegUses</a> = <b>true</b>;</td></tr>
<tr><th id="324">324</th><td>    <i>// Either insert a new Reg2SUnits entry with an empty SUnits list, or</i></td></tr>
<tr><th id="325">325</th><td><i>    // retrieve the existing SUnits list for this register's uses.</i></td></tr>
<tr><th id="326">326</th><td><i>    // Push this SUnit on the use list.</i></td></tr>
<tr><th id="327">327</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet6insertERKT_" title='llvm::SparseMultiSet::insert' data-ref="_ZN4llvm14SparseMultiSet6insertERKT_">insert</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::PhysRegSUOper" title='llvm::PhysRegSUOper' data-ref="llvm::PhysRegSUOper">PhysRegSUOper</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm13PhysRegSUOperC1EPNS_5SUnitEij" title='llvm::PhysRegSUOper::PhysRegSUOper' data-ref="_ZN4llvm13PhysRegSUOperC1EPNS_5SUnitEij">(</a><a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>, <a class="local col3 ref" href="#43OperIdx" title='OperIdx' data-ref="43OperIdx">OperIdx</a>, <a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg">Reg</a>));</td></tr>
<tr><th id="328">328</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RemoveKillFlags" title='llvm::ScheduleDAGInstrs::RemoveKillFlags' data-ref="llvm::ScheduleDAGInstrs::RemoveKillFlags">RemoveKillFlags</a>)</td></tr>
<tr><th id="329">329</th><td>      <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="330">330</th><td>  } <b>else</b> {</td></tr>
<tr><th id="331">331</th><td>    <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs18addPhysRegDataDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addPhysRegDataDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs18addPhysRegDataDepsEPNS_5SUnitEj">addPhysRegDataDeps</a>(<a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>, <a class="local col3 ref" href="#43OperIdx" title='OperIdx' data-ref="43OperIdx">OperIdx</a>);</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>    <i>// Clear previous uses and defs of this register and its subergisters.</i></td></tr>
<tr><th id="334">334</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col2 decl" id="52SubReg" title='SubReg' data-type='llvm::MCSubRegIterator' data-ref="52SubReg">SubReg</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>, <b>true</b>); <a class="local col2 ref" href="#52SubReg" title='SubReg' data-ref="52SubReg">SubReg</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col2 ref" href="#52SubReg" title='SubReg' data-ref="52SubReg">SubReg</a>) {</td></tr>
<tr><th id="335">335</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet8containsERKNT0_13argument_typeE" title='llvm::SparseMultiSet::contains' data-ref="_ZNK4llvm14SparseMultiSet8containsERKNT0_13argument_typeE">contains</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col2 ref" href="#52SubReg" title='SubReg' data-ref="52SubReg">SubReg</a>))</td></tr>
<tr><th id="336">336</th><td>        <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet8eraseAllERKNT0_13argument_typeE" title='llvm::SparseMultiSet::eraseAll' data-ref="_ZN4llvm14SparseMultiSet8eraseAllERKNT0_13argument_typeE">eraseAll</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col2 ref" href="#52SubReg" title='SubReg' data-ref="52SubReg">SubReg</a>);</td></tr>
<tr><th id="337">337</th><td>      <b>if</b> (!<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="338">338</th><td>        <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Defs" title='llvm::ScheduleDAGInstrs::Defs' data-ref="llvm::ScheduleDAGInstrs::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet8eraseAllERKNT0_13argument_typeE" title='llvm::SparseMultiSet::eraseAll' data-ref="_ZN4llvm14SparseMultiSet8eraseAllERKNT0_13argument_typeE">eraseAll</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col2 ref" href="#52SubReg" title='SubReg' data-ref="52SubReg">SubReg</a>);</td></tr>
<tr><th id="339">339</th><td>    }</td></tr>
<tr><th id="340">340</th><td>    <b>if</b> (<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp; <a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>) {</td></tr>
<tr><th id="341">341</th><td>      <i>// Calls will not be reordered because of chain dependencies (see</i></td></tr>
<tr><th id="342">342</th><td><i>      // below). Since call operands are dead, calls may continue to be added</i></td></tr>
<tr><th id="343">343</th><td><i>      // to the DefList making dependence checking quadratic in the size of</i></td></tr>
<tr><th id="344">344</th><td><i>      // the block. Instead, we leave only one call at the back of the</i></td></tr>
<tr><th id="345">345</th><td><i>      // DefList.</i></td></tr>
<tr><th id="346">346</th><td>      <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::Reg2SUnitsMap" title='llvm::Reg2SUnitsMap' data-type='SparseMultiSet&lt;llvm::PhysRegSUOper, identity&lt;unsigned int&gt;, uint16_t&gt;' data-ref="llvm::Reg2SUnitsMap">Reg2SUnitsMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseMultiSet.h.html#llvm::SparseMultiSet{llvm::PhysRegSUOper,llvm::identity{unsignedint},unsignedshort}::RangePair" title='llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::RangePair' data-type='std::pair&lt;iterator, iterator&gt;' data-ref="llvm::SparseMultiSet{llvm::PhysRegSUOper,llvm::identity{unsignedint},unsignedshort}::RangePair">RangePair</a> <dfn class="local col3 decl" id="53P" title='P' data-type='Reg2SUnitsMap::RangePair' data-ref="53P">P</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Defs" title='llvm::ScheduleDAGInstrs::Defs' data-ref="llvm::ScheduleDAGInstrs::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet11equal_rangeERKNT0_13argument_typeE" title='llvm::SparseMultiSet::equal_range' data-ref="_ZN4llvm14SparseMultiSet11equal_rangeERKNT0_13argument_typeE">equal_range</a>(<a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg">Reg</a>);</td></tr>
<tr><th id="347">347</th><td>      <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::Reg2SUnitsMap" title='llvm::Reg2SUnitsMap' data-type='SparseMultiSet&lt;llvm::PhysRegSUOper, identity&lt;unsigned int&gt;, uint16_t&gt;' data-ref="llvm::Reg2SUnitsMap">Reg2SUnitsMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseMultiSet.h.html#llvm::SparseMultiSet{llvm::PhysRegSUOper,llvm::identity{unsignedint},unsignedshort}::iterator" title='llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::iterator' data-type='iterator_base&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt; *&gt;' data-ref="llvm::SparseMultiSet{llvm::PhysRegSUOper,llvm::identity{unsignedint},unsignedshort}::iterator">iterator</a> <dfn class="local col4 decl" id="54B" title='B' data-type='Reg2SUnitsMap::iterator' data-ref="54B">B</dfn> = <a class="ref fake" href="../../include/llvm/ADT/SparseMultiSet.h.html#220" title='llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::iterator_base&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt; *&gt;::iterator_base' data-ref="_ZN4llvm14SparseMultiSetINS_13PhysRegSUOperENS_8identityIjEEtE13iterator_baseIPS4_EC1ERKS7_"></a><a class="local col3 ref" href="#53P" title='P' data-ref="53P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::iterator_base&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt; *&gt;, llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::iterator_base&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt; *&gt; &gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="348">348</th><td>      <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::Reg2SUnitsMap" title='llvm::Reg2SUnitsMap' data-type='SparseMultiSet&lt;llvm::PhysRegSUOper, identity&lt;unsigned int&gt;, uint16_t&gt;' data-ref="llvm::Reg2SUnitsMap">Reg2SUnitsMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseMultiSet.h.html#llvm::SparseMultiSet{llvm::PhysRegSUOper,llvm::identity{unsignedint},unsignedshort}::iterator" title='llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::iterator' data-type='iterator_base&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt; *&gt;' data-ref="llvm::SparseMultiSet{llvm::PhysRegSUOper,llvm::identity{unsignedint},unsignedshort}::iterator">iterator</a> <dfn class="local col5 decl" id="55I" title='I' data-type='Reg2SUnitsMap::iterator' data-ref="55I">I</dfn> = <a class="ref fake" href="../../include/llvm/ADT/SparseMultiSet.h.html#220" title='llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::iterator_base&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt; *&gt;::iterator_base' data-ref="_ZN4llvm14SparseMultiSetINS_13PhysRegSUOperENS_8identityIjEEtE13iterator_baseIPS4_EC1ERKS7_"></a><a class="local col3 ref" href="#53P" title='P' data-ref="53P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::iterator_base&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt; *&gt;, llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::iterator_base&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt; *&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="349">349</th><td>      <b>for</b> (<em>bool</em> <dfn class="local col6 decl" id="56isBegin" title='isBegin' data-type='bool' data-ref="56isBegin">isBegin</dfn> = <a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a> <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseeqERKNS0_13iterator_baseIT_EE" title='llvm::SparseMultiSet::iterator_base::operator==' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseeqERKNS0_13iterator_baseIT_EE">==</a> <a class="local col4 ref" href="#54B" title='B' data-ref="54B">B</a>; !<a class="local col6 ref" href="#56isBegin" title='isBegin' data-ref="56isBegin">isBegin</a>; <i>/* empty */</i>) {</td></tr>
<tr><th id="350">350</th><td>        <a class="local col6 ref" href="#56isBegin" title='isBegin' data-ref="56isBegin">isBegin</a> = (<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet13iterator_basemmEv" title='llvm::SparseMultiSet::iterator_base::operator--' data-ref="_ZN4llvm14SparseMultiSet13iterator_basemmEv">--</a><a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a>) <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseeqERKNS0_13iterator_baseIT_EE" title='llvm::SparseMultiSet::iterator_base::operator==' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseeqERKNS0_13iterator_baseIT_EE">==</a> <a class="local col4 ref" href="#54B" title='B' data-ref="54B">B</a>;</td></tr>
<tr><th id="351">351</th><td>        <b>if</b> (!<a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a><a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseptEv" title='llvm::SparseMultiSet::iterator_base::operator-&gt;' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::PhysRegSUOper::SU" title='llvm::PhysRegSUOper::SU' data-ref="llvm::PhysRegSUOper::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>)</td></tr>
<tr><th id="352">352</th><td>          <b>break</b>;</td></tr>
<tr><th id="353">353</th><td>        <a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a> <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#220" title='llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::iterator_base&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt; *&gt;::operator=' data-ref="_ZN4llvm14SparseMultiSetINS_13PhysRegSUOperENS_8identityIjEEtE13iterator_baseIPS4_EaSEOS7_">=</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Defs" title='llvm::ScheduleDAGInstrs::Defs' data-ref="llvm::ScheduleDAGInstrs::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet5eraseENS0_13iterator_baseIPNS_14SparseMultiSetIT_T0_T1_EEEE" title='llvm::SparseMultiSet::erase' data-ref="_ZN4llvm14SparseMultiSet5eraseENS0_13iterator_baseIPNS_14SparseMultiSetIT_T0_T1_EEEE">erase</a>(<a class="ref fake" href="../../include/llvm/ADT/SparseMultiSet.h.html#220" title='llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt;::iterator_base&lt;llvm::SparseMultiSet&lt;llvm::PhysRegSUOper, llvm::identity&lt;unsigned int&gt;, unsigned short&gt; *&gt;::iterator_base' data-ref="_ZN4llvm14SparseMultiSetINS_13PhysRegSUOperENS_8identityIjEEtE13iterator_baseIPS4_EC1ERKS7_"></a><a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a>);</td></tr>
<tr><th id="354">354</th><td>      }</td></tr>
<tr><th id="355">355</th><td>    }</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>    <i>// Defs are pushed in the order they are visited and never reordered.</i></td></tr>
<tr><th id="358">358</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Defs" title='llvm::ScheduleDAGInstrs::Defs' data-ref="llvm::ScheduleDAGInstrs::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet6insertERKT_" title='llvm::SparseMultiSet::insert' data-ref="_ZN4llvm14SparseMultiSet6insertERKT_">insert</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::PhysRegSUOper" title='llvm::PhysRegSUOper' data-ref="llvm::PhysRegSUOper">PhysRegSUOper</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm13PhysRegSUOperC1EPNS_5SUnitEij" title='llvm::PhysRegSUOper::PhysRegSUOper' data-ref="_ZN4llvm13PhysRegSUOperC1EPNS_5SUnitEij">(</a><a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>, <a class="local col3 ref" href="#43OperIdx" title='OperIdx' data-ref="43OperIdx">OperIdx</a>, <a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg">Reg</a>));</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td>}</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE" title='llvm::ScheduleDAGInstrs::getLaneMaskForMO' data-ref="_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE">getLaneMaskForMO</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="57MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="57MO">MO</dfn>) <em>const</em></td></tr>
<tr><th id="363">363</th><td>{</td></tr>
<tr><th id="364">364</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="58Reg" title='Reg' data-type='unsigned int' data-ref="58Reg">Reg</dfn> = <a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="365">365</th><td>  <i>// No point in tracking lanemasks if we don't have interesting subregisters.</i></td></tr>
<tr><th id="366">366</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col9 decl" id="59RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="59RC">RC</dfn> = *<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>);</td></tr>
<tr><th id="367">367</th><td>  <b>if</b> (!<a class="local col9 ref" href="#59RC" title='RC' data-ref="59RC">RC</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::HasDisjunctSubRegs" title='llvm::TargetRegisterClass::HasDisjunctSubRegs' data-ref="llvm::TargetRegisterClass::HasDisjunctSubRegs">HasDisjunctSubRegs</a>)</td></tr>
<tr><th id="368">368</th><td>    <b>return</b> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="60SubReg" title='SubReg' data-type='unsigned int' data-ref="60SubReg">SubReg</dfn> = <a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="371">371</th><td>  <b>if</b> (<a class="local col0 ref" href="#60SubReg" title='SubReg' data-ref="60SubReg">SubReg</a> == <var>0</var>)</td></tr>
<tr><th id="372">372</th><td>    <b>return</b> <a class="local col9 ref" href="#59RC" title='RC' data-ref="59RC">RC</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getLaneMaskEv" title='llvm::TargetRegisterClass::getLaneMask' data-ref="_ZNK4llvm19TargetRegisterClass11getLaneMaskEv">getLaneMask</a>();</td></tr>
<tr><th id="373">373</th><td>  <b>return</b> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col0 ref" href="#60SubReg" title='SubReg' data-ref="60SubReg">SubReg</a>);</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><i class="doc">/// Adds register output and data dependencies from this SUnit to instructions</i></td></tr>
<tr><th id="377">377</th><td><i class="doc">/// that occur later in the same scheduling region if they read from or write to</i></td></tr>
<tr><th id="378">378</th><td><i class="doc">/// the virtual register defined at OperIdx.</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">///</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">/// TODO: Hoist loop induction variable increments. This has to be</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">/// reevaluated. Generally, IV scheduling should be done before coalescing.</i></td></tr>
<tr><th id="382">382</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addVRegDefDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj">addVRegDefDeps</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="61SU" title='SU' data-type='llvm::SUnit *' data-ref="61SU">SU</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="62OperIdx" title='OperIdx' data-type='unsigned int' data-ref="62OperIdx">OperIdx</dfn>) {</td></tr>
<tr><th id="383">383</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63MI" title='MI' data-type='llvm::MachineInstr *' data-ref="63MI">MI</dfn> = <a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="384">384</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="64MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="64MO">MO</dfn> = <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#62OperIdx" title='OperIdx' data-ref="62OperIdx">OperIdx</a>);</td></tr>
<tr><th id="385">385</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="65Reg" title='Reg' data-type='unsigned int' data-ref="65Reg">Reg</dfn> = <a class="local col4 ref" href="#64MO" title='MO' data-ref="64MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col6 decl" id="66DefLaneMask" title='DefLaneMask' data-type='llvm::LaneBitmask' data-ref="66DefLaneMask">DefLaneMask</dfn>;</td></tr>
<tr><th id="388">388</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col7 decl" id="67KillLaneMask" title='KillLaneMask' data-type='llvm::LaneBitmask' data-ref="67KillLaneMask">KillLaneMask</dfn>;</td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::TrackLaneMasks" title='llvm::ScheduleDAGInstrs::TrackLaneMasks' data-ref="llvm::ScheduleDAGInstrs::TrackLaneMasks">TrackLaneMasks</a>) {</td></tr>
<tr><th id="390">390</th><td>    <em>bool</em> <dfn class="local col8 decl" id="68IsKill" title='IsKill' data-type='bool' data-ref="68IsKill">IsKill</dfn> = <a class="local col4 ref" href="#64MO" title='MO' data-ref="64MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> || <a class="local col4 ref" href="#64MO" title='MO' data-ref="64MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="391">391</th><td>    <a class="local col6 ref" href="#66DefLaneMask" title='DefLaneMask' data-ref="66DefLaneMask">DefLaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="member" href="#_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE" title='llvm::ScheduleDAGInstrs::getLaneMaskForMO' data-ref="_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE">getLaneMaskForMO</a>(<a class="local col4 ref" href="#64MO" title='MO' data-ref="64MO">MO</a>);</td></tr>
<tr><th id="392">392</th><td>    <i>// If we have a &lt;read-undef&gt; flag, none of the lane values comes from an</i></td></tr>
<tr><th id="393">393</th><td><i>    // earlier instruction.</i></td></tr>
<tr><th id="394">394</th><td>    <a class="local col7 ref" href="#67KillLaneMask" title='KillLaneMask' data-ref="67KillLaneMask">KillLaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="local col8 ref" href="#68IsKill" title='IsKill' data-ref="68IsKill">IsKill</a> ? <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>() : <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#66DefLaneMask" title='DefLaneMask' data-ref="66DefLaneMask">DefLaneMask</a>;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>    <i>// Clear undef flag, we'll re-add it later once we know which subregister</i></td></tr>
<tr><th id="397">397</th><td><i>    // Def is first.</i></td></tr>
<tr><th id="398">398</th><td>    <a class="local col4 ref" href="#64MO" title='MO' data-ref="64MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>false</b>);</td></tr>
<tr><th id="399">399</th><td>  } <b>else</b> {</td></tr>
<tr><th id="400">400</th><td>    <a class="local col6 ref" href="#66DefLaneMask" title='DefLaneMask' data-ref="66DefLaneMask">DefLaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="401">401</th><td>    <a class="local col7 ref" href="#67KillLaneMask" title='KillLaneMask' data-ref="67KillLaneMask">KillLaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="402">402</th><td>  }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (<a class="local col4 ref" href="#64MO" title='MO' data-ref="64MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="405">405</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurrentVRegUses.find(Reg) == CurrentVRegUses.end() &amp;&amp; &quot;Dead defs should have no uses&quot;) ? void (0) : __assert_fail (&quot;CurrentVRegUses.find(Reg) == CurrentVRegUses.end() &amp;&amp; \&quot;Dead defs should have no uses\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 406, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegUses" title='llvm::ScheduleDAGInstrs::CurrentVRegUses' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegUses">CurrentVRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE" title='llvm::SparseMultiSet::find' data-ref="_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE">find</a>(<a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg">Reg</a>) <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseeqERKNS0_13iterator_baseIT_EE" title='llvm::SparseMultiSet::iterator_base::operator==' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseeqERKNS0_13iterator_baseIT_EE">==</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegUses" title='llvm::ScheduleDAGInstrs::CurrentVRegUses' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegUses">CurrentVRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet3endEv" title='llvm::SparseMultiSet::end' data-ref="_ZN4llvm14SparseMultiSet3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="406">406</th><td>           <q>"Dead defs should have no uses"</q>);</td></tr>
<tr><th id="407">407</th><td>  } <b>else</b> {</td></tr>
<tr><th id="408">408</th><td>    <i>// Add data dependence to all uses we found so far.</i></td></tr>
<tr><th id="409">409</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="69ST" title='ST' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="69ST">ST</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="410">410</th><td>    <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnitOperIdxMultiMap" title='llvm::VReg2SUnitOperIdxMultiMap' data-type='SparseMultiSet&lt;llvm::VReg2SUnitOperIdx, llvm::VirtReg2IndexFunctor&gt;' data-ref="llvm::VReg2SUnitOperIdxMultiMap">VReg2SUnitOperIdxMultiMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseMultiSet.h.html#llvm::SparseMultiSet{llvm::VReg2SUnitOperIdx,llvm::VirtReg2IndexFunctor,unsignedchar}::iterator" title='llvm::SparseMultiSet&lt;llvm::VReg2SUnitOperIdx, llvm::VirtReg2IndexFunctor, unsigned char&gt;::iterator' data-type='iterator_base&lt;llvm::SparseMultiSet&lt;llvm::VReg2SUnitOperIdx, llvm::VirtReg2IndexFunctor, unsigned char&gt; *&gt;' data-ref="llvm::SparseMultiSet{llvm::VReg2SUnitOperIdx,llvm::VirtReg2IndexFunctor,unsignedchar}::iterator">iterator</a> <dfn class="local col0 decl" id="70I" title='I' data-type='VReg2SUnitOperIdxMultiMap::iterator' data-ref="70I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegUses" title='llvm::ScheduleDAGInstrs::CurrentVRegUses' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegUses">CurrentVRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE" title='llvm::SparseMultiSet::find' data-ref="_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE">find</a>(<a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg">Reg</a>),</td></tr>
<tr><th id="411">411</th><td>         <dfn class="local col1 decl" id="71E" title='E' data-type='VReg2SUnitOperIdxMultiMap::iterator' data-ref="71E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegUses" title='llvm::ScheduleDAGInstrs::CurrentVRegUses' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegUses">CurrentVRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet3endEv" title='llvm::SparseMultiSet::end' data-ref="_ZN4llvm14SparseMultiSet3endEv">end</a>(); <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a> <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseneERKNS0_13iterator_baseIT_EE" title='llvm::SparseMultiSet::iterator_base::operator!=' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseneERKNS0_13iterator_baseIT_EE">!=</a> <a class="local col1 ref" href="#71E" title='E' data-ref="71E">E</a>; <i>/*empty*/</i>) {</td></tr>
<tr><th id="412">412</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="72LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="72LaneMask">LaneMask</dfn> = <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseptEv" title='llvm::SparseMultiSet::iterator_base::operator-&gt;' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::LaneMask" title='llvm::VReg2SUnit::LaneMask' data-ref="llvm::VReg2SUnit::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="413">413</th><td>      <i>// Ignore uses of other lanes.</i></td></tr>
<tr><th id="414">414</th><td>      <b>if</b> ((<a class="local col2 ref" href="#72LaneMask" title='LaneMask' data-ref="72LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#67KillLaneMask" title='KillLaneMask' data-ref="67KillLaneMask">KillLaneMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="415">415</th><td>        <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet13iterator_baseppEv" title='llvm::SparseMultiSet::iterator_base::operator++' data-ref="_ZN4llvm14SparseMultiSet13iterator_baseppEv">++</a><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a>;</td></tr>
<tr><th id="416">416</th><td>        <b>continue</b>;</td></tr>
<tr><th id="417">417</th><td>      }</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>      <b>if</b> ((<a class="local col2 ref" href="#72LaneMask" title='LaneMask' data-ref="72LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#66DefLaneMask" title='DefLaneMask' data-ref="66DefLaneMask">DefLaneMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="420">420</th><td>        <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="73UseSU" title='UseSU' data-type='llvm::SUnit *' data-ref="73UseSU">UseSU</dfn> = <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseptEv" title='llvm::SparseMultiSet::iterator_base::operator-&gt;' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::SU" title='llvm::VReg2SUnit::SU' data-ref="llvm::VReg2SUnit::SU">SU</a>;</td></tr>
<tr><th id="421">421</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="74Use" title='Use' data-type='llvm::MachineInstr *' data-ref="74Use">Use</dfn> = <a class="local col3 ref" href="#73UseSU" title='UseSU' data-ref="73UseSU">UseSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="422">422</th><td>        <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col5 decl" id="75Dep" title='Dep' data-type='llvm::SDep' data-ref="75Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>, <a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg">Reg</a>);</td></tr>
<tr><th id="423">423</th><td>        <a class="local col5 ref" href="#75Dep" title='Dep' data-ref="75Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j" title='llvm::TargetSchedModel::computeOperandLatency' data-ref="_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j">computeOperandLatency</a>(<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>, <a class="local col2 ref" href="#62OperIdx" title='OperIdx' data-ref="62OperIdx">OperIdx</a>, <a class="local col4 ref" href="#74Use" title='Use' data-ref="74Use">Use</a>,</td></tr>
<tr><th id="424">424</th><td>                                                        <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseptEv" title='llvm::SparseMultiSet::iterator_base::operator-&gt;' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnitOperIdx::OperandIndex" title='llvm::VReg2SUnitOperIdx::OperandIndex' data-ref="llvm::VReg2SUnitOperIdx::OperandIndex">OperandIndex</a>));</td></tr>
<tr><th id="425">425</th><td>        <a class="local col9 ref" href="#69ST" title='ST' data-ref="69ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE" title='llvm::TargetSubtargetInfo::adjustSchedDependency' data-ref="_ZNK4llvm19TargetSubtargetInfo21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE">adjustSchedDependency</a>(<a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>, <a class="local col3 ref" href="#73UseSU" title='UseSU' data-ref="73UseSU">UseSU</a>, <span class='refarg'><a class="local col5 ref" href="#75Dep" title='Dep' data-ref="75Dep">Dep</a></span>);</td></tr>
<tr><th id="426">426</th><td>        <a class="local col3 ref" href="#73UseSU" title='UseSU' data-ref="73UseSU">UseSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col5 ref" href="#75Dep" title='Dep' data-ref="75Dep">Dep</a>);</td></tr>
<tr><th id="427">427</th><td>      }</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>      <a class="local col2 ref" href="#72LaneMask" title='LaneMask' data-ref="72LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col7 ref" href="#67KillLaneMask" title='KillLaneMask' data-ref="67KillLaneMask">KillLaneMask</a>;</td></tr>
<tr><th id="430">430</th><td>      <i>// If we found a Def for all lanes of this use, remove it from the list.</i></td></tr>
<tr><th id="431">431</th><td>      <b>if</b> (<a class="local col2 ref" href="#72LaneMask" title='LaneMask' data-ref="72LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="432">432</th><td>        <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseptEv" title='llvm::SparseMultiSet::iterator_base::operator-&gt;' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::LaneMask" title='llvm::VReg2SUnit::LaneMask' data-ref="llvm::VReg2SUnit::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col2 ref" href="#72LaneMask" title='LaneMask' data-ref="72LaneMask">LaneMask</a>;</td></tr>
<tr><th id="433">433</th><td>        <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet13iterator_baseppEv" title='llvm::SparseMultiSet::iterator_base::operator++' data-ref="_ZN4llvm14SparseMultiSet13iterator_baseppEv">++</a><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a>;</td></tr>
<tr><th id="434">434</th><td>      } <b>else</b></td></tr>
<tr><th id="435">435</th><td>        <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a> <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#220" title='llvm::SparseMultiSet&lt;llvm::VReg2SUnitOperIdx, llvm::VirtReg2IndexFunctor, unsigned char&gt;::iterator_base&lt;llvm::SparseMultiSet&lt;llvm::VReg2SUnitOperIdx, llvm::VirtReg2IndexFunctor, unsigned char&gt; *&gt;::operator=' data-ref="_ZN4llvm14SparseMultiSetINS_17VReg2SUnitOperIdxENS_20VirtReg2IndexFunctorEhE13iterator_baseIPS3_EaSEOS6_">=</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegUses" title='llvm::ScheduleDAGInstrs::CurrentVRegUses' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegUses">CurrentVRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet5eraseENS0_13iterator_baseIPNS_14SparseMultiSetIT_T0_T1_EEEE" title='llvm::SparseMultiSet::erase' data-ref="_ZN4llvm14SparseMultiSet5eraseENS0_13iterator_baseIPNS_14SparseMultiSetIT_T0_T1_EEEE">erase</a>(<a class="ref fake" href="../../include/llvm/ADT/SparseMultiSet.h.html#220" title='llvm::SparseMultiSet&lt;llvm::VReg2SUnitOperIdx, llvm::VirtReg2IndexFunctor, unsigned char&gt;::iterator_base&lt;llvm::SparseMultiSet&lt;llvm::VReg2SUnitOperIdx, llvm::VirtReg2IndexFunctor, unsigned char&gt; *&gt;::iterator_base' data-ref="_ZN4llvm14SparseMultiSetINS_17VReg2SUnitOperIdxENS_20VirtReg2IndexFunctorEhE13iterator_baseIPS3_EC1ERKS6_"></a><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a>);</td></tr>
<tr><th id="436">436</th><td>    }</td></tr>
<tr><th id="437">437</th><td>  }</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <i>// Shortcut: Singly defined vregs do not have output/anti dependencies.</i></td></tr>
<tr><th id="440">440</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneDefEj" title='llvm::MachineRegisterInfo::hasOneDef' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneDefEj">hasOneDef</a>(<a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg">Reg</a>))</td></tr>
<tr><th id="441">441</th><td>    <b>return</b>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <i>// Add output dependence to the next nearest defs of this vreg.</i></td></tr>
<tr><th id="444">444</th><td><i>  //</i></td></tr>
<tr><th id="445">445</th><td><i>  // Unless this definition is dead, the output dependence should be</i></td></tr>
<tr><th id="446">446</th><td><i>  // transitively redundant with antidependencies from this definition's</i></td></tr>
<tr><th id="447">447</th><td><i>  // uses. We're conservative for now until we have a way to guarantee the uses</i></td></tr>
<tr><th id="448">448</th><td><i>  // are not eliminated sometime during scheduling. The output dependence edge</i></td></tr>
<tr><th id="449">449</th><td><i>  // is also useful if output latency exceeds def-use latency.</i></td></tr>
<tr><th id="450">450</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col6 decl" id="76LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="76LaneMask">LaneMask</dfn> = <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#66DefLaneMask" title='DefLaneMask' data-ref="66DefLaneMask">DefLaneMask</a>;</td></tr>
<tr><th id="451">451</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</a> &amp;<dfn class="local col7 decl" id="77V2SU" title='V2SU' data-type='llvm::VReg2SUnit &amp;' data-ref="77V2SU">V2SU</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegDefs" title='llvm::ScheduleDAGInstrs::CurrentVRegDefs' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegDefs">CurrentVRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE" title='llvm::SparseMultiSet::find' data-ref="_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE">find</a>(<a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg">Reg</a>),</td></tr>
<tr><th id="452">452</th><td>                                     <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegDefs" title='llvm::ScheduleDAGInstrs::CurrentVRegDefs' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegDefs">CurrentVRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet3endEv" title='llvm::SparseMultiSet::end' data-ref="_ZN4llvm14SparseMultiSet3endEv">end</a>())) {</td></tr>
<tr><th id="453">453</th><td>    <i>// Ignore defs for other lanes.</i></td></tr>
<tr><th id="454">454</th><td>    <b>if</b> ((<a class="local col7 ref" href="#77V2SU" title='V2SU' data-ref="77V2SU">V2SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::LaneMask" title='llvm::VReg2SUnit::LaneMask' data-ref="llvm::VReg2SUnit::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#76LaneMask" title='LaneMask' data-ref="76LaneMask">LaneMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="455">455</th><td>      <b>continue</b>;</td></tr>
<tr><th id="456">456</th><td>    <i>// Add an output dependence.</i></td></tr>
<tr><th id="457">457</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="78DefSU" title='DefSU' data-type='llvm::SUnit *' data-ref="78DefSU">DefSU</dfn> = <a class="local col7 ref" href="#77V2SU" title='V2SU' data-ref="77V2SU">V2SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::SU" title='llvm::VReg2SUnit::SU' data-ref="llvm::VReg2SUnit::SU">SU</a>;</td></tr>
<tr><th id="458">458</th><td>    <i>// Ignore additional defs of the same lanes in one instruction. This can</i></td></tr>
<tr><th id="459">459</th><td><i>    // happen because lanemasks are shared for targets with too many</i></td></tr>
<tr><th id="460">460</th><td><i>    // subregisters. We also use some representration tricks/hacks where we</i></td></tr>
<tr><th id="461">461</th><td><i>    // add super-register defs/uses, to imply that although we only access parts</i></td></tr>
<tr><th id="462">462</th><td><i>    // of the reg we care about the full one.</i></td></tr>
<tr><th id="463">463</th><td>    <b>if</b> (<a class="local col8 ref" href="#78DefSU" title='DefSU' data-ref="78DefSU">DefSU</a> == <a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>)</td></tr>
<tr><th id="464">464</th><td>      <b>continue</b>;</td></tr>
<tr><th id="465">465</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col9 decl" id="79Dep" title='Dep' data-type='llvm::SDep' data-ref="79Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>, <a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg">Reg</a>);</td></tr>
<tr><th id="466">466</th><td>    <a class="local col9 ref" href="#79Dep" title='Dep' data-ref="79Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(</td></tr>
<tr><th id="467">467</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20computeOutputLatencyEPKNS_12MachineInstrEjS3_" title='llvm::TargetSchedModel::computeOutputLatency' data-ref="_ZNK4llvm16TargetSchedModel20computeOutputLatencyEPKNS_12MachineInstrEjS3_">computeOutputLatency</a>(<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>, <a class="local col2 ref" href="#62OperIdx" title='OperIdx' data-ref="62OperIdx">OperIdx</a>, <a class="local col8 ref" href="#78DefSU" title='DefSU' data-ref="78DefSU">DefSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()));</td></tr>
<tr><th id="468">468</th><td>    <a class="local col8 ref" href="#78DefSU" title='DefSU' data-ref="78DefSU">DefSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col9 ref" href="#79Dep" title='Dep' data-ref="79Dep">Dep</a>);</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>    <i>// Update current definition. This can get tricky if the def was about a</i></td></tr>
<tr><th id="471">471</th><td><i>    // bigger lanemask before. We then have to shrink it and create a new</i></td></tr>
<tr><th id="472">472</th><td><i>    // VReg2SUnit for the non-overlapping part.</i></td></tr>
<tr><th id="473">473</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="80OverlapMask" title='OverlapMask' data-type='llvm::LaneBitmask' data-ref="80OverlapMask">OverlapMask</dfn> = <a class="local col7 ref" href="#77V2SU" title='V2SU' data-ref="77V2SU">V2SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::LaneMask" title='llvm::VReg2SUnit::LaneMask' data-ref="llvm::VReg2SUnit::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#76LaneMask" title='LaneMask' data-ref="76LaneMask">LaneMask</a>;</td></tr>
<tr><th id="474">474</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="81NonOverlapMask" title='NonOverlapMask' data-type='llvm::LaneBitmask' data-ref="81NonOverlapMask">NonOverlapMask</dfn> = <a class="local col7 ref" href="#77V2SU" title='V2SU' data-ref="77V2SU">V2SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::LaneMask" title='llvm::VReg2SUnit::LaneMask' data-ref="llvm::VReg2SUnit::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col6 ref" href="#76LaneMask" title='LaneMask' data-ref="76LaneMask">LaneMask</a>;</td></tr>
<tr><th id="475">475</th><td>    <a class="local col7 ref" href="#77V2SU" title='V2SU' data-ref="77V2SU">V2SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::SU" title='llvm::VReg2SUnit::SU' data-ref="llvm::VReg2SUnit::SU">SU</a> = <a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>;</td></tr>
<tr><th id="476">476</th><td>    <a class="local col7 ref" href="#77V2SU" title='V2SU' data-ref="77V2SU">V2SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::LaneMask" title='llvm::VReg2SUnit::LaneMask' data-ref="llvm::VReg2SUnit::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col0 ref" href="#80OverlapMask" title='OverlapMask' data-ref="80OverlapMask">OverlapMask</a>;</td></tr>
<tr><th id="477">477</th><td>    <b>if</b> (<a class="local col1 ref" href="#81NonOverlapMask" title='NonOverlapMask' data-ref="81NonOverlapMask">NonOverlapMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="478">478</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegDefs" title='llvm::ScheduleDAGInstrs::CurrentVRegDefs' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegDefs">CurrentVRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet6insertERKT_" title='llvm::SparseMultiSet::insert' data-ref="_ZN4llvm14SparseMultiSet6insertERKT_">insert</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE" title='llvm::VReg2SUnit::VReg2SUnit' data-ref="_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE">(</a><a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#81NonOverlapMask" title='NonOverlapMask' data-ref="81NonOverlapMask">NonOverlapMask</a>, <a class="local col8 ref" href="#78DefSU" title='DefSU' data-ref="78DefSU">DefSU</a>));</td></tr>
<tr><th id="479">479</th><td>  }</td></tr>
<tr><th id="480">480</th><td>  <i>// If there was no CurrentVRegDefs entry for some lanes yet, create one.</i></td></tr>
<tr><th id="481">481</th><td>  <b>if</b> (<a class="local col6 ref" href="#76LaneMask" title='LaneMask' data-ref="76LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="482">482</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegDefs" title='llvm::ScheduleDAGInstrs::CurrentVRegDefs' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegDefs">CurrentVRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet6insertERKT_" title='llvm::SparseMultiSet::insert' data-ref="_ZN4llvm14SparseMultiSet6insertERKT_">insert</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE" title='llvm::VReg2SUnit::VReg2SUnit' data-ref="_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE">(</a><a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#76LaneMask" title='LaneMask' data-ref="76LaneMask">LaneMask</a>, <a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>));</td></tr>
<tr><th id="483">483</th><td>}</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><i class="doc">/// Adds a register data dependency if the instruction that defines the</i></td></tr>
<tr><th id="486">486</th><td><i class="doc">/// virtual register used at OperIdx is mapped to an SUnit. Add a register</i></td></tr>
<tr><th id="487">487</th><td><i class="doc">/// antidependency from this SUnit to instructions that occur later in the same</i></td></tr>
<tr><th id="488">488</th><td><i class="doc">/// scheduling region if they write the virtual register.</i></td></tr>
<tr><th id="489">489</th><td><i class="doc">///</i></td></tr>
<tr><th id="490">490</th><td><i class="doc">/// TODO: Handle ExitSU "uses" properly.</i></td></tr>
<tr><th id="491">491</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addVRegUseDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj">addVRegUseDeps</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="82SU" title='SU' data-type='llvm::SUnit *' data-ref="82SU">SU</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="83OperIdx" title='OperIdx' data-type='unsigned int' data-ref="83OperIdx">OperIdx</dfn>) {</td></tr>
<tr><th id="492">492</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="84MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="84MI">MI</dfn> = <a class="local col2 ref" href="#82SU" title='SU' data-ref="82SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="493">493</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="85MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="85MO">MO</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83OperIdx" title='OperIdx' data-ref="83OperIdx">OperIdx</a>);</td></tr>
<tr><th id="494">494</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="86Reg" title='Reg' data-type='unsigned int' data-ref="86Reg">Reg</dfn> = <a class="local col5 ref" href="#85MO" title='MO' data-ref="85MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <i>// Remember the use. Data dependencies will be added when we find the def.</i></td></tr>
<tr><th id="497">497</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="87LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="87LaneMask">LaneMask</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::TrackLaneMasks" title='llvm::ScheduleDAGInstrs::TrackLaneMasks' data-ref="llvm::ScheduleDAGInstrs::TrackLaneMasks">TrackLaneMasks</a> ? <a class="member" href="#_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE" title='llvm::ScheduleDAGInstrs::getLaneMaskForMO' data-ref="_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE">getLaneMaskForMO</a>(<a class="local col5 ref" href="#85MO" title='MO' data-ref="85MO">MO</a>)</td></tr>
<tr><th id="498">498</th><td>                                        : <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="499">499</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegUses" title='llvm::ScheduleDAGInstrs::CurrentVRegUses' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegUses">CurrentVRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet6insertERKT_" title='llvm::SparseMultiSet::insert' data-ref="_ZN4llvm14SparseMultiSet6insertERKT_">insert</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnitOperIdx" title='llvm::VReg2SUnitOperIdx' data-ref="llvm::VReg2SUnitOperIdx">VReg2SUnitOperIdx</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17VReg2SUnitOperIdxC1EjNS_11LaneBitmaskEjPNS_5SUnitE" title='llvm::VReg2SUnitOperIdx::VReg2SUnitOperIdx' data-ref="_ZN4llvm17VReg2SUnitOperIdxC1EjNS_11LaneBitmaskEjPNS_5SUnitE">(</a><a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#87LaneMask" title='LaneMask' data-ref="87LaneMask">LaneMask</a>, <a class="local col3 ref" href="#83OperIdx" title='OperIdx' data-ref="83OperIdx">OperIdx</a>, <a class="local col2 ref" href="#82SU" title='SU' data-ref="82SU">SU</a>));</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i>// Add antidependences to the following defs of the vreg.</i></td></tr>
<tr><th id="502">502</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</a> &amp;<dfn class="local col8 decl" id="88V2SU" title='V2SU' data-type='llvm::VReg2SUnit &amp;' data-ref="88V2SU">V2SU</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegDefs" title='llvm::ScheduleDAGInstrs::CurrentVRegDefs' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegDefs">CurrentVRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE" title='llvm::SparseMultiSet::find' data-ref="_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE">find</a>(<a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>),</td></tr>
<tr><th id="503">503</th><td>                                     <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegDefs" title='llvm::ScheduleDAGInstrs::CurrentVRegDefs' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegDefs">CurrentVRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet3endEv" title='llvm::SparseMultiSet::end' data-ref="_ZN4llvm14SparseMultiSet3endEv">end</a>())) {</td></tr>
<tr><th id="504">504</th><td>    <i>// Ignore defs for unrelated lanes.</i></td></tr>
<tr><th id="505">505</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="89PrevDefLaneMask" title='PrevDefLaneMask' data-type='llvm::LaneBitmask' data-ref="89PrevDefLaneMask">PrevDefLaneMask</dfn> = <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#88V2SU" title='V2SU' data-ref="88V2SU">V2SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::LaneMask" title='llvm::VReg2SUnit::LaneMask' data-ref="llvm::VReg2SUnit::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="506">506</th><td>    <b>if</b> ((<a class="local col9 ref" href="#89PrevDefLaneMask" title='PrevDefLaneMask' data-ref="89PrevDefLaneMask">PrevDefLaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#87LaneMask" title='LaneMask' data-ref="87LaneMask">LaneMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="507">507</th><td>      <b>continue</b>;</td></tr>
<tr><th id="508">508</th><td>    <b>if</b> (<a class="local col8 ref" href="#88V2SU" title='V2SU' data-ref="88V2SU">V2SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::SU" title='llvm::VReg2SUnit::SU' data-ref="llvm::VReg2SUnit::SU">SU</a> == <a class="local col2 ref" href="#82SU" title='SU' data-ref="82SU">SU</a>)</td></tr>
<tr><th id="509">509</th><td>      <b>continue</b>;</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>    <a class="local col8 ref" href="#88V2SU" title='V2SU' data-ref="88V2SU">V2SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::SU" title='llvm::VReg2SUnit::SU' data-ref="llvm::VReg2SUnit::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col2 ref" href="#82SU" title='SU' data-ref="82SU">SU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>, <a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>));</td></tr>
<tr><th id="512">512</th><td>  }</td></tr>
<tr><th id="513">513</th><td>}</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><i class="doc" data-doc="_ZL20isGlobalMemoryObjectPN4llvm9AAResultsEPNS_12MachineInstrE">/// Returns true if MI is an instruction we are unable to reason about</i></td></tr>
<tr><th id="516">516</th><td><i class="doc" data-doc="_ZL20isGlobalMemoryObjectPN4llvm9AAResultsEPNS_12MachineInstrE">/// (like a call or something with unmodeled side effects).</i></td></tr>
<tr><th id="517">517</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL20isGlobalMemoryObjectPN4llvm9AAResultsEPNS_12MachineInstrE" title='isGlobalMemoryObject' data-type='bool isGlobalMemoryObject(AliasAnalysis * AA, llvm::MachineInstr * MI)' data-ref="_ZL20isGlobalMemoryObjectPN4llvm9AAResultsEPNS_12MachineInstrE">isGlobalMemoryObject</dfn>(<a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col0 decl" id="90AA" title='AA' data-type='AliasAnalysis *' data-ref="90AA">AA</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="91MI" title='MI' data-type='llvm::MachineInstr *' data-ref="91MI">MI</dfn>) {</td></tr>
<tr><th id="518">518</th><td>  <b>return</b> <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() ||</td></tr>
<tr><th id="519">519</th><td>         (<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() &amp;&amp; !<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE" title='llvm::MachineInstr::isDereferenceableInvariantLoad' data-ref="_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE">isDereferenceableInvariantLoad</a>(<a class="local col0 ref" href="#90AA" title='AA' data-ref="90AA">AA</a>));</td></tr>
<tr><th id="520">520</th><td>}</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs18addChainDependencyEPNS_5SUnitES2_j" title='llvm::ScheduleDAGInstrs::addChainDependency' data-ref="_ZN4llvm17ScheduleDAGInstrs18addChainDependencyEPNS_5SUnitES2_j">addChainDependency</dfn> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="92SUa" title='SUa' data-type='llvm::SUnit *' data-ref="92SUa">SUa</dfn>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="93SUb" title='SUb' data-type='llvm::SUnit *' data-ref="93SUb">SUb</dfn>,</td></tr>
<tr><th id="523">523</th><td>                                            <em>unsigned</em> <dfn class="local col4 decl" id="94Latency" title='Latency' data-type='unsigned int' data-ref="94Latency">Latency</dfn>) {</td></tr>
<tr><th id="524">524</th><td>  <b>if</b> (<a class="local col2 ref" href="#92SUa" title='SUa' data-ref="92SUa">SUa</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" title='llvm::MachineInstr::mayAlias' data-ref="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b">mayAlias</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::AAForDep" title='llvm::ScheduleDAGInstrs::AAForDep' data-ref="llvm::ScheduleDAGInstrs::AAForDep">AAForDep</a>, *<a class="local col3 ref" href="#93SUb" title='SUb' data-ref="93SUb">SUb</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseTBAA" title='UseTBAA' data-use='m' data-ref="UseTBAA">UseTBAA</a>)) {</td></tr>
<tr><th id="525">525</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col5 decl" id="95Dep" title='Dep' data-type='llvm::SDep' data-ref="95Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col2 ref" href="#92SUa" title='SUa' data-ref="92SUa">SUa</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::MayAliasMem" title='llvm::SDep::OrderKind::MayAliasMem' data-ref="llvm::SDep::OrderKind::MayAliasMem">MayAliasMem</a>);</td></tr>
<tr><th id="526">526</th><td>    <a class="local col5 ref" href="#95Dep" title='Dep' data-ref="95Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col4 ref" href="#94Latency" title='Latency' data-ref="94Latency">Latency</a>);</td></tr>
<tr><th id="527">527</th><td>    <a class="local col3 ref" href="#93SUb" title='SUb' data-ref="93SUb">SUb</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col5 ref" href="#95Dep" title='Dep' data-ref="95Dep">Dep</a>);</td></tr>
<tr><th id="528">528</th><td>  }</td></tr>
<tr><th id="529">529</th><td>}</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><i class="doc">/// Creates an SUnit for each real instruction, numbered in top-down</i></td></tr>
<tr><th id="532">532</th><td><i class="doc">/// topological order. The instruction order A &lt; B, implies that no edge exists</i></td></tr>
<tr><th id="533">533</th><td><i class="doc">/// from B to A.</i></td></tr>
<tr><th id="534">534</th><td><i class="doc">///</i></td></tr>
<tr><th id="535">535</th><td><i class="doc">/// Map each real instruction to its SUnit.</i></td></tr>
<tr><th id="536">536</th><td><i class="doc">///</i></td></tr>
<tr><th id="537">537</th><td><i class="doc">/// After initSUnits, the SUnits vector cannot be resized and the scheduler may</i></td></tr>
<tr><th id="538">538</th><td><i class="doc">/// hang onto SUnit pointers. We may relax this in the future by using SUnit IDs</i></td></tr>
<tr><th id="539">539</th><td><i class="doc">/// instead of pointers.</i></td></tr>
<tr><th id="540">540</th><td><i class="doc">///</i></td></tr>
<tr><th id="541">541</th><td><i class="doc">/// MachineScheduler relies on initSUnits numbering the nodes by their order in</i></td></tr>
<tr><th id="542">542</th><td><i class="doc">/// the original instruction list.</i></td></tr>
<tr><th id="543">543</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs10initSUnitsEv" title='llvm::ScheduleDAGInstrs::initSUnits' data-ref="_ZN4llvm17ScheduleDAGInstrs10initSUnitsEv">initSUnits</dfn>() {</td></tr>
<tr><th id="544">544</th><td>  <i>// We'll be allocating one SUnit for each real instruction in the region,</i></td></tr>
<tr><th id="545">545</th><td><i>  // which is contained within a basic block.</i></td></tr>
<tr><th id="546">546</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::NumRegionInstrs" title='llvm::ScheduleDAGInstrs::NumRegionInstrs' data-ref="llvm::ScheduleDAGInstrs::NumRegionInstrs">NumRegionInstrs</a>);</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="96MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="96MI">MI</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>)) {</td></tr>
<tr><th id="549">549</th><td>    <b>if</b> (<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="550">550</th><td>      <b>continue</b>;</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="97SU" title='SU' data-type='llvm::SUnit *' data-ref="97SU">SU</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs8newSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::newSUnit' data-ref="_ZN4llvm17ScheduleDAGInstrs8newSUnitEPNS_12MachineInstrE">newSUnit</a>(&amp;<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>);</td></tr>
<tr><th id="553">553</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::MISUnitMap" title='llvm::ScheduleDAGInstrs::MISUnitMap' data-ref="llvm::ScheduleDAGInstrs::MISUnitMap">MISUnitMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>]</a> = <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>;</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>    <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a> = <a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>();</td></tr>
<tr><th id="556">556</th><td>    <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCommutable" title='llvm::SUnit::isCommutable' data-ref="llvm::SUnit::isCommutable">isCommutable</a> = <a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>();</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>    <i>// Assign the Latency field of SU using target-provided information.</i></td></tr>
<tr><th id="559">559</th><td>    <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb">computeInstrLatency</a>(<a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>    <i>// If this SUnit uses a reserved or unbuffered resource, mark it as such.</i></td></tr>
<tr><th id="562">562</th><td><i>    //</i></td></tr>
<tr><th id="563">563</th><td><i>    // Reserved resources block an instruction from issuing and stall the</i></td></tr>
<tr><th id="564">564</th><td><i>    // entire pipeline. These are identified by BufferSize=0.</i></td></tr>
<tr><th id="565">565</th><td><i>    //</i></td></tr>
<tr><th id="566">566</th><td><i>    // Unbuffered resources prevent execution of subsequent instructions that</i></td></tr>
<tr><th id="567">567</th><td><i>    // require the same resources. This is used for in-order execution pipelines</i></td></tr>
<tr><th id="568">568</th><td><i>    // within an out-of-order core. These are identified by BufferSize=1.</i></td></tr>
<tr><th id="569">569</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>()) {</td></tr>
<tr><th id="570">570</th><td>      <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col8 decl" id="98SC" title='SC' data-type='const llvm::MCSchedClassDesc *' data-ref="98SC">SC</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs13getSchedClassEPNS_5SUnitE" title='llvm::ScheduleDAGInstrs::getSchedClass' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedClassEPNS_5SUnitE">getSchedClass</a>(<a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>);</td></tr>
<tr><th id="571">571</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry" title='llvm::MCWriteProcResEntry' data-ref="llvm::MCWriteProcResEntry">MCWriteProcResEntry</a> &amp;<dfn class="local col9 decl" id="99PRE" title='PRE' data-type='const llvm::MCWriteProcResEntry &amp;' data-ref="99PRE">PRE</dfn> :</td></tr>
<tr><th id="572">572</th><td>           <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getWriteProcResBegin' data-ref="_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE">getWriteProcResBegin</a>(<a class="local col8 ref" href="#98SC" title='SC' data-ref="98SC">SC</a>),</td></tr>
<tr><th id="573">573</th><td>                      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getWriteProcResEnd' data-ref="_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE">getWriteProcResEnd</a>(<a class="local col8 ref" href="#98SC" title='SC' data-ref="98SC">SC</a>))) {</td></tr>
<tr><th id="574">574</th><td>        <b>switch</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getProcResourceEj" title='llvm::TargetSchedModel::getProcResource' data-ref="_ZNK4llvm16TargetSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col9 ref" href="#99PRE" title='PRE' data-ref="99PRE">PRE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>)-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::BufferSize" title='llvm::MCProcResourceDesc::BufferSize' data-ref="llvm::MCProcResourceDesc::BufferSize">BufferSize</a>) {</td></tr>
<tr><th id="575">575</th><td>        <b>case</b> <var>0</var>:</td></tr>
<tr><th id="576">576</th><td>          <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasReservedResource" title='llvm::SUnit::hasReservedResource' data-ref="llvm::SUnit::hasReservedResource">hasReservedResource</a> = <b>true</b>;</td></tr>
<tr><th id="577">577</th><td>          <b>break</b>;</td></tr>
<tr><th id="578">578</th><td>        <b>case</b> <var>1</var>:</td></tr>
<tr><th id="579">579</th><td>          <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isUnbuffered" title='llvm::SUnit::isUnbuffered' data-ref="llvm::SUnit::isUnbuffered">isUnbuffered</a> = <b>true</b>;</td></tr>
<tr><th id="580">580</th><td>          <b>break</b>;</td></tr>
<tr><th id="581">581</th><td>        <b>default</b>:</td></tr>
<tr><th id="582">582</th><td>          <b>break</b>;</td></tr>
<tr><th id="583">583</th><td>        }</td></tr>
<tr><th id="584">584</th><td>      }</td></tr>
<tr><th id="585">585</th><td>    }</td></tr>
<tr><th id="586">586</th><td>  }</td></tr>
<tr><th id="587">587</th><td>}</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="type def" id="llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</dfn> : <b>public</b> <a class="type" href="../../include/llvm/ADT/MapVector.h.html#llvm::MapVector" title='llvm::MapVector' data-ref="llvm::MapVector">MapVector</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a>, <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SUList" title='llvm::ScheduleDAGInstrs::SUList' data-type='std::list&lt;SUnit *&gt;' data-ref="llvm::ScheduleDAGInstrs::SUList">SUList</a>&gt; {</td></tr>
<tr><th id="590">590</th><td>  <i class="doc">/// Current total number of SUs in map.</i></td></tr>
<tr><th id="591">591</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes" title='llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes">NumNodes</dfn> = <var>0</var>;</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <i class="doc">/// 1 for loads, 0 for stores. (see comment in SUList)</i></td></tr>
<tr><th id="594">594</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::ScheduleDAGInstrs::Value2SUsMap::TrueMemOrderLatency" title='llvm::ScheduleDAGInstrs::Value2SUsMap::TrueMemOrderLatency' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap::TrueMemOrderLatency">TrueMemOrderLatency</dfn>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><b>public</b>:</td></tr>
<tr><th id="597">597</th><td>  <dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapC1Ej" title='llvm::ScheduleDAGInstrs::Value2SUsMap::Value2SUsMap' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapC1Ej">Value2SUsMap</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="100lat" title='lat' data-type='unsigned int' data-ref="100lat">lat</dfn> = <var>0</var>) : <a class="member" href="#llvm::ScheduleDAGInstrs::Value2SUsMap::TrueMemOrderLatency" title='llvm::ScheduleDAGInstrs::Value2SUsMap::TrueMemOrderLatency' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap::TrueMemOrderLatency">TrueMemOrderLatency</a>(<a class="local col0 ref" href="#100lat" title='lat' data-ref="100lat">lat</a>) {}</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <i class="doc">/// To keep NumNodes up to date, insert() is used instead of</i></td></tr>
<tr><th id="600">600</th><td><i class="doc">  /// this operator w/ push_back().</i></td></tr>
<tr><th id="601">601</th><td>  <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a> &amp;<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapixERKNSt7__cxx114listIPNS_5SUnitESaIS5_EEE" title='llvm::ScheduleDAGInstrs::Value2SUsMap::operator[]' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapixERKNSt7__cxx114listIPNS_5SUnitESaIS5_EEE"><b>operator</b>[]</dfn>(<em>const</em> <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SUList" title='llvm::ScheduleDAGInstrs::SUList' data-type='std::list&lt;SUnit *&gt;' data-ref="llvm::ScheduleDAGInstrs::SUList">SUList</a> &amp;<dfn class="local col1 decl" id="101Key" title='Key' data-type='const SUList &amp;' data-ref="101Key">Key</dfn>) {</td></tr>
<tr><th id="602">602</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Don&apos;t use. Use insert() instead.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 602)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Don't use. Use insert() instead."</q>); };</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <i class="doc">/// Adds SU to the SUList of V. If Map grows huge, reduce its size by calling</i></td></tr>
<tr><th id="605">605</th><td><i class="doc">  /// reduce().</i></td></tr>
<tr><th id="606">606</th><td>  <em>void</em> <b>inline</b> <dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap6insertEPNS_5SUnitENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::Value2SUsMap::insert' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap6insertEPNS_5SUnitENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">insert</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="102SU" title='SU' data-type='llvm::SUnit *' data-ref="102SU">SU</dfn>, <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a> <dfn class="local col3 decl" id="103V" title='V' data-type='ValueType' data-ref="103V">V</dfn>) {</td></tr>
<tr><th id="607">607</th><td>    <a class="type" href="../../include/llvm/ADT/MapVector.h.html#llvm::MapVector" title='llvm::MapVector' data-ref="llvm::MapVector">MapVector</a>::<a class="member" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVectorixERKT_" title='llvm::MapVector::operator[]' data-ref="_ZN4llvm9MapVectorixERKT_"><b>operator</b>[]</a>(<a class="local col3 ref" href="#103V" title='V' data-ref="103V">V</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list9push_backERKT_" title='std::__cxx11::list::push_back' data-ref="_ZNSt7__cxx114list9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#102SU" title='SU' data-ref="102SU">SU</a>);</td></tr>
<tr><th id="608">608</th><td>    <a class="member" href="#llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes" title='llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes">NumNodes</a>++;</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <i class="doc">/// Clears the list of SUs mapped to V.</i></td></tr>
<tr><th id="612">612</th><td>  <em>void</em> <b>inline</b> <dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap9clearListENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::Value2SUsMap::clearList' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap9clearListENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">clearList</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a> <dfn class="local col4 decl" id="104V" title='V' data-type='ValueType' data-ref="104V">V</dfn>) {</td></tr>
<tr><th id="613">613</th><td>    <a class="typedef" href="../../include/llvm/ADT/MapVector.h.html#llvm::MapVector{llvm::PointerUnion{constllvm::Value*,constllvm::PseudoSourceValue*},std::__cxx11::list{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm12877418" title='llvm::MapVector&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseMap&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, unsigned int, llvm::DenseMapInfo&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt; &gt;, llvm::detail::DenseMapPair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, unsigned int&gt; &gt;, std::vector&lt;std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &gt; &gt; &gt;::iterator' data-type='typename vector&lt;pair&lt;PointerUnion&lt;const Value *, const PseudoSourceValue *&gt;, list&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt;, allocator&lt;pair&lt;PointerUnion&lt;const Value *, const PseudoSourceValue *&gt;, list&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt; &gt; &gt;::iterator' data-ref="llvm::MapVector{llvm::PointerUnion{constllvm::Value*,constllvm::PseudoSourceValue*},std::__cxx11::list{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm12877418">iterator</a> <dfn class="local col5 decl" id="105Itr" title='Itr' data-type='iterator' data-ref="105Itr">Itr</dfn> = <a class="member" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector4findERKT_" title='llvm::MapVector::find' data-ref="_ZN4llvm9MapVector4findERKT_">find</a>(<a class="local col4 ref" href="#104V" title='V' data-ref="104V">V</a>);</td></tr>
<tr><th id="614">614</th><td>    <b>if</b> (<a class="local col5 ref" href="#105Itr" title='Itr' data-ref="105Itr">Itr</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="member" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector3endEv" title='llvm::MapVector::end' data-ref="_ZN4llvm9MapVector3endEv">end</a>()) {</td></tr>
<tr><th id="615">615</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumNodes &gt;= Itr-&gt;second.size()) ? void (0) : __assert_fail (&quot;NumNodes &gt;= Itr-&gt;second.size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 615, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes" title='llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes">NumNodes</a> &gt;= <a class="local col5 ref" href="#105Itr" title='Itr' data-ref="105Itr">Itr</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>());</td></tr>
<tr><th id="616">616</th><td>      <a class="member" href="#llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes" title='llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes">NumNodes</a> -= <a class="local col5 ref" href="#105Itr" title='Itr' data-ref="105Itr">Itr</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>();</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>      <a class="local col5 ref" href="#105Itr" title='Itr' data-ref="105Itr">Itr</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5clearEv" title='std::__cxx11::list::clear' data-ref="_ZNSt7__cxx114list5clearEv">clear</a>();</td></tr>
<tr><th id="619">619</th><td>    }</td></tr>
<tr><th id="620">620</th><td>  }</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <i class="doc">/// Clears map from all contents.</i></td></tr>
<tr><th id="623">623</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap5clearEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::clear' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap5clearEv">clear</dfn>() {</td></tr>
<tr><th id="624">624</th><td>    <a class="type" href="../../include/llvm/ADT/MapVector.h.html#llvm::MapVector" title='llvm::MapVector' data-ref="llvm::MapVector">MapVector</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a>, <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SUList" title='llvm::ScheduleDAGInstrs::SUList' data-type='std::list&lt;SUnit *&gt;' data-ref="llvm::ScheduleDAGInstrs::SUList">SUList</a>&gt;::<a class="member" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector5clearEv" title='llvm::MapVector::clear' data-ref="_ZN4llvm9MapVector5clearEv">clear</a>();</td></tr>
<tr><th id="625">625</th><td>    <a class="member" href="#llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes" title='llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes">NumNodes</a> = <var>0</var>;</td></tr>
<tr><th id="626">626</th><td>  }</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  <em>unsigned</em> <b>inline</b> <dfn class="decl def" id="_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::size' data-ref="_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv">size</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes" title='llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes">NumNodes</a>; }</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <i class="doc">/// Counts the number of SUs in this map after a reduction.</i></td></tr>
<tr><th id="631">631</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap13reComputeSizeEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::reComputeSize' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap13reComputeSizeEv">reComputeSize</dfn>() {</td></tr>
<tr><th id="632">632</th><td>    <a class="member" href="#llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes" title='llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes">NumNodes</a> = <var>0</var>;</td></tr>
<tr><th id="633">633</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="106I" title='I' data-type='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &amp;' data-ref="106I">I</dfn> : *<b>this</b>)</td></tr>
<tr><th id="634">634</th><td>      <a class="member" href="#llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes" title='llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes">NumNodes</a> += <a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>();</td></tr>
<tr><th id="635">635</th><td>  }</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  <em>unsigned</em> <b>inline</b> <dfn class="decl def" id="_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap22getTrueMemOrderLatencyEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::getTrueMemOrderLatency' data-ref="_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap22getTrueMemOrderLatencyEv">getTrueMemOrderLatency</dfn>() <em>const</em> {</td></tr>
<tr><th id="638">638</th><td>    <b>return</b> <a class="member" href="#llvm::ScheduleDAGInstrs::Value2SUsMap::TrueMemOrderLatency" title='llvm::ScheduleDAGInstrs::Value2SUsMap::TrueMemOrderLatency' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap::TrueMemOrderLatency">TrueMemOrderLatency</a>;</td></tr>
<tr><th id="639">639</th><td>  }</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <em>void</em> <a class="decl" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::dump' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv">dump</a>();</td></tr>
<tr><th id="642">642</th><td>};</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE">addChainDependencies</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="107SU" title='SU' data-type='llvm::SUnit *' data-ref="107SU">SU</dfn>,</td></tr>
<tr><th id="645">645</th><td>                                             <a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> &amp;<dfn class="local col8 decl" id="108Val2SUsMap" title='Val2SUsMap' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap &amp;' data-ref="108Val2SUsMap">Val2SUsMap</dfn>) {</td></tr>
<tr><th id="646">646</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="109I" title='I' data-type='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &amp;' data-ref="109I">I</dfn> : <a class="local col8 ref" href="#108Val2SUsMap" title='Val2SUsMap' data-ref="108Val2SUsMap">Val2SUsMap</a>)</td></tr>
<tr><th id="647">647</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNSt7__cxx114listIS2_SaIS2_EEEj" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNSt7__cxx114listIS2_SaIS2_EEEj">addChainDependencies</a>(<a class="local col7 ref" href="#107SU" title='SU' data-ref="107SU">SU</a>, <span class='refarg'><a class="local col9 ref" href="#109I" title='I' data-ref="109I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a></span>,</td></tr>
<tr><th id="648">648</th><td>                         <a class="local col8 ref" href="#108Val2SUsMap" title='Val2SUsMap' data-ref="108Val2SUsMap">Val2SUsMap</a>.<a class="ref" href="#_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap22getTrueMemOrderLatencyEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::getTrueMemOrderLatency' data-ref="_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap22getTrueMemOrderLatencyEv">getTrueMemOrderLatency</a>());</td></tr>
<tr><th id="649">649</th><td>}</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">addChainDependencies</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="110SU" title='SU' data-type='llvm::SUnit *' data-ref="110SU">SU</dfn>,</td></tr>
<tr><th id="652">652</th><td>                                             <a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> &amp;<dfn class="local col1 decl" id="111Val2SUsMap" title='Val2SUsMap' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap &amp;' data-ref="111Val2SUsMap">Val2SUsMap</dfn>,</td></tr>
<tr><th id="653">653</th><td>                                             <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a> <dfn class="local col2 decl" id="112V" title='V' data-type='ValueType' data-ref="112V">V</dfn>) {</td></tr>
<tr><th id="654">654</th><td>  <a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a>::<a class="typedef" href="../../include/llvm/ADT/MapVector.h.html#llvm::MapVector{llvm::PointerUnion{constllvm::Value*,constllvm::PseudoSourceValue*},std::__cxx11::list{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm12877418" title='llvm::MapVector&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseMap&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, unsigned int, llvm::DenseMapInfo&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt; &gt;, llvm::detail::DenseMapPair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, unsigned int&gt; &gt;, std::vector&lt;std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &gt; &gt; &gt;::iterator' data-type='typename vector&lt;pair&lt;PointerUnion&lt;const Value *, const PseudoSourceValue *&gt;, list&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt;, allocator&lt;pair&lt;PointerUnion&lt;const Value *, const PseudoSourceValue *&gt;, list&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt; &gt; &gt;::iterator' data-ref="llvm::MapVector{llvm::PointerUnion{constllvm::Value*,constllvm::PseudoSourceValue*},std::__cxx11::list{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm12877418">iterator</a> <dfn class="local col3 decl" id="113Itr" title='Itr' data-type='Value2SUsMap::iterator' data-ref="113Itr">Itr</dfn> = <a class="local col1 ref" href="#111Val2SUsMap" title='Val2SUsMap' data-ref="111Val2SUsMap">Val2SUsMap</a>.<a class="ref" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector4findERKT_" title='llvm::MapVector::find' data-ref="_ZN4llvm9MapVector4findERKT_">find</a>(<a class="local col2 ref" href="#112V" title='V' data-ref="112V">V</a>);</td></tr>
<tr><th id="655">655</th><td>  <b>if</b> (<a class="local col3 ref" href="#113Itr" title='Itr' data-ref="113Itr">Itr</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col1 ref" href="#111Val2SUsMap" title='Val2SUsMap' data-ref="111Val2SUsMap">Val2SUsMap</a>.<a class="ref" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector3endEv" title='llvm::MapVector::end' data-ref="_ZN4llvm9MapVector3endEv">end</a>())</td></tr>
<tr><th id="656">656</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNSt7__cxx114listIS2_SaIS2_EEEj" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNSt7__cxx114listIS2_SaIS2_EEEj">addChainDependencies</a>(<a class="local col0 ref" href="#110SU" title='SU' data-ref="110SU">SU</a>, <span class='refarg'><a class="local col3 ref" href="#113Itr" title='Itr' data-ref="113Itr">Itr</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a></span>,</td></tr>
<tr><th id="657">657</th><td>                         <a class="local col1 ref" href="#111Val2SUsMap" title='Val2SUsMap' data-ref="111Val2SUsMap">Val2SUsMap</a>.<a class="ref" href="#_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap22getTrueMemOrderLatencyEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::getTrueMemOrderLatency' data-ref="_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap22getTrueMemOrderLatencyEv">getTrueMemOrderLatency</a>());</td></tr>
<tr><th id="658">658</th><td>}</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs15addBarrierChainERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addBarrierChain' data-ref="_ZN4llvm17ScheduleDAGInstrs15addBarrierChainERNS0_12Value2SUsMapE">addBarrierChain</dfn>(<a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> &amp;<dfn class="local col4 decl" id="114map" title='map' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap &amp;' data-ref="114map">map</dfn>) {</td></tr>
<tr><th id="661">661</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BarrierChain != nullptr) ? void (0) : __assert_fail (&quot;BarrierChain != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 661, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a> != <b>nullptr</b>);</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="115I" title='I' data-type='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &amp;' data-ref="115I">I</dfn> : <a class="local col4 ref" href="#114map" title='map' data-ref="114map">map</a>) {</td></tr>
<tr><th id="664">664</th><td>    <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SUList" title='llvm::ScheduleDAGInstrs::SUList' data-type='std::list&lt;SUnit *&gt;' data-ref="llvm::ScheduleDAGInstrs::SUList">SUList</a> &amp;<dfn class="local col6 decl" id="116sus" title='sus' data-type='SUList &amp;' data-ref="116sus">sus</dfn> = <a class="local col5 ref" href="#115I" title='I' data-ref="115I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="665">665</th><td>    <b>for</b> (<em>auto</em> *<dfn class="local col7 decl" id="117SU" title='SU' data-type='llvm::SUnit *' data-ref="117SU">SU</dfn> : <a class="local col6 ref" href="#116sus" title='sus' data-ref="116sus">sus</a>)</td></tr>
<tr><th id="666">666</th><td>      <a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit14addPredBarrierEPS0_" title='llvm::SUnit::addPredBarrier' data-ref="_ZN4llvm5SUnit14addPredBarrierEPS0_">addPredBarrier</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>);</td></tr>
<tr><th id="667">667</th><td>  }</td></tr>
<tr><th id="668">668</th><td>  <a class="local col4 ref" href="#114map" title='map' data-ref="114map">map</a>.<a class="ref" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap5clearEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::clear' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap5clearEv">clear</a>();</td></tr>
<tr><th id="669">669</th><td>}</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs18insertBarrierChainERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::insertBarrierChain' data-ref="_ZN4llvm17ScheduleDAGInstrs18insertBarrierChainERNS0_12Value2SUsMapE">insertBarrierChain</dfn>(<a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> &amp;<dfn class="local col8 decl" id="118map" title='map' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap &amp;' data-ref="118map">map</dfn>) {</td></tr>
<tr><th id="672">672</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BarrierChain != nullptr) ? void (0) : __assert_fail (&quot;BarrierChain != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 672, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a> != <b>nullptr</b>);</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <i>// Go through all lists of SUs.</i></td></tr>
<tr><th id="675">675</th><td>  <b>for</b> (<a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a>::<a class="typedef" href="../../include/llvm/ADT/MapVector.h.html#llvm::MapVector{llvm::PointerUnion{constllvm::Value*,constllvm::PseudoSourceValue*},std::__cxx11::list{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm12877418" title='llvm::MapVector&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseMap&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, unsigned int, llvm::DenseMapInfo&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt; &gt;, llvm::detail::DenseMapPair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, unsigned int&gt; &gt;, std::vector&lt;std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &gt; &gt; &gt;::iterator' data-type='typename vector&lt;pair&lt;PointerUnion&lt;const Value *, const PseudoSourceValue *&gt;, list&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt;, allocator&lt;pair&lt;PointerUnion&lt;const Value *, const PseudoSourceValue *&gt;, list&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt; &gt; &gt;::iterator' data-ref="llvm::MapVector{llvm::PointerUnion{constllvm::Value*,constllvm::PseudoSourceValue*},std::__cxx11::list{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm12877418">iterator</a> <dfn class="local col9 decl" id="119I" title='I' data-type='Value2SUsMap::iterator' data-ref="119I">I</dfn> = <a class="local col8 ref" href="#118map" title='map' data-ref="118map">map</a>.<a class="ref" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector5beginEv" title='llvm::MapVector::begin' data-ref="_ZN4llvm9MapVector5beginEv">begin</a>(), <dfn class="local col0 decl" id="120EE" title='EE' data-type='Value2SUsMap::iterator' data-ref="120EE">EE</dfn> = <a class="local col8 ref" href="#118map" title='map' data-ref="118map">map</a>.<a class="ref" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector3endEv" title='llvm::MapVector::end' data-ref="_ZN4llvm9MapVector3endEv">end</a>(); <a class="local col9 ref" href="#119I" title='I' data-ref="119I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#120EE" title='EE' data-ref="120EE">EE</a>;) {</td></tr>
<tr><th id="676">676</th><td>    <a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a>::<a class="typedef" href="../../include/llvm/ADT/MapVector.h.html#llvm::MapVector{llvm::PointerUnion{constllvm::Value*,constllvm::PseudoSourceValue*},std::__cxx11::list{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm12877418" title='llvm::MapVector&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseMap&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, unsigned int, llvm::DenseMapInfo&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt; &gt;, llvm::detail::DenseMapPair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, unsigned int&gt; &gt;, std::vector&lt;std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &gt; &gt; &gt;::iterator' data-type='typename vector&lt;pair&lt;PointerUnion&lt;const Value *, const PseudoSourceValue *&gt;, list&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt;, allocator&lt;pair&lt;PointerUnion&lt;const Value *, const PseudoSourceValue *&gt;, list&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt; &gt; &gt;::iterator' data-ref="llvm::MapVector{llvm::PointerUnion{constllvm::Value*,constllvm::PseudoSourceValue*},std::__cxx11::list{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm12877418">iterator</a> <dfn class="local col1 decl" id="121CurrItr" title='CurrItr' data-type='Value2SUsMap::iterator' data-ref="121CurrItr">CurrItr</dfn> = <a class="local col9 ref" href="#119I" title='I' data-ref="119I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a>;</td></tr>
<tr><th id="677">677</th><td>    <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SUList" title='llvm::ScheduleDAGInstrs::SUList' data-type='std::list&lt;SUnit *&gt;' data-ref="llvm::ScheduleDAGInstrs::SUList">SUList</a> &amp;<dfn class="local col2 decl" id="122sus" title='sus' data-type='SUList &amp;' data-ref="122sus">sus</dfn> = <a class="local col1 ref" href="#121CurrItr" title='CurrItr' data-ref="121CurrItr">CurrItr</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="678">678</th><td>    <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SUList" title='llvm::ScheduleDAGInstrs::SUList' data-type='std::list&lt;SUnit *&gt;' data-ref="llvm::ScheduleDAGInstrs::SUList">SUList</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_list.h.html#std::__cxx11::list{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator" title='std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::iterator' data-type='_List_iterator&lt;llvm::SUnit *&gt;' data-ref="std::__cxx11::list{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator">iterator</a> <dfn class="local col3 decl" id="123SUItr" title='SUItr' data-type='SUList::iterator' data-ref="123SUItr">SUItr</dfn> = <a class="local col2 ref" href="#122sus" title='sus' data-ref="122sus">sus</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5beginEv" title='std::__cxx11::list::begin' data-ref="_ZNSt7__cxx114list5beginEv">begin</a>(), <dfn class="local col4 decl" id="124SUEE" title='SUEE' data-type='SUList::iterator' data-ref="124SUEE">SUEE</dfn> = <a class="local col2 ref" href="#122sus" title='sus' data-ref="122sus">sus</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list3endEv" title='std::__cxx11::list::end' data-ref="_ZNSt7__cxx114list3endEv">end</a>();</td></tr>
<tr><th id="679">679</th><td>    <b>for</b> (; <a class="local col3 ref" href="#123SUItr" title='SUItr' data-ref="123SUItr">SUItr</a> <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E" title='std::_List_iterator::operator!=' data-ref="_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E">!=</a> <a class="local col4 ref" href="#124SUEE" title='SUEE' data-ref="124SUEE">SUEE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEv" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv">++</a><a class="local col3 ref" href="#123SUItr" title='SUItr' data-ref="123SUItr">SUItr</a>) {</td></tr>
<tr><th id="680">680</th><td>      <i>// Stop on BarrierChain or any instruction above it.</i></td></tr>
<tr><th id="681">681</th><td>      <b>if</b> ((<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratordeEv" title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv">*</a><a class="local col3 ref" href="#123SUItr" title='SUItr' data-ref="123SUItr">SUItr</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt;= <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>)</td></tr>
<tr><th id="682">682</th><td>        <b>break</b>;</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>      (<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratordeEv" title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv">*</a><a class="local col3 ref" href="#123SUItr" title='SUItr' data-ref="123SUItr">SUItr</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit14addPredBarrierEPS0_" title='llvm::SUnit::addPredBarrier' data-ref="_ZN4llvm5SUnit14addPredBarrierEPS0_">addPredBarrier</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>);</td></tr>
<tr><th id="685">685</th><td>    }</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>    <i>// Remove also the BarrierChain from list if present.</i></td></tr>
<tr><th id="688">688</th><td>    <b>if</b> (<a class="local col3 ref" href="#123SUItr" title='SUItr' data-ref="123SUItr">SUItr</a> <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E" title='std::_List_iterator::operator!=' data-ref="_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E">!=</a> <a class="local col4 ref" href="#124SUEE" title='SUEE' data-ref="124SUEE">SUEE</a> &amp;&amp; <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratordeEv" title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv">*</a><a class="local col3 ref" href="#123SUItr" title='SUItr' data-ref="123SUItr">SUItr</a> == <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>)</td></tr>
<tr><th id="689">689</th><td>      <a class="local col3 ref" href="#123SUItr" title='SUItr' data-ref="123SUItr">SUItr</a><a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEi" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEi">++</a>;</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>    <i>// Remove all SUs that are now successors of BarrierChain.</i></td></tr>
<tr><th id="692">692</th><td>    <b>if</b> (<a class="local col3 ref" href="#123SUItr" title='SUItr' data-ref="123SUItr">SUItr</a> <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E" title='std::_List_iterator::operator!=' data-ref="_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E">!=</a> <a class="local col2 ref" href="#122sus" title='sus' data-ref="122sus">sus</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5beginEv" title='std::__cxx11::list::begin' data-ref="_ZNSt7__cxx114list5beginEv">begin</a>())</td></tr>
<tr><th id="693">693</th><td>      <a class="local col2 ref" href="#122sus" title='sus' data-ref="122sus">sus</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5eraseESt20_List_const_iteratorIT_ES3_" title='std::__cxx11::list::erase' data-ref="_ZNSt7__cxx114list5eraseESt20_List_const_iteratorIT_ES3_">erase</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt20_List_const_iteratorC1ERKSt14_List_iteratorIT_E" title='std::_List_const_iterator::_List_const_iterator&lt;type-parameter-0-0&gt;' data-ref="_ZNSt20_List_const_iteratorC1ERKSt14_List_iteratorIT_E"></a><a class="local col2 ref" href="#122sus" title='sus' data-ref="122sus">sus</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5beginEv" title='std::__cxx11::list::begin' data-ref="_ZNSt7__cxx114list5beginEv">begin</a>(), <a class="ref fake" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt20_List_const_iteratorC1ERKSt14_List_iteratorIT_E" title='std::_List_const_iterator::_List_const_iterator&lt;type-parameter-0-0&gt;' data-ref="_ZNSt20_List_const_iteratorC1ERKSt14_List_iteratorIT_E"></a><a class="local col3 ref" href="#123SUItr" title='SUItr' data-ref="123SUItr">SUItr</a>);</td></tr>
<tr><th id="694">694</th><td>  }</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <i>// Remove all entries with empty su lists.</i></td></tr>
<tr><th id="697">697</th><td>  <a class="local col8 ref" href="#118map" title='map' data-ref="118map">map</a>.<a class="ref" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector9remove_ifET_" title='llvm::MapVector::remove_if' data-ref="_ZN4llvm9MapVector9remove_ifET_">remove_if</a>([&amp;](<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a>, <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SUList" title='llvm::ScheduleDAGInstrs::SUList' data-type='std::list&lt;SUnit *&gt;' data-ref="llvm::ScheduleDAGInstrs::SUList">SUList</a>&gt; &amp;<dfn class="local col5 decl" id="125mapEntry" title='mapEntry' data-type='std::pair&lt;ValueType, SUList&gt; &amp;' data-ref="125mapEntry">mapEntry</dfn>) {</td></tr>
<tr><th id="698">698</th><td>      <b>return</b> (<a class="local col5 ref" href="#125mapEntry" title='mapEntry' data-ref="125mapEntry">mapEntry</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5emptyEv" title='std::__cxx11::list::empty' data-ref="_ZNKSt7__cxx114list5emptyEv">empty</a>()); });</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <i>// Recompute the size of the map (NumNodes).</i></td></tr>
<tr><th id="701">701</th><td>  <a class="local col8 ref" href="#118map" title='map' data-ref="118map">map</a>.<a class="ref" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap13reComputeSizeEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::reComputeSize' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap13reComputeSizeEv">reComputeSize</a>();</td></tr>
<tr><th id="702">702</th><td>}</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb" title='llvm::ScheduleDAGInstrs::buildSchedGraph' data-ref="_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb">buildSchedGraph</dfn>(<a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col6 decl" id="126AA" title='AA' data-type='AliasAnalysis *' data-ref="126AA">AA</dfn>,</td></tr>
<tr><th id="705">705</th><td>                                        <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> *<dfn class="local col7 decl" id="127RPTracker" title='RPTracker' data-type='llvm::RegPressureTracker *' data-ref="127RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="706">706</th><td>                                        <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiffs" title='llvm::PressureDiffs' data-ref="llvm::PressureDiffs">PressureDiffs</a> *<dfn class="local col8 decl" id="128PDiffs" title='PDiffs' data-type='llvm::PressureDiffs *' data-ref="128PDiffs">PDiffs</dfn>,</td></tr>
<tr><th id="707">707</th><td>                                        <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col9 decl" id="129LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="129LIS">LIS</dfn>,</td></tr>
<tr><th id="708">708</th><td>                                        <em>bool</em> <dfn class="local col0 decl" id="130TrackLaneMasks" title='TrackLaneMasks' data-type='bool' data-ref="130TrackLaneMasks">TrackLaneMasks</dfn>) {</td></tr>
<tr><th id="709">709</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="131ST" title='ST' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="131ST">ST</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="710">710</th><td>  <em>bool</em> <dfn class="local col2 decl" id="132UseAA" title='UseAA' data-type='bool' data-ref="132UseAA">UseAA</dfn> = <a class="tu ref" href="#EnableAASchedMI" title='EnableAASchedMI' data-use='m' data-ref="EnableAASchedMI">EnableAASchedMI</a>.<a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>() &gt; <var>0</var> ? <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableAASchedMI" title='EnableAASchedMI' data-use='m' data-ref="EnableAASchedMI">EnableAASchedMI</a></td></tr>
<tr><th id="711">711</th><td>                                                       : <a class="local col1 ref" href="#131ST" title='ST' data-ref="131ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo5useAAEv" title='llvm::TargetSubtargetInfo::useAA' data-ref="_ZNK4llvm19TargetSubtargetInfo5useAAEv">useAA</a>();</td></tr>
<tr><th id="712">712</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::AAForDep" title='llvm::ScheduleDAGInstrs::AAForDep' data-ref="llvm::ScheduleDAGInstrs::AAForDep">AAForDep</a> = <a class="local col2 ref" href="#132UseAA" title='UseAA' data-ref="132UseAA">UseAA</a> ? <a class="local col6 ref" href="#126AA" title='AA' data-ref="126AA">AA</a> : <b>nullptr</b>;</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a> = <b>nullptr</b>;</td></tr>
<tr><th id="715">715</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="133FPBarrierChain" title='FPBarrierChain' data-type='llvm::SUnit *' data-ref="133FPBarrierChain">FPBarrierChain</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>  <b>this</b>-&gt;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::TrackLaneMasks" title='llvm::ScheduleDAGInstrs::TrackLaneMasks' data-ref="llvm::ScheduleDAGInstrs::TrackLaneMasks">TrackLaneMasks</a> = <a class="local col0 ref" href="#130TrackLaneMasks" title='TrackLaneMasks' data-ref="130TrackLaneMasks">TrackLaneMasks</a>;</td></tr>
<tr><th id="718">718</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::MISUnitMap" title='llvm::ScheduleDAGInstrs::MISUnitMap' data-ref="llvm::ScheduleDAGInstrs::MISUnitMap">MISUnitMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="719">719</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a>::<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm11ScheduleDAG8clearDAGEv" title='llvm::ScheduleDAG::clearDAG' data-ref="_ZN4llvm11ScheduleDAG8clearDAGEv">clearDAG</a>();</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>  <i>// Create an SUnit for each real instruction.</i></td></tr>
<tr><th id="722">722</th><td>  <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs10initSUnitsEv" title='llvm::ScheduleDAGInstrs::initSUnits' data-ref="_ZN4llvm17ScheduleDAGInstrs10initSUnitsEv">initSUnits</a>();</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>  <b>if</b> (<a class="local col8 ref" href="#128PDiffs" title='PDiffs' data-ref="128PDiffs">PDiffs</a>)</td></tr>
<tr><th id="725">725</th><td>    <a class="local col8 ref" href="#128PDiffs" title='PDiffs' data-ref="128PDiffs">PDiffs</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm13PressureDiffs4initEj" title='llvm::PressureDiffs::init' data-ref="_ZN4llvm13PressureDiffs4initEj">init</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>  <i>// We build scheduling units by walking a block's instruction list</i></td></tr>
<tr><th id="728">728</th><td><i>  // from bottom to top.</i></td></tr>
<tr><th id="729">729</th><td><i></i></td></tr>
<tr><th id="730">730</th><td><i>  // Each MIs' memory operand(s) is analyzed to a list of underlying</i></td></tr>
<tr><th id="731">731</th><td><i>  // objects. The SU is then inserted in the SUList(s) mapped from the</i></td></tr>
<tr><th id="732">732</th><td><i>  // Value(s). Each Value thus gets mapped to lists of SUs depending</i></td></tr>
<tr><th id="733">733</th><td><i>  // on it, stores and loads kept separately. Two SUs are trivially</i></td></tr>
<tr><th id="734">734</th><td><i>  // non-aliasing if they both depend on only identified Values and do</i></td></tr>
<tr><th id="735">735</th><td><i>  // not share any common Value.</i></td></tr>
<tr><th id="736">736</th><td>  <a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> <a class="ref fake" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapC1Ej" title='llvm::ScheduleDAGInstrs::Value2SUsMap::Value2SUsMap' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapC1Ej"></a><dfn class="local col4 decl" id="134Stores" title='Stores' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="134Stores">Stores</dfn>, <dfn class="local col5 decl" id="135Loads" title='Loads' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="135Loads">Loads</dfn><a class="ref" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapC1Ej" title='llvm::ScheduleDAGInstrs::Value2SUsMap::Value2SUsMap' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapC1Ej">(</a><var>1</var> <i>/*TrueMemOrderLatency*/</i>);</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <i>// Certain memory accesses are known to not alias any SU in Stores</i></td></tr>
<tr><th id="739">739</th><td><i>  // or Loads, and have therefore their own 'NonAlias'</i></td></tr>
<tr><th id="740">740</th><td><i>  // domain. E.g. spill / reload instructions never alias LLVM I/R</i></td></tr>
<tr><th id="741">741</th><td><i>  // Values. It would be nice to assume that this type of memory</i></td></tr>
<tr><th id="742">742</th><td><i>  // accesses always have a proper memory operand modelling, and are</i></td></tr>
<tr><th id="743">743</th><td><i>  // therefore never unanalyzable, but this is conservatively not</i></td></tr>
<tr><th id="744">744</th><td><i>  // done.</i></td></tr>
<tr><th id="745">745</th><td>  <a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> <a class="ref fake" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapC1Ej" title='llvm::ScheduleDAGInstrs::Value2SUsMap::Value2SUsMap' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapC1Ej"></a><dfn class="local col6 decl" id="136NonAliasStores" title='NonAliasStores' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="136NonAliasStores">NonAliasStores</dfn>, <dfn class="local col7 decl" id="137NonAliasLoads" title='NonAliasLoads' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="137NonAliasLoads">NonAliasLoads</dfn><a class="ref" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapC1Ej" title='llvm::ScheduleDAGInstrs::Value2SUsMap::Value2SUsMap' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapC1Ej">(</a><var>1</var> <i>/*TrueMemOrderLatency*/</i>);</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>  <i>// Remove any stale debug info; sometimes BuildSchedGraph is called again</i></td></tr>
<tr><th id="748">748</th><td><i>  // without emitting the info from the previous call.</i></td></tr>
<tr><th id="749">749</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="750">750</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::FirstDbgValue" title='llvm::ScheduleDAGInstrs::FirstDbgValue' data-ref="llvm::ScheduleDAGInstrs::FirstDbgValue">FirstDbgValue</a> = <b>nullptr</b>;</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Defs.empty() &amp;&amp; Uses.empty() &amp;&amp; &quot;Only BuildGraph should update Defs/Uses&quot;) ? void (0) : __assert_fail (&quot;Defs.empty() &amp;&amp; Uses.empty() &amp;&amp; \&quot;Only BuildGraph should update Defs/Uses\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 753, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Defs" title='llvm::ScheduleDAGInstrs::Defs' data-ref="llvm::ScheduleDAGInstrs::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet5emptyEv" title='llvm::SparseMultiSet::empty' data-ref="_ZNK4llvm14SparseMultiSet5emptyEv">empty</a>() &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet5emptyEv" title='llvm::SparseMultiSet::empty' data-ref="_ZNK4llvm14SparseMultiSet5emptyEv">empty</a>() &amp;&amp;</td></tr>
<tr><th id="753">753</th><td>         <q>"Only BuildGraph should update Defs/Uses"</q>);</td></tr>
<tr><th id="754">754</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Defs" title='llvm::ScheduleDAGInstrs::Defs' data-ref="llvm::ScheduleDAGInstrs::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet11setUniverseEj" title='llvm::SparseMultiSet::setUniverse' data-ref="_ZN4llvm14SparseMultiSet11setUniverseEj">setUniverse</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="755">755</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet11setUniverseEj" title='llvm::SparseMultiSet::setUniverse' data-ref="_ZN4llvm14SparseMultiSet11setUniverseEj">setUniverse</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurrentVRegDefs.empty() &amp;&amp; &quot;nobody else should use CurrentVRegDefs&quot;) ? void (0) : __assert_fail (&quot;CurrentVRegDefs.empty() &amp;&amp; \&quot;nobody else should use CurrentVRegDefs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 757, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegDefs" title='llvm::ScheduleDAGInstrs::CurrentVRegDefs' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegDefs">CurrentVRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet5emptyEv" title='llvm::SparseMultiSet::empty' data-ref="_ZNK4llvm14SparseMultiSet5emptyEv">empty</a>() &amp;&amp; <q>"nobody else should use CurrentVRegDefs"</q>);</td></tr>
<tr><th id="758">758</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurrentVRegUses.empty() &amp;&amp; &quot;nobody else should use CurrentVRegUses&quot;) ? void (0) : __assert_fail (&quot;CurrentVRegUses.empty() &amp;&amp; \&quot;nobody else should use CurrentVRegUses\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 758, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegUses" title='llvm::ScheduleDAGInstrs::CurrentVRegUses' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegUses">CurrentVRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet5emptyEv" title='llvm::SparseMultiSet::empty' data-ref="_ZNK4llvm14SparseMultiSet5emptyEv">empty</a>() &amp;&amp; <q>"nobody else should use CurrentVRegUses"</q>);</td></tr>
<tr><th id="759">759</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="138NumVirtRegs" title='NumVirtRegs' data-type='unsigned int' data-ref="138NumVirtRegs">NumVirtRegs</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>();</td></tr>
<tr><th id="760">760</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegDefs" title='llvm::ScheduleDAGInstrs::CurrentVRegDefs' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegDefs">CurrentVRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet11setUniverseEj" title='llvm::SparseMultiSet::setUniverse' data-ref="_ZN4llvm14SparseMultiSet11setUniverseEj">setUniverse</a>(<a class="local col8 ref" href="#138NumVirtRegs" title='NumVirtRegs' data-ref="138NumVirtRegs">NumVirtRegs</a>);</td></tr>
<tr><th id="761">761</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegUses" title='llvm::ScheduleDAGInstrs::CurrentVRegUses' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegUses">CurrentVRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet11setUniverseEj" title='llvm::SparseMultiSet::setUniverse' data-ref="_ZN4llvm14SparseMultiSet11setUniverseEj">setUniverse</a>(<a class="local col8 ref" href="#138NumVirtRegs" title='NumVirtRegs' data-ref="138NumVirtRegs">NumVirtRegs</a>);</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <i>// Model data dependencies between instructions being scheduled and the</i></td></tr>
<tr><th id="764">764</th><td><i>  // ExitSU.</i></td></tr>
<tr><th id="765">765</th><td>  <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv" title='llvm::ScheduleDAGInstrs::addSchedBarrierDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv">addSchedBarrierDeps</a>();</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <i>// Walk the list of instructions, from bottom moving up.</i></td></tr>
<tr><th id="768">768</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="139DbgMI" title='DbgMI' data-type='llvm::MachineInstr *' data-ref="139DbgMI">DbgMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="769">769</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="140MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="140MII">MII</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>, <dfn class="local col1 decl" id="141MIE" title='MIE' data-type='MachineBasicBlock::iterator' data-ref="141MIE">MIE</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>;</td></tr>
<tr><th id="770">770</th><td>       <a class="local col0 ref" href="#140MII" title='MII' data-ref="140MII">MII</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#141MIE" title='MIE' data-ref="141MIE">MIE</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col0 ref" href="#140MII" title='MII' data-ref="140MII">MII</a>) {</td></tr>
<tr><th id="771">771</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="142MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="142MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#140MII" title='MII' data-ref="140MII">MII</a>);</td></tr>
<tr><th id="772">772</th><td>    <b>if</b> (<a class="local col9 ref" href="#139DbgMI" title='DbgMI' data-ref="139DbgMI">DbgMI</a>) {</td></tr>
<tr><th id="773">773</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#139DbgMI" title='DbgMI' data-ref="139DbgMI">DbgMI</a></span>, &amp;<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>));</td></tr>
<tr><th id="774">774</th><td>      <a class="local col9 ref" href="#139DbgMI" title='DbgMI' data-ref="139DbgMI">DbgMI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="775">775</th><td>    }</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>    <b>if</b> (<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="778">778</th><td>      <a class="local col9 ref" href="#139DbgMI" title='DbgMI' data-ref="139DbgMI">DbgMI</a> = &amp;<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>;</td></tr>
<tr><th id="779">779</th><td>      <b>continue</b>;</td></tr>
<tr><th id="780">780</th><td>    }</td></tr>
<tr><th id="781">781</th><td>    <b>if</b> (<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugLabelEv" title='llvm::MachineInstr::isDebugLabel' data-ref="_ZNK4llvm12MachineInstr12isDebugLabelEv">isDebugLabel</a>())</td></tr>
<tr><th id="782">782</th><td>      <b>continue</b>;</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="143SU" title='SU' data-type='llvm::SUnit *' data-ref="143SU">SU</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::MISUnitMap" title='llvm::ScheduleDAGInstrs::MISUnitMap' data-ref="llvm::ScheduleDAGInstrs::MISUnitMap">MISUnitMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>]</a>;</td></tr>
<tr><th id="785">785</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU &amp;&amp; &quot;No SUnit mapped to this MI&quot;) ? void (0) : __assert_fail (&quot;SU &amp;&amp; \&quot;No SUnit mapped to this MI\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 785, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a> &amp;&amp; <q>"No SUnit mapped to this MI"</q>);</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>    <b>if</b> (<a class="local col7 ref" href="#127RPTracker" title='RPTracker' data-ref="127RPTracker">RPTracker</a>) {</td></tr>
<tr><th id="788">788</th><td>      <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#165" title='llvm::RegisterOperands::RegisterOperands' data-ref="_ZN4llvm16RegisterOperandsC1Ev"></a><dfn class="local col4 decl" id="144RegOpers" title='RegOpers' data-type='llvm::RegisterOperands' data-ref="144RegOpers">RegOpers</dfn>;</td></tr>
<tr><th id="789">789</th><td>      <a class="local col4 ref" href="#144RegOpers" title='RegOpers' data-ref="144RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</a>(<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>, *<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <a class="local col0 ref" href="#130TrackLaneMasks" title='TrackLaneMasks' data-ref="130TrackLaneMasks">TrackLaneMasks</a>, <b>false</b>);</td></tr>
<tr><th id="790">790</th><td>      <b>if</b> (<a class="local col0 ref" href="#130TrackLaneMasks" title='TrackLaneMasks' data-ref="130TrackLaneMasks">TrackLaneMasks</a>) {</td></tr>
<tr><th id="791">791</th><td>        <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="145SlotIdx" title='SlotIdx' data-type='llvm::SlotIndex' data-ref="145SlotIdx">SlotIdx</dfn> = <a class="local col9 ref" href="#129LIS" title='LIS' data-ref="129LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>);</td></tr>
<tr><th id="792">792</th><td>        <a class="local col4 ref" href="#144RegOpers" title='RegOpers' data-ref="144RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE" title='llvm::RegisterOperands::adjustLaneLiveness' data-ref="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE">adjustLaneLiveness</a>(*<a class="local col9 ref" href="#129LIS" title='LIS' data-ref="129LIS">LIS</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#145SlotIdx" title='SlotIdx' data-ref="145SlotIdx">SlotIdx</a>);</td></tr>
<tr><th id="793">793</th><td>      }</td></tr>
<tr><th id="794">794</th><td>      <b>if</b> (<a class="local col8 ref" href="#128PDiffs" title='PDiffs' data-ref="128PDiffs">PDiffs</a> != <b>nullptr</b>)</td></tr>
<tr><th id="795">795</th><td>        <a class="local col8 ref" href="#128PDiffs" title='PDiffs' data-ref="128PDiffs">PDiffs</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm13PressureDiffs14addInstructionEjRKNS_16RegisterOperandsERKNS_19MachineRegisterInfoE" title='llvm::PressureDiffs::addInstruction' data-ref="_ZN4llvm13PressureDiffs14addInstructionEjRKNS_16RegisterOperandsERKNS_19MachineRegisterInfoE">addInstruction</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>, <a class="local col4 ref" href="#144RegOpers" title='RegOpers' data-ref="144RegOpers">RegOpers</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>);</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>      <b>if</b> (<a class="local col7 ref" href="#127RPTracker" title='RPTracker' data-ref="127RPTracker">RPTracker</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker6getPosEv" title='llvm::RegPressureTracker::getPos' data-ref="_ZNK4llvm18RegPressureTracker6getPosEv">getPos</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> || &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#127RPTracker" title='RPTracker' data-ref="127RPTracker">RPTracker</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker6getPosEv" title='llvm::RegPressureTracker::getPos' data-ref="_ZNK4llvm18RegPressureTracker6getPosEv">getPos</a>() != &amp;<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>)</td></tr>
<tr><th id="798">798</th><td>        <a class="local col7 ref" href="#127RPTracker" title='RPTracker' data-ref="127RPTracker">RPTracker</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv" title='llvm::RegPressureTracker::recedeSkipDebugValues' data-ref="_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv">recedeSkipDebugValues</a>();</td></tr>
<tr><th id="799">799</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;*RPTracker-&gt;getPos() == &amp;MI &amp;&amp; &quot;RPTracker in sync&quot;) ? void (0) : __assert_fail (&quot;&amp;*RPTracker-&gt;getPos() == &amp;MI &amp;&amp; \&quot;RPTracker in sync\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 799, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#127RPTracker" title='RPTracker' data-ref="127RPTracker">RPTracker</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker6getPosEv" title='llvm::RegPressureTracker::getPos' data-ref="_ZNK4llvm18RegPressureTracker6getPosEv">getPos</a>() == &amp;<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a> &amp;&amp; <q>"RPTracker in sync"</q>);</td></tr>
<tr><th id="800">800</th><td>      <a class="local col7 ref" href="#127RPTracker" title='RPTracker' data-ref="127RPTracker">RPTracker</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::recede' data-ref="_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE">recede</a>(<a class="local col4 ref" href="#144RegOpers" title='RegOpers' data-ref="144RegOpers">RegOpers</a>);</td></tr>
<tr><th id="801">801</th><td>    }</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((CanHandleTerminators || (!MI.isTerminator() &amp;&amp; !MI.isPosition())) &amp;&amp; &quot;Cannot schedule terminators or labels!&quot;) ? void (0) : __assert_fail (&quot;(CanHandleTerminators || (!MI.isTerminator() &amp;&amp; !MI.isPosition())) &amp;&amp; \&quot;Cannot schedule terminators or labels!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 805, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="804">804</th><td>        (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CanHandleTerminators" title='llvm::ScheduleDAGInstrs::CanHandleTerminators' data-ref="llvm::ScheduleDAGInstrs::CanHandleTerminators">CanHandleTerminators</a> || (!<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() &amp;&amp; !<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())) &amp;&amp;</td></tr>
<tr><th id="805">805</th><td>        <q>"Cannot schedule terminators or labels!"</q>);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>    <i>// Add register-based dependencies (data, anti, and output).</i></td></tr>
<tr><th id="808">808</th><td><i>    // For some instructions (calls, returns, inline-asm, etc.) there can</i></td></tr>
<tr><th id="809">809</th><td><i>    // be explicit uses and implicit defs, in which case the use will appear</i></td></tr>
<tr><th id="810">810</th><td><i>    // on the operand list before the def. Do two passes over the operand</i></td></tr>
<tr><th id="811">811</th><td><i>    // list to make sure that defs are processed before any uses.</i></td></tr>
<tr><th id="812">812</th><td>    <em>bool</em> <dfn class="local col6 decl" id="146HasVRegDef" title='HasVRegDef' data-type='bool' data-ref="146HasVRegDef">HasVRegDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="813">813</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="147j" title='j' data-type='unsigned int' data-ref="147j">j</dfn> = <var>0</var>, <dfn class="local col8 decl" id="148n" title='n' data-type='unsigned int' data-ref="148n">n</dfn> = <a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#147j" title='j' data-ref="147j">j</a> != <a class="local col8 ref" href="#148n" title='n' data-ref="148n">n</a>; ++<a class="local col7 ref" href="#147j" title='j' data-ref="147j">j</a>) {</td></tr>
<tr><th id="814">814</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="149MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="149MO">MO</dfn> = <a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#147j" title='j' data-ref="147j">j</a>);</td></tr>
<tr><th id="815">815</th><td>      <b>if</b> (!<a class="local col9 ref" href="#149MO" title='MO' data-ref="149MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col9 ref" href="#149MO" title='MO' data-ref="149MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="816">816</th><td>        <b>continue</b>;</td></tr>
<tr><th id="817">817</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="150Reg" title='Reg' data-type='unsigned int' data-ref="150Reg">Reg</dfn> = <a class="local col9 ref" href="#149MO" title='MO' data-ref="149MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="818">818</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col0 ref" href="#150Reg" title='Reg' data-ref="150Reg">Reg</a>)) {</td></tr>
<tr><th id="819">819</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addPhysRegDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj">addPhysRegDeps</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <a class="local col7 ref" href="#147j" title='j' data-ref="147j">j</a>);</td></tr>
<tr><th id="820">820</th><td>      } <b>else</b> <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#150Reg" title='Reg' data-ref="150Reg">Reg</a>)) {</td></tr>
<tr><th id="821">821</th><td>        <a class="local col6 ref" href="#146HasVRegDef" title='HasVRegDef' data-ref="146HasVRegDef">HasVRegDef</a> = <b>true</b>;</td></tr>
<tr><th id="822">822</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addVRegDefDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj">addVRegDefDeps</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <a class="local col7 ref" href="#147j" title='j' data-ref="147j">j</a>);</td></tr>
<tr><th id="823">823</th><td>      }</td></tr>
<tr><th id="824">824</th><td>    }</td></tr>
<tr><th id="825">825</th><td>    <i>// Now process all uses.</i></td></tr>
<tr><th id="826">826</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="151j" title='j' data-type='unsigned int' data-ref="151j">j</dfn> = <var>0</var>, <dfn class="local col2 decl" id="152n" title='n' data-type='unsigned int' data-ref="152n">n</dfn> = <a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#151j" title='j' data-ref="151j">j</a> != <a class="local col2 ref" href="#152n" title='n' data-ref="152n">n</a>; ++<a class="local col1 ref" href="#151j" title='j' data-ref="151j">j</a>) {</td></tr>
<tr><th id="827">827</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="153MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="153MO">MO</dfn> = <a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#151j" title='j' data-ref="151j">j</a>);</td></tr>
<tr><th id="828">828</th><td>      <i>// Only look at use operands.</i></td></tr>
<tr><th id="829">829</th><td><i>      // We do not need to check for MO.readsReg() here because subsequent</i></td></tr>
<tr><th id="830">830</th><td><i>      // subregister defs will get output dependence edges and need no</i></td></tr>
<tr><th id="831">831</th><td><i>      // additional use dependencies.</i></td></tr>
<tr><th id="832">832</th><td>      <b>if</b> (!<a class="local col3 ref" href="#153MO" title='MO' data-ref="153MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#153MO" title='MO' data-ref="153MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="833">833</th><td>        <b>continue</b>;</td></tr>
<tr><th id="834">834</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="154Reg" title='Reg' data-type='unsigned int' data-ref="154Reg">Reg</dfn> = <a class="local col3 ref" href="#153MO" title='MO' data-ref="153MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="835">835</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>)) {</td></tr>
<tr><th id="836">836</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addPhysRegDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj">addPhysRegDeps</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <a class="local col1 ref" href="#151j" title='j' data-ref="151j">j</a>);</td></tr>
<tr><th id="837">837</th><td>      } <b>else</b> <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>) &amp;&amp; <a class="local col3 ref" href="#153MO" title='MO' data-ref="153MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>()) {</td></tr>
<tr><th id="838">838</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj" title='llvm::ScheduleDAGInstrs::addVRegUseDeps' data-ref="_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj">addVRegUseDeps</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <a class="local col1 ref" href="#151j" title='j' data-ref="151j">j</a>);</td></tr>
<tr><th id="839">839</th><td>      }</td></tr>
<tr><th id="840">840</th><td>    }</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>    <i>// If we haven't seen any uses in this scheduling region, create a</i></td></tr>
<tr><th id="843">843</th><td><i>    // dependence edge to ExitSU to model the live-out latency. This is required</i></td></tr>
<tr><th id="844">844</th><td><i>    // for vreg defs with no in-region use, and prefetches with no vreg def.</i></td></tr>
<tr><th id="845">845</th><td><i>    //</i></td></tr>
<tr><th id="846">846</th><td><i>    // FIXME: NumDataSuccs would be more precise than NumSuccs here. This</i></td></tr>
<tr><th id="847">847</th><td><i>    // check currently relies on being called before adding chain deps.</i></td></tr>
<tr><th id="848">848</th><td>    <b>if</b> (<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccs" title='llvm::SUnit::NumSuccs' data-ref="llvm::SUnit::NumSuccs">NumSuccs</a> == <var>0</var> &amp;&amp; <a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> &gt; <var>1</var> &amp;&amp; (<a class="local col6 ref" href="#146HasVRegDef" title='HasVRegDef' data-ref="146HasVRegDef">HasVRegDef</a> || <a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())) {</td></tr>
<tr><th id="849">849</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col5 decl" id="155Dep" title='Dep' data-type='llvm::SDep' data-ref="155Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>);</td></tr>
<tr><th id="850">850</th><td>      <a class="local col5 ref" href="#155Dep" title='Dep' data-ref="155Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> - <var>1</var>);</td></tr>
<tr><th id="851">851</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col5 ref" href="#155Dep" title='Dep' data-ref="155Dep">Dep</a>);</td></tr>
<tr><th id="852">852</th><td>    }</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>    <i>// Add memory dependencies (Note: isStoreToStackSlot and</i></td></tr>
<tr><th id="855">855</th><td><i>    // isLoadFromStackSLot are not usable after stack slots are lowered to</i></td></tr>
<tr><th id="856">856</th><td><i>    // actual addresses).</i></td></tr>
<tr><th id="857">857</th><td><i></i></td></tr>
<tr><th id="858">858</th><td><i>    // This is a barrier event that acts as a pivotal node in the DAG.</i></td></tr>
<tr><th id="859">859</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL20isGlobalMemoryObjectPN4llvm9AAResultsEPNS_12MachineInstrE" title='isGlobalMemoryObject' data-use='c' data-ref="_ZL20isGlobalMemoryObjectPN4llvm9AAResultsEPNS_12MachineInstrE">isGlobalMemoryObject</a>(<a class="local col6 ref" href="#126AA" title='AA' data-ref="126AA">AA</a>, &amp;<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>)) {</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>      <i>// Become the barrier chain.</i></td></tr>
<tr><th id="862">862</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>)</td></tr>
<tr><th id="863">863</th><td>        <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit14addPredBarrierEPS0_" title='llvm::SUnit::addPredBarrier' data-ref="_ZN4llvm5SUnit14addPredBarrierEPS0_">addPredBarrier</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>);</td></tr>
<tr><th id="864">864</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a> = <a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>;</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Global memory object and new barrier chain: SU(&quot; &lt;&lt; BarrierChain-&gt;NodeNum &lt;&lt; &quot;).\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Global memory object and new barrier chain: SU("</q></td></tr>
<tr><th id="867">867</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>").\n"</q>;);</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>      <i>// Add dependencies against everything below it and clear maps.</i></td></tr>
<tr><th id="870">870</th><td>      <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs15addBarrierChainERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addBarrierChain' data-ref="_ZN4llvm17ScheduleDAGInstrs15addBarrierChainERNS0_12Value2SUsMapE">addBarrierChain</a>(<span class='refarg'><a class="local col4 ref" href="#134Stores" title='Stores' data-ref="134Stores">Stores</a></span>);</td></tr>
<tr><th id="871">871</th><td>      <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs15addBarrierChainERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addBarrierChain' data-ref="_ZN4llvm17ScheduleDAGInstrs15addBarrierChainERNS0_12Value2SUsMapE">addBarrierChain</a>(<span class='refarg'><a class="local col5 ref" href="#135Loads" title='Loads' data-ref="135Loads">Loads</a></span>);</td></tr>
<tr><th id="872">872</th><td>      <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs15addBarrierChainERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addBarrierChain' data-ref="_ZN4llvm17ScheduleDAGInstrs15addBarrierChainERNS0_12Value2SUsMapE">addBarrierChain</a>(<span class='refarg'><a class="local col6 ref" href="#136NonAliasStores" title='NonAliasStores' data-ref="136NonAliasStores">NonAliasStores</a></span>);</td></tr>
<tr><th id="873">873</th><td>      <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs15addBarrierChainERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addBarrierChain' data-ref="_ZN4llvm17ScheduleDAGInstrs15addBarrierChainERNS0_12Value2SUsMapE">addBarrierChain</a>(<span class='refarg'><a class="local col7 ref" href="#137NonAliasLoads" title='NonAliasLoads' data-ref="137NonAliasLoads">NonAliasLoads</a></span>);</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>      <i>// Add dependency against previous FP barrier and reset FP barrier.</i></td></tr>
<tr><th id="876">876</th><td>      <b>if</b> (<a class="local col3 ref" href="#133FPBarrierChain" title='FPBarrierChain' data-ref="133FPBarrierChain">FPBarrierChain</a>)</td></tr>
<tr><th id="877">877</th><td>        <a class="local col3 ref" href="#133FPBarrierChain" title='FPBarrierChain' data-ref="133FPBarrierChain">FPBarrierChain</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit14addPredBarrierEPS0_" title='llvm::SUnit::addPredBarrier' data-ref="_ZN4llvm5SUnit14addPredBarrierEPS0_">addPredBarrier</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>);</td></tr>
<tr><th id="878">878</th><td>      <a class="local col3 ref" href="#133FPBarrierChain" title='FPBarrierChain' data-ref="133FPBarrierChain">FPBarrierChain</a> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>;</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>      <b>continue</b>;</td></tr>
<tr><th id="881">881</th><td>    }</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>    <i>// Instructions that may raise FP exceptions depend on each other.</i></td></tr>
<tr><th id="884">884</th><td>    <b>if</b> (<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv" title='llvm::MachineInstr::mayRaiseFPException' data-ref="_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv">mayRaiseFPException</a>()) {</td></tr>
<tr><th id="885">885</th><td>      <b>if</b> (<a class="local col3 ref" href="#133FPBarrierChain" title='FPBarrierChain' data-ref="133FPBarrierChain">FPBarrierChain</a>)</td></tr>
<tr><th id="886">886</th><td>        <a class="local col3 ref" href="#133FPBarrierChain" title='FPBarrierChain' data-ref="133FPBarrierChain">FPBarrierChain</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit14addPredBarrierEPS0_" title='llvm::SUnit::addPredBarrier' data-ref="_ZN4llvm5SUnit14addPredBarrierEPS0_">addPredBarrier</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>);</td></tr>
<tr><th id="887">887</th><td>      <a class="local col3 ref" href="#133FPBarrierChain" title='FPBarrierChain' data-ref="133FPBarrierChain">FPBarrierChain</a> = <a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>;</td></tr>
<tr><th id="888">888</th><td>    }</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td>    <i>// If it's not a store or a variant load, we're done.</i></td></tr>
<tr><th id="891">891</th><td>    <b>if</b> (!<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp;</td></tr>
<tr><th id="892">892</th><td>        !(<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE" title='llvm::MachineInstr::isDereferenceableInvariantLoad' data-ref="_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE">isDereferenceableInvariantLoad</a>(<a class="local col6 ref" href="#126AA" title='AA' data-ref="126AA">AA</a>)))</td></tr>
<tr><th id="893">893</th><td>      <b>continue</b>;</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>    <i>// Always add dependecy edge to BarrierChain if present.</i></td></tr>
<tr><th id="896">896</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>)</td></tr>
<tr><th id="897">897</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit14addPredBarrierEPS0_" title='llvm::SUnit::addPredBarrier' data-ref="_ZN4llvm5SUnit14addPredBarrierEPS0_">addPredBarrier</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>);</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>    <i>// Find the underlying objects for MI. The Objs vector is either</i></td></tr>
<tr><th id="900">900</th><td><i>    // empty, or filled with the Values of memory locations which this</i></td></tr>
<tr><th id="901">901</th><td><i>    // SU depends on.</i></td></tr>
<tr><th id="902">902</th><td>    <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::UnderlyingObjectsVector" title='llvm::UnderlyingObjectsVector' data-type='SmallVector&lt;llvm::UnderlyingObject, 4&gt;' data-ref="llvm::UnderlyingObjectsVector">UnderlyingObjectsVector</a> <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="156Objs" title='Objs' data-type='UnderlyingObjectsVector' data-ref="156Objs">Objs</dfn>;</td></tr>
<tr><th id="903">903</th><td>    <em>bool</em> <dfn class="local col7 decl" id="157ObjsFound" title='ObjsFound' data-type='bool' data-ref="157ObjsFound">ObjsFound</dfn> = <a class="tu ref" href="#_ZL28getUnderlyingObjectsForInstrPKN4llvm12MachineInstrERKNS_16MachineFrameInfoERNS_11SmallVectorINS_16UnderlyingObjectELj4EEERKNS_10DataLayoutE" title='getUnderlyingObjectsForInstr' data-use='c' data-ref="_ZL28getUnderlyingObjectsForInstrPKN4llvm12MachineInstrERKNS_16MachineFrameInfoERNS_11SmallVectorINS_16UnderlyingObjectELj4EEERKNS_10DataLayoutE">getUnderlyingObjectsForInstr</a>(&amp;<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::MFI" title='llvm::ScheduleDAGInstrs::MFI' data-ref="llvm::ScheduleDAGInstrs::MFI">MFI</a>, <span class='refarg'><a class="local col6 ref" href="#156Objs" title='Objs' data-ref="156Objs">Objs</a></span>,</td></tr>
<tr><th id="904">904</th><td>                                                  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>());</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td>    <b>if</b> (<a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="907">907</th><td>      <b>if</b> (!<a class="local col7 ref" href="#157ObjsFound" title='ObjsFound' data-ref="157ObjsFound">ObjsFound</a>) {</td></tr>
<tr><th id="908">908</th><td>        <i>// An unknown store depends on all stores and loads.</i></td></tr>
<tr><th id="909">909</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE">addChainDependencies</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <span class='refarg'><a class="local col4 ref" href="#134Stores" title='Stores' data-ref="134Stores">Stores</a></span>);</td></tr>
<tr><th id="910">910</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE">addChainDependencies</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <span class='refarg'><a class="local col6 ref" href="#136NonAliasStores" title='NonAliasStores' data-ref="136NonAliasStores">NonAliasStores</a></span>);</td></tr>
<tr><th id="911">911</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE">addChainDependencies</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <span class='refarg'><a class="local col5 ref" href="#135Loads" title='Loads' data-ref="135Loads">Loads</a></span>);</td></tr>
<tr><th id="912">912</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE">addChainDependencies</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <span class='refarg'><a class="local col7 ref" href="#137NonAliasLoads" title='NonAliasLoads' data-ref="137NonAliasLoads">NonAliasLoads</a></span>);</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>        <i>// Map this store to 'UnknownValue'.</i></td></tr>
<tr><th id="915">915</th><td>        <a class="local col4 ref" href="#134Stores" title='Stores' data-ref="134Stores">Stores</a>.<a class="ref" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap6insertEPNS_5SUnitENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::Value2SUsMap::insert' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap6insertEPNS_5SUnitENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">insert</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#181" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ES3_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::UnknownValue" title='llvm::ScheduleDAGInstrs::UnknownValue' data-ref="llvm::ScheduleDAGInstrs::UnknownValue">UnknownValue</a>);</td></tr>
<tr><th id="916">916</th><td>      } <b>else</b> {</td></tr>
<tr><th id="917">917</th><td>        <i>// Add precise dependencies against all previously seen memory</i></td></tr>
<tr><th id="918">918</th><td><i>        // accesses mapped to the same Value(s).</i></td></tr>
<tr><th id="919">919</th><td>        <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::UnderlyingObject" title='llvm::UnderlyingObject' data-ref="llvm::UnderlyingObject">UnderlyingObject</a> &amp;<dfn class="local col8 decl" id="158UnderlObj" title='UnderlObj' data-type='const llvm::UnderlyingObject &amp;' data-ref="158UnderlObj">UnderlObj</dfn> : <a class="local col6 ref" href="#156Objs" title='Objs' data-ref="156Objs">Objs</a>) {</td></tr>
<tr><th id="920">920</th><td>          <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a> <dfn class="local col9 decl" id="159V" title='V' data-type='ValueType' data-ref="159V">V</dfn> = <a class="local col8 ref" href="#158UnderlObj" title='UnderlObj' data-ref="158UnderlObj">UnderlObj</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm16UnderlyingObject8getValueEv" title='llvm::UnderlyingObject::getValue' data-ref="_ZNK4llvm16UnderlyingObject8getValueEv">getValue</a>();</td></tr>
<tr><th id="921">921</th><td>          <em>bool</em> <dfn class="local col0 decl" id="160ThisMayAlias" title='ThisMayAlias' data-type='bool' data-ref="160ThisMayAlias">ThisMayAlias</dfn> = <a class="local col8 ref" href="#158UnderlObj" title='UnderlObj' data-ref="158UnderlObj">UnderlObj</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm16UnderlyingObject8mayAliasEv" title='llvm::UnderlyingObject::mayAlias' data-ref="_ZNK4llvm16UnderlyingObject8mayAliasEv">mayAlias</a>();</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>          <i>// Add dependencies to previous stores and loads mapped to V.</i></td></tr>
<tr><th id="924">924</th><td>          <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">addChainDependencies</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <span class='refarg'>(<a class="local col0 ref" href="#160ThisMayAlias" title='ThisMayAlias' data-ref="160ThisMayAlias">ThisMayAlias</a> ? <a class="local col4 ref" href="#134Stores" title='Stores' data-ref="134Stores">Stores</a> : <a class="local col6 ref" href="#136NonAliasStores" title='NonAliasStores' data-ref="136NonAliasStores">NonAliasStores</a>)</span>, <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ERKS7_"></a><a class="local col9 ref" href="#159V" title='V' data-ref="159V">V</a>);</td></tr>
<tr><th id="925">925</th><td>          <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">addChainDependencies</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <span class='refarg'>(<a class="local col0 ref" href="#160ThisMayAlias" title='ThisMayAlias' data-ref="160ThisMayAlias">ThisMayAlias</a> ? <a class="local col5 ref" href="#135Loads" title='Loads' data-ref="135Loads">Loads</a> : <a class="local col7 ref" href="#137NonAliasLoads" title='NonAliasLoads' data-ref="137NonAliasLoads">NonAliasLoads</a>)</span>, <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ERKS7_"></a><a class="local col9 ref" href="#159V" title='V' data-ref="159V">V</a>);</td></tr>
<tr><th id="926">926</th><td>        }</td></tr>
<tr><th id="927">927</th><td>        <i>// Update the store map after all chains have been added to avoid adding</i></td></tr>
<tr><th id="928">928</th><td><i>        // self-loop edge if multiple underlying objects are present.</i></td></tr>
<tr><th id="929">929</th><td>        <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::UnderlyingObject" title='llvm::UnderlyingObject' data-ref="llvm::UnderlyingObject">UnderlyingObject</a> &amp;<dfn class="local col1 decl" id="161UnderlObj" title='UnderlObj' data-type='const llvm::UnderlyingObject &amp;' data-ref="161UnderlObj">UnderlObj</dfn> : <a class="local col6 ref" href="#156Objs" title='Objs' data-ref="156Objs">Objs</a>) {</td></tr>
<tr><th id="930">930</th><td>          <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a> <dfn class="local col2 decl" id="162V" title='V' data-type='ValueType' data-ref="162V">V</dfn> = <a class="local col1 ref" href="#161UnderlObj" title='UnderlObj' data-ref="161UnderlObj">UnderlObj</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm16UnderlyingObject8getValueEv" title='llvm::UnderlyingObject::getValue' data-ref="_ZNK4llvm16UnderlyingObject8getValueEv">getValue</a>();</td></tr>
<tr><th id="931">931</th><td>          <em>bool</em> <dfn class="local col3 decl" id="163ThisMayAlias" title='ThisMayAlias' data-type='bool' data-ref="163ThisMayAlias">ThisMayAlias</dfn> = <a class="local col1 ref" href="#161UnderlObj" title='UnderlObj' data-ref="161UnderlObj">UnderlObj</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm16UnderlyingObject8mayAliasEv" title='llvm::UnderlyingObject::mayAlias' data-ref="_ZNK4llvm16UnderlyingObject8mayAliasEv">mayAlias</a>();</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>          <i>// Map this store to V.</i></td></tr>
<tr><th id="934">934</th><td>          (<a class="local col3 ref" href="#163ThisMayAlias" title='ThisMayAlias' data-ref="163ThisMayAlias">ThisMayAlias</a> ? <a class="local col4 ref" href="#134Stores" title='Stores' data-ref="134Stores">Stores</a> : <a class="local col6 ref" href="#136NonAliasStores" title='NonAliasStores' data-ref="136NonAliasStores">NonAliasStores</a>).<a class="ref" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap6insertEPNS_5SUnitENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::Value2SUsMap::insert' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap6insertEPNS_5SUnitENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">insert</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ERKS7_"></a><a class="local col2 ref" href="#162V" title='V' data-ref="162V">V</a>);</td></tr>
<tr><th id="935">935</th><td>        }</td></tr>
<tr><th id="936">936</th><td>        <i>// The store may have dependencies to unanalyzable loads and</i></td></tr>
<tr><th id="937">937</th><td><i>        // stores.</i></td></tr>
<tr><th id="938">938</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">addChainDependencies</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <span class='refarg'><a class="local col5 ref" href="#135Loads" title='Loads' data-ref="135Loads">Loads</a></span>, <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#181" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ES3_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::UnknownValue" title='llvm::ScheduleDAGInstrs::UnknownValue' data-ref="llvm::ScheduleDAGInstrs::UnknownValue">UnknownValue</a>);</td></tr>
<tr><th id="939">939</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">addChainDependencies</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <span class='refarg'><a class="local col4 ref" href="#134Stores" title='Stores' data-ref="134Stores">Stores</a></span>, <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#181" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ES3_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::UnknownValue" title='llvm::ScheduleDAGInstrs::UnknownValue' data-ref="llvm::ScheduleDAGInstrs::UnknownValue">UnknownValue</a>);</td></tr>
<tr><th id="940">940</th><td>      }</td></tr>
<tr><th id="941">941</th><td>    } <b>else</b> { <i>// SU is a load.</i></td></tr>
<tr><th id="942">942</th><td>      <b>if</b> (!<a class="local col7 ref" href="#157ObjsFound" title='ObjsFound' data-ref="157ObjsFound">ObjsFound</a>) {</td></tr>
<tr><th id="943">943</th><td>        <i>// An unknown load depends on all stores.</i></td></tr>
<tr><th id="944">944</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE">addChainDependencies</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <span class='refarg'><a class="local col4 ref" href="#134Stores" title='Stores' data-ref="134Stores">Stores</a></span>);</td></tr>
<tr><th id="945">945</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapE">addChainDependencies</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <span class='refarg'><a class="local col6 ref" href="#136NonAliasStores" title='NonAliasStores' data-ref="136NonAliasStores">NonAliasStores</a></span>);</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>        <a class="local col5 ref" href="#135Loads" title='Loads' data-ref="135Loads">Loads</a>.<a class="ref" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap6insertEPNS_5SUnitENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::Value2SUsMap::insert' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap6insertEPNS_5SUnitENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">insert</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#181" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ES3_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::UnknownValue" title='llvm::ScheduleDAGInstrs::UnknownValue' data-ref="llvm::ScheduleDAGInstrs::UnknownValue">UnknownValue</a>);</td></tr>
<tr><th id="948">948</th><td>      } <b>else</b> {</td></tr>
<tr><th id="949">949</th><td>        <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::UnderlyingObject" title='llvm::UnderlyingObject' data-ref="llvm::UnderlyingObject">UnderlyingObject</a> &amp;<dfn class="local col4 decl" id="164UnderlObj" title='UnderlObj' data-type='const llvm::UnderlyingObject &amp;' data-ref="164UnderlObj">UnderlObj</dfn> : <a class="local col6 ref" href="#156Objs" title='Objs' data-ref="156Objs">Objs</a>) {</td></tr>
<tr><th id="950">950</th><td>          <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ValueType" title='llvm::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="llvm::ValueType">ValueType</a> <dfn class="local col5 decl" id="165V" title='V' data-type='ValueType' data-ref="165V">V</dfn> = <a class="local col4 ref" href="#164UnderlObj" title='UnderlObj' data-ref="164UnderlObj">UnderlObj</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm16UnderlyingObject8getValueEv" title='llvm::UnderlyingObject::getValue' data-ref="_ZNK4llvm16UnderlyingObject8getValueEv">getValue</a>();</td></tr>
<tr><th id="951">951</th><td>          <em>bool</em> <dfn class="local col6 decl" id="166ThisMayAlias" title='ThisMayAlias' data-type='bool' data-ref="166ThisMayAlias">ThisMayAlias</dfn> = <a class="local col4 ref" href="#164UnderlObj" title='UnderlObj' data-ref="164UnderlObj">UnderlObj</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm16UnderlyingObject8mayAliasEv" title='llvm::UnderlyingObject::mayAlias' data-ref="_ZNK4llvm16UnderlyingObject8mayAliasEv">mayAlias</a>();</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>          <i>// Add precise dependencies against all previously seen stores</i></td></tr>
<tr><th id="954">954</th><td><i>          // mapping to the same Value(s).</i></td></tr>
<tr><th id="955">955</th><td>          <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">addChainDependencies</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <span class='refarg'>(<a class="local col6 ref" href="#166ThisMayAlias" title='ThisMayAlias' data-ref="166ThisMayAlias">ThisMayAlias</a> ? <a class="local col4 ref" href="#134Stores" title='Stores' data-ref="134Stores">Stores</a> : <a class="local col6 ref" href="#136NonAliasStores" title='NonAliasStores' data-ref="136NonAliasStores">NonAliasStores</a>)</span>, <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ERKS7_"></a><a class="local col5 ref" href="#165V" title='V' data-ref="165V">V</a>);</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>          <i>// Map this load to V.</i></td></tr>
<tr><th id="958">958</th><td>          (<a class="local col6 ref" href="#166ThisMayAlias" title='ThisMayAlias' data-ref="166ThisMayAlias">ThisMayAlias</a> ? <a class="local col5 ref" href="#135Loads" title='Loads' data-ref="135Loads">Loads</a> : <a class="local col7 ref" href="#137NonAliasLoads" title='NonAliasLoads' data-ref="137NonAliasLoads">NonAliasLoads</a>).<a class="ref" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap6insertEPNS_5SUnitENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::Value2SUsMap::insert' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap6insertEPNS_5SUnitENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">insert</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ERKS7_"></a><a class="local col5 ref" href="#165V" title='V' data-ref="165V">V</a>);</td></tr>
<tr><th id="959">959</th><td>        }</td></tr>
<tr><th id="960">960</th><td>        <i>// The load may have dependencies to unanalyzable stores.</i></td></tr>
<tr><th id="961">961</th><td>        <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE" title='llvm::ScheduleDAGInstrs::addChainDependencies' data-ref="_ZN4llvm17ScheduleDAGInstrs20addChainDependenciesEPNS_5SUnitERNS0_12Value2SUsMapENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE">addChainDependencies</a>(<a class="local col3 ref" href="#143SU" title='SU' data-ref="143SU">SU</a>, <span class='refarg'><a class="local col4 ref" href="#134Stores" title='Stores' data-ref="134Stores">Stores</a></span>, <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#181" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ES3_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::UnknownValue" title='llvm::ScheduleDAGInstrs::UnknownValue' data-ref="llvm::ScheduleDAGInstrs::UnknownValue">UnknownValue</a>);</td></tr>
<tr><th id="962">962</th><td>      }</td></tr>
<tr><th id="963">963</th><td>    }</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>    <i>// Reduce maps if they grow huge.</i></td></tr>
<tr><th id="966">966</th><td>    <b>if</b> (<a class="local col4 ref" href="#134Stores" title='Stores' data-ref="134Stores">Stores</a>.<a class="ref" href="#_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::size' data-ref="_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv">size</a>() + <a class="local col5 ref" href="#135Loads" title='Loads' data-ref="135Loads">Loads</a>.<a class="ref" href="#_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::size' data-ref="_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv">size</a>() &gt;= <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HugeRegion" title='HugeRegion' data-use='m' data-ref="HugeRegion">HugeRegion</a>) {</td></tr>
<tr><th id="967">967</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Reducing Stores and Loads maps.\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Reducing Stores and Loads maps.\n"</q>;);</td></tr>
<tr><th id="968">968</th><td>      <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs21reduceHugeMemNodeMapsERNS0_12Value2SUsMapES2_j" title='llvm::ScheduleDAGInstrs::reduceHugeMemNodeMaps' data-ref="_ZN4llvm17ScheduleDAGInstrs21reduceHugeMemNodeMapsERNS0_12Value2SUsMapES2_j">reduceHugeMemNodeMaps</a>(<span class='refarg'><a class="local col4 ref" href="#134Stores" title='Stores' data-ref="134Stores">Stores</a></span>, <span class='refarg'><a class="local col5 ref" href="#135Loads" title='Loads' data-ref="135Loads">Loads</a></span>, <a class="tu ref" href="#_ZL16getReductionSizev" title='getReductionSize' data-use='c' data-ref="_ZL16getReductionSizev">getReductionSize</a>());</td></tr>
<tr><th id="969">969</th><td>    }</td></tr>
<tr><th id="970">970</th><td>    <b>if</b> (<a class="local col6 ref" href="#136NonAliasStores" title='NonAliasStores' data-ref="136NonAliasStores">NonAliasStores</a>.<a class="ref" href="#_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::size' data-ref="_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv">size</a>() + <a class="local col7 ref" href="#137NonAliasLoads" title='NonAliasLoads' data-ref="137NonAliasLoads">NonAliasLoads</a>.<a class="ref" href="#_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::size' data-ref="_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv">size</a>() &gt;= <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HugeRegion" title='HugeRegion' data-use='m' data-ref="HugeRegion">HugeRegion</a>) {</td></tr>
<tr><th id="971">971</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Reducing NonAliasStores and NonAliasLoads maps.\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="972">972</th><td>          <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Reducing NonAliasStores and NonAliasLoads maps.\n"</q>;);</td></tr>
<tr><th id="973">973</th><td>      <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs21reduceHugeMemNodeMapsERNS0_12Value2SUsMapES2_j" title='llvm::ScheduleDAGInstrs::reduceHugeMemNodeMaps' data-ref="_ZN4llvm17ScheduleDAGInstrs21reduceHugeMemNodeMapsERNS0_12Value2SUsMapES2_j">reduceHugeMemNodeMaps</a>(<span class='refarg'><a class="local col6 ref" href="#136NonAliasStores" title='NonAliasStores' data-ref="136NonAliasStores">NonAliasStores</a></span>, <span class='refarg'><a class="local col7 ref" href="#137NonAliasLoads" title='NonAliasLoads' data-ref="137NonAliasLoads">NonAliasLoads</a></span>, <a class="tu ref" href="#_ZL16getReductionSizev" title='getReductionSize' data-use='c' data-ref="_ZL16getReductionSizev">getReductionSize</a>());</td></tr>
<tr><th id="974">974</th><td>    }</td></tr>
<tr><th id="975">975</th><td>  }</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>  <b>if</b> (<a class="local col9 ref" href="#139DbgMI" title='DbgMI' data-ref="139DbgMI">DbgMI</a>)</td></tr>
<tr><th id="978">978</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::FirstDbgValue" title='llvm::ScheduleDAGInstrs::FirstDbgValue' data-ref="llvm::ScheduleDAGInstrs::FirstDbgValue">FirstDbgValue</a> = <a class="local col9 ref" href="#139DbgMI" title='DbgMI' data-ref="139DbgMI">DbgMI</a>;</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Defs" title='llvm::ScheduleDAGInstrs::Defs' data-ref="llvm::ScheduleDAGInstrs::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet5clearEv" title='llvm::SparseMultiSet::clear' data-ref="_ZN4llvm14SparseMultiSet5clearEv">clear</a>();</td></tr>
<tr><th id="981">981</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Uses" title='llvm::ScheduleDAGInstrs::Uses' data-ref="llvm::ScheduleDAGInstrs::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet5clearEv" title='llvm::SparseMultiSet::clear' data-ref="_ZN4llvm14SparseMultiSet5clearEv">clear</a>();</td></tr>
<tr><th id="982">982</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegDefs" title='llvm::ScheduleDAGInstrs::CurrentVRegDefs' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegDefs">CurrentVRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet5clearEv" title='llvm::SparseMultiSet::clear' data-ref="_ZN4llvm14SparseMultiSet5clearEv">clear</a>();</td></tr>
<tr><th id="983">983</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::CurrentVRegUses" title='llvm::ScheduleDAGInstrs::CurrentVRegUses' data-ref="llvm::ScheduleDAGInstrs::CurrentVRegUses">CurrentVRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet5clearEv" title='llvm::SparseMultiSet::clear' data-ref="_ZN4llvm14SparseMultiSet5clearEv">clear</a>();</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort9MarkDirtyEv" title='llvm::ScheduleDAGTopologicalSort::MarkDirty' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort9MarkDirtyEv">MarkDirty</a>();</td></tr>
<tr><th id="986">986</th><td>}</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamEPKNS_17PseudoSourceValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamEPKNS_17PseudoSourceValueE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="167OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="167OS">OS</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>* <dfn class="local col8 decl" id="168PSV" title='PSV' data-type='const llvm::PseudoSourceValue *' data-ref="168PSV">PSV</dfn>) {</td></tr>
<tr><th id="989">989</th><td>  <a class="local col8 ref" href="#168PSV" title='PSV' data-ref="168PSV">PSV</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue11printCustomERNS_11raw_ostreamE" title='llvm::PseudoSourceValue::printCustom' data-ref="_ZNK4llvm17PseudoSourceValue11printCustomERNS_11raw_ostreamE">printCustom</a>(<span class='refarg'><a class="local col7 ref" href="#167OS" title='OS' data-ref="167OS">OS</a></span>);</td></tr>
<tr><th id="990">990</th><td>  <b>return</b> <a class="local col7 ref" href="#167OS" title='OS' data-ref="167OS">OS</a>;</td></tr>
<tr><th id="991">991</th><td>}</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::dump' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv">dump</dfn>() {</td></tr>
<tr><th id="994">994</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="169Itr" title='Itr' data-type='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &amp;' data-ref="169Itr">Itr</dfn> : *<b>this</b>) {</td></tr>
<tr><th id="995">995</th><td>    <b>if</b> (<a class="local col9 ref" href="#169Itr" title='Itr' data-ref="169Itr">Itr</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>.<a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion2isEv" title='llvm::PointerUnion::is' data-ref="_ZNK4llvm12PointerUnion2isEv">is</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a>*&gt;()) {</td></tr>
<tr><th id="996">996</th><td>      <em>const</em> <a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="170V" title='V' data-type='const llvm::Value *' data-ref="170V">V</dfn> = <a class="local col9 ref" href="#169Itr" title='Itr' data-ref="169Itr">Itr</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>.<a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion3getEv" title='llvm::PointerUnion::get' data-ref="_ZNK4llvm12PointerUnion3getEv">get</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a>*&gt;();</td></tr>
<tr><th id="997">997</th><td>      <b>if</b> (<a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>&gt;(<a class="local col0 ref" href="#170V" title='V' data-ref="170V">V</a>))</td></tr>
<tr><th id="998">998</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unknown"</q>;</td></tr>
<tr><th id="999">999</th><td>      <b>else</b></td></tr>
<tr><th id="1000">1000</th><td>        <a class="local col0 ref" href="#170V" title='V' data-ref="170V">V</a>-&gt;<a class="ref" href="../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value14printAsOperandERNS_11raw_ostreamEbPKNS_6ModuleE" title='llvm::Value::printAsOperand' data-ref="_ZNK4llvm5Value14printAsOperandERNS_11raw_ostreamEbPKNS_6ModuleE">printAsOperand</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>);</td></tr>
<tr><th id="1001">1001</th><td>    }</td></tr>
<tr><th id="1002">1002</th><td>    <b>else</b> <b>if</b> (<a class="local col9 ref" href="#169Itr" title='Itr' data-ref="169Itr">Itr</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>.<a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion2isEv" title='llvm::PointerUnion::is' data-ref="_ZNK4llvm12PointerUnion2isEv">is</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>*&gt;())</td></tr>
<tr><th id="1003">1003</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="#_ZN4llvmlsERNS_11raw_ostreamEPKNS_17PseudoSourceValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamEPKNS_17PseudoSourceValueE">&lt;&lt;</a>  <a class="local col9 ref" href="#169Itr" title='Itr' data-ref="169Itr">Itr</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>.<a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion3getEv" title='llvm::PointerUnion::get' data-ref="_ZNK4llvm12PointerUnion3getEv">get</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>*&gt;();</td></tr>
<tr><th id="1004">1004</th><td>    <b>else</b></td></tr>
<tr><th id="1005">1005</th><td>      <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown Value type.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 1005)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown Value type."</q>);</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" : "</q>;</td></tr>
<tr><th id="1008">1008</th><td>    <a class="tu ref" href="#_ZL10dumpSUListRNSt7__cxx114listIPN4llvm5SUnitESaIS3_EEE" title='dumpSUList' data-use='c' data-ref="_ZL10dumpSUListRNSt7__cxx114listIPN4llvm5SUnitESaIS3_EEE">dumpSUList</a>(<span class='refarg'><a class="local col9 ref" href="#169Itr" title='Itr' data-ref="169Itr">Itr</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a></span>);</td></tr>
<tr><th id="1009">1009</th><td>  }</td></tr>
<tr><th id="1010">1010</th><td>}</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs21reduceHugeMemNodeMapsERNS0_12Value2SUsMapES2_j" title='llvm::ScheduleDAGInstrs::reduceHugeMemNodeMaps' data-ref="_ZN4llvm17ScheduleDAGInstrs21reduceHugeMemNodeMapsERNS0_12Value2SUsMapES2_j">reduceHugeMemNodeMaps</dfn>(<a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> &amp;<dfn class="local col1 decl" id="171stores" title='stores' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap &amp;' data-ref="171stores">stores</dfn>,</td></tr>
<tr><th id="1013">1013</th><td>                                              <a class="type" href="#llvm::ScheduleDAGInstrs::Value2SUsMap" title='llvm::ScheduleDAGInstrs::Value2SUsMap' data-ref="llvm::ScheduleDAGInstrs::Value2SUsMap">Value2SUsMap</a> &amp;<dfn class="local col2 decl" id="172loads" title='loads' data-type='llvm::ScheduleDAGInstrs::Value2SUsMap &amp;' data-ref="172loads">loads</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="173N" title='N' data-type='unsigned int' data-ref="173N">N</dfn>) {</td></tr>
<tr><th id="1014">1014</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Before reduction:\nStoring SUnits:\n&quot;; stores.dump(); dbgs() &lt;&lt; &quot;Loading SUnits:\n&quot;; loads.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Before reduction:\nStoring SUnits:\n"</q>; <a class="local col1 ref" href="#171stores" title='stores' data-ref="171stores">stores</a>.<a class="ref" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::dump' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv">dump</a>();</td></tr>
<tr><th id="1015">1015</th><td>             <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Loading SUnits:\n"</q>; <a class="local col2 ref" href="#172loads" title='loads' data-ref="172loads">loads</a>.<a class="ref" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::dump' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv">dump</a>());</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>  <i>// Insert all SU's NodeNums into a vector and sort it.</i></td></tr>
<tr><th id="1018">1018</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col4 decl" id="174NodeNums" title='NodeNums' data-type='std::vector&lt;unsigned int&gt;' data-ref="174NodeNums">NodeNums</dfn>;</td></tr>
<tr><th id="1019">1019</th><td>  <a class="local col4 ref" href="#174NodeNums" title='NodeNums' data-ref="174NodeNums">NodeNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="local col1 ref" href="#171stores" title='stores' data-ref="171stores">stores</a>.<a class="ref" href="#_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::size' data-ref="_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv">size</a>() + <a class="local col2 ref" href="#172loads" title='loads' data-ref="172loads">loads</a>.<a class="ref" href="#_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::size' data-ref="_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv">size</a>());</td></tr>
<tr><th id="1020">1020</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="175I" title='I' data-type='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &amp;' data-ref="175I">I</dfn> : <a class="local col1 ref" href="#171stores" title='stores' data-ref="171stores">stores</a>)</td></tr>
<tr><th id="1021">1021</th><td>    <b>for</b> (<em>auto</em> *<dfn class="local col6 decl" id="176SU" title='SU' data-type='llvm::SUnit *' data-ref="176SU">SU</dfn> : <a class="local col5 ref" href="#175I" title='I' data-ref="175I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="1022">1022</th><td>      <a class="local col4 ref" href="#174NodeNums" title='NodeNums' data-ref="174NodeNums">NodeNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#176SU" title='SU' data-ref="176SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="1023">1023</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="177I" title='I' data-type='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &amp;' data-ref="177I">I</dfn> : <a class="local col2 ref" href="#172loads" title='loads' data-ref="172loads">loads</a>)</td></tr>
<tr><th id="1024">1024</th><td>    <b>for</b> (<em>auto</em> *<dfn class="local col8 decl" id="178SU" title='SU' data-type='llvm::SUnit *' data-ref="178SU">SU</dfn> : <a class="local col7 ref" href="#177I" title='I' data-ref="177I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;, std::__cxx11::list&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="1025">1025</th><td>      <a class="local col4 ref" href="#174NodeNums" title='NodeNums' data-ref="174NodeNums">NodeNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#178SU" title='SU' data-ref="178SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="1026">1026</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_">sort</a>(<span class='refarg'><a class="local col4 ref" href="#174NodeNums" title='NodeNums' data-ref="174NodeNums">NodeNums</a></span>);</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <i>// The N last elements in NodeNums will be removed, and the SU with</i></td></tr>
<tr><th id="1029">1029</th><td><i>  // the lowest NodeNum of them will become the new BarrierChain to</i></td></tr>
<tr><th id="1030">1030</th><td><i>  // let the not yet seen SUs have a dependency to the removed SUs.</i></td></tr>
<tr><th id="1031">1031</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N &lt;= NodeNums.size()) ? void (0) : __assert_fail (&quot;N &lt;= NodeNums.size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 1031, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#173N" title='N' data-ref="173N">N</a> &lt;= <a class="local col4 ref" href="#174NodeNums" title='NodeNums' data-ref="174NodeNums">NodeNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="1032">1032</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="179newBarrierChain" title='newBarrierChain' data-type='llvm::SUnit *' data-ref="179newBarrierChain">newBarrierChain</dfn> = &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a>(<a class="local col4 ref" href="#174NodeNums" title='NodeNums' data-ref="174NodeNums">NodeNums</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>() <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-" title='__gnu_cxx::__normal_iterator::operator-' data-ref="__gnu_cxx::__normal_iterator::operator-">-</a> <a class="local col3 ref" href="#173N" title='N' data-ref="173N">N</a>)]</a>;</td></tr>
<tr><th id="1033">1033</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>) {</td></tr>
<tr><th id="1034">1034</th><td>    <i>// The aliasing and non-aliasing maps reduce independently of each</i></td></tr>
<tr><th id="1035">1035</th><td><i>    // other, but share a common BarrierChain. Check if the</i></td></tr>
<tr><th id="1036">1036</th><td><i>    // newBarrierChain is above the former one. If it is not, it may</i></td></tr>
<tr><th id="1037">1037</th><td><i>    // introduce a loop to use newBarrierChain, so keep the old one.</i></td></tr>
<tr><th id="1038">1038</th><td>    <b>if</b> (<a class="local col9 ref" href="#179newBarrierChain" title='newBarrierChain' data-ref="179newBarrierChain">newBarrierChain</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>) {</td></tr>
<tr><th id="1039">1039</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit14addPredBarrierEPS0_" title='llvm::SUnit::addPredBarrier' data-ref="_ZN4llvm5SUnit14addPredBarrierEPS0_">addPredBarrier</a>(<a class="local col9 ref" href="#179newBarrierChain" title='newBarrierChain' data-ref="179newBarrierChain">newBarrierChain</a>);</td></tr>
<tr><th id="1040">1040</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a> = <a class="local col9 ref" href="#179newBarrierChain" title='newBarrierChain' data-ref="179newBarrierChain">newBarrierChain</a>;</td></tr>
<tr><th id="1041">1041</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Inserting new barrier chain: SU(&quot; &lt;&lt; BarrierChain-&gt;NodeNum &lt;&lt; &quot;).\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Inserting new barrier chain: SU("</q></td></tr>
<tr><th id="1042">1042</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>").\n"</q>;);</td></tr>
<tr><th id="1043">1043</th><td>    }</td></tr>
<tr><th id="1044">1044</th><td>    <b>else</b></td></tr>
<tr><th id="1045">1045</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Keeping old barrier chain: SU(&quot; &lt;&lt; BarrierChain-&gt;NodeNum &lt;&lt; &quot;).\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Keeping old barrier chain: SU("</q></td></tr>
<tr><th id="1046">1046</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>").\n"</q>;);</td></tr>
<tr><th id="1047">1047</th><td>  }</td></tr>
<tr><th id="1048">1048</th><td>  <b>else</b></td></tr>
<tr><th id="1049">1049</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BarrierChain" title='llvm::ScheduleDAGInstrs::BarrierChain' data-ref="llvm::ScheduleDAGInstrs::BarrierChain">BarrierChain</a> = <a class="local col9 ref" href="#179newBarrierChain" title='newBarrierChain' data-ref="179newBarrierChain">newBarrierChain</a>;</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td>  <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs18insertBarrierChainERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::insertBarrierChain' data-ref="_ZN4llvm17ScheduleDAGInstrs18insertBarrierChainERNS0_12Value2SUsMapE">insertBarrierChain</a>(<span class='refarg'><a class="local col1 ref" href="#171stores" title='stores' data-ref="171stores">stores</a></span>);</td></tr>
<tr><th id="1052">1052</th><td>  <a class="member" href="#_ZN4llvm17ScheduleDAGInstrs18insertBarrierChainERNS0_12Value2SUsMapE" title='llvm::ScheduleDAGInstrs::insertBarrierChain' data-ref="_ZN4llvm17ScheduleDAGInstrs18insertBarrierChainERNS0_12Value2SUsMapE">insertBarrierChain</a>(<span class='refarg'><a class="local col2 ref" href="#172loads" title='loads' data-ref="172loads">loads</a></span>);</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;After reduction:\nStoring SUnits:\n&quot;; stores.dump(); dbgs() &lt;&lt; &quot;Loading SUnits:\n&quot;; loads.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"After reduction:\nStoring SUnits:\n"</q>; <a class="local col1 ref" href="#171stores" title='stores' data-ref="171stores">stores</a>.<a class="ref" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::dump' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv">dump</a>();</td></tr>
<tr><th id="1055">1055</th><td>             <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Loading SUnits:\n"</q>; <a class="local col2 ref" href="#172loads" title='loads' data-ref="172loads">loads</a>.<a class="ref" href="#_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv" title='llvm::ScheduleDAGInstrs::Value2SUsMap::dump' data-ref="_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv">dump</a>());</td></tr>
<tr><th id="1056">1056</th><td>}</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL11toggleKillsRKN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERNS_12MachineInstrEb" title='toggleKills' data-type='void toggleKills(const llvm::MachineRegisterInfo &amp; MRI, llvm::LivePhysRegs &amp; LiveRegs, llvm::MachineInstr &amp; MI, bool addToLiveRegs)' data-ref="_ZL11toggleKillsRKN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERNS_12MachineInstrEb">toggleKills</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="180MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="180MRI">MRI</dfn>, <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col1 decl" id="181LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs &amp;' data-ref="181LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="1059">1059</th><td>                        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="182MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="182MI">MI</dfn>, <em>bool</em> <dfn class="local col3 decl" id="183addToLiveRegs" title='addToLiveRegs' data-type='bool' data-ref="183addToLiveRegs">addToLiveRegs</dfn>) {</td></tr>
<tr><th id="1060">1060</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="184MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="184MO">MO</dfn> : <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1061">1061</th><td>    <b>if</b> (!<a class="local col4 ref" href="#184MO" title='MO' data-ref="184MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col4 ref" href="#184MO" title='MO' data-ref="184MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="1062">1062</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1063">1063</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="185Reg" title='Reg' data-type='unsigned int' data-ref="185Reg">Reg</dfn> = <a class="local col4 ref" href="#184MO" title='MO' data-ref="184MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1064">1064</th><td>    <b>if</b> (!<a class="local col5 ref" href="#185Reg" title='Reg' data-ref="185Reg">Reg</a>)</td></tr>
<tr><th id="1065">1065</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>    <i>// Things that are available after the instruction are killed by it.</i></td></tr>
<tr><th id="1068">1068</th><td>    <em>bool</em> <dfn class="local col6 decl" id="186IsKill" title='IsKill' data-type='bool' data-ref="186IsKill">IsKill</dfn> = <a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt" title='llvm::LivePhysRegs::available' data-ref="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt">available</a>(<a class="local col0 ref" href="#180MRI" title='MRI' data-ref="180MRI">MRI</a>, <a class="local col5 ref" href="#185Reg" title='Reg' data-ref="185Reg">Reg</a>);</td></tr>
<tr><th id="1069">1069</th><td>    <a class="local col4 ref" href="#184MO" title='MO' data-ref="184MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col6 ref" href="#186IsKill" title='IsKill' data-ref="186IsKill">IsKill</a>);</td></tr>
<tr><th id="1070">1070</th><td>    <b>if</b> (<a class="local col3 ref" href="#183addToLiveRegs" title='addToLiveRegs' data-ref="183addToLiveRegs">addToLiveRegs</a>)</td></tr>
<tr><th id="1071">1071</th><td>      <a class="local col1 ref" href="#181LiveRegs" title='LiveRegs' data-ref="181LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="local col5 ref" href="#185Reg" title='Reg' data-ref="185Reg">Reg</a>);</td></tr>
<tr><th id="1072">1072</th><td>  }</td></tr>
<tr><th id="1073">1073</th><td>}</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs10fixupKillsERNS_17MachineBasicBlockE" title='llvm::ScheduleDAGInstrs::fixupKills' data-ref="_ZN4llvm17ScheduleDAGInstrs10fixupKillsERNS_17MachineBasicBlockE">fixupKills</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="187MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="187MBB">MBB</dfn>) {</td></tr>
<tr><th id="1076">1076</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Fixup kills for &quot; &lt;&lt; printMBBReference(MBB) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Fixup kills for "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::LiveRegs" title='llvm::ScheduleDAGInstrs::LiveRegs' data-ref="llvm::ScheduleDAGInstrs::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>);</td></tr>
<tr><th id="1079">1079</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::LiveRegs" title='llvm::ScheduleDAGInstrs::LiveRegs' data-ref="llvm::ScheduleDAGInstrs::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOuts' data-ref="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</a>(<a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>);</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>  <i>// Examine block from end to start...</i></td></tr>
<tr><th id="1082">1082</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="188MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="188MI">MI</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>())) {</td></tr>
<tr><th id="1083">1083</th><td>    <b>if</b> (<a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1084">1084</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td>    <i>// Update liveness.  Registers that are defed but not used in this</i></td></tr>
<tr><th id="1087">1087</th><td><i>    // instruction are now dead. Mark register and all subregs as they</i></td></tr>
<tr><th id="1088">1088</th><td><i>    // are completely defined.</i></td></tr>
<tr><th id="1089">1089</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::ConstMIBundleOperands" title='llvm::ConstMIBundleOperands' data-ref="llvm::ConstMIBundleOperands">ConstMIBundleOperands</a> <dfn class="local col9 decl" id="189O" title='O' data-type='llvm::ConstMIBundleOperands' data-ref="189O">O</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE" title='llvm::ConstMIBundleOperands::ConstMIBundleOperands' data-ref="_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE">(</a><a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI">MI</a>); <a class="local col9 ref" href="#189O" title='O' data-ref="189O">O</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col9 ref" href="#189O" title='O' data-ref="189O">O</a>) {</td></tr>
<tr><th id="1090">1090</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="190MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="190MO">MO</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsdeEv" title='llvm::ConstMIBundleOperands::operator*' data-ref="_ZNK4llvm21ConstMIBundleOperandsdeEv">*</a><a class="local col9 ref" href="#189O" title='O' data-ref="189O">O</a>;</td></tr>
<tr><th id="1091">1091</th><td>      <b>if</b> (<a class="local col0 ref" href="#190MO" title='MO' data-ref="190MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1092">1092</th><td>        <b>if</b> (!<a class="local col0 ref" href="#190MO" title='MO' data-ref="190MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1093">1093</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1094">1094</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="191Reg" title='Reg' data-type='unsigned int' data-ref="191Reg">Reg</dfn> = <a class="local col0 ref" href="#190MO" title='MO' data-ref="190MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1095">1095</th><td>        <b>if</b> (!<a class="local col1 ref" href="#191Reg" title='Reg' data-ref="191Reg">Reg</a>)</td></tr>
<tr><th id="1096">1096</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1097">1097</th><td>        <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::LiveRegs" title='llvm::ScheduleDAGInstrs::LiveRegs' data-ref="llvm::ScheduleDAGInstrs::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs9removeRegEt" title='llvm::LivePhysRegs::removeReg' data-ref="_ZN4llvm12LivePhysRegs9removeRegEt">removeReg</a>(<a class="local col1 ref" href="#191Reg" title='Reg' data-ref="191Reg">Reg</a>);</td></tr>
<tr><th id="1098">1098</th><td>      } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#190MO" title='MO' data-ref="190MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="1099">1099</th><td>        <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::LiveRegs" title='llvm::ScheduleDAGInstrs::LiveRegs' data-ref="llvm::ScheduleDAGInstrs::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs16removeRegsInMaskERKNS_14MachineOperandEPNS_15SmallVectorImplISt4pairItPS2_EEE" title='llvm::LivePhysRegs::removeRegsInMask' data-ref="_ZN4llvm12LivePhysRegs16removeRegsInMaskERKNS_14MachineOperandEPNS_15SmallVectorImplISt4pairItPS2_EEE">removeRegsInMask</a>(<a class="local col0 ref" href="#190MO" title='MO' data-ref="190MO">MO</a>);</td></tr>
<tr><th id="1100">1100</th><td>      }</td></tr>
<tr><th id="1101">1101</th><td>    }</td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td>    <i>// If there is a bundle header fix it up first.</i></td></tr>
<tr><th id="1104">1104</th><td>    <b>if</b> (!<a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBundledEv" title='llvm::MachineInstr::isBundled' data-ref="_ZNK4llvm12MachineInstr9isBundledEv">isBundled</a>()) {</td></tr>
<tr><th id="1105">1105</th><td>      <a class="tu ref" href="#_ZL11toggleKillsRKN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERNS_12MachineInstrEb" title='toggleKills' data-use='c' data-ref="_ZL11toggleKillsRKN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERNS_12MachineInstrEb">toggleKills</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::LiveRegs" title='llvm::ScheduleDAGInstrs::LiveRegs' data-ref="llvm::ScheduleDAGInstrs::LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI">MI</a></span>, <b>true</b>);</td></tr>
<tr><th id="1106">1106</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1107">1107</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col2 decl" id="192First" title='First' data-type='MachineBasicBlock::instr_iterator' data-ref="192First">First</dfn> = <a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI">MI</a>.<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1108">1108</th><td>      <b>if</b> (<a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="1109">1109</th><td>        <a class="tu ref" href="#_ZL11toggleKillsRKN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERNS_12MachineInstrEb" title='toggleKills' data-use='c' data-ref="_ZL11toggleKillsRKN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERNS_12MachineInstrEb">toggleKills</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::LiveRegs" title='llvm::ScheduleDAGInstrs::LiveRegs' data-ref="llvm::ScheduleDAGInstrs::LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI">MI</a></span>, <b>false</b>);</td></tr>
<tr><th id="1110">1110</th><td>        <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#192First" title='First' data-ref="192First">First</a>;</td></tr>
<tr><th id="1111">1111</th><td>      }</td></tr>
<tr><th id="1112">1112</th><td>      <i>// Some targets make the (questionable) assumtion that the instructions</i></td></tr>
<tr><th id="1113">1113</th><td><i>      // inside the bundle are ordered and consequently only the last use of</i></td></tr>
<tr><th id="1114">1114</th><td><i>      // a register inside the bundle can kill it.</i></td></tr>
<tr><th id="1115">1115</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col3 decl" id="193I" title='I' data-type='MachineBasicBlock::instr_iterator' data-ref="193I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col2 ref" href="#192First" title='First' data-ref="192First">First</a>);</td></tr>
<tr><th id="1116">1116</th><td>      <b>while</b> (<a class="local col3 ref" href="#193I" title='I' data-ref="193I">I</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</a>())</td></tr>
<tr><th id="1117">1117</th><td>        <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#193I" title='I' data-ref="193I">I</a>;</td></tr>
<tr><th id="1118">1118</th><td>      <b>do</b> {</td></tr>
<tr><th id="1119">1119</th><td>        <b>if</b> (!<a class="local col3 ref" href="#193I" title='I' data-ref="193I">I</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1120">1120</th><td>          <a class="tu ref" href="#_ZL11toggleKillsRKN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERNS_12MachineInstrEb" title='toggleKills' data-use='c' data-ref="_ZL11toggleKillsRKN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERNS_12MachineInstrEb">toggleKills</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::LiveRegs" title='llvm::ScheduleDAGInstrs::LiveRegs' data-ref="llvm::ScheduleDAGInstrs::LiveRegs">LiveRegs</a></span>, <span class='refarg'><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#193I" title='I' data-ref="193I">I</a></span>, <b>true</b>);</td></tr>
<tr><th id="1121">1121</th><td>        <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col3 ref" href="#193I" title='I' data-ref="193I">I</a>;</td></tr>
<tr><th id="1122">1122</th><td>      } <b>while</b>(<a class="local col3 ref" href="#193I" title='I' data-ref="193I">I</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col2 ref" href="#192First" title='First' data-ref="192First">First</a>);</td></tr>
<tr><th id="1123">1123</th><td>    }</td></tr>
<tr><th id="1124">1124</th><td>  }</td></tr>
<tr><th id="1125">1125</th><td>}</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="virtual decl def" id="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col4 decl" id="194SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="194SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="1128">1128</th><td><u>#<span data-ppcond="1128">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="1129">1129</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG12dumpNodeNameERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeName' data-ref="_ZNK4llvm11ScheduleDAG12dumpNodeNameERKNS_5SUnitE">dumpNodeName</a>(<a class="local col4 ref" href="#194SU" title='SU' data-ref="194SU">SU</a>);</td></tr>
<tr><th id="1130">1130</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q>;</td></tr>
<tr><th id="1131">1131</th><td>  <a class="local col4 ref" href="#194SU" title='SU' data-ref="194SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="1132">1132</th><td><u>#<span data-ppcond="1128">endif</span></u></td></tr>
<tr><th id="1133">1133</th><td>}</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="virtual decl def" id="_ZNK4llvm17ScheduleDAGInstrs4dumpEv" title='llvm::ScheduleDAGInstrs::dump' data-ref="_ZNK4llvm17ScheduleDAGInstrs4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="1136">1136</th><td><u>#<span data-ppcond="1136">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="1137">1137</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>() != <b>nullptr</b>)</td></tr>
<tr><th id="1138">1138</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeAll' data-ref="_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE">dumpNodeAll</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>);</td></tr>
<tr><th id="1139">1139</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col5 decl" id="195SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="195SU">SU</dfn> : <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>)</td></tr>
<tr><th id="1140">1140</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeAll' data-ref="_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE">dumpNodeAll</a>(<a class="local col5 ref" href="#195SU" title='SU' data-ref="195SU">SU</a>);</td></tr>
<tr><th id="1141">1141</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>() != <b>nullptr</b>)</td></tr>
<tr><th id="1142">1142</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeAll' data-ref="_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE">dumpNodeAll</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>);</td></tr>
<tr><th id="1143">1143</th><td><u>#<span data-ppcond="1136">endif</span></u></td></tr>
<tr><th id="1144">1144</th><td>}</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td><span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="virtual decl def" id="_ZNK4llvm17ScheduleDAGInstrs17getGraphNodeLabelEPKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::getGraphNodeLabel' data-ref="_ZNK4llvm17ScheduleDAGInstrs17getGraphNodeLabelEPKNS_5SUnitE">getGraphNodeLabel</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="196SU" title='SU' data-type='const llvm::SUnit *' data-ref="196SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="1147">1147</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col7 decl" id="197s" title='s' data-type='std::string' data-ref="197s">s</dfn>;</td></tr>
<tr><th id="1148">1148</th><td>  <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col8 decl" id="198oss" title='oss' data-type='llvm::raw_string_ostream' data-ref="198oss">oss</dfn><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col7 ref" href="#197s" title='s' data-ref="197s">s</a>);</td></tr>
<tr><th id="1149">1149</th><td>  <b>if</b> (<a class="local col6 ref" href="#196SU" title='SU' data-ref="196SU">SU</a> == &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>)</td></tr>
<tr><th id="1150">1150</th><td>    <a class="local col8 ref" href="#198oss" title='oss' data-ref="198oss">oss</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&lt;entry&gt;"</q>;</td></tr>
<tr><th id="1151">1151</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#196SU" title='SU' data-ref="196SU">SU</a> == &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>)</td></tr>
<tr><th id="1152">1152</th><td>    <a class="local col8 ref" href="#198oss" title='oss' data-ref="198oss">oss</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&lt;exit&gt;"</q>;</td></tr>
<tr><th id="1153">1153</th><td>  <b>else</b></td></tr>
<tr><th id="1154">1154</th><td>    <a class="local col6 ref" href="#196SU" title='SU' data-ref="196SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="local col8 ref" href="#198oss" title='oss' data-ref="198oss">oss</a></span>, <i>/*SkipOpers=*/</i><b>true</b>);</td></tr>
<tr><th id="1155">1155</th><td>  <b>return</b> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE"></a><a class="local col8 ref" href="#198oss" title='oss' data-ref="198oss">oss</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>();</td></tr>
<tr><th id="1156">1156</th><td>}</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td><i class="doc">/// Return the basic block label. It is not necessarilly unique because a block</i></td></tr>
<tr><th id="1159">1159</th><td><i class="doc">/// contains multiple scheduling regions. But it is fine for visualization.</i></td></tr>
<tr><th id="1160">1160</th><td><span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="virtual decl def" id="_ZNK4llvm17ScheduleDAGInstrs10getDAGNameEv" title='llvm::ScheduleDAGInstrs::getDAGName' data-ref="_ZNK4llvm17ScheduleDAGInstrs10getDAGNameEv">getDAGName</dfn>() <em>const</em> {</td></tr>
<tr><th id="1161">1161</th><td>  <b>return</b> <q>"dag."</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11getFullNameEv" title='llvm::MachineBasicBlock::getFullName' data-ref="_ZNK4llvm17MachineBasicBlock11getFullNameEv">getFullName</a>();</td></tr>
<tr><th id="1162">1162</th><td>}</td></tr>
<tr><th id="1163">1163</th><td></td></tr>
<tr><th id="1164">1164</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs10canAddEdgeEPNS_5SUnitES2_" title='llvm::ScheduleDAGInstrs::canAddEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs10canAddEdgeEPNS_5SUnitES2_">canAddEdge</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="199SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="199SuccSU">SuccSU</dfn>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="200PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="200PredSU">PredSU</dfn>) {</td></tr>
<tr><th id="1165">1165</th><td>  <b>return</b> <a class="local col9 ref" href="#199SuccSU" title='SuccSU' data-ref="199SuccSU">SuccSU</a> == &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a> || !<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_" title='llvm::ScheduleDAGTopologicalSort::IsReachable' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_">IsReachable</a>(<a class="local col0 ref" href="#200PredSU" title='PredSU' data-ref="200PredSU">PredSU</a>, <a class="local col9 ref" href="#199SuccSU" title='SuccSU' data-ref="199SuccSU">SuccSU</a>);</td></tr>
<tr><th id="1166">1166</th><td>}</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE" title='llvm::ScheduleDAGInstrs::addEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE">addEdge</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="201SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="201SuccSU">SuccSU</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col2 decl" id="202PredDep" title='PredDep' data-type='const llvm::SDep &amp;' data-ref="202PredDep">PredDep</dfn>) {</td></tr>
<tr><th id="1169">1169</th><td>  <b>if</b> (<a class="local col1 ref" href="#201SuccSU" title='SuccSU' data-ref="201SuccSU">SuccSU</a> != &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>) {</td></tr>
<tr><th id="1170">1170</th><td>    <i>// Do not use WillCreateCycle, it assumes SD scheduling.</i></td></tr>
<tr><th id="1171">1171</th><td><i>    // If Pred is reachable from Succ, then the edge creates a cycle.</i></td></tr>
<tr><th id="1172">1172</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_" title='llvm::ScheduleDAGTopologicalSort::IsReachable' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_">IsReachable</a>(<a class="local col2 ref" href="#202PredDep" title='PredDep' data-ref="202PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="local col1 ref" href="#201SuccSU" title='SuccSU' data-ref="201SuccSU">SuccSU</a>))</td></tr>
<tr><th id="1173">1173</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1174">1174</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort13AddPredQueuedEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::AddPredQueued' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort13AddPredQueuedEPNS_5SUnitES2_">AddPredQueued</a>(<a class="local col1 ref" href="#201SuccSU" title='SuccSU' data-ref="201SuccSU">SuccSU</a>, <a class="local col2 ref" href="#202PredDep" title='PredDep' data-ref="202PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1175">1175</th><td>  }</td></tr>
<tr><th id="1176">1176</th><td>  <a class="local col1 ref" href="#201SuccSU" title='SuccSU' data-ref="201SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col2 ref" href="#202PredDep" title='PredDep' data-ref="202PredDep">PredDep</a>, <i>/*Required=*/</i>!<a class="local col2 ref" href="#202PredDep" title='PredDep' data-ref="202PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>());</td></tr>
<tr><th id="1177">1177</th><td>  <i>// Return true regardless of whether a new edge needed to be inserted.</i></td></tr>
<tr><th id="1178">1178</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1179">1179</th><td>}</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1182">1182</th><td><i>// SchedDFSResult Implementation</i></td></tr>
<tr><th id="1183">1183</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td><i class="doc">/// Internal state used to compute SchedDFSResult.</i></td></tr>
<tr><th id="1188">1188</th><td><b>class</b> <dfn class="type def" id="llvm::SchedDFSImpl" title='llvm::SchedDFSImpl' data-ref="llvm::SchedDFSImpl">SchedDFSImpl</dfn> {</td></tr>
<tr><th id="1189">1189</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a> &amp;<dfn class="decl" id="llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</dfn>;</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>  <i class="doc">/// Join DAG nodes into equivalence classes by their subtree.</i></td></tr>
<tr><th id="1192">1192</th><td>  <a class="type" href="../../include/llvm/ADT/IntEqClasses.h.html#llvm::IntEqClasses" title='llvm::IntEqClasses' data-ref="llvm::IntEqClasses">IntEqClasses</a> <dfn class="decl" id="llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</dfn>;</td></tr>
<tr><th id="1193">1193</th><td>  <i class="doc">/// List PredSU, SuccSU pairs that represent data edges between subtrees.</i></td></tr>
<tr><th id="1194">1194</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt;&gt; <dfn class="decl" id="llvm::SchedDFSImpl::ConnectionPairs" title='llvm::SchedDFSImpl::ConnectionPairs' data-ref="llvm::SchedDFSImpl::ConnectionPairs">ConnectionPairs</dfn>;</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SchedDFSImpl::RootData" title='llvm::SchedDFSImpl::RootData' data-ref="llvm::SchedDFSImpl::RootData">RootData</dfn> {</td></tr>
<tr><th id="1197">1197</th><td>    <em>unsigned</em> <dfn class="tu decl" id="llvm::SchedDFSImpl::RootData::NodeID" title='llvm::SchedDFSImpl::RootData::NodeID' data-type='unsigned int' data-ref="llvm::SchedDFSImpl::RootData::NodeID">NodeID</dfn>;</td></tr>
<tr><th id="1198">1198</th><td>    <em>unsigned</em> <dfn class="tu decl" id="llvm::SchedDFSImpl::RootData::ParentNodeID" title='llvm::SchedDFSImpl::RootData::ParentNodeID' data-type='unsigned int' data-ref="llvm::SchedDFSImpl::RootData::ParentNodeID">ParentNodeID</dfn>;  <i class="doc" data-doc="llvm::SchedDFSImpl::RootData::ParentNodeID">///&lt; Parent node (member of the parent subtree).</i></td></tr>
<tr><th id="1199">1199</th><td>    <em>unsigned</em> <dfn class="tu decl" id="llvm::SchedDFSImpl::RootData::SubInstrCount" title='llvm::SchedDFSImpl::RootData::SubInstrCount' data-type='unsigned int' data-ref="llvm::SchedDFSImpl::RootData::SubInstrCount">SubInstrCount</dfn> = <var>0</var>; <i class="doc" data-doc="llvm::SchedDFSImpl::RootData::SubInstrCount">///&lt; Instr count in this tree only, not</i></td></tr>
<tr><th id="1200">1200</th><td>                                <i class="doc" data-doc="_ZN4llvm12SchedDFSImpl8RootDataC1Ej">/// children.</i></td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>    <dfn class="tu decl def" id="_ZN4llvm12SchedDFSImpl8RootDataC1Ej" title='llvm::SchedDFSImpl::RootData::RootData' data-type='void llvm::SchedDFSImpl::RootData::RootData(unsigned int id)' data-ref="_ZN4llvm12SchedDFSImpl8RootDataC1Ej">RootData</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="203id" title='id' data-type='unsigned int' data-ref="203id">id</dfn>): <a class="tu member" href="#llvm::SchedDFSImpl::RootData::NodeID" title='llvm::SchedDFSImpl::RootData::NodeID' data-use='w' data-ref="llvm::SchedDFSImpl::RootData::NodeID">NodeID</a>(<a class="local col3 ref" href="#203id" title='id' data-ref="203id">id</a>),</td></tr>
<tr><th id="1203">1203</th><td>                           <a class="tu member" href="#llvm::SchedDFSImpl::RootData::ParentNodeID" title='llvm::SchedDFSImpl::RootData::ParentNodeID' data-use='w' data-ref="llvm::SchedDFSImpl::RootData::ParentNodeID">ParentNodeID</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a>::<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::InvalidSubtreeID" title='llvm::SchedDFSResult::InvalidSubtreeID' data-ref="llvm::SchedDFSResult::InvalidSubtreeID">InvalidSubtreeID</a>) {}</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK4llvm12SchedDFSImpl8RootData17getSparseSetIndexEv" title='llvm::SchedDFSImpl::RootData::getSparseSetIndex' data-type='unsigned int llvm::SchedDFSImpl::RootData::getSparseSetIndex() const' data-ref="_ZNK4llvm12SchedDFSImpl8RootData17getSparseSetIndexEv">getSparseSetIndex</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#llvm::SchedDFSImpl::RootData::NodeID" title='llvm::SchedDFSImpl::RootData::NodeID' data-use='r' data-ref="llvm::SchedDFSImpl::RootData::NodeID">NodeID</a>; }</td></tr>
<tr><th id="1206">1206</th><td>  };</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <a class="type" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet" title='llvm::SparseSet' data-ref="llvm::SparseSet">SparseSet</a>&lt;<a class="type" href="#llvm::SchedDFSImpl::RootData" title='llvm::SchedDFSImpl::RootData' data-ref="llvm::SchedDFSImpl::RootData">RootData</a>&gt; <dfn class="decl" id="llvm::SchedDFSImpl::RootSet" title='llvm::SchedDFSImpl::RootSet' data-ref="llvm::SchedDFSImpl::RootSet">RootSet</dfn>;</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td><b>public</b>:</td></tr>
<tr><th id="1211">1211</th><td>  <dfn class="decl def" id="_ZN4llvm12SchedDFSImplC1ERNS_14SchedDFSResultE" title='llvm::SchedDFSImpl::SchedDFSImpl' data-ref="_ZN4llvm12SchedDFSImplC1ERNS_14SchedDFSResultE">SchedDFSImpl</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a> &amp;<dfn class="local col4 decl" id="204r" title='r' data-type='llvm::SchedDFSResult &amp;' data-ref="204r">r</dfn>): <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>(<a class="local col4 ref" href="#204r" title='r' data-ref="204r">r</a>), <a class="member" href="#llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</a><a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZN4llvm12IntEqClassesC1Ej" title='llvm::IntEqClasses::IntEqClasses' data-ref="_ZN4llvm12IntEqClassesC1Ej">(</a><a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>()) {</td></tr>
<tr><th id="1212">1212</th><td>    <a class="member" href="#llvm::SchedDFSImpl::RootSet" title='llvm::SchedDFSImpl::RootSet' data-ref="llvm::SchedDFSImpl::RootSet">RootSet</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet11setUniverseEj" title='llvm::SparseSet::setUniverse' data-ref="_ZN4llvm9SparseSet11setUniverseEj">setUniverse</a>(<a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="1213">1213</th><td>  }</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td>  <i class="doc">/// Returns true if this node been visited by the DFS traversal.</i></td></tr>
<tr><th id="1216">1216</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1217">1217</th><td><i class="doc">  /// During visitPostorderNode the Node's SubtreeID is assigned to the Node</i></td></tr>
<tr><th id="1218">1218</th><td><i class="doc">  /// ID. Later, SubtreeID is updated but remains valid.</i></td></tr>
<tr><th id="1219">1219</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12SchedDFSImpl9isVisitedEPKNS_5SUnitE" title='llvm::SchedDFSImpl::isVisited' data-ref="_ZNK4llvm12SchedDFSImpl9isVisitedEPKNS_5SUnitE">isVisited</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="205SU" title='SU' data-type='const llvm::SUnit *' data-ref="205SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="1220">1220</th><td>    <b>return</b> <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#205SU" title='SU' data-ref="205SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::SubtreeID" title='llvm::SchedDFSResult::NodeData::SubtreeID' data-ref="llvm::SchedDFSResult::NodeData::SubtreeID">SubtreeID</a></td></tr>
<tr><th id="1221">1221</th><td>      != <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a>::<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::InvalidSubtreeID" title='llvm::SchedDFSResult::InvalidSubtreeID' data-ref="llvm::SchedDFSResult::InvalidSubtreeID">InvalidSubtreeID</a>;</td></tr>
<tr><th id="1222">1222</th><td>  }</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>  <i class="doc">/// Initializes this node's instruction count. We don't need to flag the node</i></td></tr>
<tr><th id="1225">1225</th><td><i class="doc">  /// visited until visitPostorder because the DAG cannot have cycles.</i></td></tr>
<tr><th id="1226">1226</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12SchedDFSImpl13visitPreorderEPKNS_5SUnitE" title='llvm::SchedDFSImpl::visitPreorder' data-ref="_ZN4llvm12SchedDFSImpl13visitPreorderEPKNS_5SUnitE">visitPreorder</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="206SU" title='SU' data-type='const llvm::SUnit *' data-ref="206SU">SU</dfn>) {</td></tr>
<tr><th id="1227">1227</th><td>    <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#206SU" title='SU' data-ref="206SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::InstrCount" title='llvm::SchedDFSResult::NodeData::InstrCount' data-ref="llvm::SchedDFSResult::NodeData::InstrCount">InstrCount</a> =</td></tr>
<tr><th id="1228">1228</th><td>      <a class="local col6 ref" href="#206SU" title='SU' data-ref="206SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>() ? <var>0</var> : <var>1</var>;</td></tr>
<tr><th id="1229">1229</th><td>  }</td></tr>
<tr><th id="1230">1230</th><td></td></tr>
<tr><th id="1231">1231</th><td>  <i class="doc">/// Called once for each node after all predecessors are visited. Revisit this</i></td></tr>
<tr><th id="1232">1232</th><td><i class="doc">  /// node's predecessors and potentially join them now that we know the ILP of</i></td></tr>
<tr><th id="1233">1233</th><td><i class="doc">  /// the other predecessors.</i></td></tr>
<tr><th id="1234">1234</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12SchedDFSImpl18visitPostorderNodeEPKNS_5SUnitE" title='llvm::SchedDFSImpl::visitPostorderNode' data-ref="_ZN4llvm12SchedDFSImpl18visitPostorderNodeEPKNS_5SUnitE">visitPostorderNode</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="207SU" title='SU' data-type='const llvm::SUnit *' data-ref="207SU">SU</dfn>) {</td></tr>
<tr><th id="1235">1235</th><td>    <i>// Mark this node as the root of a subtree. It may be joined with its</i></td></tr>
<tr><th id="1236">1236</th><td><i>    // successors later.</i></td></tr>
<tr><th id="1237">1237</th><td>    <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#207SU" title='SU' data-ref="207SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::SubtreeID" title='llvm::SchedDFSResult::NodeData::SubtreeID' data-ref="llvm::SchedDFSResult::NodeData::SubtreeID">SubtreeID</a> = <a class="local col7 ref" href="#207SU" title='SU' data-ref="207SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1238">1238</th><td>    <a class="type" href="#llvm::SchedDFSImpl::RootData" title='llvm::SchedDFSImpl::RootData' data-ref="llvm::SchedDFSImpl::RootData">RootData</a> <dfn class="local col8 decl" id="208RData" title='RData' data-type='llvm::SchedDFSImpl::RootData' data-ref="208RData">RData</dfn><a class="tu ref" href="#_ZN4llvm12SchedDFSImpl8RootDataC1Ej" title='llvm::SchedDFSImpl::RootData::RootData' data-use='c' data-ref="_ZN4llvm12SchedDFSImpl8RootDataC1Ej">(</a><a class="local col7 ref" href="#207SU" title='SU' data-ref="207SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="1239">1239</th><td>    <a class="local col8 ref" href="#208RData" title='RData' data-ref="208RData">RData</a>.<a class="tu ref" href="#llvm::SchedDFSImpl::RootData::SubInstrCount" title='llvm::SchedDFSImpl::RootData::SubInstrCount' data-use='w' data-ref="llvm::SchedDFSImpl::RootData::SubInstrCount">SubInstrCount</a> = <a class="local col7 ref" href="#207SU" title='SU' data-ref="207SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>() ? <var>0</var> : <var>1</var>;</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>    <i>// If any predecessors are still in their own subtree, they either cannot be</i></td></tr>
<tr><th id="1242">1242</th><td><i>    // joined or are large enough to remain separate. If this parent node's</i></td></tr>
<tr><th id="1243">1243</th><td><i>    // total instruction count is not greater than a child subtree by at least</i></td></tr>
<tr><th id="1244">1244</th><td><i>    // the subtree limit, then try to join it now since splitting subtrees is</i></td></tr>
<tr><th id="1245">1245</th><td><i>    // only useful if multiple high-pressure paths are possible.</i></td></tr>
<tr><th id="1246">1246</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="209InstrCount" title='InstrCount' data-type='unsigned int' data-ref="209InstrCount">InstrCount</dfn> = <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#207SU" title='SU' data-ref="207SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::InstrCount" title='llvm::SchedDFSResult::NodeData::InstrCount' data-ref="llvm::SchedDFSResult::NodeData::InstrCount">InstrCount</a>;</td></tr>
<tr><th id="1247">1247</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col0 decl" id="210PredDep" title='PredDep' data-type='const llvm::SDep &amp;' data-ref="210PredDep">PredDep</dfn> : <a class="local col7 ref" href="#207SU" title='SU' data-ref="207SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1248">1248</th><td>      <b>if</b> (<a class="local col0 ref" href="#210PredDep" title='PredDep' data-ref="210PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>)</td></tr>
<tr><th id="1249">1249</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1250">1250</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="211PredNum" title='PredNum' data-type='unsigned int' data-ref="211PredNum">PredNum</dfn> = <a class="local col0 ref" href="#210PredDep" title='PredDep' data-ref="210PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1251">1251</th><td>      <b>if</b> ((<a class="local col9 ref" href="#209InstrCount" title='InstrCount' data-ref="209InstrCount">InstrCount</a> - <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#211PredNum" title='PredNum' data-ref="211PredNum">PredNum</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::InstrCount" title='llvm::SchedDFSResult::NodeData::InstrCount' data-ref="llvm::SchedDFSResult::NodeData::InstrCount">InstrCount</a>) &lt; <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::SubtreeLimit" title='llvm::SchedDFSResult::SubtreeLimit' data-ref="llvm::SchedDFSResult::SubtreeLimit">SubtreeLimit</a>)</td></tr>
<tr><th id="1252">1252</th><td>        <a class="member" href="#_ZN4llvm12SchedDFSImpl15joinPredSubtreeERKNS_4SDepEPKNS_5SUnitEb" title='llvm::SchedDFSImpl::joinPredSubtree' data-ref="_ZN4llvm12SchedDFSImpl15joinPredSubtreeERKNS_4SDepEPKNS_5SUnitEb">joinPredSubtree</a>(<a class="local col0 ref" href="#210PredDep" title='PredDep' data-ref="210PredDep">PredDep</a>, <a class="local col7 ref" href="#207SU" title='SU' data-ref="207SU">SU</a>, <i>/*CheckLimit=*/</i><b>false</b>);</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>      <i>// Either link or merge the TreeData entry from the child to the parent.</i></td></tr>
<tr><th id="1255">1255</th><td>      <b>if</b> (<a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#211PredNum" title='PredNum' data-ref="211PredNum">PredNum</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::SubtreeID" title='llvm::SchedDFSResult::NodeData::SubtreeID' data-ref="llvm::SchedDFSResult::NodeData::SubtreeID">SubtreeID</a> == <a class="local col1 ref" href="#211PredNum" title='PredNum' data-ref="211PredNum">PredNum</a>) {</td></tr>
<tr><th id="1256">1256</th><td>        <i>// If the predecessor's parent is invalid, this is a tree edge and the</i></td></tr>
<tr><th id="1257">1257</th><td><i>        // current node is the parent.</i></td></tr>
<tr><th id="1258">1258</th><td>        <b>if</b> (<a class="member" href="#llvm::SchedDFSImpl::RootSet" title='llvm::SchedDFSImpl::RootSet' data-ref="llvm::SchedDFSImpl::RootSet">RootSet</a><a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSetixERKNT0_13argument_typeE" title='llvm::SparseSet::operator[]' data-ref="_ZN4llvm9SparseSetixERKNT0_13argument_typeE">[<a class="local col1 ref" href="#211PredNum" title='PredNum' data-ref="211PredNum">PredNum</a>]</a>.<a class="tu ref" href="#llvm::SchedDFSImpl::RootData::ParentNodeID" title='llvm::SchedDFSImpl::RootData::ParentNodeID' data-use='r' data-ref="llvm::SchedDFSImpl::RootData::ParentNodeID">ParentNodeID</a> == <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a>::<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::InvalidSubtreeID" title='llvm::SchedDFSResult::InvalidSubtreeID' data-ref="llvm::SchedDFSResult::InvalidSubtreeID">InvalidSubtreeID</a>)</td></tr>
<tr><th id="1259">1259</th><td>          <a class="member" href="#llvm::SchedDFSImpl::RootSet" title='llvm::SchedDFSImpl::RootSet' data-ref="llvm::SchedDFSImpl::RootSet">RootSet</a><a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSetixERKNT0_13argument_typeE" title='llvm::SparseSet::operator[]' data-ref="_ZN4llvm9SparseSetixERKNT0_13argument_typeE">[<a class="local col1 ref" href="#211PredNum" title='PredNum' data-ref="211PredNum">PredNum</a>]</a>.<a class="tu ref" href="#llvm::SchedDFSImpl::RootData::ParentNodeID" title='llvm::SchedDFSImpl::RootData::ParentNodeID' data-use='w' data-ref="llvm::SchedDFSImpl::RootData::ParentNodeID">ParentNodeID</a> = <a class="local col7 ref" href="#207SU" title='SU' data-ref="207SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1260">1260</th><td>      }</td></tr>
<tr><th id="1261">1261</th><td>      <b>else</b> <b>if</b> (<a class="member" href="#llvm::SchedDFSImpl::RootSet" title='llvm::SchedDFSImpl::RootSet' data-ref="llvm::SchedDFSImpl::RootSet">RootSet</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE" title='llvm::SparseSet::count' data-ref="_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE">count</a>(<a class="local col1 ref" href="#211PredNum" title='PredNum' data-ref="211PredNum">PredNum</a>)) {</td></tr>
<tr><th id="1262">1262</th><td>        <i>// The predecessor is not a root, but is still in the root set. This</i></td></tr>
<tr><th id="1263">1263</th><td><i>        // must be the new parent that it was just joined to. Note that</i></td></tr>
<tr><th id="1264">1264</th><td><i>        // RootSet[PredNum].ParentNodeID may either be invalid or may still be</i></td></tr>
<tr><th id="1265">1265</th><td><i>        // set to the original parent.</i></td></tr>
<tr><th id="1266">1266</th><td>        <a class="local col8 ref" href="#208RData" title='RData' data-ref="208RData">RData</a>.<a class="tu ref" href="#llvm::SchedDFSImpl::RootData::SubInstrCount" title='llvm::SchedDFSImpl::RootData::SubInstrCount' data-use='w' data-ref="llvm::SchedDFSImpl::RootData::SubInstrCount">SubInstrCount</a> += <a class="member" href="#llvm::SchedDFSImpl::RootSet" title='llvm::SchedDFSImpl::RootSet' data-ref="llvm::SchedDFSImpl::RootSet">RootSet</a><a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSetixERKNT0_13argument_typeE" title='llvm::SparseSet::operator[]' data-ref="_ZN4llvm9SparseSetixERKNT0_13argument_typeE">[<a class="local col1 ref" href="#211PredNum" title='PredNum' data-ref="211PredNum">PredNum</a>]</a>.<a class="tu ref" href="#llvm::SchedDFSImpl::RootData::SubInstrCount" title='llvm::SchedDFSImpl::RootData::SubInstrCount' data-use='r' data-ref="llvm::SchedDFSImpl::RootData::SubInstrCount">SubInstrCount</a>;</td></tr>
<tr><th id="1267">1267</th><td>        <a class="member" href="#llvm::SchedDFSImpl::RootSet" title='llvm::SchedDFSImpl::RootSet' data-ref="llvm::SchedDFSImpl::RootSet">RootSet</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5eraseERKNT0_13argument_typeE" title='llvm::SparseSet::erase' data-ref="_ZN4llvm9SparseSet5eraseERKNT0_13argument_typeE">erase</a>(<a class="local col1 ref" href="#211PredNum" title='PredNum' data-ref="211PredNum">PredNum</a>);</td></tr>
<tr><th id="1268">1268</th><td>      }</td></tr>
<tr><th id="1269">1269</th><td>    }</td></tr>
<tr><th id="1270">1270</th><td>    <a class="member" href="#llvm::SchedDFSImpl::RootSet" title='llvm::SchedDFSImpl::RootSet' data-ref="llvm::SchedDFSImpl::RootSet">RootSet</a><a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSetixERKNT0_13argument_typeE" title='llvm::SparseSet::operator[]' data-ref="_ZN4llvm9SparseSetixERKNT0_13argument_typeE">[<a class="local col7 ref" href="#207SU" title='SU' data-ref="207SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> <a class="tu ref" href="#1196" title='llvm::SchedDFSImpl::RootData::operator=' data-use='c' data-ref="_ZN4llvm12SchedDFSImpl8RootDataaSERKS1_">=</a> <a class="local col8 ref" href="#208RData" title='RData' data-ref="208RData">RData</a>;</td></tr>
<tr><th id="1271">1271</th><td>  }</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>  <i class="doc">/// Called once for each tree edge after calling visitPostOrderNode on</i></td></tr>
<tr><th id="1274">1274</th><td><i class="doc">  /// the predecessor. Increment the parent node's instruction count and</i></td></tr>
<tr><th id="1275">1275</th><td><i class="doc">  /// preemptively join this subtree to its parent's if it is small enough.</i></td></tr>
<tr><th id="1276">1276</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12SchedDFSImpl18visitPostorderEdgeERKNS_4SDepEPKNS_5SUnitE" title='llvm::SchedDFSImpl::visitPostorderEdge' data-ref="_ZN4llvm12SchedDFSImpl18visitPostorderEdgeERKNS_4SDepEPKNS_5SUnitE">visitPostorderEdge</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col2 decl" id="212PredDep" title='PredDep' data-type='const llvm::SDep &amp;' data-ref="212PredDep">PredDep</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="213Succ" title='Succ' data-type='const llvm::SUnit *' data-ref="213Succ">Succ</dfn>) {</td></tr>
<tr><th id="1277">1277</th><td>    <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#213Succ" title='Succ' data-ref="213Succ">Succ</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::InstrCount" title='llvm::SchedDFSResult::NodeData::InstrCount' data-ref="llvm::SchedDFSResult::NodeData::InstrCount">InstrCount</a></td></tr>
<tr><th id="1278">1278</th><td>      += <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#212PredDep" title='PredDep' data-ref="212PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::InstrCount" title='llvm::SchedDFSResult::NodeData::InstrCount' data-ref="llvm::SchedDFSResult::NodeData::InstrCount">InstrCount</a>;</td></tr>
<tr><th id="1279">1279</th><td>    <a class="member" href="#_ZN4llvm12SchedDFSImpl15joinPredSubtreeERKNS_4SDepEPKNS_5SUnitEb" title='llvm::SchedDFSImpl::joinPredSubtree' data-ref="_ZN4llvm12SchedDFSImpl15joinPredSubtreeERKNS_4SDepEPKNS_5SUnitEb">joinPredSubtree</a>(<a class="local col2 ref" href="#212PredDep" title='PredDep' data-ref="212PredDep">PredDep</a>, <a class="local col3 ref" href="#213Succ" title='Succ' data-ref="213Succ">Succ</a>);</td></tr>
<tr><th id="1280">1280</th><td>  }</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>  <i class="doc">/// Adds a connection for cross edges.</i></td></tr>
<tr><th id="1283">1283</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12SchedDFSImpl14visitCrossEdgeERKNS_4SDepEPKNS_5SUnitE" title='llvm::SchedDFSImpl::visitCrossEdge' data-ref="_ZN4llvm12SchedDFSImpl14visitCrossEdgeERKNS_4SDepEPKNS_5SUnitE">visitCrossEdge</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col4 decl" id="214PredDep" title='PredDep' data-type='const llvm::SDep &amp;' data-ref="214PredDep">PredDep</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="215Succ" title='Succ' data-type='const llvm::SUnit *' data-ref="215Succ">Succ</dfn>) {</td></tr>
<tr><th id="1284">1284</th><td>    <a class="member" href="#llvm::SchedDFSImpl::ConnectionPairs" title='llvm::SchedDFSImpl::ConnectionPairs' data-ref="llvm::SchedDFSImpl::ConnectionPairs">ConnectionPairs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col4 ref" href="#214PredDep" title='PredDep' data-ref="214PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <span class='refarg'><a class="local col5 ref" href="#215Succ" title='Succ' data-ref="215Succ">Succ</a></span>));</td></tr>
<tr><th id="1285">1285</th><td>  }</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td>  <i class="doc">/// Sets each node's subtree ID to the representative ID and record</i></td></tr>
<tr><th id="1288">1288</th><td><i class="doc">  /// connections between trees.</i></td></tr>
<tr><th id="1289">1289</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12SchedDFSImpl8finalizeEv" title='llvm::SchedDFSImpl::finalize' data-ref="_ZN4llvm12SchedDFSImpl8finalizeEv">finalize</dfn>() {</td></tr>
<tr><th id="1290">1290</th><td>    <a class="member" href="#llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</a>.<a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZN4llvm12IntEqClasses8compressEv" title='llvm::IntEqClasses::compress' data-ref="_ZN4llvm12IntEqClasses8compressEv">compress</a>();</td></tr>
<tr><th id="1291">1291</th><td>    <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSTreeData" title='llvm::SchedDFSResult::DFSTreeData' data-ref="llvm::SchedDFSResult::DFSTreeData">DFSTreeData</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="member" href="#llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</a>.<a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClasses13getNumClassesEv" title='llvm::IntEqClasses::getNumClasses' data-ref="_ZNK4llvm12IntEqClasses13getNumClassesEv">getNumClasses</a>());</td></tr>
<tr><th id="1292">1292</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SubtreeClasses.getNumClasses() == RootSet.size() &amp;&amp; &quot;number of roots should match trees&quot;) ? void (0) : __assert_fail (&quot;SubtreeClasses.getNumClasses() == RootSet.size() &amp;&amp; \&quot;number of roots should match trees\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 1293, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</a>.<a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClasses13getNumClassesEv" title='llvm::IntEqClasses::getNumClasses' data-ref="_ZNK4llvm12IntEqClasses13getNumClassesEv">getNumClasses</a>() == <a class="member" href="#llvm::SchedDFSImpl::RootSet" title='llvm::SchedDFSImpl::RootSet' data-ref="llvm::SchedDFSImpl::RootSet">RootSet</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet4sizeEv" title='llvm::SparseSet::size' data-ref="_ZNK4llvm9SparseSet4sizeEv">size</a>()</td></tr>
<tr><th id="1293">1293</th><td>           &amp;&amp; <q>"number of roots should match trees"</q>);</td></tr>
<tr><th id="1294">1294</th><td>    <b>for</b> (<em>const</em> <a class="type" href="#llvm::SchedDFSImpl::RootData" title='llvm::SchedDFSImpl::RootData' data-ref="llvm::SchedDFSImpl::RootData">RootData</a> &amp;<dfn class="local col6 decl" id="216Root" title='Root' data-type='const llvm::SchedDFSImpl::RootData &amp;' data-ref="216Root">Root</dfn> : <a class="member" href="#llvm::SchedDFSImpl::RootSet" title='llvm::SchedDFSImpl::RootSet' data-ref="llvm::SchedDFSImpl::RootSet">RootSet</a>) {</td></tr>
<tr><th id="1295">1295</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="217TreeID" title='TreeID' data-type='unsigned int' data-ref="217TreeID">TreeID</dfn> = <a class="member" href="#llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</a><a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClassesixEj" title='llvm::IntEqClasses::operator[]' data-ref="_ZNK4llvm12IntEqClassesixEj">[<a class="local col6 ref" href="#216Root" title='Root' data-ref="216Root">Root</a>.<a class="tu ref" href="#llvm::SchedDFSImpl::RootData::NodeID" title='llvm::SchedDFSImpl::RootData::NodeID' data-use='r' data-ref="llvm::SchedDFSImpl::RootData::NodeID">NodeID</a>]</a>;</td></tr>
<tr><th id="1296">1296</th><td>      <b>if</b> (<a class="local col6 ref" href="#216Root" title='Root' data-ref="216Root">Root</a>.<a class="tu ref" href="#llvm::SchedDFSImpl::RootData::ParentNodeID" title='llvm::SchedDFSImpl::RootData::ParentNodeID' data-use='r' data-ref="llvm::SchedDFSImpl::RootData::ParentNodeID">ParentNodeID</a> != <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a>::<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::InvalidSubtreeID" title='llvm::SchedDFSResult::InvalidSubtreeID' data-ref="llvm::SchedDFSResult::InvalidSubtreeID">InvalidSubtreeID</a>)</td></tr>
<tr><th id="1297">1297</th><td>        <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSTreeData" title='llvm::SchedDFSResult::DFSTreeData' data-ref="llvm::SchedDFSResult::DFSTreeData">DFSTreeData</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#217TreeID" title='TreeID' data-ref="217TreeID">TreeID</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::TreeData::ParentTreeID" title='llvm::SchedDFSResult::TreeData::ParentTreeID' data-ref="llvm::SchedDFSResult::TreeData::ParentTreeID">ParentTreeID</a> = <a class="member" href="#llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</a><a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClassesixEj" title='llvm::IntEqClasses::operator[]' data-ref="_ZNK4llvm12IntEqClassesixEj">[<a class="local col6 ref" href="#216Root" title='Root' data-ref="216Root">Root</a>.<a class="tu ref" href="#llvm::SchedDFSImpl::RootData::ParentNodeID" title='llvm::SchedDFSImpl::RootData::ParentNodeID' data-use='r' data-ref="llvm::SchedDFSImpl::RootData::ParentNodeID">ParentNodeID</a>]</a>;</td></tr>
<tr><th id="1298">1298</th><td>      <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSTreeData" title='llvm::SchedDFSResult::DFSTreeData' data-ref="llvm::SchedDFSResult::DFSTreeData">DFSTreeData</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#217TreeID" title='TreeID' data-ref="217TreeID">TreeID</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::TreeData::SubInstrCount" title='llvm::SchedDFSResult::TreeData::SubInstrCount' data-ref="llvm::SchedDFSResult::TreeData::SubInstrCount">SubInstrCount</a> = <a class="local col6 ref" href="#216Root" title='Root' data-ref="216Root">Root</a>.<a class="tu ref" href="#llvm::SchedDFSImpl::RootData::SubInstrCount" title='llvm::SchedDFSImpl::RootData::SubInstrCount' data-use='r' data-ref="llvm::SchedDFSImpl::RootData::SubInstrCount">SubInstrCount</a>;</td></tr>
<tr><th id="1299">1299</th><td>      <i>// Note that SubInstrCount may be greater than InstrCount if we joined</i></td></tr>
<tr><th id="1300">1300</th><td><i>      // subtrees across a cross edge. InstrCount will be attributed to the</i></td></tr>
<tr><th id="1301">1301</th><td><i>      // original parent, while SubInstrCount will be attributed to the joined</i></td></tr>
<tr><th id="1302">1302</th><td><i>      // parent.</i></td></tr>
<tr><th id="1303">1303</th><td>    }</td></tr>
<tr><th id="1304">1304</th><td>    <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::SubtreeConnections" title='llvm::SchedDFSResult::SubtreeConnections' data-ref="llvm::SchedDFSResult::SubtreeConnections">SubtreeConnections</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="#llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</a>.<a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClasses13getNumClassesEv" title='llvm::IntEqClasses::getNumClasses' data-ref="_ZNK4llvm12IntEqClasses13getNumClassesEv">getNumClasses</a>());</td></tr>
<tr><th id="1305">1305</th><td>    <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::SubtreeConnectLevels" title='llvm::SchedDFSResult::SubtreeConnectLevels' data-ref="llvm::SchedDFSResult::SubtreeConnectLevels">SubtreeConnectLevels</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="#llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</a>.<a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClasses13getNumClassesEv" title='llvm::IntEqClasses::getNumClasses' data-ref="_ZNK4llvm12IntEqClasses13getNumClassesEv">getNumClasses</a>());</td></tr>
<tr><th id="1306">1306</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; R.getNumSubtrees() &lt;&lt; &quot; subtrees:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult14getNumSubtreesEv" title='llvm::SchedDFSResult::getNumSubtrees' data-ref="_ZNK4llvm14SchedDFSResult14getNumSubtreesEv">getNumSubtrees</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" subtrees:\n"</q>);</td></tr>
<tr><th id="1307">1307</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="218Idx" title='Idx' data-type='unsigned int' data-ref="218Idx">Idx</dfn> = <var>0</var>, <dfn class="local col9 decl" id="219End" title='End' data-type='unsigned int' data-ref="219End">End</dfn> = <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col8 ref" href="#218Idx" title='Idx' data-ref="218Idx">Idx</a> != <a class="local col9 ref" href="#219End" title='End' data-ref="219End">End</a>; ++<a class="local col8 ref" href="#218Idx" title='Idx' data-ref="218Idx">Idx</a>) {</td></tr>
<tr><th id="1308">1308</th><td>      <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#218Idx" title='Idx' data-ref="218Idx">Idx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::SubtreeID" title='llvm::SchedDFSResult::NodeData::SubtreeID' data-ref="llvm::SchedDFSResult::NodeData::SubtreeID">SubtreeID</a> = <a class="member" href="#llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</a><a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClassesixEj" title='llvm::IntEqClasses::operator[]' data-ref="_ZNK4llvm12IntEqClassesixEj">[<a class="local col8 ref" href="#218Idx" title='Idx' data-ref="218Idx">Idx</a>]</a>;</td></tr>
<tr><th id="1309">1309</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  SU(&quot; &lt;&lt; Idx &lt;&lt; &quot;) in tree &quot; &lt;&lt; R.DFSNodeData[Idx].SubtreeID &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#218Idx" title='Idx' data-ref="218Idx">Idx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") in tree "</q></td></tr>
<tr><th id="1310">1310</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a>[<a class="local col8 ref" href="#218Idx" title='Idx' data-ref="218Idx">Idx</a>].<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::SubtreeID" title='llvm::SchedDFSResult::NodeData::SubtreeID' data-ref="llvm::SchedDFSResult::NodeData::SubtreeID">SubtreeID</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1311">1311</th><td>    }</td></tr>
<tr><th id="1312">1312</th><td>    <b>for</b> (<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; &amp;<dfn class="local col0 decl" id="220P" title='P' data-type='const std::pair&lt;const SUnit *, const SUnit *&gt; &amp;' data-ref="220P">P</dfn> : <a class="member" href="#llvm::SchedDFSImpl::ConnectionPairs" title='llvm::SchedDFSImpl::ConnectionPairs' data-ref="llvm::SchedDFSImpl::ConnectionPairs">ConnectionPairs</a>) {</td></tr>
<tr><th id="1313">1313</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="221PredTree" title='PredTree' data-type='unsigned int' data-ref="221PredTree">PredTree</dfn> = <a class="member" href="#llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</a><a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClassesixEj" title='llvm::IntEqClasses::operator[]' data-ref="_ZNK4llvm12IntEqClassesixEj">[<a class="local col0 ref" href="#220P" title='P' data-ref="220P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::SUnit *, const llvm::SUnit *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="1314">1314</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="222SuccTree" title='SuccTree' data-type='unsigned int' data-ref="222SuccTree">SuccTree</dfn> = <a class="member" href="#llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</a><a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClassesixEj" title='llvm::IntEqClasses::operator[]' data-ref="_ZNK4llvm12IntEqClassesixEj">[<a class="local col0 ref" href="#220P" title='P' data-ref="220P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::SUnit *, const llvm::SUnit *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="1315">1315</th><td>      <b>if</b> (<a class="local col1 ref" href="#221PredTree" title='PredTree' data-ref="221PredTree">PredTree</a> == <a class="local col2 ref" href="#222SuccTree" title='SuccTree' data-ref="222SuccTree">SuccTree</a>)</td></tr>
<tr><th id="1316">1316</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1317">1317</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="223Depth" title='Depth' data-type='unsigned int' data-ref="223Depth">Depth</dfn> = <a class="local col0 ref" href="#220P" title='P' data-ref="220P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::SUnit *, const llvm::SUnit *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="1318">1318</th><td>      <a class="member" href="#_ZN4llvm12SchedDFSImpl13addConnectionEjjj" title='llvm::SchedDFSImpl::addConnection' data-ref="_ZN4llvm12SchedDFSImpl13addConnectionEjjj">addConnection</a>(<a class="local col1 ref" href="#221PredTree" title='PredTree' data-ref="221PredTree">PredTree</a>, <a class="local col2 ref" href="#222SuccTree" title='SuccTree' data-ref="222SuccTree">SuccTree</a>, <a class="local col3 ref" href="#223Depth" title='Depth' data-ref="223Depth">Depth</a>);</td></tr>
<tr><th id="1319">1319</th><td>      <a class="member" href="#_ZN4llvm12SchedDFSImpl13addConnectionEjjj" title='llvm::SchedDFSImpl::addConnection' data-ref="_ZN4llvm12SchedDFSImpl13addConnectionEjjj">addConnection</a>(<a class="local col2 ref" href="#222SuccTree" title='SuccTree' data-ref="222SuccTree">SuccTree</a>, <a class="local col1 ref" href="#221PredTree" title='PredTree' data-ref="221PredTree">PredTree</a>, <a class="local col3 ref" href="#223Depth" title='Depth' data-ref="223Depth">Depth</a>);</td></tr>
<tr><th id="1320">1320</th><td>    }</td></tr>
<tr><th id="1321">1321</th><td>  }</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td><b>protected</b>:</td></tr>
<tr><th id="1324">1324</th><td>  <i class="doc">/// Joins the predecessor subtree with the successor that is its DFS parent.</i></td></tr>
<tr><th id="1325">1325</th><td><i class="doc">  /// Applies some heuristics before joining.</i></td></tr>
<tr><th id="1326">1326</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm12SchedDFSImpl15joinPredSubtreeERKNS_4SDepEPKNS_5SUnitEb" title='llvm::SchedDFSImpl::joinPredSubtree' data-ref="_ZN4llvm12SchedDFSImpl15joinPredSubtreeERKNS_4SDepEPKNS_5SUnitEb">joinPredSubtree</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col4 decl" id="224PredDep" title='PredDep' data-type='const llvm::SDep &amp;' data-ref="224PredDep">PredDep</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="225Succ" title='Succ' data-type='const llvm::SUnit *' data-ref="225Succ">Succ</dfn>,</td></tr>
<tr><th id="1327">1327</th><td>                       <em>bool</em> <dfn class="local col6 decl" id="226CheckLimit" title='CheckLimit' data-type='bool' data-ref="226CheckLimit">CheckLimit</dfn> = <b>true</b>) {</td></tr>
<tr><th id="1328">1328</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PredDep.getKind() == SDep::Data &amp;&amp; &quot;Subtrees are for data edges&quot;) ? void (0) : __assert_fail (&quot;PredDep.getKind() == SDep::Data &amp;&amp; \&quot;Subtrees are for data edges\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 1328, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#224PredDep" title='PredDep' data-ref="224PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> &amp;&amp; <q>"Subtrees are for data edges"</q>);</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>    <i>// Check if the predecessor is already joined.</i></td></tr>
<tr><th id="1331">1331</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="227PredSU" title='PredSU' data-type='const llvm::SUnit *' data-ref="227PredSU">PredSU</dfn> = <a class="local col4 ref" href="#224PredDep" title='PredDep' data-ref="224PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1332">1332</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="228PredNum" title='PredNum' data-type='unsigned int' data-ref="228PredNum">PredNum</dfn> = <a class="local col7 ref" href="#227PredSU" title='PredSU' data-ref="227PredSU">PredSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1333">1333</th><td>    <b>if</b> (<a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#228PredNum" title='PredNum' data-ref="228PredNum">PredNum</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::SubtreeID" title='llvm::SchedDFSResult::NodeData::SubtreeID' data-ref="llvm::SchedDFSResult::NodeData::SubtreeID">SubtreeID</a> != <a class="local col8 ref" href="#228PredNum" title='PredNum' data-ref="228PredNum">PredNum</a>)</td></tr>
<tr><th id="1334">1334</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1335">1335</th><td></td></tr>
<tr><th id="1336">1336</th><td>    <i>// Four is the magic number of successors before a node is considered a</i></td></tr>
<tr><th id="1337">1337</th><td><i>    // pinch point.</i></td></tr>
<tr><th id="1338">1338</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="229NumDataSucs" title='NumDataSucs' data-type='unsigned int' data-ref="229NumDataSucs">NumDataSucs</dfn> = <var>0</var>;</td></tr>
<tr><th id="1339">1339</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col0 decl" id="230SuccDep" title='SuccDep' data-type='const llvm::SDep &amp;' data-ref="230SuccDep">SuccDep</dfn> : <a class="local col7 ref" href="#227PredSU" title='PredSU' data-ref="227PredSU">PredSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1340">1340</th><td>      <b>if</b> (<a class="local col0 ref" href="#230SuccDep" title='SuccDep' data-ref="230SuccDep">SuccDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>) {</td></tr>
<tr><th id="1341">1341</th><td>        <b>if</b> (++<a class="local col9 ref" href="#229NumDataSucs" title='NumDataSucs' data-ref="229NumDataSucs">NumDataSucs</a> &gt;= <var>4</var>)</td></tr>
<tr><th id="1342">1342</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1343">1343</th><td>      }</td></tr>
<tr><th id="1344">1344</th><td>    }</td></tr>
<tr><th id="1345">1345</th><td>    <b>if</b> (<a class="local col6 ref" href="#226CheckLimit" title='CheckLimit' data-ref="226CheckLimit">CheckLimit</a> &amp;&amp; <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#228PredNum" title='PredNum' data-ref="228PredNum">PredNum</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::InstrCount" title='llvm::SchedDFSResult::NodeData::InstrCount' data-ref="llvm::SchedDFSResult::NodeData::InstrCount">InstrCount</a> &gt; <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::SubtreeLimit" title='llvm::SchedDFSResult::SubtreeLimit' data-ref="llvm::SchedDFSResult::SubtreeLimit">SubtreeLimit</a>)</td></tr>
<tr><th id="1346">1346</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1347">1347</th><td>    <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSNodeData" title='llvm::SchedDFSResult::DFSNodeData' data-ref="llvm::SchedDFSResult::DFSNodeData">DFSNodeData</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#228PredNum" title='PredNum' data-ref="228PredNum">PredNum</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::NodeData::SubtreeID" title='llvm::SchedDFSResult::NodeData::SubtreeID' data-ref="llvm::SchedDFSResult::NodeData::SubtreeID">SubtreeID</a> = <a class="local col5 ref" href="#225Succ" title='Succ' data-ref="225Succ">Succ</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1348">1348</th><td>    <a class="member" href="#llvm::SchedDFSImpl::SubtreeClasses" title='llvm::SchedDFSImpl::SubtreeClasses' data-ref="llvm::SchedDFSImpl::SubtreeClasses">SubtreeClasses</a>.<a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZN4llvm12IntEqClasses4joinEjj" title='llvm::IntEqClasses::join' data-ref="_ZN4llvm12IntEqClasses4joinEjj">join</a>(<a class="local col5 ref" href="#225Succ" title='Succ' data-ref="225Succ">Succ</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>, <a class="local col8 ref" href="#228PredNum" title='PredNum' data-ref="228PredNum">PredNum</a>);</td></tr>
<tr><th id="1349">1349</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1350">1350</th><td>  }</td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td>  <i class="doc">/// Called by finalize() to record a connection between trees.</i></td></tr>
<tr><th id="1353">1353</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12SchedDFSImpl13addConnectionEjjj" title='llvm::SchedDFSImpl::addConnection' data-ref="_ZN4llvm12SchedDFSImpl13addConnectionEjjj">addConnection</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="231FromTree" title='FromTree' data-type='unsigned int' data-ref="231FromTree">FromTree</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="232ToTree" title='ToTree' data-type='unsigned int' data-ref="232ToTree">ToTree</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="233Depth" title='Depth' data-type='unsigned int' data-ref="233Depth">Depth</dfn>) {</td></tr>
<tr><th id="1354">1354</th><td>    <b>if</b> (!<a class="local col3 ref" href="#233Depth" title='Depth' data-ref="233Depth">Depth</a>)</td></tr>
<tr><th id="1355">1355</th><td>      <b>return</b>;</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td>    <b>do</b> {</td></tr>
<tr><th id="1358">1358</th><td>      <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a>::<a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::Connection" title='llvm::SchedDFSResult::Connection' data-ref="llvm::SchedDFSResult::Connection">Connection</a>&gt; &amp;<dfn class="local col4 decl" id="234Connections" title='Connections' data-type='SmallVectorImpl&lt;SchedDFSResult::Connection&gt; &amp;' data-ref="234Connections">Connections</dfn> =</td></tr>
<tr><th id="1359">1359</th><td>        <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::SubtreeConnections" title='llvm::SchedDFSResult::SubtreeConnections' data-ref="llvm::SchedDFSResult::SubtreeConnections">SubtreeConnections</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#231FromTree" title='FromTree' data-ref="231FromTree">FromTree</a>]</a>;</td></tr>
<tr><th id="1360">1360</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a>::<a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::Connection" title='llvm::SchedDFSResult::Connection' data-ref="llvm::SchedDFSResult::Connection">Connection</a> &amp;<dfn class="local col5 decl" id="235C" title='C' data-type='SchedDFSResult::Connection &amp;' data-ref="235C">C</dfn> : <a class="local col4 ref" href="#234Connections" title='Connections' data-ref="234Connections">Connections</a>) {</td></tr>
<tr><th id="1361">1361</th><td>        <b>if</b> (<a class="local col5 ref" href="#235C" title='C' data-ref="235C">C</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::Connection::TreeID" title='llvm::SchedDFSResult::Connection::TreeID' data-ref="llvm::SchedDFSResult::Connection::TreeID">TreeID</a> == <a class="local col2 ref" href="#232ToTree" title='ToTree' data-ref="232ToTree">ToTree</a>) {</td></tr>
<tr><th id="1362">1362</th><td>          <a class="local col5 ref" href="#235C" title='C' data-ref="235C">C</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::Connection::Level" title='llvm::SchedDFSResult::Connection::Level' data-ref="llvm::SchedDFSResult::Connection::Level">Level</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col5 ref" href="#235C" title='C' data-ref="235C">C</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::Connection::Level" title='llvm::SchedDFSResult::Connection::Level' data-ref="llvm::SchedDFSResult::Connection::Level">Level</a>, <a class="local col3 ref" href="#233Depth" title='Depth' data-ref="233Depth">Depth</a>);</td></tr>
<tr><th id="1363">1363</th><td>          <b>return</b>;</td></tr>
<tr><th id="1364">1364</th><td>        }</td></tr>
<tr><th id="1365">1365</th><td>      }</td></tr>
<tr><th id="1366">1366</th><td>      <a class="local col4 ref" href="#234Connections" title='Connections' data-ref="234Connections">Connections</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a>::<a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::Connection" title='llvm::SchedDFSResult::Connection' data-ref="llvm::SchedDFSResult::Connection">Connection</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZN4llvm14SchedDFSResult10ConnectionC1Ejj" title='llvm::SchedDFSResult::Connection::Connection' data-ref="_ZN4llvm14SchedDFSResult10ConnectionC1Ejj">(</a><a class="local col2 ref" href="#232ToTree" title='ToTree' data-ref="232ToTree">ToTree</a>, <a class="local col3 ref" href="#233Depth" title='Depth' data-ref="233Depth">Depth</a>));</td></tr>
<tr><th id="1367">1367</th><td>      <a class="local col1 ref" href="#231FromTree" title='FromTree' data-ref="231FromTree">FromTree</a> = <a class="member" href="#llvm::SchedDFSImpl::R" title='llvm::SchedDFSImpl::R' data-ref="llvm::SchedDFSImpl::R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::DFSTreeData" title='llvm::SchedDFSResult::DFSTreeData' data-ref="llvm::SchedDFSResult::DFSTreeData">DFSTreeData</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#231FromTree" title='FromTree' data-ref="231FromTree">FromTree</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::TreeData::ParentTreeID" title='llvm::SchedDFSResult::TreeData::ParentTreeID' data-ref="llvm::SchedDFSResult::TreeData::ParentTreeID">ParentTreeID</a>;</td></tr>
<tr><th id="1368">1368</th><td>    } <b>while</b> (<a class="local col1 ref" href="#231FromTree" title='FromTree' data-ref="231FromTree">FromTree</a> != <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a>::<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::InvalidSubtreeID" title='llvm::SchedDFSResult::InvalidSubtreeID' data-ref="llvm::SchedDFSResult::InvalidSubtreeID">InvalidSubtreeID</a>);</td></tr>
<tr><th id="1369">1369</th><td>  }</td></tr>
<tr><th id="1370">1370</th><td>};</td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td><b>namespace</b> {</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td><i class="doc" data-doc="(anonymousnamespace)::SchedDAGReverseDFS">/// Manage the stack used by a reverse depth-first search over the DAG.</i></td></tr>
<tr><th id="1377">1377</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SchedDAGReverseDFS" title='(anonymous namespace)::SchedDAGReverseDFS' data-ref="(anonymousnamespace)::SchedDAGReverseDFS">SchedDAGReverseDFS</dfn> {</td></tr>
<tr><th id="1378">1378</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</a>&gt;&gt; <dfn class="tu decl" id="(anonymousnamespace)::SchedDAGReverseDFS::DFSStack" title='(anonymous namespace)::SchedDAGReverseDFS::DFSStack' data-type='std::vector&lt;std::pair&lt;const SUnit *, SUnit::const_pred_iterator&gt; &gt;' data-ref="(anonymousnamespace)::SchedDAGReverseDFS::DFSStack">DFSStack</dfn>;</td></tr>
<tr><th id="1379">1379</th><td></td></tr>
<tr><th id="1380">1380</th><td><b>public</b>:</td></tr>
<tr><th id="1381">1381</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS10isCompleteEv" title='(anonymous namespace)::SchedDAGReverseDFS::isComplete' data-type='bool (anonymous namespace)::SchedDAGReverseDFS::isComplete() const' data-ref="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS10isCompleteEv">isComplete</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SchedDAGReverseDFS::DFSStack" title='(anonymous namespace)::SchedDAGReverseDFS::DFSStack' data-use='m' data-ref="(anonymousnamespace)::SchedDAGReverseDFS::DFSStack">DFSStack</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>(); }</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SchedDAGReverseDFS6followEPKN4llvm5SUnitE" title='(anonymous namespace)::SchedDAGReverseDFS::follow' data-type='void (anonymous namespace)::SchedDAGReverseDFS::follow(const llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_118SchedDAGReverseDFS6followEPKN4llvm5SUnitE">follow</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="236SU" title='SU' data-type='const llvm::SUnit *' data-ref="236SU">SU</dfn>) {</td></tr>
<tr><th id="1384">1384</th><td>    <a class="tu member" href="#(anonymousnamespace)::SchedDAGReverseDFS::DFSStack" title='(anonymous namespace)::SchedDAGReverseDFS::DFSStack' data-use='m' data-ref="(anonymousnamespace)::SchedDAGReverseDFS::DFSStack">DFSStack</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col6 ref" href="#236SU" title='SU' data-ref="236SU">SU</a></span>, <a class="local col6 ref" href="#236SU" title='SU' data-ref="236SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>()));</td></tr>
<tr><th id="1385">1385</th><td>  }</td></tr>
<tr><th id="1386">1386</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SchedDAGReverseDFS7advanceEv" title='(anonymous namespace)::SchedDAGReverseDFS::advance' data-type='void (anonymous namespace)::SchedDAGReverseDFS::advance()' data-ref="_ZN12_GLOBAL__N_118SchedDAGReverseDFS7advanceEv">advance</dfn>() { ++<a class="tu member" href="#(anonymousnamespace)::SchedDAGReverseDFS::DFSStack" title='(anonymous namespace)::SchedDAGReverseDFS::DFSStack' data-use='m' data-ref="(anonymousnamespace)::SchedDAGReverseDFS::DFSStack">DFSStack</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::SUnit *, const llvm::SDep *&gt;::second' data-ref="std::pair::second">second</a>; }</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SchedDAGReverseDFS9backtrackEv" title='(anonymous namespace)::SchedDAGReverseDFS::backtrack' data-type='const llvm::SDep * (anonymous namespace)::SchedDAGReverseDFS::backtrack()' data-ref="_ZN12_GLOBAL__N_118SchedDAGReverseDFS9backtrackEv">backtrack</dfn>() {</td></tr>
<tr><th id="1389">1389</th><td>    <a class="tu member" href="#(anonymousnamespace)::SchedDAGReverseDFS::DFSStack" title='(anonymous namespace)::SchedDAGReverseDFS::DFSStack' data-use='m' data-ref="(anonymousnamespace)::SchedDAGReverseDFS::DFSStack">DFSStack</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="1390">1390</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SchedDAGReverseDFS::DFSStack" title='(anonymous namespace)::SchedDAGReverseDFS::DFSStack' data-use='m' data-ref="(anonymousnamespace)::SchedDAGReverseDFS::DFSStack">DFSStack</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() ? <b>nullptr</b> : <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="tu member" href="#(anonymousnamespace)::SchedDAGReverseDFS::DFSStack" title='(anonymous namespace)::SchedDAGReverseDFS::DFSStack' data-use='m' data-ref="(anonymousnamespace)::SchedDAGReverseDFS::DFSStack">DFSStack</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::SUnit *, const llvm::SDep *&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1391">1391</th><td>  }</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getCurrEv" title='(anonymous namespace)::SchedDAGReverseDFS::getCurr' data-type='const llvm::SUnit * (anonymous namespace)::SchedDAGReverseDFS::getCurr() const' data-ref="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getCurrEv">getCurr</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SchedDAGReverseDFS::DFSStack" title='(anonymous namespace)::SchedDAGReverseDFS::DFSStack' data-use='m' data-ref="(anonymousnamespace)::SchedDAGReverseDFS::DFSStack">DFSStack</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4backEv" title='std::vector::back' data-ref="_ZNKSt6vector4backEv">back</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::SUnit *, const llvm::SDep *&gt;::first' data-ref="std::pair::first">first</a>; }</td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getPredEv" title='(anonymous namespace)::SchedDAGReverseDFS::getPred' data-type='SUnit::const_pred_iterator (anonymous namespace)::SchedDAGReverseDFS::getPred() const' data-ref="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getPredEv">getPred</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SchedDAGReverseDFS::DFSStack" title='(anonymous namespace)::SchedDAGReverseDFS::DFSStack' data-use='m' data-ref="(anonymousnamespace)::SchedDAGReverseDFS::DFSStack">DFSStack</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4backEv" title='std::vector::back' data-ref="_ZNKSt6vector4backEv">back</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::SUnit *, const llvm::SDep *&gt;::second' data-ref="std::pair::second">second</a>; }</td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS10getPredEndEv" title='(anonymous namespace)::SchedDAGReverseDFS::getPredEnd' data-type='SUnit::const_pred_iterator (anonymous namespace)::SchedDAGReverseDFS::getPredEnd() const' data-ref="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS10getPredEndEv">getPredEnd</dfn>() <em>const</em> {</td></tr>
<tr><th id="1398">1398</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getCurrEv" title='(anonymous namespace)::SchedDAGReverseDFS::getCurr' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getCurrEv">getCurr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1399">1399</th><td>  }</td></tr>
<tr><th id="1400">1400</th><td>};</td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1403">1403</th><td></td></tr>
<tr><th id="1404">1404</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11hasDataSuccPKN4llvm5SUnitE" title='hasDataSucc' data-type='bool hasDataSucc(const llvm::SUnit * SU)' data-ref="_ZL11hasDataSuccPKN4llvm5SUnitE">hasDataSucc</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="237SU" title='SU' data-type='const llvm::SUnit *' data-ref="237SU">SU</dfn>) {</td></tr>
<tr><th id="1405">1405</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col8 decl" id="238SuccDep" title='SuccDep' data-type='const llvm::SDep &amp;' data-ref="238SuccDep">SuccDep</dfn> : <a class="local col7 ref" href="#237SU" title='SU' data-ref="237SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1406">1406</th><td>    <b>if</b> (<a class="local col8 ref" href="#238SuccDep" title='SuccDep' data-ref="238SuccDep">SuccDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> &amp;&amp;</td></tr>
<tr><th id="1407">1407</th><td>        !<a class="local col8 ref" href="#238SuccDep" title='SuccDep' data-ref="238SuccDep">SuccDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>())</td></tr>
<tr><th id="1408">1408</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1409">1409</th><td>  }</td></tr>
<tr><th id="1410">1410</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1411">1411</th><td>}</td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td><i class="doc">/// Computes an ILP metric for all nodes in the subDAG reachable via depth-first</i></td></tr>
<tr><th id="1414">1414</th><td><i class="doc">/// search from this root.</i></td></tr>
<tr><th id="1415">1415</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a>::<dfn class="decl def" id="_ZN4llvm14SchedDFSResult7computeENS_8ArrayRefINS_5SUnitEEE" title='llvm::SchedDFSResult::compute' data-ref="_ZN4llvm14SchedDFSResult7computeENS_8ArrayRefINS_5SUnitEEE">compute</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; <dfn class="local col9 decl" id="239SUnits" title='SUnits' data-type='ArrayRef&lt;llvm::SUnit&gt;' data-ref="239SUnits">SUnits</dfn>) {</td></tr>
<tr><th id="1416">1416</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::IsBottomUp" title='llvm::SchedDFSResult::IsBottomUp' data-ref="llvm::SchedDFSResult::IsBottomUp">IsBottomUp</a>)</td></tr>
<tr><th id="1417">1417</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Top-down ILP metric is unimplemented&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp&quot;, 1417)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Top-down ILP metric is unimplemented"</q>);</td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td>  <a class="type" href="#llvm::SchedDFSImpl" title='llvm::SchedDFSImpl' data-ref="llvm::SchedDFSImpl">SchedDFSImpl</a> <dfn class="local col0 decl" id="240Impl" title='Impl' data-type='llvm::SchedDFSImpl' data-ref="240Impl">Impl</dfn><a class="ref" href="#_ZN4llvm12SchedDFSImplC1ERNS_14SchedDFSResultE" title='llvm::SchedDFSImpl::SchedDFSImpl' data-ref="_ZN4llvm12SchedDFSImplC1ERNS_14SchedDFSResultE">(</a>*<b>this</b>);</td></tr>
<tr><th id="1420">1420</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col1 decl" id="241SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="241SU">SU</dfn> : <a class="local col9 ref" href="#239SUnits" title='SUnits' data-ref="239SUnits">SUnits</a>) {</td></tr>
<tr><th id="1421">1421</th><td>    <b>if</b> (<a class="local col0 ref" href="#240Impl" title='Impl' data-ref="240Impl">Impl</a>.<a class="ref" href="#_ZNK4llvm12SchedDFSImpl9isVisitedEPKNS_5SUnitE" title='llvm::SchedDFSImpl::isVisited' data-ref="_ZNK4llvm12SchedDFSImpl9isVisitedEPKNS_5SUnitE">isVisited</a>(&amp;<a class="local col1 ref" href="#241SU" title='SU' data-ref="241SU">SU</a>) || <a class="tu ref" href="#_ZL11hasDataSuccPKN4llvm5SUnitE" title='hasDataSucc' data-use='c' data-ref="_ZL11hasDataSuccPKN4llvm5SUnitE">hasDataSucc</a>(&amp;<a class="local col1 ref" href="#241SU" title='SU' data-ref="241SU">SU</a>))</td></tr>
<tr><th id="1422">1422</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td>    <a class="tu type" href="#(anonymousnamespace)::SchedDAGReverseDFS" title='(anonymous namespace)::SchedDAGReverseDFS' data-ref="(anonymousnamespace)::SchedDAGReverseDFS">SchedDAGReverseDFS</a> <a class="tu ref fake" href="#1377" title='(anonymous namespace)::SchedDAGReverseDFS::SchedDAGReverseDFS' data-use='c' data-ref="_ZN12_GLOBAL__N_118SchedDAGReverseDFSC1Ev"></a><dfn class="local col2 decl" id="242DFS" title='DFS' data-type='(anonymous namespace)::SchedDAGReverseDFS' data-ref="242DFS">DFS</dfn>;</td></tr>
<tr><th id="1425">1425</th><td>    <a class="local col0 ref" href="#240Impl" title='Impl' data-ref="240Impl">Impl</a>.<a class="ref" href="#_ZN4llvm12SchedDFSImpl13visitPreorderEPKNS_5SUnitE" title='llvm::SchedDFSImpl::visitPreorder' data-ref="_ZN4llvm12SchedDFSImpl13visitPreorderEPKNS_5SUnitE">visitPreorder</a>(&amp;<a class="local col1 ref" href="#241SU" title='SU' data-ref="241SU">SU</a>);</td></tr>
<tr><th id="1426">1426</th><td>    <a class="local col2 ref" href="#242DFS" title='DFS' data-ref="242DFS">DFS</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_118SchedDAGReverseDFS6followEPKN4llvm5SUnitE" title='(anonymous namespace)::SchedDAGReverseDFS::follow' data-use='c' data-ref="_ZN12_GLOBAL__N_118SchedDAGReverseDFS6followEPKN4llvm5SUnitE">follow</a>(&amp;<a class="local col1 ref" href="#241SU" title='SU' data-ref="241SU">SU</a>);</td></tr>
<tr><th id="1427">1427</th><td>    <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="1428">1428</th><td>      <i>// Traverse the leftmost path as far as possible.</i></td></tr>
<tr><th id="1429">1429</th><td>      <b>while</b> (<a class="local col2 ref" href="#242DFS" title='DFS' data-ref="242DFS">DFS</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getPredEv" title='(anonymous namespace)::SchedDAGReverseDFS::getPred' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getPredEv">getPred</a>() != <a class="local col2 ref" href="#242DFS" title='DFS' data-ref="242DFS">DFS</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118SchedDAGReverseDFS10getPredEndEv" title='(anonymous namespace)::SchedDAGReverseDFS::getPredEnd' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS10getPredEndEv">getPredEnd</a>()) {</td></tr>
<tr><th id="1430">1430</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="243PredDep" title='PredDep' data-type='const llvm::SDep &amp;' data-ref="243PredDep">PredDep</dfn> = *<a class="local col2 ref" href="#242DFS" title='DFS' data-ref="242DFS">DFS</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getPredEv" title='(anonymous namespace)::SchedDAGReverseDFS::getPred' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getPredEv">getPred</a>();</td></tr>
<tr><th id="1431">1431</th><td>        <a class="local col2 ref" href="#242DFS" title='DFS' data-ref="242DFS">DFS</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_118SchedDAGReverseDFS7advanceEv" title='(anonymous namespace)::SchedDAGReverseDFS::advance' data-use='c' data-ref="_ZN12_GLOBAL__N_118SchedDAGReverseDFS7advanceEv">advance</a>();</td></tr>
<tr><th id="1432">1432</th><td>        <i>// Ignore non-data edges.</i></td></tr>
<tr><th id="1433">1433</th><td>        <b>if</b> (<a class="local col3 ref" href="#243PredDep" title='PredDep' data-ref="243PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a></td></tr>
<tr><th id="1434">1434</th><td>            || <a class="local col3 ref" href="#243PredDep" title='PredDep' data-ref="243PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>()) {</td></tr>
<tr><th id="1435">1435</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1436">1436</th><td>        }</td></tr>
<tr><th id="1437">1437</th><td>        <i>// An already visited edge is a cross edge, assuming an acyclic DAG.</i></td></tr>
<tr><th id="1438">1438</th><td>        <b>if</b> (<a class="local col0 ref" href="#240Impl" title='Impl' data-ref="240Impl">Impl</a>.<a class="ref" href="#_ZNK4llvm12SchedDFSImpl9isVisitedEPKNS_5SUnitE" title='llvm::SchedDFSImpl::isVisited' data-ref="_ZNK4llvm12SchedDFSImpl9isVisitedEPKNS_5SUnitE">isVisited</a>(<a class="local col3 ref" href="#243PredDep" title='PredDep' data-ref="243PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>())) {</td></tr>
<tr><th id="1439">1439</th><td>          <a class="local col0 ref" href="#240Impl" title='Impl' data-ref="240Impl">Impl</a>.<a class="ref" href="#_ZN4llvm12SchedDFSImpl14visitCrossEdgeERKNS_4SDepEPKNS_5SUnitE" title='llvm::SchedDFSImpl::visitCrossEdge' data-ref="_ZN4llvm12SchedDFSImpl14visitCrossEdgeERKNS_4SDepEPKNS_5SUnitE">visitCrossEdge</a>(<a class="local col3 ref" href="#243PredDep" title='PredDep' data-ref="243PredDep">PredDep</a>, <a class="local col2 ref" href="#242DFS" title='DFS' data-ref="242DFS">DFS</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getCurrEv" title='(anonymous namespace)::SchedDAGReverseDFS::getCurr' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getCurrEv">getCurr</a>());</td></tr>
<tr><th id="1440">1440</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1441">1441</th><td>        }</td></tr>
<tr><th id="1442">1442</th><td>        <a class="local col0 ref" href="#240Impl" title='Impl' data-ref="240Impl">Impl</a>.<a class="ref" href="#_ZN4llvm12SchedDFSImpl13visitPreorderEPKNS_5SUnitE" title='llvm::SchedDFSImpl::visitPreorder' data-ref="_ZN4llvm12SchedDFSImpl13visitPreorderEPKNS_5SUnitE">visitPreorder</a>(<a class="local col3 ref" href="#243PredDep" title='PredDep' data-ref="243PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1443">1443</th><td>        <a class="local col2 ref" href="#242DFS" title='DFS' data-ref="242DFS">DFS</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_118SchedDAGReverseDFS6followEPKN4llvm5SUnitE" title='(anonymous namespace)::SchedDAGReverseDFS::follow' data-use='c' data-ref="_ZN12_GLOBAL__N_118SchedDAGReverseDFS6followEPKN4llvm5SUnitE">follow</a>(<a class="local col3 ref" href="#243PredDep" title='PredDep' data-ref="243PredDep">PredDep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1444">1444</th><td>      }</td></tr>
<tr><th id="1445">1445</th><td>      <i>// Visit the top of the stack in postorder and backtrack.</i></td></tr>
<tr><th id="1446">1446</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="244Child" title='Child' data-type='const llvm::SUnit *' data-ref="244Child">Child</dfn> = <a class="local col2 ref" href="#242DFS" title='DFS' data-ref="242DFS">DFS</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getCurrEv" title='(anonymous namespace)::SchedDAGReverseDFS::getCurr' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getCurrEv">getCurr</a>();</td></tr>
<tr><th id="1447">1447</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col5 decl" id="245PredDep" title='PredDep' data-type='const llvm::SDep *' data-ref="245PredDep">PredDep</dfn> = <a class="local col2 ref" href="#242DFS" title='DFS' data-ref="242DFS">DFS</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_118SchedDAGReverseDFS9backtrackEv" title='(anonymous namespace)::SchedDAGReverseDFS::backtrack' data-use='c' data-ref="_ZN12_GLOBAL__N_118SchedDAGReverseDFS9backtrackEv">backtrack</a>();</td></tr>
<tr><th id="1448">1448</th><td>      <a class="local col0 ref" href="#240Impl" title='Impl' data-ref="240Impl">Impl</a>.<a class="ref" href="#_ZN4llvm12SchedDFSImpl18visitPostorderNodeEPKNS_5SUnitE" title='llvm::SchedDFSImpl::visitPostorderNode' data-ref="_ZN4llvm12SchedDFSImpl18visitPostorderNodeEPKNS_5SUnitE">visitPostorderNode</a>(<a class="local col4 ref" href="#244Child" title='Child' data-ref="244Child">Child</a>);</td></tr>
<tr><th id="1449">1449</th><td>      <b>if</b> (<a class="local col5 ref" href="#245PredDep" title='PredDep' data-ref="245PredDep">PredDep</a>)</td></tr>
<tr><th id="1450">1450</th><td>        <a class="local col0 ref" href="#240Impl" title='Impl' data-ref="240Impl">Impl</a>.<a class="ref" href="#_ZN4llvm12SchedDFSImpl18visitPostorderEdgeERKNS_4SDepEPKNS_5SUnitE" title='llvm::SchedDFSImpl::visitPostorderEdge' data-ref="_ZN4llvm12SchedDFSImpl18visitPostorderEdgeERKNS_4SDepEPKNS_5SUnitE">visitPostorderEdge</a>(*<a class="local col5 ref" href="#245PredDep" title='PredDep' data-ref="245PredDep">PredDep</a>, <a class="local col2 ref" href="#242DFS" title='DFS' data-ref="242DFS">DFS</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getCurrEv" title='(anonymous namespace)::SchedDAGReverseDFS::getCurr' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS7getCurrEv">getCurr</a>());</td></tr>
<tr><th id="1451">1451</th><td>      <b>if</b> (<a class="local col2 ref" href="#242DFS" title='DFS' data-ref="242DFS">DFS</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118SchedDAGReverseDFS10isCompleteEv" title='(anonymous namespace)::SchedDAGReverseDFS::isComplete' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SchedDAGReverseDFS10isCompleteEv">isComplete</a>())</td></tr>
<tr><th id="1452">1452</th><td>        <b>break</b>;</td></tr>
<tr><th id="1453">1453</th><td>    }</td></tr>
<tr><th id="1454">1454</th><td>  }</td></tr>
<tr><th id="1455">1455</th><td>  <a class="local col0 ref" href="#240Impl" title='Impl' data-ref="240Impl">Impl</a>.<a class="ref" href="#_ZN4llvm12SchedDFSImpl8finalizeEv" title='llvm::SchedDFSImpl::finalize' data-ref="_ZN4llvm12SchedDFSImpl8finalizeEv">finalize</a>();</td></tr>
<tr><th id="1456">1456</th><td>}</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td><i class="doc">/// The root of the given SubtreeID was just scheduled. For all subtrees</i></td></tr>
<tr><th id="1459">1459</th><td><i class="doc">/// connected to this tree, record the depth of the connection so that the</i></td></tr>
<tr><th id="1460">1460</th><td><i class="doc">/// nearest connected subtrees can be prioritized.</i></td></tr>
<tr><th id="1461">1461</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a>::<dfn class="decl def" id="_ZN4llvm14SchedDFSResult12scheduleTreeEj" title='llvm::SchedDFSResult::scheduleTree' data-ref="_ZN4llvm14SchedDFSResult12scheduleTreeEj">scheduleTree</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="246SubtreeID" title='SubtreeID' data-type='unsigned int' data-ref="246SubtreeID">SubtreeID</dfn>) {</td></tr>
<tr><th id="1462">1462</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::Connection" title='llvm::SchedDFSResult::Connection' data-ref="llvm::SchedDFSResult::Connection">Connection</a> &amp;<dfn class="local col7 decl" id="247C" title='C' data-type='const llvm::SchedDFSResult::Connection &amp;' data-ref="247C">C</dfn> : <a class="member" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::SubtreeConnections" title='llvm::SchedDFSResult::SubtreeConnections' data-ref="llvm::SchedDFSResult::SubtreeConnections">SubtreeConnections</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#246SubtreeID" title='SubtreeID' data-ref="246SubtreeID">SubtreeID</a>]</a>) {</td></tr>
<tr><th id="1463">1463</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::SubtreeConnectLevels" title='llvm::SchedDFSResult::SubtreeConnectLevels' data-ref="llvm::SchedDFSResult::SubtreeConnectLevels">SubtreeConnectLevels</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#247C" title='C' data-ref="247C">C</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::Connection::TreeID" title='llvm::SchedDFSResult::Connection::TreeID' data-ref="llvm::SchedDFSResult::Connection::TreeID">TreeID</a>]</a> =</td></tr>
<tr><th id="1464">1464</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::SubtreeConnectLevels" title='llvm::SchedDFSResult::SubtreeConnectLevels' data-ref="llvm::SchedDFSResult::SubtreeConnectLevels">SubtreeConnectLevels</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#247C" title='C' data-ref="247C">C</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::Connection::TreeID" title='llvm::SchedDFSResult::Connection::TreeID' data-ref="llvm::SchedDFSResult::Connection::TreeID">TreeID</a>]</a>, <a class="local col7 ref" href="#247C" title='C' data-ref="247C">C</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::Connection::Level" title='llvm::SchedDFSResult::Connection::Level' data-ref="llvm::SchedDFSResult::Connection::Level">Level</a>);</td></tr>
<tr><th id="1465">1465</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  Tree: &quot; &lt;&lt; C.TreeID &lt;&lt; &quot; @&quot; &lt;&lt; SubtreeConnectLevels[C.TreeID] &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Tree: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#247C" title='C' data-ref="247C">C</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::Connection::TreeID" title='llvm::SchedDFSResult::Connection::TreeID' data-ref="llvm::SchedDFSResult::Connection::TreeID">TreeID</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" @"</q></td></tr>
<tr><th id="1466">1466</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::SubtreeConnectLevels" title='llvm::SchedDFSResult::SubtreeConnectLevels' data-ref="llvm::SchedDFSResult::SubtreeConnectLevels">SubtreeConnectLevels</a>[<a class="local col7 ref" href="#247C" title='C' data-ref="247C">C</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult::Connection::TreeID" title='llvm::SchedDFSResult::Connection::TreeID' data-ref="llvm::SchedDFSResult::Connection::TreeID">TreeID</a>] <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1467">1467</th><td>  }</td></tr>
<tr><th id="1468">1468</th><td>}</td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td><u>#<span data-ppcond="1470">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="1471">1471</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::ILPValue" title='llvm::ILPValue' data-ref="llvm::ILPValue">ILPValue</a>::<dfn class="decl def" id="_ZNK4llvm8ILPValue5printERNS_11raw_ostreamE" title='llvm::ILPValue::print' data-ref="_ZNK4llvm8ILPValue5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="248OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="248OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1472">1472</th><td>  <a class="local col8 ref" href="#248OS" title='OS' data-ref="248OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::ILPValue::InstrCount" title='llvm::ILPValue::InstrCount' data-ref="llvm::ILPValue::InstrCount">InstrCount</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" / "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::ILPValue::Length" title='llvm::ILPValue::Length' data-ref="llvm::ILPValue::Length">Length</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q>;</td></tr>
<tr><th id="1473">1473</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::ILPValue::Length" title='llvm::ILPValue::Length' data-ref="llvm::ILPValue::Length">Length</a>)</td></tr>
<tr><th id="1474">1474</th><td>    <a class="local col8 ref" href="#248OS" title='OS' data-ref="248OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"BADILP"</q>;</td></tr>
<tr><th id="1475">1475</th><td>  <b>else</b></td></tr>
<tr><th id="1476">1476</th><td>    <a class="local col8 ref" href="#248OS" title='OS' data-ref="248OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>"%g"</q>, ((<em>double</em>)<a class="member" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::ILPValue::InstrCount" title='llvm::ILPValue::InstrCount' data-ref="llvm::ILPValue::InstrCount">InstrCount</a> / <a class="member" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::ILPValue::Length" title='llvm::ILPValue::Length' data-ref="llvm::ILPValue::Length">Length</a>));</td></tr>
<tr><th id="1477">1477</th><td>}</td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::ILPValue" title='llvm::ILPValue' data-ref="llvm::ILPValue">ILPValue</a>::<dfn class="decl def" id="_ZNK4llvm8ILPValue4dumpEv" title='llvm::ILPValue::dump' data-ref="_ZNK4llvm8ILPValue4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="1480">1480</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="#_ZN4llvmlsERNS_11raw_ostreamERKNS_8ILPValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_8ILPValueE">&lt;&lt;</a> *<b>this</b> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1481">1481</th><td>}</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="1486">1486</th><td><a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_8ILPValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_8ILPValueE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="249OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="249OS">OS</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::ILPValue" title='llvm::ILPValue' data-ref="llvm::ILPValue">ILPValue</a> &amp;<dfn class="local col0 decl" id="250Val" title='Val' data-type='const llvm::ILPValue &amp;' data-ref="250Val">Val</dfn>) {</td></tr>
<tr><th id="1487">1487</th><td>  <a class="local col0 ref" href="#250Val" title='Val' data-ref="250Val">Val</a>.<a class="ref" href="#_ZNK4llvm8ILPValue5printERNS_11raw_ostreamE" title='llvm::ILPValue::print' data-ref="_ZNK4llvm8ILPValue5printERNS_11raw_ostreamE">print</a>(<span class='refarg'><a class="local col9 ref" href="#249OS" title='OS' data-ref="249OS">OS</a></span>);</td></tr>
<tr><th id="1488">1488</th><td>  <b>return</b> <a class="local col9 ref" href="#249OS" title='OS' data-ref="249OS">OS</a>;</td></tr>
<tr><th id="1489">1489</th><td>}</td></tr>
<tr><th id="1490">1490</th><td></td></tr>
<tr><th id="1491">1491</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td><u>#<span data-ppcond="1470">endif</span></u></td></tr>
<tr><th id="1494">1494</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
