Source Block: hdl/library/axi_dacfifo/axi_dacfifo.v@190:200@HdlIdDef
  input   [(AXI_DATA_WIDTH-1):0]      axi_rdata;
  output                              axi_rready;

  // internal registers
  reg                                 dma_dacrst_m1 = 1'b0;
  reg                                 dma_dacrst_m2 = 1'b0;

  // internal signals

  wire    [(AXI_DATA_WIDTH-1):0]      axi_wr_data_s;
  wire                                axi_wr_ready_s;

Diff Content:
- 195   reg                                 dma_dacrst_m2 = 1'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dacfifo/axi_dacfifo.v@189:199
  input                               axi_rlast;
  input   [(AXI_DATA_WIDTH-1):0]      axi_rdata;
  output                              axi_rready;

  // internal registers
  reg                                 dma_dacrst_m1 = 1'b0;
  reg                                 dma_dacrst_m2 = 1'b0;

  // internal signals

  wire    [(AXI_DATA_WIDTH-1):0]      axi_wr_data_s;

