//<MStar Software>
//******************************************************************************
// MStar Software
// Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
// All software, firmware and related documentation herein ("MStar Software") are
// intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
// law, including, but not limited to, copyright law and international treaties.
// Any use, modification, reproduction, retransmission, or republication of all
// or part of MStar Software is expressly prohibited, unless prior written
// permission has been granted by MStar.
//
// By accessing, browsing and/or using MStar Software, you acknowledge that you
// have read, understood, and agree, to be bound by below terms ("Terms") and to
// comply with all applicable laws and regulations:
//
// 1. MStar shall retain any and all right, ownership and interest to MStar
//    Software and any modification/derivatives thereof.
//    No right, ownership, or interest to MStar Software and any
//    modification/derivatives thereof is transferred to you under Terms.
//
// 2. You understand that MStar Software might include, incorporate or be
//    supplied together with third party`s software and the use of MStar
//    Software may require additional licenses from third parties.
//    Therefore, you hereby agree it is your sole responsibility to separately
//    obtain any and all third party right and license necessary for your use of
//    such third party`s software.
//
// 3. MStar Software and any modification/derivatives thereof shall be deemed as
//    MStar`s confidential information and you agree to keep MStar`s
//    confidential information in strictest confidence and not disclose to any
//    third party.
//
// 4. MStar Software is provided on an "AS IS" basis without warranties of any
//    kind. Any warranties are hereby expressly disclaimed by MStar, including
//    without limitation, any warranties of merchantability, non-infringement of
//    intellectual property rights, fitness for a particular purpose, error free
//    and in conformity with any international standard.  You agree to waive any
//    claim against MStar for any loss, damage, cost or expense that you may
//    incur related to your use of MStar Software.
//    In no event shall MStar be liable for any direct, indirect, incidental or
//    consequential damages, including without limitation, lost of profit or
//    revenues, lost or damage of data, and unauthorized system use.
//    You agree that this Section 4 shall still apply without being affected
//    even if MStar Software has been modified by MStar in accordance with your
//    request or instruction for your use, except otherwise agreed by both
//    parties in writing.
//
// 5. If requested, MStar may from time to time provide technical supports or
//    services in relation with MStar Software to you for your use of
//    MStar Software in conjunction with your or your customer`s product
//    ("Services").
//    You understand and agree that, except otherwise agreed by both parties in
//    writing, Services are provided on an "AS IS" basis and the warranty
//    disclaimer set forth in Section 4 above shall apply.
//
// 6. Nothing contained herein shall be construed as by implication, estoppels
//    or otherwise:
//    (a) conferring any license or right to use MStar name, trademark, service
//        mark, symbol or any other identification;
//    (b) obligating MStar or any of its affiliates to furnish any person,
//        including without limitation, you and your customers, any assistance
//        of any kind whatsoever, or any information; or
//    (c) conferring any license or right under any intellectual property right.
//
// 7. These terms shall be governed by and construed in accordance with the laws
//    of Taiwan, R.O.C., excluding its conflict of law rules.
//    Any and all dispute arising out hereof or related hereto shall be finally
//    settled by arbitration referred to the Chinese Arbitration Association,
//    Taipei in accordance with the ROC Arbitration Law and the Arbitration
//    Rules of the Association by three (3) arbitrators appointed in accordance
//    with the said Rules.
//    The place of arbitration shall be in Taipei, Taiwan and the language shall
//    be English.
//    The arbitration award shall be final and binding to both parties.
//
//******************************************************************************
//<MStar Software>
////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2006-2008 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
// MStar Semiconductor Inc. and be kept in strict confidence
// (; MStar; Confidential; Information; ) by the recipient.
// Any unauthorized act including without limitation unauthorized disclosure,
// copying, use, reproduction, sale, distribution, modification, disassembling,
// reverse engineering and compiling of the contents of MStar Confidential
// Information is unlawful and strictly prohibited. MStar hereby reserves the
// rights to any and all damages, losses, costs and expenses resulting therefrom.
//


//****************************************************
// MStar
//****************************************************

#if (CFG_DDR_FREQ == 1066) || (CFG_DDR_FREQ == 800)
//#if (HDUI_SUPPORT == 1)
#if 0
code U8 BWTABLE_COM_MIU_128[][5] =
{//Reg                           Bank    Mask    Value
 //{ BW_REG(0x2F00), 0xFF, 0x12 },
 { BW_REG(0x2F40), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F41), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F42), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F43), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F44), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F45), 0x12, 0xFF, 0x30 },    //{ BW_REG(0x2F45), 0xFF, 0x20 },   //Robert
 { BW_REG(0x2F46), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F47), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F48), 0x12, 0xFF, 0x40 },
 //{ BW_REG(0x1FFE), 0x07, 0x07 },//Same mark
 { BW_REG(0x1F02), 0x07, 0x3C, 0x18 },//Same mark
 { BW_REG(0x1F04), 0x07, 0xC0, 0x40 },//Same mark
 { BW_REG(0x1420), 0xFF, 0x3F, 0x08 },
 { BW_REG(0x1424), 0xFF, 0xC0, 0x40 },
//{ BW_REG(0x1207), 0x40, 0x40 }, //Remove this register as AiKen's advice
//MIU0
 { BW_REG(0x1240), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x1241), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1242), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1243), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1244), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1245), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1248), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1249), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x124A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x124B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x124C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x124D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x124E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x124F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1250), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1251), 0xFF, 0xFF, 0xFE },//Same mark
 { BW_REG(0x1260), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x1261), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1262), 0xFF, 0xFF, 0x08 },
 { BW_REG(0x1263), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1264), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1265), 0xFF, 0xFF, 0x04 },   //{ BW_REG(0x1265), 0xFF, 0x40 },    //Robert
 { BW_REG(0x1268), 0xFF, 0xFF, 0x5F },// MIU0 Group 1 priority mask
 { BW_REG(0x1269), 0xFF, 0xFF, 0xB6 },
 { BW_REG(0x126A), 0xFF, 0xFF, 0x21 },//Same mark
 { BW_REG(0x126B), 0xFF, 0xFF, 0x43 },//Same mark
 { BW_REG(0x126C), 0xFF, 0xFF, 0x65 },//Same mark
 { BW_REG(0x126D), 0xFF, 0xFF, 0x87 },//Same mark
 { BW_REG(0x126E), 0xFF, 0xFF, 0xA9 },//Same mark
 { BW_REG(0x126F), 0xFF, 0xFF, 0xCB },//Same mark
 { BW_REG(0x1270), 0xFF, 0xFF, 0xED },//Same mark
 { BW_REG(0x1271), 0xFF, 0xFF, 0x0F },//Same mark
 { BW_REG(0x1280), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x1281), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1282), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1283), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1284), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1285), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1288), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1289), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x128A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x128B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x128C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x128D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x128E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x128F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1290), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1291), 0xFF, 0xFF, 0xFE },//Same mark

//MIU 1 setting
 { BW_REG(0x0640), 0xFF, 0xFF, 0x10 },
 { BW_REG(0x0641), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0642), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0643), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0644), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0645), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x0660), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x0661), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0662), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0663), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0664), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0665), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x0668), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x0669), 0xFF, 0xFF, 0xF7 },
 { BW_REG(0x0680), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x0681), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0682), 0xFF, 0xFF, 0x09 },
 { BW_REG(0x0683), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0684), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0685), 0xFF, 0xFF, 0x04 },
 //GOP
 //{ BW_REG(0x1FFE), 0x0F, 0x00 },
 { BW_REG(0x1F32), 0x00, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x00, 0xFF, 0xC7 },

 //{ BW_REG(0x1FFE), 0x0F, 0x03 },
 { BW_REG(0x1F32), 0x03, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x03, 0xFF, 0xC7 },

 //{ BW_REG(0x1FFE), 0x0F, 0x06 },
 { BW_REG(0x1F32), 0x06, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x06, 0xFF, 0xC7 }, //{ BW_REG(0x1F33), 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x09 },
 { BW_REG(0x1F32), 0x09, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x09, 0xFF, 0xC7 },

 //MVOP
 { BW_REG(0x3D80), 0x00, 0xFF, 0x75 },
 { BW_REG(0x3D81), 0x00, 0xFF, 0x00 },

 //MVOP Clock
 { BW_REG(0x0B98), 0x00, 0xFF, 0x10 },
 { BW_REG(REG_TABLE_END), 0x00, 0x00 }
};

code U8 BWTABLE_COM_MIU_128X128[][5] =
{//Reg                           Bank    Mask    Value
 //{ BW_REG(0x2F00), 0xFF, 0x12 },
 { BW_REG(0x2F40), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F41), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F42), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F43), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F44), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F45), 0x12, 0xFF, 0x30 },    //{ BW_REG(0x2F45), 0xFF, 0x20 },   //Robert
 { BW_REG(0x2F46), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F47), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F48), 0x12, 0xFF, 0x60 },
 //{ BW_REG(0x1FFE), 0x07, 0x07 },//Same mark
 { BW_REG(0x1F02), 0x07, 0x3C, 0x18 },//Same mark
 { BW_REG(0x1F04), 0x07, 0xC0, 0x40 },//Same mark
 { BW_REG(0x1420), 0xFF, 0x3F, 0x08 },
 { BW_REG(0x1424), 0xFF, 0xC0, 0x40 },
//{ BW_REG(0x1207), 0x40, 0x40 }, //Remove this register as AiKen's advice
 //MIU0
 { BW_REG(0x1240), 0xFF, 0xFF, 0x10 },
 { BW_REG(0x1241), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1242), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1243), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1244), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1245), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1248), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1249), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x124A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x124B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x124C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x124D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x124E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x124F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1250), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1251), 0xFF, 0xFF, 0xFE },//Same mark
 { BW_REG(0x1260), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x1261), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1262), 0xFF, 0xFF, 0x18 },
 { BW_REG(0x1263), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1264), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1265), 0xFF, 0xFF, 0x04 },   //{ BW_REG(0x1265), 0xFF, 0x40 },    //Robert
 { BW_REG(0x1268), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1269), 0xFF, 0xFF, 0x3F },
 { BW_REG(0x126A), 0xFF, 0xFF, 0x21 },//Same mark
 { BW_REG(0x126B), 0xFF, 0xFF, 0x43 },//Same mark
 { BW_REG(0x126C), 0xFF, 0xFF, 0x65 },//Same mark
 { BW_REG(0x126D), 0xFF, 0xFF, 0x87 },//Same mark
 { BW_REG(0x126E), 0xFF, 0xFF, 0xA9 },//Same mark
 { BW_REG(0x126F), 0xFF, 0xFF, 0xCB },//Same mark
 { BW_REG(0x1270), 0xFF, 0xFF, 0xED },//Same mark
 { BW_REG(0x1271), 0xFF, 0xFF, 0x0F },//Same mark
 { BW_REG(0x1280), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x1281), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1282), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1283), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1284), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1285), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1288), 0xFF, 0xFF, 0x3F },
 { BW_REG(0x1289), 0xFF, 0xFF, 0xEF },
 { BW_REG(0x128A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x128B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x128C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x128D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x128E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x128F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1290), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1291), 0xFF, 0xFF, 0xFE },//Same mark

//MIU 1 setting
 { BW_REG(0x0640), 0xFF, 0xFF, 0x10 },
 { BW_REG(0x0641), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0642), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0643), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0644), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0645), 0xFF, 0xFF, 0x04 },

 { BW_REG(0x0660), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x0661), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0662), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0663), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0664), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0665), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x0668), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x0669), 0xFF, 0xFF, 0xF7 },


 { BW_REG(0x0680), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x0681), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0682), 0xFF, 0xFF, 0x09 },
 { BW_REG(0x0683), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0684), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0685), 0xFF, 0xFF, 0x04 },

 //GOP
 //{ BW_REG(0x1FFE), 0x0F, 0x00 },
 { BW_REG(0x1F32), 0x00, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x00, 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x03 },
 { BW_REG(0x1F32), 0x03, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x03, 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x06 },
 { BW_REG(0x1F32), 0x06, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x06, 0xFF, 0xC7 }, //{ BW_REG(0x1F33), 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x09 },
 { BW_REG(0x1F32), 0x09, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x09, 0xFF, 0x07 },

 //MVOP
 { BW_REG(0x3D80), 0x00, 0xFF, 0x75 },
 { BW_REG(0x3D81), 0x00, 0xFF, 0x00 },

 //MVOP Clock
 { BW_REG(0x0B98), 0x00, 0xFF, 0x10},
 { BW_REG(REG_TABLE_END), 0x00, 0x00 }
};

code U8 BWTABLE[][REG_ADDR_SIZE+REG_BANK_SIZE+REG_MASK_SIZE+BWTABLE_NUMS]=
{//Reg                          Bank    Mask    Value
 { BW_REG(0x1240), 0xFF, 0x02, 0x02/*Normal_mode*/, 0x02/*1080p_mode*/, },
 { BW_REG(0x1240), 0xFF, 0x02, 0x00/*Normal_mode*/, 0x00/*1080p_mode*/, },
 { BW_REG(0x1260), 0xFF, 0x02, 0x02/*Normal_mode*/, 0x02/*1080p_mode*/, },
 { BW_REG(0x1260), 0xFF, 0x02, 0x00/*Normal_mode*/, 0x00/*1080p_mode*/, },
 { BW_REG(REG_TABLE_END), 0x00, 0x00 }
};
#endif
//#else
code U8 BWTABLE_COM_MIU_128[][5] =
{//Reg                           Bank    Mask    Value
 //{ BW_REG(0x2F00), 0xFF, 0x12 },
 { BW_REG(0x2F40), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F41), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F42), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F43), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F44), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F45), 0x12, 0xFF, 0x30 },    //{ BW_REG(0x2F45), 0xFF, 0x20 },   //Robert
 { BW_REG(0x2F46), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F47), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F48), 0x12, 0xFF, 0x40 },
 //{ BW_REG(0x1FFE), 0x07, 0x07 },//Same mark
 { BW_REG(0x1F02), 0x07, 0x3C, 0x18 },//Same mark
 { BW_REG(0x1F04), 0x07, 0xC0, 0x40 },//Same mark
 { BW_REG(0x1420), 0xFF, 0x3F, 0x08 },
 { BW_REG(0x1424), 0xFF, 0xC0, 0x40 },
//{ BW_REG(0x1207), 0x40, 0x40 }, //Remove this register as AiKen's advice
//MIU0
 { BW_REG(0x1240), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x1241), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1242), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1243), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1244), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1245), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1248), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1249), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x124A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x124B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x124C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x124D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x124E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x124F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1250), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1251), 0xFF, 0xFF, 0xFE },//Same mark
 { BW_REG(0x1260), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x1261), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1262), 0xFF, 0xFF, 0x18 },
 { BW_REG(0x1263), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1264), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1265), 0xFF, 0xFF, 0x04 },   //{ BW_REG(0x1265), 0xFF, 0x40 },    //Robert
 { BW_REG(0x1268), 0xFF, 0xFF, 0x4F },// MIU0 Group 1 priority mask
 { BW_REG(0x1269), 0xFF, 0xFF, 0xA6 },
 { BW_REG(0x126A), 0xFF, 0xFF, 0x21 },//Same mark
 { BW_REG(0x126B), 0xFF, 0xFF, 0x43 },//Same mark
 { BW_REG(0x126C), 0xFF, 0xFF, 0x65 },//Same mark
 { BW_REG(0x126D), 0xFF, 0xFF, 0x87 },//Same mark
 { BW_REG(0x126E), 0xFF, 0xFF, 0xA9 },//Same mark
 { BW_REG(0x126F), 0xFF, 0xFF, 0xCB },//Same mark
 { BW_REG(0x1270), 0xFF, 0xFF, 0xED },//Same mark
 { BW_REG(0x1271), 0xFF, 0xFF, 0x0F },//Same mark
 { BW_REG(0x1280), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x1281), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1282), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1283), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1284), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1285), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1288), 0xFF, 0xFF, 0xFD },
 { BW_REG(0x1289), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x128A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x128B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x128C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x128D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x128E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x128F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1290), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1291), 0xFF, 0xFF, 0xFE },//Same mark

//MIU 1 setting
 { BW_REG(0x0640), 0xFF, 0xFF, 0x10 },
 { BW_REG(0x0641), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0642), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0643), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0644), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0645), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x0660), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x0661), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0662), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0663), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0664), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0665), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x0668), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x0669), 0xFF, 0xFF, 0xF7 },
 { BW_REG(0x0680), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x0681), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0682), 0xFF, 0xFF, 0x09 },
 { BW_REG(0x0683), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0684), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0685), 0xFF, 0xFF, 0x04 },
 //GOP
 //{ BW_REG(0x1FFE), 0x0F, 0x00 },
 { BW_REG(0x1F32), 0x00, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x00, 0xFF, 0xC7 },

 //{ BW_REG(0x1FFE), 0x0F, 0x03 },
 { BW_REG(0x1F32), 0x03, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x03, 0xFF, 0xC7 },

 //{ BW_REG(0x1FFE), 0x0F, 0x06 },
 { BW_REG(0x1F32), 0x06, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x06, 0xFF, 0xC7 }, //{ BW_REG(0x1F33), 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x09 },
 { BW_REG(0x1F32), 0x09, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x09, 0xFF, 0xC7 },

 //MVOP
 { BW_REG(0x3D80), 0x00, 0xFF, 0x75 },
 { BW_REG(0x3D81), 0x00, 0xFF, 0x00 },

 //MVOP Clock
 { BW_REG(0x0B98), 0x00, 0xFF, 0x10 },
 { BW_REG(REG_TABLE_END), 0x00, 0x00 }
};

code U8 BWTABLE_COM_MIU_128X128[][5] =
{//Reg                           Bank    Mask    Value
 //{ BW_REG(0x2F00), 0xFF, 0x12 },
 { BW_REG(0x2F40), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F41), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F42), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F43), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F44), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F45), 0x12, 0xFF, 0x30 },    //{ BW_REG(0x2F45), 0xFF, 0x20 },   //Robert
 { BW_REG(0x2F46), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F47), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F48), 0x12, 0xFF, 0x60 },
 //{ BW_REG(0x1FFE), 0x07, 0x07 },//Same mark
 { BW_REG(0x1F02), 0x07, 0x3C, 0x18 },//Same mark
 { BW_REG(0x1F04), 0x07, 0xC0, 0x40 },//Same mark
 { BW_REG(0x1420), 0xFF, 0x3F, 0x08 },
 { BW_REG(0x1424), 0xFF, 0xC0, 0x40 },
//{ BW_REG(0x1207), 0x40, 0x40 }, //Remove this register as AiKen's advice
 //MIU0
 { BW_REG(0x1240), 0xFF, 0xFF, 0x10 },
 { BW_REG(0x1241), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1242), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1243), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1244), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1245), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1248), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1249), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x124A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x124B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x124C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x124D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x124E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x124F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1250), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1251), 0xFF, 0xFF, 0xFE },//Same mark
 { BW_REG(0x1260), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x1261), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1262), 0xFF, 0xFF, 0x18 },
 { BW_REG(0x1263), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1264), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1265), 0xFF, 0xFF, 0x04 },   //{ BW_REG(0x1265), 0xFF, 0x40 },    //Robert
 { BW_REG(0x1268), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1269), 0xFF, 0xFF, 0x3F },
 { BW_REG(0x126A), 0xFF, 0xFF, 0x21 },//Same mark
 { BW_REG(0x126B), 0xFF, 0xFF, 0x43 },//Same mark
 { BW_REG(0x126C), 0xFF, 0xFF, 0x65 },//Same mark
 { BW_REG(0x126D), 0xFF, 0xFF, 0x87 },//Same mark
 { BW_REG(0x126E), 0xFF, 0xFF, 0xA9 },//Same mark
 { BW_REG(0x126F), 0xFF, 0xFF, 0xCB },//Same mark
 { BW_REG(0x1270), 0xFF, 0xFF, 0xED },//Same mark
 { BW_REG(0x1271), 0xFF, 0xFF, 0x0F },//Same mark
 { BW_REG(0x1280), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x1281), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1282), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1283), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1284), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1285), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1288), 0xFF, 0xFF, 0x3F },
 { BW_REG(0x1289), 0xFF, 0xFF, 0xEF },
 { BW_REG(0x128A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x128B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x128C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x128D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x128E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x128F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1290), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1291), 0xFF, 0xFF, 0xFE },//Same mark

//MIU 1 setting
 { BW_REG(0x0640), 0xFF, 0xFF, 0x10 },
 { BW_REG(0x0641), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0642), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0643), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0644), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0645), 0xFF, 0xFF, 0x04 },

 { BW_REG(0x0660), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x0661), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0662), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0663), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0664), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0665), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x0668), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x0669), 0xFF, 0xFF, 0xF7 },


 { BW_REG(0x0680), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x0681), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0682), 0xFF, 0xFF, 0x09 },
 { BW_REG(0x0683), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0684), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0685), 0xFF, 0xFF, 0x04 },

 //GOP
 //{ BW_REG(0x1FFE), 0x0F, 0x00 },
 { BW_REG(0x1F32), 0x00, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x00, 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x03 },
 { BW_REG(0x1F32), 0x03, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x03, 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x06 },
 { BW_REG(0x1F32), 0x06, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x06, 0xFF, 0xC7 }, //{ BW_REG(0x1F33), 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x09 },
 { BW_REG(0x1F32), 0x09, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x09, 0xFF, 0x07 },

 //MVOP
 { BW_REG(0x3D80), 0x00, 0xFF, 0x75 },
 { BW_REG(0x3D81), 0x00, 0xFF, 0x00 },

 //MVOP Clock
 { BW_REG(0x0B98), 0x00, 0xFF, 0x10},
 { BW_REG(REG_TABLE_END), 0x00, 0x00 }
};

code U8 BWTABLE[][REG_ADDR_SIZE+REG_BANK_SIZE+REG_MASK_SIZE+BWTABLE_NUMS]=
{//Reg                          Bank    Mask    Value
 { BW_REG(0x1240), 0xFF, 0x02, 0x02/*Normal_mode*/, 0x02/*1080p_mode*/, },
 { BW_REG(0x1240), 0xFF, 0x02, 0x00/*Normal_mode*/, 0x00/*1080p_mode*/, },
 { BW_REG(0x1260), 0xFF, 0x02, 0x02/*Normal_mode*/, 0x02/*1080p_mode*/, },
 { BW_REG(0x1260), 0xFF, 0x02, 0x00/*Normal_mode*/, 0x00/*1080p_mode*/, },
 { BW_REG(REG_TABLE_END), 0x00, 0x00 }
};
//#endif //(HDUI_SUPPORT == 1)
#elif (CFG_DDR_FREQ == 667) || (CFG_DDR_FREQ == 400) || (CFG_DDR_FREQ == 333)
code U8 BWTABLE_COM_MIU_128[][5] =
{//Reg                           Bank    Mask    Value
 //{ BW_REG(0x2F00), 0xFF, 0x12 },
 { BW_REG(0x2F40), 0x12, 0xFF, 0x12 },
 { BW_REG(0x2F41), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F42), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F43), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F44), 0x12, 0xFF, 0x12 },
 { BW_REG(0x2F45), 0x12, 0xFF, 0x18 },    //{ BW_REG(0x2F45), 0xFF, 0x20 },   //Robert
 { BW_REG(0x2F46), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F47), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F48), 0x12, 0xFF, 0x20 },
 //{ BW_REG(0x1FFE), 0x07, 0x07 },//Same mark
 { BW_REG(0x1F02), 0x07, 0x3C, 0x18 },//Same mark
 { BW_REG(0x1F04), 0x07, 0xC0, 0x40 },//Same mark
 { BW_REG(0x1420), 0xFF, 0x3F, 0x08 },
 { BW_REG(0x1424), 0xFF, 0xC0, 0x40 },
//{ BW_REG(0x1207), 0x40, 0x40 }, //Remove this register as AiKen's advice
//MIU0
 { BW_REG(0x1240), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x1241), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1242), 0xFF, 0xFF, 0x01 },
 { BW_REG(0x1243), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1244), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1245), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1248), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1249), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x124A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x124B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x124C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x124D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x124E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x124F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1250), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1251), 0xFF, 0xFF, 0xFE },//Same mark
 { BW_REG(0x1260), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x1261), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1262), 0xFF, 0xFF, 0x05 },
 { BW_REG(0x1263), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1264), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1265), 0xFF, 0xFF, 0x04 },   //{ BW_REG(0x1265), 0xFF, 0x40 },    //Robert
 { BW_REG(0x1268), 0xFF, 0xFF, 0x5E },// MIU0 Group 1 priority mask
 { BW_REG(0x1269), 0xFF, 0xFF, 0xB6 },
 { BW_REG(0x126A), 0xFF, 0xFF, 0x21 },//Same mark
 { BW_REG(0x126B), 0xFF, 0xFF, 0x43 },//Same mark
 { BW_REG(0x126C), 0xFF, 0xFF, 0x65 },//Same mark
 { BW_REG(0x126D), 0xFF, 0xFF, 0x87 },//Same mark
 { BW_REG(0x126E), 0xFF, 0xFF, 0xA9 },//Same mark
 { BW_REG(0x126F), 0xFF, 0xFF, 0xCB },//Same mark
 { BW_REG(0x1270), 0xFF, 0xFF, 0xED },//Same mark
 { BW_REG(0x1271), 0xFF, 0xFF, 0x0F },//Same mark
 { BW_REG(0x1280), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x1281), 0xFF, 0xFF, 0x81 },
 { BW_REG(0x1282), 0xFF, 0xFF, 0x01 },
 { BW_REG(0x1283), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1284), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1285), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1288), 0xFF, 0xFF, 0xBF },
 { BW_REG(0x1289), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x128A), 0xFF, 0xFF, 0x16 },//Same mark
 { BW_REG(0x128B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x128C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x128D), 0xFF, 0xFF, 0x70 },//Same mark
 { BW_REG(0x128E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x128F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1290), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1291), 0xFF, 0xFF, 0xFE },//Same mark
 { BW_REG(0x1294), 0xFF, 0xFF, 0x44 },//Same mark
 { BW_REG(0x1295), 0xFF, 0xFF, 0x11 },//Same mark

//MIU 1 setting
 { BW_REG(0x0640), 0xFF, 0xFF, 0x10 },
 { BW_REG(0x0641), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0642), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0643), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0644), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0645), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x0660), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x0661), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0662), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0663), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0664), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0665), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x0668), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x0669), 0xFF, 0xFF, 0xF7 },
 { BW_REG(0x0680), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x0681), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0682), 0xFF, 0xFF, 0x09 },
 { BW_REG(0x0683), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0684), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0685), 0xFF, 0xFF, 0x04 },
 //GOP
 //{ BW_REG(0x1FFE), 0x0F, 0x00 },
 { BW_REG(0x1F32), 0x00, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x00, 0xFF, 0xC7 },

 //{ BW_REG(0x1FFE), 0x0F, 0x03 },
 { BW_REG(0x1F32), 0x03, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x03, 0xFF, 0xC7 },

 //{ BW_REG(0x1FFE), 0x0F, 0x06 },
 { BW_REG(0x1F32), 0x06, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x06, 0xFF, 0xC7 }, //{ BW_REG(0x1F33), 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x09 },
 { BW_REG(0x1F32), 0x09, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x09, 0xFF, 0xC7 },

 //MVOP
 { BW_REG(0x3D80), 0x00, 0xFF, 0x75 },
 { BW_REG(0x3D81), 0x00, 0xFF, 0x00 },

 //MVOP Clock
 { BW_REG(0x0B98), 0x00, 0xFF, 0x10 },
 { BW_REG(REG_TABLE_END), 0x00, 0x00 }
};

code U8 BWTABLE_COM_MIU_128X128[][5] =
{//Reg                           Bank    Mask    Value
 //{ BW_REG(0x2F00), 0xFF, 0x12 },
 { BW_REG(0x2F40), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F41), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F42), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F43), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F44), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F45), 0x12, 0xFF, 0x30 },    //{ BW_REG(0x2F45), 0xFF, 0x20 },   //Robert
 { BW_REG(0x2F46), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F47), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F48), 0x12, 0xFF, 0x60 },
 //{ BW_REG(0x1FFE), 0x07, 0x07 },//Same mark
 { BW_REG(0x1F02), 0x07, 0x3C, 0x18 },//Same mark
 { BW_REG(0x1F04), 0x07, 0xC0, 0x40 },//Same mark
 { BW_REG(0x1420), 0xFF, 0x3F, 0x08 },
 { BW_REG(0x1424), 0xFF, 0xC0, 0x40 },
//{ BW_REG(0x1207), 0x40, 0x40 }, //Remove this register as AiKen's advice
 //MIU0
 { BW_REG(0x1240), 0xFF, 0xFF, 0x10 },
 { BW_REG(0x1241), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1242), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1243), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1244), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1245), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1248), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1249), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x124A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x124B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x124C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x124D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x124E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x124F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1250), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1251), 0xFF, 0xFF, 0xFE },//Same mark
 { BW_REG(0x1260), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x1261), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1262), 0xFF, 0xFF, 0x18 },
 { BW_REG(0x1263), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1264), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1265), 0xFF, 0xFF, 0x04 },   //{ BW_REG(0x1265), 0xFF, 0x40 },    //Robert
 { BW_REG(0x1268), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1269), 0xFF, 0xFF, 0x3F },
 { BW_REG(0x126A), 0xFF, 0xFF, 0x21 },//Same mark
 { BW_REG(0x126B), 0xFF, 0xFF, 0x43 },//Same mark
 { BW_REG(0x126C), 0xFF, 0xFF, 0x65 },//Same mark
 { BW_REG(0x126D), 0xFF, 0xFF, 0x87 },//Same mark
 { BW_REG(0x126E), 0xFF, 0xFF, 0xA9 },//Same mark
 { BW_REG(0x126F), 0xFF, 0xFF, 0xCB },//Same mark
 { BW_REG(0x1270), 0xFF, 0xFF, 0xED },//Same mark
 { BW_REG(0x1271), 0xFF, 0xFF, 0x0F },//Same mark
 { BW_REG(0x1280), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x1281), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1282), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1283), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1284), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1285), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1288), 0xFF, 0xFF, 0x3F },
 { BW_REG(0x1289), 0xFF, 0xFF, 0xEF },
 { BW_REG(0x128A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x128B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x128C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x128D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x128E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x128F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1290), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1291), 0xFF, 0xFF, 0xFE },//Same mark

//MIU 1 setting
 { BW_REG(0x0640), 0xFF, 0xFF, 0x10 },
 { BW_REG(0x0641), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0642), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0643), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0644), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0645), 0xFF, 0xFF, 0x04 },

 { BW_REG(0x0660), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x0661), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0662), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0663), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0664), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0665), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x0668), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x0669), 0xFF, 0xFF, 0xF7 },


 { BW_REG(0x0680), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x0681), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0682), 0xFF, 0xFF, 0x09 },
 { BW_REG(0x0683), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0684), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0685), 0xFF, 0xFF, 0x04 },

 //GOP
 //{ BW_REG(0x1FFE), 0x0F, 0x00 },
 { BW_REG(0x1F32), 0x00, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x00, 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x03 },
 { BW_REG(0x1F32), 0x03, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x03, 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x06 },
 { BW_REG(0x1F32), 0x06, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x06, 0xFF, 0xC7 }, //{ BW_REG(0x1F33), 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x09 },
 { BW_REG(0x1F32), 0x09, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x09, 0xFF, 0x07 },

 //MVOP
 { BW_REG(0x3D80), 0x00, 0xFF, 0x75 },
 { BW_REG(0x3D81), 0x00, 0xFF, 0x00 },

 //MVOP Clock
 { BW_REG(0x0B98), 0x00, 0xFF, 0x10},
 { BW_REG(REG_TABLE_END), 0x00, 0x00 }
};

code U8 BWTABLE[][REG_ADDR_SIZE+REG_BANK_SIZE+REG_MASK_SIZE+BWTABLE_NUMS]=
{//Reg                          Bank    Mask    Value
 { BW_REG(0x1240), 0xFF, 0x02, 0x02/*Normal_mode*/, 0x02/*1080p_mode*/, },
 { BW_REG(0x1240), 0xFF, 0x02, 0x00/*Normal_mode*/, 0x00/*1080p_mode*/, },
 { BW_REG(0x1260), 0xFF, 0x02, 0x02/*Normal_mode*/, 0x02/*1080p_mode*/, },
 { BW_REG(0x1260), 0xFF, 0x02, 0x00/*Normal_mode*/, 0x00/*1080p_mode*/, },
 { BW_REG(REG_TABLE_END), 0x00, 0x00 }
};

#else
code U8 BWTABLE_COM_MIU_128[][5] =
{//Reg                           Bank    Mask    Value
 //{ BW_REG(0x2F00), 0xFF, 0x12 },
 { BW_REG(0x2F40), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F41), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F42), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F43), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F44), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F45), 0x12, 0xFF, 0x30 },    //{ BW_REG(0x2F45), 0xFF, 0x20 },   //Robert
 { BW_REG(0x2F46), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F47), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F48), 0x12, 0xFF, 0x40 },
 //{ BW_REG(0x1FFE), 0x07, 0x07 },//Same mark
 { BW_REG(0x1F02), 0x07, 0x3C, 0x18 },//Same mark
 { BW_REG(0x1F04), 0x07, 0xC0, 0x40 },//Same mark
 { BW_REG(0x1420), 0xFF, 0x3F, 0x08 },
 { BW_REG(0x1424), 0xFF, 0xC0, 0x40 },
//{ BW_REG(0x1207), 0x40, 0x40 }, //Remove this register as AiKen's advice
//MIU0
 { BW_REG(0x1240), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x1241), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1242), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1243), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1244), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1245), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1248), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1249), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x124A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x124B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x124C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x124D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x124E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x124F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1250), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1251), 0xFF, 0xFF, 0xFE },//Same mark
 { BW_REG(0x1260), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x1261), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1262), 0xFF, 0xFF, 0x18 },
 { BW_REG(0x1263), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1264), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1265), 0xFF, 0xFF, 0x04 },   //{ BW_REG(0x1265), 0xFF, 0x40 },    //Robert
 { BW_REG(0x1268), 0xFF, 0xFF, 0x5F },// MIU0 Group 1 priority mask
 { BW_REG(0x1269), 0xFF, 0xFF, 0xB6 },
 { BW_REG(0x126A), 0xFF, 0xFF, 0x21 },//Same mark
 { BW_REG(0x126B), 0xFF, 0xFF, 0x43 },//Same mark
 { BW_REG(0x126C), 0xFF, 0xFF, 0x65 },//Same mark
 { BW_REG(0x126D), 0xFF, 0xFF, 0x87 },//Same mark
 { BW_REG(0x126E), 0xFF, 0xFF, 0xA9 },//Same mark
 { BW_REG(0x126F), 0xFF, 0xFF, 0xCB },//Same mark
 { BW_REG(0x1270), 0xFF, 0xFF, 0xED },//Same mark
 { BW_REG(0x1271), 0xFF, 0xFF, 0x0F },//Same mark
 { BW_REG(0x1280), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x1281), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1282), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1283), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1284), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1285), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1288), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1289), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x128A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x128B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x128C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x128D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x128E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x128F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1290), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1291), 0xFF, 0xFF, 0xFE },//Same mark

//MIU 1 setting
 { BW_REG(0x0640), 0xFF, 0xFF, 0x10 },
 { BW_REG(0x0641), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0642), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0643), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0644), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0645), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x0660), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x0661), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0662), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0663), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0664), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0665), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x0668), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x0669), 0xFF, 0xFF, 0xF7 },
 { BW_REG(0x0680), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x0681), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0682), 0xFF, 0xFF, 0x09 },
 { BW_REG(0x0683), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0684), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0685), 0xFF, 0xFF, 0x04 },
 //GOP
 //{ BW_REG(0x1FFE), 0x0F, 0x00 },
 { BW_REG(0x1F32), 0x00, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x00, 0xFF, 0xC7 },

 //{ BW_REG(0x1FFE), 0x0F, 0x03 },
 { BW_REG(0x1F32), 0x03, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x03, 0xFF, 0xC7 },

 //{ BW_REG(0x1FFE), 0x0F, 0x06 },
 { BW_REG(0x1F32), 0x06, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x06, 0xFF, 0xC7 }, //{ BW_REG(0x1F33), 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x09 },
 { BW_REG(0x1F32), 0x09, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x09, 0xFF, 0xC7 },

 //MVOP
 { BW_REG(0x3D80), 0x00, 0xFF, 0x75 },
 { BW_REG(0x3D81), 0x00, 0xFF, 0x00 },

 //MVOP Clock
 { BW_REG(0x0B98), 0x00, 0xFF, 0x10 },
 { BW_REG(REG_TABLE_END), 0x00, 0x00 }
};

code U8 BWTABLE_COM_MIU_128X128[][5] =
{//Reg                           Bank    Mask    Value
 //{ BW_REG(0x2F00), 0xFF, 0x12 },
 { BW_REG(0x2F40), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F41), 0x12, 0xFF, 0x20 },
 { BW_REG(0x2F42), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F43), 0x12, 0xFF, 0x18 },
 { BW_REG(0x2F44), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F45), 0x12, 0xFF, 0x30 },    //{ BW_REG(0x2F45), 0xFF, 0x20 },   //Robert
 { BW_REG(0x2F46), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F47), 0x12, 0xFF, 0x30 },
 { BW_REG(0x2F48), 0x12, 0xFF, 0x60 },
 //{ BW_REG(0x1FFE), 0x07, 0x07 },//Same mark
 { BW_REG(0x1F02), 0x07, 0x3C, 0x18 },//Same mark
 { BW_REG(0x1F04), 0x07, 0xC0, 0x40 },//Same mark
 { BW_REG(0x1420), 0xFF, 0x3F, 0x08 },
 { BW_REG(0x1424), 0xFF, 0xC0, 0x40 },
//{ BW_REG(0x1207), 0x40, 0x40 }, //Remove this register as AiKen's advice
 //MIU0
 { BW_REG(0x1240), 0xFF, 0xFF, 0x10 },
 { BW_REG(0x1241), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1242), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1243), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1244), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1245), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1248), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1249), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x124A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x124B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x124C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x124D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x124E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x124F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1250), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1251), 0xFF, 0xFF, 0xFE },//Same mark
 { BW_REG(0x1260), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x1261), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1262), 0xFF, 0xFF, 0x18 },
 { BW_REG(0x1263), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1264), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1265), 0xFF, 0xFF, 0x04 },   //{ BW_REG(0x1265), 0xFF, 0x40 },    //Robert
 { BW_REG(0x1268), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x1269), 0xFF, 0xFF, 0x3F },
 { BW_REG(0x126A), 0xFF, 0xFF, 0x21 },//Same mark
 { BW_REG(0x126B), 0xFF, 0xFF, 0x43 },//Same mark
 { BW_REG(0x126C), 0xFF, 0xFF, 0x65 },//Same mark
 { BW_REG(0x126D), 0xFF, 0xFF, 0x87 },//Same mark
 { BW_REG(0x126E), 0xFF, 0xFF, 0xA9 },//Same mark
 { BW_REG(0x126F), 0xFF, 0xFF, 0xCB },//Same mark
 { BW_REG(0x1270), 0xFF, 0xFF, 0xED },//Same mark
 { BW_REG(0x1271), 0xFF, 0xFF, 0x0F },//Same mark
 { BW_REG(0x1280), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x1281), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x1282), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1283), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1284), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x1285), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x1288), 0xFF, 0xFF, 0x3F },
 { BW_REG(0x1289), 0xFF, 0xFF, 0xEF },
 { BW_REG(0x128A), 0xFF, 0xFF, 0x10 },//Same mark
 { BW_REG(0x128B), 0xFF, 0xFF, 0x32 },//Same mark
 { BW_REG(0x128C), 0xFF, 0xFF, 0x54 },//Same mark
 { BW_REG(0x128D), 0xFF, 0xFF, 0x76 },//Same mark
 { BW_REG(0x128E), 0xFF, 0xFF, 0x98 },//Same mark
 { BW_REG(0x128F), 0xFF, 0xFF, 0xBA },//Same mark
 { BW_REG(0x1290), 0xFF, 0xFF, 0xDC },//Same mark
 { BW_REG(0x1291), 0xFF, 0xFF, 0xFE },//Same mark

//MIU 1 setting
 { BW_REG(0x0640), 0xFF, 0xFF, 0x10 },
 { BW_REG(0x0641), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0642), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0643), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0644), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0645), 0xFF, 0xFF, 0x04 },

 { BW_REG(0x0660), 0xFF, 0xFF, 0x11 },
 { BW_REG(0x0661), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0662), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0663), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0664), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0665), 0xFF, 0xFF, 0x04 },
 { BW_REG(0x0668), 0xFF, 0xFF, 0xFF },
 { BW_REG(0x0669), 0xFF, 0xFF, 0xF7 },


 { BW_REG(0x0680), 0xFF, 0xFF, 0x15 },
 { BW_REG(0x0681), 0xFF, 0xFF, 0x80 },
 { BW_REG(0x0682), 0xFF, 0xFF, 0x09 },
 { BW_REG(0x0683), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0684), 0xFF, 0xFF, 0x00 },
 { BW_REG(0x0685), 0xFF, 0xFF, 0x04 },

 //GOP
 //{ BW_REG(0x1FFE), 0x0F, 0x00 },
 { BW_REG(0x1F32), 0x00, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x00, 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x03 },
 { BW_REG(0x1F32), 0x03, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x03, 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x06 },
 { BW_REG(0x1F32), 0x06, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x06, 0xFF, 0xC7 }, //{ BW_REG(0x1F33), 0xFF, 0x07 },

 //{ BW_REG(0x1FFE), 0x0F, 0x09 },
 { BW_REG(0x1F32), 0x09, 0xFF, 0x60 },
 { BW_REG(0x1F33), 0x09, 0xFF, 0x07 },

 //MVOP
 { BW_REG(0x3D80), 0x00, 0xFF, 0x75 },
 { BW_REG(0x3D81), 0x00, 0xFF, 0x00 },

 //MVOP Clock
 { BW_REG(0x0B98), 0x00, 0xFF, 0x10},
 { BW_REG(REG_TABLE_END), 0x00, 0x00 }
};

code U8 BWTABLE[][REG_ADDR_SIZE+REG_BANK_SIZE+REG_MASK_SIZE+BWTABLE_NUMS]=
{//Reg                          Bank    Mask    Value
 { BW_REG(0x1240), 0xFF, 0x02, 0x02/*Normal_mode*/, 0x02/*1080p_mode*/, },
 { BW_REG(0x1240), 0xFF, 0x02, 0x00/*Normal_mode*/, 0x00/*1080p_mode*/, },
 { BW_REG(0x1260), 0xFF, 0x02, 0x02/*Normal_mode*/, 0x02/*1080p_mode*/, },
 { BW_REG(0x1260), 0xFF, 0x02, 0x00/*Normal_mode*/, 0x00/*1080p_mode*/, },
 { BW_REG(REG_TABLE_END), 0x00, 0x00 }
};
#endif //(CFG_DDR_FREQ == 1066) || (CFG_DDR_FREQ == 800)

