{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603802704196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603802704196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 20:45:04 2020 " "Processing started: Tue Oct 27 20:45:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603802704196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802704196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281 -c i281 " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281 -c i281" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802704196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603802704444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603802704444 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "2-to-1-mux.v " "Can't analyze file -- file 2-to-1-mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603802709348 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "2to1mux.v " "Can't analyze file -- file 2to1mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603802709351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2to1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _2to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1mux " "Found entity 1: _2to1mux" {  } { { "_2to1mux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_2to1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file _programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 _programCounter " "Found entity 1: _programCounter" {  } { { "_programCounter.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709353 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ProgramCounter_Stoyt.v " "Can't analyze file -- file ProgramCounter_Stoyt.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603802709356 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "_programCounterMultiplexer.v " "Can't analyze file -- file _programCounterMultiplexer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603802709358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_6widebusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file _6widebusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _6WideBusMux " "Found entity 1: _6WideBusMux" {  } { { "_6WideBusMux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_6WideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file _control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Control_FSM " "Found entity 1: _Control_FSM" {  } { { "_Control_FSM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Control_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1to2decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file _1to2decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1to2DecoderWithEnable " "Found entity 1: _1to2DecoderWithEnable" {  } { { "_1to2DecoderWithEnable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_1to2DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2to4decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file _2to4decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to4DecoderWithEnable " "Found entity 1: _2to4DecoderWithEnable" {  } { { "_2to4DecoderWithEnable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_2to4DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_3to8decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file _3to8decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _3to8DecoderWithEnable " "Found entity 1: _3to8DecoderWithEnable" {  } { { "_3to8DecoderWithEnable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_3to8DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4to16decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file _4to16decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4to16DecoderWithEnable " "Found entity 1: _4to16DecoderWithEnable" {  } { { "_4to16DecoderWithEnable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_4to16DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_opcode_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file _opcode_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Opcode_Decoder " "Found entity 1: _Opcode_Decoder" {  } { { "_Opcode_Decoder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Opcode_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709364 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "_OpcodeDecoder_TB.v " "Can't analyze file -- file _OpcodeDecoder_TB.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603802709367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i281.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i281 " "Found entity 1: i281" {  } { { "i281.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/i281.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file _fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _FullAdder " "Found entity 1: _FullAdder" {  } { { "_FullAdder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_6bitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file _6bitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _6BitAdder " "Found entity 1: _6BitAdder" {  } { { "_6BitAdder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_6BitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_sixteenwidebusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file _sixteenwidebusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _SixteenWideBusMux " "Found entity 1: _SixteenWideBusMux" {  } { { "_SixteenWideBusMux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_SixteenWideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_registers16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file _registers16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers16bit " "Found entity 1: _Registers16bit" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_c16to1busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file _c16to1busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _C16to1BusMux " "Found entity 1: _C16to1BusMux" {  } { { "_C16to1BusMux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_C16to1BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_readonly_16x16_register_file_low.v 1 1 " "Found 1 design units, including 1 entities, in source file _readonly_16x16_register_file_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ReadOnly_16x16_Register_File_Low " "Found entity 1: _ReadOnly_16x16_Register_File_Low" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_ReadOnly_16x16_Register_File_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_imem_high.v 1 1 " "Found 1 design units, including 1 entities, in source file _imem_high.v" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM_high " "Found entity 1: _IMEM_high" {  } { { "_IMEM_high.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_imem_low.v 1 1 " "Found 1 design units, including 1 entities, in source file _imem_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM_low " "Found entity 1: _IMEM_low" {  } { { "_IMEM_low.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_16wide4to1busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file _16wide4to1busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _16Wide4To1BusMux " "Found entity 1: _16Wide4To1BusMux" {  } { { "_16Wide4To1BusMux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_16Wide4To1BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file _imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM " "Found entity 1: _IMEM" {  } { { "_IMEM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_registers8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file _registers8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers8bit " "Found entity 1: _Registers8bit" {  } { { "_Registers8bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4x8bitregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file _4x8bitregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4x8BitRegisters " "Found entity 1: _4x8BitRegisters" {  } { { "_4x8BitRegisters.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_4x8BitRegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802709377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _programCounter.v(13) " "Verilog HDL Implicit Net warning at _programCounter.v(13): created implicit net for \"vcc_signal\"" {  } { { "_programCounter.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_programCounter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603802709378 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Registers16bit.v(11) " "Verilog HDL Implicit Net warning at _Registers16bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603802709378 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_GND _IMEM.v(9) " "Verilog HDL Implicit Net warning at _IMEM.v(9): created implicit net for \"_GND\"" {  } { { "_IMEM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603802709378 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_WE_LOW _IMEM.v(14) " "Verilog HDL Implicit Net warning at _IMEM.v(14): created implicit net for \"RO_WE_LOW\"" {  } { { "_IMEM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603802709378 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_WE_HIGH _IMEM.v(15) " "Verilog HDL Implicit Net warning at _IMEM.v(15): created implicit net for \"RO_WE_HIGH\"" {  } { { "_IMEM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603802709378 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Registers8bit.v(11) " "Verilog HDL Implicit Net warning at _Registers8bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_Registers8bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers8bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603802709378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "_4x8BitRegisters.v(11) " "Verilog HDL Instantiation warning at _4x8BitRegisters.v(11): instance has no name" {  } { { "_4x8BitRegisters.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_4x8BitRegisters.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603802709380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "_4x8BitRegisters " "Elaborating entity \"_4x8BitRegisters\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603802709403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to4DecoderWithEnable _2to4DecoderWithEnable:comb_3 " "Elaborating entity \"_2to4DecoderWithEnable\" for hierarchy \"_2to4DecoderWithEnable:comb_3\"" {  } { { "_4x8BitRegisters.v" "comb_3" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_4x8BitRegisters.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603802709404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Registers8bit _Registers8bit:A " "Elaborating entity \"_Registers8bit\" for hierarchy \"_Registers8bit:A\"" {  } { { "_4x8BitRegisters.v" "A" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_4x8BitRegisters.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603802709405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1mux _Registers8bit:A\|_2to1mux:rmux\[0\].regMux " "Elaborating entity \"_2to1mux\" for hierarchy \"_Registers8bit:A\|_2to1mux:rmux\[0\].regMux\"" {  } { { "_Registers8bit.v" "rmux\[0\].regMux" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers8bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603802709406 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8wide4to1busmux.v 1 1 " "Using design file _8wide4to1busmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8Wide4To1BusMux " "Found entity 1: _8Wide4To1BusMux" {  } { { "_8wide4to1busmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_8wide4to1busmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603802709418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8Wide4To1BusMux _8Wide4To1BusMux:Output1 " "Elaborating entity \"_8Wide4To1BusMux\" for hierarchy \"_8Wide4To1BusMux:Output1\"" {  } { { "_4x8BitRegisters.v" "Output1" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_4x8BitRegisters.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603802709418 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8widebusmux.v 1 1 " "Using design file _8widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8WideBusMux " "Found entity 1: _8WideBusMux" {  } { { "_8widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_8widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603802709444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603802709444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8WideBusMux _8Wide4To1BusMux:Output1\|_8WideBusMux:mux0 " "Elaborating entity \"_8WideBusMux\" for hierarchy \"_8Wide4To1BusMux:Output1\|_8WideBusMux:mux0\"" {  } { { "_8wide4to1busmux.v" "mux0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_8wide4to1busmux.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603802709444 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603802709826 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603802710151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603802710151 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603802710205 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603802710205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603802710205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603802710205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603802710232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 20:45:10 2020 " "Processing ended: Tue Oct 27 20:45:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603802710232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603802710232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603802710232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603802710232 ""}
