INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ojb0020/Downloads/EENG 5560 - Reconfigurable Computing/Homework/Homework 1/Computation_Unit/Computation_Unit.srcs/sim_1/new/Computational_Unit_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Comp_Unit_TestBench'
