v 4
file . "D_Flip_Flop.vhdl" "bca587cb3c82abd8dba26d4a8dcf13153a9ac4b1" "20250327194653.864":
  entity d_flip_flop at 1( 0) + 0 on 17;
  architecture behavorial of d_flip_flop at 14( 182) + 0 on 18;
file . "DFlipTB.vhdl" "0c86f1485e2dd3a848d9fede50bc732efe65f7c0" "20250327201739.164":
  entity testbench at 1( 0) + 0 on 19;
  architecture test of testbench at 7( 87) + 0 on 20;
