

================================================================
== Vitis HLS Report for 'split_input_stream'
================================================================
* Date:           Sun Jan 29 14:07:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.538 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                       |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                       |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_split_input_stream_Pipeline_VITIS_LOOP_16_1_fu_46  |split_input_stream_Pipeline_VITIS_LOOP_16_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       2|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      26|     78|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+---------------------------------------------+---------+----+---+----+-----+
    |                        Instance                       |                    Module                   | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------------------------------+---------------------------------------------+---------+----+---+----+-----+
    |grp_split_input_stream_Pipeline_VITIS_LOOP_16_1_fu_46  |split_input_stream_Pipeline_VITIS_LOOP_16_1  |        0|   0|  2|  20|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+---+----+-----+
    |Total                                                  |                                             |        0|   0|  2|  20|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |InStream_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    |split_buffer_write    |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  56|         12|    5|         12|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                                | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                           |  3|   0|    3|          0|
    |ap_done_reg                                                         |  1|   0|    1|          0|
    |grp_split_input_stream_Pipeline_VITIS_LOOP_16_1_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                      |  1|   0|    1|          0|
    |tmp_1_reg_80                                                        |  9|   0|    9|          0|
    |tmp_data_V_reg_69                                                   |  8|   0|    8|          0|
    |tmp_last_V_reg_74                                                   |  1|   0|    1|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                               | 24|   0|   24|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|start_full_n                 |   in|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|start_out                    |  out|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|start_write                  |  out|    1|  ap_ctrl_hs|  split_input_stream|  return value|
|InStream_TDATA               |   in|    8|        axis|   InStream_V_data_V|       pointer|
|InStream_TVALID              |   in|    1|        axis|   InStream_V_last_V|       pointer|
|InStream_TREADY              |  out|    1|        axis|   InStream_V_last_V|       pointer|
|InStream_TLAST               |   in|    1|        axis|   InStream_V_last_V|       pointer|
|InStream_TKEEP               |   in|    1|        axis|   InStream_V_keep_V|       pointer|
|InStream_TSTRB               |   in|    1|        axis|   InStream_V_strb_V|       pointer|
|split_buffer_din             |  out|    9|     ap_fifo|        split_buffer|       pointer|
|split_buffer_num_data_valid  |   in|    9|     ap_fifo|        split_buffer|       pointer|
|split_buffer_fifo_cap        |   in|    9|     ap_fifo|        split_buffer|       pointer|
|split_buffer_full_n          |   in|    1|     ap_fifo|        split_buffer|       pointer|
|split_buffer_write           |  out|    1|     ap_fifo|        split_buffer|       pointer|
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %InStream_V_data_V, i1 %InStream_V_keep_V, i1 %InStream_V_strb_V, i1 %InStream_V_last_V"   --->   Operation 4 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i11 %empty"   --->   Operation 5 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i11 %empty"   --->   Operation 6 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_last_V, i8 %tmp_data_V" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 7 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty_10 = wait i32 @_ssdm_op_Wait"   --->   Operation 8 'wait' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (3.53ns)   --->   "%call_ln174 = call void @split_input_stream_Pipeline_VITIS_LOOP_16_1, i9 %tmp_1, i9 %split_buffer, i1 %tmp_last_V" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 9 'call' 'call_ln174' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %split_buffer, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %InStream_V_last_V, i1 %InStream_V_strb_V, i1 %InStream_V_keep_V, i8 %InStream_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln174 = call void @split_input_stream_Pipeline_VITIS_LOOP_16_1, i9 %tmp_1, i9 %split_buffer, i1 %tmp_last_V" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 12 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [Byte_Count_Really_Good_This_Time/accelerator.cpp:22]   --->   Operation 13 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ InStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ InStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ InStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ InStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ split_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read          ) [ 0000]
tmp_data_V        (extractvalue  ) [ 0010]
tmp_last_V        (extractvalue  ) [ 0011]
tmp_1             (bitconcatenate) [ 0001]
empty_10          (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln174        (call          ) [ 0000]
ret_ln22          (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="InStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="InStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="InStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="InStream_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="split_buffer">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split_buffer"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split_input_stream_Pipeline_VITIS_LOOP_16_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="empty_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="11" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="0" index="2" bw="1" slack="0"/>
<pin id="38" dir="0" index="3" bw="1" slack="0"/>
<pin id="39" dir="0" index="4" bw="1" slack="0"/>
<pin id="40" dir="1" index="5" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_split_input_stream_Pipeline_VITIS_LOOP_16_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="9" slack="0"/>
<pin id="49" dir="0" index="2" bw="9" slack="0"/>
<pin id="50" dir="0" index="3" bw="1" slack="1"/>
<pin id="51" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_data_V_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="11" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_last_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="1"/>
<pin id="65" dir="0" index="2" bw="8" slack="1"/>
<pin id="66" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="69" class="1005" name="tmp_data_V_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="1"/>
<pin id="71" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="74" class="1005" name="tmp_last_V_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="80" class="1005" name="tmp_1_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="1"/>
<pin id="82" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="34" pin=3"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="34" pin=4"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="57"><net_src comp="34" pin="5"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="34" pin="5"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="62" pin="3"/><net_sink comp="46" pin=1"/></net>

<net id="72"><net_src comp="54" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="77"><net_src comp="58" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="79"><net_src comp="74" pin="1"/><net_sink comp="46" pin=3"/></net>

<net id="83"><net_src comp="62" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="46" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: InStream_V_data_V | {}
	Port: InStream_V_keep_V | {}
	Port: InStream_V_strb_V | {}
	Port: InStream_V_last_V | {}
	Port: split_buffer | {2 3 }
 - Input state : 
	Port: split_input_stream : InStream_V_data_V | {1 }
	Port: split_input_stream : InStream_V_keep_V | {1 }
	Port: split_input_stream : InStream_V_strb_V | {1 }
	Port: split_input_stream : InStream_V_last_V | {1 }
  - Chain level:
	State 1
	State 2
		call_ln174 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|
| Operation|                    Functional Unit                    |
|----------|-------------------------------------------------------|
|   read   |                    empty_read_fu_34                   |
|----------|-------------------------------------------------------|
|   call   | grp_split_input_stream_Pipeline_VITIS_LOOP_16_1_fu_46 |
|----------|-------------------------------------------------------|
|extractvalue|                    tmp_data_V_fu_54                   |
|          |                    tmp_last_V_fu_58                   |
|----------|-------------------------------------------------------|
|bitconcatenate|                      tmp_1_fu_62                      |
|----------|-------------------------------------------------------|
|   Total  |                                                       |
|----------|-------------------------------------------------------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   tmp_1_reg_80  |    9   |
|tmp_data_V_reg_69|    8   |
|tmp_last_V_reg_74|    1   |
+-----------------+--------+
|      Total      |   18   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_split_input_stream_Pipeline_VITIS_LOOP_16_1_fu_46 |  p1  |   2  |   9  |   18   ||    9    |
|-------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                         |      |      |      |   18   ||  1.588  ||    9    |
|-------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   18   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   18   |    9   |
+-----------+--------+--------+--------+
