Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 14 05:01:22 2024
| Host         : DESKTOP-O3QOG7I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_TDC_ZED_BOARD_timing_summary_routed.rpt -pb top_TDC_ZED_BOARD_timing_summary_routed.pb -rpx top_TDC_ZED_BOARD_timing_summary_routed.rpx -warn_on_violation
| Design       : top_TDC_ZED_BOARD
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           64          
TIMING-18  Warning   Missing input or output delay   10          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.766    -4578.034                    390                 3746       -0.542       -4.280                     12                 3746        2.166        0.000                       0                  1376  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk         {0.000 4.167}        8.333           120.005         
  CLKFBOUT  {0.000 4.167}        8.333           120.005         
  clk_out0  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -25.342    -2314.798                    230                 3586       -0.542       -4.280                     12                 3586        2.166        0.000                       0                  1372  
  CLKFBOUT                                                                                                                                                      7.084        0.000                       0                     2  
  clk_out0                                                                                                                                                      6.178        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out0      clk               -31.766    -2263.236                    160                  160        0.896        0.000                      0                  160  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBOUT                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          230  Failing Endpoints,  Worst Slack      -25.342ns,  Total Violation    -2314.798ns
Hold  :           12  Failing Endpoints,  Worst Slack       -0.542ns,  Total Violation       -4.280ns
PW    :            0  Failing Endpoints,  Worst Slack        2.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.342ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[159].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        34.556ns  (logic 25.093ns (72.615%)  route 9.463ns (27.385%))
  Logic Levels:           42  (BUFG=1 CARRY4=40 IBUF=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:              -0.187ns
    Computed max time borrow:         3.980ns
    Time borrowed from endpoint:      3.979ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.944ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.852     6.039                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.619 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.619                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.199                         tp/co1[7]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.779 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823     8.602                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.197 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.197                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.792 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    10.610                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.205 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    11.839                         tp/co1[23]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.419 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.419                         tp/co1[27]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.999 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.999                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.579 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    14.401                         tp/co1[35]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.996 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.996                         tp/co1[39]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.591 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.591                         tp/co1[43]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.186 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    16.820                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.400 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.400                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.980 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.980                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.560 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.560                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.140 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.140                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.720 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.720                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.300 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.300                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.880 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.880                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.460 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    21.469                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.049 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.049                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.629 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.629                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.209 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.209                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.789 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.789                         tp/co1[95]
    SLICE_X43Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.369 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.369                         tp/co1[99]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.949 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.949                         tp/co1[103]
    SLICE_X43Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.529 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.529                         tp/co1[107]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.109 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.109                         tp/co1[111]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.689 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.689                         tp/co1[115]
    SLICE_X43Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.269 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.269                         tp/co1[119]
    SLICE_X43Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.849 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.849                         tp/co1[123]
    SLICE_X43Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.429 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.429                         tp/co1[127]
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.009 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.009                         tp/co1[131]
    SLICE_X43Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.589 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.589                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.169 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.169                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.749 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.572                         tp/co1[143]
    SLICE_X42Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.167 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    32.167                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.762 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    33.396                         tp/co1[151]
    SLICE_X43Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.976 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    33.976                         tp/co1[155]
    SLICE_X43Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.556 r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label1[39].CARRY4_insti/CO[3]
                         net (fo=1, routed)           0.000    34.556                         tp/co1[159]
    SLICE_X43Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[159].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp/clk_IBUF_BUFG
    SLICE_X43Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[159].LDPE_insti/G
                         clock pessimism              0.000     5.269                           
                         clock uncertainty           -0.035     5.234                           
                         time borrowed                3.979     9.213                           
  -------------------------------------------------------------------
                         required time                          9.213                           
                         arrival time                         -34.556                           
  -------------------------------------------------------------------
                         slack                                -25.342                           

Slack (VIOLATED) :        -25.110ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[158].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        34.568ns  (logic 25.105ns (72.625%)  route 9.463ns (27.375%))
  Logic Levels:           42  (BUFG=1 CARRY4=40 IBUF=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.057ns
    Computed max time borrow:         4.224ns
    Time borrowed from endpoint:      4.224ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.188ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.852     6.039                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.619 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.619                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.199                         tp/co1[7]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.779 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823     8.602                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.197 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.197                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.792 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    10.610                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.205 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    11.839                         tp/co1[23]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.419 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.419                         tp/co1[27]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.999 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.999                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.579 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    14.401                         tp/co1[35]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.996 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.996                         tp/co1[39]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.591 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.591                         tp/co1[43]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.186 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    16.820                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.400 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.400                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.980 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.980                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.560 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.560                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.140 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.140                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.720 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.720                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.300 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.300                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.880 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.880                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.460 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    21.469                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.049 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.049                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.629 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.629                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.209 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.209                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.789 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.789                         tp/co1[95]
    SLICE_X43Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.369 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.369                         tp/co1[99]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.949 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.949                         tp/co1[103]
    SLICE_X43Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.529 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.529                         tp/co1[107]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.109 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.109                         tp/co1[111]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.689 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.689                         tp/co1[115]
    SLICE_X43Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.269 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.269                         tp/co1[119]
    SLICE_X43Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.849 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.849                         tp/co1[123]
    SLICE_X43Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.429 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.429                         tp/co1[127]
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.009 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.009                         tp/co1[131]
    SLICE_X43Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.589 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.589                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.169 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.169                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.749 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.572                         tp/co1[143]
    SLICE_X42Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.167 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    32.167                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.762 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    33.396                         tp/co1[151]
    SLICE_X43Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.976 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    33.976                         tp/co1[155]
    SLICE_X43Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    34.568 r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label1[39].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    34.568                         tp/co1[158]
    SLICE_X43Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[158].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp/clk_IBUF_BUFG
    SLICE_X43Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[158].LDPE_insti/G
                         clock pessimism              0.000     5.269                           
                         clock uncertainty           -0.035     5.234                           
                         time borrowed                4.224     9.457                           
  -------------------------------------------------------------------
                         required time                          9.457                           
                         arrival time                         -34.568                           
  -------------------------------------------------------------------
                         slack                                -25.110                           

Slack (VIOLATED) :        -25.054ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[156].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        34.512ns  (logic 25.049ns (72.580%)  route 9.463ns (27.420%))
  Logic Levels:           42  (BUFG=1 CARRY4=40 IBUF=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.057ns
    Computed max time borrow:         4.224ns
    Time borrowed from endpoint:      4.224ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.188ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.852     6.039                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.619 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.619                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.199                         tp/co1[7]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.779 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823     8.602                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.197 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.197                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.792 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    10.610                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.205 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    11.839                         tp/co1[23]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.419 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.419                         tp/co1[27]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.999 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.999                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.579 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    14.401                         tp/co1[35]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.996 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.996                         tp/co1[39]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.591 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.591                         tp/co1[43]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.186 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    16.820                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.400 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.400                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.980 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.980                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.560 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.560                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.140 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.140                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.720 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.720                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.300 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.300                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.880 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.880                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.460 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    21.469                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.049 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.049                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.629 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.629                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.209 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.209                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.789 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.789                         tp/co1[95]
    SLICE_X43Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.369 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.369                         tp/co1[99]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.949 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.949                         tp/co1[103]
    SLICE_X43Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.529 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.529                         tp/co1[107]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.109 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.109                         tp/co1[111]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.689 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.689                         tp/co1[115]
    SLICE_X43Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.269 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.269                         tp/co1[119]
    SLICE_X43Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.849 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.849                         tp/co1[123]
    SLICE_X43Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.429 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.429                         tp/co1[127]
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.009 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.009                         tp/co1[131]
    SLICE_X43Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.589 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.589                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.169 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.169                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.749 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.572                         tp/co1[143]
    SLICE_X42Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.167 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    32.167                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.762 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    33.396                         tp/co1[151]
    SLICE_X43Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.976 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    33.976                         tp/co1[155]
    SLICE_X43Y44         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536    34.512 r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label1[39].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000    34.512                         tp/co1[156]
    SLICE_X43Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[156].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp/clk_IBUF_BUFG
    SLICE_X43Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[156].LDPE_insti/G
                         clock pessimism              0.000     5.269                           
                         clock uncertainty           -0.035     5.234                           
                         time borrowed                4.224     9.457                           
  -------------------------------------------------------------------
                         required time                          9.457                           
                         arrival time                         -34.512                           
  -------------------------------------------------------------------
                         slack                                -25.054                           

Slack (VIOLATED) :        -25.012ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[157].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        34.470ns  (logic 25.007ns (72.547%)  route 9.463ns (27.453%))
  Logic Levels:           42  (BUFG=1 CARRY4=40 IBUF=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.057ns
    Computed max time borrow:         4.224ns
    Time borrowed from endpoint:      4.224ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.188ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.852     6.039                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.619 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.619                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.199                         tp/co1[7]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.779 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823     8.602                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.197 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.197                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.792 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    10.610                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.205 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    11.839                         tp/co1[23]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.419 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.419                         tp/co1[27]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.999 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.999                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.579 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    14.401                         tp/co1[35]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.996 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.996                         tp/co1[39]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.591 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.591                         tp/co1[43]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.186 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    16.820                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.400 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.400                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.980 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.980                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.560 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.560                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.140 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.140                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.720 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.720                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.300 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.300                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.880 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.880                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.460 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    21.469                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.049 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.049                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.629 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.629                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.209 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.209                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.789 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.789                         tp/co1[95]
    SLICE_X43Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.369 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.369                         tp/co1[99]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.949 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.949                         tp/co1[103]
    SLICE_X43Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.529 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.529                         tp/co1[107]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.109 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.109                         tp/co1[111]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.689 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.689                         tp/co1[115]
    SLICE_X43Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.269 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.269                         tp/co1[119]
    SLICE_X43Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.849 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.849                         tp/co1[123]
    SLICE_X43Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.429 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.429                         tp/co1[127]
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.009 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.009                         tp/co1[131]
    SLICE_X43Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.589 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.589                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.169 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.169                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.749 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.572                         tp/co1[143]
    SLICE_X42Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.167 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    32.167                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.762 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    33.396                         tp/co1[151]
    SLICE_X43Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.976 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    33.976                         tp/co1[155]
    SLICE_X43Y44         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494    34.470 r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label1[39].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000    34.470                         tp/co1[157]
    SLICE_X43Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[157].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp/clk_IBUF_BUFG
    SLICE_X43Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[157].LDPE_insti/G
                         clock pessimism              0.000     5.269                           
                         clock uncertainty           -0.035     5.234                           
                         time borrowed                4.224     9.457                           
  -------------------------------------------------------------------
                         required time                          9.457                           
                         arrival time                         -34.470                           
  -------------------------------------------------------------------
                         slack                                -25.012                           

Slack (VIOLATED) :        -24.771ns  (required time - arrival time)
  Source:                 tdc1_decode/tdc_input_buf_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tdc1_decode/dec_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk rise@8.333ns - clk rise@0.000ns)
  Data Path Delay:        33.098ns  (logic 4.982ns (15.052%)  route 28.116ns (84.948%))
  Logic Levels:           36  (LUT3=1 LUT5=1 LUT6=34)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 13.687 - 8.333 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.744     5.931    tdc1_decode/clk_IBUF_BUFG
    SLICE_X30Y5          FDSE                                         r  tdc1_decode/tdc_input_buf_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDSE (Prop_fdse_C_Q)         0.518     6.449 r  tdc1_decode/tdc_input_buf_reg_reg[5]/Q
                         net (fo=5, routed)           1.023     7.472    tdc1_decode/tdc_input_buf_reg[5]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.596 r  tdc1_decode/dec_reg[7]_i_1192__0/O
                         net (fo=10, routed)          0.957     8.553    tdc1_decode/dec_reg[7]_i_1192__0_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.677 r  tdc1_decode/dec_reg[7]_i_1242/O
                         net (fo=1, routed)           0.634     9.311    tdc1_decode/dec_reg[7]_i_1242_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.435 r  tdc1_decode/dec_reg[7]_i_1225/O
                         net (fo=2, routed)           0.587    10.022    tdc1_decode/dec_reg[7]_i_1225_n_0
    SLICE_X28Y8          LUT5 (Prop_lut5_I2_O)        0.124    10.146 r  tdc1_decode/dec_reg[7]_i_1194__0/O
                         net (fo=15, routed)          0.844    10.990    tdc1_decode/dec_reg[7]_i_1194__0_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124    11.114 r  tdc1_decode/dec_reg[7]_i_1183__0/O
                         net (fo=3, routed)           1.017    12.131    tdc1_decode/dec_reg[7]_i_1183__0_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I1_O)        0.124    12.255 f  tdc1_decode/dec_reg[7]_i_1144__0/O
                         net (fo=7, routed)           0.515    12.770    tdc1_decode/dec_reg[7]_i_1144__0_n_0
    SLICE_X26Y11         LUT3 (Prop_lut3_I2_O)        0.124    12.894 r  tdc1_decode/dec_reg[7]_i_1137__0/O
                         net (fo=4, routed)           0.996    13.891    tdc1_decode/dec_reg[7]_i_1137__0_n_0
    SLICE_X26Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.015 r  tdc1_decode/dec_reg[7]_i_1119__0/O
                         net (fo=2, routed)           0.702    14.717    tdc1_decode/dec_reg[7]_i_1119__0_n_0
    SLICE_X26Y10         LUT6 (Prop_lut6_I1_O)        0.124    14.841 r  tdc1_decode/dec_reg[7]_i_1074__0/O
                         net (fo=3, routed)           1.244    16.085    tdc1_decode/dec_reg[7]_i_1074__0_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.209 r  tdc1_decode/dec_reg[7]_i_1029__0/O
                         net (fo=2, routed)           0.575    16.784    tdc1_decode/dec_reg[7]_i_1029__0_n_0
    SLICE_X27Y17         LUT6 (Prop_lut6_I4_O)        0.124    16.908 r  tdc1_decode/dec_reg[7]_i_982/O
                         net (fo=1, routed)           0.657    17.565    tdc1_decode/dec_reg[7]_i_982_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  tdc1_decode/dec_reg[7]_i_937/O
                         net (fo=3, routed)           0.820    18.509    tdc1_decode/dec_reg[7]_i_937_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I2_O)        0.124    18.633 r  tdc1_decode/dec_reg[7]_i_898__0/O
                         net (fo=1, routed)           0.450    19.084    tdc1_decode/dec_reg[7]_i_898__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.208 r  tdc1_decode/dec_reg[7]_i_848__0/O
                         net (fo=6, routed)           0.646    19.853    tdc1_decode/dec_reg[7]_i_848__0_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I3_O)        0.124    19.977 r  tdc1_decode/dec_reg[7]_i_799__0/O
                         net (fo=10, routed)          0.986    20.963    tdc1_decode/dec_reg[7]_i_799__0_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I3_O)        0.124    21.087 r  tdc1_decode/dec_reg[7]_i_765__0/O
                         net (fo=12, routed)          0.618    21.706    tdc1_decode/dec_reg[7]_i_765__0_n_0
    SLICE_X27Y23         LUT6 (Prop_lut6_I3_O)        0.124    21.830 r  tdc1_decode/dec_reg[7]_i_708/O
                         net (fo=4, routed)           0.455    22.285    tdc1_decode/dec_reg[7]_i_708_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I3_O)        0.124    22.409 r  tdc1_decode/dec_reg[7]_i_656/O
                         net (fo=4, routed)           0.894    23.303    tdc1_decode/dec_reg[7]_i_656_n_0
    SLICE_X27Y25         LUT6 (Prop_lut6_I2_O)        0.124    23.427 r  tdc1_decode/dec_reg[7]_i_609__0/O
                         net (fo=4, routed)           0.801    24.228    tdc1_decode/dec_reg[7]_i_609__0_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.124    24.352 r  tdc1_decode/dec_reg[7]_i_557/O
                         net (fo=2, routed)           0.791    25.143    tdc1_decode/dec_reg[7]_i_557_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I3_O)        0.124    25.267 r  tdc1_decode/dec_reg[7]_i_508__0/O
                         net (fo=4, routed)           0.902    26.169    tdc1_decode/dec_reg[7]_i_508__0_n_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I3_O)        0.124    26.293 r  tdc1_decode/dec_reg[7]_i_455__0/O
                         net (fo=4, routed)           0.517    26.810    tdc1_decode/dec_reg[7]_i_455__0_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I3_O)        0.124    26.934 r  tdc1_decode/dec_reg[7]_i_411/O
                         net (fo=8, routed)           1.053    27.987    tdc1_decode/dec_reg[7]_i_411_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.124    28.111 r  tdc1_decode/dec_reg[7]_i_361__0/O
                         net (fo=2, routed)           0.702    28.813    tdc1_decode/dec_reg[7]_i_361__0_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.124    28.937 r  tdc1_decode/dec_reg[7]_i_308__0/O
                         net (fo=9, routed)           0.827    29.764    tdc1_decode/dec_reg[7]_i_308__0_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I3_O)        0.124    29.888 r  tdc1_decode/dec_reg[7]_i_326__0/O
                         net (fo=2, routed)           0.464    30.352    tdc1_decode/dec_reg[7]_i_326__0_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.124    30.476 r  tdc1_decode/dec_reg[7]_i_257__0/O
                         net (fo=4, routed)           0.772    31.248    tdc1_decode/dec_reg[7]_i_257__0_n_0
    SLICE_X27Y36         LUT6 (Prop_lut6_I2_O)        0.124    31.372 r  tdc1_decode/dec_reg[7]_i_208__0/O
                         net (fo=3, routed)           0.839    32.211    tdc1_decode/dec_reg[7]_i_208__0_n_0
    SLICE_X27Y35         LUT6 (Prop_lut6_I1_O)        0.124    32.335 r  tdc1_decode/dec_reg[7]_i_133__0/O
                         net (fo=7, routed)           0.818    33.153    tdc1_decode/dec_reg[7]_i_133__0_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I4_O)        0.124    33.277 r  tdc1_decode/dec_reg[7]_i_121__0/O
                         net (fo=2, routed)           0.884    34.161    tdc1_decode/dec_reg[7]_i_121__0_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.124    34.285 r  tdc1_decode/dec_reg[7]_i_43__0/O
                         net (fo=5, routed)           0.964    35.248    tdc1_decode/dec_reg[7]_i_43__0_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I3_O)        0.124    35.372 r  tdc1_decode/dec_reg[7]_i_78__0/O
                         net (fo=4, routed)           0.580    35.952    tdc1_decode/dec_reg[7]_i_78__0_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I4_O)        0.124    36.076 r  tdc1_decode/dec_reg[7]_i_63/O
                         net (fo=2, routed)           0.811    36.887    tdc1_decode/dec_reg[7]_i_63_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I3_O)        0.124    37.011 r  tdc1_decode/dec_reg[7]_i_19__0/O
                         net (fo=2, routed)           0.822    37.834    tdc1_decode/dec_reg[7]_i_19__0_n_0
    SLICE_X20Y44         LUT6 (Prop_lut6_I3_O)        0.124    37.958 f  tdc1_decode/dec_reg[7]_i_5__0/O
                         net (fo=2, routed)           0.947    38.905    tdc1_decode/dec_reg[7]_i_5__0_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I3_O)        0.124    39.029 r  tdc1_decode/dec_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    39.029    tdc1_decode/one_sum[7]
    SLICE_X20Y47         FDSE                                         r  tdc1_decode/dec_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.333     8.333 r  
    W12                                               0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     9.932 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.087    12.019    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.577    13.687    tdc1_decode/clk_IBUF_BUFG
    SLICE_X20Y47         FDSE                                         r  tdc1_decode/dec_reg_reg[7]/C
                         clock pessimism              0.525    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X20Y47         FDSE (Setup_fdse_C_D)        0.081    14.258    tdc1_decode/dec_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -39.029    
  -------------------------------------------------------------------
                         slack                                -24.771    

Slack (VIOLATED) :        -24.530ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[154].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        33.988ns  (logic 24.525ns (72.157%)  route 9.463ns (27.843%))
  Logic Levels:           41  (BUFG=1 CARRY4=39 IBUF=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.057ns
    Computed max time borrow:         4.224ns
    Time borrowed from endpoint:      4.224ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.188ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.852     6.039                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.619 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.619                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.199                         tp/co1[7]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.779 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823     8.602                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.197 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.197                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.792 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    10.610                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.205 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    11.839                         tp/co1[23]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.419 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.419                         tp/co1[27]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.999 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.999                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.579 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    14.401                         tp/co1[35]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.996 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.996                         tp/co1[39]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.591 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.591                         tp/co1[43]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.186 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    16.820                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.400 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.400                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.980 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.980                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.560 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.560                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.140 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.140                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.720 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.720                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.300 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.300                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.880 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.880                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.460 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    21.469                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.049 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.049                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.629 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.629                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.209 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.209                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.789 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.789                         tp/co1[95]
    SLICE_X43Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.369 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.369                         tp/co1[99]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.949 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.949                         tp/co1[103]
    SLICE_X43Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.529 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.529                         tp/co1[107]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.109 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.109                         tp/co1[111]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.689 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.689                         tp/co1[115]
    SLICE_X43Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.269 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.269                         tp/co1[119]
    SLICE_X43Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.849 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.849                         tp/co1[123]
    SLICE_X43Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.429 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.429                         tp/co1[127]
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.009 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.009                         tp/co1[131]
    SLICE_X43Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.589 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.589                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.169 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.169                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.749 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.572                         tp/co1[143]
    SLICE_X42Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.167 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    32.167                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.762 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    33.396                         tp/co1[151]
    SLICE_X43Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    33.988 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    33.988                         tp/co1[154]
    SLICE_X43Y43         LDPE                                         r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label2[154].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp/clk_IBUF_BUFG
    SLICE_X43Y43         LDPE                                         r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label2[154].LDPE_insti/G
                         clock pessimism              0.000     5.269                           
                         clock uncertainty           -0.035     5.234                           
                         time borrowed                4.224     9.457                           
  -------------------------------------------------------------------
                         required time                          9.457                           
                         arrival time                         -33.988                           
  -------------------------------------------------------------------
                         slack                                -24.530                           

Slack (VIOLATED) :        -24.474ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[152].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        33.932ns  (logic 24.469ns (72.111%)  route 9.463ns (27.889%))
  Logic Levels:           41  (BUFG=1 CARRY4=39 IBUF=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.057ns
    Computed max time borrow:         4.224ns
    Time borrowed from endpoint:      4.224ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.188ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.852     6.039                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.619 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.619                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.199                         tp/co1[7]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.779 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823     8.602                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.197 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.197                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.792 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    10.610                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.205 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    11.839                         tp/co1[23]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.419 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.419                         tp/co1[27]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.999 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.999                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.579 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    14.401                         tp/co1[35]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.996 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.996                         tp/co1[39]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.591 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.591                         tp/co1[43]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.186 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    16.820                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.400 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.400                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.980 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.980                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.560 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.560                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.140 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.140                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.720 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.720                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.300 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.300                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.880 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.880                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.460 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    21.469                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.049 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.049                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.629 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.629                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.209 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.209                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.789 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.789                         tp/co1[95]
    SLICE_X43Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.369 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.369                         tp/co1[99]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.949 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.949                         tp/co1[103]
    SLICE_X43Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.529 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.529                         tp/co1[107]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.109 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.109                         tp/co1[111]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.689 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.689                         tp/co1[115]
    SLICE_X43Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.269 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.269                         tp/co1[119]
    SLICE_X43Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.849 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.849                         tp/co1[123]
    SLICE_X43Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.429 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.429                         tp/co1[127]
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.009 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.009                         tp/co1[131]
    SLICE_X43Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.589 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.589                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.169 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.169                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.749 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.572                         tp/co1[143]
    SLICE_X42Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.167 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    32.167                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.762 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    33.396                         tp/co1[151]
    SLICE_X43Y43         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536    33.932 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000    33.932                         tp/co1[152]
    SLICE_X43Y43         LDPE                                         r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label2[152].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp/clk_IBUF_BUFG
    SLICE_X43Y43         LDPE                                         r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label2[152].LDPE_insti/G
                         clock pessimism              0.000     5.269                           
                         clock uncertainty           -0.035     5.234                           
                         time borrowed                4.224     9.457                           
  -------------------------------------------------------------------
                         required time                          9.457                           
                         arrival time                         -33.932                           
  -------------------------------------------------------------------
                         slack                                -24.474                           

Slack (VIOLATED) :        -24.432ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[153].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        33.890ns  (logic 24.427ns (72.077%)  route 9.463ns (27.923%))
  Logic Levels:           41  (BUFG=1 CARRY4=39 IBUF=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.057ns
    Computed max time borrow:         4.224ns
    Time borrowed from endpoint:      4.224ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.188ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.852     6.039                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.619 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.619                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.199                         tp/co1[7]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.779 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823     8.602                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.197 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.197                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.792 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    10.610                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.205 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    11.839                         tp/co1[23]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.419 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.419                         tp/co1[27]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.999 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.999                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.579 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    14.401                         tp/co1[35]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.996 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.996                         tp/co1[39]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.591 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.591                         tp/co1[43]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.186 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    16.820                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.400 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.400                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.980 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.980                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.560 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.560                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.140 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.140                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.720 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.720                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.300 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.300                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.880 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.880                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.460 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    21.469                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.049 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.049                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.629 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.629                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.209 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.209                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.789 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.789                         tp/co1[95]
    SLICE_X43Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.369 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.369                         tp/co1[99]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.949 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.949                         tp/co1[103]
    SLICE_X43Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.529 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.529                         tp/co1[107]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.109 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.109                         tp/co1[111]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.689 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.689                         tp/co1[115]
    SLICE_X43Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.269 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.269                         tp/co1[119]
    SLICE_X43Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.849 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.849                         tp/co1[123]
    SLICE_X43Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.429 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.429                         tp/co1[127]
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.009 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.009                         tp/co1[131]
    SLICE_X43Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.589 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.589                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.169 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.169                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.749 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.572                         tp/co1[143]
    SLICE_X42Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.167 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    32.167                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.762 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    33.396                         tp/co1[151]
    SLICE_X43Y43         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494    33.890 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000    33.890                         tp/co1[153]
    SLICE_X43Y43         LDPE                                         r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label2[153].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp/clk_IBUF_BUFG
    SLICE_X43Y43         LDPE                                         r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label2[153].LDPE_insti/G
                         clock pessimism              0.000     5.269                           
                         clock uncertainty           -0.035     5.234                           
                         time borrowed                4.224     9.457                           
  -------------------------------------------------------------------
                         required time                          9.457                           
                         arrival time                         -33.890                           
  -------------------------------------------------------------------
                         slack                                -24.432                           

Slack (VIOLATED) :        -24.426ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[155].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        33.976ns  (logic 24.513ns (72.148%)  route 9.463ns (27.852%))
  Logic Levels:           41  (BUFG=1 CARRY4=39 IBUF=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.149ns
    Computed max time borrow:         4.316ns
    Time borrowed from endpoint:      4.315ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.280ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.852     6.039                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.619 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.619                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.199                         tp/co1[7]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.779 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823     8.602                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.197 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.197                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.792 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    10.610                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.205 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    11.839                         tp/co1[23]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.419 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.419                         tp/co1[27]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.999 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.999                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.579 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    14.401                         tp/co1[35]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.996 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.996                         tp/co1[39]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.591 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.591                         tp/co1[43]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.186 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    16.820                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.400 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.400                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.980 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.980                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.560 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.560                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.140 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.140                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.720 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.720                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.300 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.300                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.880 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.880                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.460 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    21.469                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.049 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.049                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.629 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.629                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.209 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.209                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.789 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.789                         tp/co1[95]
    SLICE_X43Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.369 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.369                         tp/co1[99]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.949 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.949                         tp/co1[103]
    SLICE_X43Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.529 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.529                         tp/co1[107]
    SLICE_X43Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.109 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.109                         tp/co1[111]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.689 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.689                         tp/co1[115]
    SLICE_X43Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.269 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.269                         tp/co1[119]
    SLICE_X43Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.849 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.849                         tp/co1[123]
    SLICE_X43Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.429 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.429                         tp/co1[127]
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.009 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.009                         tp/co1[131]
    SLICE_X43Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.589 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.589                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.169 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.169                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.749 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.572                         tp/co1[143]
    SLICE_X42Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.167 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    32.167                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.762 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    33.396                         tp/co1[151]
    SLICE_X43Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.976 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    33.976                         tp/co1[155]
    SLICE_X43Y43         LDPE                                         r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label2[155].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp/clk_IBUF_BUFG
    SLICE_X43Y43         LDPE                                         r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label2[155].LDPE_insti/G
                         clock pessimism              0.000     5.269                           
                         clock uncertainty           -0.035     5.234                           
                         time borrowed                4.315     9.549                           
  -------------------------------------------------------------------
                         required time                          9.549                           
                         arrival time                         -33.976                           
  -------------------------------------------------------------------
                         slack                                -24.426                           

Slack (VIOLATED) :        -24.395ns  (required time - arrival time)
  Source:                 tdc1_decode/tdc_input_buf_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tdc1_decode/dec_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk rise@8.333ns - clk rise@0.000ns)
  Data Path Delay:        32.718ns  (logic 4.982ns (15.227%)  route 27.736ns (84.773%))
  Logic Levels:           36  (LUT3=1 LUT5=1 LUT6=34)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 13.687 - 8.333 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.744     5.931    tdc1_decode/clk_IBUF_BUFG
    SLICE_X30Y5          FDSE                                         r  tdc1_decode/tdc_input_buf_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDSE (Prop_fdse_C_Q)         0.518     6.449 r  tdc1_decode/tdc_input_buf_reg_reg[5]/Q
                         net (fo=5, routed)           1.023     7.472    tdc1_decode/tdc_input_buf_reg[5]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.596 r  tdc1_decode/dec_reg[7]_i_1192__0/O
                         net (fo=10, routed)          0.957     8.553    tdc1_decode/dec_reg[7]_i_1192__0_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.677 r  tdc1_decode/dec_reg[7]_i_1242/O
                         net (fo=1, routed)           0.634     9.311    tdc1_decode/dec_reg[7]_i_1242_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.435 r  tdc1_decode/dec_reg[7]_i_1225/O
                         net (fo=2, routed)           0.587    10.022    tdc1_decode/dec_reg[7]_i_1225_n_0
    SLICE_X28Y8          LUT5 (Prop_lut5_I2_O)        0.124    10.146 r  tdc1_decode/dec_reg[7]_i_1194__0/O
                         net (fo=15, routed)          0.844    10.990    tdc1_decode/dec_reg[7]_i_1194__0_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124    11.114 r  tdc1_decode/dec_reg[7]_i_1183__0/O
                         net (fo=3, routed)           1.017    12.131    tdc1_decode/dec_reg[7]_i_1183__0_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I1_O)        0.124    12.255 f  tdc1_decode/dec_reg[7]_i_1144__0/O
                         net (fo=7, routed)           0.515    12.770    tdc1_decode/dec_reg[7]_i_1144__0_n_0
    SLICE_X26Y11         LUT3 (Prop_lut3_I2_O)        0.124    12.894 r  tdc1_decode/dec_reg[7]_i_1137__0/O
                         net (fo=4, routed)           0.996    13.891    tdc1_decode/dec_reg[7]_i_1137__0_n_0
    SLICE_X26Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.015 r  tdc1_decode/dec_reg[7]_i_1119__0/O
                         net (fo=2, routed)           0.702    14.717    tdc1_decode/dec_reg[7]_i_1119__0_n_0
    SLICE_X26Y10         LUT6 (Prop_lut6_I1_O)        0.124    14.841 r  tdc1_decode/dec_reg[7]_i_1074__0/O
                         net (fo=3, routed)           1.244    16.085    tdc1_decode/dec_reg[7]_i_1074__0_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.209 r  tdc1_decode/dec_reg[7]_i_1029__0/O
                         net (fo=2, routed)           0.575    16.784    tdc1_decode/dec_reg[7]_i_1029__0_n_0
    SLICE_X27Y17         LUT6 (Prop_lut6_I4_O)        0.124    16.908 r  tdc1_decode/dec_reg[7]_i_982/O
                         net (fo=1, routed)           0.657    17.565    tdc1_decode/dec_reg[7]_i_982_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  tdc1_decode/dec_reg[7]_i_937/O
                         net (fo=3, routed)           0.820    18.509    tdc1_decode/dec_reg[7]_i_937_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I2_O)        0.124    18.633 r  tdc1_decode/dec_reg[7]_i_898__0/O
                         net (fo=1, routed)           0.450    19.084    tdc1_decode/dec_reg[7]_i_898__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.208 r  tdc1_decode/dec_reg[7]_i_848__0/O
                         net (fo=6, routed)           0.646    19.853    tdc1_decode/dec_reg[7]_i_848__0_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I3_O)        0.124    19.977 r  tdc1_decode/dec_reg[7]_i_799__0/O
                         net (fo=10, routed)          0.986    20.963    tdc1_decode/dec_reg[7]_i_799__0_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I3_O)        0.124    21.087 r  tdc1_decode/dec_reg[7]_i_765__0/O
                         net (fo=12, routed)          0.618    21.706    tdc1_decode/dec_reg[7]_i_765__0_n_0
    SLICE_X27Y23         LUT6 (Prop_lut6_I3_O)        0.124    21.830 r  tdc1_decode/dec_reg[7]_i_708/O
                         net (fo=4, routed)           0.455    22.285    tdc1_decode/dec_reg[7]_i_708_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I3_O)        0.124    22.409 r  tdc1_decode/dec_reg[7]_i_656/O
                         net (fo=4, routed)           0.894    23.303    tdc1_decode/dec_reg[7]_i_656_n_0
    SLICE_X27Y25         LUT6 (Prop_lut6_I2_O)        0.124    23.427 r  tdc1_decode/dec_reg[7]_i_609__0/O
                         net (fo=4, routed)           0.801    24.228    tdc1_decode/dec_reg[7]_i_609__0_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.124    24.352 r  tdc1_decode/dec_reg[7]_i_557/O
                         net (fo=2, routed)           0.791    25.143    tdc1_decode/dec_reg[7]_i_557_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I3_O)        0.124    25.267 r  tdc1_decode/dec_reg[7]_i_508__0/O
                         net (fo=4, routed)           0.902    26.169    tdc1_decode/dec_reg[7]_i_508__0_n_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I3_O)        0.124    26.293 r  tdc1_decode/dec_reg[7]_i_455__0/O
                         net (fo=4, routed)           0.517    26.810    tdc1_decode/dec_reg[7]_i_455__0_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I3_O)        0.124    26.934 r  tdc1_decode/dec_reg[7]_i_411/O
                         net (fo=8, routed)           1.053    27.987    tdc1_decode/dec_reg[7]_i_411_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.124    28.111 r  tdc1_decode/dec_reg[7]_i_361__0/O
                         net (fo=2, routed)           0.702    28.813    tdc1_decode/dec_reg[7]_i_361__0_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.124    28.937 r  tdc1_decode/dec_reg[7]_i_308__0/O
                         net (fo=9, routed)           0.827    29.764    tdc1_decode/dec_reg[7]_i_308__0_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I3_O)        0.124    29.888 r  tdc1_decode/dec_reg[7]_i_326__0/O
                         net (fo=2, routed)           0.464    30.352    tdc1_decode/dec_reg[7]_i_326__0_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.124    30.476 r  tdc1_decode/dec_reg[7]_i_257__0/O
                         net (fo=4, routed)           0.772    31.248    tdc1_decode/dec_reg[7]_i_257__0_n_0
    SLICE_X27Y36         LUT6 (Prop_lut6_I2_O)        0.124    31.372 r  tdc1_decode/dec_reg[7]_i_208__0/O
                         net (fo=3, routed)           0.839    32.211    tdc1_decode/dec_reg[7]_i_208__0_n_0
    SLICE_X27Y35         LUT6 (Prop_lut6_I1_O)        0.124    32.335 r  tdc1_decode/dec_reg[7]_i_133__0/O
                         net (fo=7, routed)           0.818    33.153    tdc1_decode/dec_reg[7]_i_133__0_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I4_O)        0.124    33.277 r  tdc1_decode/dec_reg[7]_i_121__0/O
                         net (fo=2, routed)           0.884    34.161    tdc1_decode/dec_reg[7]_i_121__0_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.124    34.285 r  tdc1_decode/dec_reg[7]_i_43__0/O
                         net (fo=5, routed)           0.964    35.248    tdc1_decode/dec_reg[7]_i_43__0_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I3_O)        0.124    35.372 r  tdc1_decode/dec_reg[7]_i_78__0/O
                         net (fo=4, routed)           0.580    35.952    tdc1_decode/dec_reg[7]_i_78__0_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I4_O)        0.124    36.076 r  tdc1_decode/dec_reg[7]_i_63/O
                         net (fo=2, routed)           0.811    36.887    tdc1_decode/dec_reg[7]_i_63_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I3_O)        0.124    37.011 r  tdc1_decode/dec_reg[7]_i_19__0/O
                         net (fo=2, routed)           0.822    37.834    tdc1_decode/dec_reg[7]_i_19__0_n_0
    SLICE_X20Y44         LUT6 (Prop_lut6_I3_O)        0.124    37.958 r  tdc1_decode/dec_reg[7]_i_5__0/O
                         net (fo=2, routed)           0.567    38.525    tdc1_decode/dec_reg[7]_i_5__0_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I2_O)        0.124    38.649 r  tdc1_decode/dec_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    38.649    tdc1_decode/one_sum[6]
    SLICE_X20Y47         FDSE                                         r  tdc1_decode/dec_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.333     8.333 r  
    W12                                               0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     9.932 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.087    12.019    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.577    13.687    tdc1_decode/clk_IBUF_BUFG
    SLICE_X20Y47         FDSE                                         r  tdc1_decode/dec_reg_reg[6]/C
                         clock pessimism              0.525    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X20Y47         FDSE (Setup_fdse_C_D)        0.077    14.254    tdc1_decode/dec_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -38.649    
  -------------------------------------------------------------------
                         slack                                -24.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.542ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[3].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk fall@4.167ns)
  Data Path Delay:        2.292ns  (logic 0.636ns (27.764%)  route 1.656ns (72.236%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 IBUF=1)
  Clock Path Skew:        2.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 6.836 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.167 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.618     6.286                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     6.459 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.459                         tp/co1[3]
    SLICE_X43Y5          LDPE                                         r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[3].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.827     6.836                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          LDPE                                         f  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[3].LDPE_insti/G
                         clock pessimism              0.000     6.836                           
                         clock uncertainty            0.035     6.871                           
    SLICE_X43Y5          LDPE (Hold_ldpe_G_D)         0.130     7.001    pblock_tp_2[0].CARRY4_insti
                                                                                                tp/gen_code_label2[3].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -7.001                           
                         arrival time                           6.459                           
  -------------------------------------------------------------------
                         slack                                 -0.542                           

Slack (VIOLATED) :        -0.541ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[1].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk fall@4.167ns)
  Data Path Delay:        2.263ns  (logic 0.607ns (26.839%)  route 1.656ns (73.161%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 IBUF=1)
  Clock Path Skew:        2.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 6.836 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.167 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.618     6.286                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.144     6.430 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000     6.430                         tp/co1[1]
    SLICE_X43Y5          LDPE                                         r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[1].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.827     6.836                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          LDPE                                         f  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[1].LDPE_insti/G
                         clock pessimism              0.000     6.836                           
                         clock uncertainty            0.035     6.871                           
    SLICE_X43Y5          LDPE (Hold_ldpe_G_D)         0.100     6.971    pblock_tp_2[0].CARRY4_insti
                                                                                                tp/gen_code_label2[1].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.971                           
                         arrival time                           6.430                           
  -------------------------------------------------------------------
                         slack                                 -0.541                           

Slack (VIOLATED) :        -0.520ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[0].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk fall@4.167ns)
  Data Path Delay:        2.284ns  (logic 0.628ns (27.511%)  route 1.656ns (72.489%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 IBUF=1)
  Clock Path Skew:        2.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 6.836 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.167 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.618     6.286                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.165     6.451 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000     6.451                         tp/co1[0]
    SLICE_X43Y5          LDPE                                         r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[0].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.827     6.836                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          LDPE                                         f  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[0].LDPE_insti/G
                         clock pessimism              0.000     6.836                           
                         clock uncertainty            0.035     6.871                           
    SLICE_X43Y5          LDPE (Hold_ldpe_G_D)         0.100     6.971    pblock_tp_2[0].CARRY4_insti
                                                                                                tp/gen_code_label2[0].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.971                           
                         arrival time                           6.451                           
  -------------------------------------------------------------------
                         slack                                 -0.520                           

Slack (VIOLATED) :        -0.517ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[2].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk fall@4.167ns)
  Data Path Delay:        2.287ns  (logic 0.631ns (27.606%)  route 1.656ns (72.394%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 IBUF=1)
  Clock Path Skew:        2.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 6.836 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.167 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.618     6.286                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.168     6.454 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000     6.454                         tp/co1[2]
    SLICE_X43Y5          LDPE                                         r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[2].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.827     6.836                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          LDPE                                         f  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[2].LDPE_insti/G
                         clock pessimism              0.000     6.836                           
                         clock uncertainty            0.035     6.871                           
    SLICE_X43Y5          LDPE (Hold_ldpe_G_D)         0.100     6.971    pblock_tp_2[0].CARRY4_insti
                                                                                                tp/gen_code_label2[2].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.971                           
                         arrival time                           6.454                           
  -------------------------------------------------------------------
                         slack                                 -0.517                           

Slack (VIOLATED) :        -0.369ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[7].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk fall@4.167ns)
  Data Path Delay:        2.465ns  (logic 0.809ns (32.833%)  route 1.656ns (67.167%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 IBUF=1)
  Clock Path Skew:        2.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 6.836 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.167 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.618     6.286                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     6.459 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.459                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     6.632 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.632                         tp/co1[7]
    SLICE_X43Y6          LDPE                                         r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[7].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.827     6.836                         tp/clk_IBUF_BUFG
    SLICE_X43Y6          LDPE                                         f  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[7].LDPE_insti/G
                         clock pessimism              0.000     6.836                           
                         clock uncertainty            0.035     6.871                           
    SLICE_X43Y6          LDPE (Hold_ldpe_G_D)         0.130     7.001    pblock_tp_2[1].CARRY4_insti
                                                                                                tp/gen_code_label2[7].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -7.001                           
                         arrival time                           6.632                           
  -------------------------------------------------------------------
                         slack                                 -0.369                           

Slack (VIOLATED) :        -0.368ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[5].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk fall@4.167ns)
  Data Path Delay:        2.436ns  (logic 0.780ns (32.034%)  route 1.656ns (67.966%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 IBUF=1)
  Clock Path Skew:        2.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 6.836 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.167 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.618     6.286                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     6.459 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.459                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.144     6.603 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000     6.603                         tp/co1[5]
    SLICE_X43Y6          LDPE                                         r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[5].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.827     6.836                         tp/clk_IBUF_BUFG
    SLICE_X43Y6          LDPE                                         f  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[5].LDPE_insti/G
                         clock pessimism              0.000     6.836                           
                         clock uncertainty            0.035     6.871                           
    SLICE_X43Y6          LDPE (Hold_ldpe_G_D)         0.100     6.971    pblock_tp_2[1].CARRY4_insti
                                                                                                tp/gen_code_label2[5].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.971                           
                         arrival time                           6.603                           
  -------------------------------------------------------------------
                         slack                                 -0.368                           

Slack (VIOLATED) :        -0.347ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[4].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk fall@4.167ns)
  Data Path Delay:        2.457ns  (logic 0.801ns (32.614%)  route 1.656ns (67.386%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 IBUF=1)
  Clock Path Skew:        2.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 6.836 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.167 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.618     6.286                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     6.459 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.459                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.165     6.624 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000     6.624                         tp/co1[4]
    SLICE_X43Y6          LDPE                                         r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[4].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.827     6.836                         tp/clk_IBUF_BUFG
    SLICE_X43Y6          LDPE                                         f  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[4].LDPE_insti/G
                         clock pessimism              0.000     6.836                           
                         clock uncertainty            0.035     6.871                           
    SLICE_X43Y6          LDPE (Hold_ldpe_G_D)         0.100     6.971    pblock_tp_2[1].CARRY4_insti
                                                                                                tp/gen_code_label2[4].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.971                           
                         arrival time                           6.624                           
  -------------------------------------------------------------------
                         slack                                 -0.347                           

Slack (VIOLATED) :        -0.344ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[6].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk fall@4.167ns)
  Data Path Delay:        2.460ns  (logic 0.804ns (32.697%)  route 1.656ns (67.303%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 IBUF=1)
  Clock Path Skew:        2.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 6.836 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.167 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.618     6.286                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     6.459 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.459                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.168     6.627 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000     6.627                         tp/co1[6]
    SLICE_X43Y6          LDPE                                         r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[6].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.827     6.836                         tp/clk_IBUF_BUFG
    SLICE_X43Y6          LDPE                                         f  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[6].LDPE_insti/G
                         clock pessimism              0.000     6.836                           
                         clock uncertainty            0.035     6.871                           
    SLICE_X43Y6          LDPE (Hold_ldpe_G_D)         0.100     6.971    pblock_tp_2[1].CARRY4_insti
                                                                                                tp/gen_code_label2[6].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.971                           
                         arrival time                           6.627                           
  -------------------------------------------------------------------
                         slack                                 -0.344                           

Slack (VIOLATED) :        -0.195ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[11].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk fall@4.167ns)
  Data Path Delay:        2.638ns  (logic 0.982ns (37.237%)  route 1.656ns (62.763%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 IBUF=1)
  Clock Path Skew:        2.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 6.835 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.167 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.618     6.286                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     6.459 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.459                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     6.632 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.632                         tp/co1[7]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     6.805 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.805                         tp/co1[11]
    SLICE_X43Y7          LDPE                                         r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label2[11].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.826     6.835                         tp/clk_IBUF_BUFG
    SLICE_X43Y7          LDPE                                         f  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label2[11].LDPE_insti/G
                         clock pessimism              0.000     6.835                           
                         clock uncertainty            0.035     6.870                           
    SLICE_X43Y7          LDPE (Hold_ldpe_G_D)         0.130     7.000    pblock_tp_2[2].CARRY4_insti
                                                                                                tp/gen_code_label2[11].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -7.000                           
                         arrival time                           6.805                           
  -------------------------------------------------------------------
                         slack                                 -0.195                           

Slack (VIOLATED) :        -0.194ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[9].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk fall@4.167ns)
  Data Path Delay:        2.609ns  (logic 0.953ns (36.540%)  route 1.656ns (63.460%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 IBUF=1)
  Clock Path Skew:        2.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 6.835 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.167 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.618     6.286                         tp/clk_IBUF_BUFG
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     6.459 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.459                         tp/co1[3]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     6.632 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.632                         tp/co1[7]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.144     6.776 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000     6.776                         tp/co1[9]
    SLICE_X43Y7          LDPE                                         r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label2[9].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.826     6.835                         tp/clk_IBUF_BUFG
    SLICE_X43Y7          LDPE                                         f  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label2[9].LDPE_insti/G
                         clock pessimism              0.000     6.835                           
                         clock uncertainty            0.035     6.870                           
    SLICE_X43Y7          LDPE (Hold_ldpe_G_D)         0.100     6.970    pblock_tp_2[2].CARRY4_insti
                                                                                                tp/gen_code_label2[9].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.970                           
                         arrival time                           6.776                           
  -------------------------------------------------------------------
                         slack                                 -0.194                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.333       6.178      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.333       7.084      PLLE2_ADV_X1Y0  pll_inst/PLLE2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         8.333       7.333      SLICE_X30Y49    SEN_FSM_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.333       7.333      SLICE_X30Y49    SEN_FSM_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.333       7.333      SLICE_X30Y49    SEN_FSM_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.333       7.333      SLICE_X30Y49    SEN_FSM_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.333       7.333      SLICE_X30Y48    TDC1_delay_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.333       7.333      SLICE_X30Y48    TDC1_delay_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.333       7.333      SLICE_X30Y48    TDC1_delay_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.333       7.333      SLICE_X30Y48    TDC1_delay_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.333       44.300     PLLE2_ADV_X1Y0  pll_inst/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.167       2.167      PLLE2_ADV_X1Y0  pll_inst/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.167       2.167      PLLE2_ADV_X1Y0  pll_inst/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK       n/a            1.250         4.167       2.916      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK       n/a            1.250         4.167       2.917      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK       n/a            1.250         4.167       2.916      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK       n/a            1.250         4.167       2.917      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK       n/a            1.250         4.167       2.916      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK       n/a            1.250         4.167       2.917      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK       n/a            1.250         4.167       2.916      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK       n/a            1.250         4.167       2.917      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.166       2.166      PLLE2_ADV_X1Y0  pll_inst/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.166       2.166      PLLE2_ADV_X1Y0  pll_inst/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK       n/a            1.250         4.167       2.916      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK       n/a            1.250         4.166       2.916      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK       n/a            1.250         4.167       2.916      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK       n/a            1.250         4.166       2.916      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK       n/a            1.250         4.167       2.916      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK       n/a            1.250         4.166       2.916      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK       n/a            1.250         4.167       2.916      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK       n/a            1.250         4.166       2.916      SLICE_X30Y45    tdc_data1_reg_0_63_0_2/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { pll_inst/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.333       7.084      PLLE2_ADV_X1Y0  pll_inst/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.333       7.084      PLLE2_ADV_X1Y0  pll_inst/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.333       44.300     PLLE2_ADV_X1Y0  pll_inst/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.333       151.667    PLLE2_ADV_X1Y0  pll_inst/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out0
  To Clock:  clk_out0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { pll_inst/PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   pll_inst/clk0t_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      PLLE2_ADV_X1Y0  pll_inst/PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.333       151.667    PLLE2_ADV_X1Y0  pll_inst/PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out0
  To Clock:  clk

Setup :          160  Failing Endpoints,  Worst Slack      -31.766ns,  Total Violation    -2263.236ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.766ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[159].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        35.228ns  (logic 23.616ns (67.038%)  route 11.612ns (32.962%))
  Logic Levels:           41  (BUFG=1 CARRY4=40)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:              -0.146ns
    Computed max time borrow:         4.021ns
    Time borrowed from endpoint:      4.020ns
    Open edge uncertainty:           -0.135ns
    Time given to startpoint:         3.885ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.828     6.015                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.103 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.883     7.986                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.087 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     9.940                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.535 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.535                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.130 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.130                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.725 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.725                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.320 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.320                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.915 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.915                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.510 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.510                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.105 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.105                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.700 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.700                         tp1/co1[31]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.295 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.295                         tp1/co1[35]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.890 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.890                         tp1/co1[39]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.485 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    17.119                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.699 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.699                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.279 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.279                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.859 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.859                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.439 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.439                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.019 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.019                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.599 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.599                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.179 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    22.001                         tp1/co1[71]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.596 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.596                         tp1/co1[75]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.191 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.688    23.880                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.460 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.460                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.040 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.040                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.620 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.620                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.200 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.200                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.780 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.780                         tp1/co1[99]
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.360 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.360                         tp1/co1[103]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.940 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.940                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.520 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.520                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.100 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.100                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.680 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.680                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.260 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.260                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.840 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.663                         tp1/co1[127]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.258 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    33.076                         tp1/co1[131]
    SLICE_X32Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.671 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    34.489                         tp1/co1[135]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.084 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    35.902                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.497 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    37.315                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.910 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    38.728                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    39.323 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    40.141                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.736 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    40.736                         tp1/co1[155]
    SLICE_X32Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    41.331 r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label1[39].CARRY4_insti/CO[3]
                         net (fo=1, routed)           0.000    41.331                         tp1/co1[159]
    SLICE_X32Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[159].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp1/clk_IBUF_BUFG
    SLICE_X32Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[159].LDPE_insti/G
                         clock pessimism              0.410     5.680                           
                         clock uncertainty           -0.135     5.545                           
                         time borrowed                4.020     9.565                           
  -------------------------------------------------------------------
                         required time                          9.565                           
                         arrival time                         -41.331                           
  -------------------------------------------------------------------
                         slack                                -31.766                           

Slack (VIOLATED) :        -31.535ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[158].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        35.241ns  (logic 23.629ns (67.050%)  route 11.612ns (32.950%))
  Logic Levels:           41  (BUFG=1 CARRY4=40)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.135ns
    Time given to startpoint:         4.129ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.828     6.015                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.103 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.883     7.986                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.087 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     9.940                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.535 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.535                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.130 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.130                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.725 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.725                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.320 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.320                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.915 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.915                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.510 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.510                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.105 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.105                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.700 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.700                         tp1/co1[31]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.295 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.295                         tp1/co1[35]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.890 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.890                         tp1/co1[39]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.485 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    17.119                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.699 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.699                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.279 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.279                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.859 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.859                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.439 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.439                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.019 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.019                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.599 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.599                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.179 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    22.001                         tp1/co1[71]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.596 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.596                         tp1/co1[75]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.191 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.688    23.880                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.460 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.460                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.040 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.040                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.620 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.620                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.200 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.200                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.780 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.780                         tp1/co1[99]
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.360 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.360                         tp1/co1[103]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.940 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.940                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.520 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.520                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.100 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.100                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.680 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.680                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.260 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.260                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.840 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.663                         tp1/co1[127]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.258 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    33.076                         tp1/co1[131]
    SLICE_X32Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.671 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    34.489                         tp1/co1[135]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.084 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    35.902                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.497 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    37.315                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.910 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    38.728                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    39.323 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    40.141                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.736 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    40.736                         tp1/co1[155]
    SLICE_X32Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    41.344 r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label1[39].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    41.344                         tp1/co1[158]
    SLICE_X32Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[158].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp1/clk_IBUF_BUFG
    SLICE_X32Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[158].LDPE_insti/G
                         clock pessimism              0.410     5.680                           
                         clock uncertainty           -0.135     5.545                           
                         time borrowed                4.264     9.809                           
  -------------------------------------------------------------------
                         required time                          9.809                           
                         arrival time                         -41.344                           
  -------------------------------------------------------------------
                         slack                                -31.535                           

Slack (VIOLATED) :        -31.488ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[156].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        35.194ns  (logic 23.582ns (67.006%)  route 11.612ns (32.994%))
  Logic Levels:           41  (BUFG=1 CARRY4=40)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.135ns
    Time given to startpoint:         4.129ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.828     6.015                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.103 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.883     7.986                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.087 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     9.940                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.535 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.535                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.130 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.130                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.725 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.725                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.320 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.320                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.915 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.915                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.510 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.510                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.105 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.105                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.700 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.700                         tp1/co1[31]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.295 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.295                         tp1/co1[35]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.890 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.890                         tp1/co1[39]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.485 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    17.119                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.699 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.699                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.279 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.279                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.859 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.859                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.439 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.439                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.019 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.019                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.599 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.599                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.179 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    22.001                         tp1/co1[71]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.596 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.596                         tp1/co1[75]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.191 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.688    23.880                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.460 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.460                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.040 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.040                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.620 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.620                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.200 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.200                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.780 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.780                         tp1/co1[99]
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.360 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.360                         tp1/co1[103]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.940 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.940                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.520 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.520                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.100 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.100                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.680 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.680                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.260 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.260                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.840 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.663                         tp1/co1[127]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.258 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    33.076                         tp1/co1[131]
    SLICE_X32Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.671 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    34.489                         tp1/co1[135]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.084 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    35.902                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.497 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    37.315                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.910 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    38.728                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    39.323 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    40.141                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.736 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    40.736                         tp1/co1[155]
    SLICE_X32Y44         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561    41.297 r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label1[39].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000    41.297                         tp1/co1[156]
    SLICE_X32Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[156].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp1/clk_IBUF_BUFG
    SLICE_X32Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[156].LDPE_insti/G
                         clock pessimism              0.410     5.680                           
                         clock uncertainty           -0.135     5.545                           
                         time borrowed                4.264     9.809                           
  -------------------------------------------------------------------
                         required time                          9.809                           
                         arrival time                         -41.297                           
  -------------------------------------------------------------------
                         slack                                -31.488                           

Slack (VIOLATED) :        -31.438ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[157].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        35.144ns  (logic 23.532ns (66.959%)  route 11.612ns (33.041%))
  Logic Levels:           41  (BUFG=1 CARRY4=40)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.135ns
    Time given to startpoint:         4.129ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.828     6.015                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.103 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.883     7.986                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.087 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     9.940                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.535 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.535                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.130 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.130                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.725 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.725                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.320 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.320                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.915 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.915                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.510 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.510                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.105 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.105                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.700 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.700                         tp1/co1[31]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.295 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.295                         tp1/co1[35]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.890 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.890                         tp1/co1[39]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.485 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    17.119                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.699 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.699                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.279 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.279                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.859 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.859                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.439 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.439                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.019 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.019                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.599 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.599                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.179 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    22.001                         tp1/co1[71]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.596 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.596                         tp1/co1[75]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.191 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.688    23.880                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.460 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.460                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.040 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.040                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.620 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.620                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.200 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.200                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.780 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.780                         tp1/co1[99]
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.360 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.360                         tp1/co1[103]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.940 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.940                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.520 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.520                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.100 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.100                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.680 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.680                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.260 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.260                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.840 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.663                         tp1/co1[127]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.258 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    33.076                         tp1/co1[131]
    SLICE_X32Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.671 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    34.489                         tp1/co1[135]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.084 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    35.902                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.497 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    37.315                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.910 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    38.728                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    39.323 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    40.141                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.736 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    40.736                         tp1/co1[155]
    SLICE_X32Y44         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.511    41.247 r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label1[39].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000    41.247                         tp1/co1[157]
    SLICE_X32Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[157].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp1/clk_IBUF_BUFG
    SLICE_X32Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[157].LDPE_insti/G
                         clock pessimism              0.410     5.680                           
                         clock uncertainty           -0.135     5.545                           
                         time borrowed                4.264     9.809                           
  -------------------------------------------------------------------
                         required time                          9.809                           
                         arrival time                         -41.247                           
  -------------------------------------------------------------------
                         slack                                -31.438                           

Slack (VIOLATED) :        -30.940ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[154].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        34.646ns  (logic 23.034ns (66.484%)  route 11.612ns (33.516%))
  Logic Levels:           40  (BUFG=1 CARRY4=39)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.135ns
    Time given to startpoint:         4.129ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.828     6.015                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.103 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.883     7.986                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.087 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     9.940                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.535 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.535                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.130 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.130                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.725 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.725                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.320 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.320                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.915 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.915                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.510 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.510                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.105 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.105                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.700 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.700                         tp1/co1[31]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.295 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.295                         tp1/co1[35]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.890 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.890                         tp1/co1[39]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.485 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    17.119                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.699 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.699                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.279 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.279                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.859 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.859                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.439 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.439                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.019 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.019                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.599 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.599                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.179 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    22.001                         tp1/co1[71]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.596 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.596                         tp1/co1[75]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.191 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.688    23.880                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.460 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.460                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.040 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.040                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.620 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.620                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.200 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.200                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.780 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.780                         tp1/co1[99]
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.360 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.360                         tp1/co1[103]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.940 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.940                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.520 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.520                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.100 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.100                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.680 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.680                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.260 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.260                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.840 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.663                         tp1/co1[127]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.258 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    33.076                         tp1/co1[131]
    SLICE_X32Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.671 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    34.489                         tp1/co1[135]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.084 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    35.902                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.497 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    37.315                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.910 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    38.728                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    39.323 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    40.141                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    40.749 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    40.749                         tp1/co1[154]
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[154].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp1/clk_IBUF_BUFG
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[154].LDPE_insti/G
                         clock pessimism              0.410     5.680                           
                         clock uncertainty           -0.135     5.545                           
                         time borrowed                4.264     9.809                           
  -------------------------------------------------------------------
                         required time                          9.809                           
                         arrival time                         -40.749                           
  -------------------------------------------------------------------
                         slack                                -30.940                           

Slack (VIOLATED) :        -30.893ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[152].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        34.599ns  (logic 22.987ns (66.439%)  route 11.612ns (33.561%))
  Logic Levels:           40  (BUFG=1 CARRY4=39)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.135ns
    Time given to startpoint:         4.129ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.828     6.015                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.103 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.883     7.986                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.087 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     9.940                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.535 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.535                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.130 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.130                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.725 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.725                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.320 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.320                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.915 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.915                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.510 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.510                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.105 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.105                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.700 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.700                         tp1/co1[31]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.295 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.295                         tp1/co1[35]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.890 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.890                         tp1/co1[39]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.485 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    17.119                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.699 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.699                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.279 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.279                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.859 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.859                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.439 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.439                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.019 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.019                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.599 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.599                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.179 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    22.001                         tp1/co1[71]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.596 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.596                         tp1/co1[75]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.191 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.688    23.880                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.460 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.460                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.040 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.040                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.620 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.620                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.200 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.200                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.780 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.780                         tp1/co1[99]
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.360 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.360                         tp1/co1[103]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.940 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.940                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.520 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.520                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.100 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.100                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.680 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.680                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.260 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.260                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.840 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.663                         tp1/co1[127]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.258 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    33.076                         tp1/co1[131]
    SLICE_X32Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.671 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    34.489                         tp1/co1[135]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.084 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    35.902                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.497 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    37.315                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.910 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    38.728                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    39.323 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    40.141                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561    40.702 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000    40.702                         tp1/co1[152]
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[152].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp1/clk_IBUF_BUFG
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[152].LDPE_insti/G
                         clock pessimism              0.410     5.680                           
                         clock uncertainty           -0.135     5.545                           
                         time borrowed                4.264     9.809                           
  -------------------------------------------------------------------
                         required time                          9.809                           
                         arrival time                         -40.702                           
  -------------------------------------------------------------------
                         slack                                -30.893                           

Slack (VIOLATED) :        -30.843ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[153].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        34.549ns  (logic 22.937ns (66.390%)  route 11.612ns (33.610%))
  Logic Levels:           40  (BUFG=1 CARRY4=39)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.135ns
    Time given to startpoint:         4.129ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.828     6.015                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.103 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.883     7.986                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.087 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     9.940                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.535 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.535                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.130 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.130                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.725 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.725                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.320 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.320                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.915 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.915                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.510 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.510                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.105 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.105                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.700 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.700                         tp1/co1[31]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.295 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.295                         tp1/co1[35]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.890 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.890                         tp1/co1[39]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.485 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    17.119                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.699 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.699                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.279 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.279                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.859 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.859                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.439 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.439                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.019 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.019                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.599 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.599                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.179 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    22.001                         tp1/co1[71]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.596 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.596                         tp1/co1[75]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.191 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.688    23.880                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.460 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.460                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.040 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.040                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.620 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.620                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.200 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.200                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.780 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.780                         tp1/co1[99]
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.360 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.360                         tp1/co1[103]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.940 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.940                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.520 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.520                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.100 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.100                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.680 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.680                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.260 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.260                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.840 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.663                         tp1/co1[127]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.258 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    33.076                         tp1/co1[131]
    SLICE_X32Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.671 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    34.489                         tp1/co1[135]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.084 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    35.902                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.497 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    37.315                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.910 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    38.728                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    39.323 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    40.141                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.511    40.652 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000    40.652                         tp1/co1[153]
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[153].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp1/clk_IBUF_BUFG
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[153].LDPE_insti/G
                         clock pessimism              0.410     5.680                           
                         clock uncertainty           -0.135     5.545                           
                         time borrowed                4.264     9.809                           
  -------------------------------------------------------------------
                         required time                          9.809                           
                         arrival time                         -40.652                           
  -------------------------------------------------------------------
                         slack                                -30.843                           

Slack (VIOLATED) :        -30.835ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[155].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        34.633ns  (logic 23.021ns (66.472%)  route 11.612ns (33.528%))
  Logic Levels:           40  (BUFG=1 CARRY4=39)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.190ns
    Computed max time borrow:         4.357ns
    Time borrowed from endpoint:      4.357ns
    Open edge uncertainty:           -0.135ns
    Time given to startpoint:         4.221ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.828     6.015                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.103 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.883     7.986                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.087 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     9.940                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.535 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.535                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.130 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.130                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.725 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.725                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.320 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.320                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.915 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.915                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.510 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.510                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.105 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.105                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.700 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.700                         tp1/co1[31]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.295 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.295                         tp1/co1[35]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.890 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.890                         tp1/co1[39]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.485 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    17.119                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.699 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.699                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.279 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.279                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.859 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.859                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.439 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.439                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.019 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.019                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.599 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.599                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.179 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    22.001                         tp1/co1[71]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.596 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.596                         tp1/co1[75]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.191 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.688    23.880                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.460 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.460                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.040 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.040                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.620 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.620                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.200 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.200                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.780 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.780                         tp1/co1[99]
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.360 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.360                         tp1/co1[103]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.940 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.940                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.520 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.520                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.100 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.100                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.680 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.680                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.260 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.260                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.840 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.663                         tp1/co1[127]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.258 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    33.076                         tp1/co1[131]
    SLICE_X32Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.671 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    34.489                         tp1/co1[135]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.084 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    35.902                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.497 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    37.315                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.910 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    38.728                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    39.323 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    40.141                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.736 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    40.736                         tp1/co1[155]
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[155].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269                         tp1/clk_IBUF_BUFG
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[155].LDPE_insti/G
                         clock pessimism              0.410     5.680                           
                         clock uncertainty           -0.135     5.545                           
                         time borrowed                4.357     9.901                           
  -------------------------------------------------------------------
                         required time                          9.901                           
                         arrival time                         -40.736                           
  -------------------------------------------------------------------
                         slack                                -30.835                           

Slack (VIOLATED) :        -29.528ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[150].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        33.233ns  (logic 22.439ns (67.521%)  route 10.794ns (32.479%))
  Logic Levels:           39  (BUFG=1 CARRY4=38)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.135ns
    Time given to startpoint:         4.129ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.828     6.015                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.103 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.883     7.986                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.087 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     9.940                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.535 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.535                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.130 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.130                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.725 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.725                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.320 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.320                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.915 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.915                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.510 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.510                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.105 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.105                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.700 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.700                         tp1/co1[31]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.295 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.295                         tp1/co1[35]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.890 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.890                         tp1/co1[39]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.485 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    17.119                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.699 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.699                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.279 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.279                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.859 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.859                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.439 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.439                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.019 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.019                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.599 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.599                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.179 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    22.001                         tp1/co1[71]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.596 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.596                         tp1/co1[75]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.191 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.688    23.880                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.460 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.460                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.040 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.040                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.620 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.620                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.200 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.200                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.780 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.780                         tp1/co1[99]
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.360 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.360                         tp1/co1[103]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.940 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.940                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.520 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.520                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.100 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.100                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.680 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.680                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.260 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.260                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.840 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.663                         tp1/co1[127]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.258 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    33.076                         tp1/co1[131]
    SLICE_X32Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.671 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    34.489                         tp1/co1[135]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.084 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    35.902                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.497 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    37.315                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.910 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    38.728                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    39.336 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    39.336                         tp1/co1[150]
    SLICE_X32Y42         LDPE                                         r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label2[150].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.491     5.268                         tp1/clk_IBUF_BUFG
    SLICE_X32Y42         LDPE                                         r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label2[150].LDPE_insti/G
                         clock pessimism              0.410     5.679                           
                         clock uncertainty           -0.135     5.544                           
                         time borrowed                4.264     9.808                           
  -------------------------------------------------------------------
                         required time                          9.808                           
                         arrival time                         -39.336                           
  -------------------------------------------------------------------
                         slack                                -29.528                           

Slack (VIOLATED) :        -29.481ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[148].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        33.186ns  (logic 22.392ns (67.475%)  route 10.794ns (32.525%))
  Logic Levels:           39  (BUFG=1 CARRY4=38)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.135ns
    Time given to startpoint:         4.129ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.828     6.015                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.103 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.883     7.986                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.087 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     9.940                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.535 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.535                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.130 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.130                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.725 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.725                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.320 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.320                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.915 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.915                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.510 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.510                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.105 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.105                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.700 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.700                         tp1/co1[31]
    SLICE_X32Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.295 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.295                         tp1/co1[35]
    SLICE_X32Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.890 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.890                         tp1/co1[39]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.485 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    17.119                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.699 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.699                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.279 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.279                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.859 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.859                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.439 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.439                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.019 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.019                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.599 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.599                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.179 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    22.001                         tp1/co1[71]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.596 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.596                         tp1/co1[75]
    SLICE_X32Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.191 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.688    23.880                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.460 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.460                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.040 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.040                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.620 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.620                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.200 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.200                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.780 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.780                         tp1/co1[99]
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.360 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.360                         tp1/co1[103]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.940 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.940                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.520 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    28.520                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.100 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.100                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.680 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    29.680                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.260 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    30.260                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.840 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    31.663                         tp1/co1[127]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.258 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    33.076                         tp1/co1[131]
    SLICE_X32Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.671 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    34.489                         tp1/co1[135]
    SLICE_X32Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    35.084 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    35.902                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.497 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    37.315                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.910 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    38.728                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561    39.289 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000    39.289                         tp1/co1[148]
    SLICE_X32Y42         LDPE                                         r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label2[148].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.491     5.268                         tp1/clk_IBUF_BUFG
    SLICE_X32Y42         LDPE                                         r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label2[148].LDPE_insti/G
                         clock pessimism              0.410     5.679                           
                         clock uncertainty           -0.135     5.544                           
                         time borrowed                4.264     9.808                           
  -------------------------------------------------------------------
                         required time                          9.808                           
                         arrival time                         -39.289                           
  -------------------------------------------------------------------
                         slack                                -29.481                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[3].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.369ns  (logic 0.205ns (14.974%)  route 1.164ns (85.026%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 6.837 - 4.167 ) 
    Source Clock Delay      (SCD):    2.151ns = ( 6.317 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.600     6.267                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.317 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     6.861                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.887 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     7.507                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     7.686 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.686                         tp1/co1[3]
    SLICE_X32Y5          LDPE                                         r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[3].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.828     6.837                         tp1/clk_IBUF_BUFG
    SLICE_X32Y5          LDPE                                         f  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[3].LDPE_insti/G
                         clock pessimism             -0.341     6.496                           
                         clock uncertainty            0.135     6.631                           
    SLICE_X32Y5          LDPE (Hold_ldpe_G_D)         0.159     6.790    pblock_tp_1[0].CARRY4_insti
                                                                                                tp1/gen_code_label2[3].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.790                           
                         arrival time                           7.686                           
  -------------------------------------------------------------------
                         slack                                  0.896                           

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[1].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.340ns  (logic 0.176ns (13.134%)  route 1.164ns (86.866%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 6.837 - 4.167 ) 
    Source Clock Delay      (SCD):    2.151ns = ( 6.317 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.600     6.267                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.317 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     6.861                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.887 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     7.507                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.150     7.657 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000     7.657                         tp1/co1[1]
    SLICE_X32Y5          LDPE                                         r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[1].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.828     6.837                         tp1/clk_IBUF_BUFG
    SLICE_X32Y5          LDPE                                         f  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[1].LDPE_insti/G
                         clock pessimism             -0.341     6.496                           
                         clock uncertainty            0.135     6.631                           
    SLICE_X32Y5          LDPE (Hold_ldpe_G_D)         0.129     6.760    pblock_tp_1[0].CARRY4_insti
                                                                                                tp1/gen_code_label2[1].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.760                           
                         arrival time                           7.657                           
  -------------------------------------------------------------------
                         slack                                  0.897                           

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[0].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.362ns  (logic 0.198ns (14.537%)  route 1.164ns (85.463%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 6.837 - 4.167 ) 
    Source Clock Delay      (SCD):    2.151ns = ( 6.317 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.600     6.267                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.317 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     6.861                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.887 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     7.507                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.172     7.679 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000     7.679                         tp1/co1[0]
    SLICE_X32Y5          LDPE                                         r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[0].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.828     6.837                         tp1/clk_IBUF_BUFG
    SLICE_X32Y5          LDPE                                         f  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[0].LDPE_insti/G
                         clock pessimism             -0.341     6.496                           
                         clock uncertainty            0.135     6.631                           
    SLICE_X32Y5          LDPE (Hold_ldpe_G_D)         0.129     6.760    pblock_tp_1[0].CARRY4_insti
                                                                                                tp1/gen_code_label2[0].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.760                           
                         arrival time                           7.679                           
  -------------------------------------------------------------------
                         slack                                  0.919                           

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[2].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.363ns  (logic 0.199ns (14.600%)  route 1.164ns (85.400%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 6.837 - 4.167 ) 
    Source Clock Delay      (SCD):    2.151ns = ( 6.317 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.600     6.267                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.317 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     6.861                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.887 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     7.507                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.173     7.680 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000     7.680                         tp1/co1[2]
    SLICE_X32Y5          LDPE                                         r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[2].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.828     6.837                         tp1/clk_IBUF_BUFG
    SLICE_X32Y5          LDPE                                         f  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[2].LDPE_insti/G
                         clock pessimism             -0.341     6.496                           
                         clock uncertainty            0.135     6.631                           
    SLICE_X32Y5          LDPE (Hold_ldpe_G_D)         0.129     6.760    pblock_tp_1[0].CARRY4_insti
                                                                                                tp1/gen_code_label2[2].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.760                           
                         arrival time                           7.680                           
  -------------------------------------------------------------------
                         slack                                  0.920                           

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[7].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.548ns  (logic 0.384ns (24.806%)  route 1.164ns (75.194%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 6.837 - 4.167 ) 
    Source Clock Delay      (SCD):    2.151ns = ( 6.317 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.600     6.267                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.317 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     6.861                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.887 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     7.507                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     7.686 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.686                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     7.865 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.865                         tp1/co1[7]
    SLICE_X32Y6          LDPE                                         r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[7].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.828     6.837                         tp1/clk_IBUF_BUFG
    SLICE_X32Y6          LDPE                                         f  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[7].LDPE_insti/G
                         clock pessimism             -0.341     6.496                           
                         clock uncertainty            0.135     6.631                           
    SLICE_X32Y6          LDPE (Hold_ldpe_G_D)         0.159     6.790    pblock_tp_1[1].CARRY4_insti
                                                                                                tp1/gen_code_label2[7].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.790                           
                         arrival time                           7.865                           
  -------------------------------------------------------------------
                         slack                                  1.075                           

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[5].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.519ns  (logic 0.355ns (23.370%)  route 1.164ns (76.630%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 6.837 - 4.167 ) 
    Source Clock Delay      (SCD):    2.151ns = ( 6.317 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.600     6.267                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.317 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     6.861                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.887 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     7.507                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     7.686 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.686                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.150     7.836 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000     7.836                         tp1/co1[5]
    SLICE_X32Y6          LDPE                                         r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[5].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.828     6.837                         tp1/clk_IBUF_BUFG
    SLICE_X32Y6          LDPE                                         f  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[5].LDPE_insti/G
                         clock pessimism             -0.341     6.496                           
                         clock uncertainty            0.135     6.631                           
    SLICE_X32Y6          LDPE (Hold_ldpe_G_D)         0.129     6.760    pblock_tp_1[1].CARRY4_insti
                                                                                                tp1/gen_code_label2[5].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.760                           
                         arrival time                           7.836                           
  -------------------------------------------------------------------
                         slack                                  1.076                           

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[4].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.541ns  (logic 0.377ns (24.464%)  route 1.164ns (75.536%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 6.837 - 4.167 ) 
    Source Clock Delay      (SCD):    2.151ns = ( 6.317 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.600     6.267                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.317 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     6.861                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.887 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     7.507                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     7.686 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.686                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.172     7.858 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000     7.858                         tp1/co1[4]
    SLICE_X32Y6          LDPE                                         r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[4].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.828     6.837                         tp1/clk_IBUF_BUFG
    SLICE_X32Y6          LDPE                                         f  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[4].LDPE_insti/G
                         clock pessimism             -0.341     6.496                           
                         clock uncertainty            0.135     6.631                           
    SLICE_X32Y6          LDPE (Hold_ldpe_G_D)         0.129     6.760    pblock_tp_1[1].CARRY4_insti
                                                                                                tp1/gen_code_label2[4].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.760                           
                         arrival time                           7.858                           
  -------------------------------------------------------------------
                         slack                                  1.098                           

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[6].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.542ns  (logic 0.378ns (24.513%)  route 1.164ns (75.487%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 6.837 - 4.167 ) 
    Source Clock Delay      (SCD):    2.151ns = ( 6.317 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.600     6.267                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.317 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     6.861                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.887 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     7.507                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     7.686 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.686                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.173     7.859 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000     7.859                         tp1/co1[6]
    SLICE_X32Y6          LDPE                                         r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[6].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.828     6.837                         tp1/clk_IBUF_BUFG
    SLICE_X32Y6          LDPE                                         f  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[6].LDPE_insti/G
                         clock pessimism             -0.341     6.496                           
                         clock uncertainty            0.135     6.631                           
    SLICE_X32Y6          LDPE (Hold_ldpe_G_D)         0.129     6.760    pblock_tp_1[1].CARRY4_insti
                                                                                                tp1/gen_code_label2[6].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.760                           
                         arrival time                           7.859                           
  -------------------------------------------------------------------
                         slack                                  1.099                           

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[11].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.727ns  (logic 0.563ns (32.599%)  route 1.164ns (67.401%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 6.836 - 4.167 ) 
    Source Clock Delay      (SCD):    2.151ns = ( 6.317 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.600     6.267                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.317 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     6.861                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.887 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     7.507                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     7.686 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.686                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     7.865 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.865                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     8.044 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.044                         tp1/co1[11]
    SLICE_X32Y7          LDPE                                         r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label2[11].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.827     6.836                         tp1/clk_IBUF_BUFG
    SLICE_X32Y7          LDPE                                         f  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label2[11].LDPE_insti/G
                         clock pessimism             -0.341     6.495                           
                         clock uncertainty            0.135     6.630                           
    SLICE_X32Y7          LDPE (Hold_ldpe_G_D)         0.159     6.789    pblock_tp_1[2].CARRY4_insti
                                                                                                tp1/gen_code_label2[11].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.789                           
                         arrival time                           8.044                           
  -------------------------------------------------------------------
                         slack                                  1.255                           

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[9].LDPE_insti/D
                            (positive level-sensitive latch clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.698ns  (logic 0.534ns (31.448%)  route 1.164ns (68.552%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 6.836 - 4.167 ) 
    Source Clock Delay      (SCD):    2.151ns = ( 6.317 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     5.642                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.668 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.600     6.267                         pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.317 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     6.861                         pll_inst/clk0t
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.887 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     7.507                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     7.686 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.686                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     7.865 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.865                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.150     8.015 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000     8.015                         tp1/co1[9]
    SLICE_X32Y7          LDPE                                         r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label2[9].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk fall edge)        4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     5.980                         clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.009 f                       clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.827     6.836                         tp1/clk_IBUF_BUFG
    SLICE_X32Y7          LDPE                                         f  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label2[9].LDPE_insti/G
                         clock pessimism             -0.341     6.495                           
                         clock uncertainty            0.135     6.630                           
    SLICE_X32Y7          LDPE (Hold_ldpe_G_D)         0.129     6.759    pblock_tp_1[2].CARRY4_insti
                                                                                                tp1/gen_code_label2[9].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -6.759                           
                         arrival time                           8.015                           
  -------------------------------------------------------------------
                         slack                                  1.256                           





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBOUT
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBOUT'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            pll_inst/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBOUT fall edge)
                                                      4.167     4.167 f  
    W12                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     5.838 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     8.253    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.354 f  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.828    10.182    pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.270 f  pll_inst/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.284    pll_inst/CLKFBOUT
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  pll_inst/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBOUT'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            pll_inst/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBOUT rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.475    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.600     2.101    pll_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.151 r  pll_inst/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     2.156    pll_inst/CLKFBOUT
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  pll_inst/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 3.993ns (49.332%)  route 4.101ns (50.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.667     5.854    clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  counter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     6.310 r  counter1_reg[4]/Q
                         net (fo=2, routed)           4.101    10.411    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    13.948 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.948    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 3.987ns (50.337%)  route 3.934ns (49.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.667     5.854    clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     6.310 r  counter1_reg[5]/Q
                         net (fo=2, routed)           3.934    10.244    led_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    13.775 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.775    led[5]
    W22                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartTX/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.314ns  (logic 4.006ns (54.768%)  route 3.308ns (45.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.743     5.930    uartTX/clk_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  uartTX/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.456     6.386 r  uartTX/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           3.308     9.695    tx_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         3.550    13.245 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.245    tx
    AB7                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 3.986ns (55.836%)  route 3.153ns (44.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.666     5.853    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     6.309 r  counter1_reg[3]/Q
                         net (fo=2, routed)           3.153     9.462    led_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    12.992 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.992    led[3]
    U21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartRX/r_Rx_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.740ns  (logic 4.094ns (60.734%)  route 2.647ns (39.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.747     5.934    uartRX/clk_IBUF_BUFG
    SLICE_X27Y48         FDRE                                         r  uartRX/r_Rx_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     6.390 r  uartRX/r_Rx_DV_reg/Q
                         net (fo=5, routed)           2.647     9.037    test_pin_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.638    12.675 r  test_pin_OBUF_inst/O
                         net (fo=0)                   0.000    12.675    test_pin
    W8                                                                r  test_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.970ns (68.570%)  route 1.820ns (31.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.879     6.066    clk_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     6.522 r  counter_reg[24]/Q
                         net (fo=2, routed)           1.820     8.342    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    11.856 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.856    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 3.987ns (70.369%)  route 1.679ns (29.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.879     6.066    clk_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     6.522 r  counter_reg[25]/Q
                         net (fo=2, routed)           1.679     8.201    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    11.732 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.732    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.978ns (70.373%)  route 1.675ns (29.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.415     4.086    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.879     6.066    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.522 r  counter_reg[23]/Q
                         net (fo=2, routed)           1.675     8.197    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    11.720 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.720    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.364ns (79.914%)  route 0.343ns (20.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.475    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.640     2.141    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     2.282 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.343     2.625    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.848 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.848    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.373ns (79.831%)  route 0.347ns (20.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.475    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.640     2.141    clk_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     2.282 r  counter_reg[25]/Q
                         net (fo=2, routed)           0.347     2.629    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.861 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.861    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.356ns (77.018%)  route 0.405ns (22.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.475    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.640     2.141    clk_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     2.282 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.405     2.686    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.901 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.901    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartRX/r_Rx_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.478ns (63.834%)  route 0.838ns (36.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.475    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.590     2.091    uartRX/clk_IBUF_BUFG
    SLICE_X27Y48         FDRE                                         r  uartRX/r_Rx_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.232 r  uartRX/r_Rx_DV_reg/Q
                         net (fo=5, routed)           0.838     3.070    test_pin_OBUF
    W8                   OBUF (Prop_obuf_I_O)         1.337     4.407 r  test_pin_OBUF_inst/O
                         net (fo=0)                   0.000     4.407    test_pin
    W8                                                                r  test_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.372ns (57.220%)  route 1.026ns (42.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.475    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.560     2.061    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     2.202 r  counter1_reg[3]/Q
                         net (fo=2, routed)           1.026     3.227    led_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     4.458 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.458    led[3]
    U21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartTX/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.392ns (54.550%)  route 1.159ns (45.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.475    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.587     2.088    uartTX/clk_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  uartTX/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141     2.229 r  uartTX/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           1.159     3.388    tx_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         1.251     4.639 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.639    tx
    AB7                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.779ns  (logic 1.373ns (49.411%)  route 1.406ns (50.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.475    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.561     2.062    clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     2.203 r  counter1_reg[5]/Q
                         net (fo=2, routed)           1.406     3.609    led_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     4.841 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.841    led[5]
    W22                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 1.379ns (48.345%)  route 1.473ns (51.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.475    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.501 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.561     2.062    clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  counter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     2.203 r  counter1_reg[4]/Q
                         net (fo=2, routed)           1.473     3.676    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     4.914 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.914    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_128_191_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.347ns  (logic 1.729ns (23.533%)  route 5.618ns (76.467%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.989     5.595    tdc_decode/trig_IBUF
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.719 r  tdc_decode/tdc_data_reg_0_63_3_5_i_1/O
                         net (fo=10, routed)          1.629     7.347    tdc_data_reg_128_191_3_5/DIA
    SLICE_X36Y39         RAMD64E                                      r  tdc_data_reg_128_191_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.490     5.267    tdc_data_reg_128_191_3_5/WCLK
    SLICE_X36Y39         RAMD64E                                      r  tdc_data_reg_128_191_3_5/RAMA/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_320_383_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.198ns  (logic 1.729ns (24.023%)  route 5.469ns (75.977%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.989     5.595    tdc_decode/trig_IBUF
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.719 r  tdc_decode/tdc_data_reg_0_63_3_5_i_1/O
                         net (fo=10, routed)          1.479     7.198    tdc_data_reg_320_383_3_5/DIA
    SLICE_X36Y40         RAMD64E                                      r  tdc_data_reg_320_383_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.490     5.267    tdc_data_reg_320_383_3_5/WCLK
    SLICE_X36Y40         RAMD64E                                      r  tdc_data_reg_320_383_3_5/RAMA/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_192_255_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 1.729ns (24.486%)  route 5.332ns (75.514%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.989     5.595    tdc_decode/trig_IBUF
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.719 r  tdc_decode/tdc_data_reg_0_63_3_5_i_1/O
                         net (fo=10, routed)          1.343     7.061    tdc_data_reg_192_255_3_5/DIA
    SLICE_X38Y39         RAMD64E                                      r  tdc_data_reg_192_255_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.490     5.267    tdc_data_reg_192_255_3_5/WCLK
    SLICE_X38Y39         RAMD64E                                      r  tdc_data_reg_192_255_3_5/RAMA/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.032ns  (logic 1.729ns (24.587%)  route 5.303ns (75.413%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.672     5.277    tdc_decode/trig_IBUF
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.401 r  tdc_decode/tdc_data_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          1.631     7.032    tdc_data_reg_192_255_3_5/DIB
    SLICE_X38Y39         RAMD64E                                      r  tdc_data_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.490     5.267    tdc_data_reg_192_255_3_5/WCLK
    SLICE_X38Y39         RAMD64E                                      r  tdc_data_reg_192_255_3_5/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_512_575_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.997ns  (logic 1.729ns (24.710%)  route 5.268ns (75.290%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.672     5.277    tdc_decode/trig_IBUF
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.401 r  tdc_decode/tdc_data_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          1.596     6.997    tdc_data_reg_512_575_3_5/DIB
    SLICE_X34Y40         RAMD64E                                      r  tdc_data_reg_512_575_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.491     5.268    tdc_data_reg_512_575_3_5/WCLK
    SLICE_X34Y40         RAMD64E                                      r  tdc_data_reg_512_575_3_5/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_256_319_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.912ns  (logic 1.729ns (25.017%)  route 5.183ns (74.983%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.989     5.595    tdc_decode/trig_IBUF
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.719 r  tdc_decode/tdc_data_reg_0_63_3_5_i_1/O
                         net (fo=10, routed)          1.193     6.912    tdc_data_reg_256_319_3_5/DIA
    SLICE_X38Y40         RAMD64E                                      r  tdc_data_reg_256_319_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.490     5.267    tdc_data_reg_256_319_3_5/WCLK
    SLICE_X38Y40         RAMD64E                                      r  tdc_data_reg_256_319_3_5/RAMA/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_576_639_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.909ns  (logic 1.729ns (25.027%)  route 5.180ns (74.973%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.989     5.595    tdc_decode/trig_IBUF
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.719 r  tdc_decode/tdc_data_reg_0_63_3_5_i_1/O
                         net (fo=10, routed)          1.190     6.909    tdc_data_reg_576_639_3_5/DIA
    SLICE_X34Y41         RAMD64E                                      r  tdc_data_reg_576_639_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.492     5.269    tdc_data_reg_576_639_3_5/WCLK
    SLICE_X34Y41         RAMD64E                                      r  tdc_data_reg_576_639_3_5/RAMA/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_512_575_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.860ns  (logic 1.729ns (25.207%)  route 5.131ns (74.793%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.989     5.595    tdc_decode/trig_IBUF
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.719 r  tdc_decode/tdc_data_reg_0_63_3_5_i_1/O
                         net (fo=10, routed)          1.141     6.860    tdc_data_reg_512_575_3_5/DIA
    SLICE_X34Y40         RAMD64E                                      r  tdc_data_reg_512_575_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.491     5.268    tdc_data_reg_512_575_3_5/WCLK
    SLICE_X34Y40         RAMD64E                                      r  tdc_data_reg_512_575_3_5/RAMA/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 1.729ns (25.637%)  route 5.015ns (74.363%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.989     5.595    tdc_decode/trig_IBUF
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.719 r  tdc_decode/tdc_data_reg_0_63_3_5_i_1/O
                         net (fo=10, routed)          1.026     6.744    tdc_data_reg_64_127_3_5/DIA
    SLICE_X36Y41         RAMD64E                                      r  tdc_data_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.491     5.268    tdc_data_reg_64_127_3_5/WCLK
    SLICE_X36Y41         RAMD64E                                      r  tdc_data_reg_64_127_3_5/RAMA/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_384_447_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.678ns  (logic 1.729ns (25.892%)  route 4.949ns (74.108%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.989     5.595    tdc_decode/trig_IBUF
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.719 r  tdc_decode/tdc_data_reg_0_63_3_5_i_1/O
                         net (fo=10, routed)          0.960     6.678    tdc_data_reg_384_447_3_5/DIA
    SLICE_X38Y41         RAMD64E                                      r  tdc_data_reg_384_447_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.686    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.777 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.491     5.268    tdc_data_reg_384_447_3_5/WCLK
    SLICE_X38Y41         RAMD64E                                      r  tdc_data_reg_384_447_3_5/RAMA/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_TDC
                            (input port)
  Destination:            uartRX/r_Rx_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.368ns (43.441%)  route 0.479ns (56.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  rx_TDC (IN)
                         net (fo=0)                   0.000     0.000    rx_TDC
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  rx_TDC_IBUF_inst/O
                         net (fo=1, routed)           0.479     0.847    uartRX/rx_TDC_IBUF
    SLICE_X8Y44          FDRE                                         r  uartRX/r_Rx_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     1.813    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.863     2.705    uartRX/clk_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  uartRX/r_Rx_Data_R_reg/C

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.420ns (28.885%)  route 1.033ns (71.115%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  trig_IBUF_inst/O
                         net (fo=24, routed)          0.893     1.265    tdc1_decode/trig_IBUF
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.048     1.313 r  tdc1_decode/tdc_data1_reg_0_63_0_2_i_2/O
                         net (fo=10, routed)          0.140     1.453    tdc_data1_reg_0_63_0_2/DIB
    SLICE_X30Y45         RAMD64E                                      r  tdc_data1_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     1.813    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.856     2.698    tdc_data1_reg_0_63_0_2/WCLK
    SLICE_X30Y45         RAMD64E                                      r  tdc_data1_reg_0_63_0_2/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_384_447_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.420ns (28.186%)  route 1.069ns (71.814%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  trig_IBUF_inst/O
                         net (fo=24, routed)          0.893     1.265    tdc1_decode/trig_IBUF
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.048     1.313 r  tdc1_decode/tdc_data1_reg_0_63_0_2_i_2/O
                         net (fo=10, routed)          0.176     1.489    tdc_data1_reg_384_447_0_2/DIB
    SLICE_X30Y46         RAMD64E                                      r  tdc_data1_reg_384_447_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     1.813    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.856     2.698    tdc_data1_reg_384_447_0_2/WCLK
    SLICE_X30Y46         RAMD64E                                      r  tdc_data1_reg_384_447_0_2/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.420ns (27.690%)  route 1.096ns (72.310%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  trig_IBUF_inst/O
                         net (fo=24, routed)          0.893     1.265    tdc1_decode/trig_IBUF
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.048     1.313 r  tdc1_decode/tdc_data1_reg_0_63_0_2_i_2/O
                         net (fo=10, routed)          0.203     1.516    tdc_data1_reg_256_319_0_2/DIB
    SLICE_X30Y44         RAMD64E                                      r  tdc_data1_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     1.813    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.856     2.698    tdc_data1_reg_256_319_0_2/WCLK
    SLICE_X30Y44         RAMD64E                                      r  tdc_data1_reg_256_319_0_2/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_64_127_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.417ns (27.482%)  route 1.100ns (72.518%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.908     1.280    tdc1_decode/trig_IBUF
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.325 r  tdc1_decode/tdc_data1_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          0.191     1.516    tdc_data1_reg_64_127_3_5/DIB
    SLICE_X26Y43         RAMD64E                                      r  tdc_data1_reg_64_127_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     1.813    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.857     2.699    tdc_data1_reg_64_127_3_5/WCLK
    SLICE_X26Y43         RAMD64E                                      r  tdc_data1_reg_64_127_3_5/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_320_383_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.420ns (26.756%)  route 1.149ns (73.244%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  trig_IBUF_inst/O
                         net (fo=24, routed)          0.893     1.265    tdc1_decode/trig_IBUF
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.048     1.313 r  tdc1_decode/tdc_data1_reg_0_63_0_2_i_2/O
                         net (fo=10, routed)          0.256     1.569    tdc_data1_reg_320_383_0_2/DIB
    SLICE_X30Y43         RAMD64E                                      r  tdc_data1_reg_320_383_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     1.813    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.856     2.698    tdc_data1_reg_320_383_0_2/WCLK
    SLICE_X30Y43         RAMD64E                                      r  tdc_data1_reg_320_383_0_2/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.417ns (26.540%)  route 1.153ns (73.460%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.908     1.280    tdc1_decode/trig_IBUF
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.325 r  tdc1_decode/tdc_data1_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          0.245     1.570    tdc_data1_reg_192_255_3_5/DIB
    SLICE_X26Y42         RAMD64E                                      r  tdc_data1_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     1.813    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.856     2.698    tdc_data1_reg_192_255_3_5/WCLK
    SLICE_X26Y42         RAMD64E                                      r  tdc_data1_reg_192_255_3_5/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.417ns (26.471%)  route 1.157ns (73.529%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.975     1.346    tdc1_decode/trig_IBUF
    SLICE_X27Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.391 r  tdc1_decode/tdc_data1_reg_0_63_3_5_i_1/O
                         net (fo=10, routed)          0.183     1.574    tdc_data1_reg_64_127_3_5/DIA
    SLICE_X26Y43         RAMD64E                                      r  tdc_data1_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     1.813    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.857     2.699    tdc_data1_reg_64_127_3_5/WCLK
    SLICE_X26Y43         RAMD64E                                      r  tdc_data1_reg_64_127_3_5/RAMA/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_448_511_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.417ns (26.283%)  route 1.169ns (73.717%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.908     1.280    tdc1_decode/trig_IBUF
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.325 r  tdc1_decode/tdc_data1_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          0.260     1.585    tdc_data1_reg_448_511_3_5/DIB
    SLICE_X26Y41         RAMD64E                                      r  tdc_data1_reg_448_511_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     1.813    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.856     2.698    tdc_data1_reg_448_511_3_5/WCLK
    SLICE_X26Y41         RAMD64E                                      r  tdc_data1_reg_448_511_3_5/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_192_255_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.417ns (25.774%)  route 1.200ns (74.226%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.975     1.346    tdc1_decode/trig_IBUF
    SLICE_X27Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.391 r  tdc1_decode/tdc_data1_reg_0_63_3_5_i_1/O
                         net (fo=10, routed)          0.225     1.617    tdc_data1_reg_192_255_3_5/DIA
    SLICE_X26Y42         RAMD64E                                      r  tdc_data1_reg_192_255_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.186     1.813    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.856     2.698    tdc_data1_reg_192_255_3_5/WCLK
    SLICE_X26Y42         RAMD64E                                      r  tdc_data1_reg_192_255_3_5/RAMA/CLK





