Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 20 20:50:20 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Watch_timing_summary_routed.rpt -pb Top_Watch_timing_summary_routed.pb -rpx Top_Watch_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Watch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_DEBOUNCE_D/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_DEBOUNCE_L/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_DEBOUNCE_R/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_DEBOUNCE_U/r_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_FND/U_Clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.784        0.000                      0                  261        0.140        0.000                      0                  261        4.500        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.784        0.000                      0                  213        0.140        0.000                      0                  213        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.500        0.000                      0                   48        0.789        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.323ns (31.217%)  route 2.915ns (68.783%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.566     5.087    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X56Y13         FDRE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/Q
                         net (fo=2, routed)           1.151     6.757    U_DEBOUNCE_U/u_btn_d
    SLICE_X56Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.907 f  U_DEBOUNCE_U/count_reg[6]_i_4/O
                         net (fo=8, routed)           0.907     7.814    U_WATCH/U_WATCH_DP/U_TICK_GEN/count_reg_reg[6]
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.323     8.137 r  U_WATCH/U_WATCH_DP/U_TICK_GEN/count_reg[6]_i_6/O
                         net (fo=6, routed)           0.857     8.993    U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[6]_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I3_O)        0.332     9.325 r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.325    U_WATCH/U_WATCH_DP/U_MSEC/count_reg[4]_i_1_n_0
    SLICE_X61Y15         FDCE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.512    14.853    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X61Y15         FDCE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y15         FDCE (Setup_fdce_C_D)        0.031    15.109    U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH/U_WATCH_DP/U_MIN/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.146ns (30.996%)  route 2.551ns (69.004%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.566     5.087    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X56Y13         FDRE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/Q
                         net (fo=2, routed)           1.151     6.757    U_DEBOUNCE_U/u_btn_d
    SLICE_X56Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.907 f  U_DEBOUNCE_U/count_reg[6]_i_4/O
                         net (fo=8, routed)           0.573     7.479    U_WATCH/U_WATCH_DP/U_SEC/count_reg_reg[1]_0
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.328     7.807 r  U_WATCH/U_WATCH_DP/U_SEC/count_reg[5]_i_4/O
                         net (fo=5, routed)           0.445     8.252    U_WATCH/U_WATCH_DP/U_MIN/count_reg_reg[1]_1
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.150     8.402 r  U_WATCH/U_WATCH_DP/U_MIN/count_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.382     8.785    U_WATCH/U_WATCH_DP/U_MIN/count_reg[1]_i_1__1_n_0
    SLICE_X55Y15         FDCE                                         r  U_WATCH/U_WATCH_DP/U_MIN/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.446    14.787    U_WATCH/U_WATCH_DP/U_MIN/CLK
    SLICE_X55Y15         FDCE                                         r  U_WATCH/U_WATCH_DP/U_MIN/count_reg_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X55Y15         FDCE (Setup_fdce_C_D)       -0.249    14.763    U_WATCH/U_WATCH_DP/U_MIN/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH/U_WATCH_DP/U_SEC/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.120ns (28.497%)  route 2.810ns (71.503%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.566     5.087    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X56Y13         FDRE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/Q
                         net (fo=2, routed)           1.151     6.757    U_DEBOUNCE_U/u_btn_d
    SLICE_X56Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.907 f  U_DEBOUNCE_U/count_reg[6]_i_4/O
                         net (fo=8, routed)           0.903     7.810    U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[0]_0
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.328     8.138 r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg[5]_i_4__0/O
                         net (fo=5, routed)           0.425     8.563    U_WATCH/U_WATCH_DP/U_SEC/count_reg_reg[1]_1
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.687 r  U_WATCH/U_WATCH_DP/U_SEC/count_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.331     9.018    U_WATCH/U_WATCH_DP/U_SEC/count_reg[1]_i_1__2_n_0
    SLICE_X59Y15         FDCE                                         r  U_WATCH/U_WATCH_DP/U_SEC/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.512    14.853    U_WATCH/U_WATCH_DP/U_SEC/CLK
    SLICE_X59Y15         FDCE                                         r  U_WATCH/U_WATCH_DP/U_SEC/count_reg_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X59Y15         FDCE (Setup_fdce_C_D)       -0.081    14.997    U_WATCH/U_WATCH_DP/U_SEC/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH/U_WATCH_DP/U_SEC/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.120ns (27.913%)  route 2.892ns (72.087%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.566     5.087    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X56Y13         FDRE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/Q
                         net (fo=2, routed)           1.151     6.757    U_DEBOUNCE_U/u_btn_d
    SLICE_X56Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.907 f  U_DEBOUNCE_U/count_reg[6]_i_4/O
                         net (fo=8, routed)           0.903     7.810    U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[0]_0
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.328     8.138 r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg[5]_i_4__0/O
                         net (fo=5, routed)           0.838     8.976    U_WATCH/U_WATCH_DP/U_SEC/count_reg_reg[1]_1
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.100 r  U_WATCH/U_WATCH_DP/U_SEC/count_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     9.100    U_WATCH/U_WATCH_DP/U_SEC/count_reg[5]_i_2__0_n_0
    SLICE_X59Y13         FDCE                                         r  U_WATCH/U_WATCH_DP/U_SEC/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.513    14.854    U_WATCH/U_WATCH_DP/U_SEC/CLK
    SLICE_X59Y13         FDCE                                         r  U_WATCH/U_WATCH_DP/U_SEC/count_reg_reg[5]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y13         FDCE (Setup_fdce_C_D)        0.031    15.110    U_WATCH/U_WATCH_DP/U_SEC/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.323ns (33.036%)  route 2.682ns (66.964%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.566     5.087    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X56Y13         FDRE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/Q
                         net (fo=2, routed)           1.151     6.757    U_DEBOUNCE_U/u_btn_d
    SLICE_X56Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.907 f  U_DEBOUNCE_U/count_reg[6]_i_4/O
                         net (fo=8, routed)           0.907     7.814    U_WATCH/U_WATCH_DP/U_TICK_GEN/count_reg_reg[6]
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.323     8.137 r  U_WATCH/U_WATCH_DP/U_TICK_GEN/count_reg[6]_i_6/O
                         net (fo=6, routed)           0.623     8.760    U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[6]_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.332     9.092 r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.092    U_WATCH/U_WATCH_DP/U_MSEC/count_reg[5]_i_1_n_0
    SLICE_X59Y14         FDCE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.513    14.854    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X59Y14         FDCE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[5]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y14         FDCE (Setup_fdce_C_D)        0.031    15.110    U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.323ns (33.276%)  route 2.653ns (66.724%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.566     5.087    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X56Y13         FDRE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/Q
                         net (fo=2, routed)           1.151     6.757    U_DEBOUNCE_U/u_btn_d
    SLICE_X56Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.907 f  U_DEBOUNCE_U/count_reg[6]_i_4/O
                         net (fo=8, routed)           0.907     7.814    U_WATCH/U_WATCH_DP/U_TICK_GEN/count_reg_reg[6]
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.323     8.137 r  U_WATCH/U_WATCH_DP/U_TICK_GEN/count_reg[6]_i_6/O
                         net (fo=6, routed)           0.594     8.731    U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[6]_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.332     9.063 r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     9.063    U_WATCH/U_WATCH_DP/U_MSEC/count_reg[6]_i_2_n_0
    SLICE_X61Y14         FDCE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.513    14.854    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X61Y14         FDCE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[6]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y14         FDCE (Setup_fdce_C_D)        0.029    15.108    U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.323ns (33.068%)  route 2.678ns (66.932%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.566     5.087    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X56Y13         FDRE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/Q
                         net (fo=2, routed)           1.151     6.757    U_DEBOUNCE_U/u_btn_d
    SLICE_X56Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.907 f  U_DEBOUNCE_U/count_reg[6]_i_4/O
                         net (fo=8, routed)           0.907     7.814    U_WATCH/U_WATCH_DP/U_TICK_GEN/count_reg_reg[6]
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.323     8.137 r  U_WATCH/U_WATCH_DP/U_TICK_GEN/count_reg[6]_i_6/O
                         net (fo=6, routed)           0.619     8.756    U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[6]_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.332     9.088 r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.088    U_WATCH/U_WATCH_DP/U_MSEC/count_reg[3]_i_1_n_0
    SLICE_X60Y14         FDCE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.513    14.854    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X60Y14         FDCE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[3]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.081    15.160    U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.315ns (33.025%)  route 2.667ns (66.975%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.566     5.087    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X56Y13         FDRE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/Q
                         net (fo=2, routed)           1.151     6.757    U_DEBOUNCE_U/u_btn_d
    SLICE_X56Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.907 f  U_DEBOUNCE_U/count_reg[6]_i_4/O
                         net (fo=8, routed)           0.907     7.814    U_WATCH/U_WATCH_DP/U_TICK_GEN/count_reg_reg[6]
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.323     8.137 r  U_WATCH/U_WATCH_DP/U_TICK_GEN/count_reg[6]_i_6/O
                         net (fo=6, routed)           0.608     8.745    U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[6]_0
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.324     9.069 r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.069    U_WATCH/U_WATCH_DP/U_MSEC/count_reg[1]_i_1_n_0
    SLICE_X60Y14         FDCE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.513    14.854    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X60Y14         FDCE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.118    15.197    U_WATCH/U_WATCH_DP/U_MSEC/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH/U_WATCH_DP/U_HOUR/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.120ns (28.805%)  route 2.768ns (71.195%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.566     5.087    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X56Y13         FDRE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/Q
                         net (fo=2, routed)           1.151     6.757    U_DEBOUNCE_U/u_btn_d
    SLICE_X56Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.907 f  U_DEBOUNCE_U/count_reg[6]_i_4/O
                         net (fo=8, routed)           0.907     7.814    U_WATCH/U_WATCH_DP/U_MIN/count_reg_reg[1]_0
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.328     8.142 r  U_WATCH/U_WATCH_DP/U_MIN/count_reg[4]_i_3/O
                         net (fo=4, routed)           0.710     8.851    U_WATCH/U_WATCH_DP/U_HOUR/count_reg_reg[1]_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.975 r  U_WATCH/U_WATCH_DP/U_HOUR/count_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.975    U_WATCH/U_WATCH_DP/U_HOUR/count_next[1]
    SLICE_X56Y14         FDCE                                         r  U_WATCH/U_WATCH_DP/U_HOUR/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    14.789    U_WATCH/U_WATCH_DP/U_HOUR/CLK
    SLICE_X56Y14         FDCE                                         r  U_WATCH/U_WATCH_DP/U_HOUR/count_reg_reg[1]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X56Y14         FDCE (Setup_fdce_C_D)        0.077    15.104    U_WATCH/U_WATCH_DP/U_HOUR/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH/U_WATCH_DP/U_HOUR/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.146ns (29.278%)  route 2.768ns (70.722%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.566     5.087    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X56Y13         FDRE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/Q
                         net (fo=2, routed)           1.151     6.757    U_DEBOUNCE_U/u_btn_d
    SLICE_X56Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.907 f  U_DEBOUNCE_U/count_reg[6]_i_4/O
                         net (fo=8, routed)           0.907     7.814    U_WATCH/U_WATCH_DP/U_MIN/count_reg_reg[1]_0
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.328     8.142 r  U_WATCH/U_WATCH_DP/U_MIN/count_reg[4]_i_3/O
                         net (fo=4, routed)           0.710     8.851    U_WATCH/U_WATCH_DP/U_HOUR/count_reg_reg[1]_0
    SLICE_X56Y14         LUT4 (Prop_lut4_I3_O)        0.150     9.001 r  U_WATCH/U_WATCH_DP/U_HOUR/count_reg[2]_i_1__6/O
                         net (fo=1, routed)           0.000     9.001    U_WATCH/U_WATCH_DP/U_HOUR/count_reg[2]_i_1__6_n_0
    SLICE_X56Y14         FDCE                                         r  U_WATCH/U_WATCH_DP/U_HOUR/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    14.789    U_WATCH/U_WATCH_DP/U_HOUR/CLK
    SLICE_X56Y14         FDCE                                         r  U_WATCH/U_WATCH_DP/U_HOUR/count_reg_reg[2]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X56Y14         FDCE (Setup_fdce_C_D)        0.118    15.145    U_WATCH/U_WATCH_DP/U_HOUR/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  6.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_DEBOUNCE_U/r_edge_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     1.447    U_DEBOUNCE_U/CLK
    SLICE_X57Y13         FDCE                                         r  U_DEBOUNCE_U/r_edge_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_DEBOUNCE_U/r_edge_q_reg/Q
                         net (fo=2, routed)           0.087     1.675    U_DEBOUNCE_U/r_edge_q
    SLICE_X56Y13         LUT5 (Prop_lut5_I2_O)        0.045     1.720 r  U_DEBOUNCE_U/u_btn_d_i_1/O
                         net (fo=1, routed)           0.000     1.720    U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg_0
    SLICE_X56Y13         FDRE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     1.959    U_WATCH/U_WATCH_DP/U_MSEC/CLK
    SLICE_X56Y13         FDRE                                         r  U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.120     1.580    U_WATCH/U_WATCH_DP/U_MSEC/u_btn_d_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_DEBOUNCE_D/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCE_D/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.743%)  route 0.110ns (37.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.448    U_DEBOUNCE_D/CLK
    SLICE_X57Y12         FDCE                                         r  U_DEBOUNCE_D/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_DEBOUNCE_D/r_counter_reg[3]/Q
                         net (fo=9, routed)           0.110     1.700    U_DEBOUNCE_D/r_counter_reg_n_0_[3]
    SLICE_X56Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.745 r  U_DEBOUNCE_D/r_counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.745    U_DEBOUNCE_D/r_counter[6]
    SLICE_X56Y12         FDCE                                         r  U_DEBOUNCE_D/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     1.960    U_DEBOUNCE_D/CLK
    SLICE_X56Y12         FDCE                                         r  U_DEBOUNCE_D/r_counter_reg[6]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X56Y12         FDCE (Hold_fdce_C_D)         0.121     1.582    U_DEBOUNCE_D/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.729%)  route 0.111ns (37.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.560     1.443    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X55Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[2]/Q
                         net (fo=6, routed)           0.111     1.695    U_STOP_WATCH/U_StopWatch_dp/U_MIN/w_stop_w_min[2]
    SLICE_X54Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.740 r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg[5]_i_2__2/O
                         net (fo=1, routed)           0.000     1.740    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_next[5]
    SLICE_X54Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.956    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X54Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X54Y17         FDCE (Hold_fdce_C_D)         0.121     1.577    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_DEBOUNCE_D/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCE_D/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.525%)  route 0.111ns (37.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.448    U_DEBOUNCE_D/CLK
    SLICE_X57Y12         FDCE                                         r  U_DEBOUNCE_D/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_DEBOUNCE_D/r_counter_reg[4]/Q
                         net (fo=9, routed)           0.111     1.701    U_DEBOUNCE_D/r_counter_reg_n_0_[4]
    SLICE_X56Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  U_DEBOUNCE_D/r_counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.746    U_DEBOUNCE_D/r_counter[7]
    SLICE_X56Y12         FDCE                                         r  U_DEBOUNCE_D/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     1.960    U_DEBOUNCE_D/CLK
    SLICE_X56Y12         FDCE                                         r  U_DEBOUNCE_D/r_counter_reg[7]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X56Y12         FDCE (Hold_fdce_C_D)         0.121     1.582    U_DEBOUNCE_D/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_DEBOUNCE_D/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCE_D/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.322%)  route 0.112ns (37.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.448    U_DEBOUNCE_D/CLK
    SLICE_X57Y12         FDCE                                         r  U_DEBOUNCE_D/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_DEBOUNCE_D/r_counter_reg[3]/Q
                         net (fo=9, routed)           0.112     1.702    U_DEBOUNCE_D/r_counter_reg_n_0_[3]
    SLICE_X56Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.747 r  U_DEBOUNCE_D/r_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.747    U_DEBOUNCE_D/r_counter[5]
    SLICE_X56Y12         FDCE                                         r  U_DEBOUNCE_D/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     1.960    U_DEBOUNCE_D/CLK
    SLICE_X56Y12         FDCE                                         r  U_DEBOUNCE_D/r_counter_reg[5]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X56Y12         FDCE (Hold_fdce_C_D)         0.120     1.581    U_DEBOUNCE_D/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_DEBOUNCE_D/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCE_D/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.448    U_DEBOUNCE_D/CLK
    SLICE_X56Y12         FDCE                                         r  U_DEBOUNCE_D/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  U_DEBOUNCE_D/r_counter_reg[6]/Q
                         net (fo=5, routed)           0.072     1.684    U_DEBOUNCE_D/r_counter_reg_n_0_[6]
    SLICE_X57Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.729 r  U_DEBOUNCE_D/r_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.729    U_DEBOUNCE_D/r_counter[3]
    SLICE_X57Y12         FDCE                                         r  U_DEBOUNCE_D/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     1.960    U_DEBOUNCE_D/CLK
    SLICE_X57Y12         FDCE                                         r  U_DEBOUNCE_D/r_counter_reg[3]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X57Y12         FDCE (Hold_fdce_C_D)         0.092     1.553    U_DEBOUNCE_D/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.781%)  route 0.147ns (44.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.560     1.443    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X55Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[3]/Q
                         net (fo=6, routed)           0.147     1.732    U_STOP_WATCH/U_StopWatch_dp/U_MIN/w_stop_w_min[3]
    SLICE_X54Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.777 r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg[4]_i_1__4/O
                         net (fo=1, routed)           0.000     1.777    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_next[4]
    SLICE_X54Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.956    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X54Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[4]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X54Y17         FDCE (Hold_fdce_C_D)         0.121     1.577    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.039%)  route 0.107ns (33.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.560     1.443    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X54Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]/Q
                         net (fo=8, routed)           0.107     1.715    U_STOP_WATCH/U_StopWatch_dp/U_MIN/w_stop_w_min[5]
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.760    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_next[2]
    SLICE_X55Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.956    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X55Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[2]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.092     1.548    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.831%)  route 0.108ns (34.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.560     1.443    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X54Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]/Q
                         net (fo=8, routed)           0.108     1.716    U_STOP_WATCH/U_StopWatch_dp/U_MIN/w_stop_w_min[5]
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.761    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_next[3]
    SLICE_X55Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.956    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X55Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[3]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.091     1.547    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_dp/U_MSEC/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_MSEC/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.588     1.471    U_STOP_WATCH/U_StopWatch_dp/U_MSEC/CLK
    SLICE_X60Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MSEC/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  U_STOP_WATCH/U_StopWatch_dp/U_MSEC/count_reg_reg[4]/Q
                         net (fo=6, routed)           0.103     1.722    U_STOP_WATCH/U_StopWatch_dp/U_MSEC/w_stop_w_msec[4]
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.098     1.820 r  U_STOP_WATCH/U_StopWatch_dp/U_MSEC/count_reg[6]_i_2__0/O
                         net (fo=1, routed)           0.000     1.820    U_STOP_WATCH/U_StopWatch_dp/U_MSEC/count_next[6]
    SLICE_X60Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MSEC/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.856     1.983    U_STOP_WATCH/U_StopWatch_dp/U_MSEC/CLK
    SLICE_X60Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MSEC/count_reg_reg[6]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.121     1.592    U_STOP_WATCH/U_StopWatch_dp/U_MSEC/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   U_DEBOUNCE_D/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y12   U_DEBOUNCE_D/r_edge_q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   U_DEBOUNCE_L/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   U_DEBOUNCE_L/r_counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   U_DEBOUNCE_L/r_counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y20   U_DEBOUNCE_L/r_edge_q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y22   U_DEBOUNCE_R/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y23   U_DEBOUNCE_R/r_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y23   U_DEBOUNCE_R/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_DEBOUNCE_L/r_edge_q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_WATCH/U_WATCH_DP/U_MIN/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_WATCH/U_WATCH_DP/U_MIN/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_WATCH/U_WATCH_DP/U_MIN/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_WATCH/U_WATCH_DP/U_MIN/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_WATCH/U_WATCH_DP/U_MIN/count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   U_DEBOUNCE_D/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U_DEBOUNCE_L/r_counter_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U_DEBOUNCE_L/r_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U_DEBOUNCE_L/r_counter_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U_DEBOUNCE_L/r_counter_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   U_DEBOUNCE_R/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   U_DEBOUNCE_R/r_counter_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   U_DEBOUNCE_R/r_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   U_DEBOUNCE_R/r_edge_q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_DEBOUNCE_U/r_clk_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.789ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.642ns (20.790%)  route 2.446ns (79.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.560     5.081    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.841     6.441    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.565 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          1.605     8.169    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/AR[0]
    SLICE_X63Y19         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/CLK
    SLICE_X63Y19         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[14]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.642ns (20.790%)  route 2.446ns (79.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.560     5.081    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.841     6.441    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.565 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          1.605     8.169    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/AR[0]
    SLICE_X63Y19         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/CLK
    SLICE_X63Y19         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[17]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.642ns (20.790%)  route 2.446ns (79.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.560     5.081    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.841     6.441    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.565 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          1.605     8.169    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/AR[0]
    SLICE_X63Y19         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/CLK
    SLICE_X63Y19         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[18]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.642ns (20.790%)  route 2.446ns (79.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.560     5.081    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.841     6.441    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.565 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          1.605     8.169    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/AR[0]
    SLICE_X63Y19         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/CLK
    SLICE_X63Y19         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[19]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.642ns (20.771%)  route 2.449ns (79.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.560     5.081    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.841     6.441    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.565 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          1.607     8.172    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/AR[0]
    SLICE_X63Y16         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.512    14.853    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/CLK
    SLICE_X63Y16         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X63Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.673    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.642ns (20.771%)  route 2.449ns (79.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.560     5.081    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.841     6.441    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.565 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          1.607     8.172    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/AR[0]
    SLICE_X63Y16         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.512    14.853    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/CLK
    SLICE_X63Y16         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X63Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.673    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.642ns (21.766%)  route 2.308ns (78.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.560     5.081    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.841     6.441    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.565 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          1.466     8.031    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/AR[0]
    SLICE_X63Y18         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.509    14.850    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/CLK
    SLICE_X63Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[10]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X63Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.670    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.642ns (21.766%)  route 2.308ns (78.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.560     5.081    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.841     6.441    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.565 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          1.466     8.031    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/AR[0]
    SLICE_X63Y18         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.509    14.850    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/CLK
    SLICE_X63Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[13]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X63Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.670    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.642ns (21.766%)  route 2.308ns (78.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.560     5.081    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.841     6.441    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.565 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          1.466     8.031    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/AR[0]
    SLICE_X63Y18         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.509    14.850    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/CLK
    SLICE_X63Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[15]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X63Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.670    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.642ns (21.766%)  route 2.308ns (78.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.560     5.081    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.841     6.441    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.565 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          1.466     8.031    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/AR[0]
    SLICE_X63Y18         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.509    14.850    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/CLK
    SLICE_X63Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[16]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X63Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.670    U_STOP_WATCH/U_StopWatch_dp/U_TICK_GEN/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_MIN/o_tick_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.373%)  route 0.528ns (71.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.444    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.275     1.884    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.929 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          0.252     2.181    U_STOP_WATCH/U_StopWatch_dp/U_MIN/AR[0]
    SLICE_X56Y17         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_MIN/o_tick_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.956    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X56Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/o_tick_reg_reg/C
                         clock pessimism             -0.497     1.459    
    SLICE_X56Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.392    U_STOP_WATCH/U_StopWatch_dp/U_MIN/o_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.373%)  route 0.528ns (71.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.444    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.275     1.884    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.929 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          0.252     2.181    U_STOP_WATCH/U_StopWatch_dp/U_HOUR/AR[0]
    SLICE_X57Y17         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.956    U_STOP_WATCH/U_StopWatch_dp/U_HOUR/CLK
    SLICE_X57Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[0]/C
                         clock pessimism             -0.497     1.459    
    SLICE_X57Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.220%)  route 0.588ns (73.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.444    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.275     1.884    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.929 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          0.313     2.241    U_STOP_WATCH/U_StopWatch_dp/U_MIN/AR[0]
    SLICE_X54Y17         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.956    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X54Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[0]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X54Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.220%)  route 0.588ns (73.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.444    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.275     1.884    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.929 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          0.313     2.241    U_STOP_WATCH/U_StopWatch_dp/U_MIN/AR[0]
    SLICE_X54Y17         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.956    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X54Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[1]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X54Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.220%)  route 0.588ns (73.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.444    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.275     1.884    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.929 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          0.313     2.241    U_STOP_WATCH/U_StopWatch_dp/U_MIN/AR[0]
    SLICE_X54Y17         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.956    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X54Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[4]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X54Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.220%)  route 0.588ns (73.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.444    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.275     1.884    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.929 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          0.313     2.241    U_STOP_WATCH/U_StopWatch_dp/U_MIN/AR[0]
    SLICE_X54Y17         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.956    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X54Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X54Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.220%)  route 0.588ns (73.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.444    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.275     1.884    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.929 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          0.313     2.241    U_STOP_WATCH/U_StopWatch_dp/U_MIN/AR[0]
    SLICE_X55Y17         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.956    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X55Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[2]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X55Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.220%)  route 0.588ns (73.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.444    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.275     1.884    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.929 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          0.313     2.241    U_STOP_WATCH/U_StopWatch_dp/U_MIN/AR[0]
    SLICE_X55Y17         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.956    U_STOP_WATCH/U_StopWatch_dp/U_MIN/CLK
    SLICE_X55Y17         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[3]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X55Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    U_STOP_WATCH/U_StopWatch_dp/U_MIN/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.480%)  route 0.580ns (73.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.444    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.275     1.884    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.929 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          0.305     2.233    U_STOP_WATCH/U_StopWatch_dp/U_HOUR/AR[0]
    SLICE_X57Y15         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.831     1.958    U_STOP_WATCH/U_StopWatch_dp/U_HOUR/CLK
    SLICE_X57Y15         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[1]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X57Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.480%)  route 0.580ns (73.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.444    U_STOP_WATCH/U_StopWatch_cu/CLK
    SLICE_X56Y18         FDCE                                         r  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[1]/Q
                         net (fo=4, routed)           0.275     1.884    U_STOP_WATCH/U_StopWatch_cu/w_clear
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.929 f  U_STOP_WATCH/U_StopWatch_cu/count_reg[6]_i_3__0/O
                         net (fo=48, routed)          0.305     2.233    U_STOP_WATCH/U_StopWatch_dp/U_HOUR/AR[0]
    SLICE_X57Y15         FDCE                                         f  U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.831     1.958    U_STOP_WATCH/U_StopWatch_dp/U_HOUR/CLK
    SLICE_X57Y15         FDCE                                         r  U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[2]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X57Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    U_STOP_WATCH/U_StopWatch_dp/U_HOUR/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.864    





