[08/27 19:47:41      0s] 
[08/27 19:47:41      0s] Cadence Innovus(TM) Implementation System.
[08/27 19:47:41      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/27 19:47:41      0s] 
[08/27 19:47:41      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[08/27 19:47:41      0s] Options:	-log ./log/PD1_20250827_194741.log 
[08/27 19:47:41      0s] Date:		Wed Aug 27 19:47:41 2025
[08/27 19:47:41      0s] Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.32.1.el9_6.x86_64) (16cores*24cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[08/27 19:47:41      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[08/27 19:47:41      0s] 
[08/27 19:47:41      0s] License:
[08/27 19:47:41      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[08/27 19:47:41      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[08/27 19:47:55     20s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[08/27 19:47:57     22s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/27 19:47:57     22s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[08/27 19:47:57     22s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/27 19:47:57     22s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[08/27 19:47:57     22s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[08/27 19:47:57     22s] @(#)CDS: CPE v20.10-p006
[08/27 19:47:57     22s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/27 19:47:57     22s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[08/27 19:47:57     22s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[08/27 19:47:57     22s] @(#)CDS: RCDB 11.15.0
[08/27 19:47:57     22s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[08/27 19:47:57     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2714319_ictc-eda-be-9-ldap-1_vantruong_0OF5cG.

[08/27 19:47:57     22s] Change the soft stacksize limit to 0.2%RAM (321 mbytes). Set global soft_stack_size_limit to change the value.
[08/27 19:47:58     23s] 
[08/27 19:47:58     23s] **INFO:  MMMC transition support version v31-84 
[08/27 19:47:58     23s] 
[08/27 19:47:58     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/27 19:47:58     23s] <CMD> suppressMessage ENCEXT-2799
[08/27 19:47:58     23s] <CMD> win
[08/27 19:48:04     23s] <CMD> setMultiCpuUsage -localCpu 4
[08/27 19:48:04     23s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 19:48:04     23s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 19:48:04     23s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 19:48:04     23s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 19:48:04     23s] <CMD> setPreference SnapAllCorners 1
[08/27 19:48:04     23s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/27 19:48:04     23s] <CMD> set init_design_uniquify 1
[08/27 19:48:04     23s] <CMD> set init_design_settop 1
[08/27 19:48:04     23s] <CMD> set init_top_cell croc_chip
[08/27 19:48:04     23s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/27 19:48:04     23s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 19:48:04     23s] <CMD> set init_pwr_net VDD
[08/27 19:48:04     23s] <CMD> set init_gnd_net VSS
[08/27 19:48:04     23s] <CMD> init_design
[08/27 19:48:04     23s] #% Begin Load MMMC data ... (date=08/27 19:48:04, mem=671.2M)
[08/27 19:48:04     23s] #% End Load MMMC data ... (date=08/27 19:48:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=671.8M, current mem=671.8M)
[08/27 19:48:04     23s] 
[08/27 19:48:04     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/27 19:48:04     23s] 
[08/27 19:48:04     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/27 19:48:04     23s] Set DBUPerIGU to M1 pitch 480.
[08/27 19:48:04     23s] 
[08/27 19:48:04     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/27 19:48:04     23s] 
[08/27 19:48:04     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/27 19:48:04     23s] 
[08/27 19:48:04     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/27 19:48:04     23s] 
[08/27 19:48:04     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/27 19:48:04     23s] 
[08/27 19:48:04     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/27 19:48:04     23s] 
[08/27 19:48:04     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/27 19:48:04     23s] 
[08/27 19:48:04     23s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/27 19:48:04     24s] 
[08/27 19:48:04     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/27 19:48:04     24s] 
[08/27 19:48:04     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/27 19:48:04     24s] 
[08/27 19:48:04     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/27 19:48:04     24s] 
[08/27 19:48:04     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/27 19:48:04     24s] 
[08/27 19:48:04     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-58' for more detail.
[08/27 19:48:04     24s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/27 19:48:04     24s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:48:04     24s] 
[08/27 19:48:04     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/27 19:48:04     24s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/27 19:48:04     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:48:04     24s] Type 'man IMPLF-61' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-200' for more detail.
[08/27 19:48:04     24s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/27 19:48:04     24s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:48:04     24s] Type 'man IMPLF-201' for more detail.
[08/27 19:48:04     24s] 
[08/27 19:48:04     24s] viaInitial starts at Wed Aug 27 19:48:04 2025
viaInitial ends at Wed Aug 27 19:48:04 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/27 19:48:04     24s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 19:48:04     24s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/27 19:48:04     24s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/27 19:48:04     24s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/27 19:48:04     24s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:48:04     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 19:48:04     24s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:48:04     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 19:48:04     24s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 19:48:04     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
[08/27 19:48:04     24s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:48:04     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 19:48:04     24s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:48:04     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 19:48:04     24s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:48:04     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 19:48:04     24s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:48:04     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 19:48:04     24s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:48:04     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 19:48:04     24s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 19:48:04     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
[08/27 19:48:04     24s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/27 19:48:04     24s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:48:04     24s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 19:48:04     24s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:48:04     24s] Library reading multithread flow ended.
[08/27 19:48:04     24s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/27 19:48:04     25s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/27 19:48:04     25s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/27 19:48:04     25s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:48:04     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 19:48:04     25s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:48:04     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
[08/27 19:48:04     25s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:48:04     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 19:48:04     25s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:48:04     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 19:48:04     25s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:48:04     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 19:48:04     25s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:48:04     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 19:48:04     25s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:48:04     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 19:48:04     25s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:48:04     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
[08/27 19:48:04     25s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:48:04     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 19:48:04     25s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:48:04     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:48:04     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 19:48:04     25s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:48:04     25s] Library reading multithread flow ended.
[08/27 19:48:04     25s] Ending "PreSetAnalysisView" (total cpu=0:00:01.7, real=0:00:00.0, peak res=825.8M, current mem=703.1M)
[08/27 19:48:04     25s] *** End library_loading (cpu=0.03min, real=0.00min, mem=139.0M, fe_cpu=0.43min, fe_real=0.38min, fe_mem=810.0M) ***
[08/27 19:48:04     25s] #% Begin Load netlist data ... (date=08/27 19:48:04, mem=703.1M)
[08/27 19:48:04     25s] *** Begin netlist parsing (mem=810.0M) ***
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 19:48:04     25s] Type 'man IMPVL-159' for more detail.
[08/27 19:48:04     25s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/27 19:48:04     25s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:48:04     25s] Created 102 new cells from 26 timing libraries.
[08/27 19:48:04     25s] Reading netlist ...
[08/27 19:48:04     25s] Backslashed names will retain backslash and a trailing blank character.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:48:04     25s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/27 19:48:04     25s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:48:05     25s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/27 19:48:05     26s] 
[08/27 19:48:05     26s] *** Memory Usage v#1 (Current mem = 814.031M, initial mem = 273.906M) ***
[08/27 19:48:05     26s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=814.0M) ***
[08/27 19:48:05     26s] #% End Load netlist data ... (date=08/27 19:48:05, total cpu=0:00:00.3, real=0:00:01.0, peak res=726.1M, current mem=726.1M)
[08/27 19:48:05     26s] Set top cell to croc_chip.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:48:05     26s] Type 'man IMPTS-282' for more detail.
[08/27 19:48:05     26s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/27 19:48:05     26s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:48:05     26s] Hooked 232 DB cells to tlib cells.
[08/27 19:48:05     26s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=734.6M, current mem=734.6M)
[08/27 19:48:05     26s] Starting recursive module instantiation check.
[08/27 19:48:05     26s] No recursion found.
[08/27 19:48:05     26s] Building hierarchical netlist for Cell croc_chip ...
[08/27 19:48:05     26s] *** Netlist is unique.
[08/27 19:48:05     26s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/27 19:48:05     26s] ** info: there are 329 modules.
[08/27 19:48:05     26s] ** info: there are 34132 stdCell insts.
[08/27 19:48:05     26s] ** info: there are 64 Pad insts.
[08/27 19:48:05     26s] ** info: there are 2 macros.
[08/27 19:48:05     26s] 
[08/27 19:48:05     26s] *** Memory Usage v#1 (Current mem = 846.945M, initial mem = 273.906M) ***
[08/27 19:48:05     26s] Initializing I/O assignment ...
[08/27 19:48:05     26s] Adjusting Core to Bottom to: 0.1800.
[08/27 19:48:05     26s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:48:05     26s] Type 'man IMPFP-3961' for more detail.
[08/27 19:48:05     26s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 19:48:05     26s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:48:05     26s] Set Default Net Delay as 1000 ps.
[08/27 19:48:05     26s] Set Default Net Load as 0.5 pF. 
[08/27 19:48:05     26s] Set Default Input Pin Transition as 0.1 ps.
[08/27 19:48:05     26s] Extraction setup Started 
[08/27 19:48:05     26s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/27 19:48:05     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/27 19:48:05     26s] Type 'man IMPEXT-2773' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:48:05     26s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:48:05     26s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:48:05     26s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:48:05     26s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:48:05     26s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:48:05     26s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:48:05     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:48:05     26s] Summary of Active RC-Corners : 
[08/27 19:48:05     26s]  
[08/27 19:48:05     26s]  Analysis View: func_view_wc
[08/27 19:48:05     26s]     RC-Corner Name        : default_rc_corner
[08/27 19:48:05     26s]     RC-Corner Index       : 0
[08/27 19:48:05     26s]     RC-Corner Temperature : 25 Celsius
[08/27 19:48:05     26s]     RC-Corner Cap Table   : ''
[08/27 19:48:05     26s]     RC-Corner PreRoute Res Factor         : 1
[08/27 19:48:05     26s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 19:48:05     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 19:48:05     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 19:48:05     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 19:48:05     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 19:48:05     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 19:48:05     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 19:48:05     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 19:48:05     26s]  
[08/27 19:48:05     26s]  Analysis View: func_view_bc
[08/27 19:48:05     26s]     RC-Corner Name        : default_rc_corner
[08/27 19:48:05     26s]     RC-Corner Index       : 0
[08/27 19:48:05     26s]     RC-Corner Temperature : 25 Celsius
[08/27 19:48:05     26s]     RC-Corner Cap Table   : ''
[08/27 19:48:05     26s]     RC-Corner PreRoute Res Factor         : 1
[08/27 19:48:05     26s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 19:48:05     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 19:48:05     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 19:48:05     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 19:48:05     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 19:48:05     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 19:48:05     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 19:48:05     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 19:48:05     26s] LayerId::1 widthSet size::1
[08/27 19:48:05     26s] LayerId::2 widthSet size::1
[08/27 19:48:05     26s] LayerId::3 widthSet size::1
[08/27 19:48:05     26s] LayerId::4 widthSet size::1
[08/27 19:48:05     26s] LayerId::5 widthSet size::1
[08/27 19:48:05     26s] LayerId::6 widthSet size::1
[08/27 19:48:05     26s] LayerId::7 widthSet size::1
[08/27 19:48:05     26s] Updating RC grid for preRoute extraction ...
[08/27 19:48:05     26s] Initializing multi-corner resistance tables ...
[08/27 19:48:05     26s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 19:48:05     26s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/27 19:48:05     26s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/27 19:48:05     26s] *Info: initialize multi-corner CTS.
[08/27 19:48:05     26s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=938.0M, current mem=771.2M)
[08/27 19:48:06     27s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 19:48:06     27s] Current (total cpu=0:00:27.1, real=0:00:25.0, peak res=949.9M, current mem=949.9M)
[08/27 19:48:06     27s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 19:48:06     27s] 
[08/27 19:48:06     27s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 19:48:06     27s] 
[08/27 19:48:06     27s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 19:48:06     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1003.5M, current mem=1003.5M)
[08/27 19:48:06     27s] Current (total cpu=0:00:27.3, real=0:00:25.0, peak res=1003.5M, current mem=1003.5M)
[08/27 19:48:06     27s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 19:48:06     27s] Current (total cpu=0:00:27.3, real=0:00:25.0, peak res=1003.5M, current mem=1003.5M)
[08/27 19:48:06     27s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 19:48:06     27s] 
[08/27 19:48:06     27s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 19:48:06     27s] 
[08/27 19:48:06     27s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 19:48:06     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1003.9M, current mem=1003.9M)
[08/27 19:48:06     27s] Current (total cpu=0:00:27.4, real=0:00:25.0, peak res=1003.9M, current mem=1003.9M)
[08/27 19:48:06     27s] Creating Cell Server ...(0, 1, 1, 1)
[08/27 19:48:06     27s] Summary for sequential cells identification: 
[08/27 19:48:06     27s]   Identified SBFF number: 3
[08/27 19:48:06     27s]   Identified MBFF number: 0
[08/27 19:48:06     27s]   Identified SB Latch number: 0
[08/27 19:48:06     27s]   Identified MB Latch number: 0
[08/27 19:48:06     27s]   Not identified SBFF number: 0
[08/27 19:48:06     27s]   Not identified MBFF number: 0
[08/27 19:48:06     27s]   Not identified SB Latch number: 0
[08/27 19:48:06     27s]   Not identified MB Latch number: 0
[08/27 19:48:06     27s]   Number of sequential cells which are not FFs: 7
[08/27 19:48:06     27s] Total number of combinational cells: 62
[08/27 19:48:06     27s] Total number of sequential cells: 10
[08/27 19:48:06     27s] Total number of tristate cells: 6
[08/27 19:48:06     27s] Total number of level shifter cells: 0
[08/27 19:48:06     27s] Total number of power gating cells: 0
[08/27 19:48:06     27s] Total number of isolation cells: 0
[08/27 19:48:06     27s] Total number of power switch cells: 0
[08/27 19:48:06     27s] Total number of pulse generator cells: 0
[08/27 19:48:06     27s] Total number of always on buffers: 0
[08/27 19:48:06     27s] Total number of retention cells: 0
[08/27 19:48:06     27s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/27 19:48:06     27s] Total number of usable buffers: 5
[08/27 19:48:06     27s] List of unusable buffers:
[08/27 19:48:06     27s] Total number of unusable buffers: 0
[08/27 19:48:06     27s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/27 19:48:06     27s] Total number of usable inverters: 5
[08/27 19:48:06     27s] List of unusable inverters:
[08/27 19:48:06     27s] Total number of unusable inverters: 0
[08/27 19:48:06     27s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/27 19:48:06     27s] Total number of identified usable delay cells: 3
[08/27 19:48:06     27s] List of identified unusable delay cells:
[08/27 19:48:06     27s] Total number of identified unusable delay cells: 0
[08/27 19:48:06     27s] Creating Cell Server, finished. 
[08/27 19:48:06     27s] 
[08/27 19:48:06     27s] Deleting Cell Server ...
[08/27 19:48:06     27s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1013.7M, current mem=1005.7M)
[08/27 19:48:06     27s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 19:48:06     27s] Summary for sequential cells identification: 
[08/27 19:48:06     27s]   Identified SBFF number: 3
[08/27 19:48:06     27s]   Identified MBFF number: 0
[08/27 19:48:06     27s]   Identified SB Latch number: 0
[08/27 19:48:06     27s]   Identified MB Latch number: 0
[08/27 19:48:06     27s]   Not identified SBFF number: 0
[08/27 19:48:06     27s]   Not identified MBFF number: 0
[08/27 19:48:06     27s]   Not identified SB Latch number: 0
[08/27 19:48:06     27s]   Not identified MB Latch number: 0
[08/27 19:48:06     27s]   Number of sequential cells which are not FFs: 7
[08/27 19:48:06     27s]  Visiting view : func_view_wc
[08/27 19:48:06     27s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 19:48:06     27s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 19:48:06     27s]  Visiting view : func_view_bc
[08/27 19:48:06     27s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 19:48:06     27s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 19:48:06     27s]  Setting StdDelay to 37.70
[08/27 19:48:06     27s] Creating Cell Server, finished. 
[08/27 19:48:06     27s] 
[08/27 19:48:06     27s] 
[08/27 19:48:06     27s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:48:06     27s] Severity  ID               Count  Summary                                  
[08/27 19:48:06     27s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/27 19:48:06     27s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/27 19:48:06     27s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 19:48:06     27s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 19:48:06     27s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/27 19:48:06     27s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/27 19:48:06     27s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/27 19:48:06     27s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/27 19:48:06     27s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/27 19:48:06     27s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/27 19:48:06     27s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 19:48:06     27s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/27 19:48:06     27s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/27 19:48:06     27s] *** Message Summary: 497 warning(s), 0 error(s)
[08/27 19:48:06     27s] 
[08/27 19:48:06     27s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 40 40 40 40
[08/27 19:48:06     27s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 39.840000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:48:06     27s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 39.900000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:48:06     27s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 39.840000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:48:06     27s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 39.900000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:48:06     27s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:48:06     27s] Type 'man IMPFP-3961' for more detail.
[08/27 19:48:06     27s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 19:48:06     27s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:48:06     27s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/27 19:48:06     27s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/27 19:48:06     27s] #% Begin save design ... (date=08/27 19:48:06, mem=1009.3M)
[08/27 19:48:06     27s] % Begin Save ccopt configuration ... (date=08/27 19:48:06, mem=1012.2M)
[08/27 19:48:06     27s] % End Save ccopt configuration ... (date=08/27 19:48:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1014.1M, current mem=1014.1M)
[08/27 19:48:06     27s] % Begin Save netlist data ... (date=08/27 19:48:06, mem=1014.1M)
[08/27 19:48:06     27s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:48:06     27s] % End Save netlist data ... (date=08/27 19:48:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1037.8M, current mem=1016.0M)
[08/27 19:48:06     27s] Saving symbol-table file in separate thread ...
[08/27 19:48:06     27s] Saving congestion map file in separate thread ...
[08/27 19:48:06     27s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:48:06     27s] % Begin Save AAE data ... (date=08/27 19:48:06, mem=1017.5M)
[08/27 19:48:06     27s] Saving AAE Data ...
[08/27 19:48:06     27s] % End Save AAE data ... (date=08/27 19:48:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.5M, current mem=1017.5M)
[08/27 19:48:07     28s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:48:07     28s] Saving mode setting ...
[08/27 19:48:07     28s] Saving global file ...
[08/27 19:48:07     28s] Saving Drc markers ...
[08/27 19:48:07     28s] ... No Drc file written since there is no markers found.
[08/27 19:48:07     28s] % Begin Save routing data ... (date=08/27 19:48:07, mem=1019.9M)
[08/27 19:48:07     28s] Saving route file ...
[08/27 19:48:07     28s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1097.4M) ***
[08/27 19:48:07     28s] % End Save routing data ... (date=08/27 19:48:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1020.2M, current mem=1020.2M)
[08/27 19:48:07     28s] Saving special route data file in separate thread ...
[08/27 19:48:07     28s] Saving PG Conn data in separate thread ...
[08/27 19:48:07     28s] Saving placement file in separate thread ...
[08/27 19:48:07     28s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:48:07     28s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:07     28s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:07     28s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:48:07     28s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1112.4M) ***
[08/27 19:48:07     28s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:07     28s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/27 19:48:07     28s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1112.4M) ***
[08/27 19:48:07     28s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:07     28s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:07     28s] % Begin Save power constraints data ... (date=08/27 19:48:07, mem=1022.7M)
[08/27 19:48:07     28s] % End Save power constraints data ... (date=08/27 19:48:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1023.1M, current mem=1023.1M)
[08/27 19:48:12     32s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/27 19:48:12     32s] #% End save design ... (date=08/27 19:48:12, total cpu=0:00:05.0, real=0:00:06.0, peak res=1050.4M, current mem=1026.6M)
[08/27 19:48:12     32s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:48:12     32s] 
[08/27 19:48:12     32s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/27 19:48:12     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1130.6M
[08/27 19:48:12     32s] # Building croc_chip llgBox search-tree.
[08/27 19:48:12     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1139.6M
[08/27 19:48:12     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1139.6M
[08/27 19:48:12     32s] Core basic site is CoreSite
[08/27 19:48:12     32s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:48:12     32s] Use non-trimmed site array because memory saving is not enough.
[08/27 19:48:12     32s] SiteArray: non-trimmed site array dimensions = 370 x 2918
[08/27 19:48:12     32s] SiteArray: use 4,546,560 bytes
[08/27 19:48:12     32s] SiteArray: current memory after site array memory allocation 1144.0M
[08/27 19:48:12     32s] SiteArray: FP blocked sites are writable
[08/27 19:48:12     32s] Estimated cell power/ground rail width = 0.472 um
[08/27 19:48:12     32s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:48:12     32s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1145.0M
[08/27 19:48:12     32s] Process 0 wires and vias for routing blockage analysis
[08/27 19:48:12     32s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1145.0M
[08/27 19:48:12     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.038, REAL:0.029, MEM:1145.0M
[08/27 19:48:13     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.038, MEM:1145.0M
[08/27 19:48:13     32s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1145.0MB).
[08/27 19:48:13     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.115, REAL:0.107, MEM:1145.0M
[08/27 19:48:13     32s] *info: running library checker ... with 4 cpus
[08/27 19:48:13     32s] 
[08/27 19:48:13     32s] 
[08/27 19:48:13     32s] *info: total 81 cells checked.
[08/27 19:48:13     32s] [check_library] saving report file "check_library.rpt" ... 
[08/27 19:48:13     32s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/27 19:48:13     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1145.0M
[08/27 19:48:13     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1145.0M
[08/27 19:48:13     32s] All LLGs are deleted
[08/27 19:48:13     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1145.0M
[08/27 19:48:13     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1145.0M
[08/27 19:48:13     32s] [CPU] check_library (cpu=0:00:00.1, real=0:00:01.0, mem=1145.0MB) @(0:00:32.7 - 0:00:32.9).
[08/27 19:48:13     32s] <CMD> deleteRow -all
[08/27 19:48:13     32s] <CMD> initCoreRow
[08/27 19:48:13     32s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:48:13     32s] Type 'man IMPFP-3961' for more detail.
[08/27 19:48:13     32s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:48:13     32s] Type 'man IMPFP-3961' for more detail.
[08/27 19:48:13     32s] <CMD> cutRow
[08/27 19:48:13     32s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/27 19:48:13     32s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:48:13     32s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/27 19:48:13     32s] Checking routing tracks.....
[08/27 19:48:13     32s] Checking other grids.....
[08/27 19:48:13     32s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 19:48:13     32s] Checking core/die box is on Grid.....
[08/27 19:48:13     32s] **WARN: (IMPFP-7238):	CORE's corner: (219.8400000000 , 219.9000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:48:13     32s] **WARN: (IMPFP-7238):	CORE's corner: (1620.4800000000 , 1620.1200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:48:13     32s] Checking snap rule ......
[08/27 19:48:13     32s] Checking Row is on grid......
[08/27 19:48:13     32s] Checking AreaIO row.....
[08/27 19:48:13     32s] Checking row out of die ...
[08/27 19:48:13     32s] Checking routing blockage.....
[08/27 19:48:13     32s] Checking components.....
[08/27 19:48:13     32s] Checking IO Pads out of die...
[08/27 19:48:13     32s] Checking constraints (guide/region/fence).....
[08/27 19:48:13     32s] Checking groups.....
[08/27 19:48:13     32s] 
[08/27 19:48:13     32s] Checking Preroutes.....
[08/27 19:48:13     32s] No. of regular pre-routes not on tracks : 0 
[08/27 19:48:13     32s] 
[08/27 19:48:13     32s] Reporting Utilizations.....
[08/27 19:48:13     32s] 
[08/27 19:48:13     32s] Core utilization  = 38.778530
[08/27 19:48:13     32s] Effective Utilizations
[08/27 19:48:13     32s] Extracting standard cell pins and blockage ...... 
[08/27 19:48:13     32s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 19:48:13     32s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 19:48:13     32s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 728 out of 728 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 19:48:13     32s] Type 'man IMPTR-2108' for more detail.
[08/27 19:48:13     32s]  As a result, your trialRoute congestion could be incorrect.
[08/27 19:48:13     32s] Pin and blockage extraction finished
[08/27 19:48:13     32s] Extracting macro/IO cell pins and blockage ...... 
[08/27 19:48:13     32s] Pin and blockage extraction finished
[08/27 19:48:13     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1145.0M
[08/27 19:48:13     32s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1145.0M
[08/27 19:48:13     32s] Core basic site is CoreSite
[08/27 19:48:13     32s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:48:13     32s] Fast DP-INIT is on for default
[08/27 19:48:13     33s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:48:13     33s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.036, REAL:0.027, MEM:1145.0M
[08/27 19:48:13     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.045, REAL:0.036, MEM:1145.0M
[08/27 19:48:13     33s] Average module density = 0.388.
[08/27 19:48:13     33s] Density for the design = 0.388.
[08/27 19:48:13     33s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 1079660 sites (1958935 um^2).
[08/27 19:48:13     33s] Pin Density = 0.1209.
[08/27 19:48:13     33s]             = total # of pins 130541 / total area 1079660.
[08/27 19:48:13     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1145.0M
[08/27 19:48:13     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1145.0M
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:48:13     33s] Severity  ID               Count  Summary                                  
[08/27 19:48:13     33s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 19:48:13     33s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 19:48:13     33s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 19:48:13     33s] *** Message Summary: 4 warning(s), 0 error(s)
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 415.06}
[08/27 19:48:13     33s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 550.84}
[08/27 19:48:13     33s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/27 19:48:13     33s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/27 19:48:13     33s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/27 19:48:13     33s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/27 19:48:13     33s] OPERPROF: Starting checkPlace at level 1, MEM:1145.0M
[08/27 19:48:13     33s] All LLGs are deleted
[08/27 19:48:13     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1145.0M
[08/27 19:48:13     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1145.0M
[08/27 19:48:13     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1145.0M
[08/27 19:48:13     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1145.0M
[08/27 19:48:13     33s] Core basic site is CoreSite
[08/27 19:48:13     33s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:48:13     33s] SiteArray: non-trimmed site array dimensions = 370 x 2918
[08/27 19:48:13     33s] SiteArray: use 4,546,560 bytes
[08/27 19:48:13     33s] SiteArray: current memory after site array memory allocation 1145.0M
[08/27 19:48:13     33s] SiteArray: FP blocked sites are writable
[08/27 19:48:13     33s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:48:13     33s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1145.0M
[08/27 19:48:13     33s] Process 0 wires and vias for routing blockage analysis
[08/27 19:48:13     33s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1145.0M
[08/27 19:48:13     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.036, REAL:0.022, MEM:1145.0M
[08/27 19:48:13     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.027, MEM:1145.0M
[08/27 19:48:13     33s] Begin checking placement ... (start mem=1145.0M, init mem=1145.0M)
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] Running CheckPlace using 4 threads!...
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] ...checkPlace MT is done!
[08/27 19:48:13     33s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1145.0M
[08/27 19:48:13     33s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.004, REAL:0.005, MEM:1145.0M
[08/27 19:48:13     33s] *info: Recommended don't use cell = 0           
[08/27 19:48:13     33s] *info: Placed = 2              (Fixed = 2)
[08/27 19:48:13     33s] *info: Unplaced = 34132       
[08/27 19:48:13     33s] Placement Density:33.12%(574165/1733772)
[08/27 19:48:13     33s] Placement Density (including fixed std cells):33.12%(574165/1733772)
[08/27 19:48:13     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1145.0M
[08/27 19:48:13     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1145.0M
[08/27 19:48:13     33s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1145.0M)
[08/27 19:48:13     33s] OPERPROF: Finished checkPlace at level 1, CPU:0.108, REAL:0.096, MEM:1145.0M
[08/27 19:48:13     33s] ############################################################################
[08/27 19:48:13     33s] # Innovus Netlist Design Rule Check
[08/27 19:48:13     33s] # Wed Aug 27 19:48:13 2025

[08/27 19:48:13     33s] ############################################################################
[08/27 19:48:13     33s] Design: croc_chip
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] ------ Design Summary:
[08/27 19:48:13     33s] Total Standard Cell Number   (cells) : 34132
[08/27 19:48:13     33s] Total Block Cell Number      (cells) : 2
[08/27 19:48:13     33s] Total I/O Pad Cell Number    (cells) : 64
[08/27 19:48:13     33s] Total Standard Cell Area     ( um^2) : 574165.07
[08/27 19:48:13     33s] Total Block Cell Area        ( um^2) : 186361.07
[08/27 19:48:13     33s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] ------ Design Statistics:
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] Number of Instances            : 34198
[08/27 19:48:13     33s] Number of Non-uniquified Insts : 34197
[08/27 19:48:13     33s] Number of Nets                 : 40173
[08/27 19:48:13     33s] Average number of Pins per Net : 3.25
[08/27 19:48:13     33s] Maximum number of Pins in Net  : 5002
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] ------ I/O Port summary
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] Number of Primary I/O Ports    : 48
[08/27 19:48:13     33s] Number of Input Ports          : 9
[08/27 19:48:13     33s] Number of Output Ports         : 7
[08/27 19:48:13     33s] Number of Bidirectional Ports  : 32
[08/27 19:48:13     33s] Number of Power/Ground Ports   : 0
[08/27 19:48:13     33s] Number of Floating Ports                     *: 0
[08/27 19:48:13     33s] Number of Ports Connected to Multiple Pads   *: 0
[08/27 19:48:13     33s] Number of Ports Connected to Core Instances   : 0
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] ------ Design Rule Checking:
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] Number of Output Pins connect to Power/Ground *: 0
[08/27 19:48:13     33s] Number of Insts with Input Pins tied together ?: 100
[08/27 19:48:13     33s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/27 19:48:13     33s] Number of Input/InOut Floating Pins            : 0
[08/27 19:48:13     33s] Number of Output Floating Pins                 : 0
[08/27 19:48:13     33s] Number of Output Term Marked TieHi/Lo         *: 0
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/27 19:48:13     33s] Number of nets with tri-state drivers          : 32
[08/27 19:48:13     33s] Number of nets with parallel drivers           : 0
[08/27 19:48:13     33s] Number of nets with multiple drivers           : 0
[08/27 19:48:13     33s] Number of nets with no driver (No FanIn)       : 0
[08/27 19:48:13     33s] Number of Output Floating nets (No FanOut)     : 5291
[08/27 19:48:13     33s] Number of High Fanout nets (>50)               : 10
[08/27 19:48:13     33s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/27 19:48:13     33s] Checking for any assigns in the netlist...
[08/27 19:48:13     33s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/27 19:48:13     33s]   csr_pmp_cfg_o_0_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_1_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_2_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_3_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_4_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_5_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_6_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_7_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_8_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_9_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_10_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_11_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_12_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_13_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_14_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_15_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_16_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_17_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_18_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_19_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_20_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_21_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_22_ _3288_
[08/27 19:48:13     33s]   csr_pmp_cfg_o_23_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_0_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_1_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_2_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_3_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_4_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_5_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_6_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_7_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_8_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_9_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_10_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_11_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_12_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_13_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_14_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_15_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_16_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_17_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_18_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_19_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_20_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_21_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_22_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_23_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_24_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_25_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_26_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_27_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_28_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_29_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_30_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_31_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_32_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_33_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_34_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_35_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_36_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_37_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_38_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_39_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_40_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_41_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_42_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_43_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_44_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_45_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_46_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_47_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_48_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_49_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_50_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_51_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_52_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_53_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_54_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_55_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_56_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_57_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_58_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_59_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_60_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_61_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_62_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_63_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_64_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_65_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_66_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_67_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_68_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_69_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_70_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_71_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_72_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_73_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_74_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_75_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_76_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_77_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_78_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_79_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_80_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_81_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_82_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_83_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_84_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_85_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_86_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_87_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_88_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_89_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_90_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_91_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_92_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_93_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_94_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_95_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_96_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_97_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_98_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_99_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_100_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_101_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_102_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_103_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_104_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_105_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_106_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_107_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_108_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_109_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_110_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_111_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_112_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_113_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_114_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_115_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_116_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_117_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_118_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_119_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_120_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_121_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_122_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_123_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_124_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_125_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_126_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_127_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_128_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_129_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_130_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_131_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_132_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_133_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_134_ _3288_
[08/27 19:48:13     33s]   csr_pmp_addr_o_135_ _3288_
[08/27 19:48:13     33s]   csr_pmp_mseccfg_o_0_ _3288_
[08/27 19:48:13     33s]   csr_pmp_mseccfg_o_1_ _3288_
[08/27 19:48:13     33s]   csr_pmp_mseccfg_o_2_ _3288_
[08/27 19:48:13     33s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/27 19:48:13     33s]   data_addr_o_0_ _4950_
[08/27 19:48:13     33s]   data_addr_o_1_ _4950_
[08/27 19:48:13     33s]   instr_addr_o_0_ _4950_
[08/27 19:48:13     33s]   instr_addr_o_1_ _4950_
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 19:48:13     33s]   data_o_1_ async_data_i_1_
[08/27 19:48:13     33s]   data_o_0_ async_data_i_0_
[08/27 19:48:13     33s]   ack_dst_q async_ack_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 19:48:13     33s]   req_src_q async_req_o
[08/27 19:48:13     33s]   data_src_q_1_ async_data_o_1_
[08/27 19:48:13     33s]   data_src_q_0_ async_data_o_0_
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 19:48:13     33s]   ack_dst_q async_ack_o
[08/27 19:48:13     33s]   data_o_0_ async_data_i_0_
[08/27 19:48:13     33s]   data_o_1_ async_data_i_1_
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 19:48:13     33s]   req_src_q async_req_o
[08/27 19:48:13     33s]   data_src_q_1_ async_data_o_1_
[08/27 19:48:13     33s]   data_src_q_0_ async_data_o_0_
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/27 19:48:13     33s]   reg_q_2_ serial_o
[08/27 19:48:13     33s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/27 19:48:13     33s]   data_dst_q_9_ data_o_9_
[08/27 19:48:13     33s]   data_dst_q_8_ data_o_8_
[08/27 19:48:13     33s]   data_dst_q_7_ data_o_7_
[08/27 19:48:13     33s]   data_dst_q_6_ data_o_6_
[08/27 19:48:13     33s]   data_dst_q_5_ data_o_5_
[08/27 19:48:13     33s]   data_dst_q_4_ data_o_4_
[08/27 19:48:13     33s]   data_dst_q_40_ data_o_40_
[08/27 19:48:13     33s]   data_dst_q_3_ data_o_3_
[08/27 19:48:13     33s]   data_dst_q_39_ data_o_39_
[08/27 19:48:13     33s]   data_dst_q_38_ data_o_38_
[08/27 19:48:13     33s]   data_dst_q_37_ data_o_37_
[08/27 19:48:13     33s]   data_dst_q_36_ data_o_36_
[08/27 19:48:13     33s]   data_dst_q_35_ data_o_35_
[08/27 19:48:13     33s]   data_dst_q_34_ data_o_34_
[08/27 19:48:13     33s]   data_dst_q_33_ data_o_33_
[08/27 19:48:13     33s]   data_dst_q_32_ data_o_32_
[08/27 19:48:13     33s]   data_dst_q_31_ data_o_31_
[08/27 19:48:13     33s]   data_dst_q_30_ data_o_30_
[08/27 19:48:13     33s]   data_dst_q_2_ data_o_2_
[08/27 19:48:13     33s]   data_dst_q_29_ data_o_29_
[08/27 19:48:13     33s]   data_dst_q_28_ data_o_28_
[08/27 19:48:13     33s]   data_dst_q_27_ data_o_27_
[08/27 19:48:13     33s]   data_dst_q_26_ data_o_26_
[08/27 19:48:13     33s]   data_dst_q_25_ data_o_25_
[08/27 19:48:13     33s]   data_dst_q_24_ data_o_24_
[08/27 19:48:13     33s]   data_dst_q_23_ data_o_23_
[08/27 19:48:13     33s]   data_dst_q_22_ data_o_22_
[08/27 19:48:13     33s]   data_dst_q_21_ data_o_21_
[08/27 19:48:13     33s]   data_dst_q_20_ data_o_20_
[08/27 19:48:13     33s]   data_dst_q_1_ data_o_1_
[08/27 19:48:13     33s]   data_dst_q_19_ data_o_19_
[08/27 19:48:13     33s]   data_dst_q_18_ data_o_18_
[08/27 19:48:13     33s]   data_dst_q_17_ data_o_17_
[08/27 19:48:13     33s]   data_dst_q_16_ data_o_16_
[08/27 19:48:13     33s]   data_dst_q_15_ data_o_15_
[08/27 19:48:13     33s]   data_dst_q_14_ data_o_14_
[08/27 19:48:13     33s]   data_dst_q_13_ data_o_13_
[08/27 19:48:13     33s]   data_dst_q_12_ data_o_12_
[08/27 19:48:13     33s]   data_dst_q_11_ data_o_11_
[08/27 19:48:13     33s]   data_dst_q_10_ data_o_10_
[08/27 19:48:13     33s]   data_dst_q_0_ data_o_0_
[08/27 19:48:13     33s]   ack_dst_q async_ack_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/27 19:48:13     33s]   reg_q_2_ serial_o
[08/27 19:48:13     33s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/27 19:48:13     33s]   req_src_q async_req_o
[08/27 19:48:13     33s]   data_src_q_9_ async_data_o_9_
[08/27 19:48:13     33s]   data_src_q_8_ async_data_o_8_
[08/27 19:48:13     33s]   data_src_q_7_ async_data_o_7_
[08/27 19:48:13     33s]   data_src_q_6_ async_data_o_6_
[08/27 19:48:13     33s]   data_src_q_5_ async_data_o_5_
[08/27 19:48:13     33s]   data_src_q_4_ async_data_o_4_
[08/27 19:48:13     33s]   data_src_q_40_ async_data_o_40_
[08/27 19:48:13     33s]   data_src_q_3_ async_data_o_3_
[08/27 19:48:13     33s]   data_src_q_39_ async_data_o_39_
[08/27 19:48:13     33s]   data_src_q_38_ async_data_o_38_
[08/27 19:48:13     33s]   data_src_q_37_ async_data_o_37_
[08/27 19:48:13     33s]   data_src_q_36_ async_data_o_36_
[08/27 19:48:13     33s]   data_src_q_35_ async_data_o_35_
[08/27 19:48:13     33s]   data_src_q_34_ async_data_o_34_
[08/27 19:48:13     33s]   data_src_q_33_ async_data_o_33_
[08/27 19:48:13     33s]   data_src_q_32_ async_data_o_32_
[08/27 19:48:13     33s]   data_src_q_31_ async_data_o_31_
[08/27 19:48:13     33s]   data_src_q_30_ async_data_o_30_
[08/27 19:48:13     33s]   data_src_q_2_ async_data_o_2_
[08/27 19:48:13     33s]   data_src_q_29_ async_data_o_29_
[08/27 19:48:13     33s]   data_src_q_28_ async_data_o_28_
[08/27 19:48:13     33s]   data_src_q_27_ async_data_o_27_
[08/27 19:48:13     33s]   data_src_q_26_ async_data_o_26_
[08/27 19:48:13     33s]   data_src_q_25_ async_data_o_25_
[08/27 19:48:13     33s]   data_src_q_24_ async_data_o_24_
[08/27 19:48:13     33s]   data_src_q_23_ async_data_o_23_
[08/27 19:48:13     33s]   data_src_q_22_ async_data_o_22_
[08/27 19:48:13     33s]   data_src_q_21_ async_data_o_21_
[08/27 19:48:13     33s]   data_src_q_20_ async_data_o_20_
[08/27 19:48:13     33s]   data_src_q_1_ async_data_o_1_
[08/27 19:48:13     33s]   data_src_q_19_ async_data_o_19_
[08/27 19:48:13     33s]   data_src_q_18_ async_data_o_18_
[08/27 19:48:13     33s]   data_src_q_17_ async_data_o_17_
[08/27 19:48:13     33s]   data_src_q_16_ async_data_o_16_
[08/27 19:48:13     33s]   data_src_q_15_ async_data_o_15_
[08/27 19:48:13     33s]   data_src_q_14_ async_data_o_14_
[08/27 19:48:13     33s]   data_src_q_13_ async_data_o_13_
[08/27 19:48:13     33s]   data_src_q_12_ async_data_o_12_
[08/27 19:48:13     33s]   data_src_q_11_ async_data_o_11_
[08/27 19:48:13     33s]   data_src_q_10_ async_data_o_10_
[08/27 19:48:13     33s]   data_src_q_0_ async_data_o_0_
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 19:48:13     33s]   data_o_1_ async_data_i_1_
[08/27 19:48:13     33s]   data_o_0_ async_data_i_0_
[08/27 19:48:13     33s]   ack_dst_q async_ack_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 19:48:13     33s]   req_src_q async_req_o
[08/27 19:48:13     33s]   data_src_q_1_ async_data_o_1_
[08/27 19:48:13     33s]   data_src_q_0_ async_data_o_0_
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 19:48:13     33s]   data_o_1_ async_data_i_1_
[08/27 19:48:13     33s]   data_o_0_ async_data_i_0_
[08/27 19:48:13     33s]   ack_dst_q async_ack_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 19:48:13     33s]   req_src_q async_req_o
[08/27 19:48:13     33s]   data_src_q_1_ async_data_o_1_
[08/27 19:48:13     33s]   data_src_q_0_ async_data_o_0_
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/27 19:48:13     33s]   reg_q_2_ serial_o
[08/27 19:48:13     33s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/27 19:48:13     33s]   data_dst_q_9_ data_o_9_
[08/27 19:48:13     33s]   data_dst_q_8_ data_o_8_
[08/27 19:48:13     33s]   data_dst_q_7_ data_o_7_
[08/27 19:48:13     33s]   data_dst_q_6_ data_o_6_
[08/27 19:48:13     33s]   data_dst_q_5_ data_o_5_
[08/27 19:48:13     33s]   data_dst_q_4_ data_o_4_
[08/27 19:48:13     33s]   data_dst_q_3_ data_o_3_
[08/27 19:48:13     33s]   data_dst_q_33_ data_o_33_
[08/27 19:48:13     33s]   data_dst_q_32_ data_o_32_
[08/27 19:48:13     33s]   data_dst_q_31_ data_o_31_
[08/27 19:48:13     33s]   data_dst_q_30_ data_o_30_
[08/27 19:48:13     33s]   data_dst_q_2_ data_o_2_
[08/27 19:48:13     33s]   data_dst_q_29_ data_o_29_
[08/27 19:48:13     33s]   data_dst_q_28_ data_o_28_
[08/27 19:48:13     33s]   data_dst_q_27_ data_o_27_
[08/27 19:48:13     33s]   data_dst_q_26_ data_o_26_
[08/27 19:48:13     33s]   data_dst_q_25_ data_o_25_
[08/27 19:48:13     33s]   data_dst_q_24_ data_o_24_
[08/27 19:48:13     33s]   data_dst_q_23_ data_o_23_
[08/27 19:48:13     33s]   data_dst_q_22_ data_o_22_
[08/27 19:48:13     33s]   data_dst_q_21_ data_o_21_
[08/27 19:48:13     33s]   data_dst_q_20_ data_o_20_
[08/27 19:48:13     33s]   data_dst_q_1_ data_o_1_
[08/27 19:48:13     33s]   data_dst_q_19_ data_o_19_
[08/27 19:48:13     33s]   data_dst_q_18_ data_o_18_
[08/27 19:48:13     33s]   data_dst_q_17_ data_o_17_
[08/27 19:48:13     33s]   data_dst_q_16_ data_o_16_
[08/27 19:48:13     33s]   data_dst_q_15_ data_o_15_
[08/27 19:48:13     33s]   data_dst_q_14_ data_o_14_
[08/27 19:48:13     33s]   data_dst_q_13_ data_o_13_
[08/27 19:48:13     33s]   data_dst_q_12_ data_o_12_
[08/27 19:48:13     33s]   data_dst_q_11_ data_o_11_
[08/27 19:48:13     33s]   data_dst_q_10_ data_o_10_
[08/27 19:48:13     33s]   data_dst_q_0_ data_o_0_
[08/27 19:48:13     33s]   ack_dst_q async_ack_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/27 19:48:13     33s]   reg_q_2_ serial_o
[08/27 19:48:13     33s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/27 19:48:13     33s]   req_src_q async_req_o
[08/27 19:48:13     33s]   data_src_q_9_ async_data_o_9_
[08/27 19:48:13     33s]   data_src_q_8_ async_data_o_8_
[08/27 19:48:13     33s]   data_src_q_7_ async_data_o_7_
[08/27 19:48:13     33s]   data_src_q_6_ async_data_o_6_
[08/27 19:48:13     33s]   data_src_q_5_ async_data_o_5_
[08/27 19:48:13     33s]   data_src_q_4_ async_data_o_4_
[08/27 19:48:13     33s]   data_src_q_3_ async_data_o_3_
[08/27 19:48:13     33s]   data_src_q_33_ async_data_o_33_
[08/27 19:48:13     33s]   data_src_q_32_ async_data_o_32_
[08/27 19:48:13     33s]   data_src_q_31_ async_data_o_31_
[08/27 19:48:13     33s]   data_src_q_30_ async_data_o_30_
[08/27 19:48:13     33s]   data_src_q_2_ async_data_o_2_
[08/27 19:48:13     33s]   data_src_q_29_ async_data_o_29_
[08/27 19:48:13     33s]   data_src_q_28_ async_data_o_28_
[08/27 19:48:13     33s]   data_src_q_27_ async_data_o_27_
[08/27 19:48:13     33s]   data_src_q_26_ async_data_o_26_
[08/27 19:48:13     33s]   data_src_q_25_ async_data_o_25_
[08/27 19:48:13     33s]   data_src_q_24_ async_data_o_24_
[08/27 19:48:13     33s]   data_src_q_23_ async_data_o_23_
[08/27 19:48:13     33s]   data_src_q_22_ async_data_o_22_
[08/27 19:48:13     33s]   data_src_q_21_ async_data_o_21_
[08/27 19:48:13     33s]   data_src_q_20_ async_data_o_20_
[08/27 19:48:13     33s]   data_src_q_1_ async_data_o_1_
[08/27 19:48:13     33s]   data_src_q_19_ async_data_o_19_
[08/27 19:48:13     33s]   data_src_q_18_ async_data_o_18_
[08/27 19:48:13     33s]   data_src_q_17_ async_data_o_17_
[08/27 19:48:13     33s]   data_src_q_16_ async_data_o_16_
[08/27 19:48:13     33s]   data_src_q_15_ async_data_o_15_
[08/27 19:48:13     33s]   data_src_q_14_ async_data_o_14_
[08/27 19:48:13     33s]   data_src_q_13_ async_data_o_13_
[08/27 19:48:13     33s]   data_src_q_12_ async_data_o_12_
[08/27 19:48:13     33s]   data_src_q_11_ async_data_o_11_
[08/27 19:48:13     33s]   data_src_q_10_ async_data_o_10_
[08/27 19:48:13     33s]   data_src_q_0_ async_data_o_0_
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/27 19:48:13     33s]   obi_rsp_o_6_ _0946_
[08/27 19:48:13     33s]   obi_rsp_o_5_ _0946_
[08/27 19:48:13     33s]   obi_rsp_o_2_ _0946_
[08/27 19:48:13     33s]   obi_rsp_o_1_ obi_req_i_0_
[08/27 19:48:13     33s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/27 19:48:13     33s]   reg_rsp_o_0_ _235_
[08/27 19:48:13     33s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/27 19:48:13     33s]   r_opc_o _1470_
[08/27 19:48:13     33s]   gnt_o _1469_
[08/27 19:48:13     33s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/27 19:48:13     33s]   reg_rsp_o_33_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_32_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_1_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_10_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_11_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_12_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_13_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_14_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_15_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_16_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_17_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_18_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_19_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_20_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_21_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_22_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_23_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_24_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_25_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_26_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_27_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_28_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_29_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_30_ _05969_
[08/27 19:48:13     33s]   reg_rsp_o_31_ _05969_
[08/27 19:48:13     33s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/27 19:48:13     33s]   user_sbr_obi_req_o_73_ _3688_
[08/27 19:48:13     33s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/27 19:48:13     33s]   reg_q_1_ serial_o
[08/27 19:48:13     33s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_38_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_34_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_33_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_37_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_36_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_32_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_35_ _40_
[08/27 19:48:13     33s]   interrupts_o_0_ _41_
[08/27 19:48:13     33s]   interrupts_o_1_ _41_
[08/27 19:48:13     33s]   interrupts_o_2_ _41_
[08/27 19:48:13     33s]   interrupts_o_3_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_0_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_1_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_2_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_3_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_4_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_5_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_6_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_7_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_8_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_9_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_10_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_11_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_12_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_13_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_14_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_15_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_16_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_17_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_18_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_19_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_20_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_21_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_22_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_23_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_24_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_25_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_26_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_27_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_28_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_29_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_30_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_31_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_32_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_33_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_34_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_35_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_36_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_37_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_38_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_39_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_40_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_41_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_42_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_43_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_44_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_45_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_46_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_47_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_48_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_49_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_50_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_51_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_52_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_53_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_54_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_55_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_56_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_57_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_58_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_59_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_60_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_61_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_62_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_63_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_64_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_65_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_66_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_67_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_68_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_69_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_70_ _41_
[08/27 19:48:13     33s]   user_mgr_obi_req_o_71_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_2_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_3_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_7_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_8_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_9_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_10_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_11_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_12_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_13_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_14_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_15_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_16_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_17_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_18_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_19_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_20_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_21_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_22_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_23_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_24_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_25_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_26_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_27_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_28_ _41_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_29_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_30_ _40_
[08/27 19:48:13     33s]   user_sbr_obi_rsp_o_31_ _41_
[08/27 19:48:13     33s] Checking routing tracks.....
[08/27 19:48:13     33s] Checking other grids.....
[08/27 19:48:13     33s] Checking routing blockage.....
[08/27 19:48:13     33s] Checking components.....
[08/27 19:48:13     33s] Checking constraints (guide/region/fence).....
[08/27 19:48:13     33s] Checking groups.....
[08/27 19:48:13     33s] Checking Ptn Core Box.....
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] Checking Preroutes.....
[08/27 19:48:13     33s] No. of regular pre-routes not on tracks : 0 
[08/27 19:48:13     33s]  Design check done.
[08/27 19:48:13     33s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:48:13     33s] Severity  ID               Count  Summary                                  
[08/27 19:48:13     33s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/27 19:48:13     33s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/27 19:48:13     33s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/27 19:48:13     33s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/27 19:48:13     33s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/27 19:48:13     33s] *** Message Summary: 5 warning(s), 0 error(s)
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] <CMD> clearGlobalNets
[08/27 19:48:13     33s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/27 19:48:13     33s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/27 19:48:13     33s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/27 19:48:13     33s] <CMD> addEndCap
[08/27 19:48:13     33s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/27 19:48:13     33s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/27 19:48:13     33s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/27 19:48:13     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1145.0M
[08/27 19:48:13     33s] #spOpts: VtWidth 
[08/27 19:48:13     33s] All LLGs are deleted
[08/27 19:48:13     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1145.0M
[08/27 19:48:13     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1145.0M
[08/27 19:48:13     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1147.0M
[08/27 19:48:13     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1147.0M
[08/27 19:48:13     33s] Core basic site is CoreSite
[08/27 19:48:13     33s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:48:13     33s] SiteArray: non-trimmed site array dimensions = 370 x 2918
[08/27 19:48:13     33s] SiteArray: use 4,546,560 bytes
[08/27 19:48:13     33s] SiteArray: current memory after site array memory allocation 1147.0M
[08/27 19:48:13     33s] SiteArray: FP blocked sites are writable
[08/27 19:48:13     33s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:48:13     33s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1147.0M
[08/27 19:48:13     33s] Process 0 wires and vias for routing blockage analysis
[08/27 19:48:13     33s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1147.0M
[08/27 19:48:13     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.032, REAL:0.022, MEM:1147.0M
[08/27 19:48:13     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.032, MEM:1147.0M
[08/27 19:48:13     33s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1147.0MB).
[08/27 19:48:13     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.073, REAL:0.063, MEM:1147.0M
[08/27 19:48:13     33s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1147.0M
[08/27 19:48:13     33s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.009, REAL:0.009, MEM:1147.0M
[08/27 19:48:13     33s] Minimum row-size in sites for endcap insertion = 7.
[08/27 19:48:13     33s] Minimum number of sites for row blockage       = 1.
[08/27 19:48:13     33s] Inserted 444 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 19:48:13     33s] Inserted 444 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 19:48:13     33s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1147.0M
[08/27 19:48:13     33s] For 888 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/27 19:48:13     33s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.001, REAL:0.001, MEM:1147.0M
[08/27 19:48:13     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1147.0M
[08/27 19:48:13     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1147.0M
[08/27 19:48:13     33s] All LLGs are deleted
[08/27 19:48:13     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1147.0M
[08/27 19:48:13     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1147.0M
[08/27 19:48:13     33s] <CMD> verifyEndCap
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] ******Begin verifyEndCap******
[08/27 19:48:13     33s] End edge value: 1
[08/27 19:48:13     33s] Outter corner value: 0
[08/27 19:48:13     33s] Inner corner  value: 0
[08/27 19:48:13     33s] Found no problem.
[08/27 19:48:13     33s] ******End verifyEndCap******
[08/27 19:48:13     33s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/27 19:48:13     33s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/27 19:48:13     33s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/27 19:48:13     33s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/27 19:48:13     33s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/27 19:48:13     33s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/27 19:48:13     33s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{610.07 405.06 1414.55 679.62}}
[08/27 19:48:13     33s] # set corebox [dbget top.fplan.coreBox]
# sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[08/27 19:48:13     33s] #% Begin sroute (date=08/27 19:48:13, mem=1050.6M)
[08/27 19:48:13     33s] *** Begin SPECIAL ROUTE on Wed Aug 27 19:48:13 2025 ***
[08/27 19:48:13     33s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/27 19:48:13     33s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] Begin option processing ...
[08/27 19:48:13     33s] srouteConnectPowerBump set to false
[08/27 19:48:13     33s] routeSelectNet set to "VDD VSS"
[08/27 19:48:13     33s] routeSpecial set to true
[08/27 19:48:13     33s] srouteBlockPin set to "useLef"
[08/27 19:48:13     33s] srouteBottomLayerLimit set to 1
[08/27 19:48:13     33s] srouteBottomTargetLayerLimit set to 1
[08/27 19:48:13     33s] srouteConnectConverterPin set to false
[08/27 19:48:13     33s] srouteConnectPadPin set to false
[08/27 19:48:13     33s] srouteCrossoverViaBottomLayer set to 1
[08/27 19:48:13     33s] srouteCrossoverViaTopLayer set to 7
[08/27 19:48:13     33s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/27 19:48:13     33s] srouteFollowCorePinEnd set to 3
[08/27 19:48:13     33s] srouteFollowPadPin set to false
[08/27 19:48:13     33s] srouteJogControl set to "preferWithChanges differentLayer"
[08/27 19:48:13     33s] sroutePadPinAllPorts set to true
[08/27 19:48:13     33s] sroutePreserveExistingRoutes set to true
[08/27 19:48:13     33s] srouteRoutePowerBarPortOnBothDir set to true
[08/27 19:48:13     33s] srouteStopBlockPin set to "nearestTarget"
[08/27 19:48:13     33s] srouteTopLayerLimit set to 7
[08/27 19:48:13     33s] srouteTopTargetLayerLimit set to 7
[08/27 19:48:13     33s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2027.00 megs.
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] Reading DB technology information...
[08/27 19:48:13     33s] Finished reading DB technology information.
[08/27 19:48:13     33s] Reading floorplan and netlist information...
[08/27 19:48:13     33s] Finished reading floorplan and netlist information.
[08/27 19:48:13     33s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/27 19:48:13     33s] Read in 89 macros, 57 used
[08/27 19:48:13     33s] Read in 1001 components
[08/27 19:48:13     33s]   935 core components: 47 unplaced, 0 placed, 888 fixed
[08/27 19:48:13     33s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/27 19:48:13     33s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/27 19:48:13     33s] Read in 48 logical pins
[08/27 19:48:13     33s] Read in 4 blockages
[08/27 19:48:13     33s] Read in 48 nets
[08/27 19:48:13     33s] Read in 2 special nets
[08/27 19:48:13     33s] Read in 1882 terminals
[08/27 19:48:13     33s] 2 nets selected.
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] Begin power routing ...
[08/27 19:48:13     33s] CPU time for FollowPin 0 seconds
[08/27 19:48:13     33s] CPU time for FollowPin 0 seconds
[08/27 19:48:13     33s]   Number of Block ports routed: 0  open: 400
[08/27 19:48:13     33s]   Number of Stripe ports routed: 0
[08/27 19:48:13     33s]   Number of Core ports routed: 0  open: 888
[08/27 19:48:13     33s]   Number of Power Bump ports routed: 0
[08/27 19:48:13     33s]   Number of Followpin connections: 444
[08/27 19:48:13     33s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2037.00 megs.
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s]  Begin updating DB with routing results ...
[08/27 19:48:13     33s]  Updating DB with 0 via definition ...
[08/27 19:48:13     33s] sroute created 444 wires.
[08/27 19:48:13     33s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/27 19:48:13     33s] +--------+----------------+----------------+
[08/27 19:48:13     33s] |  Layer |     Created    |     Deleted    |
[08/27 19:48:13     33s] +--------+----------------+----------------+
[08/27 19:48:13     33s] | Metal1 |       444      |       NA       |
[08/27 19:48:13     33s] +--------+----------------+----------------+
[08/27 19:48:13     33s] #% End sroute (date=08/27 19:48:13, total cpu=0:00:00.2, real=0:00:00.0, peak res=1066.8M, current mem=1056.5M)
[08/27 19:48:13     33s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 19:48:13     33s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[08/27 19:48:13     33s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{219.84 219.9 1620.48 1620.12}}
[08/27 19:48:13     33s] 
[08/27 19:48:13     33s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {219.840000 219.900000 1620.480000 1620.120000}.
Initialize fgc environment(mem: 1158.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_466' was increased to (1619.099976 817.140015) (1620.479980 821.159973) because cell geometry (1619.099976 820.679993) (1620.479980 821.159973) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_465' was increased to (219.839996 817.140015) (221.220001 821.159973) because cell geometry (219.839996 820.679993) (221.220001 821.159973) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_106' was increased to (608.219971 408.899994) (609.599976 412.920013) because cell geometry (608.219971 412.440002) (609.599976 412.920013) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_105' was increased to (219.839996 408.899994) (221.220001 412.920013) because cell geometry (219.839996 412.440002) (221.220001 412.920013) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_47' was increased to (219.839996 306.839996) (221.220001 310.859985) because cell geometry (219.839996 310.380005) (221.220001 310.859985) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_43' was increased to (219.839996 299.279999) (221.220001 303.299988) because cell geometry (219.839996 302.820007) (221.220001 303.299988) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_41' was increased to (219.839996 295.500000) (221.220001 299.519989) because cell geometry (219.839996 299.040009) (221.220001 299.519989) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_39' was increased to (219.839996 291.720001) (221.220001 295.739990) because cell geometry (219.839996 295.260010) (221.220001 295.739990) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_37' was increased to (219.839996 287.940002) (221.220001 291.959991) because cell geometry (219.839996 291.480011) (221.220001 291.959991) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_1' was increased to (219.839996 219.899994) (221.220001 223.919998) because cell geometry (219.839996 223.440002) (221.220001 223.919998) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_3' was increased to (219.839996 223.679993) (221.220001 227.699997) because cell geometry (219.839996 227.220001) (221.220001 227.699997) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (219.839996 227.460007) (221.220001 231.479996) because cell geometry (219.839996 231.000000) (221.220001 231.479996) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_7' was increased to (219.839996 231.240005) (221.220001 235.259995) because cell geometry (219.839996 234.779999) (221.220001 235.259995) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_9' was increased to (219.839996 235.020004) (221.220001 239.039993) because cell geometry (219.839996 238.559998) (221.220001 239.039993) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_11' was increased to (219.839996 238.800003) (221.220001 242.820007) because cell geometry (219.839996 242.339996) (221.220001 242.820007) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (219.839996 242.580002) (221.220001 246.600006) because cell geometry (219.839996 246.119995) (221.220001 246.600006) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (219.839996 246.360001) (221.220001 250.380005) because cell geometry (219.839996 249.899994) (221.220001 250.380005) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (219.839996 250.139999) (221.220001 254.160004) because cell geometry (219.839996 253.679993) (221.220001 254.160004) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_19' was increased to (219.839996 253.919998) (221.220001 257.940002) because cell geometry (219.839996 257.459991) (221.220001 257.940002) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_21' was increased to (219.839996 257.700012) (221.220001 261.720001) because cell geometry (219.839996 261.239990) (221.220001 261.720001) was outside the original block boundary.
[08/27 19:48:13     33s] Type 'man IMPPP-133' for more detail.
[08/27 19:48:13     33s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/27 19:48:13     33s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:48:13     33s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:13     33s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:13     33s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:13     33s] Starting stripe generation ...
[08/27 19:48:13     33s] Non-Default Mode Option Settings :
[08/27 19:48:13     33s]   -stapling_nets_style side_to_side
[08/27 19:48:13     33s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:14     33s] Stripe generation is complete.
[08/27 19:48:14     33s] vias are now being generated.
[08/27 19:48:14     33s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:14     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:14     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:15     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:15     34s] addStripe created 396 wires.
[08/27 19:48:15     34s] ViaGen created 61122 vias, deleted 0 via to avoid violation.
[08/27 19:48:15     34s] +--------+----------------+----------------+
[08/27 19:48:15     34s] |  Layer |     Created    |     Deleted    |
[08/27 19:48:15     34s] +--------+----------------+----------------+
[08/27 19:48:15     34s] |  Via1  |      30561     |        0       |
[08/27 19:48:15     34s] |  Via2  |      30561     |        0       |
[08/27 19:48:15     34s] | Metal3 |       396      |       NA       |
[08/27 19:48:15     34s] +--------+----------------+----------------+
[08/27 19:48:15     34s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 19:48:15     34s] -stacked_via_bottom_layer bottomLayer
[08/27 19:48:15     34s] -stacked_via_top_layer topLayer
[08/27 19:48:15     34s] -stapling_nets_style end_to_end
[08/27 19:48:15     34s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[08/27 19:48:15     34s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area $corebox
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area {{219.84 219.9 1620.48 1620.12}}
[08/27 19:48:15     34s] 
[08/27 19:48:15     34s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {219.840000 219.900000 1620.480000 1620.120000}.
Initialize fgc environment(mem: 1158.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:15     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:15     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:15     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:15     34s] Starting stripe generation ...
[08/27 19:48:15     34s] Non-Default Mode Option Settings :
[08/27 19:48:15     34s]   -stapling_nets_style side_to_side
[08/27 19:48:15     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:15     34s] Stripe generation is complete.
[08/27 19:48:15     34s] vias are now being generated.
[08/27 19:48:15     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:15     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:15     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:15     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:16     35s] addStripe created 110 wires.
[08/27 19:48:16     35s] ViaGen created 7904 vias, deleted 0 via to avoid violation.
[08/27 19:48:16     35s] +--------+----------------+----------------+
[08/27 19:48:16     35s] |  Layer |     Created    |     Deleted    |
[08/27 19:48:16     35s] +--------+----------------+----------------+
[08/27 19:48:16     35s] |  Via3  |      7904      |        0       |
[08/27 19:48:16     35s] | Metal4 |       110      |       NA       |
[08/27 19:48:16     35s] +--------+----------------+----------------+
[08/27 19:48:16     35s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[08/27 19:48:16     35s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{219.84 219.9 1620.48 1620.12}}
[08/27 19:48:16     35s] 
[08/27 19:48:16     35s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {219.840000 219.900000 1620.480000 1620.120000}.
Initialize fgc environment(mem: 1158.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:16     35s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:16     35s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:16     35s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:16     35s] Starting stripe generation ...
[08/27 19:48:16     35s] Non-Default Mode Option Settings :
[08/27 19:48:16     35s]   -stapling_nets_style side_to_side
[08/27 19:48:16     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:16     35s] Stripe generation is complete.
[08/27 19:48:16     35s] vias are now being generated.
[08/27 19:48:16     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:16     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:16     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:16     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:16     35s] addStripe created 294 wires.
[08/27 19:48:16     35s] ViaGen created 7662 vias, deleted 0 via to avoid violation.
[08/27 19:48:16     35s] +--------+----------------+----------------+
[08/27 19:48:16     35s] |  Layer |     Created    |     Deleted    |
[08/27 19:48:16     35s] +--------+----------------+----------------+
[08/27 19:48:16     35s] |  Via4  |      7662      |        0       |
[08/27 19:48:16     35s] | Metal5 |       294      |       NA       |
[08/27 19:48:16     35s] +--------+----------------+----------------+
[08/27 19:48:16     35s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[08/27 19:48:16     35s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area $corebox
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area {{219.84 219.9 1620.48 1620.12}}
[08/27 19:48:16     35s] 
[08/27 19:48:16     35s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {219.840000 219.900000 1620.480000 1620.120000}.
Initialize fgc environment(mem: 1158.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:16     35s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:16     35s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:16     35s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:16     35s] Starting stripe generation ...
[08/27 19:48:16     35s] Non-Default Mode Option Settings :
[08/27 19:48:16     35s]   -stapling_nets_style side_to_side
[08/27 19:48:16     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:16     35s] Stripe generation is complete.
[08/27 19:48:16     35s] vias are now being generated.
[08/27 19:48:16     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:17     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:17     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:17     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:17     35s] addStripe created 93 wires.
[08/27 19:48:17     35s] ViaGen created 7677 vias, deleted 0 via to avoid violation.
[08/27 19:48:17     35s] +--------+----------------+----------------+
[08/27 19:48:17     35s] |  Layer |     Created    |     Deleted    |
[08/27 19:48:17     35s] +--------+----------------+----------------+
[08/27 19:48:17     35s] | TopVia1|      7677      |        0       |
[08/27 19:48:17     35s] |TopMetal1|       93       |       NA       |
[08/27 19:48:17     35s] +--------+----------------+----------------+
[08/27 19:48:17     35s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[08/27 19:48:17     36s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area $corebox
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area {{219.84 219.9 1620.48 1620.12}}
[08/27 19:48:17     36s] 
[08/27 19:48:17     36s] Initialize fgc environment(mem: 1158.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Starting stripe generation ...
[08/27 19:48:17     36s] Non-Default Mode Option Settings :
[08/27 19:48:17     36s]   -stapling_nets_style side_to_side
[08/27 19:48:17     36s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/27 19:48:17     36s] Type 'man IMPPP-4055' for more detail.
[08/27 19:48:17     36s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1158.3M)
[08/27 19:48:17     36s] Stripe generation is complete.
[08/27 19:48:17     36s] vias are now being generated.
[08/27 19:48:17     36s] addStripe created 94 wires.
[08/27 19:48:17     36s] ViaGen created 4371 vias, deleted 0 via to avoid violation.
[08/27 19:48:17     36s] +--------+----------------+----------------+
[08/27 19:48:17     36s] |  Layer |     Created    |     Deleted    |
[08/27 19:48:17     36s] +--------+----------------+----------------+
[08/27 19:48:17     36s] | TopVia2|      4371      |        0       |
[08/27 19:48:17     36s] |TopMetal2|       94       |       NA       |
[08/27 19:48:17     36s] +--------+----------------+----------------+
[08/27 19:48:17     36s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[08/27 19:48:17     36s] # set cmd "editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 19:48:17     36s] #% Begin editPowerVia (date=08/27 19:48:17, mem=1066.6M)
[08/27 19:48:17     36s] 
[08/27 19:48:17     36s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:17     36s] ViaGen created 1298 vias, deleted 0 via to avoid violation.
[08/27 19:48:17     36s] +--------+----------------+----------------+
[08/27 19:48:17     36s] |  Layer |     Created    |     Deleted    |
[08/27 19:48:17     36s] +--------+----------------+----------------+
[08/27 19:48:17     36s] |  Via3  |       70       |        0       |
[08/27 19:48:17     36s] |  Via4  |       614      |        0       |
[08/27 19:48:17     36s] | TopVia1|       614      |        0       |
[08/27 19:48:17     36s] +--------+----------------+----------------+
[08/27 19:48:18     36s] #% End editPowerVia (date=08/27 19:48:17, total cpu=0:00:00.1, real=0:00:01.0, peak res=1072.5M, current mem=1066.3M)
[08/27 19:48:18     36s] # set cmd "editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 19:48:18     36s] #% Begin editPowerVia (date=08/27 19:48:18, mem=1066.3M)
[08/27 19:48:18     36s] 
[08/27 19:48:18     36s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:48:18     36s] ViaGen created 1569 vias, deleted 0 via to avoid violation.
[08/27 19:48:18     36s] +--------+----------------+----------------+
[08/27 19:48:18     36s] |  Layer |     Created    |     Deleted    |
[08/27 19:48:18     36s] +--------+----------------+----------------+
[08/27 19:48:18     36s] |  Via3  |       115      |        0       |
[08/27 19:48:18     36s] |  Via4  |       727      |        0       |
[08/27 19:48:18     36s] | TopVia1|       727      |        0       |
[08/27 19:48:18     36s] +--------+----------------+----------------+
[08/27 19:48:18     36s] #% End editPowerVia (date=08/27 19:48:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=1067.2M, current mem=1067.2M)
[08/27 19:48:18     36s] ### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/27 19:48:18     36s] <CMD> verifyPowerVia
[08/27 19:48:18     36s] 
[08/27 19:48:18     36s] ******** Start: VERIFY POWER VIA ********
[08/27 19:48:18     36s] Start Time: Wed Aug 27 19:48:18 2025
[08/27 19:48:18     36s] 
[08/27 19:48:18     36s] Check all 2 Power/Ground nets
[08/27 19:48:18     36s] *** Checking Net VDD
[08/27 19:48:18     37s] *** Checking Net VSS
[08/27 19:48:18     37s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/27 19:48:18     37s] 
[08/27 19:48:18     37s] Begin Summary 
[08/27 19:48:18     37s]   Found no problems or warnings.
[08/27 19:48:18     37s] End Summary
[08/27 19:48:18     37s] 
[08/27 19:48:18     37s] End Time: Wed Aug 27 19:48:18 2025
[08/27 19:48:18     37s] ******** End: VERIFY POWER VIA ********
[08/27 19:48:18     37s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/27 19:48:18     37s]   (CPU Time: 0:00:00.5  MEM: 8.000M)
[08/27 19:48:18     37s] 
[08/27 19:48:18     37s] <CMD> verify_connectivity -net {VDD VSS}
[08/27 19:48:18     37s] VERIFY_CONNECTIVITY use new engine.
[08/27 19:48:18     37s] 
[08/27 19:48:18     37s] ******** Start: VERIFY CONNECTIVITY ********
[08/27 19:48:18     37s] Start Time: Wed Aug 27 19:48:18 2025
[08/27 19:48:18     37s] 
[08/27 19:48:18     37s] Design Name: croc_chip
[08/27 19:48:18     37s] Database Units: 1000
[08/27 19:48:18     37s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/27 19:48:18     37s] Error Limit = 1000; Warning Limit = 50
[08/27 19:48:18     37s] Check specified nets
[08/27 19:48:18     37s] Use 4 pthreads
[08/27 19:48:18     37s] Net VDD: dangling Wire.
[08/27 19:48:18     37s] Net VSS: dangling Wire.
[08/27 19:48:18     37s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/27 19:48:18     37s] Type 'man IMPVFC-3' for more detail.
[08/27 19:48:18     37s] 
[08/27 19:48:18     37s] Begin Summary 
[08/27 19:48:18     37s]     1000 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/27 19:48:18     37s]     1000 total info(s) created.
[08/27 19:48:18     37s] End Summary
[08/27 19:48:18     37s] 
[08/27 19:48:18     37s] End Time: Wed Aug 27 19:48:18 2025
[08/27 19:48:18     37s] Time Elapsed: 0:00:00.0
[08/27 19:48:18     37s] 
[08/27 19:48:18     37s] ******** End: VERIFY CONNECTIVITY ********
[08/27 19:48:18     37s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/27 19:48:18     37s]   (CPU Time: 0:00:00.3  MEM: 36.000M)
[08/27 19:48:18     37s] 
[08/27 19:48:18     37s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[08/27 19:48:18     37s] #% Begin save design ... (date=08/27 19:48:18, mem=1073.6M)
[08/27 19:48:18     37s] % Begin Save ccopt configuration ... (date=08/27 19:48:18, mem=1073.6M)
[08/27 19:48:18     37s] % End Save ccopt configuration ... (date=08/27 19:48:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1073.6M, current mem=1073.6M)
[08/27 19:48:18     37s] % Begin Save netlist data ... (date=08/27 19:48:18, mem=1073.6M)
[08/27 19:48:18     37s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:48:19     37s] % End Save netlist data ... (date=08/27 19:48:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=1073.9M, current mem=1073.9M)
[08/27 19:48:19     37s] Saving symbol-table file in separate thread ...
[08/27 19:48:19     37s] Saving congestion map file in separate thread ...
[08/27 19:48:19     37s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:48:19     37s] % Begin Save AAE data ... (date=08/27 19:48:19, mem=1074.1M)
[08/27 19:48:19     37s] Saving AAE Data ...
[08/27 19:48:19     37s] % End Save AAE data ... (date=08/27 19:48:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1074.1M, current mem=1074.1M)
[08/27 19:48:19     38s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:48:19     38s] Saving mode setting ...
[08/27 19:48:19     38s] Saving global file ...
[08/27 19:48:19     38s] Saving Drc markers ...
[08/27 19:48:19     38s] ... 1005 markers are saved ...
[08/27 19:48:19     38s] ... 0 geometry drc markers are saved ...
[08/27 19:48:19     38s] ... 0 antenna drc markers are saved ...
[08/27 19:48:19     38s] % Begin Save routing data ... (date=08/27 19:48:19, mem=1074.5M)
[08/27 19:48:19     38s] Saving route file ...
[08/27 19:48:19     38s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1183.8M) ***
[08/27 19:48:19     38s] % End Save routing data ... (date=08/27 19:48:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1074.5M, current mem=1072.5M)
[08/27 19:48:19     38s] Saving special route data file in separate thread ...
[08/27 19:48:19     38s] Saving PG file in separate thread ...
[08/27 19:48:19     38s] Saving placement file in separate thread ...
[08/27 19:48:19     38s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:48:19     38s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 19:48:19 2025)
[08/27 19:48:19     38s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:48:19     38s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1238.8M) ***
[08/27 19:48:19     38s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:19     38s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1222.8M) ***
[08/27 19:48:19     38s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:19     38s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:19     38s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/27 19:48:19     38s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1206.8M) ***
[08/27 19:48:19     38s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:19     38s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:19     38s] % Begin Save power constraints data ... (date=08/27 19:48:19, mem=1073.3M)
[08/27 19:48:19     38s] % End Save power constraints data ... (date=08/27 19:48:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1073.3M, current mem=1073.3M)
[08/27 19:48:25     42s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/27 19:48:25     42s] #% End save design ... (date=08/27 19:48:25, total cpu=0:00:05.1, real=0:00:07.0, peak res=1074.5M, current mem=1071.3M)
[08/27 19:48:25     42s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:48:25     42s] 
[08/27 19:48:25     42s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[08/27 19:48:25     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1180.9M
[08/27 19:48:25     42s] #spOpts: VtWidth mergeVia=F 
[08/27 19:48:25     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1180.9M
[08/27 19:48:25     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1180.9M
[08/27 19:48:25     42s] Core basic site is CoreSite
[08/27 19:48:25     42s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:48:25     42s] SiteArray: non-trimmed site array dimensions = 370 x 2918
[08/27 19:48:25     42s] SiteArray: use 4,546,560 bytes
[08/27 19:48:25     42s] SiteArray: current memory after site array memory allocation 1180.9M
[08/27 19:48:25     42s] SiteArray: FP blocked sites are writable
[08/27 19:48:25     42s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:48:25     42s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1180.9M
[08/27 19:48:25     43s] Process 93034 wires and vias for routing blockage analysis
[08/27 19:48:25     43s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.169, REAL:0.045, MEM:1180.9M
[08/27 19:48:25     43s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.266, REAL:0.084, MEM:1180.9M
[08/27 19:48:25     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.280, REAL:0.098, MEM:1180.9M
[08/27 19:48:25     43s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1180.9MB).
[08/27 19:48:25     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.328, REAL:0.147, MEM:1180.9M
[08/27 19:48:25     43s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 19:48:25     43s] Type 'man IMPSP-5134' for more detail.
[08/27 19:48:25     43s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 19:48:25     43s] Type 'man IMPSP-5134' for more detail.
[08/27 19:48:25     43s] For 11914 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/27 19:48:25     43s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1182.4M
[08/27 19:48:25     43s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:1182.4M
[08/27 19:48:25     43s] All LLGs are deleted
[08/27 19:48:25     43s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1182.4M
[08/27 19:48:25     43s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1182.4M
[08/27 19:48:25     43s] Inserted 11914 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/27 19:48:25     43s] <CMD> saveDesign SAVED/00_init_design.invs
[08/27 19:48:25     43s] #% Begin save design ... (date=08/27 19:48:25, mem=1076.7M)
[08/27 19:48:25     43s] % Begin Save ccopt configuration ... (date=08/27 19:48:25, mem=1076.7M)
[08/27 19:48:25     43s] % End Save ccopt configuration ... (date=08/27 19:48:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1076.9M, current mem=1076.9M)
[08/27 19:48:25     43s] % Begin Save netlist data ... (date=08/27 19:48:25, mem=1076.9M)
[08/27 19:48:25     43s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:48:25     43s] % End Save netlist data ... (date=08/27 19:48:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1076.9M, current mem=1076.2M)
[08/27 19:48:25     43s] Saving symbol-table file in separate thread ...
[08/27 19:48:25     43s] Saving congestion map file in separate thread ...
[08/27 19:48:25     43s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:48:25     43s] % Begin Save AAE data ... (date=08/27 19:48:25, mem=1076.2M)
[08/27 19:48:25     43s] Saving AAE Data ...
[08/27 19:48:25     43s] % End Save AAE data ... (date=08/27 19:48:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1076.2M, current mem=1076.2M)
[08/27 19:48:25     43s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:48:25     43s] Saving mode setting ...
[08/27 19:48:25     43s] Saving global file ...
[08/27 19:48:26     43s] Saving Drc markers ...
[08/27 19:48:26     43s] ... 1005 markers are saved ...
[08/27 19:48:26     43s] ... 0 geometry drc markers are saved ...
[08/27 19:48:26     43s] ... 0 antenna drc markers are saved ...
[08/27 19:48:26     43s] % Begin Save routing data ... (date=08/27 19:48:26, mem=1076.5M)
[08/27 19:48:26     43s] Saving route file ...
[08/27 19:48:26     43s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1180.4M) ***
[08/27 19:48:26     43s] % End Save routing data ... (date=08/27 19:48:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1076.9M, current mem=1076.9M)
[08/27 19:48:26     43s] Saving special route data file in separate thread ...
[08/27 19:48:26     43s] Saving PG file in separate thread ...
[08/27 19:48:26     43s] Saving placement file in separate thread ...
[08/27 19:48:26     43s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:48:26     43s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 19:48:26 2025)
[08/27 19:48:26     43s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:26     43s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:48:26     43s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1219.4M) ***
[08/27 19:48:26     44s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1219.4M) ***
[08/27 19:48:26     44s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:26     44s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:26     44s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/27 19:48:26     44s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1203.4M) ***
[08/27 19:48:26     44s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:26     44s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:48:26     44s] % Begin Save power constraints data ... (date=08/27 19:48:26, mem=1078.1M)
[08/27 19:48:26     44s] % End Save power constraints data ... (date=08/27 19:48:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1078.1M, current mem=1078.1M)
[08/27 19:48:31     48s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/27 19:48:31     48s] #% End save design ... (date=08/27 19:48:31, total cpu=0:00:05.0, real=0:00:06.0, peak res=1078.1M, current mem=1078.1M)
[08/27 19:48:31     48s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:48:31     48s] 
[08/27 19:48:31     48s] <CMD> set_table_style -no_frame_fix_width
[08/27 19:48:31     48s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 19:48:31     48s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 19:48:31     48s] <CMD> timeDesign -prePlace -pathReports -slackReports -numPaths 1000 -prefix 00_init_design_prePlace -outDir ./rpt/00_init_design_prePlace
[08/27 19:48:32     48s] Setting timing_disable_library_data_to_data_checks to 'true'.
[08/27 19:48:32     48s] Setting timing_disable_user_data_to_data_checks to 'true'.
[08/27 19:48:32     48s] Multithreaded Timing Analysis is initialized with 4 threads
[08/27 19:48:32     48s] 
[08/27 19:48:32     48s] Set Using Default Delay Limit as 101.
[08/27 19:48:32     48s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/27 19:48:32     48s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/27 19:48:32     48s] Set Default Net Delay as 0 ps.
[08/27 19:48:32     48s] Set Default Net Load as 0 pF. 
[08/27 19:48:32     48s] Effort level <high> specified for reg2reg path_group
[08/27 19:48:32     50s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1335.5M
[08/27 19:48:32     50s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1335.5M
[08/27 19:48:32     50s] Fast DP-INIT is on for default
[08/27 19:48:32     50s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.095, REAL:0.043, MEM:1367.5M
[08/27 19:48:32     50s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.126, REAL:0.074, MEM:1367.5M
[08/27 19:48:32     50s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1367.5M
[08/27 19:48:32     50s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1367.5M
[08/27 19:48:33     50s] Starting delay calculation for Setup views
[08/27 19:48:33     50s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[08/27 19:48:33     50s] AAE DB initialization (MEM=1377 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 19:48:33     50s] #################################################################################
[08/27 19:48:33     50s] # Design Stage: PreRoute
[08/27 19:48:33     50s] # Design Name: croc_chip
[08/27 19:48:33     50s] # Design Mode: 90nm
[08/27 19:48:33     50s] # Analysis Mode: MMMC Non-OCV 
[08/27 19:48:33     50s] # Parasitics Mode: No SPEF/RCDB
[08/27 19:48:33     50s] # Signoff Settings: SI Off 
[08/27 19:48:33     50s] #################################################################################
[08/27 19:48:33     51s] Topological Sorting (REAL = 0:00:00.0, MEM = 1398.2M, InitMEM = 1377.0M)
[08/27 19:48:33     51s] Calculate delays in BcWc mode...
[08/27 19:48:33     51s] Start delay calculation (fullDC) (4 T). (MEM=1398.24)
[08/27 19:48:33     51s] Start AAE Lib Loading. (MEM=1414.91)
[08/27 19:48:33     51s] End AAE Lib Loading. (MEM=1433.99 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 19:48:33     51s] End AAE Lib Interpolated Model. (MEM=1433.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 19:48:33     51s] First Iteration Infinite Tw... 
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:48:34     52s] Type 'man IMPESI-3194' for more detail.
[08/27 19:48:34     52s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:48:34     52s] Type 'man IMPESI-3199' for more detail.
[08/27 19:48:34     52s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[08/27 19:48:34     52s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:48:34     52s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[08/27 19:48:34     52s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:48:35     56s] Total number of fetched objects 39670
[08/27 19:48:35     56s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 19:48:35     56s] End delay calculation. (MEM=1701.08 CPU=0:00:04.5 REAL=0:00:01.0)
[08/27 19:48:35     56s] End delay calculation (fullDC). (MEM=1701.08 CPU=0:00:05.8 REAL=0:00:02.0)
[08/27 19:48:35     56s] *** CDM Built up (cpu=0:00:06.0  real=0:00:02.0  mem= 1701.1M) ***
[08/27 19:48:35     58s] *** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:02.0 totSessionCpu=0:00:58.1 mem=1669.1M)
[08/27 19:48:36     61s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 33.630%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/27 19:48:37     61s] Resetting back High Fanout Nets as non-ideal
[08/27 19:48:37     61s] Set Default Net Delay as 1000 ps.
[08/27 19:48:37     61s] Set Default Net Load as 0.5 pF. 
[08/27 19:48:37     61s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/27 19:48:37     61s] Total CPU time: 13.15 sec
[08/27 19:48:37     61s] Total Real time: 6.0 sec
[08/27 19:48:37     61s] Total Memory Usage: 1443.867188 Mbytes
[08/27 19:48:37     61s] 
[08/27 19:48:37     61s] =============================================================================================
[08/27 19:48:37     61s]  Final TAT Report for timeDesign
[08/27 19:48:37     61s] =============================================================================================
[08/27 19:48:37     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 19:48:37     61s] ---------------------------------------------------------------------------------------------
[08/27 19:48:37     61s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 19:48:37     61s] [ TimingUpdate           ]      1   0:00:00.3  (   5.8 % )     0:00:02.9 /  0:00:07.6    2.6
[08/27 19:48:37     61s] [ FullDelayCalc          ]      1   0:00:02.6  (  48.1 % )     0:00:02.6 /  0:00:06.5    2.5
[08/27 19:48:37     61s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.8 % )     0:00:04.1 /  0:00:10.8    2.7
[08/27 19:48:37     61s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.4    2.3
[08/27 19:48:37     61s] [ GenerateReports        ]      1   0:00:00.9  (  16.1 % )     0:00:00.9 /  0:00:02.7    3.1
[08/27 19:48:37     61s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.4    2.3
[08/27 19:48:37     61s] [ MISC                   ]          0:00:01.3  (  24.3 % )     0:00:01.3 /  0:00:02.3    1.8
[08/27 19:48:37     61s] ---------------------------------------------------------------------------------------------
[08/27 19:48:37     61s]  timeDesign TOTAL                   0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:13.1    2.4
[08/27 19:48:37     61s] ---------------------------------------------------------------------------------------------
[08/27 19:48:37     61s] 
[08/27 19:48:54     63s] <CMD> checkFPlan -reportUtil
[08/27 19:48:54     63s] Checking routing tracks.....
[08/27 19:48:54     63s] Checking other grids.....
[08/27 19:48:54     63s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 19:48:54     63s] Checking core/die box is on Grid.....
[08/27 19:48:54     63s] **WARN: (IMPFP-7238):	CORE's corner: (219.8400000000 , 219.9000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:48:54     63s] **WARN: (IMPFP-7238):	CORE's corner: (1620.4800000000 , 1620.1200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:48:54     63s] Checking snap rule ......
[08/27 19:48:54     63s] Checking Row is on grid......
[08/27 19:48:54     63s] Checking AreaIO row.....
[08/27 19:48:54     63s] Checking row out of die ...
[08/27 19:48:54     63s] Checking routing blockage.....
[08/27 19:48:54     63s] Checking components.....
[08/27 19:48:54     63s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 19:48:54     63s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 19:48:54     63s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 19:48:54     63s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 19:48:54     63s] Checking IO Pads out of die...
[08/27 19:48:54     63s] Checking constraints (guide/region/fence).....
[08/27 19:48:54     63s] Checking groups.....
[08/27 19:48:54     63s] 
[08/27 19:48:54     63s] Checking Preroutes.....
[08/27 19:48:54     63s] No. of regular pre-routes not on tracks : 0 
[08/27 19:48:54     63s] 
[08/27 19:48:54     63s] Reporting Utilizations.....
[08/27 19:48:54     63s] 
[08/27 19:48:54     63s] Core utilization  = 41.999986
[08/27 19:48:54     63s] Effective Utilizations
[08/27 19:48:54     63s] All LLGs are deleted
[08/27 19:48:54     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1477.4M
[08/27 19:48:54     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1477.4M
[08/27 19:48:54     63s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1477.4M
[08/27 19:48:54     63s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1477.4M
[08/27 19:48:54     63s] Core basic site is CoreSite
[08/27 19:48:54     63s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:48:54     63s] Fast DP-INIT is on for default
[08/27 19:48:54     63s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:48:54     63s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.128, REAL:0.050, MEM:1509.4M
[08/27 19:48:54     63s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.162, REAL:0.084, MEM:1509.4M
[08/27 19:48:54     63s] Average module density = 0.336.
[08/27 19:48:54     63s] Density for the design = 0.336.
[08/27 19:48:54     63s]        = stdcell_area 316449 sites (574165 um^2) / alloc_area 940984 sites (1707321 um^2).
[08/27 19:48:54     63s] Pin Density = 0.1209.
[08/27 19:48:54     63s]             = total # of pins 130541 / total area 1079660.
[08/27 19:48:54     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1509.4M
[08/27 19:48:54     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:1509.4M
[08/27 19:48:54     63s] 
[08/27 19:48:54     63s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:48:54     63s] Severity  ID               Count  Summary                                  
[08/27 19:48:54     63s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 19:48:54     63s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/27 19:48:54     63s] *** Message Summary: 6 warning(s), 0 error(s)
[08/27 19:48:54     63s] 
[08/27 19:48:57     64s] <CMD> win
[08/27 19:49:18     66s] <CMD> zoomBox -17.32800 587.03700 792.06100 1387.48200
[08/27 19:49:18     66s] <CMD> zoomBox -8.38500 667.08100 679.59600 1347.46000
[08/27 19:49:18     66s] <CMD> zoomBox 11.17100 842.10800 433.67800 1259.94600
[08/27 19:49:39     68s] <CMD> freeDesign
[08/27 19:49:39     68s] Reset to color id 0 for i_croc_soc (croc_soc$croc_chip.i_croc_soc) and all their descendants.
[08/27 19:49:39     68s] Deleting Cell Server ...
[08/27 19:49:39     68s] -stacked_via_bottom_layer bottomLayer
[08/27 19:49:39     68s] -stacked_via_top_layer topLayer
[08/27 19:49:39     68s] -stapling_nets_style end_to_end
[08/27 19:49:40     68s] -leftEdge ""
[08/27 19:49:40     68s] -prefix ""
[08/27 19:49:40     68s] -rightEdge ""
[08/27 19:49:40     68s] Free PSO.
[08/27 19:49:40     68s] Cleaning up the current multi-corner RC extraction setup.
[08/27 19:49:40     68s] -enable_high_fanout false
[08/27 19:49:40     69s] Set DBUPerIGU to 1000.
[08/27 19:49:40     69s] Set net toggle Scale Factor to 1.00
[08/27 19:49:40     69s] Set Shrink Factor to 1.00000
[08/27 19:49:40     69s] Set net toggle Scale Factor to 1.00
[08/27 19:49:40     69s] Set Shrink Factor to 1.00000
[08/27 19:49:40     69s] Set net toggle Scale Factor to 1.00
[08/27 19:49:40     69s] Set Shrink Factor to 1.00000
[08/27 19:49:40     69s] 
[08/27 19:49:40     69s] *** Memory Usage v#1 (Current mem = 1159.129M, initial mem = 273.906M) ***
[08/27 19:49:40     69s] 
[08/27 19:49:40     69s] 
[08/27 19:49:40     69s] Info (SM2C): Status of key globals:
[08/27 19:49:40     69s] 	 MMMC-by-default flow     : 1
[08/27 19:49:40     69s] 	 Default MMMC objs envvar : 0
[08/27 19:49:40     69s] 	 Data portability         : 0
[08/27 19:49:40     69s] 	 MMMC PV Emulation        : 0
[08/27 19:49:40     69s] 	 MMMC debug               : 0
[08/27 19:49:40     69s] 	 Init_Design flow         : 1
[08/27 19:49:40     69s] 
[08/27 19:49:40     69s] 
[08/27 19:49:40     69s] 	 CTE SM2C global          : false
[08/27 19:49:40     69s] 	 Reporting view filter    : false
[08/27 19:49:45     70s] <CMD> setMultiCpuUsage -localCpu 4
[08/27 19:49:45     70s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 19:49:45     70s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 19:49:45     70s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 19:49:45     70s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 19:49:45     70s] <CMD> setPreference SnapAllCorners 1
[08/27 19:49:45     70s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/27 19:49:45     70s] <CMD> set init_design_uniquify 1
[08/27 19:49:45     70s] <CMD> set init_design_settop 1
[08/27 19:49:45     70s] <CMD> set init_top_cell croc_chip
[08/27 19:49:45     70s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/27 19:49:45     70s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 19:49:45     70s] <CMD> set init_pwr_net VDD
[08/27 19:49:45     70s] <CMD> set init_gnd_net VSS
[08/27 19:49:45     70s] <CMD> init_design
[08/27 19:49:45     70s] #% Begin Load MMMC data ... (date=08/27 19:49:45, mem=905.5M)
[08/27 19:49:45     70s] #% End Load MMMC data ... (date=08/27 19:49:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=905.5M, current mem=905.5M)
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/27 19:49:45     70s] Set DBUPerIGU to M1 pitch 480.
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-58' for more detail.
[08/27 19:49:45     70s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/27 19:49:45     70s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/27 19:49:45     70s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/27 19:49:45     70s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:49:45     70s] Type 'man IMPLF-61' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-200' for more detail.
[08/27 19:49:45     70s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/27 19:49:45     70s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:49:45     70s] Type 'man IMPLF-201' for more detail.
[08/27 19:49:45     70s] 
[08/27 19:49:45     70s] viaInitial starts at Wed Aug 27 19:49:45 2025
viaInitial ends at Wed Aug 27 19:49:45 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/27 19:49:45     70s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 19:49:45     70s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 19:49:45     70s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/27 19:49:45     70s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/27 19:49:45     70s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/27 19:49:45     70s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/27 19:49:45     70s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/27 19:49:45     70s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/27 19:49:45     70s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:49:45     70s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[08/27 19:49:45     70s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:49:45     70s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:49:45     70s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:49:45     70s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 19:49:45     70s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/27 19:49:45     70s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:49:45     70s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/27 19:49:45     70s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:49:45     70s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/27 19:49:45     70s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:49:45     70s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:49:45     71s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:49:45     71s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/27 19:49:45     71s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/27 19:49:45     71s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:49:45     71s] Library reading multithread flow ended.
[08/27 19:49:45     71s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/27 19:49:45     71s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/27 19:49:45     71s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/27 19:49:45     71s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:49:45     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:49:45     71s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:49:45     71s] Library reading multithread flow ended.
[08/27 19:49:45     71s] Ending "PreSetAnalysisView" (total cpu=0:00:01.7, real=0:00:00.0, peak res=905.5M, current mem=901.4M)
[08/27 19:49:45     71s] *** End library_loading (cpu=0.03min, real=0.00min, mem=71.0M, fe_cpu=1.20min, fe_real=2.07min, fe_mem=1226.2M) ***
[08/27 19:49:45     72s] #% Begin Load netlist data ... (date=08/27 19:49:45, mem=901.4M)
[08/27 19:49:45     72s] *** Begin netlist parsing (mem=1226.2M) ***
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 19:49:45     72s] Type 'man IMPVL-159' for more detail.
[08/27 19:49:45     72s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/27 19:49:45     72s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:49:45     72s] Created 102 new cells from 26 timing libraries.
[08/27 19:49:45     72s] Reading netlist ...
[08/27 19:49:45     72s] Backslashed names will retain backslash and a trailing blank character.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:49:45     72s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/27 19:49:45     72s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:49:45     72s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/27 19:49:46     72s] 
[08/27 19:49:46     72s] *** Memory Usage v#1 (Current mem = 1226.234M, initial mem = 273.906M) ***
[08/27 19:49:46     72s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1226.2M) ***
[08/27 19:49:46     72s] #% End Load netlist data ... (date=08/27 19:49:46, total cpu=0:00:00.3, real=0:00:01.0, peak res=909.6M, current mem=909.6M)
[08/27 19:49:46     72s] Set top cell to croc_chip.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:49:46     72s] Type 'man IMPTS-282' for more detail.
[08/27 19:49:46     72s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/27 19:49:46     72s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:49:46     72s] Hooked 232 DB cells to tlib cells.
[08/27 19:49:46     72s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=916.7M, current mem=916.7M)
[08/27 19:49:46     72s] Starting recursive module instantiation check.
[08/27 19:49:46     72s] No recursion found.
[08/27 19:49:46     72s] Building hierarchical netlist for Cell croc_chip ...
[08/27 19:49:46     72s] *** Netlist is unique.
[08/27 19:49:46     72s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/27 19:49:46     72s] ** info: there are 329 modules.
[08/27 19:49:46     72s] ** info: there are 34132 stdCell insts.
[08/27 19:49:46     72s] ** info: there are 64 Pad insts.
[08/27 19:49:46     72s] ** info: there are 2 macros.
[08/27 19:49:46     72s] 
[08/27 19:49:46     72s] *** Memory Usage v#1 (Current mem = 1236.734M, initial mem = 273.906M) ***
[08/27 19:49:46     72s] *info: set bottom ioPad orient R0
[08/27 19:49:46     72s] Initializing I/O assignment ...
[08/27 19:49:46     72s] Adjusting Core to Bottom to: 40.0800.
[08/27 19:49:46     72s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:49:46     72s] Type 'man IMPFP-3961' for more detail.
[08/27 19:49:46     72s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 19:49:46     72s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:49:46     72s] Set Default Net Delay as 1000 ps.
[08/27 19:49:46     72s] Set Default Net Load as 0.5 pF. 
[08/27 19:49:46     72s] Set Default Input Pin Transition as 0.1 ps.
[08/27 19:49:47     73s] Extraction setup Started 
[08/27 19:49:47     73s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/27 19:49:47     73s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/27 19:49:47     73s] Type 'man IMPEXT-2773' for more detail.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:49:47     73s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:49:47     73s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:49:47     73s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:49:47     73s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:49:47     73s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:49:47     73s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:49:47     73s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:49:47     73s] Summary of Active RC-Corners : 
[08/27 19:49:47     73s]  
[08/27 19:49:47     73s]  Analysis View: func_view_wc
[08/27 19:49:47     73s]     RC-Corner Name        : default_rc_corner
[08/27 19:49:47     73s]     RC-Corner Index       : 0
[08/27 19:49:47     73s]     RC-Corner Temperature : 25 Celsius
[08/27 19:49:47     73s]     RC-Corner Cap Table   : ''
[08/27 19:49:47     73s]     RC-Corner PreRoute Res Factor         : 1
[08/27 19:49:47     73s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 19:49:47     73s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 19:49:47     73s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 19:49:47     73s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 19:49:47     73s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 19:49:47     73s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 19:49:47     73s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 19:49:47     73s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 19:49:47     73s]  
[08/27 19:49:47     73s]  Analysis View: func_view_bc
[08/27 19:49:47     73s]     RC-Corner Name        : default_rc_corner
[08/27 19:49:47     73s]     RC-Corner Index       : 0
[08/27 19:49:47     73s]     RC-Corner Temperature : 25 Celsius
[08/27 19:49:47     73s]     RC-Corner Cap Table   : ''
[08/27 19:49:47     73s]     RC-Corner PreRoute Res Factor         : 1
[08/27 19:49:47     73s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 19:49:47     73s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 19:49:47     73s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 19:49:47     73s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 19:49:47     73s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 19:49:47     73s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 19:49:47     73s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 19:49:47     73s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 19:49:47     73s] LayerId::1 widthSet size::1
[08/27 19:49:47     73s] LayerId::2 widthSet size::1
[08/27 19:49:47     73s] LayerId::3 widthSet size::1
[08/27 19:49:47     73s] LayerId::4 widthSet size::1
[08/27 19:49:47     73s] LayerId::5 widthSet size::1
[08/27 19:49:47     73s] LayerId::6 widthSet size::1
[08/27 19:49:47     73s] LayerId::7 widthSet size::1
[08/27 19:49:47     73s] Updating RC grid for preRoute extraction ...
[08/27 19:49:47     73s] Initializing multi-corner resistance tables ...
[08/27 19:49:47     73s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 19:49:47     73s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/27 19:49:47     73s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/27 19:49:47     73s] *Info: initialize multi-corner CTS.
[08/27 19:49:47     73s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=944.7M, current mem=944.7M)
[08/27 19:49:47     73s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 19:49:47     73s] Current (total cpu=0:01:14, real=0:02:06, peak res=1386.6M, current mem=1171.9M)
[08/27 19:49:47     73s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 19:49:47     73s] 
[08/27 19:49:47     73s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 19:49:47     73s] 
[08/27 19:49:47     73s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 19:49:47     73s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1197.2M, current mem=1197.2M)
[08/27 19:49:47     73s] Current (total cpu=0:01:14, real=0:02:06, peak res=1386.6M, current mem=1197.2M)
[08/27 19:49:47     73s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 19:49:47     74s] Current (total cpu=0:01:14, real=0:02:06, peak res=1386.6M, current mem=1197.2M)
[08/27 19:49:47     74s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 19:49:47     74s] 
[08/27 19:49:47     74s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 19:49:47     74s] 
[08/27 19:49:47     74s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 19:49:47     74s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.6M, current mem=1197.6M)
[08/27 19:49:47     74s] Current (total cpu=0:01:14, real=0:02:06, peak res=1386.6M, current mem=1197.6M)
[08/27 19:49:47     74s] Creating Cell Server ...(0, 1, 1, 1)
[08/27 19:49:47     74s] Summary for sequential cells identification: 
[08/27 19:49:47     74s]   Identified SBFF number: 3
[08/27 19:49:47     74s]   Identified MBFF number: 0
[08/27 19:49:47     74s]   Identified SB Latch number: 0
[08/27 19:49:47     74s]   Identified MB Latch number: 0
[08/27 19:49:47     74s]   Not identified SBFF number: 0
[08/27 19:49:47     74s]   Not identified MBFF number: 0
[08/27 19:49:47     74s]   Not identified SB Latch number: 0
[08/27 19:49:47     74s]   Not identified MB Latch number: 0
[08/27 19:49:47     74s]   Number of sequential cells which are not FFs: 7
[08/27 19:49:47     74s] Total number of combinational cells: 62
[08/27 19:49:47     74s] Total number of sequential cells: 10
[08/27 19:49:47     74s] Total number of tristate cells: 6
[08/27 19:49:47     74s] Total number of level shifter cells: 0
[08/27 19:49:47     74s] Total number of power gating cells: 0
[08/27 19:49:47     74s] Total number of isolation cells: 0
[08/27 19:49:47     74s] Total number of power switch cells: 0
[08/27 19:49:47     74s] Total number of pulse generator cells: 0
[08/27 19:49:47     74s] Total number of always on buffers: 0
[08/27 19:49:47     74s] Total number of retention cells: 0
[08/27 19:49:47     74s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/27 19:49:47     74s] Total number of usable buffers: 5
[08/27 19:49:47     74s] List of unusable buffers:
[08/27 19:49:47     74s] Total number of unusable buffers: 0
[08/27 19:49:47     74s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/27 19:49:47     74s] Total number of usable inverters: 5
[08/27 19:49:47     74s] List of unusable inverters:
[08/27 19:49:47     74s] Total number of unusable inverters: 0
[08/27 19:49:47     74s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/27 19:49:47     74s] Total number of identified usable delay cells: 3
[08/27 19:49:47     74s] List of identified unusable delay cells:
[08/27 19:49:47     74s] Total number of identified unusable delay cells: 0
[08/27 19:49:47     74s] Creating Cell Server, finished. 
[08/27 19:49:47     74s] 
[08/27 19:49:47     74s] Deleting Cell Server ...
[08/27 19:49:47     74s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1198.2M, current mem=1198.2M)
[08/27 19:49:47     74s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 19:49:47     74s] Summary for sequential cells identification: 
[08/27 19:49:47     74s]   Identified SBFF number: 3
[08/27 19:49:47     74s]   Identified MBFF number: 0
[08/27 19:49:47     74s]   Identified SB Latch number: 0
[08/27 19:49:47     74s]   Identified MB Latch number: 0
[08/27 19:49:47     74s]   Not identified SBFF number: 0
[08/27 19:49:47     74s]   Not identified MBFF number: 0
[08/27 19:49:47     74s]   Not identified SB Latch number: 0
[08/27 19:49:47     74s]   Not identified MB Latch number: 0
[08/27 19:49:47     74s]   Number of sequential cells which are not FFs: 7
[08/27 19:49:47     74s]  Visiting view : func_view_wc
[08/27 19:49:47     74s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 19:49:47     74s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 19:49:47     74s]  Visiting view : func_view_bc
[08/27 19:49:47     74s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 19:49:47     74s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 19:49:47     74s]  Setting StdDelay to 37.70
[08/27 19:49:47     74s] Creating Cell Server, finished. 
[08/27 19:49:47     74s] 
[08/27 19:49:47     74s] 
[08/27 19:49:47     74s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:49:47     74s] Severity  ID               Count  Summary                                  
[08/27 19:49:47     74s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/27 19:49:47     74s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/27 19:49:47     74s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 19:49:47     74s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 19:49:47     74s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/27 19:49:47     74s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/27 19:49:47     74s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/27 19:49:47     74s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/27 19:49:47     74s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/27 19:49:47     74s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/27 19:49:47     74s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 19:49:47     74s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/27 19:49:47     74s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/27 19:49:47     74s] *** Message Summary: 497 warning(s), 0 error(s)
[08/27 19:49:47     74s] 
[08/27 19:49:47     74s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 120 120 120 120
[08/27 19:49:47     74s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 120.120000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:49:47     74s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 120.120000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:49:47     74s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:49:47     74s] Type 'man IMPFP-3961' for more detail.
[08/27 19:49:48     74s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 19:49:48     74s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:49:48     74s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/27 19:49:48     74s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/27 19:49:48     74s] #% Begin save design ... (date=08/27 19:49:48, mem=1198.4M)
[08/27 19:49:48     74s] % Begin Save ccopt configuration ... (date=08/27 19:49:48, mem=1198.4M)
[08/27 19:49:48     74s] % End Save ccopt configuration ... (date=08/27 19:49:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1198.4M, current mem=1198.4M)
[08/27 19:49:48     74s] % Begin Save netlist data ... (date=08/27 19:49:48, mem=1198.4M)
[08/27 19:49:48     74s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:49:48     74s] % End Save netlist data ... (date=08/27 19:49:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1199.2M, current mem=1199.2M)
[08/27 19:49:48     74s] Saving symbol-table file in separate thread ...
[08/27 19:49:48     74s] Saving congestion map file in separate thread ...
[08/27 19:49:48     74s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:49:48     74s] % Begin Save AAE data ... (date=08/27 19:49:48, mem=1199.7M)
[08/27 19:49:48     74s] Saving AAE Data ...
[08/27 19:49:48     74s] AAE DB initialization (MEM=1465.79 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 19:49:48     74s] % End Save AAE data ... (date=08/27 19:49:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1205.6M, current mem=1205.6M)
[08/27 19:49:48     74s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:49:48     74s] Saving mode setting ...
[08/27 19:49:48     74s] Saving global file ...
[08/27 19:49:48     74s] Saving Drc markers ...
[08/27 19:49:48     74s] ... No Drc file written since there is no markers found.
[08/27 19:49:48     74s] % Begin Save routing data ... (date=08/27 19:49:48, mem=1206.2M)
[08/27 19:49:48     74s] Saving route file ...
[08/27 19:49:48     74s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1466.3M) ***
[08/27 19:49:48     74s] % End Save routing data ... (date=08/27 19:49:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1206.6M, current mem=1206.6M)
[08/27 19:49:48     74s] Saving special route data file in separate thread ...
[08/27 19:49:48     74s] Saving PG Conn data in separate thread ...
[08/27 19:49:48     74s] Saving placement file in separate thread ...
[08/27 19:49:48     74s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:49:48     74s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:49:48     74s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:49:48     74s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:49:48     74s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1481.3M) ***
[08/27 19:49:48     74s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:49:48     74s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/27 19:49:48     74s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1481.3M) ***
[08/27 19:49:48     74s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:49:48     74s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:49:48     74s] % Begin Save power constraints data ... (date=08/27 19:49:48, mem=1207.1M)
[08/27 19:49:48     74s] % End Save power constraints data ... (date=08/27 19:49:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1207.1M, current mem=1207.1M)
[08/27 19:49:54     79s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/27 19:49:54     79s] #% End save design ... (date=08/27 19:49:54, total cpu=0:00:05.0, real=0:00:06.0, peak res=1208.2M, current mem=1208.2M)
[08/27 19:49:54     79s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/27 19:49:54     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:1463.4M
[08/27 19:49:54     79s] All LLGs are deleted
[08/27 19:49:54     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1468.4M
[08/27 19:49:54     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1468.4M
[08/27 19:49:54     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1469.4M
[08/27 19:49:54     79s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1469.4M
[08/27 19:49:54     79s] Core basic site is CoreSite
[08/27 19:49:54     79s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:49:54     79s] SiteArray: non-trimmed site array dimensions = 327 x 2584
[08/27 19:49:54     79s] SiteArray: use 3,686,400 bytes
[08/27 19:49:54     79s] SiteArray: current memory after site array memory allocation 1468.6M
[08/27 19:49:54     79s] SiteArray: FP blocked sites are writable
[08/27 19:49:54     79s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:49:54     79s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1468.6M
[08/27 19:49:54     79s] Process 0 wires and vias for routing blockage analysis
[08/27 19:49:54     79s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.032, REAL:0.022, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.042, MEM:1469.6M
[08/27 19:49:54     79s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1469.6MB).
[08/27 19:49:54     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.119, REAL:0.111, MEM:1469.6M
[08/27 19:49:54     79s] *info: running library checker ... with 4 cpus
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] *info: total 81 cells checked.
[08/27 19:49:54     79s] [check_library] saving report file "check_library.rpt" ... 
[08/27 19:49:54     79s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/27 19:49:54     79s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1469.6M
[08/27 19:49:54     79s] All LLGs are deleted
[08/27 19:49:54     79s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1469.6M
[08/27 19:49:54     79s] [CPU] check_library (cpu=0:00:00.2, real=0:00:00.0, mem=1469.6MB) @(0:01:19 - 0:01:19).
[08/27 19:49:54     79s] <CMD> deleteRow -all
[08/27 19:49:54     79s] <CMD> initCoreRow
[08/27 19:49:54     79s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:49:54     79s] Type 'man IMPFP-3961' for more detail.
[08/27 19:49:54     79s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:49:54     79s] Type 'man IMPFP-3961' for more detail.
[08/27 19:49:54     79s] <CMD> cutRow
[08/27 19:49:54     79s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/27 19:49:54     79s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:49:54     79s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/27 19:49:54     79s] Checking routing tracks.....
[08/27 19:49:54     79s] Checking other grids.....
[08/27 19:49:54     79s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 19:49:54     79s] Checking core/die box is on Grid.....
[08/27 19:49:54     79s] **WARN: (IMPFP-7238):	CORE's corner: (300.0000000000 , 300.1200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:49:54     79s] **WARN: (IMPFP-7238):	CORE's corner: (1540.3200000000 , 1539.9000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:49:54     79s] Checking snap rule ......
[08/27 19:49:54     79s] Checking Row is on grid......
[08/27 19:49:54     79s] Checking AreaIO row.....
[08/27 19:49:54     79s] Checking row out of die ...
[08/27 19:49:54     79s] Checking routing blockage.....
[08/27 19:49:54     79s] Checking components.....
[08/27 19:49:54     79s] Checking IO Pads out of die...
[08/27 19:49:54     79s] Checking constraints (guide/region/fence).....
[08/27 19:49:54     79s] Checking groups.....
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] Checking Preroutes.....
[08/27 19:49:54     79s] No. of regular pre-routes not on tracks : 0 
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] Reporting Utilizations.....
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] Core utilization  = 49.457911
[08/27 19:49:54     79s] Effective Utilizations
[08/27 19:49:54     79s] Extracting standard cell pins and blockage ...... 
[08/27 19:49:54     79s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 19:49:54     79s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 19:49:54     79s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 19:49:54     79s] Type 'man IMPTR-2108' for more detail.
[08/27 19:49:54     79s]  As a result, your trialRoute congestion could be incorrect.
[08/27 19:49:54     79s] Pin and blockage extraction finished
[08/27 19:49:54     79s] Extracting macro/IO cell pins and blockage ...... 
[08/27 19:49:54     79s] Pin and blockage extraction finished
[08/27 19:49:54     79s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1469.6M
[08/27 19:49:54     79s] Core basic site is CoreSite
[08/27 19:49:54     79s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:49:54     79s] Fast DP-INIT is on for default
[08/27 19:49:54     79s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:49:54     79s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.033, REAL:0.025, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.043, REAL:0.035, MEM:1469.6M
[08/27 19:49:54     79s] Average module density = 0.496.
[08/27 19:49:54     79s] Density for the design = 0.496.
[08/27 19:49:54     79s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 844968 sites (1533110 um^2).
[08/27 19:49:54     79s] Pin Density = 0.1545.
[08/27 19:49:54     79s]             = total # of pins 130541 / total area 844968.
[08/27 19:49:54     79s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1469.6M
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:49:54     79s] Severity  ID               Count  Summary                                  
[08/27 19:49:54     79s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 19:49:54     79s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 19:49:54     79s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 19:49:54     79s] *** Message Summary: 4 warning(s), 0 error(s)
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 415.06}
[08/27 19:49:54     79s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 550.84}
[08/27 19:49:54     79s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/27 19:49:54     79s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/27 19:49:54     79s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/27 19:49:54     79s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/27 19:49:54     79s] OPERPROF: Starting checkPlace at level 1, MEM:1469.6M
[08/27 19:49:54     79s] All LLGs are deleted
[08/27 19:49:54     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1469.6M
[08/27 19:49:54     79s] Core basic site is CoreSite
[08/27 19:49:54     79s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:49:54     79s] SiteArray: non-trimmed site array dimensions = 327 x 2584
[08/27 19:49:54     79s] SiteArray: use 3,686,400 bytes
[08/27 19:49:54     79s] SiteArray: current memory after site array memory allocation 1469.6M
[08/27 19:49:54     79s] SiteArray: FP blocked sites are writable
[08/27 19:49:54     79s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:49:54     79s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1469.6M
[08/27 19:49:54     79s] Process 0 wires and vias for routing blockage analysis
[08/27 19:49:54     79s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.027, REAL:0.020, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.025, MEM:1469.6M
[08/27 19:49:54     79s] Begin checking placement ... (start mem=1469.6M, init mem=1469.6M)
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] Running CheckPlace using 4 threads!...
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] ...checkPlace MT is done!
[08/27 19:49:54     79s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.005, REAL:0.005, MEM:1469.6M
[08/27 19:49:54     79s] *info: Recommended don't use cell = 0           
[08/27 19:49:54     79s] *info: Placed = 2              (Fixed = 2)
[08/27 19:49:54     79s] *info: Unplaced = 34132       
[08/27 19:49:54     79s] Placement Density:43.90%(574165/1307947)
[08/27 19:49:54     79s] Placement Density (including fixed std cells):43.90%(574165/1307947)
[08/27 19:49:54     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1469.6M
[08/27 19:49:54     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1469.6M
[08/27 19:49:54     79s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1469.6M)
[08/27 19:49:54     79s] OPERPROF: Finished checkPlace at level 1, CPU:0.108, REAL:0.102, MEM:1469.6M
[08/27 19:49:54     79s] ############################################################################
[08/27 19:49:54     79s] # Innovus Netlist Design Rule Check
[08/27 19:49:54     79s] # Wed Aug 27 19:49:54 2025

[08/27 19:49:54     79s] ############################################################################
[08/27 19:49:54     79s] Design: croc_chip
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] ------ Design Summary:
[08/27 19:49:54     79s] Total Standard Cell Number   (cells) : 34132
[08/27 19:49:54     79s] Total Block Cell Number      (cells) : 2
[08/27 19:49:54     79s] Total I/O Pad Cell Number    (cells) : 64
[08/27 19:49:54     79s] Total Standard Cell Area     ( um^2) : 574165.07
[08/27 19:49:54     79s] Total Block Cell Area        ( um^2) : 186361.07
[08/27 19:49:54     79s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] ------ Design Statistics:
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] Number of Instances            : 34198
[08/27 19:49:54     79s] Number of Non-uniquified Insts : 34197
[08/27 19:49:54     79s] Number of Nets                 : 40173
[08/27 19:49:54     79s] Average number of Pins per Net : 3.25
[08/27 19:49:54     79s] Maximum number of Pins in Net  : 5002
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] ------ I/O Port summary
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] Number of Primary I/O Ports    : 48
[08/27 19:49:54     79s] Number of Input Ports          : 9
[08/27 19:49:54     79s] Number of Output Ports         : 7
[08/27 19:49:54     79s] Number of Bidirectional Ports  : 32
[08/27 19:49:54     79s] Number of Power/Ground Ports   : 0
[08/27 19:49:54     79s] Number of Floating Ports                     *: 0
[08/27 19:49:54     79s] Number of Ports Connected to Multiple Pads   *: 0
[08/27 19:49:54     79s] Number of Ports Connected to Core Instances   : 0
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] ------ Design Rule Checking:
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] Number of Output Pins connect to Power/Ground *: 0
[08/27 19:49:54     79s] Number of Insts with Input Pins tied together ?: 100
[08/27 19:49:54     79s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/27 19:49:54     79s] Number of Input/InOut Floating Pins            : 0
[08/27 19:49:54     79s] Number of Output Floating Pins                 : 0
[08/27 19:49:54     79s] Number of Output Term Marked TieHi/Lo         *: 0
[08/27 19:49:54     79s] 
[08/27 19:49:54     79s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/27 19:49:54     79s] Number of nets with tri-state drivers          : 32
[08/27 19:49:54     79s] Number of nets with parallel drivers           : 0
[08/27 19:49:54     79s] Number of nets with multiple drivers           : 0
[08/27 19:49:54     79s] Number of nets with no driver (No FanIn)       : 0
[08/27 19:49:54     79s] Number of Output Floating nets (No FanOut)     : 5291
[08/27 19:49:54     79s] Number of High Fanout nets (>50)               : 10
[08/27 19:49:54     79s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/27 19:49:54     79s] Checking for any assigns in the netlist...
[08/27 19:49:54     79s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/27 19:49:54     79s]   csr_pmp_cfg_o_0_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_1_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_2_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_3_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_4_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_5_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_6_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_7_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_8_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_9_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_10_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_11_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_12_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_13_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_14_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_15_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_16_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_17_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_18_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_19_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_20_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_21_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_22_ _3288_
[08/27 19:49:54     79s]   csr_pmp_cfg_o_23_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_0_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_1_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_2_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_3_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_4_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_5_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_6_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_7_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_8_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_9_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_10_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_11_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_12_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_13_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_14_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_15_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_16_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_17_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_18_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_19_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_20_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_21_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_22_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_23_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_24_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_25_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_26_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_27_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_28_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_29_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_30_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_31_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_32_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_33_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_34_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_35_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_36_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_37_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_38_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_39_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_40_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_41_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_42_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_43_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_44_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_45_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_46_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_47_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_48_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_49_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_50_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_51_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_52_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_53_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_54_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_55_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_56_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_57_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_58_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_59_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_60_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_61_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_62_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_63_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_64_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_65_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_66_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_67_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_68_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_69_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_70_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_71_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_72_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_73_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_74_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_75_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_76_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_77_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_78_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_79_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_80_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_81_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_82_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_83_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_84_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_85_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_86_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_87_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_88_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_89_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_90_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_91_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_92_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_93_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_94_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_95_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_96_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_97_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_98_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_99_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_100_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_101_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_102_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_103_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_104_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_105_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_106_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_107_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_108_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_109_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_110_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_111_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_112_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_113_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_114_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_115_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_116_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_117_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_118_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_119_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_120_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_121_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_122_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_123_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_124_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_125_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_126_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_127_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_128_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_129_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_130_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_131_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_132_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_133_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_134_ _3288_
[08/27 19:49:54     79s]   csr_pmp_addr_o_135_ _3288_
[08/27 19:49:54     79s]   csr_pmp_mseccfg_o_0_ _3288_
[08/27 19:49:54     79s]   csr_pmp_mseccfg_o_1_ _3288_
[08/27 19:49:54     79s]   csr_pmp_mseccfg_o_2_ _3288_
[08/27 19:49:54     79s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/27 19:49:54     79s]   data_addr_o_0_ _4950_
[08/27 19:49:54     79s]   data_addr_o_1_ _4950_
[08/27 19:49:54     79s]   instr_addr_o_0_ _4950_
[08/27 19:49:54     79s]   instr_addr_o_1_ _4950_
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 19:49:54     79s]   data_o_1_ async_data_i_1_
[08/27 19:49:54     79s]   data_o_0_ async_data_i_0_
[08/27 19:49:54     79s]   ack_dst_q async_ack_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 19:49:54     79s]   req_src_q async_req_o
[08/27 19:49:54     79s]   data_src_q_1_ async_data_o_1_
[08/27 19:49:54     79s]   data_src_q_0_ async_data_o_0_
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 19:49:54     79s]   ack_dst_q async_ack_o
[08/27 19:49:54     79s]   data_o_0_ async_data_i_0_
[08/27 19:49:54     79s]   data_o_1_ async_data_i_1_
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 19:49:54     79s]   req_src_q async_req_o
[08/27 19:49:54     79s]   data_src_q_1_ async_data_o_1_
[08/27 19:49:54     79s]   data_src_q_0_ async_data_o_0_
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/27 19:49:54     79s]   reg_q_2_ serial_o
[08/27 19:49:54     79s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/27 19:49:54     79s]   data_dst_q_9_ data_o_9_
[08/27 19:49:54     79s]   data_dst_q_8_ data_o_8_
[08/27 19:49:54     79s]   data_dst_q_7_ data_o_7_
[08/27 19:49:54     79s]   data_dst_q_6_ data_o_6_
[08/27 19:49:54     79s]   data_dst_q_5_ data_o_5_
[08/27 19:49:54     79s]   data_dst_q_4_ data_o_4_
[08/27 19:49:54     79s]   data_dst_q_40_ data_o_40_
[08/27 19:49:54     79s]   data_dst_q_3_ data_o_3_
[08/27 19:49:54     79s]   data_dst_q_39_ data_o_39_
[08/27 19:49:54     79s]   data_dst_q_38_ data_o_38_
[08/27 19:49:54     79s]   data_dst_q_37_ data_o_37_
[08/27 19:49:54     79s]   data_dst_q_36_ data_o_36_
[08/27 19:49:54     79s]   data_dst_q_35_ data_o_35_
[08/27 19:49:54     79s]   data_dst_q_34_ data_o_34_
[08/27 19:49:54     79s]   data_dst_q_33_ data_o_33_
[08/27 19:49:54     79s]   data_dst_q_32_ data_o_32_
[08/27 19:49:54     79s]   data_dst_q_31_ data_o_31_
[08/27 19:49:54     79s]   data_dst_q_30_ data_o_30_
[08/27 19:49:54     79s]   data_dst_q_2_ data_o_2_
[08/27 19:49:54     79s]   data_dst_q_29_ data_o_29_
[08/27 19:49:54     79s]   data_dst_q_28_ data_o_28_
[08/27 19:49:54     79s]   data_dst_q_27_ data_o_27_
[08/27 19:49:54     79s]   data_dst_q_26_ data_o_26_
[08/27 19:49:54     79s]   data_dst_q_25_ data_o_25_
[08/27 19:49:54     79s]   data_dst_q_24_ data_o_24_
[08/27 19:49:54     79s]   data_dst_q_23_ data_o_23_
[08/27 19:49:54     79s]   data_dst_q_22_ data_o_22_
[08/27 19:49:54     79s]   data_dst_q_21_ data_o_21_
[08/27 19:49:54     79s]   data_dst_q_20_ data_o_20_
[08/27 19:49:54     79s]   data_dst_q_1_ data_o_1_
[08/27 19:49:54     79s]   data_dst_q_19_ data_o_19_
[08/27 19:49:54     79s]   data_dst_q_18_ data_o_18_
[08/27 19:49:54     79s]   data_dst_q_17_ data_o_17_
[08/27 19:49:54     79s]   data_dst_q_16_ data_o_16_
[08/27 19:49:54     79s]   data_dst_q_15_ data_o_15_
[08/27 19:49:54     79s]   data_dst_q_14_ data_o_14_
[08/27 19:49:54     79s]   data_dst_q_13_ data_o_13_
[08/27 19:49:54     79s]   data_dst_q_12_ data_o_12_
[08/27 19:49:54     79s]   data_dst_q_11_ data_o_11_
[08/27 19:49:54     79s]   data_dst_q_10_ data_o_10_
[08/27 19:49:54     79s]   data_dst_q_0_ data_o_0_
[08/27 19:49:54     79s]   ack_dst_q async_ack_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/27 19:49:54     79s]   reg_q_2_ serial_o
[08/27 19:49:54     79s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/27 19:49:54     79s]   req_src_q async_req_o
[08/27 19:49:54     79s]   data_src_q_9_ async_data_o_9_
[08/27 19:49:54     79s]   data_src_q_8_ async_data_o_8_
[08/27 19:49:54     79s]   data_src_q_7_ async_data_o_7_
[08/27 19:49:54     79s]   data_src_q_6_ async_data_o_6_
[08/27 19:49:54     79s]   data_src_q_5_ async_data_o_5_
[08/27 19:49:54     79s]   data_src_q_4_ async_data_o_4_
[08/27 19:49:54     79s]   data_src_q_40_ async_data_o_40_
[08/27 19:49:54     79s]   data_src_q_3_ async_data_o_3_
[08/27 19:49:54     79s]   data_src_q_39_ async_data_o_39_
[08/27 19:49:54     79s]   data_src_q_38_ async_data_o_38_
[08/27 19:49:54     79s]   data_src_q_37_ async_data_o_37_
[08/27 19:49:54     79s]   data_src_q_36_ async_data_o_36_
[08/27 19:49:54     79s]   data_src_q_35_ async_data_o_35_
[08/27 19:49:54     79s]   data_src_q_34_ async_data_o_34_
[08/27 19:49:54     79s]   data_src_q_33_ async_data_o_33_
[08/27 19:49:54     79s]   data_src_q_32_ async_data_o_32_
[08/27 19:49:54     79s]   data_src_q_31_ async_data_o_31_
[08/27 19:49:54     79s]   data_src_q_30_ async_data_o_30_
[08/27 19:49:54     79s]   data_src_q_2_ async_data_o_2_
[08/27 19:49:54     79s]   data_src_q_29_ async_data_o_29_
[08/27 19:49:54     79s]   data_src_q_28_ async_data_o_28_
[08/27 19:49:54     79s]   data_src_q_27_ async_data_o_27_
[08/27 19:49:54     79s]   data_src_q_26_ async_data_o_26_
[08/27 19:49:54     79s]   data_src_q_25_ async_data_o_25_
[08/27 19:49:54     79s]   data_src_q_24_ async_data_o_24_
[08/27 19:49:54     79s]   data_src_q_23_ async_data_o_23_
[08/27 19:49:54     79s]   data_src_q_22_ async_data_o_22_
[08/27 19:49:54     79s]   data_src_q_21_ async_data_o_21_
[08/27 19:49:54     79s]   data_src_q_20_ async_data_o_20_
[08/27 19:49:54     79s]   data_src_q_1_ async_data_o_1_
[08/27 19:49:54     79s]   data_src_q_19_ async_data_o_19_
[08/27 19:49:54     79s]   data_src_q_18_ async_data_o_18_
[08/27 19:49:54     79s]   data_src_q_17_ async_data_o_17_
[08/27 19:49:54     79s]   data_src_q_16_ async_data_o_16_
[08/27 19:49:54     79s]   data_src_q_15_ async_data_o_15_
[08/27 19:49:54     79s]   data_src_q_14_ async_data_o_14_
[08/27 19:49:54     79s]   data_src_q_13_ async_data_o_13_
[08/27 19:49:54     79s]   data_src_q_12_ async_data_o_12_
[08/27 19:49:54     79s]   data_src_q_11_ async_data_o_11_
[08/27 19:49:54     79s]   data_src_q_10_ async_data_o_10_
[08/27 19:49:54     79s]   data_src_q_0_ async_data_o_0_
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 19:49:54     79s]   data_o_1_ async_data_i_1_
[08/27 19:49:54     79s]   data_o_0_ async_data_i_0_
[08/27 19:49:54     79s]   ack_dst_q async_ack_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 19:49:54     79s]   req_src_q async_req_o
[08/27 19:49:54     79s]   data_src_q_1_ async_data_o_1_
[08/27 19:49:54     79s]   data_src_q_0_ async_data_o_0_
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 19:49:54     79s]   data_o_1_ async_data_i_1_
[08/27 19:49:54     79s]   data_o_0_ async_data_i_0_
[08/27 19:49:54     79s]   ack_dst_q async_ack_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 19:49:54     79s]   req_src_q async_req_o
[08/27 19:49:54     79s]   data_src_q_1_ async_data_o_1_
[08/27 19:49:54     79s]   data_src_q_0_ async_data_o_0_
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/27 19:49:54     79s]   reg_q_2_ serial_o
[08/27 19:49:54     79s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/27 19:49:54     79s]   data_dst_q_9_ data_o_9_
[08/27 19:49:54     79s]   data_dst_q_8_ data_o_8_
[08/27 19:49:54     79s]   data_dst_q_7_ data_o_7_
[08/27 19:49:54     79s]   data_dst_q_6_ data_o_6_
[08/27 19:49:54     79s]   data_dst_q_5_ data_o_5_
[08/27 19:49:54     79s]   data_dst_q_4_ data_o_4_
[08/27 19:49:54     79s]   data_dst_q_3_ data_o_3_
[08/27 19:49:54     79s]   data_dst_q_33_ data_o_33_
[08/27 19:49:54     79s]   data_dst_q_32_ data_o_32_
[08/27 19:49:54     79s]   data_dst_q_31_ data_o_31_
[08/27 19:49:54     79s]   data_dst_q_30_ data_o_30_
[08/27 19:49:54     79s]   data_dst_q_2_ data_o_2_
[08/27 19:49:54     79s]   data_dst_q_29_ data_o_29_
[08/27 19:49:54     79s]   data_dst_q_28_ data_o_28_
[08/27 19:49:54     79s]   data_dst_q_27_ data_o_27_
[08/27 19:49:54     79s]   data_dst_q_26_ data_o_26_
[08/27 19:49:54     79s]   data_dst_q_25_ data_o_25_
[08/27 19:49:54     79s]   data_dst_q_24_ data_o_24_
[08/27 19:49:54     79s]   data_dst_q_23_ data_o_23_
[08/27 19:49:54     79s]   data_dst_q_22_ data_o_22_
[08/27 19:49:54     79s]   data_dst_q_21_ data_o_21_
[08/27 19:49:54     79s]   data_dst_q_20_ data_o_20_
[08/27 19:49:54     79s]   data_dst_q_1_ data_o_1_
[08/27 19:49:54     79s]   data_dst_q_19_ data_o_19_
[08/27 19:49:54     79s]   data_dst_q_18_ data_o_18_
[08/27 19:49:54     79s]   data_dst_q_17_ data_o_17_
[08/27 19:49:54     79s]   data_dst_q_16_ data_o_16_
[08/27 19:49:54     79s]   data_dst_q_15_ data_o_15_
[08/27 19:49:54     79s]   data_dst_q_14_ data_o_14_
[08/27 19:49:54     79s]   data_dst_q_13_ data_o_13_
[08/27 19:49:54     79s]   data_dst_q_12_ data_o_12_
[08/27 19:49:54     79s]   data_dst_q_11_ data_o_11_
[08/27 19:49:54     79s]   data_dst_q_10_ data_o_10_
[08/27 19:49:54     79s]   data_dst_q_0_ data_o_0_
[08/27 19:49:54     79s]   ack_dst_q async_ack_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/27 19:49:54     79s]   reg_q_2_ serial_o
[08/27 19:49:54     79s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/27 19:49:54     79s]   req_src_q async_req_o
[08/27 19:49:54     79s]   data_src_q_9_ async_data_o_9_
[08/27 19:49:54     79s]   data_src_q_8_ async_data_o_8_
[08/27 19:49:54     79s]   data_src_q_7_ async_data_o_7_
[08/27 19:49:54     79s]   data_src_q_6_ async_data_o_6_
[08/27 19:49:54     79s]   data_src_q_5_ async_data_o_5_
[08/27 19:49:54     79s]   data_src_q_4_ async_data_o_4_
[08/27 19:49:54     79s]   data_src_q_3_ async_data_o_3_
[08/27 19:49:54     79s]   data_src_q_33_ async_data_o_33_
[08/27 19:49:54     79s]   data_src_q_32_ async_data_o_32_
[08/27 19:49:54     79s]   data_src_q_31_ async_data_o_31_
[08/27 19:49:54     79s]   data_src_q_30_ async_data_o_30_
[08/27 19:49:54     79s]   data_src_q_2_ async_data_o_2_
[08/27 19:49:54     79s]   data_src_q_29_ async_data_o_29_
[08/27 19:49:54     79s]   data_src_q_28_ async_data_o_28_
[08/27 19:49:54     79s]   data_src_q_27_ async_data_o_27_
[08/27 19:49:54     79s]   data_src_q_26_ async_data_o_26_
[08/27 19:49:54     79s]   data_src_q_25_ async_data_o_25_
[08/27 19:49:54     79s]   data_src_q_24_ async_data_o_24_
[08/27 19:49:54     79s]   data_src_q_23_ async_data_o_23_
[08/27 19:49:54     79s]   data_src_q_22_ async_data_o_22_
[08/27 19:49:54     79s]   data_src_q_21_ async_data_o_21_
[08/27 19:49:54     79s]   data_src_q_20_ async_data_o_20_
[08/27 19:49:54     79s]   data_src_q_1_ async_data_o_1_
[08/27 19:49:54     79s]   data_src_q_19_ async_data_o_19_
[08/27 19:49:54     79s]   data_src_q_18_ async_data_o_18_
[08/27 19:49:54     79s]   data_src_q_17_ async_data_o_17_
[08/27 19:49:54     79s]   data_src_q_16_ async_data_o_16_
[08/27 19:49:54     79s]   data_src_q_15_ async_data_o_15_
[08/27 19:49:54     79s]   data_src_q_14_ async_data_o_14_
[08/27 19:49:54     79s]   data_src_q_13_ async_data_o_13_
[08/27 19:49:54     79s]   data_src_q_12_ async_data_o_12_
[08/27 19:49:54     79s]   data_src_q_11_ async_data_o_11_
[08/27 19:49:54     79s]   data_src_q_10_ async_data_o_10_
[08/27 19:49:54     79s]   data_src_q_0_ async_data_o_0_
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/27 19:49:54     79s]   obi_rsp_o_6_ _0946_
[08/27 19:49:54     79s]   obi_rsp_o_5_ _0946_
[08/27 19:49:54     79s]   obi_rsp_o_2_ _0946_
[08/27 19:49:54     79s]   obi_rsp_o_1_ obi_req_i_0_
[08/27 19:49:54     79s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/27 19:49:54     79s]   reg_rsp_o_0_ _235_
[08/27 19:49:54     79s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/27 19:49:54     79s]   r_opc_o _1470_
[08/27 19:49:54     79s]   gnt_o _1469_
[08/27 19:49:54     79s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/27 19:49:54     79s]   reg_rsp_o_33_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_32_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_1_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_10_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_11_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_12_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_13_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_14_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_15_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_16_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_17_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_18_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_19_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_20_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_21_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_22_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_23_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_24_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_25_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_26_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_27_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_28_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_29_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_30_ _05969_
[08/27 19:49:54     79s]   reg_rsp_o_31_ _05969_
[08/27 19:49:54     79s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/27 19:49:54     79s]   user_sbr_obi_req_o_73_ _3688_
[08/27 19:49:54     79s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/27 19:49:54     79s]   reg_q_1_ serial_o
[08/27 19:49:54     79s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_38_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_34_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_33_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_37_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_36_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_32_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_35_ _40_
[08/27 19:49:54     79s]   interrupts_o_0_ _41_
[08/27 19:49:54     79s]   interrupts_o_1_ _41_
[08/27 19:49:54     79s]   interrupts_o_2_ _41_
[08/27 19:49:54     79s]   interrupts_o_3_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_0_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_1_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_2_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_3_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_4_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_5_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_6_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_7_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_8_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_9_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_10_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_11_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_12_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_13_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_14_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_15_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_16_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_17_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_18_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_19_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_20_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_21_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_22_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_23_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_24_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_25_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_26_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_27_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_28_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_29_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_30_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_31_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_32_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_33_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_34_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_35_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_36_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_37_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_38_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_39_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_40_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_41_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_42_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_43_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_44_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_45_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_46_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_47_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_48_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_49_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_50_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_51_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_52_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_53_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_54_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_55_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_56_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_57_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_58_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_59_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_60_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_61_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_62_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_63_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_64_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_65_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_66_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_67_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_68_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_69_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_70_ _41_
[08/27 19:49:54     79s]   user_mgr_obi_req_o_71_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_2_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_3_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_7_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_8_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_9_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_10_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_11_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_12_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_13_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_14_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_15_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_16_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_17_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_18_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_19_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_20_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_21_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_22_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_23_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_24_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_25_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_26_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_27_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_28_ _41_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_29_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_30_ _40_
[08/27 19:49:54     79s]   user_sbr_obi_rsp_o_31_ _41_
[08/27 19:49:54     80s] Checking routing tracks.....
[08/27 19:49:54     80s] Checking other grids.....
[08/27 19:49:54     80s] Checking routing blockage.....
[08/27 19:49:54     80s] Checking components.....
[08/27 19:49:54     80s] Checking constraints (guide/region/fence).....
[08/27 19:49:54     80s] Checking groups.....
[08/27 19:49:54     80s] Checking Ptn Core Box.....
[08/27 19:49:54     80s] 
[08/27 19:49:54     80s] Checking Preroutes.....
[08/27 19:49:54     80s] No. of regular pre-routes not on tracks : 0 
[08/27 19:49:54     80s]  Design check done.
[08/27 19:49:54     80s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/27 19:49:54     80s] 
[08/27 19:49:54     80s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:49:54     80s] Severity  ID               Count  Summary                                  
[08/27 19:49:54     80s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/27 19:49:54     80s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/27 19:49:54     80s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/27 19:49:54     80s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/27 19:49:54     80s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/27 19:49:54     80s] *** Message Summary: 5 warning(s), 0 error(s)
[08/27 19:49:54     80s] 
[08/27 19:49:54     80s] <CMD> clearGlobalNets
[08/27 19:49:54     80s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/27 19:49:54     80s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/27 19:49:54     80s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/27 19:49:54     80s] <CMD> addEndCap
[08/27 19:49:54     80s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/27 19:49:54     80s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/27 19:49:54     80s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/27 19:49:54     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:1469.6M
[08/27 19:49:54     80s] #spOpts: VtWidth 
[08/27 19:49:54     80s] All LLGs are deleted
[08/27 19:49:54     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1469.6M
[08/27 19:49:54     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1469.6M
[08/27 19:49:54     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1469.6M
[08/27 19:49:54     80s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1469.6M
[08/27 19:49:54     80s] Core basic site is CoreSite
[08/27 19:49:54     80s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:49:55     80s] SiteArray: non-trimmed site array dimensions = 327 x 2584
[08/27 19:49:55     80s] SiteArray: use 3,686,400 bytes
[08/27 19:49:55     80s] SiteArray: current memory after site array memory allocation 1470.6M
[08/27 19:49:55     80s] SiteArray: FP blocked sites are writable
[08/27 19:49:55     80s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:49:55     80s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1470.6M
[08/27 19:49:55     80s] Process 0 wires and vias for routing blockage analysis
[08/27 19:49:55     80s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.001, MEM:1470.6M
[08/27 19:49:55     80s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.029, REAL:0.020, MEM:1470.6M
[08/27 19:49:55     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.029, MEM:1470.6M
[08/27 19:49:55     80s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1470.6MB).
[08/27 19:49:55     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.069, REAL:0.060, MEM:1470.6M
[08/27 19:49:55     80s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1470.6M
[08/27 19:49:55     80s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.009, REAL:0.009, MEM:1470.6M
[08/27 19:49:55     80s] Minimum row-size in sites for endcap insertion = 7.
[08/27 19:49:55     80s] Minimum number of sites for row blockage       = 1.
[08/27 19:49:55     80s] Inserted 401 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 19:49:55     80s] Inserted 401 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 19:49:55     80s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1470.6M
[08/27 19:49:55     80s] For 802 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/27 19:49:55     80s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.001, REAL:0.001, MEM:1470.6M
[08/27 19:49:55     80s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1470.6M
[08/27 19:49:55     80s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1470.6M
[08/27 19:49:55     80s] All LLGs are deleted
[08/27 19:49:55     80s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1470.6M
[08/27 19:49:55     80s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1470.6M
[08/27 19:49:55     80s] <CMD> verifyEndCap
[08/27 19:49:55     80s] 
[08/27 19:49:55     80s] ******Begin verifyEndCap******
[08/27 19:49:55     80s] End edge value: 1
[08/27 19:49:55     80s] Outter corner value: 0
[08/27 19:49:55     80s] Inner corner  value: 0
[08/27 19:49:55     80s] Found no problem.
[08/27 19:49:55     80s] ******End verifyEndCap******
[08/27 19:49:55     80s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/27 19:49:55     80s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/27 19:49:55     80s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/27 19:49:55     80s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/27 19:49:55     80s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/27 19:49:55     80s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/27 19:49:55     80s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{610.07 405.06 1414.55 679.62}}
[08/27 19:49:55     80s] # set corebox [dbget top.fplan.coreBox]
# sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[08/27 19:49:55     80s] #% Begin sroute (date=08/27 19:49:55, mem=1216.2M)
[08/27 19:49:55     80s] *** Begin SPECIAL ROUTE on Wed Aug 27 19:49:55 2025 ***
[08/27 19:49:55     80s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/27 19:49:55     80s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/27 19:49:55     80s] 
[08/27 19:49:55     80s] Begin option processing ...
[08/27 19:49:55     80s] srouteConnectPowerBump set to false
[08/27 19:49:55     80s] routeSelectNet set to "VDD VSS"
[08/27 19:49:55     80s] routeSpecial set to true
[08/27 19:49:55     80s] srouteBlockPin set to "useLef"
[08/27 19:49:55     80s] srouteBottomLayerLimit set to 1
[08/27 19:49:55     80s] srouteBottomTargetLayerLimit set to 1
[08/27 19:49:55     80s] srouteConnectConverterPin set to false
[08/27 19:49:55     80s] srouteConnectPadPin set to false
[08/27 19:49:55     80s] srouteCrossoverViaBottomLayer set to 1
[08/27 19:49:55     80s] srouteCrossoverViaTopLayer set to 7
[08/27 19:49:55     80s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/27 19:49:55     80s] srouteFollowCorePinEnd set to 3
[08/27 19:49:55     80s] srouteFollowPadPin set to false
[08/27 19:49:55     80s] srouteJogControl set to "preferWithChanges differentLayer"
[08/27 19:49:55     80s] sroutePadPinAllPorts set to true
[08/27 19:49:55     80s] sroutePreserveExistingRoutes set to true
[08/27 19:49:55     80s] srouteRoutePowerBarPortOnBothDir set to true
[08/27 19:49:55     80s] srouteStopBlockPin set to "nearestTarget"
[08/27 19:49:55     80s] srouteTopLayerLimit set to 7
[08/27 19:49:55     80s] srouteTopTargetLayerLimit set to 7
[08/27 19:49:55     80s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2350.00 megs.
[08/27 19:49:55     80s] 
[08/27 19:49:55     80s] Reading DB technology information...
[08/27 19:49:55     80s] Finished reading DB technology information.
[08/27 19:49:55     80s] Reading floorplan and netlist information...
[08/27 19:49:55     80s] Finished reading floorplan and netlist information.
[08/27 19:49:55     80s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/27 19:49:55     80s] Read in 89 macros, 57 used
[08/27 19:49:55     80s] Read in 915 components
[08/27 19:49:55     80s]   849 core components: 47 unplaced, 0 placed, 802 fixed
[08/27 19:49:55     80s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/27 19:49:55     80s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/27 19:49:55     80s] Read in 48 logical pins
[08/27 19:49:55     80s] Read in 4 blockages
[08/27 19:49:55     80s] Read in 48 nets
[08/27 19:49:55     80s] Read in 2 special nets
[08/27 19:49:55     80s] Read in 1710 terminals
[08/27 19:49:55     80s] 2 nets selected.
[08/27 19:49:55     80s] 
[08/27 19:49:55     80s] Begin power routing ...
[08/27 19:49:55     80s] CPU time for FollowPin 0 seconds
[08/27 19:49:55     80s] CPU time for FollowPin 0 seconds
[08/27 19:49:55     80s]   Number of Block ports routed: 0  open: 400
[08/27 19:49:55     80s]   Number of Stripe ports routed: 0
[08/27 19:49:55     80s]   Number of Core ports routed: 0  open: 802
[08/27 19:49:55     80s]   Number of Power Bump ports routed: 0
[08/27 19:49:55     80s]   Number of Followpin connections: 401
[08/27 19:49:55     80s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2360.00 megs.
[08/27 19:49:55     80s] 
[08/27 19:49:55     80s] 
[08/27 19:49:55     80s] 
[08/27 19:49:55     80s]  Begin updating DB with routing results ...
[08/27 19:49:55     80s]  Updating DB with 0 via definition ...
[08/27 19:49:55     80s] sroute created 401 wires.
[08/27 19:49:55     80s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/27 19:49:55     80s] +--------+----------------+----------------+
[08/27 19:49:55     80s] |  Layer |     Created    |     Deleted    |
[08/27 19:49:55     80s] +--------+----------------+----------------+
[08/27 19:49:55     80s] | Metal1 |       401      |       NA       |
[08/27 19:49:55     80s] +--------+----------------+----------------+
[08/27 19:49:55     80s] #% End sroute (date=08/27 19:49:55, total cpu=0:00:00.2, real=0:00:00.0, peak res=1217.9M, current mem=1217.9M)
[08/27 19:49:55     80s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 19:49:55     80s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[08/27 19:49:55     80s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{300.0 300.12 1540.32 1539.9}}
[08/27 19:49:55     80s] 
[08/27 19:49:55     80s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {300.000000 300.120000 1540.320000 1539.900000}.
Initialize fgc environment(mem: 1480.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_424' was increased to (1538.939941 817.979980) (1540.319946 822.000000) because cell geometry (1538.939941 821.520020) (1540.319946 822.000000) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_423' was increased to (300.000000 817.979980) (301.380005 822.000000) because cell geometry (300.000000 821.520020) (301.380005 822.000000) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_64' was increased to (608.219971 409.739990) (609.599976 413.760010) because cell geometry (608.219971 413.279999) (609.599976 413.760010) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_63' was increased to (300.000000 409.739990) (301.380005 413.760010) because cell geometry (300.000000 413.279999) (301.380005 413.760010) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_51' was increased to (300.000000 394.619995) (301.380005 398.640015) because cell geometry (300.000000 398.160004) (301.380005 398.640015) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_49' was increased to (300.000000 390.839996) (301.380005 394.859985) because cell geometry (300.000000 394.380005) (301.380005 394.859985) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_47' was increased to (300.000000 387.059998) (301.380005 391.079987) because cell geometry (300.000000 390.600006) (301.380005 391.079987) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_45' was increased to (300.000000 383.279999) (301.380005 387.299988) because cell geometry (300.000000 386.820007) (301.380005 387.299988) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_35' was increased to (300.000000 364.380005) (301.380005 368.399994) because cell geometry (300.000000 367.920013) (301.380005 368.399994) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_33' was increased to (300.000000 360.600006) (301.380005 364.619995) because cell geometry (300.000000 364.140015) (301.380005 364.619995) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_31' was increased to (300.000000 356.820007) (301.380005 360.839996) because cell geometry (300.000000 360.359985) (301.380005 360.839996) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_29' was increased to (300.000000 353.040009) (301.380005 357.059998) because cell geometry (300.000000 356.579987) (301.380005 357.059998) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_27' was increased to (300.000000 349.260010) (301.380005 353.279999) because cell geometry (300.000000 352.799988) (301.380005 353.279999) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_25' was increased to (300.000000 345.480011) (301.380005 349.500000) because cell geometry (300.000000 349.019989) (301.380005 349.500000) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_23' was increased to (300.000000 341.700012) (301.380005 345.720001) because cell geometry (300.000000 345.239990) (301.380005 345.720001) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_21' was increased to (300.000000 337.920013) (301.380005 341.940002) because cell geometry (300.000000 341.459991) (301.380005 341.940002) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_19' was increased to (300.000000 334.140015) (301.380005 338.160004) because cell geometry (300.000000 337.679993) (301.380005 338.160004) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (300.000000 330.359985) (301.380005 334.380005) because cell geometry (300.000000 333.899994) (301.380005 334.380005) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (300.000000 326.579987) (301.380005 330.600006) because cell geometry (300.000000 330.119995) (301.380005 330.600006) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (300.000000 322.799988) (301.380005 326.820007) because cell geometry (300.000000 326.339996) (301.380005 326.820007) was outside the original block boundary.
[08/27 19:49:55     80s] Type 'man IMPPP-133' for more detail.
[08/27 19:49:55     80s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/27 19:49:55     80s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:49:55     80s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:55     80s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:55     80s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:55     80s] Starting stripe generation ...
[08/27 19:49:55     80s] Non-Default Mode Option Settings :
[08/27 19:49:55     80s]   -stapling_nets_style side_to_side
[08/27 19:49:55     80s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:55     80s] Stripe generation is complete.
[08/27 19:49:55     80s] vias are now being generated.
[08/27 19:49:55     80s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:55     80s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:56     80s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:56     81s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:56     81s] addStripe created 376 wires.
[08/27 19:49:56     81s] ViaGen created 46564 vias, deleted 0 via to avoid violation.
[08/27 19:49:56     81s] +--------+----------------+----------------+
[08/27 19:49:56     81s] |  Layer |     Created    |     Deleted    |
[08/27 19:49:56     81s] +--------+----------------+----------------+
[08/27 19:49:56     81s] |  Via1  |      23282     |        0       |
[08/27 19:49:56     81s] |  Via2  |      23282     |        0       |
[08/27 19:49:56     81s] | Metal3 |       376      |       NA       |
[08/27 19:49:56     81s] +--------+----------------+----------------+
[08/27 19:49:56     81s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 19:49:56     81s] -stacked_via_bottom_layer bottomLayer
[08/27 19:49:56     81s] -stacked_via_top_layer topLayer
[08/27 19:49:56     81s] -stapling_nets_style end_to_end
[08/27 19:49:56     81s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[08/27 19:49:56     81s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area $corebox
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area {{300.0 300.12 1540.32 1539.9}}
[08/27 19:49:56     81s] 
[08/27 19:49:56     81s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {300.000000 300.120000 1540.320000 1539.900000}.
Initialize fgc environment(mem: 1480.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:56     81s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:56     81s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:56     81s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:56     81s] Starting stripe generation ...
[08/27 19:49:56     81s] Non-Default Mode Option Settings :
[08/27 19:49:56     81s]   -stapling_nets_style side_to_side
[08/27 19:49:56     81s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:56     81s] Stripe generation is complete.
[08/27 19:49:56     81s] vias are now being generated.
[08/27 19:49:56     81s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:57     81s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:57     81s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:57     81s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:57     81s] addStripe created 98 wires.
[08/27 19:49:57     81s] ViaGen created 5968 vias, deleted 0 via to avoid violation.
[08/27 19:49:57     81s] +--------+----------------+----------------+
[08/27 19:49:57     81s] |  Layer |     Created    |     Deleted    |
[08/27 19:49:57     81s] +--------+----------------+----------------+
[08/27 19:49:57     81s] |  Via3  |      5968      |        0       |
[08/27 19:49:57     81s] | Metal4 |       98       |       NA       |
[08/27 19:49:57     81s] +--------+----------------+----------------+
[08/27 19:49:57     81s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[08/27 19:49:57     81s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{300.0 300.12 1540.32 1539.9}}
[08/27 19:49:57     81s] 
[08/27 19:49:57     81s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {300.000000 300.120000 1540.320000 1539.900000}.
Initialize fgc environment(mem: 1480.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:57     81s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:57     81s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:57     81s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:57     81s] Starting stripe generation ...
[08/27 19:49:57     81s] Non-Default Mode Option Settings :
[08/27 19:49:57     81s]   -stapling_nets_style side_to_side
[08/27 19:49:57     81s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:57     81s] Stripe generation is complete.
[08/27 19:49:57     81s] vias are now being generated.
[08/27 19:49:57     81s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:57     81s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:57     82s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:57     82s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:58     82s] addStripe created 274 wires.
[08/27 19:49:58     82s] ViaGen created 5726 vias, deleted 0 via to avoid violation.
[08/27 19:49:58     82s] +--------+----------------+----------------+
[08/27 19:49:58     82s] |  Layer |     Created    |     Deleted    |
[08/27 19:49:58     82s] +--------+----------------+----------------+
[08/27 19:49:58     82s] |  Via4  |      5726      |        0       |
[08/27 19:49:58     82s] | Metal5 |       274      |       NA       |
[08/27 19:49:58     82s] +--------+----------------+----------------+
[08/27 19:49:58     82s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[08/27 19:49:58     82s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area $corebox
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area {{300.0 300.12 1540.32 1539.9}}
[08/27 19:49:58     82s] 
[08/27 19:49:58     82s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {300.000000 300.120000 1540.320000 1539.900000}.
Initialize fgc environment(mem: 1480.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Starting stripe generation ...
[08/27 19:49:58     82s] Non-Default Mode Option Settings :
[08/27 19:49:58     82s]   -stapling_nets_style side_to_side
[08/27 19:49:58     82s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:58     82s] Stripe generation is complete.
[08/27 19:49:58     82s] vias are now being generated.
[08/27 19:49:58     82s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:58     82s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:58     82s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:58     82s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:58     82s] addStripe created 83 wires.
[08/27 19:49:58     82s] ViaGen created 5917 vias, deleted 0 via to avoid violation.
[08/27 19:49:58     82s] +--------+----------------+----------------+
[08/27 19:49:58     82s] |  Layer |     Created    |     Deleted    |
[08/27 19:49:58     82s] +--------+----------------+----------------+
[08/27 19:49:58     82s] | TopVia1|      5917      |        0       |
[08/27 19:49:58     82s] |TopMetal1|       83       |       NA       |
[08/27 19:49:58     82s] +--------+----------------+----------------+
[08/27 19:49:58     82s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[08/27 19:49:58     82s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area $corebox
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area {{300.0 300.12 1540.32 1539.9}}
[08/27 19:49:58     82s] 
[08/27 19:49:58     82s] Initialize fgc environment(mem: 1480.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Starting stripe generation ...
[08/27 19:49:58     82s] Non-Default Mode Option Settings :
[08/27 19:49:58     82s]   -stapling_nets_style side_to_side
[08/27 19:49:58     82s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/27 19:49:58     82s] Type 'man IMPPP-4055' for more detail.
[08/27 19:49:58     82s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1480.9M)
[08/27 19:49:58     82s] Stripe generation is complete.
[08/27 19:49:58     82s] vias are now being generated.
[08/27 19:49:59     83s] addStripe created 83 wires.
[08/27 19:49:59     83s] ViaGen created 3445 vias, deleted 0 via to avoid violation.
[08/27 19:49:59     83s] +--------+----------------+----------------+
[08/27 19:49:59     83s] |  Layer |     Created    |     Deleted    |
[08/27 19:49:59     83s] +--------+----------------+----------------+
[08/27 19:49:59     83s] | TopVia2|      3445      |        0       |
[08/27 19:49:59     83s] |TopMetal2|       83       |       NA       |
[08/27 19:49:59     83s] +--------+----------------+----------------+
[08/27 19:49:59     83s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[08/27 19:49:59     83s] # set cmd "editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 19:49:59     83s] #% Begin editPowerVia (date=08/27 19:49:59, mem=1223.3M)
[08/27 19:49:59     83s] 
[08/27 19:49:59     83s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:59     83s] ViaGen created 1298 vias, deleted 0 via to avoid violation.
[08/27 19:49:59     83s] +--------+----------------+----------------+
[08/27 19:49:59     83s] |  Layer |     Created    |     Deleted    |
[08/27 19:49:59     83s] +--------+----------------+----------------+
[08/27 19:49:59     83s] |  Via3  |       70       |        0       |
[08/27 19:49:59     83s] |  Via4  |       614      |        0       |
[08/27 19:49:59     83s] | TopVia1|       614      |        0       |
[08/27 19:49:59     83s] +--------+----------------+----------------+
[08/27 19:49:59     83s] #% End editPowerVia (date=08/27 19:49:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=1223.3M, current mem=1222.9M)
[08/27 19:49:59     83s] # set cmd "editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 19:49:59     83s] #% Begin editPowerVia (date=08/27 19:49:59, mem=1222.9M)
[08/27 19:49:59     83s] 
[08/27 19:49:59     83s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:49:59     83s] ViaGen created 1569 vias, deleted 0 via to avoid violation.
[08/27 19:49:59     83s] +--------+----------------+----------------+
[08/27 19:49:59     83s] |  Layer |     Created    |     Deleted    |
[08/27 19:49:59     83s] +--------+----------------+----------------+
[08/27 19:49:59     83s] |  Via3  |       115      |        0       |
[08/27 19:49:59     83s] |  Via4  |       727      |        0       |
[08/27 19:49:59     83s] | TopVia1|       727      |        0       |
[08/27 19:49:59     83s] +--------+----------------+----------------+
[08/27 19:49:59     83s] #% End editPowerVia (date=08/27 19:49:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=1223.4M, current mem=1223.4M)
[08/27 19:49:59     83s] ### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/27 19:49:59     83s] <CMD> verifyPowerVia
[08/27 19:49:59     83s] 
[08/27 19:49:59     83s] ******** Start: VERIFY POWER VIA ********
[08/27 19:49:59     83s] Start Time: Wed Aug 27 19:49:59 2025
[08/27 19:49:59     83s] 
[08/27 19:49:59     83s] Check all 2 Power/Ground nets
[08/27 19:49:59     83s] *** Checking Net VDD
[08/27 19:49:59     83s] *** Checking Net VSS
[08/27 19:49:59     83s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/27 19:49:59     83s] 
[08/27 19:49:59     83s] Begin Summary 
[08/27 19:49:59     83s]   Found no problems or warnings.
[08/27 19:49:59     83s] End Summary
[08/27 19:49:59     83s] 
[08/27 19:49:59     83s] End Time: Wed Aug 27 19:49:59 2025
[08/27 19:49:59     83s] ******** End: VERIFY POWER VIA ********
[08/27 19:49:59     83s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/27 19:49:59     83s]   (CPU Time: 0:00:00.4  MEM: 4.000M)
[08/27 19:49:59     83s] 
[08/27 19:49:59     83s] <CMD> verify_connectivity -net {VDD VSS}
[08/27 19:49:59     83s] VERIFY_CONNECTIVITY use new engine.
[08/27 19:49:59     83s] 
[08/27 19:49:59     83s] ******** Start: VERIFY CONNECTIVITY ********
[08/27 19:49:59     83s] Start Time: Wed Aug 27 19:49:59 2025
[08/27 19:49:59     83s] 
[08/27 19:49:59     83s] Design Name: croc_chip
[08/27 19:49:59     83s] Database Units: 1000
[08/27 19:49:59     83s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/27 19:49:59     83s] Error Limit = 1000; Warning Limit = 50
[08/27 19:49:59     83s] Check specified nets
[08/27 19:49:59     83s] Use 4 pthreads
[08/27 19:50:00     84s] Net VSS: dangling Wire.
[08/27 19:50:00     84s] Net VDD: dangling Wire.
[08/27 19:50:00     84s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/27 19:50:00     84s] Type 'man IMPVFC-3' for more detail.
[08/27 19:50:00     84s] 
[08/27 19:50:00     84s] Begin Summary 
[08/27 19:50:00     84s]     1000 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/27 19:50:00     84s]     1000 total info(s) created.
[08/27 19:50:00     84s] End Summary
[08/27 19:50:00     84s] 
[08/27 19:50:00     84s] End Time: Wed Aug 27 19:50:00 2025
[08/27 19:50:00     84s] Time Elapsed: 0:00:01.0
[08/27 19:50:00     84s] 
[08/27 19:50:00     84s] ******** End: VERIFY CONNECTIVITY ********
[08/27 19:50:00     84s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/27 19:50:00     84s]   (CPU Time: 0:00:00.2  MEM: 32.000M)
[08/27 19:50:00     84s] 
[08/27 19:50:00     84s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[08/27 19:50:00     84s] #% Begin save design ... (date=08/27 19:50:00, mem=1226.9M)
[08/27 19:50:00     84s] % Begin Save ccopt configuration ... (date=08/27 19:50:00, mem=1226.9M)
[08/27 19:50:00     84s] % End Save ccopt configuration ... (date=08/27 19:50:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1226.9M, current mem=1223.7M)
[08/27 19:50:00     84s] % Begin Save netlist data ... (date=08/27 19:50:00, mem=1223.7M)
[08/27 19:50:00     84s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:50:00     84s] % End Save netlist data ... (date=08/27 19:50:00, total cpu=0:00:00.2, real=0:00:00.0, peak res=1223.7M, current mem=1223.5M)
[08/27 19:50:00     84s] Saving symbol-table file in separate thread ...
[08/27 19:50:00     84s] Saving congestion map file in separate thread ...
[08/27 19:50:00     84s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:50:00     84s] % Begin Save AAE data ... (date=08/27 19:50:00, mem=1223.7M)
[08/27 19:50:00     84s] Saving AAE Data ...
[08/27 19:50:00     84s] % End Save AAE data ... (date=08/27 19:50:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.7M, current mem=1223.7M)
[08/27 19:50:00     84s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:50:00     84s] Saving mode setting ...
[08/27 19:50:00     84s] Saving global file ...
[08/27 19:50:00     84s] Saving Drc markers ...
[08/27 19:50:00     84s] ... 1004 markers are saved ...
[08/27 19:50:00     84s] ... 0 geometry drc markers are saved ...
[08/27 19:50:00     84s] ... 0 antenna drc markers are saved ...
[08/27 19:50:00     84s] % Begin Save routing data ... (date=08/27 19:50:00, mem=1224.2M)
[08/27 19:50:00     84s] Saving route file ...
[08/27 19:50:01     84s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1500.4M) ***
[08/27 19:50:01     84s] % End Save routing data ... (date=08/27 19:50:01, total cpu=0:00:00.1, real=0:00:01.0, peak res=1224.4M, current mem=1224.4M)
[08/27 19:50:01     84s] Saving special route data file in separate thread ...
[08/27 19:50:01     84s] Saving PG file in separate thread ...
[08/27 19:50:01     84s] Saving placement file in separate thread ...
[08/27 19:50:01     84s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:50:01     84s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 19:50:01 2025)
[08/27 19:50:01     84s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:50:01     84s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1554.4M) ***
[08/27 19:50:01     84s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:50:01     85s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1538.4M) ***
[08/27 19:50:01     85s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:50:01     85s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:50:01     85s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/27 19:50:01     85s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1522.4M) ***
[08/27 19:50:01     85s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:50:01     85s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:50:01     85s] % Begin Save power constraints data ... (date=08/27 19:50:01, mem=1225.4M)
[08/27 19:50:01     85s] % End Save power constraints data ... (date=08/27 19:50:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1225.4M, current mem=1225.4M)
[08/27 19:50:06     89s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/27 19:50:06     89s] #% End save design ... (date=08/27 19:50:06, total cpu=0:00:05.2, real=0:00:06.0, peak res=1226.9M, current mem=1226.0M)
[08/27 19:50:06     89s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:50:06     89s] 
[08/27 19:50:06     89s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[08/27 19:50:06     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:1496.4M
[08/27 19:50:06     89s] #spOpts: VtWidth mergeVia=F 
[08/27 19:50:06     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1496.4M
[08/27 19:50:06     89s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1496.4M
[08/27 19:50:06     89s] Core basic site is CoreSite
[08/27 19:50:06     89s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:50:06     89s] SiteArray: non-trimmed site array dimensions = 327 x 2584
[08/27 19:50:06     89s] SiteArray: use 3,686,400 bytes
[08/27 19:50:06     89s] SiteArray: current memory after site array memory allocation 1496.4M
[08/27 19:50:06     89s] SiteArray: FP blocked sites are writable
[08/27 19:50:06     89s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:50:06     89s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1496.4M
[08/27 19:50:06     89s] Process 71802 wires and vias for routing blockage analysis
[08/27 19:50:06     89s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.135, REAL:0.035, MEM:1496.4M
[08/27 19:50:06     89s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.236, REAL:0.076, MEM:1496.4M
[08/27 19:50:06     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.250, REAL:0.091, MEM:1496.4M
[08/27 19:50:06     89s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1496.4MB).
[08/27 19:50:06     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.305, REAL:0.146, MEM:1496.4M
[08/27 19:50:06     89s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 19:50:06     89s] Type 'man IMPSP-5134' for more detail.
[08/27 19:50:06     89s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 19:50:06     89s] Type 'man IMPSP-5134' for more detail.
[08/27 19:50:07     89s] For 9058 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/27 19:50:07     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1497.6M
[08/27 19:50:07     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:1497.6M
[08/27 19:50:07     89s] All LLGs are deleted
[08/27 19:50:07     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1497.6M
[08/27 19:50:07     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1497.6M
[08/27 19:50:07     89s] Inserted 9058 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/27 19:50:07     89s] <CMD> saveDesign SAVED/00_init_design.invs
[08/27 19:50:07     90s] #% Begin save design ... (date=08/27 19:50:07, mem=1226.9M)
[08/27 19:50:07     90s] % Begin Save ccopt configuration ... (date=08/27 19:50:07, mem=1226.9M)
[08/27 19:50:07     90s] % End Save ccopt configuration ... (date=08/27 19:50:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1226.9M, current mem=1226.9M)
[08/27 19:50:07     90s] % Begin Save netlist data ... (date=08/27 19:50:07, mem=1226.9M)
[08/27 19:50:07     90s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:50:07     90s] % End Save netlist data ... (date=08/27 19:50:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1226.9M, current mem=1226.8M)
[08/27 19:50:07     90s] Saving symbol-table file in separate thread ...
[08/27 19:50:07     90s] Saving congestion map file in separate thread ...
[08/27 19:50:07     90s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:50:07     90s] % Begin Save AAE data ... (date=08/27 19:50:07, mem=1226.8M)
[08/27 19:50:07     90s] Saving AAE Data ...
[08/27 19:50:07     90s] % End Save AAE data ... (date=08/27 19:50:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1226.8M, current mem=1226.8M)
[08/27 19:50:07     90s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:50:07     90s] Saving mode setting ...
[08/27 19:50:07     90s] Saving global file ...
[08/27 19:50:07     90s] Saving Drc markers ...
[08/27 19:50:07     90s] ... 1004 markers are saved ...
[08/27 19:50:07     90s] ... 0 geometry drc markers are saved ...
[08/27 19:50:07     90s] ... 0 antenna drc markers are saved ...
[08/27 19:50:07     90s] % Begin Save routing data ... (date=08/27 19:50:07, mem=1226.8M)
[08/27 19:50:07     90s] Saving route file ...
[08/27 19:50:07     90s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1498.0M) ***
[08/27 19:50:07     90s] % End Save routing data ... (date=08/27 19:50:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1226.9M, current mem=1226.9M)
[08/27 19:50:07     90s] Saving special route data file in separate thread ...
[08/27 19:50:07     90s] Saving PG file in separate thread ...
[08/27 19:50:07     90s] Saving placement file in separate thread ...
[08/27 19:50:07     90s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 19:50:07 2025)
[08/27 19:50:07     90s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:50:07     90s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:50:07     90s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1552.0M) ***
[08/27 19:50:07     90s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:50:08     90s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=1536.0M) ***
[08/27 19:50:08     90s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[08/27 19:50:08     90s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:50:08     90s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/27 19:50:08     90s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1520.0M) ***
[08/27 19:50:08     90s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:50:08     90s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:50:08     90s] % Begin Save power constraints data ... (date=08/27 19:50:08, mem=1227.9M)
[08/27 19:50:08     90s] % End Save power constraints data ... (date=08/27 19:50:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1227.9M, current mem=1227.9M)
[08/27 19:50:13     95s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/27 19:50:13     95s] #% End save design ... (date=08/27 19:50:13, total cpu=0:00:05.1, real=0:00:06.0, peak res=1228.7M, current mem=1228.7M)
[08/27 19:50:13     95s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:50:13     95s] 
[08/27 19:50:13     95s] <CMD> set_table_style -no_frame_fix_width
[08/27 19:50:13     95s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 19:50:13     95s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 19:50:13     95s] <CMD> timeDesign -prePlace -pathReports -slackReports -numPaths 1000 -prefix 00_init_design_prePlace -outDir ./rpt/00_init_design_prePlace
[08/27 19:50:13     95s] Set Using Default Delay Limit as 101.
[08/27 19:50:13     95s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/27 19:50:13     95s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/27 19:50:13     95s] Set Default Net Delay as 0 ps.
[08/27 19:50:13     95s] Set Default Net Load as 0 pF. 
[08/27 19:50:13     95s] Effort level <high> specified for reg2reg path_group
[08/27 19:50:14     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1582.6M
[08/27 19:50:14     96s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1582.6M
[08/27 19:50:14     97s] Fast DP-INIT is on for default
[08/27 19:50:14     97s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.084, REAL:0.034, MEM:1582.6M
[08/27 19:50:14     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.061, MEM:1582.6M
[08/27 19:50:14     97s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1582.6M
[08/27 19:50:14     97s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1582.6M
[08/27 19:50:14     97s] Starting delay calculation for Setup views
[08/27 19:50:14     97s] #################################################################################
[08/27 19:50:14     97s] # Design Stage: PreRoute
[08/27 19:50:14     97s] # Design Name: croc_chip
[08/27 19:50:14     97s] # Design Mode: 90nm
[08/27 19:50:14     97s] # Analysis Mode: MMMC Non-OCV 
[08/27 19:50:14     97s] # Parasitics Mode: No SPEF/RCDB
[08/27 19:50:14     97s] # Signoff Settings: SI Off 
[08/27 19:50:14     97s] #################################################################################
[08/27 19:50:14     97s] Topological Sorting (REAL = 0:00:00.0, MEM = 1587.8M, InitMEM = 1582.6M)
[08/27 19:50:14     97s] Calculate delays in BcWc mode...
[08/27 19:50:14     97s] Start delay calculation (fullDC) (4 T). (MEM=1587.8)
[08/27 19:50:14     97s] Start AAE Lib Loading. (MEM=1604.46)
[08/27 19:50:14     97s] End AAE Lib Loading. (MEM=1614 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 19:50:14     97s] End AAE Lib Interpolated Model. (MEM=1614 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 19:50:15     97s] First Iteration Infinite Tw... 
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:50:15     98s] Type 'man IMPESI-3194' for more detail.
[08/27 19:50:15     98s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:50:15     98s] Type 'man IMPESI-3199' for more detail.
[08/27 19:50:16    102s] Total number of fetched objects 39670
[08/27 19:50:16    103s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/27 19:50:16    103s] End delay calculation. (MEM=1804.48 CPU=0:00:04.5 REAL=0:00:01.0)
[08/27 19:50:16    103s] End delay calculation (fullDC). (MEM=1804.48 CPU=0:00:05.6 REAL=0:00:02.0)
[08/27 19:50:16    103s] *** CDM Built up (cpu=0:00:05.9  real=0:00:02.0  mem= 1804.5M) ***
[08/27 19:50:16    104s] *** Done Building Timing Graph (cpu=0:00:07.0 real=0:00:02.0 totSessionCpu=0:01:44 mem=1804.5M)
[08/27 19:50:17    107s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 44.608%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/27 19:50:18    107s] Resetting back High Fanout Nets as non-ideal
[08/27 19:50:18    107s] Set Default Net Delay as 1000 ps.
[08/27 19:50:18    107s] Set Default Net Load as 0.5 pF. 
[08/27 19:50:18    107s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/27 19:50:18    107s] Total CPU time: 12.22 sec
[08/27 19:50:18    107s] Total Real time: 5.0 sec
[08/27 19:50:18    107s] Total Memory Usage: 1597.265625 Mbytes
[08/27 19:50:18    107s] 
[08/27 19:50:18    107s] =============================================================================================
[08/27 19:50:18    107s]  Final TAT Report for timeDesign
[08/27 19:50:18    107s] =============================================================================================
[08/27 19:50:18    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 19:50:18    107s] ---------------------------------------------------------------------------------------------
[08/27 19:50:18    107s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 19:50:18    107s] [ TimingUpdate           ]      1   0:00:00.3  (   5.9 % )     0:00:02.5 /  0:00:07.0    2.8
[08/27 19:50:18    107s] [ FullDelayCalc          ]      1   0:00:02.2  (  47.6 % )     0:00:02.2 /  0:00:06.1    2.8
[08/27 19:50:18    107s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:03.7 /  0:00:10.1    2.8
[08/27 19:50:18    107s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    2.2
[08/27 19:50:18    107s] [ GenerateReports        ]      1   0:00:00.9  (  19.2 % )     0:00:00.9 /  0:00:02.5    2.9
[08/27 19:50:18    107s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.3    2.2
[08/27 19:50:18    107s] [ MISC                   ]          0:00:01.0  (  21.1 % )     0:00:01.0 /  0:00:02.1    2.1
[08/27 19:50:18    107s] ---------------------------------------------------------------------------------------------
[08/27 19:50:18    107s]  timeDesign TOTAL                   0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:12.2    2.6
[08/27 19:50:18    107s] ---------------------------------------------------------------------------------------------
[08/27 19:50:18    107s] 
[08/27 19:50:21    107s] <CMD> checkFPlan -reportUtil
[08/27 19:50:21    107s] Checking routing tracks.....
[08/27 19:50:21    107s] Checking other grids.....
[08/27 19:50:21    107s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 19:50:21    107s] Checking core/die box is on Grid.....
[08/27 19:50:21    107s] **WARN: (IMPFP-7238):	CORE's corner: (300.0000000000 , 300.1200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:50:21    107s] **WARN: (IMPFP-7238):	CORE's corner: (1540.3200000000 , 1539.9000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:50:21    107s] Checking snap rule ......
[08/27 19:50:21    107s] Checking Row is on grid......
[08/27 19:50:21    107s] Checking AreaIO row.....
[08/27 19:50:21    107s] Checking row out of die ...
[08/27 19:50:21    107s] Checking routing blockage.....
[08/27 19:50:21    107s] Checking components.....
[08/27 19:50:21    107s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 19:50:21    107s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 19:50:21    107s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 19:50:21    107s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 19:50:21    107s] Checking IO Pads out of die...
[08/27 19:50:21    107s] Checking constraints (guide/region/fence).....
[08/27 19:50:21    107s] Checking groups.....
[08/27 19:50:21    107s] 
[08/27 19:50:21    107s] Checking Preroutes.....
[08/27 19:50:21    107s] No. of regular pre-routes not on tracks : 0 
[08/27 19:50:21    107s] 
[08/27 19:50:21    107s] Reporting Utilizations.....
[08/27 19:50:21    107s] 
[08/27 19:50:21    107s] Core utilization  = 53.200377
[08/27 19:50:21    107s] Effective Utilizations
[08/27 19:50:21    107s] All LLGs are deleted
[08/27 19:50:21    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1597.3M
[08/27 19:50:21    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1597.3M
[08/27 19:50:21    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1597.3M
[08/27 19:50:21    107s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1597.3M
[08/27 19:50:21    107s] Core basic site is CoreSite
[08/27 19:50:21    107s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:50:21    107s] Fast DP-INIT is on for default
[08/27 19:50:21    108s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:50:21    108s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.076, REAL:0.038, MEM:1621.3M
[08/27 19:50:21    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.103, REAL:0.065, MEM:1621.3M
[08/27 19:50:21    108s] Average module density = 0.446.
[08/27 19:50:21    108s] Density for the design = 0.446.
[08/27 19:50:21    108s]        = stdcell_area 316449 sites (574165 um^2) / alloc_area 709406 sites (1287146 um^2).
[08/27 19:50:21    108s] Pin Density = 0.1545.
[08/27 19:50:21    108s]             = total # of pins 130541 / total area 844968.
[08/27 19:50:21    108s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1621.3M
[08/27 19:50:21    108s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1621.3M
[08/27 19:50:21    108s] 
[08/27 19:50:21    108s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:50:21    108s] Severity  ID               Count  Summary                                  
[08/27 19:50:21    108s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 19:50:21    108s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/27 19:50:21    108s] *** Message Summary: 6 warning(s), 0 error(s)
[08/27 19:50:21    108s] 
[08/27 19:50:24    108s] <CMD> win
[08/27 19:50:52    111s] <CMD> freeDesign
[08/27 19:50:52    111s] Reset to color id 0 for i_croc_soc (croc_soc$croc_chip.i_croc_soc) and all their descendants.
[08/27 19:50:52    111s] Deleting Cell Server ...
[08/27 19:50:52    111s] -stacked_via_bottom_layer bottomLayer
[08/27 19:50:52    111s] -stacked_via_top_layer topLayer
[08/27 19:50:52    111s] -stapling_nets_style end_to_end
[08/27 19:50:52    111s] -leftEdge ""
[08/27 19:50:52    111s] -prefix ""
[08/27 19:50:52    111s] -rightEdge ""
[08/27 19:50:52    111s] Free PSO.
[08/27 19:50:52    111s] Cleaning up the current multi-corner RC extraction setup.
[08/27 19:50:52    111s] -enable_high_fanout false
[08/27 19:50:53    111s] Set DBUPerIGU to 1000.
[08/27 19:50:53    111s] Set net toggle Scale Factor to 1.00
[08/27 19:50:53    111s] Set Shrink Factor to 1.00000
[08/27 19:50:53    112s] Set net toggle Scale Factor to 1.00
[08/27 19:50:53    112s] Set Shrink Factor to 1.00000
[08/27 19:50:53    112s] Set net toggle Scale Factor to 1.00
[08/27 19:50:53    112s] Set Shrink Factor to 1.00000
[08/27 19:50:53    112s] 
[08/27 19:50:53    112s] *** Memory Usage v#1 (Current mem = 1292.004M, initial mem = 273.906M) ***
[08/27 19:50:53    112s] 
[08/27 19:50:53    112s] 
[08/27 19:50:53    112s] Info (SM2C): Status of key globals:
[08/27 19:50:53    112s] 	 MMMC-by-default flow     : 1
[08/27 19:50:53    112s] 	 Default MMMC objs envvar : 0
[08/27 19:50:53    112s] 	 Data portability         : 0
[08/27 19:50:53    112s] 	 MMMC PV Emulation        : 0
[08/27 19:50:53    112s] 	 MMMC debug               : 0
[08/27 19:50:53    112s] 	 Init_Design flow         : 1
[08/27 19:50:53    112s] 
[08/27 19:50:53    112s] 
[08/27 19:50:53    112s] 	 CTE SM2C global          : false
[08/27 19:50:53    112s] 	 Reporting view filter    : false
[08/27 19:50:57    112s] <CMD> setMultiCpuUsage -localCpu 4
[08/27 19:50:57    112s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 19:50:57    112s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 19:50:57    112s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 19:50:57    112s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 19:50:57    112s] <CMD> setPreference SnapAllCorners 1
[08/27 19:50:57    112s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/27 19:50:57    112s] <CMD> set init_design_uniquify 1
[08/27 19:50:57    112s] <CMD> set init_design_settop 1
[08/27 19:50:57    112s] <CMD> set init_top_cell croc_chip
[08/27 19:50:57    112s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/27 19:50:57    112s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 19:50:57    112s] <CMD> set init_pwr_net VDD
[08/27 19:50:57    112s] <CMD> set init_gnd_net VSS
[08/27 19:50:57    112s] <CMD> init_design
[08/27 19:50:57    112s] #% Begin Load MMMC data ... (date=08/27 19:50:57, mem=929.6M)
[08/27 19:50:57    112s] #% End Load MMMC data ... (date=08/27 19:50:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=929.6M, current mem=929.6M)
[08/27 19:50:57    112s] 
[08/27 19:50:57    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/27 19:50:57    112s] 
[08/27 19:50:57    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/27 19:50:57    112s] Set DBUPerIGU to M1 pitch 480.
[08/27 19:50:57    112s] 
[08/27 19:50:57    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/27 19:50:57    112s] 
[08/27 19:50:57    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/27 19:50:57    112s] 
[08/27 19:50:57    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/27 19:50:57    112s] 
[08/27 19:50:57    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/27 19:50:57    112s] 
[08/27 19:50:57    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/27 19:50:57    112s] 
[08/27 19:50:57    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/27 19:50:57    112s] 
[08/27 19:50:57    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/27 19:50:57    112s] 
[08/27 19:50:57    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/27 19:50:58    112s] 
[08/27 19:50:58    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/27 19:50:58    112s] 
[08/27 19:50:58    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/27 19:50:58    112s] 
[08/27 19:50:58    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/27 19:50:58    112s] 
[08/27 19:50:58    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-58' for more detail.
[08/27 19:50:58    112s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/27 19:50:58    112s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:50:58    112s] 
[08/27 19:50:58    112s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/27 19:50:58    112s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/27 19:50:58    112s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:50:58    112s] Type 'man IMPLF-61' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-200' for more detail.
[08/27 19:50:58    112s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/27 19:50:58    112s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:50:58    112s] Type 'man IMPLF-201' for more detail.
[08/27 19:50:58    112s] 
[08/27 19:50:58    112s] viaInitial starts at Wed Aug 27 19:50:58 2025
viaInitial ends at Wed Aug 27 19:50:58 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/27 19:50:58    112s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 19:50:58    112s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/27 19:50:58    113s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/27 19:50:58    113s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/27 19:50:58    113s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:50:58    113s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:50:58    113s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 19:50:58    113s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:50:58    113s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:50:58    113s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:50:58    113s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:50:58    113s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:50:58    113s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 19:50:58    113s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/27 19:50:58    113s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:50:58    113s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:50:58    113s] Library reading multithread flow ended.
[08/27 19:50:58    113s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/27 19:50:58    114s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/27 19:50:58    114s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/27 19:50:58    114s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:50:58    114s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:50:58    114s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:50:58    114s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:50:58    114s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:50:58    114s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:50:58    114s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:50:58    114s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:50:58    114s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:50:58    114s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:50:58    114s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:50:58    114s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:50:58    114s] Library reading multithread flow ended.
[08/27 19:50:58    114s] Ending "PreSetAnalysisView" (total cpu=0:00:01.9, real=0:00:00.0, peak res=929.6M, current mem=924.0M)
[08/27 19:50:58    114s] *** End library_loading (cpu=0.03min, real=0.00min, mem=4.0M, fe_cpu=1.91min, fe_real=3.28min, fe_mem=1296.1M) ***
[08/27 19:50:58    114s] #% Begin Load netlist data ... (date=08/27 19:50:58, mem=924.0M)
[08/27 19:50:58    114s] *** Begin netlist parsing (mem=1296.1M) ***
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 19:50:58    114s] Type 'man IMPVL-159' for more detail.
[08/27 19:50:58    114s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/27 19:50:58    114s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:50:58    114s] Created 102 new cells from 26 timing libraries.
[08/27 19:50:58    114s] Reading netlist ...
[08/27 19:50:58    114s] Backslashed names will retain backslash and a trailing blank character.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:50:58    114s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/27 19:50:58    114s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:50:58    114s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/27 19:50:59    115s] 
[08/27 19:50:59    115s] *** Memory Usage v#1 (Current mem = 1296.109M, initial mem = 273.906M) ***
[08/27 19:50:59    115s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1296.1M) ***
[08/27 19:50:59    115s] #% End Load netlist data ... (date=08/27 19:50:59, total cpu=0:00:00.4, real=0:00:01.0, peak res=932.5M, current mem=932.5M)
[08/27 19:50:59    115s] Set top cell to croc_chip.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:50:59    115s] Type 'man IMPTS-282' for more detail.
[08/27 19:50:59    115s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/27 19:50:59    115s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:50:59    115s] Hooked 232 DB cells to tlib cells.
[08/27 19:50:59    115s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=939.9M, current mem=939.9M)
[08/27 19:50:59    115s] Starting recursive module instantiation check.
[08/27 19:50:59    115s] No recursion found.
[08/27 19:50:59    115s] Building hierarchical netlist for Cell croc_chip ...
[08/27 19:50:59    115s] *** Netlist is unique.
[08/27 19:50:59    115s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/27 19:50:59    115s] ** info: there are 329 modules.
[08/27 19:50:59    115s] ** info: there are 34132 stdCell insts.
[08/27 19:50:59    115s] ** info: there are 64 Pad insts.
[08/27 19:50:59    115s] ** info: there are 2 macros.
[08/27 19:50:59    115s] 
[08/27 19:50:59    115s] *** Memory Usage v#1 (Current mem = 1302.109M, initial mem = 273.906M) ***
[08/27 19:50:59    115s] *info: set bottom ioPad orient R0
[08/27 19:50:59    115s] Initializing I/O assignment ...
[08/27 19:50:59    115s] Adjusting Core to Bottom to: 120.3000.
[08/27 19:50:59    115s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:50:59    115s] Type 'man IMPFP-3961' for more detail.
[08/27 19:50:59    115s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 19:50:59    115s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:50:59    115s] Set Default Net Delay as 1000 ps.
[08/27 19:50:59    115s] Set Default Net Load as 0.5 pF. 
[08/27 19:50:59    115s] Set Default Input Pin Transition as 0.1 ps.
[08/27 19:50:59    116s] Extraction setup Started 
[08/27 19:50:59    116s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/27 19:50:59    116s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/27 19:50:59    116s] Type 'man IMPEXT-2773' for more detail.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:50:59    116s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:50:59    116s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:50:59    116s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:50:59    116s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:50:59    116s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:50:59    116s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:50:59    116s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:50:59    116s] Summary of Active RC-Corners : 
[08/27 19:50:59    116s]  
[08/27 19:50:59    116s]  Analysis View: func_view_wc
[08/27 19:50:59    116s]     RC-Corner Name        : default_rc_corner
[08/27 19:50:59    116s]     RC-Corner Index       : 0
[08/27 19:50:59    116s]     RC-Corner Temperature : 25 Celsius
[08/27 19:50:59    116s]     RC-Corner Cap Table   : ''
[08/27 19:50:59    116s]     RC-Corner PreRoute Res Factor         : 1
[08/27 19:50:59    116s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 19:50:59    116s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 19:50:59    116s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 19:50:59    116s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 19:50:59    116s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 19:50:59    116s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 19:50:59    116s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 19:50:59    116s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 19:50:59    116s]  
[08/27 19:50:59    116s]  Analysis View: func_view_bc
[08/27 19:50:59    116s]     RC-Corner Name        : default_rc_corner
[08/27 19:50:59    116s]     RC-Corner Index       : 0
[08/27 19:50:59    116s]     RC-Corner Temperature : 25 Celsius
[08/27 19:50:59    116s]     RC-Corner Cap Table   : ''
[08/27 19:50:59    116s]     RC-Corner PreRoute Res Factor         : 1
[08/27 19:50:59    116s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 19:50:59    116s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 19:50:59    116s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 19:50:59    116s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 19:50:59    116s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 19:50:59    116s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 19:50:59    116s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 19:50:59    116s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 19:50:59    116s] LayerId::1 widthSet size::1
[08/27 19:50:59    116s] LayerId::2 widthSet size::1
[08/27 19:50:59    116s] LayerId::3 widthSet size::1
[08/27 19:50:59    116s] LayerId::4 widthSet size::1
[08/27 19:50:59    116s] LayerId::5 widthSet size::1
[08/27 19:50:59    116s] LayerId::6 widthSet size::1
[08/27 19:50:59    116s] LayerId::7 widthSet size::1
[08/27 19:50:59    116s] Updating RC grid for preRoute extraction ...
[08/27 19:50:59    116s] Initializing multi-corner resistance tables ...
[08/27 19:50:59    116s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 19:50:59    116s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/27 19:50:59    116s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/27 19:50:59    116s] *Info: initialize multi-corner CTS.
[08/27 19:51:00    116s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:01.0, peak res=961.9M, current mem=961.9M)
[08/27 19:51:00    116s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 19:51:00    116s] Current (total cpu=0:01:57, real=0:03:19, peak res=1452.5M, current mem=1190.9M)
[08/27 19:51:00    116s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 19:51:00    116s] 
[08/27 19:51:00    116s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 19:51:00    116s] 
[08/27 19:51:00    116s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 19:51:00    116s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1216.1M, current mem=1216.1M)
[08/27 19:51:00    116s] Current (total cpu=0:01:57, real=0:03:19, peak res=1452.5M, current mem=1216.1M)
[08/27 19:51:00    116s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 19:51:00    116s] Current (total cpu=0:01:57, real=0:03:19, peak res=1452.5M, current mem=1216.1M)
[08/27 19:51:00    116s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 19:51:00    116s] 
[08/27 19:51:00    116s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 19:51:00    116s] 
[08/27 19:51:00    116s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 19:51:00    116s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.5M, current mem=1216.5M)
[08/27 19:51:00    116s] Current (total cpu=0:01:57, real=0:03:19, peak res=1452.5M, current mem=1216.5M)
[08/27 19:51:00    116s] Creating Cell Server ...(0, 1, 1, 1)
[08/27 19:51:00    116s] Summary for sequential cells identification: 
[08/27 19:51:00    116s]   Identified SBFF number: 3
[08/27 19:51:00    116s]   Identified MBFF number: 0
[08/27 19:51:00    116s]   Identified SB Latch number: 0
[08/27 19:51:00    116s]   Identified MB Latch number: 0
[08/27 19:51:00    116s]   Not identified SBFF number: 0
[08/27 19:51:00    116s]   Not identified MBFF number: 0
[08/27 19:51:00    116s]   Not identified SB Latch number: 0
[08/27 19:51:00    116s]   Not identified MB Latch number: 0
[08/27 19:51:00    116s]   Number of sequential cells which are not FFs: 7
[08/27 19:51:00    116s] Total number of combinational cells: 62
[08/27 19:51:00    116s] Total number of sequential cells: 10
[08/27 19:51:00    116s] Total number of tristate cells: 6
[08/27 19:51:00    116s] Total number of level shifter cells: 0
[08/27 19:51:00    116s] Total number of power gating cells: 0
[08/27 19:51:00    116s] Total number of isolation cells: 0
[08/27 19:51:00    116s] Total number of power switch cells: 0
[08/27 19:51:00    116s] Total number of pulse generator cells: 0
[08/27 19:51:00    116s] Total number of always on buffers: 0
[08/27 19:51:00    116s] Total number of retention cells: 0
[08/27 19:51:00    116s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/27 19:51:00    116s] Total number of usable buffers: 5
[08/27 19:51:00    116s] List of unusable buffers:
[08/27 19:51:00    116s] Total number of unusable buffers: 0
[08/27 19:51:00    116s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/27 19:51:00    116s] Total number of usable inverters: 5
[08/27 19:51:00    116s] List of unusable inverters:
[08/27 19:51:00    116s] Total number of unusable inverters: 0
[08/27 19:51:00    116s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/27 19:51:00    116s] Total number of identified usable delay cells: 3
[08/27 19:51:00    116s] List of identified unusable delay cells:
[08/27 19:51:00    116s] Total number of identified unusable delay cells: 0
[08/27 19:51:00    116s] Creating Cell Server, finished. 
[08/27 19:51:00    116s] 
[08/27 19:51:00    116s] Deleting Cell Server ...
[08/27 19:51:00    116s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.8M, current mem=1216.8M)
[08/27 19:51:00    116s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 19:51:00    116s] Summary for sequential cells identification: 
[08/27 19:51:00    116s]   Identified SBFF number: 3
[08/27 19:51:00    116s]   Identified MBFF number: 0
[08/27 19:51:00    116s]   Identified SB Latch number: 0
[08/27 19:51:00    116s]   Identified MB Latch number: 0
[08/27 19:51:00    116s]   Not identified SBFF number: 0
[08/27 19:51:00    116s]   Not identified MBFF number: 0
[08/27 19:51:00    116s]   Not identified SB Latch number: 0
[08/27 19:51:00    116s]   Not identified MB Latch number: 0
[08/27 19:51:00    116s]   Number of sequential cells which are not FFs: 7
[08/27 19:51:00    116s]  Visiting view : func_view_wc
[08/27 19:51:00    116s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 19:51:00    116s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 19:51:00    116s]  Visiting view : func_view_bc
[08/27 19:51:00    116s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 19:51:00    116s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 19:51:00    116s]  Setting StdDelay to 37.70
[08/27 19:51:00    116s] Creating Cell Server, finished. 
[08/27 19:51:00    116s] 
[08/27 19:51:00    116s] 
[08/27 19:51:00    116s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:51:00    116s] Severity  ID               Count  Summary                                  
[08/27 19:51:00    116s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/27 19:51:00    116s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/27 19:51:00    116s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 19:51:00    116s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 19:51:00    116s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/27 19:51:00    116s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/27 19:51:00    116s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/27 19:51:00    116s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/27 19:51:00    116s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/27 19:51:00    116s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/27 19:51:00    116s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 19:51:00    116s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/27 19:51:00    116s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/27 19:51:00    116s] *** Message Summary: 497 warning(s), 0 error(s)
[08/27 19:51:00    116s] 
[08/27 19:51:00    116s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 150 150 150 150
[08/27 19:51:00    116s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 149.760000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:51:00    116s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 149.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:51:00    116s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 149.760000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:51:00    116s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 149.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:51:00    116s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:51:00    116s] Type 'man IMPFP-3961' for more detail.
[08/27 19:51:00    116s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 19:51:00    116s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:51:00    116s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/27 19:51:00    117s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/27 19:51:00    117s] #% Begin save design ... (date=08/27 19:51:00, mem=1217.4M)
[08/27 19:51:00    117s] % Begin Save ccopt configuration ... (date=08/27 19:51:00, mem=1217.4M)
[08/27 19:51:00    117s] % End Save ccopt configuration ... (date=08/27 19:51:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.4M, current mem=1217.4M)
[08/27 19:51:01    117s] % Begin Save netlist data ... (date=08/27 19:51:00, mem=1217.4M)
[08/27 19:51:01    117s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:51:01    117s] % End Save netlist data ... (date=08/27 19:51:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1218.6M, current mem=1218.6M)
[08/27 19:51:01    117s] Saving symbol-table file in separate thread ...
[08/27 19:51:01    117s] Saving congestion map file in separate thread ...
[08/27 19:51:01    117s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:51:01    117s] % Begin Save AAE data ... (date=08/27 19:51:01, mem=1219.0M)
[08/27 19:51:01    117s] Saving AAE Data ...
[08/27 19:51:01    117s] AAE DB initialization (MEM=1516.62 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 19:51:01    117s] % End Save AAE data ... (date=08/27 19:51:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1224.6M, current mem=1224.6M)
[08/27 19:51:01    117s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:51:01    117s] Saving mode setting ...
[08/27 19:51:01    117s] Saving global file ...
[08/27 19:51:01    117s] Saving Drc markers ...
[08/27 19:51:01    117s] ... No Drc file written since there is no markers found.
[08/27 19:51:01    117s] % Begin Save routing data ... (date=08/27 19:51:01, mem=1225.1M)
[08/27 19:51:01    117s] Saving route file ...
[08/27 19:51:01    117s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1517.1M) ***
[08/27 19:51:01    117s] % End Save routing data ... (date=08/27 19:51:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1225.5M, current mem=1225.5M)
[08/27 19:51:01    117s] Saving special route data file in separate thread ...
[08/27 19:51:01    117s] Saving PG Conn data in separate thread ...
[08/27 19:51:01    117s] Saving placement file in separate thread ...
[08/27 19:51:01    117s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:51:01    117s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:01    117s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:01    117s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:51:01    117s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1531.1M) ***
[08/27 19:51:01    117s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:01    117s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/27 19:51:01    117s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1531.1M) ***
[08/27 19:51:01    117s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:01    117s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:01    117s] % Begin Save power constraints data ... (date=08/27 19:51:01, mem=1226.0M)
[08/27 19:51:01    117s] % End Save power constraints data ... (date=08/27 19:51:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1226.0M, current mem=1226.0M)
[08/27 19:51:07    122s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/27 19:51:07    122s] #% End save design ... (date=08/27 19:51:07, total cpu=0:00:05.1, real=0:00:07.0, peak res=1226.6M, current mem=1226.6M)
[08/27 19:51:07    122s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/27 19:51:07    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:1513.2M
[08/27 19:51:07    122s] All LLGs are deleted
[08/27 19:51:07    122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1513.2M
[08/27 19:51:07    122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1513.2M
[08/27 19:51:07    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1513.2M
[08/27 19:51:07    122s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1513.2M
[08/27 19:51:07    122s] Core basic site is CoreSite
[08/27 19:51:07    122s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:51:07    122s] SiteArray: non-trimmed site array dimensions = 312 x 2460
[08/27 19:51:07    122s] SiteArray: use 3,194,880 bytes
[08/27 19:51:07    122s] SiteArray: current memory after site array memory allocation 1512.8M
[08/27 19:51:07    122s] SiteArray: FP blocked sites are writable
[08/27 19:51:07    122s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:51:07    122s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1512.8M
[08/27 19:51:07    122s] Process 0 wires and vias for routing blockage analysis
[08/27 19:51:07    122s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.033, REAL:0.025, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.038, MEM:1512.8M
[08/27 19:51:07    122s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1512.8MB).
[08/27 19:51:07    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.112, REAL:0.105, MEM:1512.8M
[08/27 19:51:07    122s] *info: running library checker ... with 4 cpus
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] *info: total 81 cells checked.
[08/27 19:51:07    122s] [check_library] saving report file "check_library.rpt" ... 
[08/27 19:51:07    122s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/27 19:51:07    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1512.8M
[08/27 19:51:07    122s] All LLGs are deleted
[08/27 19:51:07    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1512.8M
[08/27 19:51:07    122s] [CPU] check_library (cpu=0:00:00.1, real=0:00:00.0, mem=1512.8MB) @(0:02:02 - 0:02:02).
[08/27 19:51:07    122s] <CMD> deleteRow -all
[08/27 19:51:07    122s] <CMD> initCoreRow
[08/27 19:51:07    122s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:51:07    122s] Type 'man IMPFP-3961' for more detail.
[08/27 19:51:07    122s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:51:07    122s] Type 'man IMPFP-3961' for more detail.
[08/27 19:51:07    122s] <CMD> cutRow
[08/27 19:51:07    122s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/27 19:51:07    122s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:51:07    122s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/27 19:51:07    122s] Checking routing tracks.....
[08/27 19:51:07    122s] Checking other grids.....
[08/27 19:51:07    122s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 19:51:07    122s] Checking core/die box is on Grid.....
[08/27 19:51:07    122s] **WARN: (IMPFP-7238):	CORE's corner: (329.7600000000 , 329.9400000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:51:07    122s] **WARN: (IMPFP-7238):	CORE's corner: (1510.5600000000 , 1510.0800000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:51:07    122s] Checking snap rule ......
[08/27 19:51:07    122s] Checking Row is on grid......
[08/27 19:51:07    122s] Checking AreaIO row.....
[08/27 19:51:07    122s] Checking row out of die ...
[08/27 19:51:07    122s] Checking routing blockage.....
[08/27 19:51:07    122s] Checking components.....
[08/27 19:51:07    122s] Checking IO Pads out of die...
[08/27 19:51:07    122s] Checking constraints (guide/region/fence).....
[08/27 19:51:07    122s] Checking groups.....
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] Checking Preroutes.....
[08/27 19:51:07    122s] No. of regular pre-routes not on tracks : 0 
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] Reporting Utilizations.....
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] Core utilization  = 54.576322
[08/27 19:51:07    122s] Effective Utilizations
[08/27 19:51:07    122s] Extracting standard cell pins and blockage ...... 
[08/27 19:51:07    122s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 19:51:07    122s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 19:51:07    122s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 19:51:07    122s] Type 'man IMPTR-2108' for more detail.
[08/27 19:51:07    122s]  As a result, your trialRoute congestion could be incorrect.
[08/27 19:51:07    122s] Pin and blockage extraction finished
[08/27 19:51:07    122s] Extracting macro/IO cell pins and blockage ...... 
[08/27 19:51:07    122s] Pin and blockage extraction finished
[08/27 19:51:07    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1512.8M
[08/27 19:51:07    122s] Core basic site is CoreSite
[08/27 19:51:07    122s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:51:07    122s] Fast DP-INIT is on for default
[08/27 19:51:07    122s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:51:07    122s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.031, MEM:1512.8M
[08/27 19:51:07    122s] Average module density = 0.546.
[08/27 19:51:07    122s] Density for the design = 0.546.
[08/27 19:51:07    122s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 767520 sites (1392588 um^2).
[08/27 19:51:07    122s] Pin Density = 0.1701.
[08/27 19:51:07    122s]             = total # of pins 130541 / total area 767520.
[08/27 19:51:07    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1512.8M
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:51:07    122s] Severity  ID               Count  Summary                                  
[08/27 19:51:07    122s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 19:51:07    122s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 19:51:07    122s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 19:51:07    122s] *** Message Summary: 4 warning(s), 0 error(s)
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 415.06}
[08/27 19:51:07    122s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 550.84}
[08/27 19:51:07    122s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/27 19:51:07    122s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/27 19:51:07    122s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/27 19:51:07    122s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/27 19:51:07    122s] OPERPROF: Starting checkPlace at level 1, MEM:1512.8M
[08/27 19:51:07    122s] All LLGs are deleted
[08/27 19:51:07    122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1512.8M
[08/27 19:51:07    122s] Core basic site is CoreSite
[08/27 19:51:07    122s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:51:07    122s] SiteArray: non-trimmed site array dimensions = 312 x 2460
[08/27 19:51:07    122s] SiteArray: use 3,194,880 bytes
[08/27 19:51:07    122s] SiteArray: current memory after site array memory allocation 1512.8M
[08/27 19:51:07    122s] SiteArray: FP blocked sites are writable
[08/27 19:51:07    122s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:51:07    122s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1512.8M
[08/27 19:51:07    122s] Process 0 wires and vias for routing blockage analysis
[08/27 19:51:07    122s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.027, REAL:0.020, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.024, MEM:1512.8M
[08/27 19:51:07    122s] Begin checking placement ... (start mem=1512.8M, init mem=1512.8M)
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] Running CheckPlace using 4 threads!...
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] ...checkPlace MT is done!
[08/27 19:51:07    122s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:1512.8M
[08/27 19:51:07    122s] *info: Recommended don't use cell = 0           
[08/27 19:51:07    122s] *info: Placed = 2              (Fixed = 2)
[08/27 19:51:07    122s] *info: Unplaced = 34132       
[08/27 19:51:07    122s] Placement Density:49.18%(574165/1167425)
[08/27 19:51:07    122s] Placement Density (including fixed std cells):49.18%(574165/1167425)
[08/27 19:51:07    122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1512.8M
[08/27 19:51:07    122s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1512.8M)
[08/27 19:51:07    122s] OPERPROF: Finished checkPlace at level 1, CPU:0.086, REAL:0.080, MEM:1512.8M
[08/27 19:51:07    122s] ############################################################################
[08/27 19:51:07    122s] # Innovus Netlist Design Rule Check
[08/27 19:51:07    122s] # Wed Aug 27 19:51:07 2025

[08/27 19:51:07    122s] ############################################################################
[08/27 19:51:07    122s] Design: croc_chip
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] ------ Design Summary:
[08/27 19:51:07    122s] Total Standard Cell Number   (cells) : 34132
[08/27 19:51:07    122s] Total Block Cell Number      (cells) : 2
[08/27 19:51:07    122s] Total I/O Pad Cell Number    (cells) : 64
[08/27 19:51:07    122s] Total Standard Cell Area     ( um^2) : 574165.07
[08/27 19:51:07    122s] Total Block Cell Area        ( um^2) : 186361.07
[08/27 19:51:07    122s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] ------ Design Statistics:
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] Number of Instances            : 34198
[08/27 19:51:07    122s] Number of Non-uniquified Insts : 34197
[08/27 19:51:07    122s] Number of Nets                 : 40173
[08/27 19:51:07    122s] Average number of Pins per Net : 3.25
[08/27 19:51:07    122s] Maximum number of Pins in Net  : 5002
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] ------ I/O Port summary
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] Number of Primary I/O Ports    : 48
[08/27 19:51:07    122s] Number of Input Ports          : 9
[08/27 19:51:07    122s] Number of Output Ports         : 7
[08/27 19:51:07    122s] Number of Bidirectional Ports  : 32
[08/27 19:51:07    122s] Number of Power/Ground Ports   : 0
[08/27 19:51:07    122s] Number of Floating Ports                     *: 0
[08/27 19:51:07    122s] Number of Ports Connected to Multiple Pads   *: 0
[08/27 19:51:07    122s] Number of Ports Connected to Core Instances   : 0
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] ------ Design Rule Checking:
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] Number of Output Pins connect to Power/Ground *: 0
[08/27 19:51:07    122s] Number of Insts with Input Pins tied together ?: 100
[08/27 19:51:07    122s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/27 19:51:07    122s] Number of Input/InOut Floating Pins            : 0
[08/27 19:51:07    122s] Number of Output Floating Pins                 : 0
[08/27 19:51:07    122s] Number of Output Term Marked TieHi/Lo         *: 0
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/27 19:51:07    122s] Number of nets with tri-state drivers          : 32
[08/27 19:51:07    122s] Number of nets with parallel drivers           : 0
[08/27 19:51:07    122s] Number of nets with multiple drivers           : 0
[08/27 19:51:07    122s] Number of nets with no driver (No FanIn)       : 0
[08/27 19:51:07    122s] Number of Output Floating nets (No FanOut)     : 5291
[08/27 19:51:07    122s] Number of High Fanout nets (>50)               : 10
[08/27 19:51:07    122s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/27 19:51:07    122s] Checking for any assigns in the netlist...
[08/27 19:51:07    122s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/27 19:51:07    122s]   csr_pmp_cfg_o_0_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_1_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_2_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_3_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_4_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_5_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_6_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_7_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_8_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_9_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_10_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_11_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_12_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_13_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_14_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_15_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_16_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_17_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_18_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_19_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_20_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_21_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_22_ _3288_
[08/27 19:51:07    122s]   csr_pmp_cfg_o_23_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_0_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_1_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_2_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_3_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_4_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_5_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_6_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_7_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_8_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_9_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_10_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_11_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_12_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_13_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_14_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_15_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_16_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_17_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_18_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_19_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_20_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_21_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_22_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_23_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_24_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_25_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_26_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_27_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_28_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_29_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_30_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_31_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_32_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_33_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_34_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_35_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_36_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_37_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_38_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_39_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_40_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_41_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_42_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_43_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_44_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_45_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_46_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_47_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_48_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_49_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_50_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_51_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_52_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_53_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_54_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_55_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_56_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_57_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_58_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_59_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_60_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_61_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_62_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_63_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_64_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_65_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_66_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_67_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_68_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_69_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_70_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_71_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_72_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_73_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_74_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_75_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_76_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_77_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_78_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_79_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_80_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_81_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_82_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_83_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_84_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_85_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_86_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_87_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_88_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_89_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_90_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_91_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_92_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_93_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_94_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_95_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_96_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_97_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_98_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_99_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_100_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_101_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_102_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_103_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_104_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_105_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_106_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_107_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_108_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_109_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_110_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_111_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_112_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_113_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_114_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_115_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_116_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_117_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_118_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_119_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_120_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_121_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_122_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_123_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_124_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_125_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_126_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_127_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_128_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_129_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_130_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_131_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_132_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_133_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_134_ _3288_
[08/27 19:51:07    122s]   csr_pmp_addr_o_135_ _3288_
[08/27 19:51:07    122s]   csr_pmp_mseccfg_o_0_ _3288_
[08/27 19:51:07    122s]   csr_pmp_mseccfg_o_1_ _3288_
[08/27 19:51:07    122s]   csr_pmp_mseccfg_o_2_ _3288_
[08/27 19:51:07    122s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/27 19:51:07    122s]   data_addr_o_0_ _4950_
[08/27 19:51:07    122s]   data_addr_o_1_ _4950_
[08/27 19:51:07    122s]   instr_addr_o_0_ _4950_
[08/27 19:51:07    122s]   instr_addr_o_1_ _4950_
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 19:51:07    122s]   data_o_1_ async_data_i_1_
[08/27 19:51:07    122s]   data_o_0_ async_data_i_0_
[08/27 19:51:07    122s]   ack_dst_q async_ack_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 19:51:07    122s]   req_src_q async_req_o
[08/27 19:51:07    122s]   data_src_q_1_ async_data_o_1_
[08/27 19:51:07    122s]   data_src_q_0_ async_data_o_0_
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 19:51:07    122s]   ack_dst_q async_ack_o
[08/27 19:51:07    122s]   data_o_0_ async_data_i_0_
[08/27 19:51:07    122s]   data_o_1_ async_data_i_1_
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 19:51:07    122s]   req_src_q async_req_o
[08/27 19:51:07    122s]   data_src_q_1_ async_data_o_1_
[08/27 19:51:07    122s]   data_src_q_0_ async_data_o_0_
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/27 19:51:07    122s]   reg_q_2_ serial_o
[08/27 19:51:07    122s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/27 19:51:07    122s]   data_dst_q_9_ data_o_9_
[08/27 19:51:07    122s]   data_dst_q_8_ data_o_8_
[08/27 19:51:07    122s]   data_dst_q_7_ data_o_7_
[08/27 19:51:07    122s]   data_dst_q_6_ data_o_6_
[08/27 19:51:07    122s]   data_dst_q_5_ data_o_5_
[08/27 19:51:07    122s]   data_dst_q_4_ data_o_4_
[08/27 19:51:07    122s]   data_dst_q_40_ data_o_40_
[08/27 19:51:07    122s]   data_dst_q_3_ data_o_3_
[08/27 19:51:07    122s]   data_dst_q_39_ data_o_39_
[08/27 19:51:07    122s]   data_dst_q_38_ data_o_38_
[08/27 19:51:07    122s]   data_dst_q_37_ data_o_37_
[08/27 19:51:07    122s]   data_dst_q_36_ data_o_36_
[08/27 19:51:07    122s]   data_dst_q_35_ data_o_35_
[08/27 19:51:07    122s]   data_dst_q_34_ data_o_34_
[08/27 19:51:07    122s]   data_dst_q_33_ data_o_33_
[08/27 19:51:07    122s]   data_dst_q_32_ data_o_32_
[08/27 19:51:07    122s]   data_dst_q_31_ data_o_31_
[08/27 19:51:07    122s]   data_dst_q_30_ data_o_30_
[08/27 19:51:07    122s]   data_dst_q_2_ data_o_2_
[08/27 19:51:07    122s]   data_dst_q_29_ data_o_29_
[08/27 19:51:07    122s]   data_dst_q_28_ data_o_28_
[08/27 19:51:07    122s]   data_dst_q_27_ data_o_27_
[08/27 19:51:07    122s]   data_dst_q_26_ data_o_26_
[08/27 19:51:07    122s]   data_dst_q_25_ data_o_25_
[08/27 19:51:07    122s]   data_dst_q_24_ data_o_24_
[08/27 19:51:07    122s]   data_dst_q_23_ data_o_23_
[08/27 19:51:07    122s]   data_dst_q_22_ data_o_22_
[08/27 19:51:07    122s]   data_dst_q_21_ data_o_21_
[08/27 19:51:07    122s]   data_dst_q_20_ data_o_20_
[08/27 19:51:07    122s]   data_dst_q_1_ data_o_1_
[08/27 19:51:07    122s]   data_dst_q_19_ data_o_19_
[08/27 19:51:07    122s]   data_dst_q_18_ data_o_18_
[08/27 19:51:07    122s]   data_dst_q_17_ data_o_17_
[08/27 19:51:07    122s]   data_dst_q_16_ data_o_16_
[08/27 19:51:07    122s]   data_dst_q_15_ data_o_15_
[08/27 19:51:07    122s]   data_dst_q_14_ data_o_14_
[08/27 19:51:07    122s]   data_dst_q_13_ data_o_13_
[08/27 19:51:07    122s]   data_dst_q_12_ data_o_12_
[08/27 19:51:07    122s]   data_dst_q_11_ data_o_11_
[08/27 19:51:07    122s]   data_dst_q_10_ data_o_10_
[08/27 19:51:07    122s]   data_dst_q_0_ data_o_0_
[08/27 19:51:07    122s]   ack_dst_q async_ack_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/27 19:51:07    122s]   reg_q_2_ serial_o
[08/27 19:51:07    122s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/27 19:51:07    122s]   req_src_q async_req_o
[08/27 19:51:07    122s]   data_src_q_9_ async_data_o_9_
[08/27 19:51:07    122s]   data_src_q_8_ async_data_o_8_
[08/27 19:51:07    122s]   data_src_q_7_ async_data_o_7_
[08/27 19:51:07    122s]   data_src_q_6_ async_data_o_6_
[08/27 19:51:07    122s]   data_src_q_5_ async_data_o_5_
[08/27 19:51:07    122s]   data_src_q_4_ async_data_o_4_
[08/27 19:51:07    122s]   data_src_q_40_ async_data_o_40_
[08/27 19:51:07    122s]   data_src_q_3_ async_data_o_3_
[08/27 19:51:07    122s]   data_src_q_39_ async_data_o_39_
[08/27 19:51:07    122s]   data_src_q_38_ async_data_o_38_
[08/27 19:51:07    122s]   data_src_q_37_ async_data_o_37_
[08/27 19:51:07    122s]   data_src_q_36_ async_data_o_36_
[08/27 19:51:07    122s]   data_src_q_35_ async_data_o_35_
[08/27 19:51:07    122s]   data_src_q_34_ async_data_o_34_
[08/27 19:51:07    122s]   data_src_q_33_ async_data_o_33_
[08/27 19:51:07    122s]   data_src_q_32_ async_data_o_32_
[08/27 19:51:07    122s]   data_src_q_31_ async_data_o_31_
[08/27 19:51:07    122s]   data_src_q_30_ async_data_o_30_
[08/27 19:51:07    122s]   data_src_q_2_ async_data_o_2_
[08/27 19:51:07    122s]   data_src_q_29_ async_data_o_29_
[08/27 19:51:07    122s]   data_src_q_28_ async_data_o_28_
[08/27 19:51:07    122s]   data_src_q_27_ async_data_o_27_
[08/27 19:51:07    122s]   data_src_q_26_ async_data_o_26_
[08/27 19:51:07    122s]   data_src_q_25_ async_data_o_25_
[08/27 19:51:07    122s]   data_src_q_24_ async_data_o_24_
[08/27 19:51:07    122s]   data_src_q_23_ async_data_o_23_
[08/27 19:51:07    122s]   data_src_q_22_ async_data_o_22_
[08/27 19:51:07    122s]   data_src_q_21_ async_data_o_21_
[08/27 19:51:07    122s]   data_src_q_20_ async_data_o_20_
[08/27 19:51:07    122s]   data_src_q_1_ async_data_o_1_
[08/27 19:51:07    122s]   data_src_q_19_ async_data_o_19_
[08/27 19:51:07    122s]   data_src_q_18_ async_data_o_18_
[08/27 19:51:07    122s]   data_src_q_17_ async_data_o_17_
[08/27 19:51:07    122s]   data_src_q_16_ async_data_o_16_
[08/27 19:51:07    122s]   data_src_q_15_ async_data_o_15_
[08/27 19:51:07    122s]   data_src_q_14_ async_data_o_14_
[08/27 19:51:07    122s]   data_src_q_13_ async_data_o_13_
[08/27 19:51:07    122s]   data_src_q_12_ async_data_o_12_
[08/27 19:51:07    122s]   data_src_q_11_ async_data_o_11_
[08/27 19:51:07    122s]   data_src_q_10_ async_data_o_10_
[08/27 19:51:07    122s]   data_src_q_0_ async_data_o_0_
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 19:51:07    122s]   data_o_1_ async_data_i_1_
[08/27 19:51:07    122s]   data_o_0_ async_data_i_0_
[08/27 19:51:07    122s]   ack_dst_q async_ack_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 19:51:07    122s]   req_src_q async_req_o
[08/27 19:51:07    122s]   data_src_q_1_ async_data_o_1_
[08/27 19:51:07    122s]   data_src_q_0_ async_data_o_0_
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 19:51:07    122s]   data_o_1_ async_data_i_1_
[08/27 19:51:07    122s]   data_o_0_ async_data_i_0_
[08/27 19:51:07    122s]   ack_dst_q async_ack_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 19:51:07    122s]   req_src_q async_req_o
[08/27 19:51:07    122s]   data_src_q_1_ async_data_o_1_
[08/27 19:51:07    122s]   data_src_q_0_ async_data_o_0_
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/27 19:51:07    122s]   reg_q_2_ serial_o
[08/27 19:51:07    122s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/27 19:51:07    122s]   data_dst_q_9_ data_o_9_
[08/27 19:51:07    122s]   data_dst_q_8_ data_o_8_
[08/27 19:51:07    122s]   data_dst_q_7_ data_o_7_
[08/27 19:51:07    122s]   data_dst_q_6_ data_o_6_
[08/27 19:51:07    122s]   data_dst_q_5_ data_o_5_
[08/27 19:51:07    122s]   data_dst_q_4_ data_o_4_
[08/27 19:51:07    122s]   data_dst_q_3_ data_o_3_
[08/27 19:51:07    122s]   data_dst_q_33_ data_o_33_
[08/27 19:51:07    122s]   data_dst_q_32_ data_o_32_
[08/27 19:51:07    122s]   data_dst_q_31_ data_o_31_
[08/27 19:51:07    122s]   data_dst_q_30_ data_o_30_
[08/27 19:51:07    122s]   data_dst_q_2_ data_o_2_
[08/27 19:51:07    122s]   data_dst_q_29_ data_o_29_
[08/27 19:51:07    122s]   data_dst_q_28_ data_o_28_
[08/27 19:51:07    122s]   data_dst_q_27_ data_o_27_
[08/27 19:51:07    122s]   data_dst_q_26_ data_o_26_
[08/27 19:51:07    122s]   data_dst_q_25_ data_o_25_
[08/27 19:51:07    122s]   data_dst_q_24_ data_o_24_
[08/27 19:51:07    122s]   data_dst_q_23_ data_o_23_
[08/27 19:51:07    122s]   data_dst_q_22_ data_o_22_
[08/27 19:51:07    122s]   data_dst_q_21_ data_o_21_
[08/27 19:51:07    122s]   data_dst_q_20_ data_o_20_
[08/27 19:51:07    122s]   data_dst_q_1_ data_o_1_
[08/27 19:51:07    122s]   data_dst_q_19_ data_o_19_
[08/27 19:51:07    122s]   data_dst_q_18_ data_o_18_
[08/27 19:51:07    122s]   data_dst_q_17_ data_o_17_
[08/27 19:51:07    122s]   data_dst_q_16_ data_o_16_
[08/27 19:51:07    122s]   data_dst_q_15_ data_o_15_
[08/27 19:51:07    122s]   data_dst_q_14_ data_o_14_
[08/27 19:51:07    122s]   data_dst_q_13_ data_o_13_
[08/27 19:51:07    122s]   data_dst_q_12_ data_o_12_
[08/27 19:51:07    122s]   data_dst_q_11_ data_o_11_
[08/27 19:51:07    122s]   data_dst_q_10_ data_o_10_
[08/27 19:51:07    122s]   data_dst_q_0_ data_o_0_
[08/27 19:51:07    122s]   ack_dst_q async_ack_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/27 19:51:07    122s]   reg_q_2_ serial_o
[08/27 19:51:07    122s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/27 19:51:07    122s]   req_src_q async_req_o
[08/27 19:51:07    122s]   data_src_q_9_ async_data_o_9_
[08/27 19:51:07    122s]   data_src_q_8_ async_data_o_8_
[08/27 19:51:07    122s]   data_src_q_7_ async_data_o_7_
[08/27 19:51:07    122s]   data_src_q_6_ async_data_o_6_
[08/27 19:51:07    122s]   data_src_q_5_ async_data_o_5_
[08/27 19:51:07    122s]   data_src_q_4_ async_data_o_4_
[08/27 19:51:07    122s]   data_src_q_3_ async_data_o_3_
[08/27 19:51:07    122s]   data_src_q_33_ async_data_o_33_
[08/27 19:51:07    122s]   data_src_q_32_ async_data_o_32_
[08/27 19:51:07    122s]   data_src_q_31_ async_data_o_31_
[08/27 19:51:07    122s]   data_src_q_30_ async_data_o_30_
[08/27 19:51:07    122s]   data_src_q_2_ async_data_o_2_
[08/27 19:51:07    122s]   data_src_q_29_ async_data_o_29_
[08/27 19:51:07    122s]   data_src_q_28_ async_data_o_28_
[08/27 19:51:07    122s]   data_src_q_27_ async_data_o_27_
[08/27 19:51:07    122s]   data_src_q_26_ async_data_o_26_
[08/27 19:51:07    122s]   data_src_q_25_ async_data_o_25_
[08/27 19:51:07    122s]   data_src_q_24_ async_data_o_24_
[08/27 19:51:07    122s]   data_src_q_23_ async_data_o_23_
[08/27 19:51:07    122s]   data_src_q_22_ async_data_o_22_
[08/27 19:51:07    122s]   data_src_q_21_ async_data_o_21_
[08/27 19:51:07    122s]   data_src_q_20_ async_data_o_20_
[08/27 19:51:07    122s]   data_src_q_1_ async_data_o_1_
[08/27 19:51:07    122s]   data_src_q_19_ async_data_o_19_
[08/27 19:51:07    122s]   data_src_q_18_ async_data_o_18_
[08/27 19:51:07    122s]   data_src_q_17_ async_data_o_17_
[08/27 19:51:07    122s]   data_src_q_16_ async_data_o_16_
[08/27 19:51:07    122s]   data_src_q_15_ async_data_o_15_
[08/27 19:51:07    122s]   data_src_q_14_ async_data_o_14_
[08/27 19:51:07    122s]   data_src_q_13_ async_data_o_13_
[08/27 19:51:07    122s]   data_src_q_12_ async_data_o_12_
[08/27 19:51:07    122s]   data_src_q_11_ async_data_o_11_
[08/27 19:51:07    122s]   data_src_q_10_ async_data_o_10_
[08/27 19:51:07    122s]   data_src_q_0_ async_data_o_0_
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/27 19:51:07    122s]   obi_rsp_o_6_ _0946_
[08/27 19:51:07    122s]   obi_rsp_o_5_ _0946_
[08/27 19:51:07    122s]   obi_rsp_o_2_ _0946_
[08/27 19:51:07    122s]   obi_rsp_o_1_ obi_req_i_0_
[08/27 19:51:07    122s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/27 19:51:07    122s]   reg_rsp_o_0_ _235_
[08/27 19:51:07    122s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/27 19:51:07    122s]   r_opc_o _1470_
[08/27 19:51:07    122s]   gnt_o _1469_
[08/27 19:51:07    122s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/27 19:51:07    122s]   reg_rsp_o_33_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_32_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_1_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_10_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_11_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_12_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_13_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_14_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_15_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_16_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_17_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_18_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_19_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_20_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_21_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_22_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_23_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_24_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_25_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_26_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_27_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_28_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_29_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_30_ _05969_
[08/27 19:51:07    122s]   reg_rsp_o_31_ _05969_
[08/27 19:51:07    122s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/27 19:51:07    122s]   user_sbr_obi_req_o_73_ _3688_
[08/27 19:51:07    122s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/27 19:51:07    122s]   reg_q_1_ serial_o
[08/27 19:51:07    122s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_38_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_34_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_33_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_37_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_36_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_32_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_35_ _40_
[08/27 19:51:07    122s]   interrupts_o_0_ _41_
[08/27 19:51:07    122s]   interrupts_o_1_ _41_
[08/27 19:51:07    122s]   interrupts_o_2_ _41_
[08/27 19:51:07    122s]   interrupts_o_3_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_0_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_1_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_2_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_3_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_4_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_5_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_6_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_7_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_8_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_9_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_10_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_11_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_12_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_13_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_14_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_15_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_16_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_17_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_18_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_19_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_20_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_21_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_22_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_23_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_24_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_25_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_26_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_27_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_28_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_29_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_30_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_31_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_32_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_33_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_34_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_35_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_36_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_37_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_38_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_39_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_40_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_41_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_42_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_43_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_44_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_45_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_46_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_47_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_48_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_49_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_50_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_51_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_52_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_53_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_54_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_55_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_56_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_57_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_58_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_59_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_60_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_61_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_62_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_63_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_64_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_65_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_66_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_67_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_68_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_69_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_70_ _41_
[08/27 19:51:07    122s]   user_mgr_obi_req_o_71_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_2_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_3_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_7_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_8_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_9_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_10_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_11_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_12_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_13_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_14_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_15_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_16_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_17_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_18_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_19_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_20_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_21_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_22_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_23_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_24_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_25_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_26_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_27_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_28_ _41_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_29_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_30_ _40_
[08/27 19:51:07    122s]   user_sbr_obi_rsp_o_31_ _41_
[08/27 19:51:07    122s] Checking routing tracks.....
[08/27 19:51:07    122s] Checking other grids.....
[08/27 19:51:07    122s] Checking routing blockage.....
[08/27 19:51:07    122s] Checking components.....
[08/27 19:51:07    122s] Checking constraints (guide/region/fence).....
[08/27 19:51:07    122s] Checking groups.....
[08/27 19:51:07    122s] Checking Ptn Core Box.....
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] Checking Preroutes.....
[08/27 19:51:07    122s] No. of regular pre-routes not on tracks : 0 
[08/27 19:51:07    122s]  Design check done.
[08/27 19:51:07    122s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:51:07    122s] Severity  ID               Count  Summary                                  
[08/27 19:51:07    122s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/27 19:51:07    122s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/27 19:51:07    122s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/27 19:51:07    122s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/27 19:51:07    122s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/27 19:51:07    122s] *** Message Summary: 5 warning(s), 0 error(s)
[08/27 19:51:07    122s] 
[08/27 19:51:07    122s] <CMD> clearGlobalNets
[08/27 19:51:07    122s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/27 19:51:07    122s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/27 19:51:07    122s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/27 19:51:07    122s] <CMD> addEndCap
[08/27 19:51:07    122s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/27 19:51:07    122s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/27 19:51:07    122s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/27 19:51:07    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:1512.8M
[08/27 19:51:07    122s] #spOpts: VtWidth 
[08/27 19:51:07    122s] All LLGs are deleted
[08/27 19:51:07    122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1512.8M
[08/27 19:51:07    122s] Core basic site is CoreSite
[08/27 19:51:07    122s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:51:07    122s] SiteArray: non-trimmed site array dimensions = 312 x 2460
[08/27 19:51:07    122s] SiteArray: use 3,194,880 bytes
[08/27 19:51:07    122s] SiteArray: current memory after site array memory allocation 1512.8M
[08/27 19:51:07    122s] SiteArray: FP blocked sites are writable
[08/27 19:51:07    122s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:51:07    122s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1512.8M
[08/27 19:51:07    122s] Process 0 wires and vias for routing blockage analysis
[08/27 19:51:07    122s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.028, REAL:0.021, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1512.8M
[08/27 19:51:07    122s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1512.8MB).
[08/27 19:51:07    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.068, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.013, REAL:0.013, MEM:1512.8M
[08/27 19:51:07    122s] Minimum row-size in sites for endcap insertion = 7.
[08/27 19:51:07    122s] Minimum number of sites for row blockage       = 1.
[08/27 19:51:07    122s] Inserted 386 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 19:51:07    122s] Inserted 386 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 19:51:07    122s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1512.8M
[08/27 19:51:07    122s] For 772 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/27 19:51:07    122s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.002, REAL:0.002, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1512.8M
[08/27 19:51:07    122s] All LLGs are deleted
[08/27 19:51:07    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1512.8M
[08/27 19:51:07    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1512.8M
[08/27 19:51:07    123s] <CMD> verifyEndCap
[08/27 19:51:07    123s] 
[08/27 19:51:07    123s] ******Begin verifyEndCap******
[08/27 19:51:07    123s] End edge value: 1
[08/27 19:51:07    123s] Outter corner value: 0
[08/27 19:51:07    123s] Inner corner  value: 0
[08/27 19:51:08    123s] Found no problem.
[08/27 19:51:08    123s] ******End verifyEndCap******
[08/27 19:51:08    123s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/27 19:51:08    123s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/27 19:51:08    123s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/27 19:51:08    123s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/27 19:51:08    123s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/27 19:51:08    123s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/27 19:51:08    123s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{610.07 405.06 1414.55 679.62}}
[08/27 19:51:08    123s] # set corebox [dbget top.fplan.coreBox]
# sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[08/27 19:51:08    123s] #% Begin sroute (date=08/27 19:51:08, mem=1236.6M)
[08/27 19:51:08    123s] *** Begin SPECIAL ROUTE on Wed Aug 27 19:51:08 2025 ***
[08/27 19:51:08    123s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/27 19:51:08    123s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/27 19:51:08    123s] 
[08/27 19:51:08    123s] Begin option processing ...
[08/27 19:51:08    123s] srouteConnectPowerBump set to false
[08/27 19:51:08    123s] routeSelectNet set to "VDD VSS"
[08/27 19:51:08    123s] routeSpecial set to true
[08/27 19:51:08    123s] srouteBlockPin set to "useLef"
[08/27 19:51:08    123s] srouteBottomLayerLimit set to 1
[08/27 19:51:08    123s] srouteBottomTargetLayerLimit set to 1
[08/27 19:51:08    123s] srouteConnectConverterPin set to false
[08/27 19:51:08    123s] srouteConnectPadPin set to false
[08/27 19:51:08    123s] srouteCrossoverViaBottomLayer set to 1
[08/27 19:51:08    123s] srouteCrossoverViaTopLayer set to 7
[08/27 19:51:08    123s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/27 19:51:08    123s] srouteFollowCorePinEnd set to 3
[08/27 19:51:08    123s] srouteFollowPadPin set to false
[08/27 19:51:08    123s] srouteJogControl set to "preferWithChanges differentLayer"
[08/27 19:51:08    123s] sroutePadPinAllPorts set to true
[08/27 19:51:08    123s] sroutePreserveExistingRoutes set to true
[08/27 19:51:08    123s] srouteRoutePowerBarPortOnBothDir set to true
[08/27 19:51:08    123s] srouteStopBlockPin set to "nearestTarget"
[08/27 19:51:08    123s] srouteTopLayerLimit set to 7
[08/27 19:51:08    123s] srouteTopTargetLayerLimit set to 7
[08/27 19:51:08    123s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2392.00 megs.
[08/27 19:51:08    123s] 
[08/27 19:51:08    123s] Reading DB technology information...
[08/27 19:51:08    123s] Finished reading DB technology information.
[08/27 19:51:08    123s] Reading floorplan and netlist information...
[08/27 19:51:08    123s] Finished reading floorplan and netlist information.
[08/27 19:51:08    123s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/27 19:51:08    123s] Read in 89 macros, 57 used
[08/27 19:51:08    123s] Read in 885 components
[08/27 19:51:08    123s]   819 core components: 47 unplaced, 0 placed, 772 fixed
[08/27 19:51:08    123s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/27 19:51:08    123s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/27 19:51:08    123s] Read in 48 logical pins
[08/27 19:51:08    123s] Read in 4 blockages
[08/27 19:51:08    123s] Read in 48 nets
[08/27 19:51:08    123s] Read in 2 special nets
[08/27 19:51:08    123s] Read in 1650 terminals
[08/27 19:51:08    123s] 2 nets selected.
[08/27 19:51:08    123s] 
[08/27 19:51:08    123s] Begin power routing ...
[08/27 19:51:08    123s] CPU time for FollowPin 0 seconds
[08/27 19:51:08    123s] CPU time for FollowPin 0 seconds
[08/27 19:51:08    123s]   Number of Block ports routed: 0  open: 400
[08/27 19:51:08    123s]   Number of Stripe ports routed: 0
[08/27 19:51:08    123s]   Number of Core ports routed: 0  open: 772
[08/27 19:51:08    123s]   Number of Power Bump ports routed: 0
[08/27 19:51:08    123s]   Number of Followpin connections: 386
[08/27 19:51:08    123s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2394.00 megs.
[08/27 19:51:08    123s] 
[08/27 19:51:08    123s] 
[08/27 19:51:08    123s] 
[08/27 19:51:08    123s]  Begin updating DB with routing results ...
[08/27 19:51:08    123s]  Updating DB with 0 via definition ...
[08/27 19:51:08    123s] sroute created 386 wires.
[08/27 19:51:08    123s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/27 19:51:08    123s] +--------+----------------+----------------+
[08/27 19:51:08    123s] |  Layer |     Created    |     Deleted    |
[08/27 19:51:08    123s] +--------+----------------+----------------+
[08/27 19:51:08    123s] | Metal1 |       386      |       NA       |
[08/27 19:51:08    123s] +--------+----------------+----------------+
[08/27 19:51:08    123s] #% End sroute (date=08/27 19:51:08, total cpu=0:00:00.3, real=0:00:00.0, peak res=1240.0M, current mem=1240.0M)
[08/27 19:51:08    123s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 19:51:08    123s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[08/27 19:51:08    123s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{329.76 329.94 1510.56 1510.08}}
[08/27 19:51:08    123s] 
[08/27 19:51:08    123s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {329.760000 329.940000 1510.560000 1510.080000}.
Initialize fgc environment(mem: 1513.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_410' was increased to (1509.180054 821.340027) (1510.560059 825.359985) because cell geometry (1509.180054 824.880005) (1510.560059 825.359985) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_409' was increased to (329.760010 821.340027) (331.140015 825.359985) because cell geometry (329.760010 824.880005) (331.140015 825.359985) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_48' was increased to (608.219971 409.320007) (609.599976 413.339996) because cell geometry (608.219971 412.859985) (609.599976 413.339996) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_47' was increased to (329.760010 409.320007) (331.140015 413.339996) because cell geometry (329.760010 412.859985) (331.140015 413.339996) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_43' was increased to (329.760010 405.540009) (331.140015 409.559998) because cell geometry (329.760010 409.079987) (331.140015 409.559998) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_31' was increased to (329.760010 386.640015) (331.140015 390.660004) because cell geometry (329.760010 390.179993) (331.140015 390.660004) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_29' was increased to (329.760010 382.859985) (331.140015 386.880005) because cell geometry (329.760010 386.399994) (331.140015 386.880005) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_27' was increased to (329.760010 379.079987) (331.140015 383.100006) because cell geometry (329.760010 382.619995) (331.140015 383.100006) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_25' was increased to (329.760010 375.299988) (331.140015 379.320007) because cell geometry (329.760010 378.839996) (331.140015 379.320007) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_23' was increased to (329.760010 371.519989) (331.140015 375.540009) because cell geometry (329.760010 375.059998) (331.140015 375.540009) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_21' was increased to (329.760010 367.739990) (331.140015 371.760010) because cell geometry (329.760010 371.279999) (331.140015 371.760010) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_19' was increased to (329.760010 363.959991) (331.140015 367.980011) because cell geometry (329.760010 367.500000) (331.140015 367.980011) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (329.760010 360.179993) (331.140015 364.200012) because cell geometry (329.760010 363.720001) (331.140015 364.200012) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (329.760010 356.399994) (331.140015 360.420013) because cell geometry (329.760010 359.940002) (331.140015 360.420013) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (329.760010 352.619995) (331.140015 356.640015) because cell geometry (329.760010 356.160004) (331.140015 356.640015) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_11' was increased to (329.760010 348.839996) (331.140015 352.859985) because cell geometry (329.760010 352.380005) (331.140015 352.859985) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_9' was increased to (329.760010 345.059998) (331.140015 349.079987) because cell geometry (329.760010 348.600006) (331.140015 349.079987) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_7' was increased to (329.760010 341.279999) (331.140015 345.299988) because cell geometry (329.760010 344.820007) (331.140015 345.299988) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (329.760010 337.500000) (331.140015 341.519989) because cell geometry (329.760010 341.040009) (331.140015 341.519989) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_3' was increased to (329.760010 333.720001) (331.140015 337.739990) because cell geometry (329.760010 337.260010) (331.140015 337.739990) was outside the original block boundary.
[08/27 19:51:08    123s] Type 'man IMPPP-133' for more detail.
[08/27 19:51:08    123s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/27 19:51:08    123s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:51:08    123s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:08    123s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:08    123s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:08    123s] Starting stripe generation ...
[08/27 19:51:08    123s] Non-Default Mode Option Settings :
[08/27 19:51:08    123s]   -stapling_nets_style side_to_side
[08/27 19:51:08    123s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:08    123s] Stripe generation is complete.
[08/27 19:51:08    123s] vias are now being generated.
[08/27 19:51:08    123s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:08    123s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:09    123s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:09    124s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:09    124s] addStripe created 368 wires.
[08/27 19:51:09    124s] ViaGen created 41570 vias, deleted 0 via to avoid violation.
[08/27 19:51:09    124s] +--------+----------------+----------------+
[08/27 19:51:09    124s] |  Layer |     Created    |     Deleted    |
[08/27 19:51:09    124s] +--------+----------------+----------------+
[08/27 19:51:09    124s] |  Via1  |      20785     |        0       |
[08/27 19:51:09    124s] |  Via2  |      20785     |        0       |
[08/27 19:51:09    124s] | Metal3 |       368      |       NA       |
[08/27 19:51:09    124s] +--------+----------------+----------------+
[08/27 19:51:09    124s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 19:51:09    124s] -stacked_via_bottom_layer bottomLayer
[08/27 19:51:09    124s] -stacked_via_top_layer topLayer
[08/27 19:51:09    124s] -stapling_nets_style end_to_end
[08/27 19:51:09    124s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[08/27 19:51:09    124s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area $corebox
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area {{329.76 329.94 1510.56 1510.08}}
[08/27 19:51:09    124s] 
[08/27 19:51:09    124s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {329.760000 329.940000 1510.560000 1510.080000}.
Initialize fgc environment(mem: 1513.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:09    124s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:09    124s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:09    124s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:09    124s] Starting stripe generation ...
[08/27 19:51:09    124s] Non-Default Mode Option Settings :
[08/27 19:51:09    124s]   -stapling_nets_style side_to_side
[08/27 19:51:09    124s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:09    124s] Stripe generation is complete.
[08/27 19:51:09    124s] vias are now being generated.
[08/27 19:51:09    124s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:10    124s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:10    124s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:10    124s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:10    124s] addStripe created 94 wires.
[08/27 19:51:10    124s] ViaGen created 5324 vias, deleted 0 via to avoid violation.
[08/27 19:51:10    124s] +--------+----------------+----------------+
[08/27 19:51:10    124s] |  Layer |     Created    |     Deleted    |
[08/27 19:51:10    124s] +--------+----------------+----------------+
[08/27 19:51:10    124s] |  Via3  |      5324      |        0       |
[08/27 19:51:10    124s] | Metal4 |       94       |       NA       |
[08/27 19:51:10    124s] +--------+----------------+----------------+
[08/27 19:51:10    124s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[08/27 19:51:10    124s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{329.76 329.94 1510.56 1510.08}}
[08/27 19:51:10    124s] 
[08/27 19:51:10    124s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {329.760000 329.940000 1510.560000 1510.080000}.
Initialize fgc environment(mem: 1513.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:10    124s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:10    124s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:10    124s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:10    124s] Starting stripe generation ...
[08/27 19:51:10    124s] Non-Default Mode Option Settings :
[08/27 19:51:10    124s]   -stapling_nets_style side_to_side
[08/27 19:51:10    124s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:10    124s] Stripe generation is complete.
[08/27 19:51:10    124s] vias are now being generated.
[08/27 19:51:10    124s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:10    124s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:10    125s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:11    125s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:11    125s] addStripe created 266 wires.
[08/27 19:51:11    125s] ViaGen created 5082 vias, deleted 0 via to avoid violation.
[08/27 19:51:11    125s] +--------+----------------+----------------+
[08/27 19:51:11    125s] |  Layer |     Created    |     Deleted    |
[08/27 19:51:11    125s] +--------+----------------+----------------+
[08/27 19:51:11    125s] |  Via4  |      5082      |        0       |
[08/27 19:51:11    125s] | Metal5 |       266      |       NA       |
[08/27 19:51:11    125s] +--------+----------------+----------------+
[08/27 19:51:11    125s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[08/27 19:51:11    125s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area $corebox
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area {{329.76 329.94 1510.56 1510.08}}
[08/27 19:51:11    125s] 
[08/27 19:51:11    125s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {329.760000 329.940000 1510.560000 1510.080000}.
Initialize fgc environment(mem: 1513.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:11    125s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:11    125s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:11    125s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:11    125s] Starting stripe generation ...
[08/27 19:51:11    125s] Non-Default Mode Option Settings :
[08/27 19:51:11    125s]   -stapling_nets_style side_to_side
[08/27 19:51:11    125s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:11    125s] Stripe generation is complete.
[08/27 19:51:11    125s] vias are now being generated.
[08/27 19:51:11    125s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:11    125s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:11    125s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:11    125s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:12    125s] addStripe created 79 wires.
[08/27 19:51:12    125s] ViaGen created 5269 vias, deleted 0 via to avoid violation.
[08/27 19:51:12    125s] +--------+----------------+----------------+
[08/27 19:51:12    125s] |  Layer |     Created    |     Deleted    |
[08/27 19:51:12    125s] +--------+----------------+----------------+
[08/27 19:51:12    125s] | TopVia1|      5269      |        0       |
[08/27 19:51:12    125s] |TopMetal1|       79       |       NA       |
[08/27 19:51:12    125s] +--------+----------------+----------------+
[08/27 19:51:12    125s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[08/27 19:51:12    125s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area $corebox
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area {{329.76 329.94 1510.56 1510.08}}
[08/27 19:51:12    125s] 
[08/27 19:51:12    125s] Initialize fgc environment(mem: 1513.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Starting stripe generation ...
[08/27 19:51:12    125s] Non-Default Mode Option Settings :
[08/27 19:51:12    125s]   -stapling_nets_style side_to_side
[08/27 19:51:12    125s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/27 19:51:12    125s] Type 'man IMPPP-4055' for more detail.
[08/27 19:51:12    125s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1513.1M)
[08/27 19:51:12    125s] Stripe generation is complete.
[08/27 19:51:12    125s] vias are now being generated.
[08/27 19:51:12    126s] addStripe created 79 wires.
[08/27 19:51:12    126s] ViaGen created 3121 vias, deleted 0 via to avoid violation.
[08/27 19:51:12    126s] +--------+----------------+----------------+
[08/27 19:51:12    126s] |  Layer |     Created    |     Deleted    |
[08/27 19:51:12    126s] +--------+----------------+----------------+
[08/27 19:51:12    126s] | TopVia2|      3121      |        0       |
[08/27 19:51:12    126s] |TopMetal2|       79       |       NA       |
[08/27 19:51:12    126s] +--------+----------------+----------------+
[08/27 19:51:12    126s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[08/27 19:51:12    126s] # set cmd "editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 19:51:12    126s] #% Begin editPowerVia (date=08/27 19:51:12, mem=1243.7M)
[08/27 19:51:12    126s] 
[08/27 19:51:12    126s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:12    126s] ViaGen created 1298 vias, deleted 0 via to avoid violation.
[08/27 19:51:12    126s] +--------+----------------+----------------+
[08/27 19:51:12    126s] |  Layer |     Created    |     Deleted    |
[08/27 19:51:12    126s] +--------+----------------+----------------+
[08/27 19:51:12    126s] |  Via3  |       70       |        0       |
[08/27 19:51:12    126s] |  Via4  |       614      |        0       |
[08/27 19:51:12    126s] | TopVia1|       614      |        0       |
[08/27 19:51:12    126s] +--------+----------------+----------------+
[08/27 19:51:12    126s] #% End editPowerVia (date=08/27 19:51:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=1243.7M, current mem=1243.6M)
[08/27 19:51:12    126s] # set cmd "editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 19:51:12    126s] #% Begin editPowerVia (date=08/27 19:51:12, mem=1243.6M)
[08/27 19:51:12    126s] 
[08/27 19:51:12    126s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:51:12    126s] ViaGen created 1569 vias, deleted 0 via to avoid violation.
[08/27 19:51:12    126s] +--------+----------------+----------------+
[08/27 19:51:12    126s] |  Layer |     Created    |     Deleted    |
[08/27 19:51:12    126s] +--------+----------------+----------------+
[08/27 19:51:12    126s] |  Via3  |       115      |        0       |
[08/27 19:51:12    126s] |  Via4  |       727      |        0       |
[08/27 19:51:12    126s] | TopVia1|       727      |        0       |
[08/27 19:51:12    126s] +--------+----------------+----------------+
[08/27 19:51:12    126s] #% End editPowerVia (date=08/27 19:51:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=1243.8M, current mem=1243.8M)
[08/27 19:51:12    126s] ### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/27 19:51:12    126s] <CMD> verifyPowerVia
[08/27 19:51:12    126s] 
[08/27 19:51:12    126s] ******** Start: VERIFY POWER VIA ********
[08/27 19:51:12    126s] Start Time: Wed Aug 27 19:51:12 2025
[08/27 19:51:12    126s] 
[08/27 19:51:12    126s] Check all 2 Power/Ground nets
[08/27 19:51:12    126s] *** Checking Net VDD
[08/27 19:51:12    126s] *** Checking Net VSS
[08/27 19:51:13    126s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/27 19:51:13    126s] 
[08/27 19:51:13    126s] Begin Summary 
[08/27 19:51:13    126s]   Found no problems or warnings.
[08/27 19:51:13    126s] End Summary
[08/27 19:51:13    126s] 
[08/27 19:51:13    126s] End Time: Wed Aug 27 19:51:13 2025
[08/27 19:51:13    126s] ******** End: VERIFY POWER VIA ********
[08/27 19:51:13    126s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/27 19:51:13    126s]   (CPU Time: 0:00:00.4  MEM: 0.000M)
[08/27 19:51:13    126s] 
[08/27 19:51:13    126s] <CMD> verify_connectivity -net {VDD VSS}
[08/27 19:51:13    126s] VERIFY_CONNECTIVITY use new engine.
[08/27 19:51:13    126s] 
[08/27 19:51:13    126s] ******** Start: VERIFY CONNECTIVITY ********
[08/27 19:51:13    126s] Start Time: Wed Aug 27 19:51:13 2025
[08/27 19:51:13    126s] 
[08/27 19:51:13    126s] Design Name: croc_chip
[08/27 19:51:13    126s] Database Units: 1000
[08/27 19:51:13    126s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/27 19:51:13    126s] Error Limit = 1000; Warning Limit = 50
[08/27 19:51:13    126s] Check specified nets
[08/27 19:51:13    126s] Use 4 pthreads
[08/27 19:51:13    127s] Net VSS: dangling Wire.
[08/27 19:51:13    127s] Net VDD: dangling Wire.
[08/27 19:51:13    127s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/27 19:51:13    127s] Type 'man IMPVFC-3' for more detail.
[08/27 19:51:13    127s] 
[08/27 19:51:13    127s] Begin Summary 
[08/27 19:51:13    127s]     1000 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/27 19:51:13    127s]     1000 total info(s) created.
[08/27 19:51:13    127s] End Summary
[08/27 19:51:13    127s] 
[08/27 19:51:13    127s] End Time: Wed Aug 27 19:51:13 2025
[08/27 19:51:13    127s] Time Elapsed: 0:00:00.0
[08/27 19:51:13    127s] 
[08/27 19:51:13    127s] ******** End: VERIFY CONNECTIVITY ********
[08/27 19:51:13    127s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/27 19:51:13    127s]   (CPU Time: 0:00:00.2  MEM: 23.000M)
[08/27 19:51:13    127s] 
[08/27 19:51:13    127s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[08/27 19:51:13    127s] #% Begin save design ... (date=08/27 19:51:13, mem=1246.9M)
[08/27 19:51:13    127s] % Begin Save ccopt configuration ... (date=08/27 19:51:13, mem=1246.9M)
[08/27 19:51:13    127s] % End Save ccopt configuration ... (date=08/27 19:51:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.9M, current mem=1246.9M)
[08/27 19:51:13    127s] % Begin Save netlist data ... (date=08/27 19:51:13, mem=1246.9M)
[08/27 19:51:13    127s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:51:13    127s] % End Save netlist data ... (date=08/27 19:51:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1247.2M, current mem=1247.2M)
[08/27 19:51:13    127s] Saving symbol-table file in separate thread ...
[08/27 19:51:13    127s] Saving congestion map file in separate thread ...
[08/27 19:51:13    127s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:51:13    127s] % Begin Save AAE data ... (date=08/27 19:51:13, mem=1247.2M)
[08/27 19:51:13    127s] Saving AAE Data ...
[08/27 19:51:13    127s] % End Save AAE data ... (date=08/27 19:51:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1247.2M, current mem=1247.2M)
[08/27 19:51:13    127s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:51:13    127s] Saving mode setting ...
[08/27 19:51:13    127s] Saving global file ...
[08/27 19:51:13    127s] Saving Drc markers ...
[08/27 19:51:13    127s] ... 1004 markers are saved ...
[08/27 19:51:13    127s] ... 0 geometry drc markers are saved ...
[08/27 19:51:13    127s] ... 0 antenna drc markers are saved ...
[08/27 19:51:13    127s] % Begin Save routing data ... (date=08/27 19:51:13, mem=1247.3M)
[08/27 19:51:13    127s] Saving route file ...
[08/27 19:51:14    127s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1533.6M) ***
[08/27 19:51:14    127s] % End Save routing data ... (date=08/27 19:51:14, total cpu=0:00:00.1, real=0:00:01.0, peak res=1247.6M, current mem=1247.6M)
[08/27 19:51:14    127s] Saving special route data file in separate thread ...
[08/27 19:51:14    127s] Saving PG file in separate thread ...
[08/27 19:51:14    127s] Saving placement file in separate thread ...
[08/27 19:51:14    127s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:51:14    127s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 19:51:14 2025)
[08/27 19:51:14    127s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:51:14    127s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1587.6M) ***
[08/27 19:51:14    127s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:14    127s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1571.6M) ***
[08/27 19:51:14    127s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:14    127s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:14    127s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/27 19:51:14    127s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1555.6M) ***
[08/27 19:51:14    127s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:14    127s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:14    128s] % Begin Save power constraints data ... (date=08/27 19:51:14, mem=1248.8M)
[08/27 19:51:14    128s] % End Save power constraints data ... (date=08/27 19:51:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1248.8M, current mem=1248.8M)
[08/27 19:51:19    132s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/27 19:51:19    132s] #% End save design ... (date=08/27 19:51:19, total cpu=0:00:05.4, real=0:00:06.0, peak res=1248.8M, current mem=1248.2M)
[08/27 19:51:20    132s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:51:20    132s] 
[08/27 19:51:20    132s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[08/27 19:51:20    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:1529.6M
[08/27 19:51:20    132s] #spOpts: VtWidth mergeVia=F 
[08/27 19:51:20    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1529.6M
[08/27 19:51:20    132s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1529.6M
[08/27 19:51:20    132s] Core basic site is CoreSite
[08/27 19:51:20    132s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:51:20    132s] SiteArray: non-trimmed site array dimensions = 312 x 2460
[08/27 19:51:20    132s] SiteArray: use 3,194,880 bytes
[08/27 19:51:20    132s] SiteArray: current memory after site array memory allocation 1529.6M
[08/27 19:51:20    132s] SiteArray: FP blocked sites are writable
[08/27 19:51:20    132s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:51:20    132s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1529.6M
[08/27 19:51:20    132s] Process 64505 wires and vias for routing blockage analysis
[08/27 19:51:20    132s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.146, REAL:0.038, MEM:1529.6M
[08/27 19:51:20    132s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.227, REAL:0.076, MEM:1529.6M
[08/27 19:51:20    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.241, REAL:0.091, MEM:1529.6M
[08/27 19:51:20    132s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1529.6MB).
[08/27 19:51:20    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.309, REAL:0.158, MEM:1529.6M
[08/27 19:51:20    132s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 19:51:20    132s] Type 'man IMPSP-5134' for more detail.
[08/27 19:51:20    132s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 19:51:20    132s] Type 'man IMPSP-5134' for more detail.
[08/27 19:51:20    133s] For 7880 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/27 19:51:20    133s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1530.7M
[08/27 19:51:20    133s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1530.7M
[08/27 19:51:20    133s] All LLGs are deleted
[08/27 19:51:20    133s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1530.7M
[08/27 19:51:20    133s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1530.7M
[08/27 19:51:20    133s] Inserted 7880 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/27 19:51:20    133s] <CMD> saveDesign SAVED/00_init_design.invs
[08/27 19:51:20    133s] #% Begin save design ... (date=08/27 19:51:20, mem=1247.6M)
[08/27 19:51:20    133s] % Begin Save ccopt configuration ... (date=08/27 19:51:20, mem=1247.6M)
[08/27 19:51:20    133s] % End Save ccopt configuration ... (date=08/27 19:51:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1247.6M, current mem=1247.6M)
[08/27 19:51:20    133s] % Begin Save netlist data ... (date=08/27 19:51:20, mem=1247.6M)
[08/27 19:51:20    133s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:51:20    133s] % End Save netlist data ... (date=08/27 19:51:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1248.5M, current mem=1248.5M)
[08/27 19:51:20    133s] Saving symbol-table file in separate thread ...
[08/27 19:51:20    133s] Saving congestion map file in separate thread ...
[08/27 19:51:20    133s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:51:20    133s] % Begin Save AAE data ... (date=08/27 19:51:20, mem=1248.9M)
[08/27 19:51:20    133s] Saving AAE Data ...
[08/27 19:51:20    133s] % End Save AAE data ... (date=08/27 19:51:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1248.9M, current mem=1248.9M)
[08/27 19:51:20    133s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:51:20    133s] Saving mode setting ...
[08/27 19:51:20    133s] Saving global file ...
[08/27 19:51:20    133s] Saving Drc markers ...
[08/27 19:51:20    133s] ... 1004 markers are saved ...
[08/27 19:51:20    133s] ... 0 geometry drc markers are saved ...
[08/27 19:51:20    133s] ... 0 antenna drc markers are saved ...
[08/27 19:51:20    133s] % Begin Save routing data ... (date=08/27 19:51:20, mem=1249.1M)
[08/27 19:51:20    133s] Saving route file ...
[08/27 19:51:21    133s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1530.1M) ***
[08/27 19:51:21    133s] % End Save routing data ... (date=08/27 19:51:21, total cpu=0:00:00.1, real=0:00:01.0, peak res=1249.2M, current mem=1249.2M)
[08/27 19:51:21    133s] Saving special route data file in separate thread ...
[08/27 19:51:21    133s] Saving PG file in separate thread ...
[08/27 19:51:21    133s] Saving placement file in separate thread ...
[08/27 19:51:21    133s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 19:51:21 2025)
[08/27 19:51:21    133s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:51:21    133s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:21    133s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:51:21    133s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1568.1M) ***
[08/27 19:51:21    133s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1568.1M) ***
[08/27 19:51:21    133s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:21    133s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:21    133s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/27 19:51:21    133s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1552.1M) ***
[08/27 19:51:21    133s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:21    133s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:51:21    133s] % Begin Save power constraints data ... (date=08/27 19:51:21, mem=1250.3M)
[08/27 19:51:21    133s] % End Save power constraints data ... (date=08/27 19:51:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1250.3M, current mem=1250.3M)
[08/27 19:51:26    138s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/27 19:51:26    138s] #% End save design ... (date=08/27 19:51:26, total cpu=0:00:05.0, real=0:00:06.0, peak res=1251.0M, current mem=1251.0M)
[08/27 19:51:26    138s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:51:26    138s] 
[08/27 19:51:26    138s] <CMD> set_table_style -no_frame_fix_width
[08/27 19:51:26    138s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 19:51:26    138s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 19:51:26    138s] <CMD> timeDesign -prePlace -pathReports -slackReports -numPaths 1000 -prefix 00_init_design_prePlace -outDir ./rpt/00_init_design_prePlace
[08/27 19:51:26    138s] Set Using Default Delay Limit as 101.
[08/27 19:51:26    138s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/27 19:51:26    138s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/27 19:51:26    138s] Set Default Net Delay as 0 ps.
[08/27 19:51:26    138s] Set Default Net Load as 0 pF. 
[08/27 19:51:26    138s] Effort level <high> specified for reg2reg path_group
[08/27 19:51:27    139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1611.7M
[08/27 19:51:27    139s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1611.7M
[08/27 19:51:27    139s] Fast DP-INIT is on for default
[08/27 19:51:27    140s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.079, REAL:0.034, MEM:1611.7M
[08/27 19:51:27    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.104, REAL:0.059, MEM:1611.7M
[08/27 19:51:27    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1611.7M
[08/27 19:51:27    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1611.7M
[08/27 19:51:27    140s] Starting delay calculation for Setup views
[08/27 19:51:27    140s] #################################################################################
[08/27 19:51:27    140s] # Design Stage: PreRoute
[08/27 19:51:27    140s] # Design Name: croc_chip
[08/27 19:51:27    140s] # Design Mode: 90nm
[08/27 19:51:27    140s] # Analysis Mode: MMMC Non-OCV 
[08/27 19:51:27    140s] # Parasitics Mode: No SPEF/RCDB
[08/27 19:51:27    140s] # Signoff Settings: SI Off 
[08/27 19:51:27    140s] #################################################################################
[08/27 19:51:27    140s] Topological Sorting (REAL = 0:00:00.0, MEM = 1616.9M, InitMEM = 1611.7M)
[08/27 19:51:27    140s] Calculate delays in BcWc mode...
[08/27 19:51:27    140s] Start delay calculation (fullDC) (4 T). (MEM=1616.92)
[08/27 19:51:27    140s] Start AAE Lib Loading. (MEM=1633.59)
[08/27 19:51:27    140s] End AAE Lib Loading. (MEM=1643.13 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 19:51:27    140s] End AAE Lib Interpolated Model. (MEM=1643.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 19:51:27    140s] First Iteration Infinite Tw... 
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:51:28    141s] Type 'man IMPESI-3194' for more detail.
[08/27 19:51:28    141s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:51:28    141s] Type 'man IMPESI-3199' for more detail.
[08/27 19:51:29    145s] Total number of fetched objects 39670
[08/27 19:51:29    146s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/27 19:51:29    146s] End delay calculation. (MEM=1849.61 CPU=0:00:04.5 REAL=0:00:01.0)
[08/27 19:51:29    146s] End delay calculation (fullDC). (MEM=1849.61 CPU=0:00:05.8 REAL=0:00:02.0)
[08/27 19:51:29    146s] *** CDM Built up (cpu=0:00:06.0  real=0:00:02.0  mem= 1849.6M) ***
[08/27 19:51:29    147s] *** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:02.0 totSessionCpu=0:02:27 mem=1849.6M)
[08/27 19:51:31    150s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 49.974%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/27 19:51:31    150s] Resetting back High Fanout Nets as non-ideal
[08/27 19:51:31    150s] Set Default Net Delay as 1000 ps.
[08/27 19:51:31    150s] Set Default Net Load as 0.5 pF. 
[08/27 19:51:31    150s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/27 19:51:31    150s] Total CPU time: 12.71 sec
[08/27 19:51:31    150s] Total Real time: 5.0 sec
[08/27 19:51:31    150s] Total Memory Usage: 1618.390625 Mbytes
[08/27 19:51:31    150s] 
[08/27 19:51:31    150s] =============================================================================================
[08/27 19:51:31    150s]  Final TAT Report for timeDesign
[08/27 19:51:31    150s] =============================================================================================
[08/27 19:51:31    150s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 19:51:31    150s] ---------------------------------------------------------------------------------------------
[08/27 19:51:31    150s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 19:51:31    150s] [ TimingUpdate           ]      1   0:00:00.3  (   6.6 % )     0:00:02.6 /  0:00:07.3    2.8
[08/27 19:51:31    150s] [ FullDelayCalc          ]      1   0:00:02.3  (  47.3 % )     0:00:02.3 /  0:00:06.2    2.7
[08/27 19:51:31    150s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:03.8 /  0:00:10.6    2.8
[08/27 19:51:31    150s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.4    2.1
[08/27 19:51:31    150s] [ GenerateReports        ]      1   0:00:00.9  (  18.2 % )     0:00:00.9 /  0:00:02.7    3.1
[08/27 19:51:31    150s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.4    2.1
[08/27 19:51:31    150s] [ MISC                   ]          0:00:01.0  (  21.5 % )     0:00:01.0 /  0:00:02.1    2.0
[08/27 19:51:31    150s] ---------------------------------------------------------------------------------------------
[08/27 19:51:31    150s]  timeDesign TOTAL                   0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:12.7    2.6
[08/27 19:51:31    150s] ---------------------------------------------------------------------------------------------
[08/27 19:51:31    150s] 
[08/27 19:51:34    151s] <CMD> checkFPlan -reportUtil
[08/27 19:51:34    151s] Checking routing tracks.....
[08/27 19:51:34    151s] Checking other grids.....
[08/27 19:51:34    151s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 19:51:34    151s] Checking core/die box is on Grid.....
[08/27 19:51:34    151s] **WARN: (IMPFP-7238):	CORE's corner: (329.7600000000 , 329.9400000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:51:34    151s] **WARN: (IMPFP-7238):	CORE's corner: (1510.5600000000 , 1510.0800000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:51:34    151s] Checking snap rule ......
[08/27 19:51:34    151s] Checking Row is on grid......
[08/27 19:51:34    151s] Checking AreaIO row.....
[08/27 19:51:34    151s] Checking row out of die ...
[08/27 19:51:34    151s] Checking routing blockage.....
[08/27 19:51:34    151s] Checking components.....
[08/27 19:51:34    151s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 19:51:34    151s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 19:51:34    151s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 19:51:34    151s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 19:51:35    151s] Checking IO Pads out of die...
[08/27 19:51:35    151s] Checking constraints (guide/region/fence).....
[08/27 19:51:35    151s] Checking groups.....
[08/27 19:51:35    151s] 
[08/27 19:51:35    151s] Checking Preroutes.....
[08/27 19:51:35    151s] No. of regular pre-routes not on tracks : 0 
[08/27 19:51:35    151s] 
[08/27 19:51:35    151s] Reporting Utilizations.....
[08/27 19:51:35    151s] 
[08/27 19:51:35    151s] Core utilization  = 58.541487
[08/27 19:51:35    151s] Effective Utilizations
[08/27 19:51:35    151s] All LLGs are deleted
[08/27 19:51:35    151s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1618.4M
[08/27 19:51:35    151s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1618.4M
[08/27 19:51:35    151s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1618.4M
[08/27 19:51:35    151s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1618.4M
[08/27 19:51:35    151s] Core basic site is CoreSite
[08/27 19:51:35    151s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:51:35    151s] Fast DP-INIT is on for default
[08/27 19:51:35    151s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:51:35    151s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.081, REAL:0.036, MEM:1642.4M
[08/27 19:51:35    151s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.107, REAL:0.062, MEM:1642.4M
[08/27 19:51:35    151s] Average module density = 0.500.
[08/27 19:51:35    151s] Density for the design = 0.500.
[08/27 19:51:35    151s]        = stdcell_area 316449 sites (574165 um^2) / alloc_area 633226 sites (1148925 um^2).
[08/27 19:51:35    151s] Pin Density = 0.1701.
[08/27 19:51:35    151s]             = total # of pins 130541 / total area 767520.
[08/27 19:51:35    151s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1642.4M
[08/27 19:51:35    151s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1642.4M
[08/27 19:51:35    151s] 
[08/27 19:51:35    151s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:51:35    151s] Severity  ID               Count  Summary                                  
[08/27 19:51:35    151s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 19:51:35    151s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/27 19:51:35    151s] *** Message Summary: 6 warning(s), 0 error(s)
[08/27 19:51:35    151s] 
[08/27 19:51:44    152s] <CMD> freeDesign
[08/27 19:51:44    152s] Reset to color id 0 for i_croc_soc (croc_soc$croc_chip.i_croc_soc) and all their descendants.
[08/27 19:51:44    152s] Deleting Cell Server ...
[08/27 19:51:44    152s] -stacked_via_bottom_layer bottomLayer
[08/27 19:51:44    152s] -stacked_via_top_layer topLayer
[08/27 19:51:44    152s] -stapling_nets_style end_to_end
[08/27 19:51:44    152s] -leftEdge ""
[08/27 19:51:44    152s] -prefix ""
[08/27 19:51:44    152s] -rightEdge ""
[08/27 19:51:44    152s] Free PSO.
[08/27 19:51:44    152s] Cleaning up the current multi-corner RC extraction setup.
[08/27 19:51:44    152s] -enable_high_fanout false
[08/27 19:51:45    153s] Set DBUPerIGU to 1000.
[08/27 19:51:45    153s] Set net toggle Scale Factor to 1.00
[08/27 19:51:45    153s] Set Shrink Factor to 1.00000
[08/27 19:51:45    153s] Set net toggle Scale Factor to 1.00
[08/27 19:51:45    153s] Set Shrink Factor to 1.00000
[08/27 19:51:45    153s] Set net toggle Scale Factor to 1.00
[08/27 19:51:45    153s] Set Shrink Factor to 1.00000
[08/27 19:51:45    153s] 
[08/27 19:51:45    153s] *** Memory Usage v#1 (Current mem = 1344.129M, initial mem = 273.906M) ***
[08/27 19:51:45    153s] 
[08/27 19:51:45    153s] 
[08/27 19:51:45    153s] Info (SM2C): Status of key globals:
[08/27 19:51:45    153s] 	 MMMC-by-default flow     : 1
[08/27 19:51:45    153s] 	 Default MMMC objs envvar : 0
[08/27 19:51:45    153s] 	 Data portability         : 0
[08/27 19:51:45    153s] 	 MMMC PV Emulation        : 0
[08/27 19:51:45    153s] 	 MMMC debug               : 0
[08/27 19:51:45    153s] 	 Init_Design flow         : 1
[08/27 19:51:45    153s] 
[08/27 19:51:45    153s] 
[08/27 19:51:45    153s] 	 CTE SM2C global          : false
[08/27 19:51:45    153s] 	 Reporting view filter    : false
[08/27 19:52:03    155s] <CMD> setMultiCpuUsage -localCpu 4
[08/27 19:52:03    155s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 19:52:03    155s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 19:52:03    155s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 19:52:03    155s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 19:52:03    155s] <CMD> setPreference SnapAllCorners 1
[08/27 19:52:03    155s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/27 19:52:03    155s] <CMD> set init_design_uniquify 1
[08/27 19:52:03    155s] <CMD> set init_design_settop 1
[08/27 19:52:03    155s] <CMD> set init_top_cell croc_chip
[08/27 19:52:03    155s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/27 19:52:03    155s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 19:52:03    155s] <CMD> set init_pwr_net VDD
[08/27 19:52:03    155s] <CMD> set init_gnd_net VSS
[08/27 19:52:03    155s] <CMD> init_design
[08/27 19:52:03    155s] #% Begin Load MMMC data ... (date=08/27 19:52:03, mem=952.0M)
[08/27 19:52:03    155s] #% End Load MMMC data ... (date=08/27 19:52:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.0M, current mem=952.0M)
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/27 19:52:03    155s] Set DBUPerIGU to M1 pitch 480.
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-58' for more detail.
[08/27 19:52:03    155s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/27 19:52:03    155s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/27 19:52:03    155s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/27 19:52:03    155s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:52:03    155s] Type 'man IMPLF-61' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-200' for more detail.
[08/27 19:52:03    155s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/27 19:52:03    155s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:52:03    155s] Type 'man IMPLF-201' for more detail.
[08/27 19:52:03    155s] 
[08/27 19:52:03    155s] viaInitial starts at Wed Aug 27 19:52:03 2025
viaInitial ends at Wed Aug 27 19:52:03 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/27 19:52:03    155s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 19:52:03    155s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/27 19:52:03    156s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/27 19:52:03    156s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/27 19:52:03    156s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:52:03    156s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:52:03    156s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 19:52:03    156s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:52:03    156s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:52:03    156s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:52:03    156s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:52:03    156s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:52:03    156s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 19:52:03    156s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/27 19:52:03    156s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:52:03    156s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:52:03    156s] Library reading multithread flow ended.
[08/27 19:52:03    156s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/27 19:52:03    157s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/27 19:52:03    157s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/27 19:52:03    157s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:52:03    157s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:52:03    157s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:52:03    157s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:52:03    157s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:52:03    157s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:52:03    157s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:52:03    157s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:52:03    157s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:52:03    157s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:52:03    157s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:52:03    157s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:52:03    157s] Library reading multithread flow ended.
[08/27 19:52:04    157s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:01.0, peak res=952.0M, current mem=945.7M)
[08/27 19:52:04    157s] *** End library_loading (cpu=0.03min, real=0.02min, mem=0.0M, fe_cpu=2.63min, fe_real=4.38min, fe_mem=1344.2M) ***
[08/27 19:52:04    157s] #% Begin Load netlist data ... (date=08/27 19:52:04, mem=945.7M)
[08/27 19:52:04    157s] *** Begin netlist parsing (mem=1344.2M) ***
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 19:52:04    157s] Type 'man IMPVL-159' for more detail.
[08/27 19:52:04    157s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/27 19:52:04    157s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:52:04    157s] Created 102 new cells from 26 timing libraries.
[08/27 19:52:04    157s] Reading netlist ...
[08/27 19:52:04    157s] Backslashed names will retain backslash and a trailing blank character.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:52:04    157s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/27 19:52:04    157s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:52:04    157s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/27 19:52:04    157s] 
[08/27 19:52:04    157s] *** Memory Usage v#1 (Current mem = 1344.234M, initial mem = 273.906M) ***
[08/27 19:52:04    157s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=1344.2M) ***
[08/27 19:52:04    157s] #% End Load netlist data ... (date=08/27 19:52:04, total cpu=0:00:00.4, real=0:00:00.0, peak res=951.7M, current mem=951.7M)
[08/27 19:52:04    157s] Set top cell to croc_chip.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:52:04    158s] Type 'man IMPTS-282' for more detail.
[08/27 19:52:04    158s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/27 19:52:04    158s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:52:04    158s] Hooked 232 DB cells to tlib cells.
[08/27 19:52:04    158s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=959.8M, current mem=959.8M)
[08/27 19:52:04    158s] Starting recursive module instantiation check.
[08/27 19:52:04    158s] No recursion found.
[08/27 19:52:04    158s] Building hierarchical netlist for Cell croc_chip ...
[08/27 19:52:04    158s] *** Netlist is unique.
[08/27 19:52:04    158s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/27 19:52:04    158s] ** info: there are 329 modules.
[08/27 19:52:04    158s] ** info: there are 34132 stdCell insts.
[08/27 19:52:04    158s] ** info: there are 64 Pad insts.
[08/27 19:52:04    158s] ** info: there are 2 macros.
[08/27 19:52:04    158s] 
[08/27 19:52:04    158s] *** Memory Usage v#1 (Current mem = 1350.234M, initial mem = 273.906M) ***
[08/27 19:52:04    158s] *info: set bottom ioPad orient R0
[08/27 19:52:04    158s] Initializing I/O assignment ...
[08/27 19:52:04    158s] Adjusting Core to Bottom to: 150.1200.
[08/27 19:52:04    158s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:52:04    158s] Type 'man IMPFP-3961' for more detail.
[08/27 19:52:04    158s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 19:52:04    158s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:52:04    158s] Set Default Net Delay as 1000 ps.
[08/27 19:52:04    158s] Set Default Net Load as 0.5 pF. 
[08/27 19:52:04    158s] Set Default Input Pin Transition as 0.1 ps.
[08/27 19:52:05    158s] Extraction setup Started 
[08/27 19:52:05    158s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/27 19:52:05    158s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/27 19:52:05    158s] Type 'man IMPEXT-2773' for more detail.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:52:05    158s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:52:05    158s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:52:05    158s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:52:05    158s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:52:05    158s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:52:05    158s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:52:05    158s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:52:05    158s] Summary of Active RC-Corners : 
[08/27 19:52:05    158s]  
[08/27 19:52:05    158s]  Analysis View: func_view_wc
[08/27 19:52:05    158s]     RC-Corner Name        : default_rc_corner
[08/27 19:52:05    158s]     RC-Corner Index       : 0
[08/27 19:52:05    158s]     RC-Corner Temperature : 25 Celsius
[08/27 19:52:05    158s]     RC-Corner Cap Table   : ''
[08/27 19:52:05    158s]     RC-Corner PreRoute Res Factor         : 1
[08/27 19:52:05    158s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 19:52:05    158s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 19:52:05    158s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 19:52:05    158s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 19:52:05    158s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 19:52:05    158s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 19:52:05    158s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 19:52:05    158s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 19:52:05    158s]  
[08/27 19:52:05    158s]  Analysis View: func_view_bc
[08/27 19:52:05    158s]     RC-Corner Name        : default_rc_corner
[08/27 19:52:05    158s]     RC-Corner Index       : 0
[08/27 19:52:05    158s]     RC-Corner Temperature : 25 Celsius
[08/27 19:52:05    158s]     RC-Corner Cap Table   : ''
[08/27 19:52:05    158s]     RC-Corner PreRoute Res Factor         : 1
[08/27 19:52:05    158s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 19:52:05    158s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 19:52:05    158s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 19:52:05    158s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 19:52:05    158s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 19:52:05    158s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 19:52:05    158s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 19:52:05    158s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 19:52:05    158s] LayerId::1 widthSet size::1
[08/27 19:52:05    158s] LayerId::2 widthSet size::1
[08/27 19:52:05    158s] LayerId::3 widthSet size::1
[08/27 19:52:05    158s] LayerId::4 widthSet size::1
[08/27 19:52:05    158s] LayerId::5 widthSet size::1
[08/27 19:52:05    158s] LayerId::6 widthSet size::1
[08/27 19:52:05    158s] LayerId::7 widthSet size::1
[08/27 19:52:05    158s] Updating RC grid for preRoute extraction ...
[08/27 19:52:05    158s] Initializing multi-corner resistance tables ...
[08/27 19:52:05    158s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 19:52:05    158s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/27 19:52:05    158s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/27 19:52:05    158s] *Info: initialize multi-corner CTS.
[08/27 19:52:05    159s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=980.0M, current mem=980.0M)
[08/27 19:52:05    159s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 19:52:05    159s] Current (total cpu=0:02:39, real=0:04:24, peak res=1477.8M, current mem=1208.5M)
[08/27 19:52:05    159s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 19:52:05    159s] 
[08/27 19:52:05    159s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 19:52:05    159s] 
[08/27 19:52:05    159s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 19:52:05    159s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1233.7M, current mem=1233.7M)
[08/27 19:52:06    159s] Current (total cpu=0:02:40, real=0:04:25, peak res=1477.8M, current mem=1233.7M)
[08/27 19:52:06    159s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 19:52:06    159s] Current (total cpu=0:02:40, real=0:04:25, peak res=1477.8M, current mem=1233.7M)
[08/27 19:52:06    159s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 19:52:06    159s] 
[08/27 19:52:06    159s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 19:52:06    159s] 
[08/27 19:52:06    159s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 19:52:06    159s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1234.1M, current mem=1234.1M)
[08/27 19:52:06    159s] Current (total cpu=0:02:40, real=0:04:25, peak res=1477.8M, current mem=1234.1M)
[08/27 19:52:06    159s] Creating Cell Server ...(0, 1, 1, 1)
[08/27 19:52:06    159s] Summary for sequential cells identification: 
[08/27 19:52:06    159s]   Identified SBFF number: 3
[08/27 19:52:06    159s]   Identified MBFF number: 0
[08/27 19:52:06    159s]   Identified SB Latch number: 0
[08/27 19:52:06    159s]   Identified MB Latch number: 0
[08/27 19:52:06    159s]   Not identified SBFF number: 0
[08/27 19:52:06    159s]   Not identified MBFF number: 0
[08/27 19:52:06    159s]   Not identified SB Latch number: 0
[08/27 19:52:06    159s]   Not identified MB Latch number: 0
[08/27 19:52:06    159s]   Number of sequential cells which are not FFs: 7
[08/27 19:52:06    159s] Total number of combinational cells: 62
[08/27 19:52:06    159s] Total number of sequential cells: 10
[08/27 19:52:06    159s] Total number of tristate cells: 6
[08/27 19:52:06    159s] Total number of level shifter cells: 0
[08/27 19:52:06    159s] Total number of power gating cells: 0
[08/27 19:52:06    159s] Total number of isolation cells: 0
[08/27 19:52:06    159s] Total number of power switch cells: 0
[08/27 19:52:06    159s] Total number of pulse generator cells: 0
[08/27 19:52:06    159s] Total number of always on buffers: 0
[08/27 19:52:06    159s] Total number of retention cells: 0
[08/27 19:52:06    159s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/27 19:52:06    159s] Total number of usable buffers: 5
[08/27 19:52:06    159s] List of unusable buffers:
[08/27 19:52:06    159s] Total number of unusable buffers: 0
[08/27 19:52:06    159s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/27 19:52:06    159s] Total number of usable inverters: 5
[08/27 19:52:06    159s] List of unusable inverters:
[08/27 19:52:06    159s] Total number of unusable inverters: 0
[08/27 19:52:06    159s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/27 19:52:06    159s] Total number of identified usable delay cells: 3
[08/27 19:52:06    159s] List of identified unusable delay cells:
[08/27 19:52:06    159s] Total number of identified unusable delay cells: 0
[08/27 19:52:06    159s] Creating Cell Server, finished. 
[08/27 19:52:06    159s] 
[08/27 19:52:06    159s] Deleting Cell Server ...
[08/27 19:52:06    159s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.6M, current mem=1234.6M)
[08/27 19:52:06    159s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 19:52:06    159s] Summary for sequential cells identification: 
[08/27 19:52:06    159s]   Identified SBFF number: 3
[08/27 19:52:06    159s]   Identified MBFF number: 0
[08/27 19:52:06    159s]   Identified SB Latch number: 0
[08/27 19:52:06    159s]   Identified MB Latch number: 0
[08/27 19:52:06    159s]   Not identified SBFF number: 0
[08/27 19:52:06    159s]   Not identified MBFF number: 0
[08/27 19:52:06    159s]   Not identified SB Latch number: 0
[08/27 19:52:06    159s]   Not identified MB Latch number: 0
[08/27 19:52:06    159s]   Number of sequential cells which are not FFs: 7
[08/27 19:52:06    159s]  Visiting view : func_view_wc
[08/27 19:52:06    159s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 19:52:06    159s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 19:52:06    159s]  Visiting view : func_view_bc
[08/27 19:52:06    159s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 19:52:06    159s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 19:52:06    159s]  Setting StdDelay to 37.70
[08/27 19:52:06    159s] Creating Cell Server, finished. 
[08/27 19:52:06    159s] 
[08/27 19:52:06    159s] 
[08/27 19:52:06    159s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:52:06    159s] Severity  ID               Count  Summary                                  
[08/27 19:52:06    159s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/27 19:52:06    159s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/27 19:52:06    159s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 19:52:06    159s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 19:52:06    159s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/27 19:52:06    159s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/27 19:52:06    159s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/27 19:52:06    159s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/27 19:52:06    159s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/27 19:52:06    159s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/27 19:52:06    159s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 19:52:06    159s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/27 19:52:06    159s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/27 19:52:06    159s] *** Message Summary: 497 warning(s), 0 error(s)
[08/27 19:52:06    159s] 
[08/27 19:52:06    159s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 145 145 145 145
[08/27 19:52:06    159s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 144.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:52:06    159s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 144.900000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:52:06    159s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 144.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:52:06    159s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 144.900000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:52:06    159s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:52:06    159s] Type 'man IMPFP-3961' for more detail.
[08/27 19:52:06    159s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 19:52:06    159s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:52:06    159s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/27 19:52:06    159s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/27 19:52:06    159s] #% Begin save design ... (date=08/27 19:52:06, mem=1235.0M)
[08/27 19:52:06    160s] % Begin Save ccopt configuration ... (date=08/27 19:52:06, mem=1235.0M)
[08/27 19:52:06    160s] % End Save ccopt configuration ... (date=08/27 19:52:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1235.0M, current mem=1235.0M)
[08/27 19:52:06    160s] % Begin Save netlist data ... (date=08/27 19:52:06, mem=1235.0M)
[08/27 19:52:06    160s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:52:06    160s] % End Save netlist data ... (date=08/27 19:52:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1236.0M, current mem=1236.0M)
[08/27 19:52:06    160s] Saving symbol-table file in separate thread ...
[08/27 19:52:06    160s] Saving congestion map file in separate thread ...
[08/27 19:52:06    160s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:52:06    160s] % Begin Save AAE data ... (date=08/27 19:52:06, mem=1236.4M)
[08/27 19:52:06    160s] Saving AAE Data ...
[08/27 19:52:06    160s] AAE DB initialization (MEM=1556.59 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 19:52:06    160s] % End Save AAE data ... (date=08/27 19:52:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1241.7M, current mem=1241.7M)
[08/27 19:52:06    160s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:52:06    160s] Saving mode setting ...
[08/27 19:52:06    160s] Saving global file ...
[08/27 19:52:06    160s] Saving Drc markers ...
[08/27 19:52:06    160s] ... No Drc file written since there is no markers found.
[08/27 19:52:06    160s] % Begin Save routing data ... (date=08/27 19:52:06, mem=1242.3M)
[08/27 19:52:06    160s] Saving route file ...
[08/27 19:52:07    160s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1557.1M) ***
[08/27 19:52:07    160s] % End Save routing data ... (date=08/27 19:52:07, total cpu=0:00:00.1, real=0:00:01.0, peak res=1242.6M, current mem=1242.6M)
[08/27 19:52:07    160s] Saving special route data file in separate thread ...
[08/27 19:52:07    160s] Saving PG Conn data in separate thread ...
[08/27 19:52:07    160s] Saving placement file in separate thread ...
[08/27 19:52:07    160s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:52:07    160s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:07    160s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:07    160s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:52:07    160s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1571.1M) ***
[08/27 19:52:07    160s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:07    160s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/27 19:52:07    160s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1571.1M) ***
[08/27 19:52:07    160s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:07    160s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:07    160s] % Begin Save power constraints data ... (date=08/27 19:52:07, mem=1242.8M)
[08/27 19:52:07    160s] % End Save power constraints data ... (date=08/27 19:52:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1242.8M, current mem=1242.8M)
[08/27 19:52:12    165s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/27 19:52:12    165s] #% End save design ... (date=08/27 19:52:12, total cpu=0:00:05.4, real=0:00:06.0, peak res=1243.4M, current mem=1243.4M)
[08/27 19:52:12    165s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:52:12    165s] 
[08/27 19:52:12    165s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/27 19:52:12    165s] OPERPROF: Starting DPlace-Init at level 1, MEM:1547.1M
[08/27 19:52:12    165s] All LLGs are deleted
[08/27 19:52:12    165s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1547.1M
[08/27 19:52:12    165s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1547.1M
[08/27 19:52:13    165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1547.1M
[08/27 19:52:13    165s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1547.1M
[08/27 19:52:13    165s] Core basic site is CoreSite
[08/27 19:52:13    165s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:52:13    165s] SiteArray: non-trimmed site array dimensions = 314 x 2480
[08/27 19:52:13    165s] SiteArray: use 3,215,360 bytes
[08/27 19:52:13    165s] SiteArray: current memory after site array memory allocation 1547.2M
[08/27 19:52:13    165s] SiteArray: FP blocked sites are writable
[08/27 19:52:13    165s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:52:13    165s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1547.2M
[08/27 19:52:13    165s] Process 0 wires and vias for routing blockage analysis
[08/27 19:52:13    165s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.031, REAL:0.023, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.035, MEM:1547.2M
[08/27 19:52:13    165s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1547.2MB).
[08/27 19:52:13    165s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.112, REAL:0.105, MEM:1547.2M
[08/27 19:52:13    165s] *info: running library checker ... with 4 cpus
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] *info: total 81 cells checked.
[08/27 19:52:13    165s] [check_library] saving report file "check_library.rpt" ... 
[08/27 19:52:13    165s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/27 19:52:13    165s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1547.2M
[08/27 19:52:13    165s] All LLGs are deleted
[08/27 19:52:13    165s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1547.2M
[08/27 19:52:13    165s] [CPU] check_library (cpu=0:00:00.2, real=0:00:01.0, mem=1547.2MB) @(0:02:45 - 0:02:46).
[08/27 19:52:13    165s] <CMD> deleteRow -all
[08/27 19:52:13    165s] <CMD> initCoreRow
[08/27 19:52:13    165s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:52:13    165s] Type 'man IMPFP-3961' for more detail.
[08/27 19:52:13    165s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:52:13    165s] Type 'man IMPFP-3961' for more detail.
[08/27 19:52:13    165s] <CMD> cutRow
[08/27 19:52:13    165s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/27 19:52:13    165s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:52:13    165s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/27 19:52:13    165s] Checking routing tracks.....
[08/27 19:52:13    165s] Checking other grids.....
[08/27 19:52:13    165s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 19:52:13    165s] Checking core/die box is on Grid.....
[08/27 19:52:13    165s] **WARN: (IMPFP-7238):	CORE's corner: (324.9600000000 , 324.9000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:52:13    165s] **WARN: (IMPFP-7238):	CORE's corner: (1515.3600000000 , 1515.1200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:52:13    165s] Checking snap rule ......
[08/27 19:52:13    165s] Checking Row is on grid......
[08/27 19:52:13    165s] Checking AreaIO row.....
[08/27 19:52:13    165s] Checking row out of die ...
[08/27 19:52:13    165s] Checking routing blockage.....
[08/27 19:52:13    165s] Checking components.....
[08/27 19:52:13    165s] Checking IO Pads out of die...
[08/27 19:52:13    165s] Checking constraints (guide/region/fence).....
[08/27 19:52:13    165s] Checking groups.....
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] Checking Preroutes.....
[08/27 19:52:13    165s] No. of regular pre-routes not on tracks : 0 
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] Reporting Utilizations.....
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] Core utilization  = 53.677710
[08/27 19:52:13    165s] Effective Utilizations
[08/27 19:52:13    165s] Extracting standard cell pins and blockage ...... 
[08/27 19:52:13    165s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 19:52:13    165s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 19:52:13    165s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 19:52:13    165s] Type 'man IMPTR-2108' for more detail.
[08/27 19:52:13    165s]  As a result, your trialRoute congestion could be incorrect.
[08/27 19:52:13    165s] Pin and blockage extraction finished
[08/27 19:52:13    165s] Extracting macro/IO cell pins and blockage ...... 
[08/27 19:52:13    165s] Pin and blockage extraction finished
[08/27 19:52:13    165s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1547.2M
[08/27 19:52:13    165s] Core basic site is CoreSite
[08/27 19:52:13    165s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:52:13    165s] Fast DP-INIT is on for default
[08/27 19:52:13    165s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:52:13    165s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.026, REAL:0.019, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.027, MEM:1547.2M
[08/27 19:52:13    165s] Average module density = 0.538.
[08/27 19:52:13    165s] Density for the design = 0.538.
[08/27 19:52:13    165s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 778720 sites (1412910 um^2).
[08/27 19:52:13    165s] Pin Density = 0.1676.
[08/27 19:52:13    165s]             = total # of pins 130541 / total area 778720.
[08/27 19:52:13    165s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1547.2M
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:52:13    165s] Severity  ID               Count  Summary                                  
[08/27 19:52:13    165s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 19:52:13    165s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 19:52:13    165s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 19:52:13    165s] *** Message Summary: 4 warning(s), 0 error(s)
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 415.06}
[08/27 19:52:13    165s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 550.84}
[08/27 19:52:13    165s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/27 19:52:13    165s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/27 19:52:13    165s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/27 19:52:13    165s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/27 19:52:13    165s] OPERPROF: Starting checkPlace at level 1, MEM:1547.2M
[08/27 19:52:13    165s] All LLGs are deleted
[08/27 19:52:13    165s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1547.2M
[08/27 19:52:13    165s] Core basic site is CoreSite
[08/27 19:52:13    165s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:52:13    165s] SiteArray: non-trimmed site array dimensions = 314 x 2480
[08/27 19:52:13    165s] SiteArray: use 3,215,360 bytes
[08/27 19:52:13    165s] SiteArray: current memory after site array memory allocation 1547.2M
[08/27 19:52:13    165s] SiteArray: FP blocked sites are writable
[08/27 19:52:13    165s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:52:13    165s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1547.2M
[08/27 19:52:13    165s] Process 0 wires and vias for routing blockage analysis
[08/27 19:52:13    165s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.026, REAL:0.018, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1547.2M
[08/27 19:52:13    165s] Begin checking placement ... (start mem=1547.2M, init mem=1547.2M)
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] Running CheckPlace using 4 threads!...
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] ...checkPlace MT is done!
[08/27 19:52:13    165s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:1547.2M
[08/27 19:52:13    165s] *info: Recommended don't use cell = 0           
[08/27 19:52:13    165s] *info: Placed = 2              (Fixed = 2)
[08/27 19:52:13    165s] *info: Unplaced = 34132       
[08/27 19:52:13    165s] Placement Density:48.22%(574165/1190789)
[08/27 19:52:13    165s] Placement Density (including fixed std cells):48.22%(574165/1190789)
[08/27 19:52:13    165s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1547.2M
[08/27 19:52:13    165s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1547.2M
[08/27 19:52:13    165s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1547.2M)
[08/27 19:52:13    165s] OPERPROF: Finished checkPlace at level 1, CPU:0.088, REAL:0.082, MEM:1547.2M
[08/27 19:52:13    165s] ############################################################################
[08/27 19:52:13    165s] # Innovus Netlist Design Rule Check
[08/27 19:52:13    165s] # Wed Aug 27 19:52:13 2025

[08/27 19:52:13    165s] ############################################################################
[08/27 19:52:13    165s] Design: croc_chip
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] ------ Design Summary:
[08/27 19:52:13    165s] Total Standard Cell Number   (cells) : 34132
[08/27 19:52:13    165s] Total Block Cell Number      (cells) : 2
[08/27 19:52:13    165s] Total I/O Pad Cell Number    (cells) : 64
[08/27 19:52:13    165s] Total Standard Cell Area     ( um^2) : 574165.07
[08/27 19:52:13    165s] Total Block Cell Area        ( um^2) : 186361.07
[08/27 19:52:13    165s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] ------ Design Statistics:
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] Number of Instances            : 34198
[08/27 19:52:13    165s] Number of Non-uniquified Insts : 34197
[08/27 19:52:13    165s] Number of Nets                 : 40173
[08/27 19:52:13    165s] Average number of Pins per Net : 3.25
[08/27 19:52:13    165s] Maximum number of Pins in Net  : 5002
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] ------ I/O Port summary
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] Number of Primary I/O Ports    : 48
[08/27 19:52:13    165s] Number of Input Ports          : 9
[08/27 19:52:13    165s] Number of Output Ports         : 7
[08/27 19:52:13    165s] Number of Bidirectional Ports  : 32
[08/27 19:52:13    165s] Number of Power/Ground Ports   : 0
[08/27 19:52:13    165s] Number of Floating Ports                     *: 0
[08/27 19:52:13    165s] Number of Ports Connected to Multiple Pads   *: 0
[08/27 19:52:13    165s] Number of Ports Connected to Core Instances   : 0
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] ------ Design Rule Checking:
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] Number of Output Pins connect to Power/Ground *: 0
[08/27 19:52:13    165s] Number of Insts with Input Pins tied together ?: 100
[08/27 19:52:13    165s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/27 19:52:13    165s] Number of Input/InOut Floating Pins            : 0
[08/27 19:52:13    165s] Number of Output Floating Pins                 : 0
[08/27 19:52:13    165s] Number of Output Term Marked TieHi/Lo         *: 0
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/27 19:52:13    165s] Number of nets with tri-state drivers          : 32
[08/27 19:52:13    165s] Number of nets with parallel drivers           : 0
[08/27 19:52:13    165s] Number of nets with multiple drivers           : 0
[08/27 19:52:13    165s] Number of nets with no driver (No FanIn)       : 0
[08/27 19:52:13    165s] Number of Output Floating nets (No FanOut)     : 5291
[08/27 19:52:13    165s] Number of High Fanout nets (>50)               : 10
[08/27 19:52:13    165s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/27 19:52:13    165s] Checking for any assigns in the netlist...
[08/27 19:52:13    165s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/27 19:52:13    165s]   csr_pmp_cfg_o_0_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_1_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_2_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_3_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_4_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_5_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_6_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_7_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_8_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_9_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_10_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_11_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_12_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_13_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_14_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_15_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_16_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_17_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_18_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_19_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_20_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_21_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_22_ _3288_
[08/27 19:52:13    165s]   csr_pmp_cfg_o_23_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_0_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_1_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_2_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_3_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_4_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_5_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_6_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_7_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_8_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_9_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_10_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_11_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_12_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_13_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_14_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_15_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_16_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_17_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_18_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_19_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_20_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_21_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_22_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_23_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_24_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_25_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_26_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_27_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_28_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_29_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_30_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_31_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_32_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_33_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_34_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_35_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_36_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_37_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_38_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_39_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_40_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_41_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_42_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_43_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_44_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_45_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_46_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_47_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_48_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_49_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_50_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_51_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_52_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_53_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_54_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_55_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_56_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_57_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_58_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_59_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_60_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_61_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_62_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_63_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_64_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_65_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_66_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_67_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_68_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_69_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_70_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_71_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_72_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_73_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_74_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_75_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_76_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_77_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_78_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_79_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_80_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_81_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_82_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_83_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_84_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_85_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_86_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_87_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_88_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_89_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_90_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_91_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_92_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_93_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_94_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_95_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_96_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_97_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_98_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_99_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_100_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_101_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_102_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_103_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_104_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_105_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_106_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_107_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_108_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_109_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_110_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_111_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_112_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_113_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_114_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_115_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_116_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_117_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_118_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_119_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_120_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_121_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_122_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_123_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_124_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_125_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_126_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_127_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_128_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_129_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_130_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_131_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_132_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_133_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_134_ _3288_
[08/27 19:52:13    165s]   csr_pmp_addr_o_135_ _3288_
[08/27 19:52:13    165s]   csr_pmp_mseccfg_o_0_ _3288_
[08/27 19:52:13    165s]   csr_pmp_mseccfg_o_1_ _3288_
[08/27 19:52:13    165s]   csr_pmp_mseccfg_o_2_ _3288_
[08/27 19:52:13    165s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/27 19:52:13    165s]   data_addr_o_0_ _4950_
[08/27 19:52:13    165s]   data_addr_o_1_ _4950_
[08/27 19:52:13    165s]   instr_addr_o_0_ _4950_
[08/27 19:52:13    165s]   instr_addr_o_1_ _4950_
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 19:52:13    165s]   data_o_1_ async_data_i_1_
[08/27 19:52:13    165s]   data_o_0_ async_data_i_0_
[08/27 19:52:13    165s]   ack_dst_q async_ack_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 19:52:13    165s]   req_src_q async_req_o
[08/27 19:52:13    165s]   data_src_q_1_ async_data_o_1_
[08/27 19:52:13    165s]   data_src_q_0_ async_data_o_0_
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 19:52:13    165s]   ack_dst_q async_ack_o
[08/27 19:52:13    165s]   data_o_0_ async_data_i_0_
[08/27 19:52:13    165s]   data_o_1_ async_data_i_1_
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 19:52:13    165s]   req_src_q async_req_o
[08/27 19:52:13    165s]   data_src_q_1_ async_data_o_1_
[08/27 19:52:13    165s]   data_src_q_0_ async_data_o_0_
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/27 19:52:13    165s]   reg_q_2_ serial_o
[08/27 19:52:13    165s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/27 19:52:13    165s]   data_dst_q_9_ data_o_9_
[08/27 19:52:13    165s]   data_dst_q_8_ data_o_8_
[08/27 19:52:13    165s]   data_dst_q_7_ data_o_7_
[08/27 19:52:13    165s]   data_dst_q_6_ data_o_6_
[08/27 19:52:13    165s]   data_dst_q_5_ data_o_5_
[08/27 19:52:13    165s]   data_dst_q_4_ data_o_4_
[08/27 19:52:13    165s]   data_dst_q_40_ data_o_40_
[08/27 19:52:13    165s]   data_dst_q_3_ data_o_3_
[08/27 19:52:13    165s]   data_dst_q_39_ data_o_39_
[08/27 19:52:13    165s]   data_dst_q_38_ data_o_38_
[08/27 19:52:13    165s]   data_dst_q_37_ data_o_37_
[08/27 19:52:13    165s]   data_dst_q_36_ data_o_36_
[08/27 19:52:13    165s]   data_dst_q_35_ data_o_35_
[08/27 19:52:13    165s]   data_dst_q_34_ data_o_34_
[08/27 19:52:13    165s]   data_dst_q_33_ data_o_33_
[08/27 19:52:13    165s]   data_dst_q_32_ data_o_32_
[08/27 19:52:13    165s]   data_dst_q_31_ data_o_31_
[08/27 19:52:13    165s]   data_dst_q_30_ data_o_30_
[08/27 19:52:13    165s]   data_dst_q_2_ data_o_2_
[08/27 19:52:13    165s]   data_dst_q_29_ data_o_29_
[08/27 19:52:13    165s]   data_dst_q_28_ data_o_28_
[08/27 19:52:13    165s]   data_dst_q_27_ data_o_27_
[08/27 19:52:13    165s]   data_dst_q_26_ data_o_26_
[08/27 19:52:13    165s]   data_dst_q_25_ data_o_25_
[08/27 19:52:13    165s]   data_dst_q_24_ data_o_24_
[08/27 19:52:13    165s]   data_dst_q_23_ data_o_23_
[08/27 19:52:13    165s]   data_dst_q_22_ data_o_22_
[08/27 19:52:13    165s]   data_dst_q_21_ data_o_21_
[08/27 19:52:13    165s]   data_dst_q_20_ data_o_20_
[08/27 19:52:13    165s]   data_dst_q_1_ data_o_1_
[08/27 19:52:13    165s]   data_dst_q_19_ data_o_19_
[08/27 19:52:13    165s]   data_dst_q_18_ data_o_18_
[08/27 19:52:13    165s]   data_dst_q_17_ data_o_17_
[08/27 19:52:13    165s]   data_dst_q_16_ data_o_16_
[08/27 19:52:13    165s]   data_dst_q_15_ data_o_15_
[08/27 19:52:13    165s]   data_dst_q_14_ data_o_14_
[08/27 19:52:13    165s]   data_dst_q_13_ data_o_13_
[08/27 19:52:13    165s]   data_dst_q_12_ data_o_12_
[08/27 19:52:13    165s]   data_dst_q_11_ data_o_11_
[08/27 19:52:13    165s]   data_dst_q_10_ data_o_10_
[08/27 19:52:13    165s]   data_dst_q_0_ data_o_0_
[08/27 19:52:13    165s]   ack_dst_q async_ack_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/27 19:52:13    165s]   reg_q_2_ serial_o
[08/27 19:52:13    165s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/27 19:52:13    165s]   req_src_q async_req_o
[08/27 19:52:13    165s]   data_src_q_9_ async_data_o_9_
[08/27 19:52:13    165s]   data_src_q_8_ async_data_o_8_
[08/27 19:52:13    165s]   data_src_q_7_ async_data_o_7_
[08/27 19:52:13    165s]   data_src_q_6_ async_data_o_6_
[08/27 19:52:13    165s]   data_src_q_5_ async_data_o_5_
[08/27 19:52:13    165s]   data_src_q_4_ async_data_o_4_
[08/27 19:52:13    165s]   data_src_q_40_ async_data_o_40_
[08/27 19:52:13    165s]   data_src_q_3_ async_data_o_3_
[08/27 19:52:13    165s]   data_src_q_39_ async_data_o_39_
[08/27 19:52:13    165s]   data_src_q_38_ async_data_o_38_
[08/27 19:52:13    165s]   data_src_q_37_ async_data_o_37_
[08/27 19:52:13    165s]   data_src_q_36_ async_data_o_36_
[08/27 19:52:13    165s]   data_src_q_35_ async_data_o_35_
[08/27 19:52:13    165s]   data_src_q_34_ async_data_o_34_
[08/27 19:52:13    165s]   data_src_q_33_ async_data_o_33_
[08/27 19:52:13    165s]   data_src_q_32_ async_data_o_32_
[08/27 19:52:13    165s]   data_src_q_31_ async_data_o_31_
[08/27 19:52:13    165s]   data_src_q_30_ async_data_o_30_
[08/27 19:52:13    165s]   data_src_q_2_ async_data_o_2_
[08/27 19:52:13    165s]   data_src_q_29_ async_data_o_29_
[08/27 19:52:13    165s]   data_src_q_28_ async_data_o_28_
[08/27 19:52:13    165s]   data_src_q_27_ async_data_o_27_
[08/27 19:52:13    165s]   data_src_q_26_ async_data_o_26_
[08/27 19:52:13    165s]   data_src_q_25_ async_data_o_25_
[08/27 19:52:13    165s]   data_src_q_24_ async_data_o_24_
[08/27 19:52:13    165s]   data_src_q_23_ async_data_o_23_
[08/27 19:52:13    165s]   data_src_q_22_ async_data_o_22_
[08/27 19:52:13    165s]   data_src_q_21_ async_data_o_21_
[08/27 19:52:13    165s]   data_src_q_20_ async_data_o_20_
[08/27 19:52:13    165s]   data_src_q_1_ async_data_o_1_
[08/27 19:52:13    165s]   data_src_q_19_ async_data_o_19_
[08/27 19:52:13    165s]   data_src_q_18_ async_data_o_18_
[08/27 19:52:13    165s]   data_src_q_17_ async_data_o_17_
[08/27 19:52:13    165s]   data_src_q_16_ async_data_o_16_
[08/27 19:52:13    165s]   data_src_q_15_ async_data_o_15_
[08/27 19:52:13    165s]   data_src_q_14_ async_data_o_14_
[08/27 19:52:13    165s]   data_src_q_13_ async_data_o_13_
[08/27 19:52:13    165s]   data_src_q_12_ async_data_o_12_
[08/27 19:52:13    165s]   data_src_q_11_ async_data_o_11_
[08/27 19:52:13    165s]   data_src_q_10_ async_data_o_10_
[08/27 19:52:13    165s]   data_src_q_0_ async_data_o_0_
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 19:52:13    165s]   data_o_1_ async_data_i_1_
[08/27 19:52:13    165s]   data_o_0_ async_data_i_0_
[08/27 19:52:13    165s]   ack_dst_q async_ack_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 19:52:13    165s]   req_src_q async_req_o
[08/27 19:52:13    165s]   data_src_q_1_ async_data_o_1_
[08/27 19:52:13    165s]   data_src_q_0_ async_data_o_0_
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 19:52:13    165s]   data_o_1_ async_data_i_1_
[08/27 19:52:13    165s]   data_o_0_ async_data_i_0_
[08/27 19:52:13    165s]   ack_dst_q async_ack_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 19:52:13    165s]   req_src_q async_req_o
[08/27 19:52:13    165s]   data_src_q_1_ async_data_o_1_
[08/27 19:52:13    165s]   data_src_q_0_ async_data_o_0_
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/27 19:52:13    165s]   reg_q_2_ serial_o
[08/27 19:52:13    165s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/27 19:52:13    165s]   data_dst_q_9_ data_o_9_
[08/27 19:52:13    165s]   data_dst_q_8_ data_o_8_
[08/27 19:52:13    165s]   data_dst_q_7_ data_o_7_
[08/27 19:52:13    165s]   data_dst_q_6_ data_o_6_
[08/27 19:52:13    165s]   data_dst_q_5_ data_o_5_
[08/27 19:52:13    165s]   data_dst_q_4_ data_o_4_
[08/27 19:52:13    165s]   data_dst_q_3_ data_o_3_
[08/27 19:52:13    165s]   data_dst_q_33_ data_o_33_
[08/27 19:52:13    165s]   data_dst_q_32_ data_o_32_
[08/27 19:52:13    165s]   data_dst_q_31_ data_o_31_
[08/27 19:52:13    165s]   data_dst_q_30_ data_o_30_
[08/27 19:52:13    165s]   data_dst_q_2_ data_o_2_
[08/27 19:52:13    165s]   data_dst_q_29_ data_o_29_
[08/27 19:52:13    165s]   data_dst_q_28_ data_o_28_
[08/27 19:52:13    165s]   data_dst_q_27_ data_o_27_
[08/27 19:52:13    165s]   data_dst_q_26_ data_o_26_
[08/27 19:52:13    165s]   data_dst_q_25_ data_o_25_
[08/27 19:52:13    165s]   data_dst_q_24_ data_o_24_
[08/27 19:52:13    165s]   data_dst_q_23_ data_o_23_
[08/27 19:52:13    165s]   data_dst_q_22_ data_o_22_
[08/27 19:52:13    165s]   data_dst_q_21_ data_o_21_
[08/27 19:52:13    165s]   data_dst_q_20_ data_o_20_
[08/27 19:52:13    165s]   data_dst_q_1_ data_o_1_
[08/27 19:52:13    165s]   data_dst_q_19_ data_o_19_
[08/27 19:52:13    165s]   data_dst_q_18_ data_o_18_
[08/27 19:52:13    165s]   data_dst_q_17_ data_o_17_
[08/27 19:52:13    165s]   data_dst_q_16_ data_o_16_
[08/27 19:52:13    165s]   data_dst_q_15_ data_o_15_
[08/27 19:52:13    165s]   data_dst_q_14_ data_o_14_
[08/27 19:52:13    165s]   data_dst_q_13_ data_o_13_
[08/27 19:52:13    165s]   data_dst_q_12_ data_o_12_
[08/27 19:52:13    165s]   data_dst_q_11_ data_o_11_
[08/27 19:52:13    165s]   data_dst_q_10_ data_o_10_
[08/27 19:52:13    165s]   data_dst_q_0_ data_o_0_
[08/27 19:52:13    165s]   ack_dst_q async_ack_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/27 19:52:13    165s]   reg_q_2_ serial_o
[08/27 19:52:13    165s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/27 19:52:13    165s]   req_src_q async_req_o
[08/27 19:52:13    165s]   data_src_q_9_ async_data_o_9_
[08/27 19:52:13    165s]   data_src_q_8_ async_data_o_8_
[08/27 19:52:13    165s]   data_src_q_7_ async_data_o_7_
[08/27 19:52:13    165s]   data_src_q_6_ async_data_o_6_
[08/27 19:52:13    165s]   data_src_q_5_ async_data_o_5_
[08/27 19:52:13    165s]   data_src_q_4_ async_data_o_4_
[08/27 19:52:13    165s]   data_src_q_3_ async_data_o_3_
[08/27 19:52:13    165s]   data_src_q_33_ async_data_o_33_
[08/27 19:52:13    165s]   data_src_q_32_ async_data_o_32_
[08/27 19:52:13    165s]   data_src_q_31_ async_data_o_31_
[08/27 19:52:13    165s]   data_src_q_30_ async_data_o_30_
[08/27 19:52:13    165s]   data_src_q_2_ async_data_o_2_
[08/27 19:52:13    165s]   data_src_q_29_ async_data_o_29_
[08/27 19:52:13    165s]   data_src_q_28_ async_data_o_28_
[08/27 19:52:13    165s]   data_src_q_27_ async_data_o_27_
[08/27 19:52:13    165s]   data_src_q_26_ async_data_o_26_
[08/27 19:52:13    165s]   data_src_q_25_ async_data_o_25_
[08/27 19:52:13    165s]   data_src_q_24_ async_data_o_24_
[08/27 19:52:13    165s]   data_src_q_23_ async_data_o_23_
[08/27 19:52:13    165s]   data_src_q_22_ async_data_o_22_
[08/27 19:52:13    165s]   data_src_q_21_ async_data_o_21_
[08/27 19:52:13    165s]   data_src_q_20_ async_data_o_20_
[08/27 19:52:13    165s]   data_src_q_1_ async_data_o_1_
[08/27 19:52:13    165s]   data_src_q_19_ async_data_o_19_
[08/27 19:52:13    165s]   data_src_q_18_ async_data_o_18_
[08/27 19:52:13    165s]   data_src_q_17_ async_data_o_17_
[08/27 19:52:13    165s]   data_src_q_16_ async_data_o_16_
[08/27 19:52:13    165s]   data_src_q_15_ async_data_o_15_
[08/27 19:52:13    165s]   data_src_q_14_ async_data_o_14_
[08/27 19:52:13    165s]   data_src_q_13_ async_data_o_13_
[08/27 19:52:13    165s]   data_src_q_12_ async_data_o_12_
[08/27 19:52:13    165s]   data_src_q_11_ async_data_o_11_
[08/27 19:52:13    165s]   data_src_q_10_ async_data_o_10_
[08/27 19:52:13    165s]   data_src_q_0_ async_data_o_0_
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/27 19:52:13    165s]   obi_rsp_o_6_ _0946_
[08/27 19:52:13    165s]   obi_rsp_o_5_ _0946_
[08/27 19:52:13    165s]   obi_rsp_o_2_ _0946_
[08/27 19:52:13    165s]   obi_rsp_o_1_ obi_req_i_0_
[08/27 19:52:13    165s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/27 19:52:13    165s]   reg_rsp_o_0_ _235_
[08/27 19:52:13    165s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/27 19:52:13    165s]   r_opc_o _1470_
[08/27 19:52:13    165s]   gnt_o _1469_
[08/27 19:52:13    165s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/27 19:52:13    165s]   reg_rsp_o_33_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_32_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_1_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_10_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_11_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_12_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_13_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_14_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_15_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_16_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_17_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_18_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_19_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_20_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_21_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_22_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_23_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_24_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_25_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_26_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_27_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_28_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_29_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_30_ _05969_
[08/27 19:52:13    165s]   reg_rsp_o_31_ _05969_
[08/27 19:52:13    165s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/27 19:52:13    165s]   user_sbr_obi_req_o_73_ _3688_
[08/27 19:52:13    165s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/27 19:52:13    165s]   reg_q_1_ serial_o
[08/27 19:52:13    165s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_38_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_34_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_33_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_37_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_36_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_32_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_35_ _40_
[08/27 19:52:13    165s]   interrupts_o_0_ _41_
[08/27 19:52:13    165s]   interrupts_o_1_ _41_
[08/27 19:52:13    165s]   interrupts_o_2_ _41_
[08/27 19:52:13    165s]   interrupts_o_3_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_0_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_1_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_2_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_3_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_4_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_5_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_6_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_7_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_8_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_9_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_10_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_11_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_12_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_13_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_14_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_15_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_16_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_17_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_18_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_19_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_20_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_21_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_22_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_23_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_24_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_25_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_26_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_27_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_28_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_29_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_30_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_31_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_32_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_33_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_34_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_35_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_36_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_37_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_38_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_39_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_40_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_41_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_42_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_43_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_44_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_45_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_46_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_47_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_48_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_49_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_50_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_51_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_52_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_53_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_54_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_55_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_56_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_57_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_58_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_59_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_60_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_61_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_62_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_63_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_64_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_65_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_66_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_67_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_68_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_69_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_70_ _41_
[08/27 19:52:13    165s]   user_mgr_obi_req_o_71_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_2_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_3_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_7_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_8_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_9_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_10_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_11_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_12_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_13_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_14_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_15_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_16_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_17_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_18_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_19_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_20_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_21_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_22_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_23_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_24_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_25_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_26_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_27_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_28_ _41_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_29_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_30_ _40_
[08/27 19:52:13    165s]   user_sbr_obi_rsp_o_31_ _41_
[08/27 19:52:13    165s] Checking routing tracks.....
[08/27 19:52:13    165s] Checking other grids.....
[08/27 19:52:13    165s] Checking routing blockage.....
[08/27 19:52:13    165s] Checking components.....
[08/27 19:52:13    165s] Checking constraints (guide/region/fence).....
[08/27 19:52:13    165s] Checking groups.....
[08/27 19:52:13    165s] Checking Ptn Core Box.....
[08/27 19:52:13    165s] 
[08/27 19:52:13    165s] Checking Preroutes.....
[08/27 19:52:13    165s] No. of regular pre-routes not on tracks : 0 
[08/27 19:52:13    165s]  Design check done.
[08/27 19:52:13    165s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/27 19:52:13    166s] 
[08/27 19:52:13    166s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:52:13    166s] Severity  ID               Count  Summary                                  
[08/27 19:52:13    166s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/27 19:52:13    166s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/27 19:52:13    166s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/27 19:52:13    166s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/27 19:52:13    166s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/27 19:52:13    166s] *** Message Summary: 5 warning(s), 0 error(s)
[08/27 19:52:13    166s] 
[08/27 19:52:13    166s] <CMD> clearGlobalNets
[08/27 19:52:13    166s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/27 19:52:13    166s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/27 19:52:13    166s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/27 19:52:13    166s] <CMD> addEndCap
[08/27 19:52:13    166s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/27 19:52:13    166s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/27 19:52:13    166s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/27 19:52:13    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:1547.2M
[08/27 19:52:13    166s] #spOpts: VtWidth 
[08/27 19:52:13    166s] All LLGs are deleted
[08/27 19:52:13    166s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1547.2M
[08/27 19:52:13    166s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1547.2M
[08/27 19:52:13    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1547.2M
[08/27 19:52:13    166s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1547.2M
[08/27 19:52:13    166s] Core basic site is CoreSite
[08/27 19:52:13    166s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:52:13    166s] SiteArray: non-trimmed site array dimensions = 314 x 2480
[08/27 19:52:13    166s] SiteArray: use 3,215,360 bytes
[08/27 19:52:13    166s] SiteArray: current memory after site array memory allocation 1547.2M
[08/27 19:52:13    166s] SiteArray: FP blocked sites are writable
[08/27 19:52:13    166s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:52:13    166s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1547.2M
[08/27 19:52:13    166s] Process 0 wires and vias for routing blockage analysis
[08/27 19:52:13    166s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1547.2M
[08/27 19:52:13    166s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.022, MEM:1547.2M
[08/27 19:52:13    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.037, MEM:1547.2M
[08/27 19:52:13    166s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1547.2MB).
[08/27 19:52:13    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.082, MEM:1547.2M
[08/27 19:52:13    166s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1547.2M
[08/27 19:52:13    166s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.014, REAL:0.014, MEM:1547.2M
[08/27 19:52:13    166s] Minimum row-size in sites for endcap insertion = 7.
[08/27 19:52:13    166s] Minimum number of sites for row blockage       = 1.
[08/27 19:52:13    166s] Inserted 387 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 19:52:13    166s] Inserted 387 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 19:52:13    166s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1547.2M
[08/27 19:52:13    166s] For 774 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/27 19:52:13    166s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.002, REAL:0.002, MEM:1547.2M
[08/27 19:52:13    166s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1547.2M
[08/27 19:52:13    166s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1547.2M
[08/27 19:52:13    166s] All LLGs are deleted
[08/27 19:52:13    166s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1547.2M
[08/27 19:52:13    166s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1547.2M
[08/27 19:52:13    166s] <CMD> verifyEndCap
[08/27 19:52:13    166s] 
[08/27 19:52:13    166s] ******Begin verifyEndCap******
[08/27 19:52:13    166s] End edge value: 1
[08/27 19:52:13    166s] Outter corner value: 0
[08/27 19:52:13    166s] Inner corner  value: 0
[08/27 19:52:13    166s] Found no problem.
[08/27 19:52:13    166s] ******End verifyEndCap******
[08/27 19:52:13    166s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/27 19:52:13    166s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/27 19:52:13    166s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/27 19:52:13    166s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/27 19:52:13    166s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/27 19:52:13    166s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/27 19:52:13    166s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{610.07 405.06 1414.55 679.62}}
[08/27 19:52:13    166s] # set corebox [dbget top.fplan.coreBox]
# sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[08/27 19:52:13    166s] #% Begin sroute (date=08/27 19:52:13, mem=1253.4M)
[08/27 19:52:13    166s] *** Begin SPECIAL ROUTE on Wed Aug 27 19:52:13 2025 ***
[08/27 19:52:13    166s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/27 19:52:13    166s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/27 19:52:13    166s] 
[08/27 19:52:13    166s] Begin option processing ...
[08/27 19:52:13    166s] srouteConnectPowerBump set to false
[08/27 19:52:13    166s] routeSelectNet set to "VDD VSS"
[08/27 19:52:13    166s] routeSpecial set to true
[08/27 19:52:13    166s] srouteBlockPin set to "useLef"
[08/27 19:52:13    166s] srouteBottomLayerLimit set to 1
[08/27 19:52:13    166s] srouteBottomTargetLayerLimit set to 1
[08/27 19:52:13    166s] srouteConnectConverterPin set to false
[08/27 19:52:13    166s] srouteConnectPadPin set to false
[08/27 19:52:13    166s] srouteCrossoverViaBottomLayer set to 1
[08/27 19:52:13    166s] srouteCrossoverViaTopLayer set to 7
[08/27 19:52:13    166s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/27 19:52:13    166s] srouteFollowCorePinEnd set to 3
[08/27 19:52:13    166s] srouteFollowPadPin set to false
[08/27 19:52:13    166s] srouteJogControl set to "preferWithChanges differentLayer"
[08/27 19:52:13    166s] sroutePadPinAllPorts set to true
[08/27 19:52:13    166s] sroutePreserveExistingRoutes set to true
[08/27 19:52:13    166s] srouteRoutePowerBarPortOnBothDir set to true
[08/27 19:52:13    166s] srouteStopBlockPin set to "nearestTarget"
[08/27 19:52:13    166s] srouteTopLayerLimit set to 7
[08/27 19:52:13    166s] srouteTopTargetLayerLimit set to 7
[08/27 19:52:13    166s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2426.00 megs.
[08/27 19:52:13    166s] 
[08/27 19:52:13    166s] Reading DB technology information...
[08/27 19:52:13    166s] Finished reading DB technology information.
[08/27 19:52:13    166s] Reading floorplan and netlist information...
[08/27 19:52:13    166s] Finished reading floorplan and netlist information.
[08/27 19:52:13    166s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/27 19:52:13    166s] Read in 89 macros, 57 used
[08/27 19:52:13    166s] Read in 887 components
[08/27 19:52:13    166s]   821 core components: 47 unplaced, 0 placed, 774 fixed
[08/27 19:52:13    166s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/27 19:52:13    166s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/27 19:52:13    166s] Read in 48 logical pins
[08/27 19:52:13    166s] Read in 4 blockages
[08/27 19:52:13    166s] Read in 48 nets
[08/27 19:52:13    166s] Read in 2 special nets
[08/27 19:52:13    166s] Read in 1654 terminals
[08/27 19:52:13    166s] 2 nets selected.
[08/27 19:52:13    166s] 
[08/27 19:52:13    166s] Begin power routing ...
[08/27 19:52:14    166s] CPU time for FollowPin 0 seconds
[08/27 19:52:14    166s] CPU time for FollowPin 0 seconds
[08/27 19:52:14    166s]   Number of Block ports routed: 0  open: 400
[08/27 19:52:14    166s]   Number of Stripe ports routed: 0
[08/27 19:52:14    166s]   Number of Core ports routed: 0  open: 774
[08/27 19:52:14    166s]   Number of Power Bump ports routed: 0
[08/27 19:52:14    166s]   Number of Followpin connections: 387
[08/27 19:52:14    166s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2429.00 megs.
[08/27 19:52:14    166s] 
[08/27 19:52:14    166s] 
[08/27 19:52:14    166s] 
[08/27 19:52:14    166s]  Begin updating DB with routing results ...
[08/27 19:52:14    166s]  Updating DB with 0 via definition ...
[08/27 19:52:14    166s] sroute created 387 wires.
[08/27 19:52:14    166s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/27 19:52:14    166s] +--------+----------------+----------------+
[08/27 19:52:14    166s] |  Layer |     Created    |     Deleted    |
[08/27 19:52:14    166s] +--------+----------------+----------------+
[08/27 19:52:14    166s] | Metal1 |       387      |       NA       |
[08/27 19:52:14    166s] +--------+----------------+----------------+
[08/27 19:52:14    166s] #% End sroute (date=08/27 19:52:14, total cpu=0:00:00.2, real=0:00:01.0, peak res=1258.6M, current mem=1258.6M)
[08/27 19:52:14    166s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 19:52:14    166s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[08/27 19:52:14    166s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{324.96 324.9 1515.36 1515.12}}
[08/27 19:52:14    166s] 
[08/27 19:52:14    166s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {324.960000 324.900000 1515.360000 1515.120000}.
Initialize fgc environment(mem: 1548.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_426' was increased to (1513.979980 850.320007) (1515.359985 854.340027) because cell geometry (1513.979980 853.859985) (1515.359985 854.340027) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_425' was increased to (324.959991 850.320007) (326.339996 854.340027) because cell geometry (324.959991 853.859985) (326.339996 854.340027) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_64' was increased to (608.219971 423.179993) (609.599976 427.200012) because cell geometry (608.219971 426.720001) (609.599976 427.200012) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_63' was increased to (324.959991 423.179993) (326.339996 427.200012) because cell geometry (324.959991 426.720001) (326.339996 427.200012) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_41' was increased to (324.959991 400.500000) (326.339996 404.519989) because cell geometry (324.959991 404.040009) (326.339996 404.519989) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_39' was increased to (324.959991 396.720001) (326.339996 400.739990) because cell geometry (324.959991 400.260010) (326.339996 400.739990) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_37' was increased to (324.959991 392.940002) (326.339996 396.959991) because cell geometry (324.959991 396.480011) (326.339996 396.959991) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_35' was increased to (324.959991 389.160004) (326.339996 393.179993) because cell geometry (324.959991 392.700012) (326.339996 393.179993) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_33' was increased to (324.959991 385.380005) (326.339996 389.399994) because cell geometry (324.959991 388.920013) (326.339996 389.399994) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_1' was increased to (324.959991 324.899994) (326.339996 328.920013) because cell geometry (324.959991 328.440002) (326.339996 328.920013) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_3' was increased to (324.959991 328.679993) (326.339996 332.700012) because cell geometry (324.959991 332.220001) (326.339996 332.700012) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (324.959991 332.459991) (326.339996 336.480011) because cell geometry (324.959991 336.000000) (326.339996 336.480011) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_7' was increased to (324.959991 336.239990) (326.339996 340.260010) because cell geometry (324.959991 339.779999) (326.339996 340.260010) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_9' was increased to (324.959991 340.019989) (326.339996 344.040009) because cell geometry (324.959991 343.559998) (326.339996 344.040009) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_11' was increased to (324.959991 343.799988) (326.339996 347.820007) because cell geometry (324.959991 347.339996) (326.339996 347.820007) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (324.959991 347.579987) (326.339996 351.600006) because cell geometry (324.959991 351.119995) (326.339996 351.600006) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (324.959991 351.359985) (326.339996 355.380005) because cell geometry (324.959991 354.899994) (326.339996 355.380005) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (324.959991 355.140015) (326.339996 359.160004) because cell geometry (324.959991 358.679993) (326.339996 359.160004) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_19' was increased to (324.959991 358.920013) (326.339996 362.940002) because cell geometry (324.959991 362.459991) (326.339996 362.940002) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_21' was increased to (324.959991 362.700012) (326.339996 366.720001) because cell geometry (324.959991 366.239990) (326.339996 366.720001) was outside the original block boundary.
[08/27 19:52:14    166s] Type 'man IMPPP-133' for more detail.
[08/27 19:52:14    166s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/27 19:52:14    166s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:52:14    166s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:14    166s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:14    166s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:14    166s] Starting stripe generation ...
[08/27 19:52:14    166s] Non-Default Mode Option Settings :
[08/27 19:52:14    166s]   -stapling_nets_style side_to_side
[08/27 19:52:14    166s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:14    166s] Stripe generation is complete.
[08/27 19:52:14    166s] vias are now being generated.
[08/27 19:52:14    166s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:14    166s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:14    166s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:15    167s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:15    167s] addStripe created 368 wires.
[08/27 19:52:15    167s] ViaGen created 41994 vias, deleted 0 via to avoid violation.
[08/27 19:52:15    167s] +--------+----------------+----------------+
[08/27 19:52:15    167s] |  Layer |     Created    |     Deleted    |
[08/27 19:52:15    167s] +--------+----------------+----------------+
[08/27 19:52:15    167s] |  Via1  |      20997     |        0       |
[08/27 19:52:15    167s] |  Via2  |      20997     |        0       |
[08/27 19:52:15    167s] | Metal3 |       368      |       NA       |
[08/27 19:52:15    167s] +--------+----------------+----------------+
[08/27 19:52:15    167s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 19:52:15    167s] -stacked_via_bottom_layer bottomLayer
[08/27 19:52:15    167s] -stacked_via_top_layer topLayer
[08/27 19:52:15    167s] -stapling_nets_style end_to_end
[08/27 19:52:15    167s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[08/27 19:52:15    167s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area $corebox
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area {{324.96 324.9 1515.36 1515.12}}
[08/27 19:52:15    167s] 
[08/27 19:52:15    167s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {324.960000 324.900000 1515.360000 1515.120000}.
Initialize fgc environment(mem: 1548.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:15    167s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:15    167s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:15    167s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:15    167s] Starting stripe generation ...
[08/27 19:52:15    167s] Non-Default Mode Option Settings :
[08/27 19:52:15    167s]   -stapling_nets_style side_to_side
[08/27 19:52:15    167s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:15    167s] Stripe generation is complete.
[08/27 19:52:15    167s] vias are now being generated.
[08/27 19:52:15    167s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:15    167s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:16    167s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:16    167s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:16    167s] addStripe created 94 wires.
[08/27 19:52:16    167s] ViaGen created 5324 vias, deleted 0 via to avoid violation.
[08/27 19:52:16    167s] +--------+----------------+----------------+
[08/27 19:52:16    167s] |  Layer |     Created    |     Deleted    |
[08/27 19:52:16    167s] +--------+----------------+----------------+
[08/27 19:52:16    167s] |  Via3  |      5324      |        0       |
[08/27 19:52:16    167s] | Metal4 |       94       |       NA       |
[08/27 19:52:16    167s] +--------+----------------+----------------+
[08/27 19:52:16    167s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[08/27 19:52:16    167s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{324.96 324.9 1515.36 1515.12}}
[08/27 19:52:16    167s] 
[08/27 19:52:16    167s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {324.960000 324.900000 1515.360000 1515.120000}.
Initialize fgc environment(mem: 1548.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:16    167s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:16    167s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:16    167s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:16    167s] Starting stripe generation ...
[08/27 19:52:16    167s] Non-Default Mode Option Settings :
[08/27 19:52:16    167s]   -stapling_nets_style side_to_side
[08/27 19:52:16    167s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:16    168s] Stripe generation is complete.
[08/27 19:52:16    168s] vias are now being generated.
[08/27 19:52:16    168s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:16    168s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:16    168s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:16    168s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:17    168s] addStripe created 266 wires.
[08/27 19:52:17    168s] ViaGen created 5082 vias, deleted 0 via to avoid violation.
[08/27 19:52:17    168s] +--------+----------------+----------------+
[08/27 19:52:17    168s] |  Layer |     Created    |     Deleted    |
[08/27 19:52:17    168s] +--------+----------------+----------------+
[08/27 19:52:17    168s] |  Via4  |      5082      |        0       |
[08/27 19:52:17    168s] | Metal5 |       266      |       NA       |
[08/27 19:52:17    168s] +--------+----------------+----------------+
[08/27 19:52:17    168s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[08/27 19:52:17    168s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area $corebox
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area {{324.96 324.9 1515.36 1515.12}}
[08/27 19:52:17    168s] 
[08/27 19:52:17    168s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {324.960000 324.900000 1515.360000 1515.120000}.
Initialize fgc environment(mem: 1548.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:17    168s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:17    168s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:17    168s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:17    168s] Starting stripe generation ...
[08/27 19:52:17    168s] Non-Default Mode Option Settings :
[08/27 19:52:17    168s]   -stapling_nets_style side_to_side
[08/27 19:52:17    168s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:17    168s] Stripe generation is complete.
[08/27 19:52:17    168s] vias are now being generated.
[08/27 19:52:17    168s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:17    168s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:17    168s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:17    168s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:17    168s] addStripe created 80 wires.
[08/27 19:52:17    168s] ViaGen created 5348 vias, deleted 0 via to avoid violation.
[08/27 19:52:17    168s] +--------+----------------+----------------+
[08/27 19:52:17    168s] |  Layer |     Created    |     Deleted    |
[08/27 19:52:17    168s] +--------+----------------+----------------+
[08/27 19:52:17    168s] | TopVia1|      5348      |        0       |
[08/27 19:52:17    168s] |TopMetal1|       80       |       NA       |
[08/27 19:52:17    168s] +--------+----------------+----------------+
[08/27 19:52:17    168s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[08/27 19:52:17    168s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area $corebox
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area {{324.96 324.9 1515.36 1515.12}}
[08/27 19:52:17    168s] 
[08/27 19:52:17    168s] Initialize fgc environment(mem: 1548.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:17    168s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:17    168s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:17    168s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:17    168s] Starting stripe generation ...
[08/27 19:52:17    168s] Non-Default Mode Option Settings :
[08/27 19:52:17    168s]   -stapling_nets_style side_to_side
[08/27 19:52:17    168s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/27 19:52:17    168s] Type 'man IMPPP-4055' for more detail.
[08/27 19:52:17    168s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:17    168s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:17    168s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:18    168s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:18    168s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:18    168s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:01.0, peak mem: 1548.5M)
[08/27 19:52:18    168s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:18    168s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:18    168s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:18    168s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1548.5M)
[08/27 19:52:18    168s] Stripe generation is complete.
[08/27 19:52:18    168s] vias are now being generated.
[08/27 19:52:18    169s] addStripe created 80 wires.
[08/27 19:52:18    169s] ViaGen created 3200 vias, deleted 0 via to avoid violation.
[08/27 19:52:18    169s] +--------+----------------+----------------+
[08/27 19:52:18    169s] |  Layer |     Created    |     Deleted    |
[08/27 19:52:18    169s] +--------+----------------+----------------+
[08/27 19:52:18    169s] | TopVia2|      3200      |        0       |
[08/27 19:52:18    169s] |TopMetal2|       80       |       NA       |
[08/27 19:52:18    169s] +--------+----------------+----------------+
[08/27 19:52:18    169s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[08/27 19:52:18    169s] # set cmd "editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 19:52:18    169s] #% Begin editPowerVia (date=08/27 19:52:18, mem=1261.2M)
[08/27 19:52:18    169s] 
[08/27 19:52:18    169s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:18    169s] ViaGen created 1298 vias, deleted 0 via to avoid violation.
[08/27 19:52:18    169s] +--------+----------------+----------------+
[08/27 19:52:18    169s] |  Layer |     Created    |     Deleted    |
[08/27 19:52:18    169s] +--------+----------------+----------------+
[08/27 19:52:18    169s] |  Via3  |       70       |        0       |
[08/27 19:52:18    169s] |  Via4  |       614      |        0       |
[08/27 19:52:18    169s] | TopVia1|       614      |        0       |
[08/27 19:52:18    169s] +--------+----------------+----------------+
[08/27 19:52:18    169s] #% End editPowerVia (date=08/27 19:52:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=1261.2M, current mem=1261.1M)
[08/27 19:52:18    169s] # set cmd "editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 19:52:18    169s] #% Begin editPowerVia (date=08/27 19:52:18, mem=1261.1M)
[08/27 19:52:18    169s] 
[08/27 19:52:18    169s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:52:18    169s] ViaGen created 1569 vias, deleted 0 via to avoid violation.
[08/27 19:52:18    169s] +--------+----------------+----------------+
[08/27 19:52:18    169s] |  Layer |     Created    |     Deleted    |
[08/27 19:52:18    169s] +--------+----------------+----------------+
[08/27 19:52:18    169s] |  Via3  |       115      |        0       |
[08/27 19:52:18    169s] |  Via4  |       727      |        0       |
[08/27 19:52:18    169s] | TopVia1|       727      |        0       |
[08/27 19:52:18    169s] +--------+----------------+----------------+
[08/27 19:52:18    169s] #% End editPowerVia (date=08/27 19:52:18, total cpu=0:00:00.3, real=0:00:00.0, peak res=1261.5M, current mem=1261.5M)
[08/27 19:52:18    169s] ### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/27 19:52:18    169s] <CMD> verifyPowerVia
[08/27 19:52:18    169s] 
[08/27 19:52:18    169s] ******** Start: VERIFY POWER VIA ********
[08/27 19:52:18    169s] Start Time: Wed Aug 27 19:52:18 2025
[08/27 19:52:18    169s] 
[08/27 19:52:18    169s] Check all 2 Power/Ground nets
[08/27 19:52:18    169s] *** Checking Net VDD
[08/27 19:52:18    170s] *** Checking Net VSS
[08/27 19:52:18    170s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/27 19:52:18    170s] 
[08/27 19:52:18    170s] Begin Summary 
[08/27 19:52:18    170s]   Found no problems or warnings.
[08/27 19:52:18    170s] End Summary
[08/27 19:52:18    170s] 
[08/27 19:52:18    170s] End Time: Wed Aug 27 19:52:18 2025
[08/27 19:52:18    170s] ******** End: VERIFY POWER VIA ********
[08/27 19:52:18    170s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/27 19:52:18    170s]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[08/27 19:52:18    170s] 
[08/27 19:52:18    170s] <CMD> verify_connectivity -net {VDD VSS}
[08/27 19:52:18    170s] VERIFY_CONNECTIVITY use new engine.
[08/27 19:52:18    170s] 
[08/27 19:52:18    170s] ******** Start: VERIFY CONNECTIVITY ********
[08/27 19:52:18    170s] Start Time: Wed Aug 27 19:52:18 2025
[08/27 19:52:18    170s] 
[08/27 19:52:18    170s] Design Name: croc_chip
[08/27 19:52:18    170s] Database Units: 1000
[08/27 19:52:18    170s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/27 19:52:18    170s] Error Limit = 1000; Warning Limit = 50
[08/27 19:52:18    170s] Check specified nets
[08/27 19:52:18    170s] Use 4 pthreads
[08/27 19:52:19    170s] Net VDD: dangling Wire.
[08/27 19:52:19    170s] Net VSS: dangling Wire.
[08/27 19:52:19    170s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/27 19:52:19    170s] Type 'man IMPVFC-3' for more detail.
[08/27 19:52:19    170s] 
[08/27 19:52:19    170s] Begin Summary 
[08/27 19:52:19    170s]     1000 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/27 19:52:19    170s]     1000 total info(s) created.
[08/27 19:52:19    170s] End Summary
[08/27 19:52:19    170s] 
[08/27 19:52:19    170s] End Time: Wed Aug 27 19:52:19 2025
[08/27 19:52:19    170s] Time Elapsed: 0:00:01.0
[08/27 19:52:19    170s] 
[08/27 19:52:19    170s] ******** End: VERIFY CONNECTIVITY ********
[08/27 19:52:19    170s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/27 19:52:19    170s]   (CPU Time: 0:00:00.2  MEM: 8.000M)
[08/27 19:52:19    170s] 
[08/27 19:52:19    170s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[08/27 19:52:19    170s] #% Begin save design ... (date=08/27 19:52:19, mem=1265.4M)
[08/27 19:52:19    170s] % Begin Save ccopt configuration ... (date=08/27 19:52:19, mem=1265.4M)
[08/27 19:52:19    170s] % End Save ccopt configuration ... (date=08/27 19:52:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1265.4M, current mem=1265.4M)
[08/27 19:52:19    170s] % Begin Save netlist data ... (date=08/27 19:52:19, mem=1265.4M)
[08/27 19:52:19    170s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:52:19    170s] % End Save netlist data ... (date=08/27 19:52:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1265.8M, current mem=1265.8M)
[08/27 19:52:19    170s] Saving symbol-table file in separate thread ...
[08/27 19:52:19    170s] Saving congestion map file in separate thread ...
[08/27 19:52:19    170s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:52:19    170s] % Begin Save AAE data ... (date=08/27 19:52:19, mem=1265.8M)
[08/27 19:52:19    170s] Saving AAE Data ...
[08/27 19:52:19    170s] % End Save AAE data ... (date=08/27 19:52:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1265.8M, current mem=1265.8M)
[08/27 19:52:19    170s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:52:19    170s] Saving mode setting ...
[08/27 19:52:19    170s] Saving global file ...
[08/27 19:52:19    170s] Saving Drc markers ...
[08/27 19:52:19    170s] ... 1004 markers are saved ...
[08/27 19:52:19    170s] ... 0 geometry drc markers are saved ...
[08/27 19:52:19    170s] ... 0 antenna drc markers are saved ...
[08/27 19:52:19    170s] % Begin Save routing data ... (date=08/27 19:52:19, mem=1266.1M)
[08/27 19:52:19    170s] Saving route file ...
[08/27 19:52:19    171s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1553.0M) ***
[08/27 19:52:20    171s] % End Save routing data ... (date=08/27 19:52:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=1266.2M, current mem=1266.2M)
[08/27 19:52:20    171s] Saving special route data file in separate thread ...
[08/27 19:52:20    171s] Saving PG file in separate thread ...
[08/27 19:52:20    171s] Saving placement file in separate thread ...
[08/27 19:52:20    171s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 19:52:20 2025)
[08/27 19:52:20    171s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:52:20    171s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:52:20    171s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1608.0M) ***
[08/27 19:52:20    171s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:20    171s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1592.0M) ***
[08/27 19:52:20    171s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:20    171s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:20    171s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/27 19:52:20    171s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1576.0M) ***
[08/27 19:52:20    171s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:20    171s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:20    171s] % Begin Save power constraints data ... (date=08/27 19:52:20, mem=1267.7M)
[08/27 19:52:20    171s] % End Save power constraints data ... (date=08/27 19:52:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1267.7M, current mem=1267.7M)
[08/27 19:52:25    175s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/27 19:52:25    175s] #% End save design ... (date=08/27 19:52:25, total cpu=0:00:04.9, real=0:00:06.0, peak res=1268.1M, current mem=1268.1M)
[08/27 19:52:25    175s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:52:25    175s] 
[08/27 19:52:25    175s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[08/27 19:52:25    175s] OPERPROF: Starting DPlace-Init at level 1, MEM:1552.1M
[08/27 19:52:25    175s] #spOpts: VtWidth mergeVia=F 
[08/27 19:52:25    175s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1552.1M
[08/27 19:52:25    175s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1552.1M
[08/27 19:52:25    175s] Core basic site is CoreSite
[08/27 19:52:25    175s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:52:25    175s] SiteArray: non-trimmed site array dimensions = 314 x 2480
[08/27 19:52:25    175s] SiteArray: use 3,215,360 bytes
[08/27 19:52:25    175s] SiteArray: current memory after site array memory allocation 1552.1M
[08/27 19:52:25    175s] SiteArray: FP blocked sites are writable
[08/27 19:52:25    175s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:52:25    175s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1552.1M
[08/27 19:52:25    175s] Process 65090 wires and vias for routing blockage analysis
[08/27 19:52:25    175s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.200, REAL:0.053, MEM:1552.1M
[08/27 19:52:25    175s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.279, REAL:0.089, MEM:1552.1M
[08/27 19:52:25    175s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.291, REAL:0.101, MEM:1552.1M
[08/27 19:52:25    175s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1552.1MB).
[08/27 19:52:25    175s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.342, REAL:0.152, MEM:1552.1M
[08/27 19:52:25    175s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 19:52:25    175s] Type 'man IMPSP-5134' for more detail.
[08/27 19:52:25    175s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 19:52:25    175s] Type 'man IMPSP-5134' for more detail.
[08/27 19:52:25    175s] For 8033 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/27 19:52:25    175s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1553.2M
[08/27 19:52:25    175s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1553.2M
[08/27 19:52:25    175s] All LLGs are deleted
[08/27 19:52:25    175s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1553.2M
[08/27 19:52:25    175s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1553.2M
[08/27 19:52:25    175s] Inserted 8033 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/27 19:52:25    175s] <CMD> saveDesign SAVED/00_init_design.invs
[08/27 19:52:25    175s] #% Begin save design ... (date=08/27 19:52:25, mem=1268.4M)
[08/27 19:52:25    175s] % Begin Save ccopt configuration ... (date=08/27 19:52:25, mem=1268.4M)
[08/27 19:52:25    175s] % End Save ccopt configuration ... (date=08/27 19:52:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1268.4M, current mem=1268.4M)
[08/27 19:52:25    176s] % Begin Save netlist data ... (date=08/27 19:52:25, mem=1268.4M)
[08/27 19:52:25    176s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:52:25    176s] % End Save netlist data ... (date=08/27 19:52:25, total cpu=0:00:00.2, real=0:00:00.0, peak res=1269.5M, current mem=1269.5M)
[08/27 19:52:25    176s] Saving symbol-table file in separate thread ...
[08/27 19:52:25    176s] Saving congestion map file in separate thread ...
[08/27 19:52:25    176s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:52:25    176s] % Begin Save AAE data ... (date=08/27 19:52:25, mem=1269.7M)
[08/27 19:52:25    176s] Saving AAE Data ...
[08/27 19:52:26    176s] % End Save AAE data ... (date=08/27 19:52:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=1269.7M, current mem=1269.7M)
[08/27 19:52:26    176s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:52:26    176s] Saving mode setting ...
[08/27 19:52:26    176s] Saving global file ...
[08/27 19:52:26    176s] Saving Drc markers ...
[08/27 19:52:26    176s] ... 1004 markers are saved ...
[08/27 19:52:26    176s] ... 0 geometry drc markers are saved ...
[08/27 19:52:26    176s] ... 0 antenna drc markers are saved ...
[08/27 19:52:26    176s] % Begin Save routing data ... (date=08/27 19:52:26, mem=1269.5M)
[08/27 19:52:26    176s] Saving route file ...
[08/27 19:52:26    176s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1553.6M) ***
[08/27 19:52:26    176s] % End Save routing data ... (date=08/27 19:52:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1269.5M, current mem=1269.5M)
[08/27 19:52:26    176s] Saving special route data file in separate thread ...
[08/27 19:52:26    176s] Saving PG file in separate thread ...
[08/27 19:52:26    176s] Saving placement file in separate thread ...
[08/27 19:52:26    176s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:52:26    176s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 19:52:26 2025)
[08/27 19:52:26    176s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:52:26    176s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:26    176s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1591.6M) ***
[08/27 19:52:26    176s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1591.6M) ***
[08/27 19:52:26    176s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:26    176s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:52:26    176s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/27 19:52:26    176s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1575.6M) ***
[08/27 19:52:26    176s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[08/27 19:52:26    176s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[08/27 19:52:26    176s] % Begin Save power constraints data ... (date=08/27 19:52:26, mem=1270.8M)
[08/27 19:52:27    176s] % End Save power constraints data ... (date=08/27 19:52:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=1270.8M, current mem=1270.8M)
[08/27 19:52:32    181s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/27 19:52:32    181s] #% End save design ... (date=08/27 19:52:32, total cpu=0:00:05.2, real=0:00:07.0, peak res=1270.8M, current mem=1270.8M)
[08/27 19:52:32    181s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:52:32    181s] 
[08/27 19:52:32    181s] <CMD> set_table_style -no_frame_fix_width
[08/27 19:52:32    181s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 19:52:32    181s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 19:52:32    181s] <CMD> timeDesign -prePlace -pathReports -slackReports -numPaths 1000 -prefix 00_init_design_prePlace -outDir ./rpt/00_init_design_prePlace
[08/27 19:52:32    181s] Set Using Default Delay Limit as 101.
[08/27 19:52:32    181s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/27 19:52:32    181s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/27 19:52:32    181s] Set Default Net Delay as 0 ps.
[08/27 19:52:32    181s] Set Default Net Load as 0 pF. 
[08/27 19:52:32    181s] Effort level <high> specified for reg2reg path_group
[08/27 19:52:33    182s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1639.2M
[08/27 19:52:33    182s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1639.2M
[08/27 19:52:33    182s] Fast DP-INIT is on for default
[08/27 19:52:33    182s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.112, REAL:0.047, MEM:1639.2M
[08/27 19:52:33    183s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.136, REAL:0.072, MEM:1639.2M
[08/27 19:52:33    183s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1639.2M
[08/27 19:52:33    183s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1639.2M
[08/27 19:52:33    183s] Starting delay calculation for Setup views
[08/27 19:52:33    183s] #################################################################################
[08/27 19:52:33    183s] # Design Stage: PreRoute
[08/27 19:52:33    183s] # Design Name: croc_chip
[08/27 19:52:33    183s] # Design Mode: 90nm
[08/27 19:52:33    183s] # Analysis Mode: MMMC Non-OCV 
[08/27 19:52:33    183s] # Parasitics Mode: No SPEF/RCDB
[08/27 19:52:33    183s] # Signoff Settings: SI Off 
[08/27 19:52:33    183s] #################################################################################
[08/27 19:52:33    183s] Topological Sorting (REAL = 0:00:00.0, MEM = 1639.2M, InitMEM = 1639.2M)
[08/27 19:52:33    183s] Calculate delays in BcWc mode...
[08/27 19:52:33    183s] Start delay calculation (fullDC) (4 T). (MEM=1639.18)
[08/27 19:52:33    183s] Start AAE Lib Loading. (MEM=1655.84)
[08/27 19:52:33    183s] End AAE Lib Loading. (MEM=1665.38 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 19:52:33    183s] End AAE Lib Interpolated Model. (MEM=1665.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 19:52:33    183s] First Iteration Infinite Tw... 
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:52:34    184s] Type 'man IMPESI-3194' for more detail.
[08/27 19:52:34    184s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:52:34    184s] Type 'man IMPESI-3199' for more detail.
[08/27 19:52:35    188s] Total number of fetched objects 39670
[08/27 19:52:35    188s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/27 19:52:35    188s] End delay calculation. (MEM=1852.78 CPU=0:00:04.2 REAL=0:00:01.0)
[08/27 19:52:35    188s] End delay calculation (fullDC). (MEM=1852.78 CPU=0:00:05.3 REAL=0:00:02.0)
[08/27 19:52:35    188s] *** CDM Built up (cpu=0:00:05.5  real=0:00:02.0  mem= 1852.8M) ***
[08/27 19:52:35    189s] *** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:02.0 totSessionCpu=0:03:10 mem=1852.8M)
[08/27 19:52:36    192s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 48.990%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/27 19:52:36    193s] Resetting back High Fanout Nets as non-ideal
[08/27 19:52:36    193s] Set Default Net Delay as 1000 ps.
[08/27 19:52:36    193s] Set Default Net Load as 0.5 pF. 
[08/27 19:52:36    193s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/27 19:52:36    193s] Total CPU time: 11.96 sec
[08/27 19:52:36    193s] Total Real time: 4.0 sec
[08/27 19:52:36    193s] Total Memory Usage: 1645.566406 Mbytes
[08/27 19:52:36    193s] 
[08/27 19:52:36    193s] =============================================================================================
[08/27 19:52:36    193s]  Final TAT Report for timeDesign
[08/27 19:52:36    193s] =============================================================================================
[08/27 19:52:36    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 19:52:36    193s] ---------------------------------------------------------------------------------------------
[08/27 19:52:36    193s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 19:52:36    193s] [ TimingUpdate           ]      1   0:00:00.3  (   7.0 % )     0:00:02.4 /  0:00:06.8    2.8
[08/27 19:52:36    193s] [ FullDelayCalc          ]      1   0:00:02.1  (  46.1 % )     0:00:02.1 /  0:00:05.7    2.7
[08/27 19:52:36    193s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.3 % )     0:00:03.6 /  0:00:09.9    2.8
[08/27 19:52:36    193s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    2.2
[08/27 19:52:36    193s] [ GenerateReports        ]      1   0:00:00.8  (  18.3 % )     0:00:00.8 /  0:00:02.6    3.0
[08/27 19:52:36    193s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.3    2.2
[08/27 19:52:36    193s] [ MISC                   ]          0:00:01.0  (  22.0 % )     0:00:01.0 /  0:00:02.0    2.0
[08/27 19:52:36    193s] ---------------------------------------------------------------------------------------------
[08/27 19:52:36    193s]  timeDesign TOTAL                   0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:11.9    2.6
[08/27 19:52:36    193s] ---------------------------------------------------------------------------------------------
[08/27 19:52:36    193s] 
[08/27 19:52:41    193s] <CMD> checkFPlan -reportUtil
[08/27 19:52:41    193s] Checking routing tracks.....
[08/27 19:52:41    193s] Checking other grids.....
[08/27 19:52:41    193s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 19:52:41    193s] Checking core/die box is on Grid.....
[08/27 19:52:41    193s] **WARN: (IMPFP-7238):	CORE's corner: (324.9600000000 , 324.9000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:52:41    193s] **WARN: (IMPFP-7238):	CORE's corner: (1515.3600000000 , 1515.1200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:52:41    193s] Checking snap rule ......
[08/27 19:52:41    193s] Checking Row is on grid......
[08/27 19:52:41    193s] Checking AreaIO row.....
[08/27 19:52:41    193s] Checking row out of die ...
[08/27 19:52:41    193s] Checking routing blockage.....
[08/27 19:52:41    193s] Checking components.....
[08/27 19:52:41    193s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 19:52:41    193s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 19:52:41    193s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 19:52:41    193s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 19:52:42    193s] Checking IO Pads out of die...
[08/27 19:52:42    193s] Checking constraints (guide/region/fence).....
[08/27 19:52:42    193s] Checking groups.....
[08/27 19:52:42    193s] 
[08/27 19:52:42    193s] Checking Preroutes.....
[08/27 19:52:42    193s] No. of regular pre-routes not on tracks : 0 
[08/27 19:52:42    193s] 
[08/27 19:52:42    193s] Reporting Utilizations.....
[08/27 19:52:42    193s] 
[08/27 19:52:42    193s] Core utilization  = 57.597916
[08/27 19:52:42    193s] Effective Utilizations
[08/27 19:52:42    193s] All LLGs are deleted
[08/27 19:52:42    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1645.6M
[08/27 19:52:42    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1645.6M
[08/27 19:52:42    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1645.6M
[08/27 19:52:42    193s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1645.6M
[08/27 19:52:42    193s] Core basic site is CoreSite
[08/27 19:52:42    193s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:52:42    193s] Fast DP-INIT is on for default
[08/27 19:52:42    193s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:52:42    193s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.064, REAL:0.034, MEM:1669.6M
[08/27 19:52:42    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.088, REAL:0.059, MEM:1669.6M
[08/27 19:52:42    193s] Average module density = 0.490.
[08/27 19:52:42    193s] Density for the design = 0.490.
[08/27 19:52:42    193s]        = stdcell_area 316449 sites (574165 um^2) / alloc_area 645944 sites (1172001 um^2).
[08/27 19:52:42    193s] Pin Density = 0.1676.
[08/27 19:52:42    193s]             = total # of pins 130541 / total area 778720.
[08/27 19:52:42    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1669.6M
[08/27 19:52:42    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1669.6M
[08/27 19:52:42    193s] 
[08/27 19:52:42    193s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:52:42    193s] Severity  ID               Count  Summary                                  
[08/27 19:52:42    193s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 19:52:42    193s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/27 19:52:42    193s] *** Message Summary: 6 warning(s), 0 error(s)
[08/27 19:52:42    193s] 
[08/27 19:53:03    196s] <CMD> freeDesign
[08/27 19:53:03    196s] Reset to color id 0 for i_croc_soc (croc_soc$croc_chip.i_croc_soc) and all their descendants.
[08/27 19:53:03    196s] Deleting Cell Server ...
[08/27 19:53:03    196s] -stacked_via_bottom_layer bottomLayer
[08/27 19:53:03    196s] -stacked_via_top_layer topLayer
[08/27 19:53:03    196s] -stapling_nets_style end_to_end
[08/27 19:53:03    196s] -leftEdge ""
[08/27 19:53:03    196s] -prefix ""
[08/27 19:53:03    196s] -rightEdge ""
[08/27 19:53:03    196s] Free PSO.
[08/27 19:53:03    196s] Cleaning up the current multi-corner RC extraction setup.
[08/27 19:53:03    196s] -enable_high_fanout false
[08/27 19:53:04    197s] Set DBUPerIGU to 1000.
[08/27 19:53:04    197s] Set net toggle Scale Factor to 1.00
[08/27 19:53:04    197s] Set Shrink Factor to 1.00000
[08/27 19:53:04    197s] Set net toggle Scale Factor to 1.00
[08/27 19:53:04    197s] Set Shrink Factor to 1.00000
[08/27 19:53:04    197s] Set net toggle Scale Factor to 1.00
[08/27 19:53:04    197s] Set Shrink Factor to 1.00000
[08/27 19:53:04    197s] 
[08/27 19:53:04    197s] *** Memory Usage v#1 (Current mem = 1379.305M, initial mem = 273.906M) ***
[08/27 19:53:04    197s] 
[08/27 19:53:04    197s] 
[08/27 19:53:04    197s] Info (SM2C): Status of key globals:
[08/27 19:53:04    197s] 	 MMMC-by-default flow     : 1
[08/27 19:53:04    197s] 	 Default MMMC objs envvar : 0
[08/27 19:53:04    197s] 	 Data portability         : 0
[08/27 19:53:04    197s] 	 MMMC PV Emulation        : 0
[08/27 19:53:04    197s] 	 MMMC debug               : 0
[08/27 19:53:04    197s] 	 Init_Design flow         : 1
[08/27 19:53:04    197s] 
[08/27 19:53:04    197s] 
[08/27 19:53:04    197s] 	 CTE SM2C global          : false
[08/27 19:53:04    197s] 	 Reporting view filter    : false
[08/27 19:53:33    200s] <CMD> setMultiCpuUsage -localCpu 4
[08/27 19:53:33    200s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 19:53:33    200s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 19:53:33    200s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 19:53:33    200s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 19:53:33    200s] <CMD> setPreference SnapAllCorners 1
[08/27 19:53:33    200s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/27 19:53:33    200s] <CMD> set init_design_uniquify 1
[08/27 19:53:33    200s] <CMD> set init_design_settop 1
[08/27 19:53:33    200s] <CMD> set init_top_cell croc_chip
[08/27 19:53:33    200s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/27 19:53:33    200s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 19:53:33    200s] <CMD> set init_pwr_net VDD
[08/27 19:53:33    200s] <CMD> set init_gnd_net VSS
[08/27 19:53:33    200s] <CMD> init_design
[08/27 19:53:33    200s] #% Begin Load MMMC data ... (date=08/27 19:53:33, mem=975.4M)
[08/27 19:53:33    200s] #% End Load MMMC data ... (date=08/27 19:53:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.4M, current mem=975.4M)
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/27 19:53:33    200s] Set DBUPerIGU to M1 pitch 480.
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-58' for more detail.
[08/27 19:53:33    200s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/27 19:53:33    200s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/27 19:53:33    200s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/27 19:53:33    200s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 19:53:33    200s] Type 'man IMPLF-61' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-200' for more detail.
[08/27 19:53:33    200s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/27 19:53:33    200s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 19:53:33    200s] Type 'man IMPLF-201' for more detail.
[08/27 19:53:33    200s] 
[08/27 19:53:33    200s] viaInitial starts at Wed Aug 27 19:53:33 2025
viaInitial ends at Wed Aug 27 19:53:33 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/27 19:53:33    200s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 19:53:33    200s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/27 19:53:33    201s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/27 19:53:33    201s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/27 19:53:33    201s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/27 19:53:33    201s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/27 19:53:33    201s] Library reading multithread flow ended.
[08/27 19:53:33    201s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 19:53:33    201s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/27 19:53:33    201s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/27 19:53:33    201s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/27 19:53:33    201s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/27 19:53:33    201s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/27 19:53:33    201s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/27 19:53:33    201s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:53:33    201s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/27 19:53:33    201s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:53:33    201s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:53:33    201s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:53:33    202s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:53:33    202s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:53:33    202s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:53:33    202s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:53:33    202s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:53:33    202s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:53:33    202s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:53:33    202s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/27 19:53:33    202s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:53:33    202s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:53:33    202s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 19:53:33    202s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 19:53:33    202s] Library reading multithread flow ended.
[08/27 19:53:34    202s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:01.0, peak res=975.4M, current mem=966.7M)
[08/27 19:53:34    202s] *** End library_loading (cpu=0.03min, real=0.02min, mem=0.0M, fe_cpu=3.37min, fe_real=5.88min, fe_mem=1379.4M) ***
[08/27 19:53:34    202s] #% Begin Load netlist data ... (date=08/27 19:53:34, mem=966.7M)
[08/27 19:53:34    202s] *** Begin netlist parsing (mem=1379.4M) ***
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 19:53:34    202s] Type 'man IMPVL-159' for more detail.
[08/27 19:53:34    202s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/27 19:53:34    202s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:53:34    202s] Created 102 new cells from 26 timing libraries.
[08/27 19:53:34    202s] Reading netlist ...
[08/27 19:53:34    202s] Backslashed names will retain backslash and a trailing blank character.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 19:53:34    202s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/27 19:53:34    202s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:53:34    202s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/27 19:53:34    202s] 
[08/27 19:53:34    202s] *** Memory Usage v#1 (Current mem = 1379.410M, initial mem = 273.906M) ***
[08/27 19:53:34    202s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1379.4M) ***
[08/27 19:53:34    202s] #% End Load netlist data ... (date=08/27 19:53:34, total cpu=0:00:00.3, real=0:00:00.0, peak res=975.6M, current mem=975.6M)
[08/27 19:53:34    202s] Set top cell to croc_chip.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 19:53:34    202s] Type 'man IMPTS-282' for more detail.
[08/27 19:53:34    202s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/27 19:53:34    202s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:53:34    202s] Hooked 232 DB cells to tlib cells.
[08/27 19:53:34    202s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=984.0M, current mem=984.0M)
[08/27 19:53:34    202s] Starting recursive module instantiation check.
[08/27 19:53:34    202s] No recursion found.
[08/27 19:53:34    202s] Building hierarchical netlist for Cell croc_chip ...
[08/27 19:53:34    202s] *** Netlist is unique.
[08/27 19:53:34    202s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/27 19:53:34    202s] ** info: there are 329 modules.
[08/27 19:53:34    202s] ** info: there are 34132 stdCell insts.
[08/27 19:53:34    202s] ** info: there are 64 Pad insts.
[08/27 19:53:34    202s] ** info: there are 2 macros.
[08/27 19:53:34    202s] 
[08/27 19:53:34    202s] *** Memory Usage v#1 (Current mem = 1385.410M, initial mem = 273.906M) ***
[08/27 19:53:34    203s] *info: set bottom ioPad orient R0
[08/27 19:53:34    203s] Initializing I/O assignment ...
[08/27 19:53:34    203s] Adjusting Core to Bottom to: 145.0800.
[08/27 19:53:34    203s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:53:34    203s] Type 'man IMPFP-3961' for more detail.
[08/27 19:53:34    203s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 19:53:34    203s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:53:34    203s] Set Default Net Delay as 1000 ps.
[08/27 19:53:34    203s] Set Default Net Load as 0.5 pF. 
[08/27 19:53:34    203s] Set Default Input Pin Transition as 0.1 ps.
[08/27 19:53:35    203s] Extraction setup Started 
[08/27 19:53:35    203s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/27 19:53:35    203s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/27 19:53:35    203s] Type 'man IMPEXT-2773' for more detail.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:53:35    203s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:53:35    203s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:53:35    203s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:53:35    203s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:53:35    203s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 19:53:35    203s] Type 'man IMPEXT-2776' for more detail.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:53:35    203s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 19:53:35    203s] Summary of Active RC-Corners : 
[08/27 19:53:35    203s]  
[08/27 19:53:35    203s]  Analysis View: func_view_wc
[08/27 19:53:35    203s]     RC-Corner Name        : default_rc_corner
[08/27 19:53:35    203s]     RC-Corner Index       : 0
[08/27 19:53:35    203s]     RC-Corner Temperature : 25 Celsius
[08/27 19:53:35    203s]     RC-Corner Cap Table   : ''
[08/27 19:53:35    203s]     RC-Corner PreRoute Res Factor         : 1
[08/27 19:53:35    203s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 19:53:35    203s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 19:53:35    203s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 19:53:35    203s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 19:53:35    203s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 19:53:35    203s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 19:53:35    203s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 19:53:35    203s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 19:53:35    203s]  
[08/27 19:53:35    203s]  Analysis View: func_view_bc
[08/27 19:53:35    203s]     RC-Corner Name        : default_rc_corner
[08/27 19:53:35    203s]     RC-Corner Index       : 0
[08/27 19:53:35    203s]     RC-Corner Temperature : 25 Celsius
[08/27 19:53:35    203s]     RC-Corner Cap Table   : ''
[08/27 19:53:35    203s]     RC-Corner PreRoute Res Factor         : 1
[08/27 19:53:35    203s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 19:53:35    203s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 19:53:35    203s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 19:53:35    203s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 19:53:35    203s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 19:53:35    203s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 19:53:35    203s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 19:53:35    203s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 19:53:35    203s] LayerId::1 widthSet size::1
[08/27 19:53:35    203s] LayerId::2 widthSet size::1
[08/27 19:53:35    203s] LayerId::3 widthSet size::1
[08/27 19:53:35    203s] LayerId::4 widthSet size::1
[08/27 19:53:35    203s] LayerId::5 widthSet size::1
[08/27 19:53:35    203s] LayerId::6 widthSet size::1
[08/27 19:53:35    203s] LayerId::7 widthSet size::1
[08/27 19:53:35    203s] Updating RC grid for preRoute extraction ...
[08/27 19:53:35    203s] Initializing multi-corner resistance tables ...
[08/27 19:53:35    203s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 19:53:35    203s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/27 19:53:35    203s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/27 19:53:35    203s] *Info: initialize multi-corner CTS.
[08/27 19:53:35    203s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1004.8M, current mem=1004.8M)
[08/27 19:53:35    203s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 19:53:35    203s] Current (total cpu=0:03:24, real=0:05:54, peak res=1488.5M, current mem=1227.0M)
[08/27 19:53:35    204s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 19:53:35    204s] 
[08/27 19:53:35    204s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 19:53:35    204s] 
[08/27 19:53:35    204s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 19:53:35    204s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1252.3M, current mem=1252.3M)
[08/27 19:53:35    204s] Current (total cpu=0:03:24, real=0:05:54, peak res=1488.5M, current mem=1252.3M)
[08/27 19:53:35    204s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 19:53:35    204s] Current (total cpu=0:03:24, real=0:05:54, peak res=1488.5M, current mem=1252.3M)
[08/27 19:53:35    204s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 19:53:35    204s] 
[08/27 19:53:35    204s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 19:53:35    204s] 
[08/27 19:53:35    204s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 19:53:35    204s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1252.5M, current mem=1252.5M)
[08/27 19:53:36    204s] Current (total cpu=0:03:24, real=0:05:55, peak res=1488.5M, current mem=1252.5M)
[08/27 19:53:36    204s] Creating Cell Server ...(0, 1, 1, 1)
[08/27 19:53:36    204s] Summary for sequential cells identification: 
[08/27 19:53:36    204s]   Identified SBFF number: 3
[08/27 19:53:36    204s]   Identified MBFF number: 0
[08/27 19:53:36    204s]   Identified SB Latch number: 0
[08/27 19:53:36    204s]   Identified MB Latch number: 0
[08/27 19:53:36    204s]   Not identified SBFF number: 0
[08/27 19:53:36    204s]   Not identified MBFF number: 0
[08/27 19:53:36    204s]   Not identified SB Latch number: 0
[08/27 19:53:36    204s]   Not identified MB Latch number: 0
[08/27 19:53:36    204s]   Number of sequential cells which are not FFs: 7
[08/27 19:53:36    204s] Total number of combinational cells: 62
[08/27 19:53:36    204s] Total number of sequential cells: 10
[08/27 19:53:36    204s] Total number of tristate cells: 6
[08/27 19:53:36    204s] Total number of level shifter cells: 0
[08/27 19:53:36    204s] Total number of power gating cells: 0
[08/27 19:53:36    204s] Total number of isolation cells: 0
[08/27 19:53:36    204s] Total number of power switch cells: 0
[08/27 19:53:36    204s] Total number of pulse generator cells: 0
[08/27 19:53:36    204s] Total number of always on buffers: 0
[08/27 19:53:36    204s] Total number of retention cells: 0
[08/27 19:53:36    204s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/27 19:53:36    204s] Total number of usable buffers: 5
[08/27 19:53:36    204s] List of unusable buffers:
[08/27 19:53:36    204s] Total number of unusable buffers: 0
[08/27 19:53:36    204s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/27 19:53:36    204s] Total number of usable inverters: 5
[08/27 19:53:36    204s] List of unusable inverters:
[08/27 19:53:36    204s] Total number of unusable inverters: 0
[08/27 19:53:36    204s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/27 19:53:36    204s] Total number of identified usable delay cells: 3
[08/27 19:53:36    204s] List of identified unusable delay cells:
[08/27 19:53:36    204s] Total number of identified unusable delay cells: 0
[08/27 19:53:36    204s] Creating Cell Server, finished. 
[08/27 19:53:36    204s] 
[08/27 19:53:36    204s] Deleting Cell Server ...
[08/27 19:53:36    204s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1253.1M, current mem=1253.1M)
[08/27 19:53:36    204s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 19:53:36    204s] Summary for sequential cells identification: 
[08/27 19:53:36    204s]   Identified SBFF number: 3
[08/27 19:53:36    204s]   Identified MBFF number: 0
[08/27 19:53:36    204s]   Identified SB Latch number: 0
[08/27 19:53:36    204s]   Identified MB Latch number: 0
[08/27 19:53:36    204s]   Not identified SBFF number: 0
[08/27 19:53:36    204s]   Not identified MBFF number: 0
[08/27 19:53:36    204s]   Not identified SB Latch number: 0
[08/27 19:53:36    204s]   Not identified MB Latch number: 0
[08/27 19:53:36    204s]   Number of sequential cells which are not FFs: 7
[08/27 19:53:36    204s]  Visiting view : func_view_wc
[08/27 19:53:36    204s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 19:53:36    204s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 19:53:36    204s]  Visiting view : func_view_bc
[08/27 19:53:36    204s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 19:53:36    204s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 19:53:36    204s]  Setting StdDelay to 37.70
[08/27 19:53:36    204s] Creating Cell Server, finished. 
[08/27 19:53:36    204s] 
[08/27 19:53:36    204s] 
[08/27 19:53:36    204s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:53:36    204s] Severity  ID               Count  Summary                                  
[08/27 19:53:36    204s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/27 19:53:36    204s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/27 19:53:36    204s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 19:53:36    204s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 19:53:36    204s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/27 19:53:36    204s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/27 19:53:36    204s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/27 19:53:36    204s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/27 19:53:36    204s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/27 19:53:36    204s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/27 19:53:36    204s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 19:53:36    204s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/27 19:53:36    204s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/27 19:53:36    204s] *** Message Summary: 497 warning(s), 0 error(s)
[08/27 19:53:36    204s] 
[08/27 19:53:36    204s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 148 148 148 148
[08/27 19:53:36    204s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 147.840000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:53:36    204s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 147.840000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:53:36    204s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 147.840000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:53:36    204s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 147.840000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 19:53:36    204s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:53:36    204s] Type 'man IMPFP-3961' for more detail.
[08/27 19:53:36    204s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 19:53:36    204s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:53:36    204s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/27 19:53:36    204s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/27 19:53:36    204s] #% Begin save design ... (date=08/27 19:53:36, mem=1253.4M)
[08/27 19:53:36    204s] % Begin Save ccopt configuration ... (date=08/27 19:53:36, mem=1253.4M)
[08/27 19:53:36    204s] % End Save ccopt configuration ... (date=08/27 19:53:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1253.6M, current mem=1253.6M)
[08/27 19:53:36    204s] % Begin Save netlist data ... (date=08/27 19:53:36, mem=1253.6M)
[08/27 19:53:36    204s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:53:36    204s] % End Save netlist data ... (date=08/27 19:53:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=1254.9M, current mem=1254.9M)
[08/27 19:53:36    204s] Saving symbol-table file in separate thread ...
[08/27 19:53:36    204s] Saving congestion map file in separate thread ...
[08/27 19:53:36    204s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:53:36    204s] % Begin Save AAE data ... (date=08/27 19:53:36, mem=1255.4M)
[08/27 19:53:36    204s] Saving AAE Data ...
[08/27 19:53:36    204s] AAE DB initialization (MEM=1582.43 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 19:53:36    204s] % End Save AAE data ... (date=08/27 19:53:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1261.8M, current mem=1261.8M)
[08/27 19:53:36    204s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:53:36    204s] Saving mode setting ...
[08/27 19:53:36    204s] Saving global file ...
[08/27 19:53:36    204s] Saving Drc markers ...
[08/27 19:53:36    204s] ... No Drc file written since there is no markers found.
[08/27 19:53:36    204s] % Begin Save routing data ... (date=08/27 19:53:36, mem=1262.2M)
[08/27 19:53:36    204s] Saving route file ...
[08/27 19:53:36    205s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1583.0M) ***
[08/27 19:53:36    205s] % End Save routing data ... (date=08/27 19:53:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1262.5M, current mem=1262.5M)
[08/27 19:53:36    205s] Saving special route data file in separate thread ...
[08/27 19:53:36    205s] Saving PG Conn data in separate thread ...
[08/27 19:53:36    205s] Saving placement file in separate thread ...
[08/27 19:53:36    205s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:53:36    205s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:36    205s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:36    205s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:53:36    205s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1597.0M) ***
[08/27 19:53:36    205s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:37    205s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/27 19:53:37    205s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1597.0M) ***
[08/27 19:53:37    205s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:37    205s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:37    205s] % Begin Save power constraints data ... (date=08/27 19:53:37, mem=1262.9M)
[08/27 19:53:37    205s] % End Save power constraints data ... (date=08/27 19:53:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1262.9M, current mem=1262.9M)
[08/27 19:53:42    209s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/27 19:53:42    209s] #% End save design ... (date=08/27 19:53:42, total cpu=0:00:05.1, real=0:00:06.0, peak res=1263.4M, current mem=1263.4M)
[08/27 19:53:42    209s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/27 19:53:42    209s] OPERPROF: Starting DPlace-Init at level 1, MEM:1575.0M
[08/27 19:53:42    209s] All LLGs are deleted
[08/27 19:53:42    209s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1575.0M
[08/27 19:53:42    209s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1575.0M
[08/27 19:53:42    209s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1575.0M
[08/27 19:53:42    209s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1575.0M
[08/27 19:53:42    209s] Core basic site is CoreSite
[08/27 19:53:42    209s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:53:42    209s] SiteArray: non-trimmed site array dimensions = 313 x 2468
[08/27 19:53:42    209s] SiteArray: use 3,207,168 bytes
[08/27 19:53:42    209s] SiteArray: current memory after site array memory allocation 1574.9M
[08/27 19:53:42    209s] SiteArray: FP blocked sites are writable
[08/27 19:53:42    209s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:53:42    209s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1574.9M
[08/27 19:53:42    209s] Process 0 wires and vias for routing blockage analysis
[08/27 19:53:42    209s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.023, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.042, REAL:0.036, MEM:1574.9M
[08/27 19:53:42    209s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1574.9MB).
[08/27 19:53:42    209s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.108, REAL:0.102, MEM:1574.9M
[08/27 19:53:42    209s] *info: running library checker ... with 4 cpus
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] *info: total 81 cells checked.
[08/27 19:53:42    209s] [check_library] saving report file "check_library.rpt" ... 
[08/27 19:53:42    209s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/27 19:53:42    209s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1574.9M
[08/27 19:53:42    209s] All LLGs are deleted
[08/27 19:53:42    209s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1574.9M
[08/27 19:53:42    209s] [CPU] check_library (cpu=0:00:00.1, real=0:00:00.0, mem=1574.9MB) @(0:03:30 - 0:03:30).
[08/27 19:53:42    209s] <CMD> deleteRow -all
[08/27 19:53:42    209s] <CMD> initCoreRow
[08/27 19:53:42    209s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:53:42    209s] Type 'man IMPFP-3961' for more detail.
[08/27 19:53:42    209s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 19:53:42    209s] Type 'man IMPFP-3961' for more detail.
[08/27 19:53:42    209s] <CMD> cutRow
[08/27 19:53:42    209s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/27 19:53:42    209s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 19:53:42    209s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/27 19:53:42    209s] Checking routing tracks.....
[08/27 19:53:42    209s] Checking other grids.....
[08/27 19:53:42    209s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 19:53:42    209s] Checking core/die box is on Grid.....
[08/27 19:53:42    209s] **WARN: (IMPFP-7238):	CORE's corner: (327.8400000000 , 327.8400000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:53:42    209s] **WARN: (IMPFP-7238):	CORE's corner: (1512.4800000000 , 1512.1800000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:53:42    209s] Checking snap rule ......
[08/27 19:53:42    209s] Checking Row is on grid......
[08/27 19:53:42    209s] Checking AreaIO row.....
[08/27 19:53:42    209s] Checking row out of die ...
[08/27 19:53:42    209s] Checking routing blockage.....
[08/27 19:53:42    209s] Checking components.....
[08/27 19:53:42    209s] Checking IO Pads out of die...
[08/27 19:53:42    209s] Checking constraints (guide/region/fence).....
[08/27 19:53:42    209s] Checking groups.....
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] Checking Preroutes.....
[08/27 19:53:42    209s] No. of regular pre-routes not on tracks : 0 
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] Reporting Utilizations.....
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] Core utilization  = 54.206498
[08/27 19:53:42    209s] Effective Utilizations
[08/27 19:53:42    209s] Extracting standard cell pins and blockage ...... 
[08/27 19:53:42    209s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 19:53:42    209s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 19:53:42    209s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 19:53:42    209s] Type 'man IMPTR-2108' for more detail.
[08/27 19:53:42    209s]  As a result, your trialRoute congestion could be incorrect.
[08/27 19:53:42    209s] Pin and blockage extraction finished
[08/27 19:53:42    209s] Extracting macro/IO cell pins and blockage ...... 
[08/27 19:53:42    209s] Pin and blockage extraction finished
[08/27 19:53:42    209s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1574.9M
[08/27 19:53:42    209s] Core basic site is CoreSite
[08/27 19:53:42    209s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:53:42    209s] Fast DP-INIT is on for default
[08/27 19:53:42    209s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:53:42    209s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.028, REAL:0.021, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.031, MEM:1574.9M
[08/27 19:53:42    209s] Average module density = 0.543.
[08/27 19:53:42    209s] Density for the design = 0.543.
[08/27 19:53:42    209s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 772484 sites (1401595 um^2).
[08/27 19:53:42    209s] Pin Density = 0.1690.
[08/27 19:53:42    209s]             = total # of pins 130541 / total area 772484.
[08/27 19:53:42    209s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1574.9M
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:53:42    209s] Severity  ID               Count  Summary                                  
[08/27 19:53:42    209s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 19:53:42    209s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 19:53:42    209s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 19:53:42    209s] *** Message Summary: 4 warning(s), 0 error(s)
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 415.06}
[08/27 19:53:42    209s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 550.84}
[08/27 19:53:42    209s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/27 19:53:42    209s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/27 19:53:42    209s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/27 19:53:42    209s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/27 19:53:42    209s] OPERPROF: Starting checkPlace at level 1, MEM:1574.9M
[08/27 19:53:42    209s] All LLGs are deleted
[08/27 19:53:42    209s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1574.9M
[08/27 19:53:42    209s] Core basic site is CoreSite
[08/27 19:53:42    209s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:53:42    209s] SiteArray: non-trimmed site array dimensions = 313 x 2468
[08/27 19:53:42    209s] SiteArray: use 3,207,168 bytes
[08/27 19:53:42    209s] SiteArray: current memory after site array memory allocation 1574.9M
[08/27 19:53:42    209s] SiteArray: FP blocked sites are writable
[08/27 19:53:42    209s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:53:42    209s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1574.9M
[08/27 19:53:42    209s] Process 0 wires and vias for routing blockage analysis
[08/27 19:53:42    209s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.002, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.031, REAL:0.022, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.029, MEM:1574.9M
[08/27 19:53:42    209s] Begin checking placement ... (start mem=1574.9M, init mem=1574.9M)
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] Running CheckPlace using 4 threads!...
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] ...checkPlace MT is done!
[08/27 19:53:42    209s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.005, REAL:0.005, MEM:1574.9M
[08/27 19:53:42    209s] *info: Recommended don't use cell = 0           
[08/27 19:53:42    209s] *info: Placed = 2              (Fixed = 2)
[08/27 19:53:42    209s] *info: Unplaced = 34132       
[08/27 19:53:42    209s] Placement Density:48.81%(574165/1176432)
[08/27 19:53:42    209s] Placement Density (including fixed std cells):48.81%(574165/1176432)
[08/27 19:53:42    209s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1574.9M
[08/27 19:53:42    209s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1574.9M
[08/27 19:53:42    209s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1574.9M)
[08/27 19:53:42    209s] OPERPROF: Finished checkPlace at level 1, CPU:0.112, REAL:0.105, MEM:1574.9M
[08/27 19:53:42    209s] ############################################################################
[08/27 19:53:42    209s] # Innovus Netlist Design Rule Check
[08/27 19:53:42    209s] # Wed Aug 27 19:53:42 2025

[08/27 19:53:42    209s] ############################################################################
[08/27 19:53:42    209s] Design: croc_chip
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] ------ Design Summary:
[08/27 19:53:42    209s] Total Standard Cell Number   (cells) : 34132
[08/27 19:53:42    209s] Total Block Cell Number      (cells) : 2
[08/27 19:53:42    209s] Total I/O Pad Cell Number    (cells) : 64
[08/27 19:53:42    209s] Total Standard Cell Area     ( um^2) : 574165.07
[08/27 19:53:42    209s] Total Block Cell Area        ( um^2) : 186361.07
[08/27 19:53:42    209s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] ------ Design Statistics:
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] Number of Instances            : 34198
[08/27 19:53:42    209s] Number of Non-uniquified Insts : 34197
[08/27 19:53:42    209s] Number of Nets                 : 40173
[08/27 19:53:42    209s] Average number of Pins per Net : 3.25
[08/27 19:53:42    209s] Maximum number of Pins in Net  : 5002
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] ------ I/O Port summary
[08/27 19:53:42    209s] 
[08/27 19:53:42    209s] Number of Primary I/O Ports    : 48
[08/27 19:53:42    209s] Number of Input Ports          : 9
[08/27 19:53:42    209s] Number of Output Ports         : 7
[08/27 19:53:42    209s] Number of Bidirectional Ports  : 32
[08/27 19:53:42    209s] Number of Power/Ground Ports   : 0
[08/27 19:53:42    209s] Number of Floating Ports                     *: 0
[08/27 19:53:42    209s] Number of Ports Connected to Multiple Pads   *: 0
[08/27 19:53:42    209s] Number of Ports Connected to Core Instances   : 0
[08/27 19:53:42    210s] 
[08/27 19:53:42    210s] ------ Design Rule Checking:
[08/27 19:53:42    210s] 
[08/27 19:53:42    210s] Number of Output Pins connect to Power/Ground *: 0
[08/27 19:53:42    210s] Number of Insts with Input Pins tied together ?: 100
[08/27 19:53:42    210s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/27 19:53:42    210s] Number of Input/InOut Floating Pins            : 0
[08/27 19:53:42    210s] Number of Output Floating Pins                 : 0
[08/27 19:53:42    210s] Number of Output Term Marked TieHi/Lo         *: 0
[08/27 19:53:42    210s] 
[08/27 19:53:42    210s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/27 19:53:42    210s] Number of nets with tri-state drivers          : 32
[08/27 19:53:42    210s] Number of nets with parallel drivers           : 0
[08/27 19:53:42    210s] Number of nets with multiple drivers           : 0
[08/27 19:53:42    210s] Number of nets with no driver (No FanIn)       : 0
[08/27 19:53:43    210s] Number of Output Floating nets (No FanOut)     : 5291
[08/27 19:53:43    210s] Number of High Fanout nets (>50)               : 10
[08/27 19:53:43    210s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/27 19:53:43    210s] Checking for any assigns in the netlist...
[08/27 19:53:43    210s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/27 19:53:43    210s]   csr_pmp_cfg_o_0_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_1_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_2_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_3_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_4_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_5_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_6_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_7_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_8_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_9_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_10_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_11_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_12_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_13_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_14_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_15_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_16_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_17_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_18_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_19_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_20_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_21_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_22_ _3288_
[08/27 19:53:43    210s]   csr_pmp_cfg_o_23_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_0_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_1_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_2_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_3_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_4_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_5_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_6_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_7_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_8_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_9_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_10_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_11_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_12_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_13_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_14_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_15_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_16_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_17_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_18_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_19_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_20_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_21_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_22_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_23_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_24_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_25_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_26_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_27_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_28_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_29_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_30_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_31_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_32_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_33_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_34_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_35_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_36_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_37_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_38_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_39_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_40_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_41_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_42_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_43_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_44_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_45_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_46_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_47_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_48_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_49_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_50_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_51_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_52_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_53_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_54_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_55_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_56_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_57_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_58_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_59_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_60_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_61_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_62_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_63_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_64_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_65_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_66_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_67_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_68_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_69_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_70_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_71_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_72_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_73_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_74_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_75_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_76_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_77_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_78_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_79_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_80_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_81_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_82_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_83_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_84_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_85_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_86_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_87_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_88_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_89_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_90_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_91_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_92_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_93_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_94_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_95_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_96_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_97_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_98_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_99_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_100_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_101_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_102_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_103_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_104_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_105_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_106_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_107_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_108_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_109_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_110_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_111_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_112_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_113_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_114_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_115_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_116_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_117_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_118_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_119_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_120_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_121_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_122_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_123_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_124_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_125_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_126_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_127_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_128_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_129_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_130_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_131_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_132_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_133_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_134_ _3288_
[08/27 19:53:43    210s]   csr_pmp_addr_o_135_ _3288_
[08/27 19:53:43    210s]   csr_pmp_mseccfg_o_0_ _3288_
[08/27 19:53:43    210s]   csr_pmp_mseccfg_o_1_ _3288_
[08/27 19:53:43    210s]   csr_pmp_mseccfg_o_2_ _3288_
[08/27 19:53:43    210s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/27 19:53:43    210s]   data_addr_o_0_ _4950_
[08/27 19:53:43    210s]   data_addr_o_1_ _4950_
[08/27 19:53:43    210s]   instr_addr_o_0_ _4950_
[08/27 19:53:43    210s]   instr_addr_o_1_ _4950_
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 19:53:43    210s]   data_o_1_ async_data_i_1_
[08/27 19:53:43    210s]   data_o_0_ async_data_i_0_
[08/27 19:53:43    210s]   ack_dst_q async_ack_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 19:53:43    210s]   req_src_q async_req_o
[08/27 19:53:43    210s]   data_src_q_1_ async_data_o_1_
[08/27 19:53:43    210s]   data_src_q_0_ async_data_o_0_
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 19:53:43    210s]   ack_dst_q async_ack_o
[08/27 19:53:43    210s]   data_o_0_ async_data_i_0_
[08/27 19:53:43    210s]   data_o_1_ async_data_i_1_
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 19:53:43    210s]   req_src_q async_req_o
[08/27 19:53:43    210s]   data_src_q_1_ async_data_o_1_
[08/27 19:53:43    210s]   data_src_q_0_ async_data_o_0_
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/27 19:53:43    210s]   reg_q_2_ serial_o
[08/27 19:53:43    210s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/27 19:53:43    210s]   data_dst_q_9_ data_o_9_
[08/27 19:53:43    210s]   data_dst_q_8_ data_o_8_
[08/27 19:53:43    210s]   data_dst_q_7_ data_o_7_
[08/27 19:53:43    210s]   data_dst_q_6_ data_o_6_
[08/27 19:53:43    210s]   data_dst_q_5_ data_o_5_
[08/27 19:53:43    210s]   data_dst_q_4_ data_o_4_
[08/27 19:53:43    210s]   data_dst_q_40_ data_o_40_
[08/27 19:53:43    210s]   data_dst_q_3_ data_o_3_
[08/27 19:53:43    210s]   data_dst_q_39_ data_o_39_
[08/27 19:53:43    210s]   data_dst_q_38_ data_o_38_
[08/27 19:53:43    210s]   data_dst_q_37_ data_o_37_
[08/27 19:53:43    210s]   data_dst_q_36_ data_o_36_
[08/27 19:53:43    210s]   data_dst_q_35_ data_o_35_
[08/27 19:53:43    210s]   data_dst_q_34_ data_o_34_
[08/27 19:53:43    210s]   data_dst_q_33_ data_o_33_
[08/27 19:53:43    210s]   data_dst_q_32_ data_o_32_
[08/27 19:53:43    210s]   data_dst_q_31_ data_o_31_
[08/27 19:53:43    210s]   data_dst_q_30_ data_o_30_
[08/27 19:53:43    210s]   data_dst_q_2_ data_o_2_
[08/27 19:53:43    210s]   data_dst_q_29_ data_o_29_
[08/27 19:53:43    210s]   data_dst_q_28_ data_o_28_
[08/27 19:53:43    210s]   data_dst_q_27_ data_o_27_
[08/27 19:53:43    210s]   data_dst_q_26_ data_o_26_
[08/27 19:53:43    210s]   data_dst_q_25_ data_o_25_
[08/27 19:53:43    210s]   data_dst_q_24_ data_o_24_
[08/27 19:53:43    210s]   data_dst_q_23_ data_o_23_
[08/27 19:53:43    210s]   data_dst_q_22_ data_o_22_
[08/27 19:53:43    210s]   data_dst_q_21_ data_o_21_
[08/27 19:53:43    210s]   data_dst_q_20_ data_o_20_
[08/27 19:53:43    210s]   data_dst_q_1_ data_o_1_
[08/27 19:53:43    210s]   data_dst_q_19_ data_o_19_
[08/27 19:53:43    210s]   data_dst_q_18_ data_o_18_
[08/27 19:53:43    210s]   data_dst_q_17_ data_o_17_
[08/27 19:53:43    210s]   data_dst_q_16_ data_o_16_
[08/27 19:53:43    210s]   data_dst_q_15_ data_o_15_
[08/27 19:53:43    210s]   data_dst_q_14_ data_o_14_
[08/27 19:53:43    210s]   data_dst_q_13_ data_o_13_
[08/27 19:53:43    210s]   data_dst_q_12_ data_o_12_
[08/27 19:53:43    210s]   data_dst_q_11_ data_o_11_
[08/27 19:53:43    210s]   data_dst_q_10_ data_o_10_
[08/27 19:53:43    210s]   data_dst_q_0_ data_o_0_
[08/27 19:53:43    210s]   ack_dst_q async_ack_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/27 19:53:43    210s]   reg_q_2_ serial_o
[08/27 19:53:43    210s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/27 19:53:43    210s]   req_src_q async_req_o
[08/27 19:53:43    210s]   data_src_q_9_ async_data_o_9_
[08/27 19:53:43    210s]   data_src_q_8_ async_data_o_8_
[08/27 19:53:43    210s]   data_src_q_7_ async_data_o_7_
[08/27 19:53:43    210s]   data_src_q_6_ async_data_o_6_
[08/27 19:53:43    210s]   data_src_q_5_ async_data_o_5_
[08/27 19:53:43    210s]   data_src_q_4_ async_data_o_4_
[08/27 19:53:43    210s]   data_src_q_40_ async_data_o_40_
[08/27 19:53:43    210s]   data_src_q_3_ async_data_o_3_
[08/27 19:53:43    210s]   data_src_q_39_ async_data_o_39_
[08/27 19:53:43    210s]   data_src_q_38_ async_data_o_38_
[08/27 19:53:43    210s]   data_src_q_37_ async_data_o_37_
[08/27 19:53:43    210s]   data_src_q_36_ async_data_o_36_
[08/27 19:53:43    210s]   data_src_q_35_ async_data_o_35_
[08/27 19:53:43    210s]   data_src_q_34_ async_data_o_34_
[08/27 19:53:43    210s]   data_src_q_33_ async_data_o_33_
[08/27 19:53:43    210s]   data_src_q_32_ async_data_o_32_
[08/27 19:53:43    210s]   data_src_q_31_ async_data_o_31_
[08/27 19:53:43    210s]   data_src_q_30_ async_data_o_30_
[08/27 19:53:43    210s]   data_src_q_2_ async_data_o_2_
[08/27 19:53:43    210s]   data_src_q_29_ async_data_o_29_
[08/27 19:53:43    210s]   data_src_q_28_ async_data_o_28_
[08/27 19:53:43    210s]   data_src_q_27_ async_data_o_27_
[08/27 19:53:43    210s]   data_src_q_26_ async_data_o_26_
[08/27 19:53:43    210s]   data_src_q_25_ async_data_o_25_
[08/27 19:53:43    210s]   data_src_q_24_ async_data_o_24_
[08/27 19:53:43    210s]   data_src_q_23_ async_data_o_23_
[08/27 19:53:43    210s]   data_src_q_22_ async_data_o_22_
[08/27 19:53:43    210s]   data_src_q_21_ async_data_o_21_
[08/27 19:53:43    210s]   data_src_q_20_ async_data_o_20_
[08/27 19:53:43    210s]   data_src_q_1_ async_data_o_1_
[08/27 19:53:43    210s]   data_src_q_19_ async_data_o_19_
[08/27 19:53:43    210s]   data_src_q_18_ async_data_o_18_
[08/27 19:53:43    210s]   data_src_q_17_ async_data_o_17_
[08/27 19:53:43    210s]   data_src_q_16_ async_data_o_16_
[08/27 19:53:43    210s]   data_src_q_15_ async_data_o_15_
[08/27 19:53:43    210s]   data_src_q_14_ async_data_o_14_
[08/27 19:53:43    210s]   data_src_q_13_ async_data_o_13_
[08/27 19:53:43    210s]   data_src_q_12_ async_data_o_12_
[08/27 19:53:43    210s]   data_src_q_11_ async_data_o_11_
[08/27 19:53:43    210s]   data_src_q_10_ async_data_o_10_
[08/27 19:53:43    210s]   data_src_q_0_ async_data_o_0_
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 19:53:43    210s]   data_o_1_ async_data_i_1_
[08/27 19:53:43    210s]   data_o_0_ async_data_i_0_
[08/27 19:53:43    210s]   ack_dst_q async_ack_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 19:53:43    210s]   req_src_q async_req_o
[08/27 19:53:43    210s]   data_src_q_1_ async_data_o_1_
[08/27 19:53:43    210s]   data_src_q_0_ async_data_o_0_
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 19:53:43    210s]   data_o_1_ async_data_i_1_
[08/27 19:53:43    210s]   data_o_0_ async_data_i_0_
[08/27 19:53:43    210s]   ack_dst_q async_ack_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 19:53:43    210s]   req_src_q async_req_o
[08/27 19:53:43    210s]   data_src_q_1_ async_data_o_1_
[08/27 19:53:43    210s]   data_src_q_0_ async_data_o_0_
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/27 19:53:43    210s]   reg_q_2_ serial_o
[08/27 19:53:43    210s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/27 19:53:43    210s]   data_dst_q_9_ data_o_9_
[08/27 19:53:43    210s]   data_dst_q_8_ data_o_8_
[08/27 19:53:43    210s]   data_dst_q_7_ data_o_7_
[08/27 19:53:43    210s]   data_dst_q_6_ data_o_6_
[08/27 19:53:43    210s]   data_dst_q_5_ data_o_5_
[08/27 19:53:43    210s]   data_dst_q_4_ data_o_4_
[08/27 19:53:43    210s]   data_dst_q_3_ data_o_3_
[08/27 19:53:43    210s]   data_dst_q_33_ data_o_33_
[08/27 19:53:43    210s]   data_dst_q_32_ data_o_32_
[08/27 19:53:43    210s]   data_dst_q_31_ data_o_31_
[08/27 19:53:43    210s]   data_dst_q_30_ data_o_30_
[08/27 19:53:43    210s]   data_dst_q_2_ data_o_2_
[08/27 19:53:43    210s]   data_dst_q_29_ data_o_29_
[08/27 19:53:43    210s]   data_dst_q_28_ data_o_28_
[08/27 19:53:43    210s]   data_dst_q_27_ data_o_27_
[08/27 19:53:43    210s]   data_dst_q_26_ data_o_26_
[08/27 19:53:43    210s]   data_dst_q_25_ data_o_25_
[08/27 19:53:43    210s]   data_dst_q_24_ data_o_24_
[08/27 19:53:43    210s]   data_dst_q_23_ data_o_23_
[08/27 19:53:43    210s]   data_dst_q_22_ data_o_22_
[08/27 19:53:43    210s]   data_dst_q_21_ data_o_21_
[08/27 19:53:43    210s]   data_dst_q_20_ data_o_20_
[08/27 19:53:43    210s]   data_dst_q_1_ data_o_1_
[08/27 19:53:43    210s]   data_dst_q_19_ data_o_19_
[08/27 19:53:43    210s]   data_dst_q_18_ data_o_18_
[08/27 19:53:43    210s]   data_dst_q_17_ data_o_17_
[08/27 19:53:43    210s]   data_dst_q_16_ data_o_16_
[08/27 19:53:43    210s]   data_dst_q_15_ data_o_15_
[08/27 19:53:43    210s]   data_dst_q_14_ data_o_14_
[08/27 19:53:43    210s]   data_dst_q_13_ data_o_13_
[08/27 19:53:43    210s]   data_dst_q_12_ data_o_12_
[08/27 19:53:43    210s]   data_dst_q_11_ data_o_11_
[08/27 19:53:43    210s]   data_dst_q_10_ data_o_10_
[08/27 19:53:43    210s]   data_dst_q_0_ data_o_0_
[08/27 19:53:43    210s]   ack_dst_q async_ack_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/27 19:53:43    210s]   reg_q_2_ serial_o
[08/27 19:53:43    210s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/27 19:53:43    210s]   req_src_q async_req_o
[08/27 19:53:43    210s]   data_src_q_9_ async_data_o_9_
[08/27 19:53:43    210s]   data_src_q_8_ async_data_o_8_
[08/27 19:53:43    210s]   data_src_q_7_ async_data_o_7_
[08/27 19:53:43    210s]   data_src_q_6_ async_data_o_6_
[08/27 19:53:43    210s]   data_src_q_5_ async_data_o_5_
[08/27 19:53:43    210s]   data_src_q_4_ async_data_o_4_
[08/27 19:53:43    210s]   data_src_q_3_ async_data_o_3_
[08/27 19:53:43    210s]   data_src_q_33_ async_data_o_33_
[08/27 19:53:43    210s]   data_src_q_32_ async_data_o_32_
[08/27 19:53:43    210s]   data_src_q_31_ async_data_o_31_
[08/27 19:53:43    210s]   data_src_q_30_ async_data_o_30_
[08/27 19:53:43    210s]   data_src_q_2_ async_data_o_2_
[08/27 19:53:43    210s]   data_src_q_29_ async_data_o_29_
[08/27 19:53:43    210s]   data_src_q_28_ async_data_o_28_
[08/27 19:53:43    210s]   data_src_q_27_ async_data_o_27_
[08/27 19:53:43    210s]   data_src_q_26_ async_data_o_26_
[08/27 19:53:43    210s]   data_src_q_25_ async_data_o_25_
[08/27 19:53:43    210s]   data_src_q_24_ async_data_o_24_
[08/27 19:53:43    210s]   data_src_q_23_ async_data_o_23_
[08/27 19:53:43    210s]   data_src_q_22_ async_data_o_22_
[08/27 19:53:43    210s]   data_src_q_21_ async_data_o_21_
[08/27 19:53:43    210s]   data_src_q_20_ async_data_o_20_
[08/27 19:53:43    210s]   data_src_q_1_ async_data_o_1_
[08/27 19:53:43    210s]   data_src_q_19_ async_data_o_19_
[08/27 19:53:43    210s]   data_src_q_18_ async_data_o_18_
[08/27 19:53:43    210s]   data_src_q_17_ async_data_o_17_
[08/27 19:53:43    210s]   data_src_q_16_ async_data_o_16_
[08/27 19:53:43    210s]   data_src_q_15_ async_data_o_15_
[08/27 19:53:43    210s]   data_src_q_14_ async_data_o_14_
[08/27 19:53:43    210s]   data_src_q_13_ async_data_o_13_
[08/27 19:53:43    210s]   data_src_q_12_ async_data_o_12_
[08/27 19:53:43    210s]   data_src_q_11_ async_data_o_11_
[08/27 19:53:43    210s]   data_src_q_10_ async_data_o_10_
[08/27 19:53:43    210s]   data_src_q_0_ async_data_o_0_
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/27 19:53:43    210s]   obi_rsp_o_6_ _0946_
[08/27 19:53:43    210s]   obi_rsp_o_5_ _0946_
[08/27 19:53:43    210s]   obi_rsp_o_2_ _0946_
[08/27 19:53:43    210s]   obi_rsp_o_1_ obi_req_i_0_
[08/27 19:53:43    210s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/27 19:53:43    210s]   reg_rsp_o_0_ _235_
[08/27 19:53:43    210s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/27 19:53:43    210s]   r_opc_o _1470_
[08/27 19:53:43    210s]   gnt_o _1469_
[08/27 19:53:43    210s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/27 19:53:43    210s]   reg_rsp_o_33_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_32_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_1_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_10_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_11_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_12_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_13_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_14_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_15_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_16_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_17_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_18_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_19_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_20_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_21_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_22_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_23_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_24_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_25_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_26_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_27_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_28_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_29_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_30_ _05969_
[08/27 19:53:43    210s]   reg_rsp_o_31_ _05969_
[08/27 19:53:43    210s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/27 19:53:43    210s]   user_sbr_obi_req_o_73_ _3688_
[08/27 19:53:43    210s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/27 19:53:43    210s]   reg_q_1_ serial_o
[08/27 19:53:43    210s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_38_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_34_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_33_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_37_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_36_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_32_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_35_ _40_
[08/27 19:53:43    210s]   interrupts_o_0_ _41_
[08/27 19:53:43    210s]   interrupts_o_1_ _41_
[08/27 19:53:43    210s]   interrupts_o_2_ _41_
[08/27 19:53:43    210s]   interrupts_o_3_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_0_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_1_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_2_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_3_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_4_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_5_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_6_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_7_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_8_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_9_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_10_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_11_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_12_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_13_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_14_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_15_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_16_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_17_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_18_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_19_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_20_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_21_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_22_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_23_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_24_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_25_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_26_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_27_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_28_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_29_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_30_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_31_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_32_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_33_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_34_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_35_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_36_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_37_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_38_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_39_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_40_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_41_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_42_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_43_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_44_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_45_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_46_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_47_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_48_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_49_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_50_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_51_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_52_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_53_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_54_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_55_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_56_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_57_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_58_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_59_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_60_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_61_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_62_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_63_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_64_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_65_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_66_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_67_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_68_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_69_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_70_ _41_
[08/27 19:53:43    210s]   user_mgr_obi_req_o_71_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_2_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_3_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_7_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_8_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_9_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_10_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_11_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_12_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_13_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_14_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_15_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_16_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_17_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_18_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_19_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_20_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_21_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_22_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_23_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_24_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_25_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_26_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_27_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_28_ _41_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_29_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_30_ _40_
[08/27 19:53:43    210s]   user_sbr_obi_rsp_o_31_ _41_
[08/27 19:53:43    210s] Checking routing tracks.....
[08/27 19:53:43    210s] Checking other grids.....
[08/27 19:53:43    210s] Checking routing blockage.....
[08/27 19:53:43    210s] Checking components.....
[08/27 19:53:43    210s] Checking constraints (guide/region/fence).....
[08/27 19:53:43    210s] Checking groups.....
[08/27 19:53:43    210s] Checking Ptn Core Box.....
[08/27 19:53:43    210s] 
[08/27 19:53:43    210s] Checking Preroutes.....
[08/27 19:53:43    210s] No. of regular pre-routes not on tracks : 0 
[08/27 19:53:43    210s]  Design check done.
[08/27 19:53:43    210s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/27 19:53:43    210s] 
[08/27 19:53:43    210s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:53:43    210s] Severity  ID               Count  Summary                                  
[08/27 19:53:43    210s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/27 19:53:43    210s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/27 19:53:43    210s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/27 19:53:43    210s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/27 19:53:43    210s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/27 19:53:43    210s] *** Message Summary: 5 warning(s), 0 error(s)
[08/27 19:53:43    210s] 
[08/27 19:53:43    210s] <CMD> clearGlobalNets
[08/27 19:53:43    210s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/27 19:53:43    210s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/27 19:53:43    210s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/27 19:53:43    210s] <CMD> addEndCap
[08/27 19:53:43    210s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/27 19:53:43    210s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/27 19:53:43    210s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/27 19:53:43    210s] OPERPROF: Starting DPlace-Init at level 1, MEM:1574.9M
[08/27 19:53:43    210s] #spOpts: VtWidth 
[08/27 19:53:43    210s] All LLGs are deleted
[08/27 19:53:43    210s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1574.9M
[08/27 19:53:43    210s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1574.9M
[08/27 19:53:43    210s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1574.9M
[08/27 19:53:43    210s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1574.9M
[08/27 19:53:43    210s] Core basic site is CoreSite
[08/27 19:53:43    210s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:53:43    210s] SiteArray: non-trimmed site array dimensions = 313 x 2468
[08/27 19:53:43    210s] SiteArray: use 3,207,168 bytes
[08/27 19:53:43    210s] SiteArray: current memory after site array memory allocation 1574.9M
[08/27 19:53:43    210s] SiteArray: FP blocked sites are writable
[08/27 19:53:43    210s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:53:43    210s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1574.9M
[08/27 19:53:43    210s] Process 0 wires and vias for routing blockage analysis
[08/27 19:53:43    210s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1574.9M
[08/27 19:53:43    210s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.018, MEM:1574.9M
[08/27 19:53:43    210s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.028, MEM:1574.9M
[08/27 19:53:43    210s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1574.9MB).
[08/27 19:53:43    210s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.069, REAL:0.063, MEM:1574.9M
[08/27 19:53:43    210s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1574.9M
[08/27 19:53:43    210s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.008, REAL:0.008, MEM:1574.9M
[08/27 19:53:43    210s] Minimum row-size in sites for endcap insertion = 7.
[08/27 19:53:43    210s] Minimum number of sites for row blockage       = 1.
[08/27 19:53:43    210s] Inserted 387 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 19:53:43    210s] Inserted 387 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 19:53:43    210s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1574.9M
[08/27 19:53:43    210s] For 774 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/27 19:53:43    210s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.001, REAL:0.001, MEM:1574.9M
[08/27 19:53:43    210s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1574.9M
[08/27 19:53:43    210s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1574.9M
[08/27 19:53:43    210s] All LLGs are deleted
[08/27 19:53:43    210s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1574.9M
[08/27 19:53:43    210s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1574.9M
[08/27 19:53:43    210s] <CMD> verifyEndCap
[08/27 19:53:43    210s] 
[08/27 19:53:43    210s] ******Begin verifyEndCap******
[08/27 19:53:43    210s] End edge value: 1
[08/27 19:53:43    210s] Outter corner value: 0
[08/27 19:53:43    210s] Inner corner  value: 0
[08/27 19:53:43    210s] Found no problem.
[08/27 19:53:43    210s] ******End verifyEndCap******
[08/27 19:53:43    210s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/27 19:53:43    210s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/27 19:53:43    210s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/27 19:53:43    210s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/27 19:53:43    210s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/27 19:53:43    210s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/27 19:53:43    210s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{610.07 405.06 1414.55 679.62}}
[08/27 19:53:43    210s] # set corebox [dbget top.fplan.coreBox]
# sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[08/27 19:53:43    210s] #% Begin sroute (date=08/27 19:53:43, mem=1273.5M)
[08/27 19:53:43    210s] *** Begin SPECIAL ROUTE on Wed Aug 27 19:53:43 2025 ***
[08/27 19:53:43    210s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/27 19:53:43    210s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/27 19:53:43    210s] 
[08/27 19:53:43    210s] Begin option processing ...
[08/27 19:53:43    210s] srouteConnectPowerBump set to false
[08/27 19:53:43    210s] routeSelectNet set to "VDD VSS"
[08/27 19:53:43    210s] routeSpecial set to true
[08/27 19:53:43    210s] srouteBlockPin set to "useLef"
[08/27 19:53:43    210s] srouteBottomLayerLimit set to 1
[08/27 19:53:43    210s] srouteBottomTargetLayerLimit set to 1
[08/27 19:53:43    210s] srouteConnectConverterPin set to false
[08/27 19:53:43    210s] srouteConnectPadPin set to false
[08/27 19:53:43    210s] srouteCrossoverViaBottomLayer set to 1
[08/27 19:53:43    210s] srouteCrossoverViaTopLayer set to 7
[08/27 19:53:43    210s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/27 19:53:43    210s] srouteFollowCorePinEnd set to 3
[08/27 19:53:43    210s] srouteFollowPadPin set to false
[08/27 19:53:43    210s] srouteJogControl set to "preferWithChanges differentLayer"
[08/27 19:53:43    210s] sroutePadPinAllPorts set to true
[08/27 19:53:43    210s] sroutePreserveExistingRoutes set to true
[08/27 19:53:43    210s] srouteRoutePowerBarPortOnBothDir set to true
[08/27 19:53:43    210s] srouteStopBlockPin set to "nearestTarget"
[08/27 19:53:43    210s] srouteTopLayerLimit set to 7
[08/27 19:53:43    210s] srouteTopTargetLayerLimit set to 7
[08/27 19:53:43    210s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2454.00 megs.
[08/27 19:53:43    210s] 
[08/27 19:53:43    210s] Reading DB technology information...
[08/27 19:53:43    210s] Finished reading DB technology information.
[08/27 19:53:43    210s] Reading floorplan and netlist information...
[08/27 19:53:43    210s] Finished reading floorplan and netlist information.
[08/27 19:53:43    210s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/27 19:53:43    210s] Read in 89 macros, 57 used
[08/27 19:53:43    210s] Read in 887 components
[08/27 19:53:43    210s]   821 core components: 47 unplaced, 0 placed, 774 fixed
[08/27 19:53:43    210s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/27 19:53:43    210s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/27 19:53:43    210s] Read in 48 logical pins
[08/27 19:53:43    210s] Read in 4 blockages
[08/27 19:53:43    210s] Read in 48 nets
[08/27 19:53:43    210s] Read in 2 special nets
[08/27 19:53:43    210s] Read in 1654 terminals
[08/27 19:53:43    210s] 2 nets selected.
[08/27 19:53:43    210s] 
[08/27 19:53:43    210s] Begin power routing ...
[08/27 19:53:43    210s] CPU time for FollowPin 0 seconds
[08/27 19:53:43    210s] CPU time for FollowPin 0 seconds
[08/27 19:53:43    210s]   Number of Block ports routed: 0  open: 400
[08/27 19:53:43    210s]   Number of Stripe ports routed: 0
[08/27 19:53:43    210s]   Number of Core ports routed: 0  open: 774
[08/27 19:53:43    210s]   Number of Power Bump ports routed: 0
[08/27 19:53:43    210s]   Number of Followpin connections: 387
[08/27 19:53:43    210s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2456.00 megs.
[08/27 19:53:43    210s] 
[08/27 19:53:43    210s] 
[08/27 19:53:43    210s] 
[08/27 19:53:43    210s]  Begin updating DB with routing results ...
[08/27 19:53:43    210s]  Updating DB with 0 via definition ...
[08/27 19:53:43    210s] sroute created 387 wires.
[08/27 19:53:43    210s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/27 19:53:43    210s] +--------+----------------+----------------+
[08/27 19:53:43    210s] |  Layer |     Created    |     Deleted    |
[08/27 19:53:43    210s] +--------+----------------+----------------+
[08/27 19:53:43    210s] | Metal1 |       387      |       NA       |
[08/27 19:53:43    210s] +--------+----------------+----------------+
[08/27 19:53:43    210s] #% End sroute (date=08/27 19:53:43, total cpu=0:00:00.2, real=0:00:00.0, peak res=1278.3M, current mem=1278.3M)
[08/27 19:53:43    210s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 19:53:43    210s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[08/27 19:53:43    210s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{327.84 327.84 1512.48 1512.18}}
[08/27 19:53:43    210s] 
[08/27 19:53:43    210s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {327.840000 327.840000 1512.480000 1512.180000}.
Initialize fgc environment(mem: 1575.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_424' was increased to (1511.099976 845.700012) (1512.479980 849.719971) because cell geometry (1511.099976 849.239990) (1512.479980 849.719971) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_423' was increased to (327.839996 845.700012) (329.220001 849.719971) because cell geometry (327.839996 849.239990) (329.220001 849.719971) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_62' was increased to (608.219971 422.339996) (609.599976 426.359985) because cell geometry (608.219971 425.880005) (609.599976 426.359985) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_61' was increased to (327.839996 422.339996) (329.220001 426.359985) because cell geometry (327.839996 425.880005) (329.220001 426.359985) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_57' was increased to (327.839996 418.559998) (329.220001 422.579987) because cell geometry (327.839996 422.100006) (329.220001 422.579987) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_53' was increased to (327.839996 414.779999) (329.220001 418.799988) because cell geometry (327.839996 418.320007) (329.220001 418.799988) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_49' was increased to (327.839996 411.000000) (329.220001 415.019989) because cell geometry (327.839996 414.540009) (329.220001 415.019989) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_45' was increased to (327.839996 407.220001) (329.220001 411.239990) because cell geometry (327.839996 410.760010) (329.220001 411.239990) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_31' was increased to (327.839996 384.540009) (329.220001 388.559998) because cell geometry (327.839996 388.079987) (329.220001 388.559998) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_29' was increased to (327.839996 380.760010) (329.220001 384.779999) because cell geometry (327.839996 384.299988) (329.220001 384.779999) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_27' was increased to (327.839996 376.980011) (329.220001 381.000000) because cell geometry (327.839996 380.519989) (329.220001 381.000000) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_25' was increased to (327.839996 373.200012) (329.220001 377.220001) because cell geometry (327.839996 376.739990) (329.220001 377.220001) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_23' was increased to (327.839996 369.420013) (329.220001 373.440002) because cell geometry (327.839996 372.959991) (329.220001 373.440002) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_21' was increased to (327.839996 365.640015) (329.220001 369.660004) because cell geometry (327.839996 369.179993) (329.220001 369.660004) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_19' was increased to (327.839996 361.859985) (329.220001 365.880005) because cell geometry (327.839996 365.399994) (329.220001 365.880005) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (327.839996 358.079987) (329.220001 362.100006) because cell geometry (327.839996 361.619995) (329.220001 362.100006) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (327.839996 354.299988) (329.220001 358.320007) because cell geometry (327.839996 357.839996) (329.220001 358.320007) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (327.839996 350.519989) (329.220001 354.540009) because cell geometry (327.839996 354.059998) (329.220001 354.540009) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_11' was increased to (327.839996 346.739990) (329.220001 350.760010) because cell geometry (327.839996 350.279999) (329.220001 350.760010) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_9' was increased to (327.839996 342.959991) (329.220001 346.980011) because cell geometry (327.839996 346.500000) (329.220001 346.980011) was outside the original block boundary.
[08/27 19:53:43    210s] Type 'man IMPPP-133' for more detail.
[08/27 19:53:43    210s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/27 19:53:43    210s] To increase the message display limit, refer to the product command reference manual.
[08/27 19:53:43    210s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:43    210s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:43    210s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:43    210s] Starting stripe generation ...
[08/27 19:53:43    210s] Non-Default Mode Option Settings :
[08/27 19:53:43    210s]   -stapling_nets_style side_to_side
[08/27 19:53:43    210s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:43    210s] Stripe generation is complete.
[08/27 19:53:43    210s] vias are now being generated.
[08/27 19:53:43    210s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:43    210s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:44    210s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:44    211s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:44    211s] addStripe created 368 wires.
[08/27 19:53:44    211s] ViaGen created 41728 vias, deleted 0 via to avoid violation.
[08/27 19:53:44    211s] +--------+----------------+----------------+
[08/27 19:53:44    211s] |  Layer |     Created    |     Deleted    |
[08/27 19:53:44    211s] +--------+----------------+----------------+
[08/27 19:53:44    211s] |  Via1  |      20864     |        0       |
[08/27 19:53:44    211s] |  Via2  |      20864     |        0       |
[08/27 19:53:44    211s] | Metal3 |       368      |       NA       |
[08/27 19:53:44    211s] +--------+----------------+----------------+
[08/27 19:53:44    211s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 19:53:44    211s] -stacked_via_bottom_layer bottomLayer
[08/27 19:53:44    211s] -stacked_via_top_layer topLayer
[08/27 19:53:44    211s] -stapling_nets_style end_to_end
[08/27 19:53:44    211s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[08/27 19:53:44    211s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area $corebox
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area {{327.84 327.84 1512.48 1512.18}}
[08/27 19:53:44    211s] 
[08/27 19:53:44    211s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {327.840000 327.840000 1512.480000 1512.180000}.
Initialize fgc environment(mem: 1575.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:44    211s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:44    211s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:44    211s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:44    211s] Starting stripe generation ...
[08/27 19:53:44    211s] Non-Default Mode Option Settings :
[08/27 19:53:44    211s]   -stapling_nets_style side_to_side
[08/27 19:53:44    211s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:44    211s] Stripe generation is complete.
[08/27 19:53:44    211s] vias are now being generated.
[08/27 19:53:44    211s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:45    211s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:45    211s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:45    211s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:45    211s] addStripe created 94 wires.
[08/27 19:53:45    211s] ViaGen created 5324 vias, deleted 0 via to avoid violation.
[08/27 19:53:45    211s] +--------+----------------+----------------+
[08/27 19:53:45    211s] |  Layer |     Created    |     Deleted    |
[08/27 19:53:45    211s] +--------+----------------+----------------+
[08/27 19:53:45    211s] |  Via3  |      5324      |        0       |
[08/27 19:53:45    211s] | Metal4 |       94       |       NA       |
[08/27 19:53:45    211s] +--------+----------------+----------------+
[08/27 19:53:45    211s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[08/27 19:53:45    211s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{327.84 327.84 1512.48 1512.18}}
[08/27 19:53:45    211s] 
[08/27 19:53:45    211s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {327.840000 327.840000 1512.480000 1512.180000}.
Initialize fgc environment(mem: 1575.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:45    211s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:45    211s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:45    211s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:45    211s] Starting stripe generation ...
[08/27 19:53:45    211s] Non-Default Mode Option Settings :
[08/27 19:53:45    211s]   -stapling_nets_style side_to_side
[08/27 19:53:45    211s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:45    211s] Stripe generation is complete.
[08/27 19:53:45    211s] vias are now being generated.
[08/27 19:53:45    211s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:45    212s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:46    212s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:46    212s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:46    212s] addStripe created 266 wires.
[08/27 19:53:46    212s] ViaGen created 5082 vias, deleted 0 via to avoid violation.
[08/27 19:53:46    212s] +--------+----------------+----------------+
[08/27 19:53:46    212s] |  Layer |     Created    |     Deleted    |
[08/27 19:53:46    212s] +--------+----------------+----------------+
[08/27 19:53:46    212s] |  Via4  |      5082      |        0       |
[08/27 19:53:46    212s] | Metal5 |       266      |       NA       |
[08/27 19:53:46    212s] +--------+----------------+----------------+
[08/27 19:53:46    212s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[08/27 19:53:46    212s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area $corebox
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area {{327.84 327.84 1512.48 1512.18}}
[08/27 19:53:46    212s] 
[08/27 19:53:46    212s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {327.840000 327.840000 1512.480000 1512.180000}.
Initialize fgc environment(mem: 1575.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:46    212s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:46    212s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:46    212s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:46    212s] Starting stripe generation ...
[08/27 19:53:46    212s] Non-Default Mode Option Settings :
[08/27 19:53:46    212s]   -stapling_nets_style side_to_side
[08/27 19:53:46    212s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:46    212s] Stripe generation is complete.
[08/27 19:53:46    212s] vias are now being generated.
[08/27 19:53:46    212s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:46    212s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:46    212s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:47    212s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:47    212s] addStripe created 79 wires.
[08/27 19:53:47    212s] ViaGen created 5269 vias, deleted 0 via to avoid violation.
[08/27 19:53:47    212s] +--------+----------------+----------------+
[08/27 19:53:47    212s] |  Layer |     Created    |     Deleted    |
[08/27 19:53:47    212s] +--------+----------------+----------------+
[08/27 19:53:47    212s] | TopVia1|      5269      |        0       |
[08/27 19:53:47    212s] |TopMetal1|       79       |       NA       |
[08/27 19:53:47    212s] +--------+----------------+----------------+
[08/27 19:53:47    212s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[08/27 19:53:47    212s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area $corebox
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area {{327.84 327.84 1512.48 1512.18}}
[08/27 19:53:47    212s] 
[08/27 19:53:47    212s] Initialize fgc environment(mem: 1575.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Starting stripe generation ...
[08/27 19:53:47    212s] Non-Default Mode Option Settings :
[08/27 19:53:47    212s]   -stapling_nets_style side_to_side
[08/27 19:53:47    212s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/27 19:53:47    212s] Type 'man IMPPP-4055' for more detail.
[08/27 19:53:47    212s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1575.2M)
[08/27 19:53:47    212s] Stripe generation is complete.
[08/27 19:53:47    212s] vias are now being generated.
[08/27 19:53:47    213s] addStripe created 80 wires.
[08/27 19:53:47    213s] ViaGen created 3160 vias, deleted 0 via to avoid violation.
[08/27 19:53:47    213s] +--------+----------------+----------------+
[08/27 19:53:47    213s] |  Layer |     Created    |     Deleted    |
[08/27 19:53:47    213s] +--------+----------------+----------------+
[08/27 19:53:47    213s] | TopVia2|      3160      |        0       |
[08/27 19:53:47    213s] |TopMetal2|       80       |       NA       |
[08/27 19:53:47    213s] +--------+----------------+----------------+
[08/27 19:53:47    213s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[08/27 19:53:47    213s] # set cmd "editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 19:53:47    213s] #% Begin editPowerVia (date=08/27 19:53:47, mem=1280.4M)
[08/27 19:53:47    213s] 
[08/27 19:53:47    213s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:47    213s] ViaGen created 1298 vias, deleted 0 via to avoid violation.
[08/27 19:53:47    213s] +--------+----------------+----------------+
[08/27 19:53:47    213s] |  Layer |     Created    |     Deleted    |
[08/27 19:53:47    213s] +--------+----------------+----------------+
[08/27 19:53:47    213s] |  Via3  |       70       |        0       |
[08/27 19:53:47    213s] |  Via4  |       614      |        0       |
[08/27 19:53:47    213s] | TopVia1|       614      |        0       |
[08/27 19:53:47    213s] +--------+----------------+----------------+
[08/27 19:53:47    213s] #% End editPowerVia (date=08/27 19:53:47, total cpu=0:00:00.2, real=0:00:00.0, peak res=1280.4M, current mem=1280.4M)
[08/27 19:53:47    213s] # set cmd "editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 19:53:47    213s] #% Begin editPowerVia (date=08/27 19:53:47, mem=1280.4M)
[08/27 19:53:47    213s] 
[08/27 19:53:47    213s] Multi-CPU acceleration using 4 CPU(s).
[08/27 19:53:47    213s] ViaGen created 1569 vias, deleted 0 via to avoid violation.
[08/27 19:53:47    213s] +--------+----------------+----------------+
[08/27 19:53:47    213s] |  Layer |     Created    |     Deleted    |
[08/27 19:53:47    213s] +--------+----------------+----------------+
[08/27 19:53:47    213s] |  Via3  |       115      |        0       |
[08/27 19:53:47    213s] |  Via4  |       727      |        0       |
[08/27 19:53:47    213s] | TopVia1|       727      |        0       |
[08/27 19:53:47    213s] +--------+----------------+----------------+
[08/27 19:53:47    213s] #% End editPowerVia (date=08/27 19:53:47, total cpu=0:00:00.2, real=0:00:00.0, peak res=1280.6M, current mem=1280.6M)
[08/27 19:53:47    213s] ### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/27 19:53:47    213s] <CMD> verifyPowerVia
[08/27 19:53:47    213s] 
[08/27 19:53:47    213s] ******** Start: VERIFY POWER VIA ********
[08/27 19:53:47    213s] Start Time: Wed Aug 27 19:53:47 2025
[08/27 19:53:47    213s] 
[08/27 19:53:47    213s] Check all 2 Power/Ground nets
[08/27 19:53:47    213s] *** Checking Net VDD
[08/27 19:53:47    213s] *** Checking Net VSS
[08/27 19:53:48    214s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/27 19:53:48    214s] 
[08/27 19:53:48    214s] Begin Summary 
[08/27 19:53:48    214s]   Found no problems or warnings.
[08/27 19:53:48    214s] End Summary
[08/27 19:53:48    214s] 
[08/27 19:53:48    214s] End Time: Wed Aug 27 19:53:48 2025
[08/27 19:53:48    214s] ******** End: VERIFY POWER VIA ********
[08/27 19:53:48    214s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/27 19:53:48    214s]   (CPU Time: 0:00:00.4  MEM: 0.000M)
[08/27 19:53:48    214s] 
[08/27 19:53:48    214s] <CMD> verify_connectivity -net {VDD VSS}
[08/27 19:53:48    214s] VERIFY_CONNECTIVITY use new engine.
[08/27 19:53:48    214s] 
[08/27 19:53:48    214s] ******** Start: VERIFY CONNECTIVITY ********
[08/27 19:53:48    214s] Start Time: Wed Aug 27 19:53:48 2025
[08/27 19:53:48    214s] 
[08/27 19:53:48    214s] Design Name: croc_chip
[08/27 19:53:48    214s] Database Units: 1000
[08/27 19:53:48    214s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/27 19:53:48    214s] Error Limit = 1000; Warning Limit = 50
[08/27 19:53:48    214s] Check specified nets
[08/27 19:53:48    214s] Use 4 pthreads
[08/27 19:53:48    214s] Net VSS: dangling Wire.
[08/27 19:53:48    214s] Net VDD: dangling Wire.
[08/27 19:53:48    214s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/27 19:53:48    214s] Type 'man IMPVFC-3' for more detail.
[08/27 19:53:48    214s] 
[08/27 19:53:48    214s] Begin Summary 
[08/27 19:53:48    214s]     1000 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/27 19:53:48    214s]     1000 total info(s) created.
[08/27 19:53:48    214s] End Summary
[08/27 19:53:48    214s] 
[08/27 19:53:48    214s] End Time: Wed Aug 27 19:53:48 2025
[08/27 19:53:48    214s] Time Elapsed: 0:00:00.0
[08/27 19:53:48    214s] 
[08/27 19:53:48    214s] ******** End: VERIFY CONNECTIVITY ********
[08/27 19:53:48    214s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/27 19:53:48    214s]   (CPU Time: 0:00:00.2  MEM: 8.000M)
[08/27 19:53:48    214s] 
[08/27 19:53:48    214s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[08/27 19:53:48    214s] #% Begin save design ... (date=08/27 19:53:48, mem=1288.8M)
[08/27 19:53:48    214s] % Begin Save ccopt configuration ... (date=08/27 19:53:48, mem=1288.8M)
[08/27 19:53:48    214s] % End Save ccopt configuration ... (date=08/27 19:53:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1288.8M, current mem=1288.8M)
[08/27 19:53:48    214s] % Begin Save netlist data ... (date=08/27 19:53:48, mem=1288.8M)
[08/27 19:53:48    214s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:53:48    214s] % End Save netlist data ... (date=08/27 19:53:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=1289.2M, current mem=1289.2M)
[08/27 19:53:48    214s] Saving symbol-table file in separate thread ...
[08/27 19:53:48    214s] Saving congestion map file in separate thread ...
[08/27 19:53:48    214s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:53:48    214s] % Begin Save AAE data ... (date=08/27 19:53:48, mem=1289.2M)
[08/27 19:53:48    214s] Saving AAE Data ...
[08/27 19:53:48    214s] % End Save AAE data ... (date=08/27 19:53:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1289.2M, current mem=1289.2M)
[08/27 19:53:48    214s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:53:48    214s] Saving mode setting ...
[08/27 19:53:48    214s] Saving global file ...
[08/27 19:53:48    214s] Saving Drc markers ...
[08/27 19:53:48    214s] ... 1004 markers are saved ...
[08/27 19:53:48    214s] ... 0 geometry drc markers are saved ...
[08/27 19:53:48    214s] ... 0 antenna drc markers are saved ...
[08/27 19:53:48    214s] % Begin Save routing data ... (date=08/27 19:53:48, mem=1289.1M)
[08/27 19:53:48    214s] Saving route file ...
[08/27 19:53:49    214s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1580.8M) ***
[08/27 19:53:49    214s] % End Save routing data ... (date=08/27 19:53:49, total cpu=0:00:00.1, real=0:00:01.0, peak res=1289.3M, current mem=1289.3M)
[08/27 19:53:49    214s] Saving special route data file in separate thread ...
[08/27 19:53:49    214s] Saving PG file in separate thread ...
[08/27 19:53:49    214s] Saving placement file in separate thread ...
[08/27 19:53:49    214s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:53:49    214s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 19:53:49 2025)
[08/27 19:53:49    214s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:53:49    214s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1634.8M) ***
[08/27 19:53:49    214s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:49    214s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1618.8M) ***
[08/27 19:53:49    214s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:49    214s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:49    215s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/27 19:53:49    215s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1602.8M) ***
[08/27 19:53:49    215s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:49    215s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:49    215s] % Begin Save power constraints data ... (date=08/27 19:53:49, mem=1290.5M)
[08/27 19:53:49    215s] % End Save power constraints data ... (date=08/27 19:53:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1290.5M, current mem=1290.5M)
[08/27 19:53:54    219s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/27 19:53:54    219s] #% End save design ... (date=08/27 19:53:54, total cpu=0:00:05.1, real=0:00:06.0, peak res=1290.5M, current mem=1285.5M)
[08/27 19:53:54    219s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:53:54    219s] 
[08/27 19:53:54    219s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[08/27 19:53:54    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:1576.8M
[08/27 19:53:54    219s] #spOpts: VtWidth mergeVia=F 
[08/27 19:53:54    219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1576.8M
[08/27 19:53:54    219s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1576.8M
[08/27 19:53:54    219s] Core basic site is CoreSite
[08/27 19:53:54    219s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:53:54    219s] SiteArray: non-trimmed site array dimensions = 313 x 2468
[08/27 19:53:54    219s] SiteArray: use 3,207,168 bytes
[08/27 19:53:54    219s] SiteArray: current memory after site array memory allocation 1576.8M
[08/27 19:53:54    219s] SiteArray: FP blocked sites are writable
[08/27 19:53:54    219s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:53:54    219s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1576.8M
[08/27 19:53:54    219s] Process 64704 wires and vias for routing blockage analysis
[08/27 19:53:54    219s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.169, REAL:0.044, MEM:1576.8M
[08/27 19:53:54    219s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.245, REAL:0.078, MEM:1576.8M
[08/27 19:53:54    219s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.258, REAL:0.091, MEM:1576.8M
[08/27 19:53:54    219s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1576.8MB).
[08/27 19:53:54    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.312, REAL:0.145, MEM:1576.8M
[08/27 19:53:54    219s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 19:53:54    219s] Type 'man IMPSP-5134' for more detail.
[08/27 19:53:54    219s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 19:53:54    219s] Type 'man IMPSP-5134' for more detail.
[08/27 19:53:55    219s] For 7910 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/27 19:53:55    219s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1577.9M
[08/27 19:53:55    219s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1577.9M
[08/27 19:53:55    219s] All LLGs are deleted
[08/27 19:53:55    219s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1577.9M
[08/27 19:53:55    219s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1577.9M
[08/27 19:53:55    219s] Inserted 7910 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/27 19:53:55    219s] <CMD> saveDesign SAVED/00_init_design.invs
[08/27 19:53:55    219s] #% Begin save design ... (date=08/27 19:53:55, mem=1289.0M)
[08/27 19:53:55    219s] % Begin Save ccopt configuration ... (date=08/27 19:53:55, mem=1289.0M)
[08/27 19:53:55    220s] % End Save ccopt configuration ... (date=08/27 19:53:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1289.0M, current mem=1289.0M)
[08/27 19:53:55    220s] % Begin Save netlist data ... (date=08/27 19:53:55, mem=1289.0M)
[08/27 19:53:55    220s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 19:53:55    220s] % End Save netlist data ... (date=08/27 19:53:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1290.0M, current mem=1290.0M)
[08/27 19:53:55    220s] Saving symbol-table file in separate thread ...
[08/27 19:53:55    220s] Saving congestion map file in separate thread ...
[08/27 19:53:55    220s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 19:53:55    220s] % Begin Save AAE data ... (date=08/27 19:53:55, mem=1290.2M)
[08/27 19:53:55    220s] Saving AAE Data ...
[08/27 19:53:55    220s] % End Save AAE data ... (date=08/27 19:53:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1290.2M, current mem=1290.2M)
[08/27 19:53:55    220s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/27 19:53:55    220s] Saving mode setting ...
[08/27 19:53:55    220s] Saving global file ...
[08/27 19:53:55    220s] Saving Drc markers ...
[08/27 19:53:55    220s] ... 1004 markers are saved ...
[08/27 19:53:55    220s] ... 0 geometry drc markers are saved ...
[08/27 19:53:55    220s] ... 0 antenna drc markers are saved ...
[08/27 19:53:55    220s] % Begin Save routing data ... (date=08/27 19:53:55, mem=1290.2M)
[08/27 19:53:55    220s] Saving route file ...
[08/27 19:53:55    220s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1578.3M) ***
[08/27 19:53:55    220s] % End Save routing data ... (date=08/27 19:53:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1290.4M, current mem=1290.4M)
[08/27 19:53:55    220s] Saving special route data file in separate thread ...
[08/27 19:53:55    220s] Saving PG file in separate thread ...
[08/27 19:53:55    220s] Saving placement file in separate thread ...
[08/27 19:53:55    220s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 19:53:55    220s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 19:53:55 2025)
[08/27 19:53:55    220s] Save Adaptive View Pruning View Names to Binary file
[08/27 19:53:55    220s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1632.3M) ***
[08/27 19:53:55    220s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:56    220s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=1616.3M) ***
[08/27 19:53:56    220s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[08/27 19:53:56    220s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:56    220s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/27 19:53:56    220s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1600.3M) ***
[08/27 19:53:56    220s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:56    220s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 19:53:56    220s] % Begin Save power constraints data ... (date=08/27 19:53:56, mem=1291.6M)
[08/27 19:53:56    220s] % End Save power constraints data ... (date=08/27 19:53:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.6M, current mem=1291.6M)
[08/27 19:54:01    225s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/27 19:54:01    225s] #% End save design ... (date=08/27 19:54:01, total cpu=0:00:05.2, real=0:00:06.0, peak res=1291.6M, current mem=1291.6M)
[08/27 19:54:01    225s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 19:54:01    225s] 
[08/27 19:54:01    225s] <CMD> set_table_style -no_frame_fix_width
[08/27 19:54:01    225s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 19:54:01    225s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 19:54:01    225s] <CMD> timeDesign -prePlace -pathReports -slackReports -numPaths 1000 -prefix 00_init_design_prePlace -outDir ./rpt/00_init_design_prePlace
[08/27 19:54:01    225s] Set Using Default Delay Limit as 101.
[08/27 19:54:01    225s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/27 19:54:01    225s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/27 19:54:01    225s] Set Default Net Delay as 0 ps.
[08/27 19:54:01    225s] Set Default Net Load as 0 pF. 
[08/27 19:54:01    225s] Effort level <high> specified for reg2reg path_group
[08/27 19:54:02    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1655.9M
[08/27 19:54:02    226s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1655.9M
[08/27 19:54:02    227s] Fast DP-INIT is on for default
[08/27 19:54:02    227s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.101, REAL:0.043, MEM:1655.9M
[08/27 19:54:02    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.131, REAL:0.073, MEM:1655.9M
[08/27 19:54:02    227s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1655.9M
[08/27 19:54:02    227s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:1655.9M
[08/27 19:54:02    227s] Starting delay calculation for Setup views
[08/27 19:54:02    227s] #################################################################################
[08/27 19:54:02    227s] # Design Stage: PreRoute
[08/27 19:54:02    227s] # Design Name: croc_chip
[08/27 19:54:02    227s] # Design Mode: 90nm
[08/27 19:54:02    227s] # Analysis Mode: MMMC Non-OCV 
[08/27 19:54:02    227s] # Parasitics Mode: No SPEF/RCDB
[08/27 19:54:02    227s] # Signoff Settings: SI Off 
[08/27 19:54:02    227s] #################################################################################
[08/27 19:54:02    227s] Topological Sorting (REAL = 0:00:00.0, MEM = 1661.1M, InitMEM = 1655.9M)
[08/27 19:54:02    227s] Calculate delays in BcWc mode...
[08/27 19:54:02    227s] Start delay calculation (fullDC) (4 T). (MEM=1661.13)
[08/27 19:54:03    227s] Start AAE Lib Loading. (MEM=1677.8)
[08/27 19:54:03    227s] End AAE Lib Loading. (MEM=1687.34 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 19:54:03    227s] End AAE Lib Interpolated Model. (MEM=1687.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 19:54:03    227s] First Iteration Infinite Tw... 
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 19:54:03    228s] Type 'man IMPESI-3194' for more detail.
[08/27 19:54:03    228s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 19:54:03    228s] Type 'man IMPESI-3199' for more detail.
[08/27 19:54:04    232s] Total number of fetched objects 39670
[08/27 19:54:04    232s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/27 19:54:04    232s] End delay calculation. (MEM=1912.89 CPU=0:00:04.4 REAL=0:00:01.0)
[08/27 19:54:04    233s] End delay calculation (fullDC). (MEM=1912.89 CPU=0:00:05.6 REAL=0:00:02.0)
[08/27 19:54:04    233s] *** CDM Built up (cpu=0:00:05.9  real=0:00:02.0  mem= 1912.9M) ***
[08/27 19:54:05    234s] *** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:03.0 totSessionCpu=0:03:54 mem=1912.9M)
[08/27 19:54:06    237s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 49.588%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/27 19:54:06    237s] Resetting back High Fanout Nets as non-ideal
[08/27 19:54:06    237s] Set Default Net Delay as 1000 ps.
[08/27 19:54:06    237s] Set Default Net Load as 0.5 pF. 
[08/27 19:54:06    237s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/27 19:54:06    237s] Total CPU time: 12.33 sec
[08/27 19:54:06    237s] Total Real time: 5.0 sec
[08/27 19:54:06    237s] Total Memory Usage: 1668.675781 Mbytes
[08/27 19:54:06    237s] 
[08/27 19:54:06    237s] =============================================================================================
[08/27 19:54:06    237s]  Final TAT Report for timeDesign
[08/27 19:54:06    237s] =============================================================================================
[08/27 19:54:06    237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 19:54:06    237s] ---------------------------------------------------------------------------------------------
[08/27 19:54:06    237s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 19:54:06    237s] [ TimingUpdate           ]      1   0:00:00.4  (   7.5 % )     0:00:02.7 /  0:00:07.2    2.7
[08/27 19:54:06    237s] [ FullDelayCalc          ]      1   0:00:02.3  (  47.8 % )     0:00:02.3 /  0:00:06.0    2.6
[08/27 19:54:06    237s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.2 % )     0:00:03.9 /  0:00:10.3    2.7
[08/27 19:54:06    237s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.4    2.1
[08/27 19:54:06    237s] [ GenerateReports        ]      1   0:00:00.9  (  17.7 % )     0:00:00.9 /  0:00:02.5    2.9
[08/27 19:54:06    237s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.4    2.1
[08/27 19:54:06    237s] [ MISC                   ]          0:00:01.0  (  20.1 % )     0:00:01.0 /  0:00:02.0    2.1
[08/27 19:54:06    237s] ---------------------------------------------------------------------------------------------
[08/27 19:54:06    237s]  timeDesign TOTAL                   0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:12.3    2.5
[08/27 19:54:06    237s] ---------------------------------------------------------------------------------------------
[08/27 19:54:06    237s] 
[08/27 19:54:09    237s] <CMD> checkFPlan -reportUtil
[08/27 19:54:09    237s] Checking routing tracks.....
[08/27 19:54:09    237s] Checking other grids.....
[08/27 19:54:09    237s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 19:54:09    237s] Checking core/die box is on Grid.....
[08/27 19:54:09    237s] **WARN: (IMPFP-7238):	CORE's corner: (327.8400000000 , 327.8400000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:54:09    237s] **WARN: (IMPFP-7238):	CORE's corner: (1512.4800000000 , 1512.1800000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:54:09    237s] Checking snap rule ......
[08/27 19:54:09    237s] Checking Row is on grid......
[08/27 19:54:09    237s] Checking AreaIO row.....
[08/27 19:54:09    237s] Checking row out of die ...
[08/27 19:54:09    237s] Checking routing blockage.....
[08/27 19:54:09    237s] Checking components.....
[08/27 19:54:09    237s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 19:54:09    237s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 19:54:09    237s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 19:54:09    237s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 19:54:09    237s] Checking IO Pads out of die...
[08/27 19:54:09    237s] Checking constraints (guide/region/fence).....
[08/27 19:54:09    237s] Checking groups.....
[08/27 19:54:09    237s] 
[08/27 19:54:09    237s] Checking Preroutes.....
[08/27 19:54:09    237s] No. of regular pre-routes not on tracks : 0 
[08/27 19:54:09    237s] 
[08/27 19:54:09    237s] Reporting Utilizations.....
[08/27 19:54:09    237s] 
[08/27 19:54:09    237s] Core utilization  = 58.149417
[08/27 19:54:09    237s] Effective Utilizations
[08/27 19:54:09    238s] All LLGs are deleted
[08/27 19:54:09    238s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1668.7M
[08/27 19:54:09    238s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1668.7M
[08/27 19:54:09    238s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1668.7M
[08/27 19:54:09    238s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1668.7M
[08/27 19:54:09    238s] Core basic site is CoreSite
[08/27 19:54:09    238s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:54:09    238s] Fast DP-INIT is on for default
[08/27 19:54:09    238s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:54:09    238s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.064, REAL:0.037, MEM:1692.7M
[08/27 19:54:09    238s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.092, REAL:0.065, MEM:1692.7M
[08/27 19:54:09    238s] Average module density = 0.496.
[08/27 19:54:09    238s] Density for the design = 0.496.
[08/27 19:54:09    238s]        = stdcell_area 316449 sites (574165 um^2) / alloc_area 638154 sites (1157867 um^2).
[08/27 19:54:09    238s] Pin Density = 0.1690.
[08/27 19:54:09    238s]             = total # of pins 130541 / total area 772484.
[08/27 19:54:09    238s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1692.7M
[08/27 19:54:09    238s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1692.7M
[08/27 19:54:09    238s] 
[08/27 19:54:09    238s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:54:09    238s] Severity  ID               Count  Summary                                  
[08/27 19:54:09    238s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 19:54:09    238s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/27 19:54:09    238s] *** Message Summary: 6 warning(s), 0 error(s)
[08/27 19:54:09    238s] 
[08/27 19:54:59    243s] <CMD> win
[08/27 19:55:01    243s] <CMD> setLayerPreference violation -isVisible 0
[08/27 19:55:06    244s] <CMD> setLayerPreference node_layer -isVisible 0
[08/27 19:55:07    244s] <CMD> zoomBox 175.80300 47.20000 1536.55800 1392.91900
[08/27 19:55:07    244s] <CMD> zoomBox 446.56200 179.67700 1282.23700 1006.11800
[08/27 19:55:07    244s] <CMD> zoomBox 612.84300 261.03500 1126.05200 768.57300
[08/27 19:55:08    244s] <CMD> zoomBox 715.58600 319.49000 1030.76200 631.18300
[08/27 19:55:10    245s] <CMD> fit
[08/27 19:55:12    245s] <CMD> zoomBox -654.94400 132.99000 2453.70400 1375.99300
[08/27 19:55:12    245s] <CMD> zoomBox -68.92100 270.91500 1840.17900 1034.27500
[08/27 19:55:12    245s] <CMD> zoomBox 374.96000 375.35700 1371.52400 773.83600
[08/27 19:55:12    245s] <CMD> selectInst {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut}
[08/27 19:55:13    245s] <CMD> gui_select -rect {854.59800 586.66000 898.46700 631.99200}
[08/27 19:55:13    245s] <CMD> deselectAll
[08/27 19:55:14    245s] <CMD> selectInst {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut}
[08/27 19:55:16    245s] <CMD> zoomBox 283.73800 337.93900 1456.16600 806.73800
[08/27 19:55:16    245s] <CMD> zoomBox -98.38300 181.82900 1810.72200 945.19100
[08/27 19:55:17    246s] <CMD> zoomBox -720.60200 -69.87400 2388.05700 1173.13300
[08/27 19:55:17    246s] <CMD> deselectAll
[08/27 19:56:26    253s] <CMD> win
[08/27 19:56:27    253s] <CMD> zoomBox -2926.07200 -495.69800 3029.14500 1885.51500
[08/27 19:56:28    253s] <CMD> zoomBox -2337.54100 -263.69400 2724.39300 1760.33700
[08/27 19:56:29    253s] <CMD> zoomBox -1837.29000 -66.49000 2465.35400 1653.93600
[08/27 19:56:29    253s] <CMD> zoomBox -1042.76200 305.80800 2065.90100 1548.81700
[08/27 19:56:29    253s] <CMD> zoomBox -732.46600 451.54800 1909.89800 1508.10600
[08/27 19:56:30    253s] <CMD> zoomBox -1411.54000 165.74300 2245.71200 1628.10700
[08/27 19:56:31    253s] <CMD> zoomBox -1843.38300 -13.71800 2459.26600 1706.71000
[08/27 19:56:32    254s] <CMD> zoomBox -1044.47300 318.28500 2064.19100 1561.29400
[08/27 19:57:15    258s] <CMD> zoomBox -1400.27000 297.35500 2256.98200 1759.71900
[08/27 19:57:16    258s] <CMD> zoomBox -4374.14100 122.42000 3868.38900 3418.22300
[08/27 19:57:17    258s] <CMD> zoomBox -5317.52800 66.92700 4379.56700 3944.34200
[08/27 20:12:06    349s] <CMD> checkFPlan -reportUtil
[08/27 20:12:06    349s] Checking routing tracks.....
[08/27 20:12:06    349s] Checking other grids.....
[08/27 20:12:06    349s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 20:12:06    349s] Checking core/die box is on Grid.....
[08/27 20:12:06    349s] **WARN: (IMPFP-7238):	CORE's corner: (327.8400000000 , 327.8400000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 20:12:06    349s] **WARN: (IMPFP-7238):	CORE's corner: (1512.4800000000 , 1512.1800000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 20:12:06    349s] Checking snap rule ......
[08/27 20:12:06    349s] Checking Row is on grid......
[08/27 20:12:06    349s] Checking AreaIO row.....
[08/27 20:12:06    349s] Checking row out of die ...
[08/27 20:12:06    349s] Checking routing blockage.....
[08/27 20:12:06    349s] Checking components.....
[08/27 20:12:06    349s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 20:12:06    349s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 20:12:06    349s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 20:12:06    349s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 20:12:06    349s] Checking IO Pads out of die...
[08/27 20:12:06    349s] Checking constraints (guide/region/fence).....
[08/27 20:12:06    349s] Checking groups.....
[08/27 20:12:06    349s] 
[08/27 20:12:06    349s] Checking Preroutes.....
[08/27 20:12:06    349s] No. of regular pre-routes not on tracks : 0 
[08/27 20:12:06    349s] 
[08/27 20:12:06    349s] Reporting Utilizations.....
[08/27 20:12:06    349s] 
[08/27 20:12:06    349s] Core utilization  = 58.149417
[08/27 20:12:06    349s] Effective Utilizations
[08/27 20:12:06    349s] All LLGs are deleted
[08/27 20:12:06    349s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1718.2M
[08/27 20:12:06    349s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1718.2M
[08/27 20:12:07    349s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1718.2M
[08/27 20:12:07    349s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1718.2M
[08/27 20:12:07    349s] Core basic site is CoreSite
[08/27 20:12:07    349s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:12:07    349s] Fast DP-INIT is on for default
[08/27 20:12:07    349s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:12:07    349s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.038, MEM:1718.2M
[08/27 20:12:07    349s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.107, REAL:0.065, MEM:1718.2M
[08/27 20:12:07    349s] Average module density = 0.496.
[08/27 20:12:07    349s] Density for the design = 0.496.
[08/27 20:12:07    349s]        = stdcell_area 316449 sites (574165 um^2) / alloc_area 638154 sites (1157867 um^2).
[08/27 20:12:07    349s] Pin Density = 0.1690.
[08/27 20:12:07    349s]             = total # of pins 130541 / total area 772484.
[08/27 20:12:07    349s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1718.2M
[08/27 20:12:07    349s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1718.2M
[08/27 20:12:07    349s] 
[08/27 20:12:07    349s] *** Summary of all messages that are not suppressed in this session:
[08/27 20:12:07    349s] Severity  ID               Count  Summary                                  
[08/27 20:12:07    349s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 20:12:07    349s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/27 20:12:07    349s] *** Message Summary: 6 warning(s), 0 error(s)
[08/27 20:12:07    349s] 
[08/27 20:12:09    349s] <CMD> win
[08/27 20:12:10    349s] <CMD> fit
[08/27 20:12:11    350s] <CMD> zoomBox -348.64900 181.37500 2293.70300 1237.92800
[08/27 20:12:11    350s] <CMD> zoomBox 33.84700 264.22200 1942.94700 1027.58200
[08/27 20:12:12    350s] <CMD> zoomBox 183.22700 296.57700 1805.96300 945.43300
[08/27 20:12:12    350s] <CMD> selectInst {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut}
[08/27 20:12:13    350s] <CMD> gui_select -rect {961.85500 597.78900 974.95100 687.08100}
[08/27 20:12:13    350s] <CMD> deselectAll
[08/27 20:12:14    350s] <CMD> selectInst {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut}
[08/27 20:12:15    350s] <CMD> gui_select -rect {564.20700 712.08300 1458.31900 294.19600}
[08/27 20:12:15    350s] <CMD> deselectAll
[08/27 20:12:17    350s] <CMD> deselectAll
[08/27 20:12:19    351s] <CMD> zoomBox -35.27600 273.04600 1873.82500 1036.40600
[08/27 20:12:20    351s] <CMD> zoomBox -292.33800 245.36200 1953.66300 1143.43300
[08/27 20:13:19    357s] <CMD> win
[08/27 20:13:20    357s] <CMD> zoomBox -1309.09200 52.77900 2348.14700 1515.13800
[08/27 20:13:21    357s] <CMD> zoomBox -2321.12300 -138.90900 2740.79900 1885.11700
[08/27 20:13:21    357s] <CMD> zoomBox -2964.70400 -260.80900 2990.49800 2120.39800
[08/27 20:13:22    357s] <CMD> setLayerPreference violation -isVisible 1
[08/27 20:13:24    358s] <CMD> zoomBox -1266.94300 418.63200 2390.29600 1880.99100
[08/27 20:13:24    358s] <CMD> zoomBox 222.26500 983.03500 2131.36800 1746.39600
[08/27 20:13:24    358s] <CMD> zoomBox 966.75700 1284.98300 1963.32100 1683.46200
[08/27 20:13:25    358s] <CMD> zoomBox 1351.54800 1435.79400 1871.76100 1643.80300
[08/27 20:13:25    358s] <CMD> zoomBox 1409.88500 1459.09500 1852.06700 1635.90300
[08/27 20:13:25    358s] <CMD> zoomBox 1532.72400 1507.60200 1763.54600 1599.89700
[08/27 20:13:26    358s] <CMD> zoomBox 1449.86800 1481.55000 1892.05300 1658.35900
[08/27 20:13:26    358s] <CMD> zoomBox 1360.90700 1451.87800 2080.93400 1739.78300
[08/27 20:13:26    358s] <CMD> zoomBox 1273.28800 1422.67600 2269.86500 1821.16100
[08/27 20:13:26    358s] <CMD> zoomBox 1343.28600 1451.28400 2063.31500 1739.19000
[08/27 20:13:27    358s] <CMD> zoomBox 1392.20300 1471.16500 1912.42600 1679.17800
[08/27 20:13:27    358s] <CMD> zoomBox 1409.03500 1478.03500 1851.22500 1654.84600
[08/27 20:13:27    358s] <CMD> zoomBox 1458.14300 1496.35400 1654.34700 1574.80700
[08/27 20:13:27    358s] <CMD> zoomBox 1478.76500 1500.31100 1565.82500 1535.12200
[08/27 20:13:28    358s] <CMD> zoomBox 1486.17300 1501.89500 1549.07600 1527.04700
[08/27 20:13:28    358s] <CMD> zoomBox 1489.17700 1502.53900 1542.64500 1523.91800
[08/27 20:13:30    359s] <CMD> fit
[08/27 20:13:31    359s] <CMD> zoomBox -846.10700 0.75100 2811.12500 1463.10700
[08/27 20:13:31    359s] <CMD> zoomBox -77.85100 93.93600 2168.14900 992.00600
[08/27 20:13:32    359s] <CMD> zoomBox 105.30600 120.87800 2014.40600 884.23800
[08/27 20:13:32    359s] <CMD> zoomBox 393.32000 163.24400 1772.64500 714.77200
[08/27 20:15:13    369s] <CMD> setMultiCpuUsage -localCpu 8
[08/27 20:15:13    369s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 20:15:13    369s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 20:15:13    369s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 20:15:13    369s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 20:15:13    369s] <CMD> setPreference SnapAllCorners 1
[08/27 20:15:13    369s] <CMD> setAnalysisMode -analysisType onchipvariation
[08/27 20:15:13    369s] <CMD> all_constraint_modes -active
[08/27 20:15:13    369s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[08/27 20:15:13    369s] <CMD> set_propagated_clock [all_clocks]
[08/27 20:15:13    369s] <CMD> current_design
[08/27 20:15:13    369s] <CMD> set_max_fanout 32 [current_design]
[08/27 20:15:13    369s] <CMD> current_design
[08/27 20:15:13    369s] <CMD> set_max_transition 0.5 [current_design] 
[08/27 20:15:13    369s] <CMD> setExtractRCMode -layerIndependent 1
[08/27 20:15:13    369s] <CMD> setExtractRCMode -defViaCap true
[08/27 20:15:13    369s] <CMD> setDesignMode -reset -congEffort
[08/27 20:15:13    369s] <CMD> setDesignMode -flowEffort standard -process 130
[08/27 20:15:13    369s] ##  Process: 130           (User Set)               
[08/27 20:15:13    369s] ##     Node: (not set)                           
[08/27 20:15:13    369s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/27 20:15:13    369s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[08/27 20:15:13    369s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/27 20:15:13    369s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[08/27 20:15:13    369s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/27 20:15:13    369s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/27 20:15:13    369s] <CMD> setDesignMode -topRoutingLayer Metal5
[08/27 20:15:13    369s] <CMD> setDesignMode -bottomRoutingLayer Metal2
[08/27 20:15:13    369s] <CMD> setDesignMode -congEffort high
[08/27 20:15:13    369s] <CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[08/27 20:15:13    369s] <CMD> set_table_style -no_frame_fix_width
[08/27 20:15:13    369s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 20:15:13    369s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 20:15:13    369s] <CMD> reset_path_group -all
[08/27 20:15:13    369s] <CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[08/27 20:15:13    369s] <CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[08/27 20:15:13    370s] <CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
[08/27 20:15:13    370s] <CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[08/27 20:15:13    370s] <CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
[08/27 20:15:13    370s] <CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[08/27 20:15:13    370s] <CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[08/27 20:15:13    370s] <CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
[08/27 20:15:13    370s] <CMD> setPathGroupOptions reg2reg -effortLevel high
[08/27 20:15:13    370s] Effort level <high> specified for reg2reg path_group
[08/27 20:15:13    370s] <CMD> setPathGroupOptions reg2icg -effortLevel high
[08/27 20:15:13    370s] **WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
[08/27 20:15:13    370s] Type 'man IMPOPT-3602' for more detail.
[08/27 20:15:13    370s] Effort level <high> specified for reg2icg path_group
[08/27 20:15:13    370s] <CMD> setPathGroupOptions reg2mem -effortLevel high
[08/27 20:15:13    370s] Effort level <high> specified for reg2mem path_group
[08/27 20:15:13    370s] <CMD> setPathGroupOptions mem2reg -effortLevel high
[08/27 20:15:13    370s] Effort level <high> specified for mem2reg path_group
[08/27 20:15:13    370s] <CMD> setPathGroupOptions reg2out -effortLevel low
[08/27 20:15:13    370s] Effort level <low> specified for reg2out path_group
[08/27 20:15:13    370s] <CMD> setPathGroupOptions in2reg -effortLevel low
[08/27 20:15:13    370s] Effort level <low> specified for in2reg path_group
[08/27 20:15:13    370s] <CMD> setPathGroupOptions in2icg -effortLevel low
[08/27 20:15:13    370s] **WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
[08/27 20:15:13    370s] Type 'man IMPOPT-3602' for more detail.
[08/27 20:15:13    370s] Effort level <low> specified for in2icg path_group
[08/27 20:15:13    370s] <CMD> setPathGroupOptions in2out -effortLevel low
[08/27 20:15:13    370s] Effort level <low> specified for in2out path_group
[08/27 20:15:13    370s] <CMD> reportPathGroupOptions
[08/27 20:15:13    370s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 20:15:13    370s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[08/27 20:15:13    370s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 20:15:13    370s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 20:15:13    370s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 20:15:13    370s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 20:15:13    370s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 20:15:13    370s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 20:15:13    370s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 20:15:13    370s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 20:15:13    370s] <CMD> setOptMode -addInstancePrefix ictc_preCTS_
[08/27 20:15:13    370s] Deleting Cell Server ...
[08/27 20:15:13    370s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 20:15:13    370s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 20:15:13    370s] Type 'man IMPOPT-6115' for more detail.
[08/27 20:15:13    370s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[08/27 20:15:13    370s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:15:13    370s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:15:13    370s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:15:13    370s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:15:14    370s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:15:14    370s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:15:14    370s] OPERPROF: Starting DPlace-Init at level 1, MEM:1738.1M
[08/27 20:15:14    370s] #spOpts: N=130 mergeVia=F 
[08/27 20:15:14    370s] All LLGs are deleted
[08/27 20:15:14    370s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1738.1M
[08/27 20:15:14    370s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1738.1M
[08/27 20:15:14    370s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1738.1M
[08/27 20:15:14    370s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1738.1M
[08/27 20:15:14    370s] Core basic site is CoreSite
[08/27 20:15:14    370s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:15:14    370s] Fast DP-INIT is on for default
[08/27 20:15:14    370s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:15:14    370s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.132, REAL:0.049, MEM:1770.1M
[08/27 20:15:14    370s] OPERPROF:     Starting CMU at level 3, MEM:1770.1M
[08/27 20:15:14    370s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1770.1M
[08/27 20:15:14    370s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.087, MEM:1770.1M
[08/27 20:15:14    370s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1770.1MB).
[08/27 20:15:14    370s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.231, REAL:0.149, MEM:1770.1M
[08/27 20:15:14    370s] #################################################################################
[08/27 20:15:14    370s] # Design Stage: PreRoute
[08/27 20:15:14    370s] # Design Name: croc_chip
[08/27 20:15:14    370s] # Design Mode: 130nm
[08/27 20:15:14    370s] # Analysis Mode: MMMC OCV 
[08/27 20:15:14    370s] # Parasitics Mode: No SPEF/RCDB
[08/27 20:15:14    370s] # Signoff Settings: SI Off 
[08/27 20:15:14    370s] #################################################################################
[08/27 20:15:14    370s] AAE DB initialization (MEM=1768.08 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 20:15:14    370s] #################################################################################
[08/27 20:15:14    370s] # Design Stage: PreRoute
[08/27 20:15:14    370s] # Design Name: croc_chip
[08/27 20:15:14    370s] # Design Mode: 130nm
[08/27 20:15:14    370s] # Analysis Mode: MMMC OCV 
[08/27 20:15:14    370s] # Parasitics Mode: No SPEF/RCDB
[08/27 20:15:14    370s] # Signoff Settings: SI Off 
[08/27 20:15:14    370s] #################################################################################
[08/27 20:15:15    371s] Topological Sorting (REAL = 0:00:00.0, MEM = 1768.1M, InitMEM = 1768.1M)
[08/27 20:15:15    372s] Calculate early delays in OCV mode...
[08/27 20:15:15    372s] Calculate late delays in OCV mode...
[08/27 20:15:15    372s] Start delay calculation (fullDC) (8 T). (MEM=1768.08)
[08/27 20:15:15    372s] Start AAE Lib Loading. (MEM=1792.96)
[08/27 20:15:16    372s] End AAE Lib Loading. (MEM=1802.5 CPU=0:00:00.1 Real=0:00:01.0)
[08/27 20:15:16    372s] End AAE Lib Interpolated Model. (MEM=1802.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 20:15:16    372s] First Iteration Infinite Tw... 
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:15:16    373s] Type 'man IMPESI-3194' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:16    373s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio25_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:15:16    373s] Type 'man IMPESI-3199' for more detail.
[08/27 20:15:17    377s] Total number of fetched objects 39670
[08/27 20:15:17    377s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 20:15:17    377s] End delay calculation. (MEM=2291.38 CPU=0:00:04.7 REAL=0:00:01.0)
[08/27 20:15:17    378s] End delay calculation (fullDC). (MEM=2291.38 CPU=0:00:05.9 REAL=0:00:02.0)
[08/27 20:15:17    378s] *** CDM Built up (cpu=0:00:07.4  real=0:00:03.0  mem= 2291.4M) ***
[08/27 20:15:18    378s]    _____________________________________________________________
[08/27 20:15:18    378s]   /  Design State
[08/27 20:15:18    378s]  +--------------------------------------------------------------
[08/27 20:15:18    378s]  | unconnected nets:     5824
[08/27 20:15:18    378s]  | signal nets: 
[08/27 20:15:18    378s]  |    routed nets:        0 (0.0% routed)
[08/27 20:15:18    378s]  |     total nets:    34340
[08/27 20:15:18    378s]  | clock nets: 
[08/27 20:15:18    378s]  |    routed nets:        0 (0.0% routed)
[08/27 20:15:18    378s]  |     total nets:        7
[08/27 20:15:18    378s]  +--------------------------------------------------------------
[08/27 20:15:18    378s] **INFO: Less than half the nets are routed, this design is not in postRoute stage
[08/27 20:15:18    378s] **ERROR: (IMPOPT-7033):	When design is not placed, either all terms of the net being buffered must be placed or location of the new buffer must be given.
0
[08/27 20:15:28    380s] Checking routing tracks.....
[08/27 20:15:28    380s] Checking other grids.....
[08/27 20:15:28    380s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 20:15:28    380s] Checking core/die box is on Grid.....
[08/27 20:15:28    380s] **WARN: (IMPFP-7238):	CORE's corner: (327.8400000000 , 327.8400000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 20:15:28    380s] **WARN: (IMPFP-7238):	CORE's corner: (1512.4800000000 , 1512.1800000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 20:15:28    380s] Checking snap rule ......
[08/27 20:15:28    380s] Checking Row is on grid......
[08/27 20:15:28    380s] Checking AreaIO row.....
[08/27 20:15:28    380s] Checking row out of die ...
[08/27 20:15:28    380s] Checking routing blockage.....
[08/27 20:15:28    380s] Checking components.....
[08/27 20:15:28    380s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 20:15:28    380s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 20:15:28    380s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 20:15:28    380s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 20:15:28    380s] Checking IO Pads out of die...
[08/27 20:15:28    380s] Checking constraints (guide/region/fence).....
[08/27 20:15:28    380s] Checking groups.....
[08/27 20:15:28    380s] 
[08/27 20:15:28    380s] Checking Preroutes.....
[08/27 20:15:28    380s] No. of regular pre-routes not on tracks : 0 
[08/27 20:15:28    380s] 
[08/27 20:15:28    380s] Reporting Utilizations.....
[08/27 20:15:28    380s] 
[08/27 20:15:28    380s] Core utilization  = 58.149417
[08/27 20:15:28    380s] Effective Utilizations
[08/27 20:15:28    380s] #spOpts: N=130 
[08/27 20:15:28    380s] Multiple init invocations, without cleanup.
[08/27 20:15:28    380s] **ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgListMPool>.
**ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgSecHeadMPool>.
**ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgSecMPool>.
**ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgRegBoxMPool>.
**ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgSPListMPool>.
**ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgExtMPool>.
**ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgInstArrMPool>.
OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2259.4M
[08/27 20:15:28    380s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.005, REAL:0.005, MEM:2259.4M
[08/27 20:15:28    380s] All LLGs are deleted
[08/27 20:15:28    380s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2259.4M
[08/27 20:15:28    380s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2259.4M
[08/27 20:15:28    380s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2259.4M
[08/27 20:15:28    380s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2259.4M
[08/27 20:15:28    380s] Core basic site is CoreSite
[08/27 20:15:28    380s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:15:28    380s] Fast DP-INIT is on for default
[08/27 20:15:28    380s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:15:28    380s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.103, REAL:0.040, MEM:2291.4M
[08/27 20:15:28    380s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.135, REAL:0.072, MEM:2291.4M
[08/27 20:15:28    380s] Average module density = 0.496.
[08/27 20:15:28    380s] Density for the design = 0.496.
[08/27 20:15:28    380s]        = stdcell_area 316449 sites (574165 um^2) / alloc_area 638154 sites (1157867 um^2).
[08/27 20:15:28    380s] Pin Density = 0.1690.
[08/27 20:15:28    380s]             = total # of pins 130541 / total area 772484.
[08/27 20:15:28    380s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2291.4M
[08/27 20:15:28    380s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2291.4M
[08/27 20:15:28    380s] 
[08/27 20:15:28    380s] *** Summary of all messages that are not suppressed in this session:
[08/27 20:15:28    380s] Severity  ID               Count  Summary                                  
[08/27 20:15:28    380s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 20:15:28    380s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/27 20:15:28    380s] ERROR     IMPSP-100            7  Initialize non-Free memory pool <%s>.    
[08/27 20:15:28    380s] *** Message Summary: 6 warning(s), 7 error(s)
[08/27 20:15:28    380s] 
[08/27 20:16:03    384s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[08/27 20:16:03    384s] *** Starting GigaPlace ***
[08/27 20:16:03    384s] **INFO: User settings:
[08/27 20:16:03    384s] setDesignMode -bottomRoutingLayer               Metal2
[08/27 20:16:03    384s] setDesignMode -congEffort                       high
[08/27 20:16:03    384s] setDesignMode -flowEffort                       standard
[08/27 20:16:03    384s] setDesignMode -process                          130
[08/27 20:16:03    384s] setDesignMode -topRoutingLayer                  Metal4
[08/27 20:16:03    384s] setExtractRCMode -coupling_c_th                 0.4
[08/27 20:16:03    384s] setExtractRCMode -defViaCap                     true
[08/27 20:16:03    384s] setExtractRCMode -layerIndependent              1
[08/27 20:16:03    384s] setExtractRCMode -relative_c_th                 1
[08/27 20:16:03    384s] setExtractRCMode -total_c_th                    0
[08/27 20:16:03    384s] setDelayCalMode -enable_high_fanout             true
[08/27 20:16:03    384s] setDelayCalMode -eng_copyNetPropToNewNet        true
[08/27 20:16:03    384s] setDelayCalMode -ignoreNetLoad                  false
[08/27 20:16:03    384s] setOptMode -addInstancePrefix                   ictc_preCTS_
[08/27 20:16:03    384s] setOptMode -expExtremeCongestionAwareBuffering  true
[08/27 20:16:03    384s] setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[08/27 20:16:03    384s] setAnalysisMode -analysisType                   onChipVariation
[08/27 20:16:03    384s] setAnalysisMode -checkType                      setup
[08/27 20:16:03    384s] setAnalysisMode -clkSrcPath                     false
[08/27 20:16:03    384s] setAnalysisMode -clockPropagation               forcedIdeal
[08/27 20:16:03    384s] 
[08/27 20:16:03    384s] #optDebug: fT-E <X 2 3 1 0>
[08/27 20:16:03    384s] OPERPROF: Starting DPlace-Init at level 1, MEM:2291.4M
[08/27 20:16:03    384s] #spOpts: N=130 mergeVia=F 
[08/27 20:16:03    384s] **DIAG[/icd/cm_t1nb_001/INNOVUS201/Rel/20.10/main/lnx86_64_opt/20.10-p004_1/fe/src/db/util/dbLock.c:93:dbLock]: **: Trying to lock "111" at [/icd/cm_t1nb_001/INNOVUS201/Rel/20.10/main/lnx86_64_opt/20.10-p004_1/fe/src/sp/spUtil.c:5210]
[08/27 20:16:03    384s] Lock "111" was locked at [/icd/cm_t1nb_001/INNOVUS201/Rel/20.10/main/lnx86_64_opt/20.10-p004_1/fe/src/sp/spUtil.c:5210]
[08/27 20:16:03    384s] All LLGs are deleted
[08/27 20:16:03    384s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2291.4M
[08/27 20:16:03    384s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2288.3M
[08/27 20:16:03    384s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2288.3M
[08/27 20:16:03    384s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2288.3M
[08/27 20:16:03    384s] Core basic site is CoreSite
[08/27 20:16:03    384s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:16:03    384s] SiteArray: non-trimmed site array dimensions = 313 x 2468
[08/27 20:16:03    384s] SiteArray: use 3,207,168 bytes
[08/27 20:16:03    384s] SiteArray: current memory after site array memory allocation 2291.4M
[08/27 20:16:03    384s] SiteArray: FP blocked sites are writable
[08/27 20:16:03    384s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:16:03    384s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2291.4M
[08/27 20:16:03    384s] Process 64704 wires and vias for routing blockage analysis
[08/27 20:16:03    384s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.205, REAL:0.040, MEM:2291.4M
[08/27 20:16:03    384s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.311, REAL:0.081, MEM:2291.4M
[08/27 20:16:03    384s] OPERPROF:     Starting CMU at level 3, MEM:2291.4M
[08/27 20:16:03    384s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2291.4M
[08/27 20:16:03    384s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.349, REAL:0.119, MEM:2291.4M
[08/27 20:16:03    384s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2291.4MB).
[08/27 20:16:03    384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.424, REAL:0.196, MEM:2291.4M
[08/27 20:16:03    384s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2291.4M
[08/27 20:16:03    384s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2291.4M
[08/27 20:16:03    384s] All LLGs are deleted
[08/27 20:16:03    384s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2291.4M
[08/27 20:16:03    384s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2291.4M
[08/27 20:16:03    384s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/27 20:16:03    384s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 5289, percentage of missing scan cell = 0.00% (0 / 5289)
[08/27 20:16:03    384s] no activity file in design. spp won't run.
[08/27 20:16:04    385s] 
[08/27 20:16:04    385s] pdi colorize_geometry "" ""
[08/27 20:16:04    385s] 
[08/27 20:16:04    385s] ### Time Record (colorize_geometry) is installed.
[08/27 20:16:04    385s] #Start colorize_geometry on Wed Aug 27 20:16:04 2025
[08/27 20:16:04    385s] #
[08/27 20:16:04    385s] ### Time Record (Pre Callback) is installed.
[08/27 20:16:04    385s] ### Time Record (Pre Callback) is uninstalled.
[08/27 20:16:04    385s] ### Time Record (DB Import) is installed.
[08/27 20:16:04    385s] #create default rule from bind_ndr_rule rule=0x7f49ae7208a0 0x7f499c6f8a98
[08/27 20:16:04    385s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[08/27 20:16:04    385s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[08/27 20:16:04    385s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[08/27 20:16:04    385s] #To increase the message display limit, refer to the product command reference manual.
[08/27 20:16:04    385s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[08/27 20:16:04    385s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=1366812885 placement=1003094400 pin_access=1
[08/27 20:16:04    385s] ### Time Record (DB Import) is uninstalled.
[08/27 20:16:04    385s] ### Time Record (DB Export) is installed.
[08/27 20:16:04    385s] Extracting standard cell pins and blockage ...... 
[08/27 20:16:04    385s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 20:16:04    385s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 20:16:04    385s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 20:16:04    385s] Type 'man IMPTR-2108' for more detail.
[08/27 20:16:04    385s]  As a result, your trialRoute congestion could be incorrect.
[08/27 20:16:04    385s] Pin and blockage extraction finished
[08/27 20:16:04    385s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=1366812885 placement=1003094400 pin_access=1
[08/27 20:16:04    385s] ### Time Record (DB Export) is uninstalled.
[08/27 20:16:04    385s] ### Time Record (Post Callback) is installed.
[08/27 20:16:04    385s] ### Time Record (Post Callback) is uninstalled.
[08/27 20:16:04    385s] #
[08/27 20:16:04    385s] #colorize_geometry statistics:
[08/27 20:16:04    385s] #Cpu time = 00:00:00
[08/27 20:16:04    385s] #Elapsed time = 00:00:00
[08/27 20:16:04    385s] #Increased memory = -115.02 (MB)
[08/27 20:16:04    385s] #Total memory = 1486.83 (MB)
[08/27 20:16:04    385s] #Peak memory = 1631.04 (MB)
[08/27 20:16:04    385s] #Number of warnings = 23
[08/27 20:16:04    385s] #Total number of warnings = 23
[08/27 20:16:04    385s] #Number of fails = 0
[08/27 20:16:04    385s] #Total number of fails = 0
[08/27 20:16:04    385s] #Complete colorize_geometry on Wed Aug 27 20:16:04 2025
[08/27 20:16:04    385s] #
[08/27 20:16:04    385s] ### Time Record (colorize_geometry) is uninstalled.
[08/27 20:16:04    385s] ### 
[08/27 20:16:04    385s] ###   Scalability Statistics
[08/27 20:16:04    385s] ### 
[08/27 20:16:04    385s] ### ------------------------+----------------+----------------+----------------+
[08/27 20:16:04    385s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[08/27 20:16:04    385s] ### ------------------------+----------------+----------------+----------------+
[08/27 20:16:04    385s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[08/27 20:16:04    385s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[08/27 20:16:04    385s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[08/27 20:16:04    385s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[08/27 20:16:04    385s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[08/27 20:16:04    385s] ### ------------------------+----------------+----------------+----------------+
[08/27 20:16:04    385s] ### 
[08/27 20:16:04    385s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:16:04    385s] ### Creating LA Mngr. totSessionCpu=0:06:26 mem=1933.5M
[08/27 20:16:04    385s] ### Creating LA Mngr, finished. totSessionCpu=0:06:26 mem=1933.5M
[08/27 20:16:04    385s] *** Start deleteBufferTree ***
[08/27 20:16:06    387s] Info: Detect buffers to remove automatically.
[08/27 20:16:06    387s] Analyzing netlist ...
[08/27 20:16:06    387s] Updating netlist
[08/27 20:16:06    388s] 
[08/27 20:16:07    388s] *summary: 4150 instances (buffers/inverters) removed
[08/27 20:16:07    388s] *** Finish deleteBufferTree (0:00:02.6) ***
[08/27 20:16:07    388s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1969.7M
[08/27 20:16:07    388s] Deleted 0 physical inst  (cell - / prefix -).
[08/27 20:16:07    388s] Did not delete 8684 physical insts as they were marked preplaced.
[08/27 20:16:07    388s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.002, REAL:0.002, MEM:1969.7M
[08/27 20:16:07    388s] INFO: #ExclusiveGroups=0
[08/27 20:16:07    388s] INFO: There are no Exclusive Groups.
[08/27 20:16:07    388s] No user-set net weight.
[08/27 20:16:07    388s] Net fanout histogram:
[08/27 20:16:07    388s] 2		: 19749 (65.4%) nets
[08/27 20:16:07    388s] 3		: 4420 (14.6%) nets
[08/27 20:16:07    388s] 4     -	14	: 5422 (18.0%) nets
[08/27 20:16:07    388s] 15    -	39	: 441 (1.5%) nets
[08/27 20:16:07    388s] 40    -	79	: 130 (0.4%) nets
[08/27 20:16:07    388s] 80    -	159	: 30 (0.1%) nets
[08/27 20:16:07    388s] 160   -	319	: 6 (0.0%) nets
[08/27 20:16:07    388s] 320   -	639	: 3 (0.0%) nets
[08/27 20:16:07    388s] 640   -	1279	: 0 (0.0%) nets
[08/27 20:16:07    388s] 1280  -	2559	: 0 (0.0%) nets
[08/27 20:16:07    388s] 2560  -	5119	: 2 (0.0%) nets
[08/27 20:16:07    388s] 5120+		: 0 (0.0%) nets
[08/27 20:16:07    388s] no activity file in design. spp won't run.
[08/27 20:16:07    388s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[08/27 20:16:07    388s] Scan chains were not defined.
[08/27 20:16:07    388s] #spOpts: N=130 minPadR=1.1 
[08/27 20:16:07    388s] #std cell=38672 (8684 fixed + 29988 movable) #buf cell=1 #inv cell=1115 #block=2 (0 floating + 2 preplaced)
[08/27 20:16:07    388s] #ioInst=64 #net=30203 #term=116962 #term/net=3.87, #fixedIo=64, #floatIo=0, #fixedPin=48, #floatPin=0
[08/27 20:16:07    388s] stdCell: 38672 single + 0 double + 0 multi
[08/27 20:16:07    388s] Total standard cell length = 148.3537 (mm), area = 0.5608 (mm^2)
[08/27 20:16:07    388s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1969.7M
[08/27 20:16:07    388s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1969.7M
[08/27 20:16:07    388s] Core basic site is CoreSite
[08/27 20:16:07    388s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:16:07    388s] SiteArray: non-trimmed site array dimensions = 313 x 2468
[08/27 20:16:07    388s] SiteArray: use 3,207,168 bytes
[08/27 20:16:07    388s] SiteArray: current memory after site array memory allocation 1969.7M
[08/27 20:16:07    388s] SiteArray: FP blocked sites are writable
[08/27 20:16:07    388s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:16:07    388s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1969.7M
[08/27 20:16:07    388s] Process 64704 wires and vias for routing blockage analysis
[08/27 20:16:07    388s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.201, REAL:0.037, MEM:1969.7M
[08/27 20:16:07    388s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.320, REAL:0.084, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.447, REAL:0.213, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF: Starting pre-place ADS at level 1, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.040, REAL:0.041, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.009, REAL:0.009, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.050, REAL:0.051, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.051, REAL:0.052, MEM:1969.7M
[08/27 20:16:07    389s] ADSU 0.471 -> 0.472. GS 30.240
[08/27 20:16:07    389s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.141, REAL:0.146, MEM:1969.7M
[08/27 20:16:07    389s] Average module density = 0.472.
[08/27 20:16:07    389s] Density for the design = 0.472.
[08/27 20:16:07    389s]        = stdcell_area 298935 sites (542388 um^2) / alloc_area 632919 sites (1148368 um^2).
[08/27 20:16:07    389s] Pin Density = 0.1514.
[08/27 20:16:07    389s]             = total # of pins 116962 / total area 772484.
[08/27 20:16:07    389s] OPERPROF: Starting spMPad at level 1, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF:   Starting spContextMPad at level 2, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF: Finished spMPad at level 1, CPU:0.005, REAL:0.005, MEM:1969.7M
[08/27 20:16:07    389s] Initial padding reaches pin density 0.469 for top
[08/27 20:16:07    389s] InitPadU 0.472 -> 0.582 for top
[08/27 20:16:07    389s] Identified 2 spare or floating instances, with no clusters.
[08/27 20:16:07    389s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[08/27 20:16:07    389s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1969.7M
[08/27 20:16:07    389s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.009, REAL:0.009, MEM:1969.7M
[08/27 20:16:08    389s] === lastAutoLevel = 10 
[08/27 20:16:08    389s] OPERPROF: Starting spInitNetWt at level 1, MEM:1969.7M
[08/27 20:16:08    389s] 0 delay mode for cte enabled initNetWt.
[08/27 20:16:08    389s] no activity file in design. spp won't run.
[08/27 20:16:08    389s] [spp] 0
[08/27 20:16:08    389s] [adp] 0:1:1:3
[08/27 20:16:09    393s] 0 delay mode for cte disabled initNetWt.
[08/27 20:16:09    393s] OPERPROF: Finished spInitNetWt at level 1, CPU:3.754, REAL:1.401, MEM:2085.2M
[08/27 20:16:09    393s] Clock gating cells determined by native netlist tracing.
[08/27 20:16:09    393s] no activity file in design. spp won't run.
[08/27 20:16:09    393s] no activity file in design. spp won't run.
[08/27 20:16:09    393s] Init WL Bound For Global Placement... 
[08/27 20:16:09    393s] OPERPROF: Starting npMain at level 1, MEM:2085.2M
[08/27 20:16:10    393s] OPERPROF:   Starting npPlace at level 2, MEM:2277.2M
[08/27 20:16:11    394s] Iteration  1: Total net bbox = 4.779e+05 (1.73e+05 3.05e+05)
[08/27 20:16:11    394s]               Est.  stn bbox = 5.238e+05 (1.91e+05 3.33e+05)
[08/27 20:16:11    394s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2134.2M
[08/27 20:16:11    394s] Iteration  2: Total net bbox = 4.779e+05 (1.73e+05 3.05e+05)
[08/27 20:16:11    394s]               Est.  stn bbox = 5.238e+05 (1.91e+05 3.33e+05)
[08/27 20:16:11    394s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2134.2M
[08/27 20:16:11    394s] OPERPROF:     Starting InitSKP at level 3, MEM:2162.3M
[08/27 20:16:14    402s] *** Finished SKP initialization (cpu=0:00:08.2, real=0:00:03.0)***
[08/27 20:16:14    402s] OPERPROF:     Finished InitSKP at level 3, CPU:8.220, REAL:3.431, MEM:2655.5M
[08/27 20:16:15    404s] exp_mt_sequential is set from setPlaceMode option to 1
[08/27 20:16:15    404s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[08/27 20:16:15    404s] place_exp_mt_interval set to default 32
[08/27 20:16:15    404s] place_exp_mt_interval_bias (first half) set to default 0.750000
[08/27 20:16:16    406s] Iteration  3: Total net bbox = 3.929e+05 (1.56e+05 2.37e+05)
[08/27 20:16:16    406s]               Est.  stn bbox = 4.681e+05 (1.88e+05 2.80e+05)
[08/27 20:16:16    406s]               cpu = 0:00:12.2 real = 0:00:05.0 mem = 2863.3M
[08/27 20:16:53    469s] Iteration  4: Total net bbox = 7.955e+05 (3.89e+05 4.07e+05)
[08/27 20:16:53    469s]               Est.  stn bbox = 9.617e+05 (4.79e+05 4.83e+05)
[08/27 20:16:53    469s]               cpu = 0:01:03 real = 0:00:37.0 mem = 2940.3M
[08/27 20:16:53    469s] Iteration  5: Total net bbox = 7.955e+05 (3.89e+05 4.07e+05)
[08/27 20:16:54    469s]               Est.  stn bbox = 9.617e+05 (4.79e+05 4.83e+05)
[08/27 20:16:54    469s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 2940.3M
[08/27 20:16:54    469s] OPERPROF:   Finished npPlace at level 2, CPU:75.999, REAL:43.431, MEM:2844.3M
[08/27 20:16:54    469s] OPERPROF: Finished npMain at level 1, CPU:76.274, REAL:44.599, MEM:2844.3M
[08/27 20:16:54    469s] OPERPROF: Starting npMain at level 1, MEM:2844.3M
[08/27 20:16:54    469s] OPERPROF:   Starting npPlace at level 2, MEM:2940.3M
[08/27 20:17:17    511s] Iteration  6: Total net bbox = 9.692e+05 (4.91e+05 4.78e+05)
[08/27 20:17:17    511s]               Est.  stn bbox = 1.239e+06 (6.34e+05 6.05e+05)
[08/27 20:17:17    511s]               cpu = 0:00:41.7 real = 0:00:23.0 mem = 2990.6M
[08/27 20:17:17    511s] OPERPROF:   Finished npPlace at level 2, CPU:41.835, REAL:23.551, MEM:2894.6M
[08/27 20:17:17    511s] OPERPROF: Finished npMain at level 1, CPU:42.282, REAL:23.808, MEM:2766.6M
[08/27 20:17:17    511s] Iteration  7: Total net bbox = 1.023e+06 (5.41e+05 4.82e+05)
[08/27 20:17:17    511s]               Est.  stn bbox = 1.294e+06 (6.85e+05 6.09e+05)
[08/27 20:17:17    511s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2766.6M
[08/27 20:17:18    511s] Iteration  8: Total net bbox = 1.023e+06 (5.41e+05 4.82e+05)
[08/27 20:17:18    511s]               Est.  stn bbox = 1.294e+06 (6.85e+05 6.09e+05)
[08/27 20:17:18    511s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2766.6M
[08/27 20:17:18    511s] OPERPROF: Starting npMain at level 1, MEM:2766.6M
[08/27 20:17:18    512s] OPERPROF:   Starting npPlace at level 2, MEM:2862.6M
[08/27 20:17:43    553s] OPERPROF:   Finished npPlace at level 2, CPU:41.176, REAL:25.469, MEM:2881.6M
[08/27 20:17:43    553s] OPERPROF: Finished npMain at level 1, CPU:41.588, REAL:25.706, MEM:2753.6M
[08/27 20:17:43    553s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2753.6M
[08/27 20:17:43    553s] Starting Early Global Route rough congestion estimation: mem = 2753.6M
[08/27 20:17:43    553s] (I)       Started Loading and Dumping File ( Curr Mem: 2753.64 MB )
[08/27 20:17:43    553s] (I)       Reading DB...
[08/27 20:17:43    553s] (I)       Read data from FE... (mem=2753.6M)
[08/27 20:17:43    553s] (I)       Read nodes and places... (mem=2753.6M)
[08/27 20:17:43    553s] (I)       Done Read nodes and places (cpu=0.055s, mem=2753.6M)
[08/27 20:17:43    553s] (I)       Read nets... (mem=2753.6M)
[08/27 20:17:43    553s] (I)       Done Read nets (cpu=0.112s, mem=2753.6M)
[08/27 20:17:43    553s] (I)       Done Read data from FE (cpu=0.167s, mem=2753.6M)
[08/27 20:17:43    553s] (I)       before initializing RouteDB syMemory usage = 2753.6 MB
[08/27 20:17:43    553s] (I)       == Non-default Options ==
[08/27 20:17:43    553s] (I)       Print mode                                         : 2
[08/27 20:17:43    553s] (I)       Stop if highly congested                           : false
[08/27 20:17:43    553s] (I)       Maximum routing layer                              : 4
[08/27 20:17:43    553s] (I)       Assign partition pins                              : false
[08/27 20:17:43    553s] (I)       Support large GCell                                : true
[08/27 20:17:43    553s] (I)       Number threads                                     : 8
[08/27 20:17:43    553s] (I)       Number of rows per GCell                           : 10
[08/27 20:17:43    553s] (I)       Max num rows per GCell                             : 32
[08/27 20:17:43    553s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:17:43    553s] (I)       Use row-based GCell size
[08/27 20:17:43    553s] (I)       GCell unit size  : 3780
[08/27 20:17:43    553s] (I)       GCell multiplier : 10
[08/27 20:17:43    553s] (I)       build grid graph
[08/27 20:17:43    553s] (I)       build grid graph start
[08/27 20:17:43    553s] [NR-eGR] Track table information for default rule: 
[08/27 20:17:43    553s] [NR-eGR] Metal1 has no routable track
[08/27 20:17:43    553s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:17:43    553s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:17:43    553s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:17:43    553s] (I)       build grid graph end
[08/27 20:17:43    553s] (I)       ===========================================================================
[08/27 20:17:43    553s] (I)       == Report All Rule Vias ==
[08/27 20:17:43    553s] (I)       ===========================================================================
[08/27 20:17:43    553s] (I)        Via Rule : (Default)
[08/27 20:17:43    553s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:17:43    553s] (I)       ---------------------------------------------------------------------------
[08/27 20:17:43    553s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:17:43    553s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:17:43    553s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:17:43    553s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:17:43    553s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:17:43    553s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:17:43    553s] (I)       ===========================================================================
[08/27 20:17:43    553s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2753.64 MB )
[08/27 20:17:44    553s] (I)       Num PG vias on layer 2 : 0
[08/27 20:17:44    553s] (I)       Num PG vias on layer 3 : 0
[08/27 20:17:44    553s] (I)       Num PG vias on layer 4 : 0
[08/27 20:17:44    553s] [NR-eGR] Read 80495 PG shapes
[08/27 20:17:44    553s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2753.64 MB )
[08/27 20:17:44    553s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:17:44    553s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:17:44    553s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:17:44    553s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:17:44    553s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:17:44    553s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:17:44    553s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:17:44    553s] (I)       readDataFromPlaceDB
[08/27 20:17:44    553s] (I)       Read net information..
[08/27 20:17:44    553s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:17:44    553s] (I)       Read testcase time = 0.014 seconds
[08/27 20:17:44    553s] 
[08/27 20:17:44    553s] (I)       early_global_route_priority property id does not exist.
[08/27 20:17:44    553s] (I)       Start initializing grid graph
[08/27 20:17:44    553s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:17:44    553s] (I)       End initializing grid graph
[08/27 20:17:44    553s] (I)       Model blockages into capacity
[08/27 20:17:44    553s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:17:44    553s] (I)       Started Modeling ( Curr Mem: 2753.64 MB )
[08/27 20:17:44    553s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:17:44    553s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:17:44    553s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:17:44    553s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2753.64 MB )
[08/27 20:17:44    553s] (I)       -- layer congestion ratio --
[08/27 20:17:44    553s] (I)       Layer 1 : 0.100000
[08/27 20:17:44    553s] (I)       Layer 2 : 0.700000
[08/27 20:17:44    553s] (I)       Layer 3 : 0.700000
[08/27 20:17:44    553s] (I)       Layer 4 : 0.700000
[08/27 20:17:44    553s] (I)       ----------------------------
[08/27 20:17:44    553s] (I)       Number of ignored nets = 48
[08/27 20:17:44    553s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:17:44    553s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:17:44    553s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:17:44    553s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:17:44    553s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:17:44    553s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:17:44    553s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:17:44    553s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:17:44    553s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:17:44    553s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:17:44    553s] (I)       Before initializing Early Global Route syMemory usage = 2753.6 MB
[08/27 20:17:44    553s] (I)       Ndr track 0 does not exist
[08/27 20:17:44    553s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:17:44    553s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:17:44    553s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:17:44    553s] (I)       Site width          :   480  (dbu)
[08/27 20:17:44    553s] (I)       Row height          :  3780  (dbu)
[08/27 20:17:44    553s] (I)       GCell width         : 37800  (dbu)
[08/27 20:17:44    553s] (I)       GCell height        : 37800  (dbu)
[08/27 20:17:44    553s] (I)       Grid                :    49    49     4
[08/27 20:17:44    553s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:17:44    553s] (I)       Vertical capacity   :     0     0 37800     0
[08/27 20:17:44    553s] (I)       Horizontal capacity :     0 37800     0 37800
[08/27 20:17:44    553s] (I)       Default wire width  :   160   200   200   200
[08/27 20:17:44    553s] (I)       Default wire space  :   180   210   210   210
[08/27 20:17:44    553s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:17:44    553s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:17:44    553s] (I)       First track coord   :     0   240   480   240
[08/27 20:17:44    553s] (I)       Num tracks per GCell: 111.18 90.00 78.75 90.00
[08/27 20:17:44    553s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:17:44    553s] (I)       Num of masks        :     1     1     1     1
[08/27 20:17:44    553s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:17:44    553s] (I)       --------------------------------------------------------
[08/27 20:17:44    553s] 
[08/27 20:17:44    553s] [NR-eGR] ============ Routing rule table ============
[08/27 20:17:44    553s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:17:44    553s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:17:44    553s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:17:44    553s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:17:44    553s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:17:44    553s] [NR-eGR] ========================================
[08/27 20:17:44    553s] [NR-eGR] 
[08/27 20:17:44    553s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:17:44    553s] (I)       blocked tracks on layer2 : = 112505 / 214669 (52.41%)
[08/27 20:17:44    553s] (I)       blocked tracks on layer3 : = 87139 / 187817 (46.40%)
[08/27 20:17:44    553s] (I)       blocked tracks on layer4 : = 89334 / 214669 (41.61%)
[08/27 20:17:44    553s] (I)       After initializing Early Global Route syMemory usage = 2753.6 MB
[08/27 20:17:44    553s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2753.64 MB )
[08/27 20:17:44    553s] (I)       Reset routing kernel
[08/27 20:17:44    553s] (I)       ============= Initialization =============
[08/27 20:17:44    553s] (I)       numLocalWires=128863  numGlobalNetBranches=38507  numLocalNetBranches=26131
[08/27 20:17:44    553s] (I)       totalPins=116866  totalGlobalPin=33689 (28.83%)
[08/27 20:17:44    553s] (I)       Started Build MST ( Curr Mem: 2753.64 MB )
[08/27 20:17:44    553s] (I)       Generate topology with 8 threads
[08/27 20:17:44    553s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2773.64 MB )
[08/27 20:17:44    553s] (I)       total 2D Cap : 374745 = (265132 H, 109613 V)
[08/27 20:17:44    553s] (I)       
[08/27 20:17:44    553s] (I)       ============  Phase 1a Route ============
[08/27 20:17:44    553s] (I)       Started Phase 1a ( Curr Mem: 2745.64 MB )
[08/27 20:17:44    553s] (I)       Started Pattern routing ( Curr Mem: 2745.64 MB )
[08/27 20:17:44    553s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2745.64 MB )
[08/27 20:17:44    553s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2745.64 MB )
[08/27 20:17:44    553s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 193
[08/27 20:17:44    553s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2745.64 MB )
[08/27 20:17:44    553s] (I)       Usage: 35415 = (19513 H, 15902 V) = (7.36% H, 14.51% V) = (7.376e+05um H, 6.011e+05um V)
[08/27 20:17:44    553s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2745.64 MB )
[08/27 20:17:44    553s] (I)       
[08/27 20:17:44    553s] (I)       ============  Phase 1b Route ============
[08/27 20:17:44    553s] (I)       Started Phase 1b ( Curr Mem: 2745.64 MB )
[08/27 20:17:44    553s] (I)       Started Monotonic routing ( Curr Mem: 2745.64 MB )
[08/27 20:17:44    553s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2745.64 MB )
[08/27 20:17:44    553s] (I)       Usage: 35418 = (19514 H, 15904 V) = (7.36% H, 14.51% V) = (7.376e+05um H, 6.012e+05um V)
[08/27 20:17:44    553s] (I)       eGR overflow: 0.67% H + 4.02% V
[08/27 20:17:44    553s] 
[08/27 20:17:44    553s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2745.64 MB )
[08/27 20:17:44    553s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.25% H + 0.61% V
[08/27 20:17:44    553s] Finished Early Global Route rough congestion estimation: mem = 2745.6M
[08/27 20:17:44    553s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.315, REAL:0.305, MEM:2745.6M
[08/27 20:17:44    553s] earlyGlobalRoute rough estimation gcell size 10 row height
[08/27 20:17:44    553s] OPERPROF: Starting CDPad at level 1, MEM:2745.6M
[08/27 20:17:44    554s] CDPadU 0.592 -> 0.598. R=0.480, N=29988, GS=37.800
[08/27 20:17:44    554s] OPERPROF: Finished CDPad at level 1, CPU:0.270, REAL:0.144, MEM:2753.6M
[08/27 20:17:44    554s] OPERPROF: Starting npMain at level 1, MEM:2753.6M
[08/27 20:17:44    554s] OPERPROF:   Starting npPlace at level 2, MEM:2849.6M
[08/27 20:17:44    554s] AB param 34.2% (10265/29986).
[08/27 20:17:44    554s] OPERPROF:   Finished npPlace at level 2, CPU:0.427, REAL:0.197, MEM:2848.6M
[08/27 20:17:44    554s] OPERPROF: Finished npMain at level 1, CPU:0.824, REAL:0.448, MEM:2752.6M
[08/27 20:17:44    554s] Global placement CDP is working on the full area.
[08/27 20:17:44    554s] OPERPROF: Starting npMain at level 1, MEM:2752.6M
[08/27 20:17:44    555s] OPERPROF:   Starting npPlace at level 2, MEM:2848.6M
[08/27 20:18:00    584s] OPERPROF:   Finished npPlace at level 2, CPU:28.907, REAL:15.730, MEM:2882.7M
[08/27 20:18:00    584s] OPERPROF: Finished npMain at level 1, CPU:29.310, REAL:15.972, MEM:2754.7M
[08/27 20:18:00    584s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2754.7M
[08/27 20:18:00    584s] Starting Early Global Route rough congestion estimation: mem = 2754.7M
[08/27 20:18:00    584s] (I)       Started Loading and Dumping File ( Curr Mem: 2754.75 MB )
[08/27 20:18:00    584s] (I)       Reading DB...
[08/27 20:18:00    584s] (I)       Read data from FE... (mem=2754.7M)
[08/27 20:18:00    584s] (I)       Read nodes and places... (mem=2754.7M)
[08/27 20:18:00    584s] (I)       Done Read nodes and places (cpu=0.050s, mem=2754.7M)
[08/27 20:18:00    584s] (I)       Read nets... (mem=2754.7M)
[08/27 20:18:00    584s] (I)       Done Read nets (cpu=0.111s, mem=2754.7M)
[08/27 20:18:00    584s] (I)       Done Read data from FE (cpu=0.161s, mem=2754.7M)
[08/27 20:18:00    584s] (I)       before initializing RouteDB syMemory usage = 2754.7 MB
[08/27 20:18:00    584s] (I)       == Non-default Options ==
[08/27 20:18:00    584s] (I)       Print mode                                         : 2
[08/27 20:18:00    584s] (I)       Stop if highly congested                           : false
[08/27 20:18:00    584s] (I)       Maximum routing layer                              : 4
[08/27 20:18:00    584s] (I)       Assign partition pins                              : false
[08/27 20:18:00    584s] (I)       Support large GCell                                : true
[08/27 20:18:00    584s] (I)       Number threads                                     : 8
[08/27 20:18:00    584s] (I)       Number of rows per GCell                           : 10
[08/27 20:18:00    584s] (I)       Max num rows per GCell                             : 32
[08/27 20:18:00    584s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:18:00    584s] (I)       Use row-based GCell size
[08/27 20:18:00    584s] (I)       GCell unit size  : 3780
[08/27 20:18:00    584s] (I)       GCell multiplier : 10
[08/27 20:18:00    584s] (I)       build grid graph
[08/27 20:18:00    584s] (I)       build grid graph start
[08/27 20:18:00    584s] [NR-eGR] Track table information for default rule: 
[08/27 20:18:00    584s] [NR-eGR] Metal1 has no routable track
[08/27 20:18:00    584s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:18:00    584s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:18:00    584s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:18:00    584s] (I)       build grid graph end
[08/27 20:18:00    584s] (I)       ===========================================================================
[08/27 20:18:00    584s] (I)       == Report All Rule Vias ==
[08/27 20:18:00    584s] (I)       ===========================================================================
[08/27 20:18:00    584s] (I)        Via Rule : (Default)
[08/27 20:18:00    584s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:18:00    584s] (I)       ---------------------------------------------------------------------------
[08/27 20:18:00    584s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:18:00    584s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:18:00    584s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:18:00    584s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:18:00    584s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:18:00    584s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:18:00    584s] (I)       ===========================================================================
[08/27 20:18:00    584s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2754.75 MB )
[08/27 20:18:00    584s] (I)       Num PG vias on layer 2 : 0
[08/27 20:18:00    584s] (I)       Num PG vias on layer 3 : 0
[08/27 20:18:00    584s] (I)       Num PG vias on layer 4 : 0
[08/27 20:18:00    584s] [NR-eGR] Read 80495 PG shapes
[08/27 20:18:00    584s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2754.75 MB )
[08/27 20:18:00    584s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:18:00    584s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:18:00    584s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:18:00    584s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:18:00    584s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:18:00    584s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:18:00    584s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:18:00    584s] (I)       readDataFromPlaceDB
[08/27 20:18:00    584s] (I)       Read net information..
[08/27 20:18:00    584s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:18:00    584s] (I)       Read testcase time = 0.013 seconds
[08/27 20:18:00    584s] 
[08/27 20:18:00    584s] (I)       early_global_route_priority property id does not exist.
[08/27 20:18:00    584s] (I)       Start initializing grid graph
[08/27 20:18:00    584s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:18:00    584s] (I)       End initializing grid graph
[08/27 20:18:00    584s] (I)       Model blockages into capacity
[08/27 20:18:00    584s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:18:00    584s] (I)       Started Modeling ( Curr Mem: 2754.75 MB )
[08/27 20:18:00    584s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:18:00    584s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:18:00    584s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:18:00    584s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2754.75 MB )
[08/27 20:18:00    584s] (I)       -- layer congestion ratio --
[08/27 20:18:00    584s] (I)       Layer 1 : 0.100000
[08/27 20:18:00    584s] (I)       Layer 2 : 0.700000
[08/27 20:18:00    584s] (I)       Layer 3 : 0.700000
[08/27 20:18:00    584s] (I)       Layer 4 : 0.700000
[08/27 20:18:00    584s] (I)       ----------------------------
[08/27 20:18:00    584s] (I)       Number of ignored nets = 48
[08/27 20:18:00    584s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:18:00    584s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:18:00    584s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:18:00    584s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:18:00    584s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:18:00    584s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:18:00    584s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:18:00    584s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:18:00    584s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:18:00    584s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:18:00    584s] (I)       Before initializing Early Global Route syMemory usage = 2754.7 MB
[08/27 20:18:00    584s] (I)       Ndr track 0 does not exist
[08/27 20:18:00    584s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:18:00    584s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:18:00    584s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:18:00    584s] (I)       Site width          :   480  (dbu)
[08/27 20:18:00    584s] (I)       Row height          :  3780  (dbu)
[08/27 20:18:00    584s] (I)       GCell width         : 37800  (dbu)
[08/27 20:18:00    584s] (I)       GCell height        : 37800  (dbu)
[08/27 20:18:00    584s] (I)       Grid                :    49    49     4
[08/27 20:18:00    584s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:18:00    584s] (I)       Vertical capacity   :     0     0 37800     0
[08/27 20:18:00    584s] (I)       Horizontal capacity :     0 37800     0 37800
[08/27 20:18:00    584s] (I)       Default wire width  :   160   200   200   200
[08/27 20:18:00    584s] (I)       Default wire space  :   180   210   210   210
[08/27 20:18:00    584s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:18:00    584s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:18:00    584s] (I)       First track coord   :     0   240   480   240
[08/27 20:18:00    584s] (I)       Num tracks per GCell: 111.18 90.00 78.75 90.00
[08/27 20:18:00    584s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:18:00    584s] (I)       Num of masks        :     1     1     1     1
[08/27 20:18:00    584s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:18:00    584s] (I)       --------------------------------------------------------
[08/27 20:18:00    584s] 
[08/27 20:18:00    584s] [NR-eGR] ============ Routing rule table ============
[08/27 20:18:00    584s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:18:00    584s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:18:00    584s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:18:00    584s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:18:00    584s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:18:00    584s] [NR-eGR] ========================================
[08/27 20:18:00    584s] [NR-eGR] 
[08/27 20:18:00    584s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:18:00    584s] (I)       blocked tracks on layer2 : = 112845 / 214669 (52.57%)
[08/27 20:18:00    584s] (I)       blocked tracks on layer3 : = 87139 / 187817 (46.40%)
[08/27 20:18:00    584s] (I)       blocked tracks on layer4 : = 89334 / 214669 (41.61%)
[08/27 20:18:00    584s] (I)       After initializing Early Global Route syMemory usage = 2754.7 MB
[08/27 20:18:00    584s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2754.75 MB )
[08/27 20:18:00    584s] (I)       Reset routing kernel
[08/27 20:18:00    584s] (I)       ============= Initialization =============
[08/27 20:18:00    584s] (I)       numLocalWires=127979  numGlobalNetBranches=38078  numLocalNetBranches=26119
[08/27 20:18:00    584s] (I)       totalPins=116866  totalGlobalPin=34238 (29.30%)
[08/27 20:18:00    584s] (I)       Started Build MST ( Curr Mem: 2754.75 MB )
[08/27 20:18:00    584s] (I)       Generate topology with 8 threads
[08/27 20:18:00    584s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2774.75 MB )
[08/27 20:18:00    584s] (I)       total 2D Cap : 374496 = (264883 H, 109613 V)
[08/27 20:18:00    584s] (I)       
[08/27 20:18:00    584s] (I)       ============  Phase 1a Route ============
[08/27 20:18:00    584s] (I)       Started Phase 1a ( Curr Mem: 2758.75 MB )
[08/27 20:18:00    584s] (I)       Started Pattern routing ( Curr Mem: 2758.75 MB )
[08/27 20:18:00    584s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2758.75 MB )
[08/27 20:18:00    584s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2758.75 MB )
[08/27 20:18:00    584s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 236
[08/27 20:18:00    584s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2758.75 MB )
[08/27 20:18:00    584s] (I)       Usage: 36828 = (20461 H, 16367 V) = (7.72% H, 14.93% V) = (7.734e+05um H, 6.187e+05um V)
[08/27 20:18:00    584s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2758.75 MB )
[08/27 20:18:00    584s] (I)       
[08/27 20:18:00    584s] (I)       ============  Phase 1b Route ============
[08/27 20:18:00    584s] (I)       Started Phase 1b ( Curr Mem: 2758.75 MB )
[08/27 20:18:00    584s] (I)       Started Monotonic routing ( Curr Mem: 2758.75 MB )
[08/27 20:18:00    584s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2758.75 MB )
[08/27 20:18:00    584s] (I)       Usage: 36829 = (20462 H, 16367 V) = (7.72% H, 14.93% V) = (7.735e+05um H, 6.187e+05um V)
[08/27 20:18:00    584s] (I)       eGR overflow: 0.47% H + 4.64% V
[08/27 20:18:00    584s] 
[08/27 20:18:00    584s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2758.75 MB )
[08/27 20:18:00    584s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.20% H + 0.71% V
[08/27 20:18:00    584s] Finished Early Global Route rough congestion estimation: mem = 2758.7M
[08/27 20:18:00    584s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.294, REAL:0.284, MEM:2758.7M
[08/27 20:18:00    584s] earlyGlobalRoute rough estimation gcell size 10 row height
[08/27 20:18:00    584s] OPERPROF: Starting CDPad at level 1, MEM:2758.7M
[08/27 20:18:01    584s] CDPadU 0.598 -> 0.600. R=0.480, N=29988, GS=37.800
[08/27 20:18:01    584s] OPERPROF: Finished CDPad at level 1, CPU:0.285, REAL:0.136, MEM:2754.7M
[08/27 20:18:01    584s] OPERPROF: Starting npMain at level 1, MEM:2754.7M
[08/27 20:18:01    585s] OPERPROF:   Starting npPlace at level 2, MEM:2850.7M
[08/27 20:18:01    585s] OPERPROF:   Finished npPlace at level 2, CPU:0.421, REAL:0.214, MEM:2850.7M
[08/27 20:18:01    585s] OPERPROF: Finished npMain at level 1, CPU:0.831, REAL:0.458, MEM:2754.7M
[08/27 20:18:01    585s] Global placement CDP skipped at cutLevel 9.
[08/27 20:18:01    585s] Iteration  9: Total net bbox = 1.090e+06 (5.71e+05 5.19e+05)
[08/27 20:18:01    585s]               Est.  stn bbox = 1.390e+06 (7.29e+05 6.61e+05)
[08/27 20:18:01    585s]               cpu = 0:01:14 real = 0:00:43.0 mem = 2754.7M
[08/27 20:18:01    585s] Iteration 10: Total net bbox = 1.090e+06 (5.71e+05 5.19e+05)
[08/27 20:18:01    585s]               Est.  stn bbox = 1.390e+06 (7.29e+05 6.61e+05)
[08/27 20:18:01    585s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2754.7M
[08/27 20:18:01    585s] OPERPROF: Starting npMain at level 1, MEM:2754.7M
[08/27 20:18:01    586s] OPERPROF:   Starting npPlace at level 2, MEM:2850.7M
[08/27 20:18:24    621s] OPERPROF:   Finished npPlace at level 2, CPU:35.435, REAL:22.921, MEM:2880.7M
[08/27 20:18:24    621s] OPERPROF: Finished npMain at level 1, CPU:35.822, REAL:23.148, MEM:2752.7M
[08/27 20:18:24    621s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2752.7M
[08/27 20:18:24    621s] Starting Early Global Route rough congestion estimation: mem = 2752.7M
[08/27 20:18:24    621s] (I)       Started Loading and Dumping File ( Curr Mem: 2752.73 MB )
[08/27 20:18:24    621s] (I)       Reading DB...
[08/27 20:18:24    621s] (I)       Read data from FE... (mem=2752.7M)
[08/27 20:18:24    621s] (I)       Read nodes and places... (mem=2752.7M)
[08/27 20:18:24    621s] (I)       Done Read nodes and places (cpu=0.051s, mem=2752.7M)
[08/27 20:18:24    621s] (I)       Read nets... (mem=2752.7M)
[08/27 20:18:25    621s] (I)       Done Read nets (cpu=0.111s, mem=2752.7M)
[08/27 20:18:25    621s] (I)       Done Read data from FE (cpu=0.162s, mem=2752.7M)
[08/27 20:18:25    621s] (I)       before initializing RouteDB syMemory usage = 2752.7 MB
[08/27 20:18:25    621s] (I)       == Non-default Options ==
[08/27 20:18:25    621s] (I)       Print mode                                         : 2
[08/27 20:18:25    621s] (I)       Stop if highly congested                           : false
[08/27 20:18:25    621s] (I)       Maximum routing layer                              : 4
[08/27 20:18:25    621s] (I)       Assign partition pins                              : false
[08/27 20:18:25    621s] (I)       Support large GCell                                : true
[08/27 20:18:25    621s] (I)       Number threads                                     : 8
[08/27 20:18:25    621s] (I)       Number of rows per GCell                           : 5
[08/27 20:18:25    621s] (I)       Max num rows per GCell                             : 32
[08/27 20:18:25    621s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:18:25    621s] (I)       Use row-based GCell size
[08/27 20:18:25    621s] (I)       GCell unit size  : 3780
[08/27 20:18:25    621s] (I)       GCell multiplier : 5
[08/27 20:18:25    621s] (I)       build grid graph
[08/27 20:18:25    621s] (I)       build grid graph start
[08/27 20:18:25    621s] [NR-eGR] Track table information for default rule: 
[08/27 20:18:25    621s] [NR-eGR] Metal1 has no routable track
[08/27 20:18:25    621s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:18:25    621s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:18:25    621s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:18:25    621s] (I)       build grid graph end
[08/27 20:18:25    621s] (I)       ===========================================================================
[08/27 20:18:25    621s] (I)       == Report All Rule Vias ==
[08/27 20:18:25    621s] (I)       ===========================================================================
[08/27 20:18:25    621s] (I)        Via Rule : (Default)
[08/27 20:18:25    621s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:18:25    621s] (I)       ---------------------------------------------------------------------------
[08/27 20:18:25    621s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:18:25    621s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:18:25    621s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:18:25    621s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:18:25    621s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:18:25    621s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:18:25    621s] (I)       ===========================================================================
[08/27 20:18:25    621s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2752.73 MB )
[08/27 20:18:25    621s] (I)       Num PG vias on layer 2 : 0
[08/27 20:18:25    621s] (I)       Num PG vias on layer 3 : 0
[08/27 20:18:25    621s] (I)       Num PG vias on layer 4 : 0
[08/27 20:18:25    621s] [NR-eGR] Read 80495 PG shapes
[08/27 20:18:25    621s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2752.73 MB )
[08/27 20:18:25    621s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:18:25    621s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:18:25    621s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:18:25    621s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:18:25    621s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:18:25    621s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:18:25    621s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:18:25    621s] (I)       readDataFromPlaceDB
[08/27 20:18:25    621s] (I)       Read net information..
[08/27 20:18:25    621s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:18:25    621s] (I)       Read testcase time = 0.013 seconds
[08/27 20:18:25    621s] 
[08/27 20:18:25    621s] (I)       early_global_route_priority property id does not exist.
[08/27 20:18:25    621s] (I)       Start initializing grid graph
[08/27 20:18:25    621s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:18:25    621s] (I)       End initializing grid graph
[08/27 20:18:25    621s] (I)       Model blockages into capacity
[08/27 20:18:25    621s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:18:25    621s] (I)       Started Modeling ( Curr Mem: 2752.73 MB )
[08/27 20:18:25    621s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:18:25    621s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:18:25    621s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:18:25    621s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2752.73 MB )
[08/27 20:18:25    621s] (I)       -- layer congestion ratio --
[08/27 20:18:25    621s] (I)       Layer 1 : 0.100000
[08/27 20:18:25    621s] (I)       Layer 2 : 0.700000
[08/27 20:18:25    621s] (I)       Layer 3 : 0.700000
[08/27 20:18:25    621s] (I)       Layer 4 : 0.700000
[08/27 20:18:25    621s] (I)       ----------------------------
[08/27 20:18:25    621s] (I)       Number of ignored nets = 48
[08/27 20:18:25    621s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:18:25    621s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:18:25    621s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:18:25    621s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:18:25    621s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:18:25    621s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:18:25    621s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:18:25    621s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:18:25    621s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:18:25    621s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:18:25    621s] (I)       Before initializing Early Global Route syMemory usage = 2752.7 MB
[08/27 20:18:25    621s] (I)       Ndr track 0 does not exist
[08/27 20:18:25    621s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:18:25    621s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:18:25    621s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:18:25    621s] (I)       Site width          :   480  (dbu)
[08/27 20:18:25    621s] (I)       Row height          :  3780  (dbu)
[08/27 20:18:25    621s] (I)       GCell width         : 18900  (dbu)
[08/27 20:18:25    621s] (I)       GCell height        : 18900  (dbu)
[08/27 20:18:25    621s] (I)       Grid                :    98    98     4
[08/27 20:18:25    621s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:18:25    621s] (I)       Vertical capacity   :     0     0 18900     0
[08/27 20:18:25    621s] (I)       Horizontal capacity :     0 18900     0 18900
[08/27 20:18:25    621s] (I)       Default wire width  :   160   200   200   200
[08/27 20:18:25    621s] (I)       Default wire space  :   180   210   210   210
[08/27 20:18:25    621s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:18:25    621s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:18:25    621s] (I)       First track coord   :     0   240   480   240
[08/27 20:18:25    621s] (I)       Num tracks per GCell: 55.59 45.00 39.38 45.00
[08/27 20:18:25    621s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:18:25    621s] (I)       Num of masks        :     1     1     1     1
[08/27 20:18:25    621s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:18:25    621s] (I)       --------------------------------------------------------
[08/27 20:18:25    621s] 
[08/27 20:18:25    621s] [NR-eGR] ============ Routing rule table ============
[08/27 20:18:25    621s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:18:25    621s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:18:25    621s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:18:25    621s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:18:25    621s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:18:25    621s] [NR-eGR] ========================================
[08/27 20:18:25    621s] [NR-eGR] 
[08/27 20:18:25    621s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:18:25    621s] (I)       blocked tracks on layer2 : = 216298 / 429338 (50.38%)
[08/27 20:18:25    621s] (I)       blocked tracks on layer3 : = 168961 / 375634 (44.98%)
[08/27 20:18:25    621s] (I)       blocked tracks on layer4 : = 173904 / 429338 (40.51%)
[08/27 20:18:25    621s] (I)       After initializing Early Global Route syMemory usage = 2752.7 MB
[08/27 20:18:25    621s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2752.73 MB )
[08/27 20:18:25    621s] (I)       Reset routing kernel
[08/27 20:18:25    621s] (I)       ============= Initialization =============
[08/27 20:18:25    621s] (I)       numLocalWires=100911  numGlobalNetBranches=31637  numLocalNetBranches=18980
[08/27 20:18:25    621s] (I)       totalPins=116866  totalGlobalPin=51920 (44.43%)
[08/27 20:18:25    621s] (I)       Started Build MST ( Curr Mem: 2752.73 MB )
[08/27 20:18:25    621s] (I)       Generate topology with 8 threads
[08/27 20:18:25    621s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2772.73 MB )
[08/27 20:18:25    621s] (I)       total 2D Cap : 750785 = (531279 H, 219506 V)
[08/27 20:18:25    621s] (I)       
[08/27 20:18:25    621s] (I)       ============  Phase 1a Route ============
[08/27 20:18:25    621s] (I)       Started Phase 1a ( Curr Mem: 2772.73 MB )
[08/27 20:18:25    621s] (I)       Started Pattern routing ( Curr Mem: 2772.73 MB )
[08/27 20:18:25    621s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2756.73 MB )
[08/27 20:18:25    621s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2756.73 MB )
[08/27 20:18:25    621s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 305
[08/27 20:18:25    621s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2756.73 MB )
[08/27 20:18:25    621s] (I)       Usage: 74645 = (40199 H, 34446 V) = (7.57% H, 15.69% V) = (7.598e+05um H, 6.510e+05um V)
[08/27 20:18:25    621s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2756.73 MB )
[08/27 20:18:25    621s] (I)       
[08/27 20:18:25    621s] (I)       ============  Phase 1b Route ============
[08/27 20:18:25    621s] (I)       Started Phase 1b ( Curr Mem: 2756.73 MB )
[08/27 20:18:25    621s] (I)       Started Monotonic routing ( Curr Mem: 2756.73 MB )
[08/27 20:18:25    621s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2756.73 MB )
[08/27 20:18:25    621s] (I)       Usage: 74648 = (40200 H, 34448 V) = (7.57% H, 15.69% V) = (7.598e+05um H, 6.511e+05um V)
[08/27 20:18:25    621s] (I)       eGR overflow: 0.10% H + 3.42% V
[08/27 20:18:25    621s] 
[08/27 20:18:25    621s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2756.73 MB )
[08/27 20:18:25    621s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.07% H + 0.65% V
[08/27 20:18:25    621s] Finished Early Global Route rough congestion estimation: mem = 2756.7M
[08/27 20:18:25    621s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.342, REAL:0.321, MEM:2756.7M
[08/27 20:18:25    621s] earlyGlobalRoute rough estimation gcell size 5 row height
[08/27 20:18:25    621s] OPERPROF: Starting CDPad at level 1, MEM:2756.7M
[08/27 20:18:25    622s] CDPadU 0.600 -> 0.608. R=0.480, N=29988, GS=18.900
[08/27 20:18:25    622s] OPERPROF: Finished CDPad at level 1, CPU:0.265, REAL:0.138, MEM:2752.7M
[08/27 20:18:25    622s] OPERPROF: Starting npMain at level 1, MEM:2752.7M
[08/27 20:18:25    622s] OPERPROF:   Starting npPlace at level 2, MEM:2848.7M
[08/27 20:18:25    622s] AB param 47.5% (14243/29986).
[08/27 20:18:25    622s] OPERPROF:   Finished npPlace at level 2, CPU:0.394, REAL:0.261, MEM:2853.7M
[08/27 20:18:25    623s] OPERPROF: Finished npMain at level 1, CPU:0.793, REAL:0.529, MEM:2757.7M
[08/27 20:18:25    623s] Global placement CDP is working on the full area.
[08/27 20:18:25    623s] OPERPROF: Starting npMain at level 1, MEM:2757.7M
[08/27 20:18:26    623s] OPERPROF:   Starting npPlace at level 2, MEM:2853.7M
[08/27 20:18:40    645s] OPERPROF:   Finished npPlace at level 2, CPU:22.469, REAL:14.557, MEM:2886.5M
[08/27 20:18:40    645s] OPERPROF: Finished npMain at level 1, CPU:22.875, REAL:14.809, MEM:2758.5M
[08/27 20:18:40    645s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2758.5M
[08/27 20:18:40    645s] Starting Early Global Route rough congestion estimation: mem = 2758.5M
[08/27 20:18:40    645s] (I)       Started Loading and Dumping File ( Curr Mem: 2758.46 MB )
[08/27 20:18:40    645s] (I)       Reading DB...
[08/27 20:18:40    645s] (I)       Read data from FE... (mem=2758.5M)
[08/27 20:18:40    645s] (I)       Read nodes and places... (mem=2758.5M)
[08/27 20:18:40    645s] (I)       Done Read nodes and places (cpu=0.048s, mem=2758.5M)
[08/27 20:18:40    645s] (I)       Read nets... (mem=2758.5M)
[08/27 20:18:40    646s] (I)       Done Read nets (cpu=0.114s, mem=2758.5M)
[08/27 20:18:40    646s] (I)       Done Read data from FE (cpu=0.162s, mem=2758.5M)
[08/27 20:18:40    646s] (I)       before initializing RouteDB syMemory usage = 2758.5 MB
[08/27 20:18:40    646s] (I)       == Non-default Options ==
[08/27 20:18:40    646s] (I)       Print mode                                         : 2
[08/27 20:18:40    646s] (I)       Stop if highly congested                           : false
[08/27 20:18:40    646s] (I)       Maximum routing layer                              : 4
[08/27 20:18:40    646s] (I)       Assign partition pins                              : false
[08/27 20:18:40    646s] (I)       Support large GCell                                : true
[08/27 20:18:40    646s] (I)       Number threads                                     : 8
[08/27 20:18:40    646s] (I)       Number of rows per GCell                           : 5
[08/27 20:18:40    646s] (I)       Max num rows per GCell                             : 32
[08/27 20:18:40    646s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:18:40    646s] (I)       Use row-based GCell size
[08/27 20:18:40    646s] (I)       GCell unit size  : 3780
[08/27 20:18:40    646s] (I)       GCell multiplier : 5
[08/27 20:18:40    646s] (I)       build grid graph
[08/27 20:18:40    646s] (I)       build grid graph start
[08/27 20:18:40    646s] [NR-eGR] Track table information for default rule: 
[08/27 20:18:40    646s] [NR-eGR] Metal1 has no routable track
[08/27 20:18:40    646s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:18:40    646s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:18:40    646s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:18:40    646s] (I)       build grid graph end
[08/27 20:18:40    646s] (I)       ===========================================================================
[08/27 20:18:40    646s] (I)       == Report All Rule Vias ==
[08/27 20:18:40    646s] (I)       ===========================================================================
[08/27 20:18:40    646s] (I)        Via Rule : (Default)
[08/27 20:18:40    646s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:18:40    646s] (I)       ---------------------------------------------------------------------------
[08/27 20:18:40    646s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:18:40    646s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:18:40    646s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:18:40    646s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:18:40    646s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:18:40    646s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:18:40    646s] (I)       ===========================================================================
[08/27 20:18:40    646s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2758.46 MB )
[08/27 20:18:40    646s] (I)       Num PG vias on layer 2 : 0
[08/27 20:18:40    646s] (I)       Num PG vias on layer 3 : 0
[08/27 20:18:40    646s] (I)       Num PG vias on layer 4 : 0
[08/27 20:18:40    646s] [NR-eGR] Read 80495 PG shapes
[08/27 20:18:40    646s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2758.46 MB )
[08/27 20:18:40    646s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:18:40    646s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:18:40    646s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:18:40    646s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:18:40    646s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:18:40    646s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:18:40    646s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:18:40    646s] (I)       readDataFromPlaceDB
[08/27 20:18:40    646s] (I)       Read net information..
[08/27 20:18:40    646s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:18:40    646s] (I)       Read testcase time = 0.012 seconds
[08/27 20:18:40    646s] 
[08/27 20:18:40    646s] (I)       early_global_route_priority property id does not exist.
[08/27 20:18:40    646s] (I)       Start initializing grid graph
[08/27 20:18:40    646s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:18:40    646s] (I)       End initializing grid graph
[08/27 20:18:40    646s] (I)       Model blockages into capacity
[08/27 20:18:40    646s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:18:40    646s] (I)       Started Modeling ( Curr Mem: 2758.46 MB )
[08/27 20:18:40    646s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:18:40    646s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:18:40    646s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:18:40    646s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2758.46 MB )
[08/27 20:18:40    646s] (I)       -- layer congestion ratio --
[08/27 20:18:40    646s] (I)       Layer 1 : 0.100000
[08/27 20:18:40    646s] (I)       Layer 2 : 0.700000
[08/27 20:18:40    646s] (I)       Layer 3 : 0.700000
[08/27 20:18:40    646s] (I)       Layer 4 : 0.700000
[08/27 20:18:40    646s] (I)       ----------------------------
[08/27 20:18:40    646s] (I)       Number of ignored nets = 48
[08/27 20:18:40    646s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:18:40    646s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:18:40    646s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:18:40    646s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:18:40    646s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:18:40    646s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:18:40    646s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:18:40    646s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:18:40    646s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:18:40    646s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:18:40    646s] (I)       Before initializing Early Global Route syMemory usage = 2758.5 MB
[08/27 20:18:40    646s] (I)       Ndr track 0 does not exist
[08/27 20:18:40    646s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:18:40    646s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:18:40    646s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:18:40    646s] (I)       Site width          :   480  (dbu)
[08/27 20:18:40    646s] (I)       Row height          :  3780  (dbu)
[08/27 20:18:40    646s] (I)       GCell width         : 18900  (dbu)
[08/27 20:18:40    646s] (I)       GCell height        : 18900  (dbu)
[08/27 20:18:40    646s] (I)       Grid                :    98    98     4
[08/27 20:18:40    646s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:18:40    646s] (I)       Vertical capacity   :     0     0 18900     0
[08/27 20:18:40    646s] (I)       Horizontal capacity :     0 18900     0 18900
[08/27 20:18:40    646s] (I)       Default wire width  :   160   200   200   200
[08/27 20:18:40    646s] (I)       Default wire space  :   180   210   210   210
[08/27 20:18:40    646s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:18:40    646s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:18:40    646s] (I)       First track coord   :     0   240   480   240
[08/27 20:18:40    646s] (I)       Num tracks per GCell: 55.59 45.00 39.38 45.00
[08/27 20:18:40    646s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:18:40    646s] (I)       Num of masks        :     1     1     1     1
[08/27 20:18:40    646s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:18:40    646s] (I)       --------------------------------------------------------
[08/27 20:18:40    646s] 
[08/27 20:18:40    646s] [NR-eGR] ============ Routing rule table ============
[08/27 20:18:40    646s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:18:40    646s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:18:40    646s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:18:40    646s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:18:40    646s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:18:40    646s] [NR-eGR] ========================================
[08/27 20:18:40    646s] [NR-eGR] 
[08/27 20:18:40    646s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:18:40    646s] (I)       blocked tracks on layer2 : = 216510 / 429338 (50.43%)
[08/27 20:18:40    646s] (I)       blocked tracks on layer3 : = 168961 / 375634 (44.98%)
[08/27 20:18:40    646s] (I)       blocked tracks on layer4 : = 173904 / 429338 (40.51%)
[08/27 20:18:40    646s] (I)       After initializing Early Global Route syMemory usage = 2758.5 MB
[08/27 20:18:40    646s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2758.46 MB )
[08/27 20:18:40    646s] (I)       Reset routing kernel
[08/27 20:18:40    646s] (I)       ============= Initialization =============
[08/27 20:18:40    646s] (I)       numLocalWires=100059  numGlobalNetBranches=31757  numLocalNetBranches=18441
[08/27 20:18:40    646s] (I)       totalPins=116866  totalGlobalPin=52507 (44.93%)
[08/27 20:18:40    646s] (I)       Started Build MST ( Curr Mem: 2758.46 MB )
[08/27 20:18:40    646s] (I)       Generate topology with 8 threads
[08/27 20:18:40    646s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2778.46 MB )
[08/27 20:18:40    646s] (I)       total 2D Cap : 750630 = (531124 H, 219506 V)
[08/27 20:18:40    646s] (I)       
[08/27 20:18:40    646s] (I)       ============  Phase 1a Route ============
[08/27 20:18:40    646s] (I)       Started Phase 1a ( Curr Mem: 2754.46 MB )
[08/27 20:18:40    646s] (I)       Started Pattern routing ( Curr Mem: 2754.46 MB )
[08/27 20:18:40    646s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2754.46 MB )
[08/27 20:18:40    646s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2754.46 MB )
[08/27 20:18:40    646s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 327
[08/27 20:18:40    646s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2754.46 MB )
[08/27 20:18:40    646s] (I)       Usage: 76481 = (41501 H, 34980 V) = (7.81% H, 15.94% V) = (7.844e+05um H, 6.611e+05um V)
[08/27 20:18:41    646s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2754.46 MB )
[08/27 20:18:41    646s] (I)       
[08/27 20:18:41    646s] (I)       ============  Phase 1b Route ============
[08/27 20:18:41    646s] (I)       Started Phase 1b ( Curr Mem: 2754.46 MB )
[08/27 20:18:41    646s] (I)       Started Monotonic routing ( Curr Mem: 2754.46 MB )
[08/27 20:18:41    646s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2754.46 MB )
[08/27 20:18:41    646s] (I)       Usage: 76488 = (41506 H, 34982 V) = (7.81% H, 15.94% V) = (7.845e+05um H, 6.612e+05um V)
[08/27 20:18:41    646s] (I)       eGR overflow: 0.04% H + 3.79% V
[08/27 20:18:41    646s] 
[08/27 20:18:41    646s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2754.46 MB )
[08/27 20:18:41    646s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.72% V
[08/27 20:18:41    646s] Finished Early Global Route rough congestion estimation: mem = 2754.5M
[08/27 20:18:41    646s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.336, REAL:0.318, MEM:2754.5M
[08/27 20:18:41    646s] earlyGlobalRoute rough estimation gcell size 5 row height
[08/27 20:18:41    646s] OPERPROF: Starting CDPad at level 1, MEM:2754.5M
[08/27 20:18:41    646s] CDPadU 0.608 -> 0.614. R=0.480, N=29988, GS=18.900
[08/27 20:18:41    646s] OPERPROF: Finished CDPad at level 1, CPU:0.272, REAL:0.140, MEM:2758.5M
[08/27 20:18:41    646s] OPERPROF: Starting npMain at level 1, MEM:2758.5M
[08/27 20:18:41    646s] OPERPROF:   Starting npPlace at level 2, MEM:2854.5M
[08/27 20:18:41    647s] OPERPROF:   Finished npPlace at level 2, CPU:0.406, REAL:0.207, MEM:2855.2M
[08/27 20:18:41    647s] OPERPROF: Finished npMain at level 1, CPU:0.825, REAL:0.444, MEM:2759.2M
[08/27 20:18:41    647s] Global placement CDP skipped at cutLevel 11.
[08/27 20:18:41    647s] Iteration 11: Total net bbox = 1.116e+06 (5.82e+05 5.34e+05)
[08/27 20:18:41    647s]               Est.  stn bbox = 1.424e+06 (7.44e+05 6.80e+05)
[08/27 20:18:41    647s]               cpu = 0:01:02 real = 0:00:40.0 mem = 2759.2M
[08/27 20:18:41    647s] Iteration 12: Total net bbox = 1.116e+06 (5.82e+05 5.34e+05)
[08/27 20:18:41    647s]               Est.  stn bbox = 1.424e+06 (7.44e+05 6.80e+05)
[08/27 20:18:41    647s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2759.2M
[08/27 20:18:41    647s] OPERPROF: Starting npMain at level 1, MEM:2759.2M
[08/27 20:18:41    647s] OPERPROF:   Starting npPlace at level 2, MEM:2855.2M
[08/27 20:19:07    690s] OPERPROF:   Finished npPlace at level 2, CPU:42.337, REAL:25.646, MEM:2888.0M
[08/27 20:19:07    690s] OPERPROF: Finished npMain at level 1, CPU:42.768, REAL:25.886, MEM:2760.0M
[08/27 20:19:07    690s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2760.0M
[08/27 20:19:07    690s] Starting Early Global Route rough congestion estimation: mem = 2760.0M
[08/27 20:19:07    690s] (I)       Started Loading and Dumping File ( Curr Mem: 2759.96 MB )
[08/27 20:19:07    690s] (I)       Reading DB...
[08/27 20:19:07    690s] (I)       Read data from FE... (mem=2760.0M)
[08/27 20:19:07    690s] (I)       Read nodes and places... (mem=2760.0M)
[08/27 20:19:07    690s] (I)       Done Read nodes and places (cpu=0.063s, mem=2760.0M)
[08/27 20:19:07    690s] (I)       Read nets... (mem=2760.0M)
[08/27 20:19:07    690s] (I)       Done Read nets (cpu=0.108s, mem=2760.0M)
[08/27 20:19:07    690s] (I)       Done Read data from FE (cpu=0.171s, mem=2760.0M)
[08/27 20:19:07    690s] (I)       before initializing RouteDB syMemory usage = 2760.0 MB
[08/27 20:19:07    690s] (I)       == Non-default Options ==
[08/27 20:19:07    690s] (I)       Print mode                                         : 2
[08/27 20:19:07    690s] (I)       Stop if highly congested                           : false
[08/27 20:19:07    690s] (I)       Maximum routing layer                              : 4
[08/27 20:19:07    690s] (I)       Assign partition pins                              : false
[08/27 20:19:07    690s] (I)       Support large GCell                                : true
[08/27 20:19:07    690s] (I)       Number threads                                     : 8
[08/27 20:19:07    690s] (I)       Number of rows per GCell                           : 3
[08/27 20:19:07    690s] (I)       Max num rows per GCell                             : 32
[08/27 20:19:07    690s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:19:07    690s] (I)       Use row-based GCell size
[08/27 20:19:07    690s] (I)       GCell unit size  : 3780
[08/27 20:19:07    690s] (I)       GCell multiplier : 3
[08/27 20:19:07    690s] (I)       build grid graph
[08/27 20:19:07    690s] (I)       build grid graph start
[08/27 20:19:07    690s] [NR-eGR] Track table information for default rule: 
[08/27 20:19:07    690s] [NR-eGR] Metal1 has no routable track
[08/27 20:19:07    690s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:19:07    690s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:19:07    690s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:19:07    690s] (I)       build grid graph end
[08/27 20:19:07    690s] (I)       ===========================================================================
[08/27 20:19:07    690s] (I)       == Report All Rule Vias ==
[08/27 20:19:07    690s] (I)       ===========================================================================
[08/27 20:19:07    690s] (I)        Via Rule : (Default)
[08/27 20:19:07    690s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:19:07    690s] (I)       ---------------------------------------------------------------------------
[08/27 20:19:07    690s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:19:07    690s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:19:07    690s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:19:07    690s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:19:07    690s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:19:07    690s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:19:07    690s] (I)       ===========================================================================
[08/27 20:19:07    690s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2759.96 MB )
[08/27 20:19:07    690s] (I)       Num PG vias on layer 2 : 0
[08/27 20:19:07    690s] (I)       Num PG vias on layer 3 : 0
[08/27 20:19:07    690s] (I)       Num PG vias on layer 4 : 0
[08/27 20:19:07    690s] [NR-eGR] Read 80495 PG shapes
[08/27 20:19:07    690s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2759.96 MB )
[08/27 20:19:07    690s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:19:07    690s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:19:07    690s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:19:07    690s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:19:07    690s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:19:07    690s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:19:07    690s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:19:07    690s] (I)       readDataFromPlaceDB
[08/27 20:19:07    690s] (I)       Read net information..
[08/27 20:19:07    690s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:19:07    690s] (I)       Read testcase time = 0.013 seconds
[08/27 20:19:07    690s] 
[08/27 20:19:07    690s] (I)       early_global_route_priority property id does not exist.
[08/27 20:19:07    690s] (I)       Start initializing grid graph
[08/27 20:19:07    690s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:19:07    690s] (I)       End initializing grid graph
[08/27 20:19:07    690s] (I)       Model blockages into capacity
[08/27 20:19:07    690s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:19:07    690s] (I)       Started Modeling ( Curr Mem: 2759.96 MB )
[08/27 20:19:07    690s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:19:07    690s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:19:07    690s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:19:07    690s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2759.96 MB )
[08/27 20:19:07    690s] (I)       -- layer congestion ratio --
[08/27 20:19:07    690s] (I)       Layer 1 : 0.100000
[08/27 20:19:07    690s] (I)       Layer 2 : 0.700000
[08/27 20:19:07    690s] (I)       Layer 3 : 0.700000
[08/27 20:19:07    690s] (I)       Layer 4 : 0.700000
[08/27 20:19:07    690s] (I)       ----------------------------
[08/27 20:19:07    690s] (I)       Number of ignored nets = 48
[08/27 20:19:07    690s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:19:07    690s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:19:07    690s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:19:07    690s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:19:07    690s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:19:07    690s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:19:07    690s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:19:07    690s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:19:07    690s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:19:07    690s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:19:07    690s] (I)       Before initializing Early Global Route syMemory usage = 2760.0 MB
[08/27 20:19:07    690s] (I)       Ndr track 0 does not exist
[08/27 20:19:07    690s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:19:07    690s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:19:07    690s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:19:07    690s] (I)       Site width          :   480  (dbu)
[08/27 20:19:07    690s] (I)       Row height          :  3780  (dbu)
[08/27 20:19:07    690s] (I)       GCell width         : 11340  (dbu)
[08/27 20:19:07    690s] (I)       GCell height        : 11340  (dbu)
[08/27 20:19:07    690s] (I)       Grid                :   163   163     4
[08/27 20:19:07    690s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:19:07    690s] (I)       Vertical capacity   :     0     0 11340     0
[08/27 20:19:07    690s] (I)       Horizontal capacity :     0 11340     0 11340
[08/27 20:19:07    690s] (I)       Default wire width  :   160   200   200   200
[08/27 20:19:07    690s] (I)       Default wire space  :   180   210   210   210
[08/27 20:19:07    690s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:19:07    690s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:19:07    690s] (I)       First track coord   :     0   240   480   240
[08/27 20:19:07    690s] (I)       Num tracks per GCell: 33.35 27.00 23.62 27.00
[08/27 20:19:07    690s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:19:07    690s] (I)       Num of masks        :     1     1     1     1
[08/27 20:19:07    690s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:19:07    690s] (I)       --------------------------------------------------------
[08/27 20:19:07    690s] 
[08/27 20:19:07    690s] [NR-eGR] ============ Routing rule table ============
[08/27 20:19:07    690s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:19:07    690s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:19:07    690s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:19:07    690s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:19:07    690s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:19:07    690s] [NR-eGR] ========================================
[08/27 20:19:07    690s] [NR-eGR] 
[08/27 20:19:07    690s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:19:07    690s] (I)       blocked tracks on layer2 : = 343519 / 714103 (48.10%)
[08/27 20:19:07    690s] (I)       blocked tracks on layer3 : = 274533 / 624779 (43.94%)
[08/27 20:19:07    690s] (I)       blocked tracks on layer4 : = 283387 / 714103 (39.68%)
[08/27 20:19:07    690s] (I)       After initializing Early Global Route syMemory usage = 2760.0 MB
[08/27 20:19:07    690s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 2759.96 MB )
[08/27 20:19:07    690s] (I)       Reset routing kernel
[08/27 20:19:07    690s] (I)       ============= Initialization =============
[08/27 20:19:07    690s] (I)       numLocalWires=64785  numGlobalNetBranches=22302  numLocalNetBranches=10201
[08/27 20:19:07    690s] (I)       totalPins=116866  totalGlobalPin=75421 (64.54%)
[08/27 20:19:07    690s] (I)       Started Build MST ( Curr Mem: 2759.96 MB )
[08/27 20:19:07    690s] (I)       Generate topology with 8 threads
[08/27 20:19:07    690s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 2779.96 MB )
[08/27 20:19:07    690s] (I)       total 2D Cap : 1248841 = (883604 H, 365237 V)
[08/27 20:19:07    690s] (I)       
[08/27 20:19:07    690s] (I)       ============  Phase 1a Route ============
[08/27 20:19:07    690s] (I)       Started Phase 1a ( Curr Mem: 2779.96 MB )
[08/27 20:19:07    690s] (I)       Started Pattern routing ( Curr Mem: 2779.96 MB )
[08/27 20:19:08    690s] (I)       Finished Pattern routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2759.96 MB )
[08/27 20:19:08    690s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2759.96 MB )
[08/27 20:19:08    690s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 201
[08/27 20:19:08    690s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2759.96 MB )
[08/27 20:19:08    690s] (I)       Usage: 134388 = (72716 H, 61672 V) = (8.23% H, 16.89% V) = (8.246e+05um H, 6.994e+05um V)
[08/27 20:19:08    690s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2759.96 MB )
[08/27 20:19:08    690s] (I)       
[08/27 20:19:08    690s] (I)       ============  Phase 1b Route ============
[08/27 20:19:08    690s] (I)       Started Phase 1b ( Curr Mem: 2759.96 MB )
[08/27 20:19:08    690s] (I)       Started Monotonic routing ( Curr Mem: 2759.96 MB )
[08/27 20:19:08    690s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2759.96 MB )
[08/27 20:19:08    690s] (I)       Usage: 134423 = (72735 H, 61688 V) = (8.23% H, 16.89% V) = (8.248e+05um H, 6.995e+05um V)
[08/27 20:19:08    690s] (I)       eGR overflow: 1.29% H + 3.03% V
[08/27 20:19:08    690s] 
[08/27 20:19:08    690s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2759.96 MB )
[08/27 20:19:08    690s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.50% H + 0.74% V
[08/27 20:19:08    690s] Finished Early Global Route rough congestion estimation: mem = 2760.0M
[08/27 20:19:08    690s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.419, REAL:0.388, MEM:2760.0M
[08/27 20:19:08    690s] earlyGlobalRoute rough estimation gcell size 3 row height
[08/27 20:19:08    690s] OPERPROF: Starting CDPad at level 1, MEM:2760.0M
[08/27 20:19:08    691s] CDPadU 0.614 -> 0.626. R=0.480, N=29988, GS=11.340
[08/27 20:19:08    691s] OPERPROF: Finished CDPad at level 1, CPU:0.303, REAL:0.202, MEM:2760.0M
[08/27 20:19:08    691s] OPERPROF: Starting npMain at level 1, MEM:2760.0M
[08/27 20:19:08    691s] OPERPROF:   Starting npPlace at level 2, MEM:2856.0M
[08/27 20:19:08    691s] AB param 66.1% (19814/29986).
[08/27 20:19:08    691s] OPERPROF:   Finished npPlace at level 2, CPU:0.496, REAL:0.266, MEM:2856.9M
[08/27 20:19:08    691s] OPERPROF: Finished npMain at level 1, CPU:0.939, REAL:0.529, MEM:2760.9M
[08/27 20:19:08    691s] Global placement CDP is working on the full area.
[08/27 20:19:08    691s] OPERPROF: Starting npMain at level 1, MEM:2760.9M
[08/27 20:19:08    692s] OPERPROF:   Starting npPlace at level 2, MEM:2856.9M
[08/27 20:19:29    728s] OPERPROF:   Finished npPlace at level 2, CPU:36.064, REAL:20.598, MEM:2889.9M
[08/27 20:19:29    728s] OPERPROF: Finished npMain at level 1, CPU:36.482, REAL:20.840, MEM:2761.9M
[08/27 20:19:29    728s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2761.9M
[08/27 20:19:29    728s] Starting Early Global Route rough congestion estimation: mem = 2761.9M
[08/27 20:19:29    728s] (I)       Started Loading and Dumping File ( Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       Reading DB...
[08/27 20:19:29    728s] (I)       Read data from FE... (mem=2761.9M)
[08/27 20:19:29    728s] (I)       Read nodes and places... (mem=2761.9M)
[08/27 20:19:29    728s] (I)       Done Read nodes and places (cpu=0.052s, mem=2761.9M)
[08/27 20:19:29    728s] (I)       Read nets... (mem=2761.9M)
[08/27 20:19:29    728s] (I)       Done Read nets (cpu=0.118s, mem=2761.9M)
[08/27 20:19:29    728s] (I)       Done Read data from FE (cpu=0.170s, mem=2761.9M)
[08/27 20:19:29    728s] (I)       before initializing RouteDB syMemory usage = 2761.9 MB
[08/27 20:19:29    728s] (I)       == Non-default Options ==
[08/27 20:19:29    728s] (I)       Print mode                                         : 2
[08/27 20:19:29    728s] (I)       Stop if highly congested                           : false
[08/27 20:19:29    728s] (I)       Maximum routing layer                              : 4
[08/27 20:19:29    728s] (I)       Assign partition pins                              : false
[08/27 20:19:29    728s] (I)       Support large GCell                                : true
[08/27 20:19:29    728s] (I)       Number threads                                     : 8
[08/27 20:19:29    728s] (I)       Number of rows per GCell                           : 3
[08/27 20:19:29    728s] (I)       Max num rows per GCell                             : 32
[08/27 20:19:29    728s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:19:29    728s] (I)       Use row-based GCell size
[08/27 20:19:29    728s] (I)       GCell unit size  : 3780
[08/27 20:19:29    728s] (I)       GCell multiplier : 3
[08/27 20:19:29    728s] (I)       build grid graph
[08/27 20:19:29    728s] (I)       build grid graph start
[08/27 20:19:29    728s] [NR-eGR] Track table information for default rule: 
[08/27 20:19:29    728s] [NR-eGR] Metal1 has no routable track
[08/27 20:19:29    728s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:19:29    728s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:19:29    728s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:19:29    728s] (I)       build grid graph end
[08/27 20:19:29    728s] (I)       ===========================================================================
[08/27 20:19:29    728s] (I)       == Report All Rule Vias ==
[08/27 20:19:29    728s] (I)       ===========================================================================
[08/27 20:19:29    728s] (I)        Via Rule : (Default)
[08/27 20:19:29    728s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:19:29    728s] (I)       ---------------------------------------------------------------------------
[08/27 20:19:29    728s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:19:29    728s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:19:29    728s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:19:29    728s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:19:29    728s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:19:29    728s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:19:29    728s] (I)       ===========================================================================
[08/27 20:19:29    728s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       Num PG vias on layer 2 : 0
[08/27 20:19:29    728s] (I)       Num PG vias on layer 3 : 0
[08/27 20:19:29    728s] (I)       Num PG vias on layer 4 : 0
[08/27 20:19:29    728s] [NR-eGR] Read 80495 PG shapes
[08/27 20:19:29    728s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:19:29    728s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:19:29    728s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:19:29    728s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:19:29    728s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:19:29    728s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:19:29    728s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:19:29    728s] (I)       readDataFromPlaceDB
[08/27 20:19:29    728s] (I)       Read net information..
[08/27 20:19:29    728s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:19:29    728s] (I)       Read testcase time = 0.012 seconds
[08/27 20:19:29    728s] 
[08/27 20:19:29    728s] (I)       early_global_route_priority property id does not exist.
[08/27 20:19:29    728s] (I)       Start initializing grid graph
[08/27 20:19:29    728s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:19:29    728s] (I)       End initializing grid graph
[08/27 20:19:29    728s] (I)       Model blockages into capacity
[08/27 20:19:29    728s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:19:29    728s] (I)       Started Modeling ( Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:19:29    728s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:19:29    728s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:19:29    728s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       -- layer congestion ratio --
[08/27 20:19:29    728s] (I)       Layer 1 : 0.100000
[08/27 20:19:29    728s] (I)       Layer 2 : 0.700000
[08/27 20:19:29    728s] (I)       Layer 3 : 0.700000
[08/27 20:19:29    728s] (I)       Layer 4 : 0.700000
[08/27 20:19:29    728s] (I)       ----------------------------
[08/27 20:19:29    728s] (I)       Number of ignored nets = 48
[08/27 20:19:29    728s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:19:29    728s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:19:29    728s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:19:29    728s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:19:29    728s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:19:29    728s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:19:29    728s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:19:29    728s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:19:29    728s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:19:29    728s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:19:29    728s] (I)       Before initializing Early Global Route syMemory usage = 2761.9 MB
[08/27 20:19:29    728s] (I)       Ndr track 0 does not exist
[08/27 20:19:29    728s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:19:29    728s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:19:29    728s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:19:29    728s] (I)       Site width          :   480  (dbu)
[08/27 20:19:29    728s] (I)       Row height          :  3780  (dbu)
[08/27 20:19:29    728s] (I)       GCell width         : 11340  (dbu)
[08/27 20:19:29    728s] (I)       GCell height        : 11340  (dbu)
[08/27 20:19:29    728s] (I)       Grid                :   163   163     4
[08/27 20:19:29    728s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:19:29    728s] (I)       Vertical capacity   :     0     0 11340     0
[08/27 20:19:29    728s] (I)       Horizontal capacity :     0 11340     0 11340
[08/27 20:19:29    728s] (I)       Default wire width  :   160   200   200   200
[08/27 20:19:29    728s] (I)       Default wire space  :   180   210   210   210
[08/27 20:19:29    728s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:19:29    728s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:19:29    728s] (I)       First track coord   :     0   240   480   240
[08/27 20:19:29    728s] (I)       Num tracks per GCell: 33.35 27.00 23.62 27.00
[08/27 20:19:29    728s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:19:29    728s] (I)       Num of masks        :     1     1     1     1
[08/27 20:19:29    728s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:19:29    728s] (I)       --------------------------------------------------------
[08/27 20:19:29    728s] 
[08/27 20:19:29    728s] [NR-eGR] ============ Routing rule table ============
[08/27 20:19:29    728s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:19:29    728s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:19:29    728s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:19:29    728s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:19:29    728s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:19:29    728s] [NR-eGR] ========================================
[08/27 20:19:29    728s] [NR-eGR] 
[08/27 20:19:29    728s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:19:29    728s] (I)       blocked tracks on layer2 : = 343640 / 714103 (48.12%)
[08/27 20:19:29    728s] (I)       blocked tracks on layer3 : = 274533 / 624779 (43.94%)
[08/27 20:19:29    728s] (I)       blocked tracks on layer4 : = 283387 / 714103 (39.68%)
[08/27 20:19:29    728s] (I)       After initializing Early Global Route syMemory usage = 2761.9 MB
[08/27 20:19:29    728s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       Reset routing kernel
[08/27 20:19:29    728s] (I)       ============= Initialization =============
[08/27 20:19:29    728s] (I)       numLocalWires=63519  numGlobalNetBranches=21730  numLocalNetBranches=10144
[08/27 20:19:29    728s] (I)       totalPins=116866  totalGlobalPin=76052 (65.08%)
[08/27 20:19:29    728s] (I)       Started Build MST ( Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       Generate topology with 8 threads
[08/27 20:19:29    728s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2781.93 MB )
[08/27 20:19:29    728s] (I)       total 2D Cap : 1248799 = (883562 H, 365237 V)
[08/27 20:19:29    728s] (I)       
[08/27 20:19:29    728s] (I)       ============  Phase 1a Route ============
[08/27 20:19:29    728s] (I)       Started Phase 1a ( Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       Started Pattern routing ( Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       Finished Pattern routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 246
[08/27 20:19:29    728s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       Usage: 139703 = (76284 H, 63419 V) = (8.63% H, 17.36% V) = (8.651e+05um H, 7.192e+05um V)
[08/27 20:19:29    728s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       
[08/27 20:19:29    728s] (I)       ============  Phase 1b Route ============
[08/27 20:19:29    728s] (I)       Started Phase 1b ( Curr Mem: 2761.93 MB )
[08/27 20:19:29    728s] (I)       Started Monotonic routing ( Curr Mem: 2761.93 MB )
[08/27 20:19:30    728s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2761.93 MB )
[08/27 20:19:30    728s] (I)       Usage: 139728 = (76302 H, 63426 V) = (8.64% H, 17.37% V) = (8.653e+05um H, 7.193e+05um V)
[08/27 20:19:30    728s] (I)       eGR overflow: 2.45% H + 2.96% V
[08/27 20:19:30    728s] 
[08/27 20:19:30    728s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2761.93 MB )
[08/27 20:19:30    728s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.69% H + 0.60% V
[08/27 20:19:30    728s] Finished Early Global Route rough congestion estimation: mem = 2761.9M
[08/27 20:19:30    728s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.394, REAL:0.365, MEM:2761.9M
[08/27 20:19:30    728s] earlyGlobalRoute rough estimation gcell size 3 row height
[08/27 20:19:30    728s] OPERPROF: Starting CDPad at level 1, MEM:2761.9M
[08/27 20:19:30    729s] CDPadU 0.626 -> 0.637. R=0.480, N=29988, GS=11.340
[08/27 20:19:30    729s] OPERPROF: Finished CDPad at level 1, CPU:0.328, REAL:0.144, MEM:2761.9M
[08/27 20:19:30    729s] OPERPROF: Starting npMain at level 1, MEM:2761.9M
[08/27 20:19:30    729s] OPERPROF:   Starting npPlace at level 2, MEM:2857.9M
[08/27 20:19:30    729s] AB param 56.8% (17047/29986).
[08/27 20:19:30    729s] OPERPROF:   Finished npPlace at level 2, CPU:0.441, REAL:0.269, MEM:2856.7M
[08/27 20:19:30    730s] OPERPROF: Finished npMain at level 1, CPU:0.836, REAL:0.526, MEM:2760.7M
[08/27 20:19:30    730s] Global placement CDP is working on the full area.
[08/27 20:19:30    730s] OPERPROF: Starting npMain at level 1, MEM:2760.7M
[08/27 20:19:30    730s] OPERPROF:   Starting npPlace at level 2, MEM:2856.7M
[08/27 20:19:58    762s] OPERPROF:   Finished npPlace at level 2, CPU:32.388, REAL:27.147, MEM:2888.4M
[08/27 20:19:58    762s] OPERPROF: Finished npMain at level 1, CPU:32.776, REAL:27.391, MEM:2760.4M
[08/27 20:19:58    762s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2760.4M
[08/27 20:19:58    762s] Starting Early Global Route rough congestion estimation: mem = 2760.4M
[08/27 20:19:58    762s] (I)       Started Loading and Dumping File ( Curr Mem: 2760.43 MB )
[08/27 20:19:58    762s] (I)       Reading DB...
[08/27 20:19:58    762s] (I)       Read data from FE... (mem=2760.4M)
[08/27 20:19:58    762s] (I)       Read nodes and places... (mem=2760.4M)
[08/27 20:19:58    762s] (I)       Done Read nodes and places (cpu=0.049s, mem=2760.4M)
[08/27 20:19:58    762s] (I)       Read nets... (mem=2760.4M)
[08/27 20:19:58    763s] (I)       Done Read nets (cpu=0.118s, mem=2760.4M)
[08/27 20:19:58    763s] (I)       Done Read data from FE (cpu=0.167s, mem=2760.4M)
[08/27 20:19:58    763s] (I)       before initializing RouteDB syMemory usage = 2760.4 MB
[08/27 20:19:58    763s] (I)       == Non-default Options ==
[08/27 20:19:58    763s] (I)       Print mode                                         : 2
[08/27 20:19:58    763s] (I)       Stop if highly congested                           : false
[08/27 20:19:58    763s] (I)       Maximum routing layer                              : 4
[08/27 20:19:58    763s] (I)       Assign partition pins                              : false
[08/27 20:19:58    763s] (I)       Support large GCell                                : true
[08/27 20:19:58    763s] (I)       Number threads                                     : 8
[08/27 20:19:58    763s] (I)       Number of rows per GCell                           : 3
[08/27 20:19:58    763s] (I)       Max num rows per GCell                             : 32
[08/27 20:19:58    763s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:19:58    763s] (I)       Use row-based GCell size
[08/27 20:19:58    763s] (I)       GCell unit size  : 3780
[08/27 20:19:58    763s] (I)       GCell multiplier : 3
[08/27 20:19:58    763s] (I)       build grid graph
[08/27 20:19:58    763s] (I)       build grid graph start
[08/27 20:19:58    763s] [NR-eGR] Track table information for default rule: 
[08/27 20:19:58    763s] [NR-eGR] Metal1 has no routable track
[08/27 20:19:58    763s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:19:58    763s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:19:58    763s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:19:58    763s] (I)       build grid graph end
[08/27 20:19:58    763s] (I)       ===========================================================================
[08/27 20:19:58    763s] (I)       == Report All Rule Vias ==
[08/27 20:19:58    763s] (I)       ===========================================================================
[08/27 20:19:58    763s] (I)        Via Rule : (Default)
[08/27 20:19:58    763s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:19:58    763s] (I)       ---------------------------------------------------------------------------
[08/27 20:19:58    763s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:19:58    763s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:19:58    763s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:19:58    763s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:19:58    763s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:19:58    763s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:19:58    763s] (I)       ===========================================================================
[08/27 20:19:58    763s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2760.43 MB )
[08/27 20:19:58    763s] (I)       Num PG vias on layer 2 : 0
[08/27 20:19:58    763s] (I)       Num PG vias on layer 3 : 0
[08/27 20:19:58    763s] (I)       Num PG vias on layer 4 : 0
[08/27 20:19:58    763s] [NR-eGR] Read 80495 PG shapes
[08/27 20:19:58    763s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2760.43 MB )
[08/27 20:19:58    763s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:19:58    763s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:19:58    763s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:19:58    763s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:19:58    763s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:19:58    763s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:19:58    763s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:19:58    763s] (I)       readDataFromPlaceDB
[08/27 20:19:58    763s] (I)       Read net information..
[08/27 20:19:58    763s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:19:58    763s] (I)       Read testcase time = 0.012 seconds
[08/27 20:19:58    763s] 
[08/27 20:19:58    763s] (I)       early_global_route_priority property id does not exist.
[08/27 20:19:58    763s] (I)       Start initializing grid graph
[08/27 20:19:58    763s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:19:58    763s] (I)       End initializing grid graph
[08/27 20:19:58    763s] (I)       Model blockages into capacity
[08/27 20:19:58    763s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:19:58    763s] (I)       Started Modeling ( Curr Mem: 2760.43 MB )
[08/27 20:19:58    763s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:19:58    763s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:19:58    763s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:19:58    763s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2760.43 MB )
[08/27 20:19:58    763s] (I)       -- layer congestion ratio --
[08/27 20:19:58    763s] (I)       Layer 1 : 0.100000
[08/27 20:19:58    763s] (I)       Layer 2 : 0.700000
[08/27 20:19:58    763s] (I)       Layer 3 : 0.700000
[08/27 20:19:58    763s] (I)       Layer 4 : 0.700000
[08/27 20:19:58    763s] (I)       ----------------------------
[08/27 20:19:58    763s] (I)       Number of ignored nets = 48
[08/27 20:19:58    763s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:19:58    763s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:19:58    763s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:19:58    763s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:19:58    763s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:19:58    763s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:19:58    763s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:19:58    763s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:19:58    763s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:19:58    763s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:19:58    763s] (I)       Before initializing Early Global Route syMemory usage = 2760.4 MB
[08/27 20:19:58    763s] (I)       Ndr track 0 does not exist
[08/27 20:19:58    763s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:19:58    763s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:19:58    763s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:19:58    763s] (I)       Site width          :   480  (dbu)
[08/27 20:19:58    763s] (I)       Row height          :  3780  (dbu)
[08/27 20:19:58    763s] (I)       GCell width         : 11340  (dbu)
[08/27 20:19:58    763s] (I)       GCell height        : 11340  (dbu)
[08/27 20:19:58    763s] (I)       Grid                :   163   163     4
[08/27 20:19:58    763s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:19:58    763s] (I)       Vertical capacity   :     0     0 11340     0
[08/27 20:19:58    763s] (I)       Horizontal capacity :     0 11340     0 11340
[08/27 20:19:58    763s] (I)       Default wire width  :   160   200   200   200
[08/27 20:19:58    763s] (I)       Default wire space  :   180   210   210   210
[08/27 20:19:58    763s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:19:58    763s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:19:58    763s] (I)       First track coord   :     0   240   480   240
[08/27 20:19:58    763s] (I)       Num tracks per GCell: 33.35 27.00 23.62 27.00
[08/27 20:19:58    763s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:19:58    763s] (I)       Num of masks        :     1     1     1     1
[08/27 20:19:58    763s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:19:58    763s] (I)       --------------------------------------------------------
[08/27 20:19:58    763s] 
[08/27 20:19:58    763s] [NR-eGR] ============ Routing rule table ============
[08/27 20:19:58    763s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:19:58    763s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:19:58    763s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:19:58    763s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:19:58    763s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:19:58    763s] [NR-eGR] ========================================
[08/27 20:19:58    763s] [NR-eGR] 
[08/27 20:19:58    763s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:19:58    763s] (I)       blocked tracks on layer2 : = 343508 / 714103 (48.10%)
[08/27 20:19:58    763s] (I)       blocked tracks on layer3 : = 274533 / 624779 (43.94%)
[08/27 20:19:58    763s] (I)       blocked tracks on layer4 : = 283387 / 714103 (39.68%)
[08/27 20:19:58    763s] (I)       After initializing Early Global Route syMemory usage = 2760.4 MB
[08/27 20:19:58    763s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 2760.43 MB )
[08/27 20:19:58    763s] (I)       Reset routing kernel
[08/27 20:19:58    763s] (I)       ============= Initialization =============
[08/27 20:19:58    763s] (I)       numLocalWires=62373  numGlobalNetBranches=21445  numLocalNetBranches=9854
[08/27 20:19:58    763s] (I)       totalPins=116866  totalGlobalPin=76871 (65.78%)
[08/27 20:19:58    763s] (I)       Started Build MST ( Curr Mem: 2760.43 MB )
[08/27 20:19:58    763s] (I)       Generate topology with 8 threads
[08/27 20:19:58    763s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2780.43 MB )
[08/27 20:19:58    763s] (I)       total 2D Cap : 1248660 = (883423 H, 365237 V)
[08/27 20:19:58    763s] (I)       
[08/27 20:19:58    763s] (I)       ============  Phase 1a Route ============
[08/27 20:19:58    763s] (I)       Started Phase 1a ( Curr Mem: 2780.43 MB )
[08/27 20:19:58    763s] (I)       Started Pattern routing ( Curr Mem: 2780.43 MB )
[08/27 20:19:58    763s] (I)       Finished Pattern routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2756.43 MB )
[08/27 20:19:58    763s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2756.43 MB )
[08/27 20:19:58    763s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 242
[08/27 20:19:58    763s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2756.43 MB )
[08/27 20:19:58    763s] (I)       Usage: 142453 = (77387 H, 65066 V) = (8.76% H, 17.81% V) = (8.776e+05um H, 7.378e+05um V)
[08/27 20:19:58    763s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2756.43 MB )
[08/27 20:19:58    763s] (I)       
[08/27 20:19:58    763s] (I)       ============  Phase 1b Route ============
[08/27 20:19:58    763s] (I)       Started Phase 1b ( Curr Mem: 2756.43 MB )
[08/27 20:19:58    763s] (I)       Started Monotonic routing ( Curr Mem: 2756.43 MB )
[08/27 20:19:58    763s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2756.43 MB )
[08/27 20:19:58    763s] (I)       Usage: 142467 = (77399 H, 65068 V) = (8.76% H, 17.82% V) = (8.777e+05um H, 7.379e+05um V)
[08/27 20:19:58    763s] (I)       eGR overflow: 1.93% H + 2.94% V
[08/27 20:19:58    763s] 
[08/27 20:19:58    763s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2756.43 MB )
[08/27 20:19:58    763s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.53% H + 0.57% V
[08/27 20:19:58    763s] Finished Early Global Route rough congestion estimation: mem = 2756.4M
[08/27 20:19:58    763s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.401, REAL:0.384, MEM:2756.4M
[08/27 20:19:58    763s] earlyGlobalRoute rough estimation gcell size 3 row height
[08/27 20:19:58    763s] OPERPROF: Starting CDPad at level 1, MEM:2756.4M
[08/27 20:19:58    763s] CDPadU 0.637 -> 0.645. R=0.480, N=29988, GS=11.340
[08/27 20:19:58    763s] OPERPROF: Finished CDPad at level 1, CPU:0.337, REAL:0.138, MEM:2760.4M
[08/27 20:19:58    763s] OPERPROF: Starting npMain at level 1, MEM:2760.4M
[08/27 20:19:58    763s] OPERPROF:   Starting npPlace at level 2, MEM:2856.4M
[08/27 20:19:59    764s] AB param 37.0% (11109/29986).
[08/27 20:19:59    764s] OPERPROF:   Finished npPlace at level 2, CPU:0.474, REAL:0.290, MEM:2855.4M
[08/27 20:19:59    764s] OPERPROF: Finished npMain at level 1, CPU:0.867, REAL:0.507, MEM:2759.4M
[08/27 20:19:59    764s] Global placement CDP is working on the full area.
[08/27 20:19:59    764s] OPERPROF: Starting npMain at level 1, MEM:2759.4M
[08/27 20:19:59    764s] OPERPROF:   Starting npPlace at level 2, MEM:2855.4M
[08/27 20:20:16    791s] OPERPROF:   Finished npPlace at level 2, CPU:26.652, REAL:16.942, MEM:2888.2M
[08/27 20:20:16    791s] OPERPROF: Finished npMain at level 1, CPU:27.070, REAL:17.214, MEM:2760.2M
[08/27 20:20:16    791s] Iteration 13: Total net bbox = 1.241e+06 (6.36e+05 6.04e+05)
[08/27 20:20:16    791s]               Est.  stn bbox = 1.573e+06 (8.09e+05 7.64e+05)
[08/27 20:20:16    791s]               cpu = 0:02:24 real = 0:01:35 mem = 2760.2M
[08/27 20:20:16    791s] Iteration 14: Total net bbox = 1.241e+06 (6.36e+05 6.04e+05)
[08/27 20:20:16    791s]               Est.  stn bbox = 1.573e+06 (8.09e+05 7.64e+05)
[08/27 20:20:16    791s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2760.2M
[08/27 20:20:16    791s] OPERPROF: Starting npMain at level 1, MEM:2760.2M
[08/27 20:20:16    791s] OPERPROF:   Starting npPlace at level 2, MEM:2856.2M
[08/27 20:21:15    880s] OPERPROF:   Finished npPlace at level 2, CPU:88.127, REAL:58.518, MEM:2901.8M
[08/27 20:21:15    880s] OPERPROF: Finished npMain at level 1, CPU:88.545, REAL:58.768, MEM:2773.8M
[08/27 20:21:15    880s] Iteration 15: Total net bbox = 1.235e+06 (6.18e+05 6.17e+05)
[08/27 20:21:15    880s]               Est.  stn bbox = 1.546e+06 (7.78e+05 7.68e+05)
[08/27 20:21:15    880s]               cpu = 0:01:29 real = 0:00:59.0 mem = 2773.8M
[08/27 20:21:15    880s] [adp] clock
[08/27 20:21:15    880s] [adp] weight, nr nets, wire length
[08/27 20:21:15    880s] [adp]      0        7  3267.938000
[08/27 20:21:15    880s] [adp] data
[08/27 20:21:15    880s] [adp] weight, nr nets, wire length
[08/27 20:21:15    880s] [adp]      0    30196  1231419.247000
[08/27 20:21:15    880s] [adp] 0.000000|0.000000|0.000000
[08/27 20:21:15    880s] Iteration 16: Total net bbox = 1.235e+06 (6.18e+05 6.17e+05)
[08/27 20:21:15    880s]               Est.  stn bbox = 1.546e+06 (7.78e+05 7.68e+05)
[08/27 20:21:15    880s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2773.8M
[08/27 20:21:15    880s] Clear WL Bound Manager after Global Placement... 
[08/27 20:21:15    880s] Finished Global Placement (cpu=0:08:07, real=0:05:06, mem=2773.8M)
[08/27 20:21:15    880s] Placement multithread real runtime: 0:05:06 with 8 threads.
[08/27 20:21:15    880s] Keep Tdgp Graph and DB for later use
[08/27 20:21:15    880s] Info: 4 clock gating cells identified, 1 (on average) moved 12/12
[08/27 20:21:15    880s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2773.8M
[08/27 20:21:15    880s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:2773.8M
[08/27 20:21:15    880s] Solver runtime cpu: 0:07:26 real: 0:04:39
[08/27 20:21:15    880s] Core Placement runtime cpu: 0:08:02 real: 0:04:59
[08/27 20:21:15    880s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/27 20:21:15    880s] Type 'man IMPSP-9025' for more detail.
[08/27 20:21:15    880s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2773.8M
[08/27 20:21:15    880s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2773.8M
[08/27 20:21:15    880s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:21:15    880s] All LLGs are deleted
[08/27 20:21:15    880s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2773.8M
[08/27 20:21:15    880s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2773.8M
[08/27 20:21:15    880s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2773.8M
[08/27 20:21:15    880s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2773.8M
[08/27 20:21:15    880s] Core basic site is CoreSite
[08/27 20:21:15    880s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:21:15    880s] Fast DP-INIT is on for default
[08/27 20:21:15    880s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:21:15    880s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.138, REAL:0.043, MEM:2773.8M
[08/27 20:21:15    880s] OPERPROF:       Starting CMU at level 4, MEM:2773.8M
[08/27 20:21:15    880s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:2773.8M
[08/27 20:21:15    880s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.181, REAL:0.084, MEM:2773.8M
[08/27 20:21:15    880s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2773.8MB).
[08/27 20:21:15    880s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.236, REAL:0.141, MEM:2773.8M
[08/27 20:21:15    880s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.237, REAL:0.141, MEM:2773.8M
[08/27 20:21:15    880s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.1
[08/27 20:21:15    880s] OPERPROF: Starting RefinePlace at level 1, MEM:2773.8M
[08/27 20:21:15    880s] *** Starting refinePlace (0:14:41 mem=2773.8M) ***
[08/27 20:21:15    880s] Total net bbox length = 1.235e+06 (6.181e+05 6.165e+05) (ext = 3.433e+04)
[08/27 20:21:15    880s] # spcSbClkGt: 1
[08/27 20:21:15    880s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:21:15    880s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2773.8M
[08/27 20:21:15    880s] Starting refinePlace ...
[08/27 20:21:15    880s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:21:15    880s]    Spread Effort: high, standalone mode, useDDP on.
[08/27 20:21:16    881s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=2773.8MB) @(0:14:41 - 0:14:42).
[08/27 20:21:16    881s] Move report: preRPlace moves 29988 insts, mean move: 1.67 um, max move: 22.86 um
[08/27 20:21:16    881s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_RXFF.iFIFOMem_624__reg): (719.70, 1463.88) --> (698.88, 1461.84)
[08/27 20:21:16    881s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:21:16    881s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 20:21:16    881s] tweakage running in 8 threads.
[08/27 20:21:16    881s] Placement tweakage begins.
[08/27 20:21:16    881s] wire length = 1.593e+06
[08/27 20:21:17    884s] wire length = 1.543e+06
[08/27 20:21:17    884s] Placement tweakage ends.
[08/27 20:21:17    884s] Move report: tweak moves 6669 insts, mean move: 7.21 um, max move: 50.76 um
[08/27 20:21:17    884s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/_5367_): (1017.60, 966.66) --> (1030.56, 928.86)
[08/27 20:21:17    884s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.2, real=0:00:01.0, mem=2773.8MB) @(0:14:42 - 0:14:45).
[08/27 20:21:17    884s] 
[08/27 20:21:17    884s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:21:18    886s] Move report: legalization moves 4 insts, mean move: 8.51 um, max move: 15.12 um
[08/27 20:21:18    886s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/_48_): (1416.48, 554.64) --> (1416.48, 539.52)
[08/27 20:21:18    886s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=2773.8MB) @(0:14:45 - 0:14:46).
[08/27 20:21:18    886s] Move report: Detail placement moves 29988 insts, mean move: 2.97 um, max move: 49.66 um
[08/27 20:21:18    886s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/_7346_): (906.59, 941.00) --> (905.28, 989.34)
[08/27 20:21:18    886s] 	Runtime: CPU: 0:00:05.4 REAL: 0:00:03.0 MEM: 2773.8MB
[08/27 20:21:18    886s] Statistics of distance of Instance movement in refine placement:
[08/27 20:21:18    886s]   maximum (X+Y) =        49.66 um
[08/27 20:21:18    886s]   inst (i_croc_soc/i_croc/i_core_wrap/_7346_) with max move: (906.594, 940.997) -> (905.28, 989.34)
[08/27 20:21:18    886s]   mean    (X+Y) =         2.97 um
[08/27 20:21:18    886s] Summary Report:
[08/27 20:21:18    886s] Instances move: 29988 (out of 29988 movable)
[08/27 20:21:18    886s] Instances flipped: 0
[08/27 20:21:18    886s] Mean displacement: 2.97 um
[08/27 20:21:18    886s] Max displacement: 49.66 um (Instance: i_croc_soc/i_croc/i_core_wrap/_7346_) (906.594, 940.997) -> (905.28, 989.34)
[08/27 20:21:18    886s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nor2_1
[08/27 20:21:18    886s] Total instances moved : 29988
[08/27 20:21:18    886s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.438, REAL:2.985, MEM:2773.8M
[08/27 20:21:18    886s] Total net bbox length = 1.201e+06 (5.859e+05 6.155e+05) (ext = 3.414e+04)
[08/27 20:21:18    886s] Runtime: CPU: 0:00:05.5 REAL: 0:00:03.0 MEM: 2773.8MB
[08/27 20:21:18    886s] [CPU] RefinePlace/total (cpu=0:00:05.5, real=0:00:03.0, mem=2773.8MB) @(0:14:41 - 0:14:46).
[08/27 20:21:18    886s] *** Finished refinePlace (0:14:46 mem=2773.8M) ***
[08/27 20:21:18    886s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.1
[08/27 20:21:18    886s] OPERPROF: Finished RefinePlace at level 1, CPU:5.524, REAL:3.072, MEM:2773.8M
[08/27 20:21:18    886s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2773.8M
[08/27 20:21:18    886s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.016, REAL:0.016, MEM:2773.8M
[08/27 20:21:18    886s] All LLGs are deleted
[08/27 20:21:18    886s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2773.8M
[08/27 20:21:18    886s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2773.8M
[08/27 20:21:18    886s] *** Finished Initial Placement (cpu=0:08:18, real=0:05:11, mem=2773.8M) ***
[08/27 20:21:18    886s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:21:18    886s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2773.8M
[08/27 20:21:18    886s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2773.8M
[08/27 20:21:18    886s] Core basic site is CoreSite
[08/27 20:21:18    886s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:21:18    886s] Fast DP-INIT is on for default
[08/27 20:21:18    886s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:21:18    886s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.123, REAL:0.047, MEM:2773.8M
[08/27 20:21:18    886s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.165, REAL:0.089, MEM:2773.8M
[08/27 20:21:18    886s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2773.8M
[08/27 20:21:18    886s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.035, REAL:0.036, MEM:2773.8M
[08/27 20:21:18    886s] default core: bins with density > 0.750 = 35.55 % ( 364 / 1024 )
[08/27 20:21:18    886s] Density distribution unevenness ratio = 26.076%
[08/27 20:21:18    886s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2773.8M
[08/27 20:21:18    886s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2773.8M
[08/27 20:21:18    886s] All LLGs are deleted
[08/27 20:21:18    886s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2773.8M
[08/27 20:21:18    886s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2773.8M
[08/27 20:21:18    886s] 
[08/27 20:21:18    886s] *** Start incrementalPlace ***
[08/27 20:21:18    886s] User Input Parameters:
[08/27 20:21:18    886s] - Congestion Driven    : On
[08/27 20:21:18    886s] - Timing Driven        : On
[08/27 20:21:18    886s] - Area-Violation Based : On
[08/27 20:21:18    886s] - Start Rollback Level : -5
[08/27 20:21:18    886s] - Legalized            : On
[08/27 20:21:18    886s] - Window Based         : Off
[08/27 20:21:18    886s] - eDen incr mode       : Off
[08/27 20:21:18    886s] - Small incr mode      : Off
[08/27 20:21:18    886s] 
[08/27 20:21:18    886s] Init WL Bound for IncrIp in placeDesign ... 
[08/27 20:21:18    886s] No Views given, use default active views for adaptive view pruning
[08/27 20:21:18    886s] SKP will enable view:
[08/27 20:21:18    886s]   func_view_wc
[08/27 20:21:18    886s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2773.8M
[08/27 20:21:18    886s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.024, REAL:0.024, MEM:2773.8M
[08/27 20:21:18    886s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2773.8M
[08/27 20:21:18    886s] Starting Early Global Route congestion estimation: mem = 2773.8M
[08/27 20:21:18    886s] (I)       Started Loading and Dumping File ( Curr Mem: 2773.83 MB )
[08/27 20:21:18    886s] (I)       Reading DB...
[08/27 20:21:18    886s] (I)       Read data from FE... (mem=2773.8M)
[08/27 20:21:18    886s] (I)       Read nodes and places... (mem=2773.8M)
[08/27 20:21:19    886s] (I)       Done Read nodes and places (cpu=0.044s, mem=2773.8M)
[08/27 20:21:19    886s] (I)       Read nets... (mem=2773.8M)
[08/27 20:21:19    886s] (I)       Done Read nets (cpu=0.110s, mem=2773.8M)
[08/27 20:21:19    886s] (I)       Done Read data from FE (cpu=0.154s, mem=2773.8M)
[08/27 20:21:19    886s] (I)       before initializing RouteDB syMemory usage = 2773.8 MB
[08/27 20:21:19    886s] (I)       == Non-default Options ==
[08/27 20:21:19    886s] (I)       Maximum routing layer                              : 4
[08/27 20:21:19    886s] (I)       Number threads                                     : 8
[08/27 20:21:19    886s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:21:19    886s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:21:19    886s] (I)       Use row-based GCell size
[08/27 20:21:19    886s] (I)       GCell unit size  : 3780
[08/27 20:21:19    886s] (I)       GCell multiplier : 1
[08/27 20:21:19    886s] (I)       build grid graph
[08/27 20:21:19    886s] (I)       build grid graph start
[08/27 20:21:19    886s] [NR-eGR] Track table information for default rule: 
[08/27 20:21:19    886s] [NR-eGR] Metal1 has no routable track
[08/27 20:21:19    886s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:21:19    886s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:21:19    886s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:21:19    886s] (I)       build grid graph end
[08/27 20:21:19    886s] (I)       ===========================================================================
[08/27 20:21:19    886s] (I)       == Report All Rule Vias ==
[08/27 20:21:19    886s] (I)       ===========================================================================
[08/27 20:21:19    886s] (I)        Via Rule : (Default)
[08/27 20:21:19    886s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:21:19    886s] (I)       ---------------------------------------------------------------------------
[08/27 20:21:19    886s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:21:19    886s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:21:19    886s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:21:19    886s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:21:19    886s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:21:19    886s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:21:19    886s] (I)       ===========================================================================
[08/27 20:21:19    886s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2773.83 MB )
[08/27 20:21:19    886s] (I)       Num PG vias on layer 2 : 0
[08/27 20:21:19    886s] (I)       Num PG vias on layer 3 : 0
[08/27 20:21:19    886s] (I)       Num PG vias on layer 4 : 0
[08/27 20:21:19    886s] [NR-eGR] Read 80495 PG shapes
[08/27 20:21:19    886s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2773.83 MB )
[08/27 20:21:19    886s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:21:19    886s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:21:19    886s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:21:19    886s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:21:19    886s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:21:19    886s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:21:19    886s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:21:19    886s] (I)       readDataFromPlaceDB
[08/27 20:21:19    886s] (I)       Read net information..
[08/27 20:21:19    886s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:21:19    886s] (I)       Read testcase time = 0.015 seconds
[08/27 20:21:19    886s] 
[08/27 20:21:19    886s] (I)       early_global_route_priority property id does not exist.
[08/27 20:21:19    886s] (I)       Start initializing grid graph
[08/27 20:21:19    886s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:21:19    886s] (I)       End initializing grid graph
[08/27 20:21:19    886s] (I)       Model blockages into capacity
[08/27 20:21:19    886s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:21:19    886s] (I)       Started Modeling ( Curr Mem: 2773.83 MB )
[08/27 20:21:19    886s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:21:19    886s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:21:19    886s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:21:19    886s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2773.83 MB )
[08/27 20:21:19    886s] (I)       -- layer congestion ratio --
[08/27 20:21:19    886s] (I)       Layer 1 : 0.100000
[08/27 20:21:19    886s] (I)       Layer 2 : 0.700000
[08/27 20:21:19    886s] (I)       Layer 3 : 0.700000
[08/27 20:21:19    886s] (I)       Layer 4 : 0.700000
[08/27 20:21:19    886s] (I)       ----------------------------
[08/27 20:21:19    886s] (I)       Number of ignored nets = 48
[08/27 20:21:19    886s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:21:19    886s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:21:19    886s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:21:19    886s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:21:19    886s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:21:19    886s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:21:19    886s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:21:19    886s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:21:19    886s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:21:19    886s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:21:19    886s] (I)       Before initializing Early Global Route syMemory usage = 2773.8 MB
[08/27 20:21:19    886s] (I)       Ndr track 0 does not exist
[08/27 20:21:19    886s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:21:19    886s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:21:19    886s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:21:19    886s] (I)       Site width          :   480  (dbu)
[08/27 20:21:19    886s] (I)       Row height          :  3780  (dbu)
[08/27 20:21:19    886s] (I)       GCell width         :  3780  (dbu)
[08/27 20:21:19    886s] (I)       GCell height        :  3780  (dbu)
[08/27 20:21:19    886s] (I)       Grid                :   487   487     4
[08/27 20:21:19    886s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:21:19    886s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:21:19    886s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:21:19    886s] (I)       Default wire width  :   160   200   200   200
[08/27 20:21:19    886s] (I)       Default wire space  :   180   210   210   210
[08/27 20:21:19    886s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:21:19    886s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:21:19    886s] (I)       First track coord   :     0   240   480   240
[08/27 20:21:19    886s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:21:19    886s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:21:19    886s] (I)       Num of masks        :     1     1     1     1
[08/27 20:21:19    886s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:21:19    886s] (I)       --------------------------------------------------------
[08/27 20:21:19    886s] 
[08/27 20:21:19    886s] [NR-eGR] ============ Routing rule table ============
[08/27 20:21:19    886s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:21:19    886s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:21:19    886s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:21:19    886s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:21:19    886s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:21:19    886s] [NR-eGR] ========================================
[08/27 20:21:19    886s] [NR-eGR] 
[08/27 20:21:19    886s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:21:19    886s] (I)       blocked tracks on layer2 : = 874012 / 2133547 (40.97%)
[08/27 20:21:19    886s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:21:19    886s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:21:19    886s] (I)       After initializing Early Global Route syMemory usage = 2773.8 MB
[08/27 20:21:19    886s] (I)       Finished Loading and Dumping File ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 2773.83 MB )
[08/27 20:21:19    886s] (I)       Reset routing kernel
[08/27 20:21:19    886s] (I)       Started Global Routing ( Curr Mem: 2773.83 MB )
[08/27 20:21:19    886s] (I)       ============= Initialization =============
[08/27 20:21:19    886s] (I)       totalPins=116866  totalGlobalPin=114254 (97.76%)
[08/27 20:21:19    886s] (I)       Started Net group 1 ( Curr Mem: 2773.83 MB )
[08/27 20:21:19    886s] (I)       Started Build MST ( Curr Mem: 2773.83 MB )
[08/27 20:21:19    886s] (I)       Generate topology with 8 threads
[08/27 20:21:19    886s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 2785.83 MB )
[08/27 20:21:19    886s] (I)       total 2D Cap : 3717503 = (2629707 H, 1087796 V)
[08/27 20:21:19    886s] [NR-eGR] Layer group 1: route 30155 net(s) in layer range [2, 4]
[08/27 20:21:19    886s] (I)       
[08/27 20:21:19    886s] (I)       ============  Phase 1a Route ============
[08/27 20:21:19    886s] (I)       Started Phase 1a ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    886s] (I)       Started Pattern routing ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Finished Pattern routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 418
[08/27 20:21:19    887s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Usage: 425541 = (221846 H, 203695 V) = (8.44% H, 18.73% V) = (8.386e+05um H, 7.700e+05um V)
[08/27 20:21:19    887s] (I)       Finished Phase 1a ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       
[08/27 20:21:19    887s] (I)       ============  Phase 1b Route ============
[08/27 20:21:19    887s] (I)       Started Phase 1b ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Started Monotonic routing ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Usage: 426422 = (222374 H, 204048 V) = (8.46% H, 18.76% V) = (8.406e+05um H, 7.713e+05um V)
[08/27 20:21:19    887s] (I)       Overflow of layer group 1: 0.66% H + 3.51% V. EstWL: 1.611875e+06um
[08/27 20:21:19    887s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       
[08/27 20:21:19    887s] (I)       ============  Phase 1c Route ============
[08/27 20:21:19    887s] (I)       Started Phase 1c ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Started Two level routing ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Level2 Grid: 98 x 98
[08/27 20:21:19    887s] (I)       Started Two Level Routing ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Finished Two level routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Usage: 429621 = (225168 H, 204453 V) = (8.56% H, 18.80% V) = (8.511e+05um H, 7.728e+05um V)
[08/27 20:21:19    887s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       
[08/27 20:21:19    887s] (I)       ============  Phase 1d Route ============
[08/27 20:21:19    887s] (I)       Started Phase 1d ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Started Detoured routing ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Usage: 429621 = (225168 H, 204453 V) = (8.56% H, 18.80% V) = (8.511e+05um H, 7.728e+05um V)
[08/27 20:21:19    887s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       
[08/27 20:21:19    887s] (I)       ============  Phase 1e Route ============
[08/27 20:21:19    887s] (I)       Started Phase 1e ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Started Route legalization ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Usage: 429626 = (225169 H, 204457 V) = (8.56% H, 18.80% V) = (8.511e+05um H, 7.728e+05um V)
[08/27 20:21:19    887s] [NR-eGR] Early Global Route overflow of layer group 1: 0.29% H + 2.63% V. EstWL: 1.623986e+06um
[08/27 20:21:19    887s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Started Layer assignment ( Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2777.83 MB )
[08/27 20:21:19    887s] (I)       Running layer assignment with 8 threads
[08/27 20:21:20    888s] (I)       Finished Layer assignment ( CPU: 0.57 sec, Real: 0.28 sec, Curr Mem: 2773.83 MB )
[08/27 20:21:20    888s] (I)       Finished Net group 1 ( CPU: 1.16 sec, Real: 0.83 sec, Curr Mem: 2773.83 MB )
[08/27 20:21:20    888s] (I)       
[08/27 20:21:20    888s] (I)       ============  Phase 1l Route ============
[08/27 20:21:20    888s] (I)       Started Phase 1l ( Curr Mem: 2773.83 MB )
[08/27 20:21:20    888s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2773.83 MB )
[08/27 20:21:20    888s] (I)       
[08/27 20:21:20    888s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:21:20    888s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:21:20    888s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:21:20    888s] [NR-eGR]       Layer              (1-5)            (6-10)           (11-15)           (16-21)    OverCon 
[08/27 20:21:20    888s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:21:20    888s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:21:20    888s] [NR-eGR]  Metal2  (2)       171( 0.11%)        28( 0.02%)        19( 0.01%)         5( 0.00%)   ( 0.14%) 
[08/27 20:21:20    888s] [NR-eGR]  Metal3  (3)      3127( 1.94%)        72( 0.04%)        33( 0.02%)        33( 0.02%)   ( 2.03%) 
[08/27 20:21:20    888s] [NR-eGR]  Metal4  (4)        42( 0.03%)        22( 0.01%)        16( 0.01%)         1( 0.00%)   ( 0.05%) 
[08/27 20:21:20    888s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:21:20    888s] [NR-eGR] Total             3340( 0.69%)       122( 0.03%)        68( 0.01%)        39( 0.01%)   ( 0.74%) 
[08/27 20:21:20    888s] [NR-eGR] 
[08/27 20:21:20    888s] (I)       Finished Global Routing ( CPU: 1.19 sec, Real: 0.86 sec, Curr Mem: 2773.83 MB )
[08/27 20:21:20    888s] (I)       total 2D Cap : 3737323 = (2647830 H, 1089493 V)
[08/27 20:21:20    888s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 2.03% V
[08/27 20:21:20    888s] [NR-eGR] Overflow after Early Global Route 0.23% H + 2.58% V
[08/27 20:21:20    888s] Early Global Route congestion estimation runtime: 1.51 seconds, mem = 2773.8M
[08/27 20:21:20    888s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.509, REAL:1.184, MEM:2773.8M
[08/27 20:21:20    888s] OPERPROF: Starting HotSpotCal at level 1, MEM:2773.8M
[08/27 20:21:20    888s] [hotspot] +------------+---------------+---------------+
[08/27 20:21:20    888s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:21:20    888s] [hotspot] +------------+---------------+---------------+
[08/27 20:21:20    888s] [hotspot] | normalized |         32.85 |        114.16 |
[08/27 20:21:20    888s] [hotspot] +------------+---------------+---------------+
[08/27 20:21:20    888s] Local HotSpot Analysis: normalized max congestion hotspot area = 32.85, normalized total congestion hotspot area = 114.16 (area is in unit of 4 std-cell row bins)
[08/27 20:21:20    888s] [hotspot] max/total 32.85/114.16, big hotspot (>10) total 63.41
[08/27 20:21:20    888s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:21:20    888s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:21:20    888s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:21:20    888s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:21:20    888s] [hotspot] |  1  |   547.08   547.08   607.56   728.52 |       30.30   |
[08/27 20:21:20    888s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:21:20    888s] [hotspot] |  2  |   516.84   879.72   577.32   940.20 |       13.70   |
[08/27 20:21:20    888s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:21:20    888s] [hotspot] |  3  |   849.48   909.96   909.96   970.44 |        4.59   |
[08/27 20:21:20    888s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:21:20    888s] [hotspot] |  4  |   970.44  1182.12  1030.92  1242.60 |        4.59   |
[08/27 20:21:20    888s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:21:20    888s] [hotspot] |  5  |  1121.64   849.48  1182.12   909.96 |        3.54   |
[08/27 20:21:20    888s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:21:20    888s] Top 5 hotspots total area: 56.72
[08/27 20:21:20    888s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.022, MEM:2773.8M
[08/27 20:21:20    888s] 
[08/27 20:21:20    888s] === incrementalPlace Internal Loop 1 ===
[08/27 20:21:20    888s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 20:21:20    888s] OPERPROF: Starting IPInitSPData at level 1, MEM:2773.8M
[08/27 20:21:20    888s] #spOpts: N=130 minPadR=1.1 
[08/27 20:21:20    888s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2773.8M
[08/27 20:21:20    888s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2773.8M
[08/27 20:21:20    888s] Core basic site is CoreSite
[08/27 20:21:20    888s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:21:20    888s] Fast DP-INIT is on for default
[08/27 20:21:20    888s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:21:20    888s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.129, REAL:0.061, MEM:2773.8M
[08/27 20:21:20    888s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.247, REAL:0.180, MEM:2773.8M
[08/27 20:21:20    888s] OPERPROF:   Starting post-place ADS at level 2, MEM:2773.8M
[08/27 20:21:20    888s] ADSU 0.471 -> 0.478. GS 30.240
[08/27 20:21:20    888s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.083, REAL:0.084, MEM:2773.8M
[08/27 20:21:20    888s] OPERPROF:   Starting spMPad at level 2, MEM:2773.8M
[08/27 20:21:20    888s] OPERPROF:     Starting spContextMPad at level 3, MEM:2773.8M
[08/27 20:21:20    888s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2773.8M
[08/27 20:21:20    888s] OPERPROF:   Finished spMPad at level 2, CPU:0.019, REAL:0.019, MEM:2773.8M
[08/27 20:21:20    888s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2773.8M
[08/27 20:21:20    888s] 0 delay mode for cte enabled initNetWt.
[08/27 20:21:20    888s] no activity file in design. spp won't run.
[08/27 20:21:20    888s] [spp] 0
[08/27 20:21:20    888s] [adp] 0:1:1:3
[08/27 20:21:20    888s] 0 delay mode for cte disabled initNetWt.
[08/27 20:21:20    888s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.110, REAL:0.111, MEM:2773.8M
[08/27 20:21:20    888s] SP #FI/SF FL/PI 0/0 29988/0
[08/27 20:21:20    888s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.523, REAL:0.457, MEM:2773.8M
[08/27 20:21:20    888s] PP off. flexM 0
[08/27 20:21:20    888s] OPERPROF: Starting CDPad at level 1, MEM:2773.8M
[08/27 20:21:20    888s] 3DP is on.
[08/27 20:21:20    888s] 3DP OF M2 0.005, M4 0.003. Diff 0
[08/27 20:21:20    888s] 3DP DPT Adjust 0. 0.705, 0.740, delta 0.000. WS budget 1000.0000
[08/27 20:21:20    889s] CDPadU 0.650 -> 0.682. R=0.486, N=29988, GS=3.780
[08/27 20:21:20    889s] OPERPROF: Finished CDPad at level 1, CPU:0.706, REAL:0.263, MEM:2773.8M
[08/27 20:21:21    889s] NP #FI/FS/SF FL/PI: 8686/64/0 29988/0
[08/27 20:21:21    889s] no activity file in design. spp won't run.
[08/27 20:21:21    889s] 
[08/27 20:21:21    889s] AB Est...
[08/27 20:21:21    889s] OPERPROF: Starting npPlace at level 1, MEM:2773.8M
[08/27 20:21:21    889s] OPERPROF: Finished npPlace at level 1, CPU:0.211, REAL:0.104, MEM:2785.8M
[08/27 20:21:21    889s] Iteration  5: Skipped, with CDP Off
[08/27 20:21:21    889s] 
[08/27 20:21:21    889s] AB Est...
[08/27 20:21:21    889s] OPERPROF: Starting npPlace at level 1, MEM:2817.8M
[08/27 20:21:21    890s] OPERPROF: Finished npPlace at level 1, CPU:0.199, REAL:0.081, MEM:2785.8M
[08/27 20:21:21    890s] Iteration  6: Skipped, with CDP Off
[08/27 20:21:21    890s] 
[08/27 20:21:21    890s] AB Est...
[08/27 20:21:21    890s] OPERPROF: Starting npPlace at level 1, MEM:2817.8M
[08/27 20:21:21    890s] OPERPROF: Finished npPlace at level 1, CPU:0.188, REAL:0.083, MEM:2785.8M
[08/27 20:21:21    890s] Iteration  7: Skipped, with CDP Off
[08/27 20:21:21    890s] OPERPROF: Starting npPlace at level 1, MEM:2913.8M
[08/27 20:21:21    890s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 20:21:21    890s] No instances found in the vector
[08/27 20:21:21    890s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2817.8M, DRC: 0)
[08/27 20:21:21    890s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:22:00    945s] Iteration  8: Total net bbox = 1.147e+06 (5.65e+05 5.82e+05)
[08/27 20:22:00    945s]               Est.  stn bbox = 1.479e+06 (7.34e+05 7.45e+05)
[08/27 20:22:00    945s]               cpu = 0:00:54.9 real = 0:00:39.0 mem = 3061.5M
[08/27 20:22:00    945s] OPERPROF: Finished npPlace at level 1, CPU:55.035, REAL:38.495, MEM:2965.5M
[08/27 20:22:00    945s] no activity file in design. spp won't run.
[08/27 20:22:00    945s] NP #FI/FS/SF FL/PI: 8686/64/0 29988/0
[08/27 20:22:00    945s] no activity file in design. spp won't run.
[08/27 20:22:00    945s] OPERPROF: Starting npPlace at level 1, MEM:2933.5M
[08/27 20:22:00    946s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 20:22:00    946s] No instances found in the vector
[08/27 20:22:00    946s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2837.5M, DRC: 0)
[08/27 20:22:00    946s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:22:51   1016s] Iteration  9: Total net bbox = 1.193e+06 (5.85e+05 6.08e+05)
[08/27 20:22:51   1016s]               Est.  stn bbox = 1.529e+06 (7.57e+05 7.72e+05)
[08/27 20:22:51   1016s]               cpu = 0:01:10 real = 0:00:51.0 mem = 3062.2M
[08/27 20:22:51   1016s] OPERPROF: Finished npPlace at level 1, CPU:70.515, REAL:50.876, MEM:2966.2M
[08/27 20:22:51   1016s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2838.2M
[08/27 20:22:51   1016s] Starting Early Global Route rough congestion estimation: mem = 2838.2M
[08/27 20:22:51   1016s] (I)       Started Loading and Dumping File ( Curr Mem: 2838.21 MB )
[08/27 20:22:51   1016s] (I)       Reading DB...
[08/27 20:22:51   1016s] (I)       Read data from FE... (mem=2838.2M)
[08/27 20:22:51   1016s] (I)       Read nodes and places... (mem=2838.2M)
[08/27 20:22:51   1016s] (I)       Done Read nodes and places (cpu=0.076s, mem=2838.2M)
[08/27 20:22:51   1016s] (I)       Read nets... (mem=2838.2M)
[08/27 20:22:51   1016s] (I)       Done Read nets (cpu=0.144s, mem=2838.2M)
[08/27 20:22:51   1016s] (I)       Done Read data from FE (cpu=0.220s, mem=2838.2M)
[08/27 20:22:51   1016s] (I)       before initializing RouteDB syMemory usage = 2838.2 MB
[08/27 20:22:51   1016s] (I)       == Non-default Options ==
[08/27 20:22:51   1016s] (I)       Print mode                                         : 2
[08/27 20:22:51   1016s] (I)       Stop if highly congested                           : false
[08/27 20:22:51   1016s] (I)       Maximum routing layer                              : 4
[08/27 20:22:51   1016s] (I)       Assign partition pins                              : false
[08/27 20:22:51   1016s] (I)       Support large GCell                                : true
[08/27 20:22:51   1016s] (I)       Number threads                                     : 8
[08/27 20:22:51   1016s] (I)       Number of rows per GCell                           : 2
[08/27 20:22:51   1016s] (I)       Max num rows per GCell                             : 32
[08/27 20:22:51   1016s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:22:51   1016s] (I)       Use row-based GCell size
[08/27 20:22:51   1016s] (I)       GCell unit size  : 3780
[08/27 20:22:51   1016s] (I)       GCell multiplier : 2
[08/27 20:22:51   1016s] (I)       build grid graph
[08/27 20:22:51   1016s] (I)       build grid graph start
[08/27 20:22:51   1016s] [NR-eGR] Track table information for default rule: 
[08/27 20:22:51   1016s] [NR-eGR] Metal1 has no routable track
[08/27 20:22:51   1016s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:22:51   1016s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:22:51   1016s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:22:51   1016s] (I)       build grid graph end
[08/27 20:22:51   1016s] (I)       ===========================================================================
[08/27 20:22:51   1016s] (I)       == Report All Rule Vias ==
[08/27 20:22:51   1016s] (I)       ===========================================================================
[08/27 20:22:51   1016s] (I)        Via Rule : (Default)
[08/27 20:22:51   1016s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:22:51   1016s] (I)       ---------------------------------------------------------------------------
[08/27 20:22:51   1016s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:22:51   1016s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:22:51   1016s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:22:51   1016s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:22:51   1016s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:22:51   1016s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:22:51   1016s] (I)       ===========================================================================
[08/27 20:22:51   1016s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2838.21 MB )
[08/27 20:22:51   1016s] (I)       Num PG vias on layer 2 : 0
[08/27 20:22:51   1016s] (I)       Num PG vias on layer 3 : 0
[08/27 20:22:51   1016s] (I)       Num PG vias on layer 4 : 0
[08/27 20:22:51   1016s] [NR-eGR] Read 80495 PG shapes
[08/27 20:22:51   1016s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2838.21 MB )
[08/27 20:22:51   1016s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:22:51   1016s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:22:51   1016s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:22:51   1016s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:22:51   1016s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:22:51   1016s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:22:51   1016s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:22:51   1016s] (I)       readDataFromPlaceDB
[08/27 20:22:51   1016s] (I)       Read net information..
[08/27 20:22:51   1016s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:22:51   1016s] (I)       Read testcase time = 0.012 seconds
[08/27 20:22:51   1016s] 
[08/27 20:22:51   1016s] (I)       early_global_route_priority property id does not exist.
[08/27 20:22:51   1016s] (I)       Start initializing grid graph
[08/27 20:22:51   1016s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:22:51   1016s] (I)       End initializing grid graph
[08/27 20:22:51   1016s] (I)       Model blockages into capacity
[08/27 20:22:51   1016s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:22:51   1016s] (I)       Started Modeling ( Curr Mem: 2838.21 MB )
[08/27 20:22:51   1016s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:22:51   1016s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:22:51   1016s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:22:51   1016s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2838.21 MB )
[08/27 20:22:51   1016s] (I)       -- layer congestion ratio --
[08/27 20:22:51   1016s] (I)       Layer 1 : 0.100000
[08/27 20:22:51   1016s] (I)       Layer 2 : 0.700000
[08/27 20:22:51   1016s] (I)       Layer 3 : 0.700000
[08/27 20:22:51   1016s] (I)       Layer 4 : 0.700000
[08/27 20:22:51   1016s] (I)       ----------------------------
[08/27 20:22:51   1016s] (I)       Number of ignored nets = 48
[08/27 20:22:51   1016s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:22:51   1016s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:22:51   1016s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:22:51   1016s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:22:51   1016s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:22:51   1016s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:22:51   1016s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:22:51   1016s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:22:51   1016s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:22:51   1016s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:22:51   1016s] (I)       Before initializing Early Global Route syMemory usage = 2838.2 MB
[08/27 20:22:51   1016s] (I)       Ndr track 0 does not exist
[08/27 20:22:51   1016s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:22:51   1016s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:22:51   1016s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:22:51   1016s] (I)       Site width          :   480  (dbu)
[08/27 20:22:51   1016s] (I)       Row height          :  3780  (dbu)
[08/27 20:22:51   1016s] (I)       GCell width         :  7560  (dbu)
[08/27 20:22:51   1016s] (I)       GCell height        :  7560  (dbu)
[08/27 20:22:51   1016s] (I)       Grid                :   244   244     4
[08/27 20:22:51   1016s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:22:51   1016s] (I)       Vertical capacity   :     0     0  7560     0
[08/27 20:22:51   1016s] (I)       Horizontal capacity :     0  7560     0  7560
[08/27 20:22:51   1016s] (I)       Default wire width  :   160   200   200   200
[08/27 20:22:51   1016s] (I)       Default wire space  :   180   210   210   210
[08/27 20:22:51   1016s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:22:51   1016s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:22:51   1016s] (I)       First track coord   :     0   240   480   240
[08/27 20:22:51   1016s] (I)       Num tracks per GCell: 22.24 18.00 15.75 18.00
[08/27 20:22:51   1016s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:22:51   1016s] (I)       Num of masks        :     1     1     1     1
[08/27 20:22:51   1016s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:22:51   1016s] (I)       --------------------------------------------------------
[08/27 20:22:51   1016s] 
[08/27 20:22:51   1016s] [NR-eGR] ============ Routing rule table ============
[08/27 20:22:51   1016s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:22:51   1016s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:22:51   1016s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:22:51   1016s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:22:51   1016s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:22:51   1016s] [NR-eGR] ========================================
[08/27 20:22:51   1016s] [NR-eGR] 
[08/27 20:22:51   1016s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:22:51   1016s] (I)       blocked tracks on layer2 : = 475876 / 1068964 (44.52%)
[08/27 20:22:51   1016s] (I)       blocked tracks on layer3 : = 406954 / 935252 (43.51%)
[08/27 20:22:51   1016s] (I)       blocked tracks on layer4 : = 420035 / 1068964 (39.29%)
[08/27 20:22:51   1016s] (I)       After initializing Early Global Route syMemory usage = 2838.2 MB
[08/27 20:22:51   1016s] (I)       Finished Loading and Dumping File ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 2838.21 MB )
[08/27 20:22:51   1016s] (I)       Reset routing kernel
[08/27 20:22:51   1016s] (I)       ============= Initialization =============
[08/27 20:22:51   1016s] (I)       numLocalWires=41944  numGlobalNetBranches=14946  numLocalNetBranches=6102
[08/27 20:22:51   1016s] (I)       totalPins=116866  totalGlobalPin=90147 (77.14%)
[08/27 20:22:51   1016s] (I)       Started Build MST ( Curr Mem: 2838.21 MB )
[08/27 20:22:51   1016s] (I)       Generate topology with 8 threads
[08/27 20:22:51   1016s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2850.21 MB )
[08/27 20:22:51   1016s] (I)       total 2D Cap : 1865345 = (1319671 H, 545674 V)
[08/27 20:22:51   1016s] (I)       
[08/27 20:22:51   1016s] (I)       ============  Phase 1a Route ============
[08/27 20:22:51   1016s] (I)       Started Phase 1a ( Curr Mem: 2842.21 MB )
[08/27 20:22:51   1016s] (I)       Started Pattern routing ( Curr Mem: 2842.21 MB )
[08/27 20:22:51   1016s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2842.21 MB )
[08/27 20:22:51   1016s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2842.21 MB )
[08/27 20:22:51   1016s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 221
[08/27 20:22:51   1016s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2842.21 MB )
[08/27 20:22:51   1016s] (I)       Usage: 218284 = (117003 H, 101281 V) = (8.87% H, 18.56% V) = (8.845e+05um H, 7.657e+05um V)
[08/27 20:22:51   1016s] (I)       Finished Phase 1a ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 2842.21 MB )
[08/27 20:22:51   1016s] (I)       
[08/27 20:22:51   1016s] (I)       ============  Phase 1b Route ============
[08/27 20:22:51   1016s] (I)       Started Phase 1b ( Curr Mem: 2842.21 MB )
[08/27 20:22:51   1016s] (I)       Started Monotonic routing ( Curr Mem: 2842.21 MB )
[08/27 20:22:51   1017s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2842.21 MB )
[08/27 20:22:51   1017s] (I)       Usage: 218394 = (117106 H, 101288 V) = (8.87% H, 18.56% V) = (8.853e+05um H, 7.657e+05um V)
[08/27 20:22:51   1017s] (I)       eGR overflow: 0.87% H + 2.63% V
[08/27 20:22:51   1017s] 
[08/27 20:22:51   1017s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2842.21 MB )
[08/27 20:22:51   1017s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.27% H + 0.80% V
[08/27 20:22:51   1017s] Finished Early Global Route rough congestion estimation: mem = 2842.2M
[08/27 20:22:51   1017s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.535, REAL:0.514, MEM:2842.2M
[08/27 20:22:51   1017s] earlyGlobalRoute rough estimation gcell size 2 row height
[08/27 20:22:51   1017s] OPERPROF: Starting CDPad at level 1, MEM:2842.2M
[08/27 20:22:52   1017s] CDPadU 0.681 -> 0.682. R=0.485, N=29988, GS=7.560
[08/27 20:22:52   1017s] OPERPROF: Finished CDPad at level 1, CPU:0.347, REAL:0.185, MEM:2838.2M
[08/27 20:22:52   1017s] no activity file in design. spp won't run.
[08/27 20:22:52   1017s] NP #FI/FS/SF FL/PI: 8686/64/0 29988/0
[08/27 20:22:52   1017s] no activity file in design. spp won't run.
[08/27 20:22:52   1017s] OPERPROF: Starting npPlace at level 1, MEM:2934.2M
[08/27 20:22:52   1017s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 20:22:52   1017s] No instances found in the vector
[08/27 20:22:52   1017s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2838.2M, DRC: 0)
[08/27 20:22:52   1017s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:22:56   1024s] OPERPROF: Finished npPlace at level 1, CPU:6.889, REAL:4.633, MEM:2960.2M
[08/27 20:22:56   1024s] no activity file in design. spp won't run.
[08/27 20:22:56   1024s] NP #FI/FS/SF FL/PI: 8686/64/0 29988/0
[08/27 20:22:57   1024s] no activity file in design. spp won't run.
[08/27 20:22:57   1024s] OPERPROF: Starting npPlace at level 1, MEM:2928.2M
[08/27 20:22:57   1025s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 20:22:57   1025s] No instances found in the vector
[08/27 20:22:57   1025s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2832.2M, DRC: 0)
[08/27 20:22:57   1025s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:23:26   1076s] Iteration 10: Total net bbox = 1.213e+06 (5.94e+05 6.19e+05)
[08/27 20:23:26   1076s]               Est.  stn bbox = 1.543e+06 (7.62e+05 7.80e+05)
[08/27 20:23:26   1076s]               cpu = 0:00:51.5 real = 0:00:29.0 mem = 3059.2M
[08/27 20:23:26   1076s] OPERPROF: Finished npPlace at level 1, CPU:51.605, REAL:29.321, MEM:2963.2M
[08/27 20:23:26   1076s] no activity file in design. spp won't run.
[08/27 20:23:26   1076s] NP #FI/FS/SF FL/PI: 8686/64/0 29988/0
[08/27 20:23:26   1076s] no activity file in design. spp won't run.
[08/27 20:23:26   1076s] OPERPROF: Starting npPlace at level 1, MEM:2931.2M
[08/27 20:23:26   1076s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 20:23:26   1076s] No instances found in the vector
[08/27 20:23:26   1076s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2835.2M, DRC: 0)
[08/27 20:23:26   1076s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:23:41   1102s] Iteration 11: Total net bbox = 1.258e+06 (6.13e+05 6.45e+05)
[08/27 20:23:41   1102s]               Est.  stn bbox = 1.585e+06 (7.79e+05 8.05e+05)
[08/27 20:23:41   1102s]               cpu = 0:00:25.5 real = 0:00:15.0 mem = 3061.2M
[08/27 20:23:41   1102s] OPERPROF: Finished npPlace at level 1, CPU:25.695, REAL:14.430, MEM:2965.2M
[08/27 20:23:41   1102s] no activity file in design. spp won't run.
[08/27 20:23:41   1102s] NP #FI/FS/SF FL/PI: 8686/64/0 29988/0
[08/27 20:23:41   1102s] no activity file in design. spp won't run.
[08/27 20:23:41   1102s] OPERPROF: Starting npPlace at level 1, MEM:2933.2M
[08/27 20:23:41   1103s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[08/27 20:23:41   1103s] No instances found in the vector
[08/27 20:23:41   1103s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2837.2M, DRC: 0)
[08/27 20:23:41   1103s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:23:54   1124s] Iteration 12: Total net bbox = 1.265e+06 (6.20e+05 6.45e+05)
[08/27 20:23:54   1124s]               Est.  stn bbox = 1.593e+06 (7.87e+05 8.06e+05)
[08/27 20:23:54   1124s]               cpu = 0:00:21.2 real = 0:00:13.0 mem = 3067.2M
[08/27 20:23:54   1124s] OPERPROF: Finished npPlace at level 1, CPU:21.332, REAL:12.686, MEM:2971.2M
[08/27 20:23:54   1124s] Move report: Timing Driven Placement moves 29988 insts, mean move: 24.39 um, max move: 425.75 um
[08/27 20:23:54   1124s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/_0972_): (1504.80, 1507.20) --> (1226.79, 1359.46)
[08/27 20:23:54   1124s] no activity file in design. spp won't run.
[08/27 20:23:54   1124s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.011, REAL:0.011, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.049, REAL:0.050, MEM:2843.2M
[08/27 20:23:54   1124s] 
[08/27 20:23:54   1124s] Finished Incremental Placement (cpu=0:03:56, real=0:02:34, mem=2843.2M)
[08/27 20:23:54   1124s] CongRepair sets shifter mode to gplace
[08/27 20:23:54   1124s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2843.2M
[08/27 20:23:54   1124s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:23:54   1124s] All LLGs are deleted
[08/27 20:23:54   1124s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2843.2M
[08/27 20:23:54   1124s] Core basic site is CoreSite
[08/27 20:23:54   1124s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:23:54   1124s] Fast DP-INIT is on for default
[08/27 20:23:54   1124s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:23:54   1124s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.139, REAL:0.056, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:         Starting CMU at level 5, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.003, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.175, REAL:0.095, MEM:2843.2M
[08/27 20:23:54   1124s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2843.2MB).
[08/27 20:23:54   1124s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.227, REAL:0.148, MEM:2843.2M
[08/27 20:23:54   1124s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.227, REAL:0.148, MEM:2843.2M
[08/27 20:23:54   1124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.2
[08/27 20:23:54   1124s] OPERPROF:   Starting RefinePlace at level 2, MEM:2843.2M
[08/27 20:23:54   1124s] *** Starting refinePlace (0:18:45 mem=2843.2M) ***
[08/27 20:23:54   1124s] Total net bbox length = 1.298e+06 (6.509e+05 6.469e+05) (ext = 3.560e+04)
[08/27 20:23:54   1124s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:23:54   1124s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2843.2M
[08/27 20:23:54   1124s] Starting refinePlace ...
[08/27 20:23:54   1124s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:23:54   1124s]    Spread Effort: high, standalone mode, useDDP on.
[08/27 20:23:54   1125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=2843.2MB) @(0:18:45 - 0:18:45).
[08/27 20:23:54   1125s] Move report: preRPlace moves 29988 insts, mean move: 1.30 um, max move: 14.60 um
[08/27 20:23:54   1125s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.progbuf_o_217__reg): (379.22, 792.08) --> (393.12, 792.78)
[08/27 20:23:54   1125s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:23:54   1125s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 20:23:54   1125s] tweakage running in 8 threads.
[08/27 20:23:54   1125s] Placement tweakage begins.
[08/27 20:23:54   1125s] wire length = 1.678e+06
[08/27 20:23:56   1127s] wire length = 1.631e+06
[08/27 20:23:56   1127s] Placement tweakage ends.
[08/27 20:23:56   1127s] Move report: tweak moves 4090 insts, mean move: 5.85 um, max move: 34.08 um
[08/27 20:23:56   1127s] 	Max move on inst (i_croc_soc/i_croc/_3769_): (871.20, 936.42) --> (905.28, 936.42)
[08/27 20:23:56   1127s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=2843.2MB) @(0:18:46 - 0:18:48).
[08/27 20:23:56   1127s] 
[08/27 20:23:56   1127s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:23:56   1128s] Move report: legalization moves 6 insts, mean move: 4.07 um, max move: 8.16 um
[08/27 20:23:56   1128s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/_48_): (1420.80, 554.64) --> (1428.96, 554.64)
[08/27 20:23:56   1128s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:00.0, mem=2843.2MB) @(0:18:48 - 0:18:49).
[08/27 20:23:56   1128s] Move report: Detail placement moves 29988 insts, mean move: 2.05 um, max move: 35.01 um
[08/27 20:23:56   1128s] 	Max move on inst (i_croc_soc/i_croc/_3769_): (871.17, 935.51) --> (905.28, 936.42)
[08/27 20:23:56   1128s] 	Runtime: CPU: 0:00:04.3 REAL: 0:00:02.0 MEM: 2843.2MB
[08/27 20:23:56   1128s] Statistics of distance of Instance movement in refine placement:
[08/27 20:23:56   1128s]   maximum (X+Y) =        35.01 um
[08/27 20:23:56   1128s]   inst (i_croc_soc/i_croc/_3769_) with max move: (871.172, 935.515) -> (905.28, 936.42)
[08/27 20:23:56   1128s]   mean    (X+Y) =         2.05 um
[08/27 20:23:56   1128s] Summary Report:
[08/27 20:23:56   1128s] Instances move: 29988 (out of 29988 movable)
[08/27 20:23:56   1128s] Instances flipped: 0
[08/27 20:23:56   1128s] Mean displacement: 2.05 um
[08/27 20:23:56   1128s] Max displacement: 35.01 um (Instance: i_croc_soc/i_croc/_3769_) (871.172, 935.515) -> (905.28, 936.42)
[08/27 20:23:56   1128s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_a21oi_1
[08/27 20:23:56   1128s] 	Violation at original loc: Placement Blockage Violation
[08/27 20:23:56   1128s] Total instances moved : 29988
[08/27 20:23:56   1128s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.348, REAL:2.569, MEM:2843.2M
[08/27 20:23:56   1128s] Total net bbox length = 1.262e+06 (6.120e+05 6.496e+05) (ext = 3.541e+04)
[08/27 20:23:56   1128s] Runtime: CPU: 0:00:04.4 REAL: 0:00:02.0 MEM: 2843.2MB
[08/27 20:23:56   1128s] [CPU] RefinePlace/total (cpu=0:00:04.4, real=0:00:02.0, mem=2843.2MB) @(0:18:45 - 0:18:49).
[08/27 20:23:56   1128s] *** Finished refinePlace (0:18:49 mem=2843.2M) ***
[08/27 20:23:56   1128s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.2
[08/27 20:23:56   1128s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.427, REAL:2.649, MEM:2843.2M
[08/27 20:23:56   1129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2843.2M
[08/27 20:23:56   1129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.015, REAL:0.015, MEM:2843.2M
[08/27 20:23:56   1129s] All LLGs are deleted
[08/27 20:23:56   1129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2843.2M
[08/27 20:23:56   1129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2843.2M
[08/27 20:23:56   1129s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.697, REAL:2.826, MEM:2843.2M
[08/27 20:23:56   1129s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2843.2M
[08/27 20:23:56   1129s] Starting Early Global Route congestion estimation: mem = 2843.2M
[08/27 20:23:56   1129s] (I)       Started Loading and Dumping File ( Curr Mem: 2843.17 MB )
[08/27 20:23:56   1129s] (I)       Reading DB...
[08/27 20:23:56   1129s] (I)       Read data from FE... (mem=2843.2M)
[08/27 20:23:56   1129s] (I)       Read nodes and places... (mem=2843.2M)
[08/27 20:23:57   1129s] (I)       Done Read nodes and places (cpu=0.042s, mem=2843.2M)
[08/27 20:23:57   1129s] (I)       Read nets... (mem=2843.2M)
[08/27 20:23:57   1129s] (I)       Done Read nets (cpu=0.112s, mem=2843.2M)
[08/27 20:23:57   1129s] (I)       Done Read data from FE (cpu=0.155s, mem=2843.2M)
[08/27 20:23:57   1129s] (I)       before initializing RouteDB syMemory usage = 2843.2 MB
[08/27 20:23:57   1129s] (I)       == Non-default Options ==
[08/27 20:23:57   1129s] (I)       Maximum routing layer                              : 4
[08/27 20:23:57   1129s] (I)       Number threads                                     : 8
[08/27 20:23:57   1129s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:23:57   1129s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:23:57   1129s] (I)       Use row-based GCell size
[08/27 20:23:57   1129s] (I)       GCell unit size  : 3780
[08/27 20:23:57   1129s] (I)       GCell multiplier : 1
[08/27 20:23:57   1129s] (I)       build grid graph
[08/27 20:23:57   1129s] (I)       build grid graph start
[08/27 20:23:57   1129s] [NR-eGR] Track table information for default rule: 
[08/27 20:23:57   1129s] [NR-eGR] Metal1 has no routable track
[08/27 20:23:57   1129s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:23:57   1129s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:23:57   1129s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:23:57   1129s] (I)       build grid graph end
[08/27 20:23:57   1129s] (I)       ===========================================================================
[08/27 20:23:57   1129s] (I)       == Report All Rule Vias ==
[08/27 20:23:57   1129s] (I)       ===========================================================================
[08/27 20:23:57   1129s] (I)        Via Rule : (Default)
[08/27 20:23:57   1129s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:23:57   1129s] (I)       ---------------------------------------------------------------------------
[08/27 20:23:57   1129s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:23:57   1129s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:23:57   1129s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:23:57   1129s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:23:57   1129s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:23:57   1129s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:23:57   1129s] (I)       ===========================================================================
[08/27 20:23:57   1129s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2843.17 MB )
[08/27 20:23:57   1129s] (I)       Num PG vias on layer 2 : 0
[08/27 20:23:57   1129s] (I)       Num PG vias on layer 3 : 0
[08/27 20:23:57   1129s] (I)       Num PG vias on layer 4 : 0
[08/27 20:23:57   1129s] [NR-eGR] Read 80495 PG shapes
[08/27 20:23:57   1129s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2843.17 MB )
[08/27 20:23:57   1129s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:23:57   1129s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:23:57   1129s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:23:57   1129s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:23:57   1129s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:23:57   1129s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:23:57   1129s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:23:57   1129s] (I)       readDataFromPlaceDB
[08/27 20:23:57   1129s] (I)       Read net information..
[08/27 20:23:57   1129s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:23:57   1129s] (I)       Read testcase time = 0.012 seconds
[08/27 20:23:57   1129s] 
[08/27 20:23:57   1129s] (I)       early_global_route_priority property id does not exist.
[08/27 20:23:57   1129s] (I)       Start initializing grid graph
[08/27 20:23:57   1129s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:23:57   1129s] (I)       End initializing grid graph
[08/27 20:23:57   1129s] (I)       Model blockages into capacity
[08/27 20:23:57   1129s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:23:57   1129s] (I)       Started Modeling ( Curr Mem: 2843.17 MB )
[08/27 20:23:57   1129s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:23:57   1129s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:23:57   1129s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:23:57   1129s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2843.17 MB )
[08/27 20:23:57   1129s] (I)       -- layer congestion ratio --
[08/27 20:23:57   1129s] (I)       Layer 1 : 0.100000
[08/27 20:23:57   1129s] (I)       Layer 2 : 0.700000
[08/27 20:23:57   1129s] (I)       Layer 3 : 0.700000
[08/27 20:23:57   1129s] (I)       Layer 4 : 0.700000
[08/27 20:23:57   1129s] (I)       ----------------------------
[08/27 20:23:57   1129s] (I)       Number of ignored nets = 48
[08/27 20:23:57   1129s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:23:57   1129s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:23:57   1129s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:23:57   1129s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:23:57   1129s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:23:57   1129s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:23:57   1129s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:23:57   1129s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:23:57   1129s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:23:57   1129s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:23:57   1129s] (I)       Before initializing Early Global Route syMemory usage = 2843.2 MB
[08/27 20:23:57   1129s] (I)       Ndr track 0 does not exist
[08/27 20:23:57   1129s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:23:57   1129s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:23:57   1129s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:23:57   1129s] (I)       Site width          :   480  (dbu)
[08/27 20:23:57   1129s] (I)       Row height          :  3780  (dbu)
[08/27 20:23:57   1129s] (I)       GCell width         :  3780  (dbu)
[08/27 20:23:57   1129s] (I)       GCell height        :  3780  (dbu)
[08/27 20:23:57   1129s] (I)       Grid                :   487   487     4
[08/27 20:23:57   1129s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:23:57   1129s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:23:57   1129s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:23:57   1129s] (I)       Default wire width  :   160   200   200   200
[08/27 20:23:57   1129s] (I)       Default wire space  :   180   210   210   210
[08/27 20:23:57   1129s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:23:57   1129s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:23:57   1129s] (I)       First track coord   :     0   240   480   240
[08/27 20:23:57   1129s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:23:57   1129s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:23:57   1129s] (I)       Num of masks        :     1     1     1     1
[08/27 20:23:57   1129s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:23:57   1129s] (I)       --------------------------------------------------------
[08/27 20:23:57   1129s] 
[08/27 20:23:57   1129s] [NR-eGR] ============ Routing rule table ============
[08/27 20:23:57   1129s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:23:57   1129s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:23:57   1129s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:23:57   1129s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:23:57   1129s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:23:57   1129s] [NR-eGR] ========================================
[08/27 20:23:57   1129s] [NR-eGR] 
[08/27 20:23:57   1129s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:23:57   1129s] (I)       blocked tracks on layer2 : = 874335 / 2133547 (40.98%)
[08/27 20:23:57   1129s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:23:57   1129s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:23:57   1129s] (I)       After initializing Early Global Route syMemory usage = 2843.2 MB
[08/27 20:23:57   1129s] (I)       Finished Loading and Dumping File ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2843.17 MB )
[08/27 20:23:57   1129s] (I)       Reset routing kernel
[08/27 20:23:57   1129s] (I)       Started Global Routing ( Curr Mem: 2843.17 MB )
[08/27 20:23:57   1129s] (I)       ============= Initialization =============
[08/27 20:23:57   1129s] (I)       totalPins=116866  totalGlobalPin=115291 (98.65%)
[08/27 20:23:57   1129s] (I)       Started Net group 1 ( Curr Mem: 2843.17 MB )
[08/27 20:23:57   1129s] (I)       Started Build MST ( Curr Mem: 2843.17 MB )
[08/27 20:23:57   1129s] (I)       Generate topology with 8 threads
[08/27 20:23:57   1129s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 2855.17 MB )
[08/27 20:23:57   1129s] (I)       total 2D Cap : 3717328 = (2629532 H, 1087796 V)
[08/27 20:23:57   1129s] [NR-eGR] Layer group 1: route 30155 net(s) in layer range [2, 4]
[08/27 20:23:57   1129s] (I)       
[08/27 20:23:57   1129s] (I)       ============  Phase 1a Route ============
[08/27 20:23:57   1129s] (I)       Started Phase 1a ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Started Pattern routing ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Finished Pattern routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 420
[08/27 20:23:57   1129s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Usage: 446971 = (230903 H, 216068 V) = (8.78% H, 19.86% V) = (8.728e+05um H, 8.167e+05um V)
[08/27 20:23:57   1129s] (I)       Finished Phase 1a ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       
[08/27 20:23:57   1129s] (I)       ============  Phase 1b Route ============
[08/27 20:23:57   1129s] (I)       Started Phase 1b ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Started Monotonic routing ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Usage: 447812 = (231470 H, 216342 V) = (8.80% H, 19.89% V) = (8.750e+05um H, 8.178e+05um V)
[08/27 20:23:57   1129s] (I)       Overflow of layer group 1: 0.67% H + 3.06% V. EstWL: 1.692729e+06um
[08/27 20:23:57   1129s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       
[08/27 20:23:57   1129s] (I)       ============  Phase 1c Route ============
[08/27 20:23:57   1129s] (I)       Started Phase 1c ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Started Two level routing ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Level2 Grid: 98 x 98
[08/27 20:23:57   1129s] (I)       Started Two Level Routing ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Finished Two level routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Usage: 450947 = (234290 H, 216657 V) = (8.91% H, 19.92% V) = (8.856e+05um H, 8.190e+05um V)
[08/27 20:23:57   1129s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       
[08/27 20:23:57   1129s] (I)       ============  Phase 1d Route ============
[08/27 20:23:57   1129s] (I)       Started Phase 1d ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Started Detoured routing ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Usage: 450947 = (234290 H, 216657 V) = (8.91% H, 19.92% V) = (8.856e+05um H, 8.190e+05um V)
[08/27 20:23:57   1129s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       
[08/27 20:23:57   1129s] (I)       ============  Phase 1e Route ============
[08/27 20:23:57   1129s] (I)       Started Phase 1e ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Started Route legalization ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Usage: 450952 = (234291 H, 216661 V) = (8.91% H, 19.92% V) = (8.856e+05um H, 8.190e+05um V)
[08/27 20:23:57   1129s] [NR-eGR] Early Global Route overflow of layer group 1: 0.29% H + 2.26% V. EstWL: 1.704599e+06um
[08/27 20:23:57   1129s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Started Layer assignment ( Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2847.17 MB )
[08/27 20:23:57   1129s] (I)       Running layer assignment with 8 threads
[08/27 20:23:58   1130s] (I)       Finished Layer assignment ( CPU: 0.53 sec, Real: 0.24 sec, Curr Mem: 2843.17 MB )
[08/27 20:23:58   1130s] (I)       Finished Net group 1 ( CPU: 1.08 sec, Real: 0.75 sec, Curr Mem: 2843.17 MB )
[08/27 20:23:58   1130s] (I)       
[08/27 20:23:58   1130s] (I)       ============  Phase 1l Route ============
[08/27 20:23:58   1130s] (I)       Started Phase 1l ( Curr Mem: 2843.17 MB )
[08/27 20:23:58   1130s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2843.17 MB )
[08/27 20:23:58   1130s] (I)       
[08/27 20:23:58   1130s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:23:58   1130s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:23:58   1130s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:23:58   1130s] [NR-eGR]       Layer              (1-5)            (6-10)           (11-15)           (16-21)    OverCon 
[08/27 20:23:58   1130s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:23:58   1130s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:23:58   1130s] [NR-eGR]  Metal2  (2)       182( 0.11%)        31( 0.02%)        21( 0.01%)         0( 0.00%)   ( 0.15%) 
[08/27 20:23:58   1130s] [NR-eGR]  Metal3  (3)      2573( 1.60%)        73( 0.05%)        32( 0.02%)        33( 0.02%)   ( 1.68%) 
[08/27 20:23:58   1130s] [NR-eGR]  Metal4  (4)        68( 0.04%)        17( 0.01%)        11( 0.01%)         0( 0.00%)   ( 0.06%) 
[08/27 20:23:58   1130s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:23:58   1130s] [NR-eGR] Total             2823( 0.58%)       121( 0.03%)        64( 0.01%)        33( 0.01%)   ( 0.63%) 
[08/27 20:23:58   1130s] [NR-eGR] 
[08/27 20:23:58   1130s] (I)       Finished Global Routing ( CPU: 1.11 sec, Real: 0.78 sec, Curr Mem: 2843.17 MB )
[08/27 20:23:58   1130s] (I)       total 2D Cap : 3737258 = (2647765 H, 1089493 V)
[08/27 20:23:58   1130s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.11% H + 1.68% V
[08/27 20:23:58   1130s] [NR-eGR] Overflow after Early Global Route 0.23% H + 2.18% V
[08/27 20:23:58   1130s] Early Global Route congestion estimation runtime: 1.44 seconds, mem = 2843.2M
[08/27 20:23:58   1130s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.439, REAL:1.116, MEM:2843.2M
[08/27 20:23:58   1130s] OPERPROF: Starting HotSpotCal at level 1, MEM:2843.2M
[08/27 20:23:58   1130s] [hotspot] +------------+---------------+---------------+
[08/27 20:23:58   1130s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:23:58   1130s] [hotspot] +------------+---------------+---------------+
[08/27 20:23:58   1130s] [hotspot] | normalized |         28.00 |         75.61 |
[08/27 20:23:58   1130s] [hotspot] +------------+---------------+---------------+
[08/27 20:23:58   1130s] Local HotSpot Analysis: normalized max congestion hotspot area = 28.00, normalized total congestion hotspot area = 75.61 (area is in unit of 4 std-cell row bins)
[08/27 20:23:58   1130s] [hotspot] max/total 28.00/75.61, big hotspot (>10) total 46.89
[08/27 20:23:58   1130s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:23:58   1130s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:23:58   1130s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:23:58   1130s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:23:58   1130s] [hotspot] |  1  |   547.08   516.84   607.56   698.28 |       28.26   |
[08/27 20:23:58   1130s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:23:58   1130s] [hotspot] |  2  |  1030.92   879.72  1121.64   940.20 |       16.26   |
[08/27 20:23:58   1130s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:23:58   1130s] [hotspot] |  3  |   849.48   909.96   909.96   970.44 |        5.84   |
[08/27 20:23:58   1130s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:23:58   1130s] [hotspot] |  4  |   516.84   909.96   577.32   970.44 |        3.54   |
[08/27 20:23:58   1130s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:23:58   1130s] [hotspot] |  5  |  1121.64   879.72  1182.12   940.20 |        3.41   |
[08/27 20:23:58   1130s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:23:58   1130s] Top 5 hotspots total area: 57.31
[08/27 20:23:58   1130s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.016, MEM:2843.2M
[08/27 20:23:58   1130s] 
[08/27 20:23:58   1130s] === incrementalPlace Internal Loop 2 ===
[08/27 20:23:58   1130s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 20:23:58   1130s] OPERPROF: Starting IPInitSPData at level 1, MEM:2843.2M
[08/27 20:23:58   1130s] #spOpts: N=130 minPadR=1.1 
[08/27 20:23:58   1130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2843.2M
[08/27 20:23:58   1130s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2843.2M
[08/27 20:23:58   1130s] Core basic site is CoreSite
[08/27 20:23:58   1130s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:23:58   1130s] Fast DP-INIT is on for default
[08/27 20:23:58   1130s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:23:58   1130s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.122, REAL:0.040, MEM:2843.2M
[08/27 20:23:58   1130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.246, REAL:0.166, MEM:2843.2M
[08/27 20:23:58   1130s] OPERPROF:   Starting post-place ADS at level 2, MEM:2843.2M
[08/27 20:23:58   1130s] ADSU 0.471 -> 0.478. GS 30.240
[08/27 20:23:58   1130s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.084, REAL:0.084, MEM:2843.2M
[08/27 20:23:58   1130s] OPERPROF:   Starting spMPad at level 2, MEM:2843.2M
[08/27 20:23:58   1130s] OPERPROF:     Starting spContextMPad at level 3, MEM:2843.2M
[08/27 20:23:58   1130s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2843.2M
[08/27 20:23:58   1130s] OPERPROF:   Finished spMPad at level 2, CPU:0.019, REAL:0.019, MEM:2843.2M
[08/27 20:23:58   1130s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2843.2M
[08/27 20:23:58   1130s] 0 delay mode for cte enabled initNetWt.
[08/27 20:23:58   1130s] no activity file in design. spp won't run.
[08/27 20:23:58   1130s] [spp] 0
[08/27 20:23:58   1130s] [adp] 0:1:1:3
[08/27 20:23:58   1131s] 0 delay mode for cte disabled initNetWt.
[08/27 20:23:58   1131s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.160, REAL:0.162, MEM:2843.2M
[08/27 20:23:58   1131s] SP #FI/SF FL/PI 0/0 29988/0
[08/27 20:23:58   1131s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.571, REAL:0.492, MEM:2843.2M
[08/27 20:23:58   1131s] OPERPROF: Starting CDPad at level 1, MEM:2843.2M
[08/27 20:23:58   1131s] 3DP is on.
[08/27 20:23:58   1131s] 3DP OF M2 0.005, M4 0.003. Diff 0
[08/27 20:23:58   1131s] 3DP DPT Adjust 0. 0.710, 0.745, delta 0.000. WS budget 1000.0000
[08/27 20:23:58   1131s] CDPadU 0.684 -> 0.718. R=0.486, N=29988, GS=3.780
[08/27 20:23:58   1131s] OPERPROF: Finished CDPad at level 1, CPU:0.667, REAL:0.271, MEM:2843.2M
[08/27 20:23:59   1131s] NP #FI/FS/SF FL/PI: 8686/64/0 29988/0
[08/27 20:23:59   1131s] no activity file in design. spp won't run.
[08/27 20:23:59   1132s] 
[08/27 20:23:59   1132s] AB Est...
[08/27 20:23:59   1132s] OPERPROF: Starting npPlace at level 1, MEM:2843.2M
[08/27 20:23:59   1132s] OPERPROF: Finished npPlace at level 1, CPU:0.211, REAL:0.086, MEM:2855.1M
[08/27 20:23:59   1132s] Iteration  5: Skipped, with CDP Off
[08/27 20:23:59   1132s] 
[08/27 20:23:59   1132s] AB Est...
[08/27 20:23:59   1132s] OPERPROF: Starting npPlace at level 1, MEM:2887.1M
[08/27 20:23:59   1132s] OPERPROF: Finished npPlace at level 1, CPU:0.205, REAL:0.090, MEM:2855.1M
[08/27 20:23:59   1132s] Iteration  6: Skipped, with CDP Off
[08/27 20:23:59   1132s] 
[08/27 20:23:59   1132s] AB Est...
[08/27 20:23:59   1132s] OPERPROF: Starting npPlace at level 1, MEM:2887.1M
[08/27 20:23:59   1132s] AB param 58.2% (17458/29988).
[08/27 20:23:59   1132s] OPERPROF: Finished npPlace at level 1, CPU:0.191, REAL:0.078, MEM:2855.1M
[08/27 20:23:59   1132s] AB WA 0.59. HSB #SP 0
[08/27 20:23:59   1132s] AB On.
[08/27 20:23:59   1132s] no activity file in design. spp won't run.
[08/27 20:23:59   1132s] NP #FI/FS/SF FL/PI: 21216/64/12530 17458/0
[08/27 20:23:59   1132s] no activity file in design. spp won't run.
[08/27 20:23:59   1132s] OPERPROF: Starting npPlace at level 1, MEM:2983.1M
[08/27 20:23:59   1133s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/27 20:23:59   1133s] No instances found in the vector
[08/27 20:23:59   1133s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2887.1M, DRC: 0)
[08/27 20:23:59   1133s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:24:02   1140s] Iteration  7: Total net bbox = 8.593e+05 (4.17e+05 4.42e+05)
[08/27 20:24:02   1140s]               Est.  stn bbox = 1.138e+06 (5.54e+05 5.84e+05)
[08/27 20:24:02   1140s]               cpu = 0:00:07.7 real = 0:00:03.0 mem = 3068.1M
[08/27 20:24:02   1140s] OPERPROF: Finished npPlace at level 1, CPU:7.882, REAL:2.857, MEM:2972.1M
[08/27 20:24:02   1140s] 
[08/27 20:24:02   1140s] AB Est...
[08/27 20:24:02   1140s] no activity file in design. spp won't run.
[08/27 20:24:02   1140s] NP #FI/FS/SF FL/PI: 8686/64/0 29988/0
[08/27 20:24:02   1141s] no activity file in design. spp won't run.
[08/27 20:24:02   1141s] OPERPROF: Starting npPlace at level 1, MEM:2844.1M
[08/27 20:24:02   1141s] AB param 79.8% (23927/29988).
[08/27 20:24:02   1141s] OPERPROF: Finished npPlace at level 1, CPU:0.201, REAL:0.094, MEM:2716.1M
[08/27 20:24:02   1141s] AB WA 0.80. HSB #SP 0
[08/27 20:24:02   1141s] AB Full.
[08/27 20:24:02   1141s] OPERPROF: Starting npPlace at level 1, MEM:2812.1M
[08/27 20:24:02   1141s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 20:24:02   1141s] No instances found in the vector
[08/27 20:24:02   1141s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2844.1M, DRC: 0)
[08/27 20:24:02   1141s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:24:37   1200s] Iteration  8: Total net bbox = 1.196e+06 (5.82e+05 6.15e+05)
[08/27 20:24:37   1200s]               Est.  stn bbox = 1.545e+06 (7.54e+05 7.90e+05)
[08/27 20:24:37   1200s]               cpu = 0:00:59.2 real = 0:00:35.0 mem = 3087.7M
[08/27 20:24:37   1200s] OPERPROF: Finished npPlace at level 1, CPU:59.393, REAL:34.297, MEM:2981.7M
[08/27 20:24:37   1200s] 
[08/27 20:24:37   1200s] AB Est...
[08/27 20:24:37   1200s] no activity file in design. spp won't run.
[08/27 20:24:37   1200s] NP #FI/FS/SF FL/PI: 8686/64/0 29988/0
[08/27 20:24:37   1200s] no activity file in design. spp won't run.
[08/27 20:24:37   1200s] OPERPROF: Starting npPlace at level 1, MEM:2853.7M
[08/27 20:24:37   1201s] AB param 75.8% (22742/29988).
[08/27 20:24:37   1201s] OPERPROF: Finished npPlace at level 1, CPU:0.204, REAL:0.115, MEM:2736.7M
[08/27 20:24:37   1201s] AB WA 0.76. HSB #SP 0
[08/27 20:24:37   1201s] AB Full.
[08/27 20:24:37   1201s] OPERPROF: Starting npPlace at level 1, MEM:2832.7M
[08/27 20:24:37   1201s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 20:24:37   1201s] No instances found in the vector
[08/27 20:24:37   1201s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2864.7M, DRC: 0)
[08/27 20:24:37   1201s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:25:33   1295s] Iteration  9: Total net bbox = 1.243e+06 (6.04e+05 6.40e+05)
[08/27 20:25:33   1295s]               Est.  stn bbox = 1.595e+06 (7.78e+05 8.17e+05)
[08/27 20:25:33   1295s]               cpu = 0:01:34 real = 0:00:56.0 mem = 3089.4M
[08/27 20:25:33   1295s] OPERPROF: Finished npPlace at level 1, CPU:94.336, REAL:55.638, MEM:2993.4M
[08/27 20:25:33   1295s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2865.4M
[08/27 20:25:33   1295s] Starting Early Global Route rough congestion estimation: mem = 2865.4M
[08/27 20:25:33   1295s] (I)       Started Loading and Dumping File ( Curr Mem: 2865.44 MB )
[08/27 20:25:33   1295s] (I)       Reading DB...
[08/27 20:25:33   1295s] (I)       Read data from FE... (mem=2865.4M)
[08/27 20:25:33   1295s] (I)       Read nodes and places... (mem=2865.4M)
[08/27 20:25:33   1295s] (I)       Done Read nodes and places (cpu=0.059s, mem=2865.4M)
[08/27 20:25:33   1295s] (I)       Read nets... (mem=2865.4M)
[08/27 20:25:33   1295s] (I)       Done Read nets (cpu=0.138s, mem=2865.4M)
[08/27 20:25:33   1295s] (I)       Done Read data from FE (cpu=0.198s, mem=2865.4M)
[08/27 20:25:33   1295s] (I)       before initializing RouteDB syMemory usage = 2865.4 MB
[08/27 20:25:33   1295s] (I)       == Non-default Options ==
[08/27 20:25:33   1295s] (I)       Print mode                                         : 2
[08/27 20:25:33   1295s] (I)       Stop if highly congested                           : false
[08/27 20:25:33   1295s] (I)       Maximum routing layer                              : 4
[08/27 20:25:33   1295s] (I)       Assign partition pins                              : false
[08/27 20:25:33   1295s] (I)       Support large GCell                                : true
[08/27 20:25:33   1295s] (I)       Number threads                                     : 8
[08/27 20:25:33   1295s] (I)       Number of rows per GCell                           : 2
[08/27 20:25:33   1295s] (I)       Max num rows per GCell                             : 32
[08/27 20:25:33   1295s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:25:33   1295s] (I)       Use row-based GCell size
[08/27 20:25:33   1295s] (I)       GCell unit size  : 3780
[08/27 20:25:33   1295s] (I)       GCell multiplier : 2
[08/27 20:25:33   1295s] (I)       build grid graph
[08/27 20:25:33   1295s] (I)       build grid graph start
[08/27 20:25:33   1295s] [NR-eGR] Track table information for default rule: 
[08/27 20:25:33   1295s] [NR-eGR] Metal1 has no routable track
[08/27 20:25:33   1295s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:25:33   1295s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:25:33   1295s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:25:33   1295s] (I)       build grid graph end
[08/27 20:25:33   1295s] (I)       ===========================================================================
[08/27 20:25:33   1295s] (I)       == Report All Rule Vias ==
[08/27 20:25:33   1295s] (I)       ===========================================================================
[08/27 20:25:33   1295s] (I)        Via Rule : (Default)
[08/27 20:25:33   1295s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:25:33   1295s] (I)       ---------------------------------------------------------------------------
[08/27 20:25:33   1295s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:25:33   1295s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:25:33   1295s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:25:33   1295s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:25:33   1295s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:25:33   1295s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:25:33   1295s] (I)       ===========================================================================
[08/27 20:25:33   1295s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2865.44 MB )
[08/27 20:25:33   1295s] (I)       Num PG vias on layer 2 : 0
[08/27 20:25:33   1295s] (I)       Num PG vias on layer 3 : 0
[08/27 20:25:33   1295s] (I)       Num PG vias on layer 4 : 0
[08/27 20:25:33   1295s] [NR-eGR] Read 80495 PG shapes
[08/27 20:25:33   1295s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2865.44 MB )
[08/27 20:25:33   1295s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:25:33   1295s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:25:33   1295s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:25:33   1295s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:25:33   1295s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:25:33   1295s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:25:33   1295s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:25:33   1295s] (I)       readDataFromPlaceDB
[08/27 20:25:33   1295s] (I)       Read net information..
[08/27 20:25:33   1296s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:25:33   1296s] (I)       Read testcase time = 0.014 seconds
[08/27 20:25:33   1296s] 
[08/27 20:25:33   1296s] (I)       early_global_route_priority property id does not exist.
[08/27 20:25:33   1296s] (I)       Start initializing grid graph
[08/27 20:25:33   1296s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:25:33   1296s] (I)       End initializing grid graph
[08/27 20:25:33   1296s] (I)       Model blockages into capacity
[08/27 20:25:33   1296s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:25:33   1296s] (I)       Started Modeling ( Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:25:33   1296s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:25:33   1296s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:25:33   1296s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       -- layer congestion ratio --
[08/27 20:25:33   1296s] (I)       Layer 1 : 0.100000
[08/27 20:25:33   1296s] (I)       Layer 2 : 0.700000
[08/27 20:25:33   1296s] (I)       Layer 3 : 0.700000
[08/27 20:25:33   1296s] (I)       Layer 4 : 0.700000
[08/27 20:25:33   1296s] (I)       ----------------------------
[08/27 20:25:33   1296s] (I)       Number of ignored nets = 48
[08/27 20:25:33   1296s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:25:33   1296s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:25:33   1296s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:25:33   1296s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:25:33   1296s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:25:33   1296s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:25:33   1296s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:25:33   1296s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:25:33   1296s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:25:33   1296s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:25:33   1296s] (I)       Before initializing Early Global Route syMemory usage = 2865.4 MB
[08/27 20:25:33   1296s] (I)       Ndr track 0 does not exist
[08/27 20:25:33   1296s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:25:33   1296s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:25:33   1296s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:25:33   1296s] (I)       Site width          :   480  (dbu)
[08/27 20:25:33   1296s] (I)       Row height          :  3780  (dbu)
[08/27 20:25:33   1296s] (I)       GCell width         :  7560  (dbu)
[08/27 20:25:33   1296s] (I)       GCell height        :  7560  (dbu)
[08/27 20:25:33   1296s] (I)       Grid                :   244   244     4
[08/27 20:25:33   1296s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:25:33   1296s] (I)       Vertical capacity   :     0     0  7560     0
[08/27 20:25:33   1296s] (I)       Horizontal capacity :     0  7560     0  7560
[08/27 20:25:33   1296s] (I)       Default wire width  :   160   200   200   200
[08/27 20:25:33   1296s] (I)       Default wire space  :   180   210   210   210
[08/27 20:25:33   1296s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:25:33   1296s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:25:33   1296s] (I)       First track coord   :     0   240   480   240
[08/27 20:25:33   1296s] (I)       Num tracks per GCell: 22.24 18.00 15.75 18.00
[08/27 20:25:33   1296s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:25:33   1296s] (I)       Num of masks        :     1     1     1     1
[08/27 20:25:33   1296s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:25:33   1296s] (I)       --------------------------------------------------------
[08/27 20:25:33   1296s] 
[08/27 20:25:33   1296s] [NR-eGR] ============ Routing rule table ============
[08/27 20:25:33   1296s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:25:33   1296s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:25:33   1296s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:25:33   1296s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:25:33   1296s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:25:33   1296s] [NR-eGR] ========================================
[08/27 20:25:33   1296s] [NR-eGR] 
[08/27 20:25:33   1296s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:25:33   1296s] (I)       blocked tracks on layer2 : = 476044 / 1068964 (44.53%)
[08/27 20:25:33   1296s] (I)       blocked tracks on layer3 : = 406954 / 935252 (43.51%)
[08/27 20:25:33   1296s] (I)       blocked tracks on layer4 : = 420035 / 1068964 (39.29%)
[08/27 20:25:33   1296s] (I)       After initializing Early Global Route syMemory usage = 2865.4 MB
[08/27 20:25:33   1296s] (I)       Finished Loading and Dumping File ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       Reset routing kernel
[08/27 20:25:33   1296s] (I)       ============= Initialization =============
[08/27 20:25:33   1296s] (I)       numLocalWires=40661  numGlobalNetBranches=14497  numLocalNetBranches=5912
[08/27 20:25:33   1296s] (I)       totalPins=116866  totalGlobalPin=90978 (77.85%)
[08/27 20:25:33   1296s] (I)       Started Build MST ( Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       Generate topology with 8 threads
[08/27 20:25:33   1296s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.02 sec, Curr Mem: 2877.44 MB )
[08/27 20:25:33   1296s] (I)       total 2D Cap : 1865129 = (1319455 H, 545674 V)
[08/27 20:25:33   1296s] (I)       
[08/27 20:25:33   1296s] (I)       ============  Phase 1a Route ============
[08/27 20:25:33   1296s] (I)       Started Phase 1a ( Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       Started Pattern routing ( Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       Finished Pattern routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 221
[08/27 20:25:33   1296s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       Usage: 226361 = (120169 H, 106192 V) = (9.11% H, 19.46% V) = (9.085e+05um H, 8.028e+05um V)
[08/27 20:25:33   1296s] (I)       Finished Phase 1a ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       
[08/27 20:25:33   1296s] (I)       ============  Phase 1b Route ============
[08/27 20:25:33   1296s] (I)       Started Phase 1b ( Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       Started Monotonic routing ( Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       Finished Monotonic routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] (I)       Usage: 226470 = (120249 H, 106221 V) = (9.11% H, 19.47% V) = (9.091e+05um H, 8.030e+05um V)
[08/27 20:25:33   1296s] (I)       eGR overflow: 0.84% H + 2.45% V
[08/27 20:25:33   1296s] 
[08/27 20:25:33   1296s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2865.44 MB )
[08/27 20:25:33   1296s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.26% H + 0.65% V
[08/27 20:25:33   1296s] Finished Early Global Route rough congestion estimation: mem = 2865.4M
[08/27 20:25:33   1296s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.561, REAL:0.530, MEM:2865.4M
[08/27 20:25:33   1296s] earlyGlobalRoute rough estimation gcell size 2 row height
[08/27 20:25:33   1296s] OPERPROF: Starting CDPad at level 1, MEM:2865.4M
[08/27 20:25:33   1296s] CDPadU 0.718 -> 0.718. R=0.486, N=29988, GS=7.560
[08/27 20:25:33   1296s] OPERPROF: Finished CDPad at level 1, CPU:0.436, REAL:0.171, MEM:2865.4M
[08/27 20:25:33   1296s] 
[08/27 20:25:33   1296s] AB Est...
[08/27 20:25:33   1296s] no activity file in design. spp won't run.
[08/27 20:25:33   1296s] NP #FI/FS/SF FL/PI: 8686/64/0 29988/0
[08/27 20:25:33   1296s] no activity file in design. spp won't run.
[08/27 20:25:34   1296s] OPERPROF: Starting npPlace at level 1, MEM:2865.4M
[08/27 20:25:34   1297s] OPERPROF: Finished npPlace at level 1, CPU:0.221, REAL:0.117, MEM:2737.4M
[08/27 20:25:34   1297s] Iteration  9: Skipped, with CDP On
[08/27 20:25:34   1297s] OPERPROF: Starting npPlace at level 1, MEM:2833.4M
[08/27 20:25:34   1297s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 20:25:34   1297s] No instances found in the vector
[08/27 20:25:34   1297s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2865.4M, DRC: 0)
[08/27 20:25:34   1297s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:25:59   1345s] Iteration 10: Total net bbox = 1.257e+06 (6.09e+05 6.48e+05)
[08/27 20:25:59   1345s]               Est.  stn bbox = 1.599e+06 (7.79e+05 8.20e+05)
[08/27 20:25:59   1345s]               cpu = 0:00:48.3 real = 0:00:25.0 mem = 3089.2M
[08/27 20:25:59   1345s] OPERPROF: Finished npPlace at level 1, CPU:48.433, REAL:25.003, MEM:2993.2M
[08/27 20:25:59   1345s] no activity file in design. spp won't run.
[08/27 20:25:59   1345s] NP #FI/FS/SF FL/PI: 8686/64/0 29988/0
[08/27 20:25:59   1345s] no activity file in design. spp won't run.
[08/27 20:25:59   1346s] OPERPROF: Starting npPlace at level 1, MEM:2961.2M
[08/27 20:25:59   1346s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 20:25:59   1346s] No instances found in the vector
[08/27 20:25:59   1346s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2865.2M, DRC: 0)
[08/27 20:25:59   1346s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:26:12   1373s] Iteration 11: Total net bbox = 1.295e+06 (6.24e+05 6.72e+05)
[08/27 20:26:12   1373s]               Est.  stn bbox = 1.635e+06 (7.91e+05 8.43e+05)
[08/27 20:26:12   1373s]               cpu = 0:00:27.4 real = 0:00:13.0 mem = 3092.2M
[08/27 20:26:12   1373s] OPERPROF: Finished npPlace at level 1, CPU:27.557, REAL:13.321, MEM:2996.2M
[08/27 20:26:12   1373s] no activity file in design. spp won't run.
[08/27 20:26:12   1373s] NP #FI/FS/SF FL/PI: 8686/64/0 29988/0
[08/27 20:26:12   1373s] no activity file in design. spp won't run.
[08/27 20:26:13   1373s] OPERPROF: Starting npPlace at level 1, MEM:2964.2M
[08/27 20:26:13   1374s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[08/27 20:26:13   1374s] No instances found in the vector
[08/27 20:26:13   1374s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2868.2M, DRC: 0)
[08/27 20:26:13   1374s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:26:21   1393s] Iteration 12: Total net bbox = 1.305e+06 (6.33e+05 6.73e+05)
[08/27 20:26:21   1393s]               Est.  stn bbox = 1.646e+06 (8.01e+05 8.44e+05)
[08/27 20:26:21   1393s]               cpu = 0:00:19.9 real = 0:00:08.0 mem = 3101.2M
[08/27 20:26:21   1393s] OPERPROF: Finished npPlace at level 1, CPU:20.008, REAL:8.866, MEM:3005.2M
[08/27 20:26:21   1393s] Move report: Timing Driven Placement moves 29988 insts, mean move: 34.31 um, max move: 230.19 um
[08/27 20:26:21   1393s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/_0964_): (982.08, 1458.06) --> (1163.53, 1506.80)
[08/27 20:26:21   1394s] no activity file in design. spp won't run.
[08/27 20:26:21   1394s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2877.2M
[08/27 20:26:21   1394s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2877.2M
[08/27 20:26:21   1394s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.009, REAL:0.010, MEM:2877.2M
[08/27 20:26:21   1394s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2877.2M
[08/27 20:26:21   1394s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:2877.2M
[08/27 20:26:21   1394s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.047, REAL:0.047, MEM:2877.2M
[08/27 20:26:21   1394s] 
[08/27 20:26:21   1394s] Finished Incremental Placement (cpu=0:04:24, real=0:02:23, mem=2877.2M)
[08/27 20:26:21   1394s] CongRepair sets shifter mode to gplace
[08/27 20:26:21   1394s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2877.2M
[08/27 20:26:21   1394s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2877.2M
[08/27 20:26:21   1394s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2877.2M
[08/27 20:26:21   1394s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:26:22   1394s] All LLGs are deleted
[08/27 20:26:22   1394s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2877.2M
[08/27 20:26:22   1394s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2877.2M
[08/27 20:26:22   1394s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2877.2M
[08/27 20:26:22   1394s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2877.2M
[08/27 20:26:22   1394s] Core basic site is CoreSite
[08/27 20:26:22   1394s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:26:22   1394s] Fast DP-INIT is on for default
[08/27 20:26:22   1394s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:26:22   1394s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.130, REAL:0.047, MEM:2877.2M
[08/27 20:26:22   1394s] OPERPROF:         Starting CMU at level 5, MEM:2877.2M
[08/27 20:26:22   1394s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.003, MEM:2877.2M
[08/27 20:26:22   1394s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.166, REAL:0.083, MEM:2877.2M
[08/27 20:26:22   1394s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2877.2MB).
[08/27 20:26:22   1394s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.217, REAL:0.134, MEM:2877.2M
[08/27 20:26:22   1394s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.217, REAL:0.134, MEM:2877.2M
[08/27 20:26:22   1394s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.3
[08/27 20:26:22   1394s] OPERPROF:   Starting RefinePlace at level 2, MEM:2877.2M
[08/27 20:26:22   1394s] *** Starting refinePlace (0:23:14 mem=2877.2M) ***
[08/27 20:26:22   1394s] Total net bbox length = 1.338e+06 (6.636e+05 6.746e+05) (ext = 3.361e+04)
[08/27 20:26:22   1394s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:26:22   1394s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2877.2M
[08/27 20:26:22   1394s] Starting refinePlace ...
[08/27 20:26:22   1394s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:26:22   1394s]    Spread Effort: high, standalone mode, useDDP on.
[08/27 20:26:22   1395s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=2877.2MB) @(0:23:14 - 0:23:15).
[08/27 20:26:22   1395s] Move report: preRPlace moves 29988 insts, mean move: 1.30 um, max move: 15.38 um
[08/27 20:26:22   1395s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.progbuf_o_105__reg): (419.37, 817.45) --> (432.96, 819.24)
[08/27 20:26:22   1395s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:26:22   1395s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 20:26:22   1395s] tweakage running in 8 threads.
[08/27 20:26:22   1395s] Placement tweakage begins.
[08/27 20:26:22   1395s] wire length = 1.727e+06
[08/27 20:26:23   1397s] wire length = 1.679e+06
[08/27 20:26:23   1397s] Placement tweakage ends.
[08/27 20:26:23   1397s] Move report: tweak moves 3935 insts, mean move: 6.14 um, max move: 34.08 um
[08/27 20:26:23   1397s] 	Max move on inst (i_croc_soc/i_croc/i_timer/_2467_): (626.40, 1080.06) --> (592.32, 1080.06)
[08/27 20:26:23   1397s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.8, real=0:00:01.0, mem=2877.2MB) @(0:23:15 - 0:23:17).
[08/27 20:26:23   1397s] 
[08/27 20:26:23   1397s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:26:24   1398s] Move report: legalization moves 2 insts, mean move: 3.57 um, max move: 3.78 um
[08/27 20:26:24   1398s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/_46_): (1420.80, 547.08) --> (1420.80, 543.30)
[08/27 20:26:24   1398s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=2877.2MB) @(0:23:17 - 0:23:18).
[08/27 20:26:24   1398s] Move report: Detail placement moves 29988 insts, mean move: 2.06 um, max move: 34.97 um
[08/27 20:26:24   1398s] 	Max move on inst (i_croc_soc/i_croc/i_timer/_2467_): (626.44, 1080.91) --> (592.32, 1080.06)
[08/27 20:26:24   1398s] 	Runtime: CPU: 0:00:04.1 REAL: 0:00:02.0 MEM: 2877.2MB
[08/27 20:26:24   1398s] Statistics of distance of Instance movement in refine placement:
[08/27 20:26:24   1398s]   maximum (X+Y) =        34.97 um
[08/27 20:26:24   1398s]   inst (i_croc_soc/i_croc/i_timer/_2467_) with max move: (626.439, 1080.91) -> (592.32, 1080.06)
[08/27 20:26:24   1398s]   mean    (X+Y) =         2.06 um
[08/27 20:26:24   1398s] Summary Report:
[08/27 20:26:24   1398s] Instances move: 29988 (out of 29988 movable)
[08/27 20:26:24   1398s] Instances flipped: 0
[08/27 20:26:24   1398s] Mean displacement: 2.06 um
[08/27 20:26:24   1398s] Max displacement: 34.97 um (Instance: i_croc_soc/i_croc/i_timer/_2467_) (626.439, 1080.91) -> (592.32, 1080.06)
[08/27 20:26:24   1398s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_1
[08/27 20:26:24   1398s] Total instances moved : 29988
[08/27 20:26:24   1398s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.124, REAL:2.614, MEM:2877.2M
[08/27 20:26:24   1398s] Total net bbox length = 1.303e+06 (6.254e+05 6.772e+05) (ext = 3.342e+04)
[08/27 20:26:24   1398s] Runtime: CPU: 0:00:04.2 REAL: 0:00:02.0 MEM: 2877.2MB
[08/27 20:26:24   1398s] [CPU] RefinePlace/total (cpu=0:00:04.2, real=0:00:02.0, mem=2877.2MB) @(0:23:14 - 0:23:18).
[08/27 20:26:24   1398s] *** Finished refinePlace (0:23:19 mem=2877.2M) ***
[08/27 20:26:24   1398s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.3
[08/27 20:26:24   1398s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.207, REAL:2.698, MEM:2877.2M
[08/27 20:26:24   1398s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2877.2M
[08/27 20:26:24   1398s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.017, REAL:0.017, MEM:2877.2M
[08/27 20:26:24   1398s] All LLGs are deleted
[08/27 20:26:24   1398s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2877.2M
[08/27 20:26:24   1398s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2877.2M
[08/27 20:26:24   1398s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.474, REAL:2.865, MEM:2877.2M
[08/27 20:26:24   1398s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2877.2M
[08/27 20:26:24   1398s] Starting Early Global Route congestion estimation: mem = 2877.2M
[08/27 20:26:24   1398s] (I)       Started Loading and Dumping File ( Curr Mem: 2877.16 MB )
[08/27 20:26:24   1398s] (I)       Reading DB...
[08/27 20:26:24   1398s] (I)       Read data from FE... (mem=2877.2M)
[08/27 20:26:24   1398s] (I)       Read nodes and places... (mem=2877.2M)
[08/27 20:26:24   1398s] (I)       Done Read nodes and places (cpu=0.047s, mem=2877.2M)
[08/27 20:26:24   1398s] (I)       Read nets... (mem=2877.2M)
[08/27 20:26:25   1398s] (I)       Done Read nets (cpu=0.121s, mem=2877.2M)
[08/27 20:26:25   1398s] (I)       Done Read data from FE (cpu=0.168s, mem=2877.2M)
[08/27 20:26:25   1398s] (I)       before initializing RouteDB syMemory usage = 2877.2 MB
[08/27 20:26:25   1398s] (I)       == Non-default Options ==
[08/27 20:26:25   1398s] (I)       Maximum routing layer                              : 4
[08/27 20:26:25   1398s] (I)       Number threads                                     : 8
[08/27 20:26:25   1398s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:26:25   1398s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:26:25   1398s] (I)       Use row-based GCell size
[08/27 20:26:25   1398s] (I)       GCell unit size  : 3780
[08/27 20:26:25   1398s] (I)       GCell multiplier : 1
[08/27 20:26:25   1398s] (I)       build grid graph
[08/27 20:26:25   1398s] (I)       build grid graph start
[08/27 20:26:25   1398s] [NR-eGR] Track table information for default rule: 
[08/27 20:26:25   1398s] [NR-eGR] Metal1 has no routable track
[08/27 20:26:25   1398s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:26:25   1398s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:26:25   1398s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:26:25   1398s] (I)       build grid graph end
[08/27 20:26:25   1398s] (I)       ===========================================================================
[08/27 20:26:25   1398s] (I)       == Report All Rule Vias ==
[08/27 20:26:25   1398s] (I)       ===========================================================================
[08/27 20:26:25   1398s] (I)        Via Rule : (Default)
[08/27 20:26:25   1398s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:26:25   1398s] (I)       ---------------------------------------------------------------------------
[08/27 20:26:25   1398s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:26:25   1398s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:26:25   1398s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:26:25   1398s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:26:25   1398s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:26:25   1398s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:26:25   1398s] (I)       ===========================================================================
[08/27 20:26:25   1398s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2877.16 MB )
[08/27 20:26:25   1398s] (I)       Num PG vias on layer 2 : 0
[08/27 20:26:25   1398s] (I)       Num PG vias on layer 3 : 0
[08/27 20:26:25   1398s] (I)       Num PG vias on layer 4 : 0
[08/27 20:26:25   1398s] [NR-eGR] Read 80495 PG shapes
[08/27 20:26:25   1398s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:25   1398s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:26:25   1398s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:26:25   1398s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:26:25   1398s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:26:25   1398s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:26:25   1398s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:26:25   1398s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:26:25   1398s] (I)       readDataFromPlaceDB
[08/27 20:26:25   1398s] (I)       Read net information..
[08/27 20:26:25   1398s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:26:25   1398s] (I)       Read testcase time = 0.011 seconds
[08/27 20:26:25   1398s] 
[08/27 20:26:25   1398s] (I)       early_global_route_priority property id does not exist.
[08/27 20:26:25   1398s] (I)       Start initializing grid graph
[08/27 20:26:25   1398s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:26:25   1398s] (I)       End initializing grid graph
[08/27 20:26:25   1398s] (I)       Model blockages into capacity
[08/27 20:26:25   1398s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:26:25   1398s] (I)       Started Modeling ( Curr Mem: 2877.16 MB )
[08/27 20:26:25   1398s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:26:25   1398s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:26:25   1398s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:26:25   1398s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:25   1398s] (I)       -- layer congestion ratio --
[08/27 20:26:25   1398s] (I)       Layer 1 : 0.100000
[08/27 20:26:25   1398s] (I)       Layer 2 : 0.700000
[08/27 20:26:25   1398s] (I)       Layer 3 : 0.700000
[08/27 20:26:25   1398s] (I)       Layer 4 : 0.700000
[08/27 20:26:25   1398s] (I)       ----------------------------
[08/27 20:26:25   1398s] (I)       Number of ignored nets = 48
[08/27 20:26:25   1398s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:26:25   1398s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:26:25   1398s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:26:25   1398s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:26:25   1398s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:26:25   1398s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:26:25   1398s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:26:25   1398s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:26:25   1398s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:26:25   1398s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:26:25   1398s] (I)       Before initializing Early Global Route syMemory usage = 2877.2 MB
[08/27 20:26:25   1398s] (I)       Ndr track 0 does not exist
[08/27 20:26:25   1398s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:26:25   1398s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:26:25   1398s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:26:25   1398s] (I)       Site width          :   480  (dbu)
[08/27 20:26:25   1398s] (I)       Row height          :  3780  (dbu)
[08/27 20:26:25   1398s] (I)       GCell width         :  3780  (dbu)
[08/27 20:26:25   1398s] (I)       GCell height        :  3780  (dbu)
[08/27 20:26:25   1398s] (I)       Grid                :   487   487     4
[08/27 20:26:25   1398s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:26:25   1398s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:26:25   1398s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:26:25   1398s] (I)       Default wire width  :   160   200   200   200
[08/27 20:26:25   1398s] (I)       Default wire space  :   180   210   210   210
[08/27 20:26:25   1398s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:26:25   1398s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:26:25   1398s] (I)       First track coord   :     0   240   480   240
[08/27 20:26:25   1398s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:26:25   1398s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:26:25   1398s] (I)       Num of masks        :     1     1     1     1
[08/27 20:26:25   1398s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:26:25   1398s] (I)       --------------------------------------------------------
[08/27 20:26:25   1398s] 
[08/27 20:26:25   1398s] [NR-eGR] ============ Routing rule table ============
[08/27 20:26:25   1398s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:26:25   1398s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:26:25   1398s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:26:25   1398s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:26:25   1398s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:26:25   1398s] [NR-eGR] ========================================
[08/27 20:26:25   1398s] [NR-eGR] 
[08/27 20:26:25   1398s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:26:25   1398s] (I)       blocked tracks on layer2 : = 874351 / 2133547 (40.98%)
[08/27 20:26:25   1398s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:26:25   1398s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:26:25   1398s] (I)       After initializing Early Global Route syMemory usage = 2877.2 MB
[08/27 20:26:25   1398s] (I)       Finished Loading and Dumping File ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:25   1398s] (I)       Reset routing kernel
[08/27 20:26:25   1398s] (I)       Started Global Routing ( Curr Mem: 2877.16 MB )
[08/27 20:26:25   1398s] (I)       ============= Initialization =============
[08/27 20:26:25   1398s] (I)       totalPins=116866  totalGlobalPin=115607 (98.92%)
[08/27 20:26:25   1398s] (I)       Started Net group 1 ( Curr Mem: 2877.16 MB )
[08/27 20:26:25   1398s] (I)       Started Build MST ( Curr Mem: 2877.16 MB )
[08/27 20:26:25   1398s] (I)       Generate topology with 8 threads
[08/27 20:26:25   1398s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 2889.16 MB )
[08/27 20:26:25   1398s] (I)       total 2D Cap : 3717306 = (2629510 H, 1087796 V)
[08/27 20:26:25   1398s] [NR-eGR] Layer group 1: route 30155 net(s) in layer range [2, 4]
[08/27 20:26:25   1398s] (I)       
[08/27 20:26:25   1398s] (I)       ============  Phase 1a Route ============
[08/27 20:26:25   1398s] (I)       Started Phase 1a ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1398s] (I)       Started Pattern routing ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Finished Pattern routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 420
[08/27 20:26:25   1399s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Usage: 460069 = (236546 H, 223523 V) = (9.00% H, 20.55% V) = (8.941e+05um H, 8.449e+05um V)
[08/27 20:26:25   1399s] (I)       Finished Phase 1a ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       
[08/27 20:26:25   1399s] (I)       ============  Phase 1b Route ============
[08/27 20:26:25   1399s] (I)       Started Phase 1b ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Started Monotonic routing ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Usage: 460958 = (237130 H, 223828 V) = (9.02% H, 20.58% V) = (8.964e+05um H, 8.461e+05um V)
[08/27 20:26:25   1399s] (I)       Overflow of layer group 1: 0.69% H + 2.82% V. EstWL: 1.742421e+06um
[08/27 20:26:25   1399s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       
[08/27 20:26:25   1399s] (I)       ============  Phase 1c Route ============
[08/27 20:26:25   1399s] (I)       Started Phase 1c ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Started Two level routing ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Level2 Grid: 98 x 98
[08/27 20:26:25   1399s] (I)       Started Two Level Routing ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Usage: 464493 = (240228 H, 224265 V) = (9.14% H, 20.62% V) = (9.081e+05um H, 8.477e+05um V)
[08/27 20:26:25   1399s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       
[08/27 20:26:25   1399s] (I)       ============  Phase 1d Route ============
[08/27 20:26:25   1399s] (I)       Started Phase 1d ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Started Detoured routing ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Usage: 464493 = (240228 H, 224265 V) = (9.14% H, 20.62% V) = (9.081e+05um H, 8.477e+05um V)
[08/27 20:26:25   1399s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       
[08/27 20:26:25   1399s] (I)       ============  Phase 1e Route ============
[08/27 20:26:25   1399s] (I)       Started Phase 1e ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Started Route legalization ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Usage: 464498 = (240229 H, 224269 V) = (9.14% H, 20.62% V) = (9.081e+05um H, 8.477e+05um V)
[08/27 20:26:25   1399s] [NR-eGR] Early Global Route overflow of layer group 1: 0.28% H + 1.83% V. EstWL: 1.755802e+06um
[08/27 20:26:25   1399s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Started Layer assignment ( Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2881.16 MB )
[08/27 20:26:25   1399s] (I)       Running layer assignment with 8 threads
[08/27 20:26:25   1400s] (I)       Finished Layer assignment ( CPU: 0.55 sec, Real: 0.25 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:25   1400s] (I)       Finished Net group 1 ( CPU: 1.14 sec, Real: 0.81 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:25   1400s] (I)       
[08/27 20:26:25   1400s] (I)       ============  Phase 1l Route ============
[08/27 20:26:25   1400s] (I)       Started Phase 1l ( Curr Mem: 2877.16 MB )
[08/27 20:26:25   1400s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:26   1400s] (I)       
[08/27 20:26:26   1400s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:26:26   1400s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:26:26   1400s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:26:26   1400s] [NR-eGR]       Layer              (1-4)             (5-9)           (10-13)           (14-18)    OverCon 
[08/27 20:26:26   1400s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:26:26   1400s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:26:26   1400s] [NR-eGR]  Metal2  (2)       152( 0.09%)        34( 0.02%)        22( 0.01%)         5( 0.00%)   ( 0.13%) 
[08/27 20:26:26   1400s] [NR-eGR]  Metal3  (3)      2088( 1.30%)        74( 0.05%)        34( 0.02%)        33( 0.02%)   ( 1.38%) 
[08/27 20:26:26   1400s] [NR-eGR]  Metal4  (4)        50( 0.03%)        22( 0.01%)        12( 0.01%)         6( 0.00%)   ( 0.06%) 
[08/27 20:26:26   1400s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:26:26   1400s] [NR-eGR] Total             2290( 0.47%)       130( 0.03%)        68( 0.01%)        44( 0.01%)   ( 0.52%) 
[08/27 20:26:26   1400s] [NR-eGR] 
[08/27 20:26:26   1400s] (I)       Finished Global Routing ( CPU: 1.17 sec, Real: 0.83 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:26   1400s] (I)       total 2D Cap : 3737252 = (2647759 H, 1089493 V)
[08/27 20:26:26   1400s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.09% H + 1.38% V
[08/27 20:26:26   1400s] [NR-eGR] Overflow after Early Global Route 0.22% H + 1.73% V
[08/27 20:26:26   1400s] Early Global Route congestion estimation runtime: 1.52 seconds, mem = 2877.2M
[08/27 20:26:26   1400s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.521, REAL:1.190, MEM:2877.2M
[08/27 20:26:26   1400s] OPERPROF: Starting HotSpotCal at level 1, MEM:2877.2M
[08/27 20:26:26   1400s] [hotspot] +------------+---------------+---------------+
[08/27 20:26:26   1400s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:26:26   1400s] [hotspot] +------------+---------------+---------------+
[08/27 20:26:26   1400s] [hotspot] | normalized |          4.26 |         16.98 |
[08/27 20:26:26   1400s] [hotspot] +------------+---------------+---------------+
[08/27 20:26:26   1400s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.26, normalized total congestion hotspot area = 16.98 (area is in unit of 4 std-cell row bins)
[08/27 20:26:26   1400s] [hotspot] max/total 4.26/16.98, big hotspot (>10) total 0.00
[08/27 20:26:26   1400s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:26:26   1400s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:26:26   1400s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:26:26   1400s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:26:26   1400s] [hotspot] |  1  |   849.48   909.96   909.96   970.44 |        3.74   |
[08/27 20:26:26   1400s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:26:26   1400s] [hotspot] |  2  |   879.72   789.00   940.20   849.48 |        3.02   |
[08/27 20:26:26   1400s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:26:26   1400s] [hotspot] |  3  |   577.32   668.04   637.80   728.52 |        1.57   |
[08/27 20:26:26   1400s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:26:26   1400s] [hotspot] |  4  |   516.84   909.96   577.32   970.44 |        1.05   |
[08/27 20:26:26   1400s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:26:26   1400s] [hotspot] |  5  |  1061.16  1333.32  1121.64  1393.80 |        1.05   |
[08/27 20:26:26   1400s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:26:26   1400s] Top 5 hotspots total area: 10.43
[08/27 20:26:26   1400s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.016, MEM:2877.2M
[08/27 20:26:26   1400s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2877.2M
[08/27 20:26:26   1400s] Starting Early Global Route wiring: mem = 2877.2M
[08/27 20:26:26   1400s] (I)       ============= track Assignment ============
[08/27 20:26:26   1400s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2877.16 MB )
[08/27 20:26:26   1400s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:26   1400s] (I)       Started Track Assignment ( Curr Mem: 2877.16 MB )
[08/27 20:26:26   1400s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/27 20:26:26   1400s] (I)       Running track assignment with 8 threads
[08/27 20:26:26   1400s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:26   1400s] (I)       Run Multi-thread track assignment
[08/27 20:26:26   1400s] (I)       Finished Track Assignment ( CPU: 0.86 sec, Real: 0.15 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:26   1400s] [NR-eGR] Started Export DB wires ( Curr Mem: 2877.16 MB )
[08/27 20:26:26   1400s] [NR-eGR] Started Export all nets ( Curr Mem: 2877.16 MB )
[08/27 20:26:26   1401s] [NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:26   1401s] [NR-eGR] Started Set wire vias ( Curr Mem: 2877.16 MB )
[08/27 20:26:26   1401s] [NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:26   1401s] [NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 2877.16 MB )
[08/27 20:26:26   1401s] [NR-eGR] --------------------------------------------------------------------------
[08/27 20:26:26   1401s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 110773
[08/27 20:26:26   1401s] [NR-eGR] Metal2  (2H) length: 6.218630e+05um, number of vias: 194909
[08/27 20:26:26   1401s] [NR-eGR] Metal3  (3V) length: 8.712677e+05um, number of vias: 11297
[08/27 20:26:26   1401s] [NR-eGR] Metal4  (4H) length: 3.335889e+05um, number of vias: 0
[08/27 20:26:26   1401s] [NR-eGR] Total length: 1.826720e+06um, number of vias: 316979
[08/27 20:26:26   1401s] [NR-eGR] --------------------------------------------------------------------------
[08/27 20:26:26   1401s] [NR-eGR] Total eGR-routed clock nets wire length: 5.549004e+04um 
[08/27 20:26:26   1401s] [NR-eGR] --------------------------------------------------------------------------
[08/27 20:26:26   1401s] Early Global Route wiring runtime: 1.20 seconds, mem = 2877.2M
[08/27 20:26:26   1401s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.199, REAL:0.438, MEM:2877.2M
[08/27 20:26:26   1401s] 0 delay mode for cte disabled.
[08/27 20:26:26   1401s] SKP cleared!
[08/27 20:26:26   1401s] 
[08/27 20:26:26   1401s] *** Finished incrementalPlace (cpu=0:08:35, real=0:05:08)***
[08/27 20:26:26   1401s] Tdgp not successfully inited but do clear! skip clearing
[08/27 20:26:26   1401s] **placeDesign ... cpu = 0:16:57, real = 0:10:23, mem = 2426.2M **
[08/27 20:26:26   1401s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/27 20:26:26   1401s] Source post-place script: /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[08/27 20:26:26   1401s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/27 20:26:26   1401s] #% Begin save design ... (date=08/27 20:26:26, mem=1670.2M)
[08/27 20:26:26   1401s] % Begin Save ccopt configuration ... (date=08/27 20:26:26, mem=1670.2M)
[08/27 20:26:26   1401s] % End Save ccopt configuration ... (date=08/27 20:26:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1670.2M, current mem=1670.2M)
[08/27 20:26:26   1401s] % Begin Save netlist data ... (date=08/27 20:26:26, mem=1670.2M)
[08/27 20:26:26   1401s] Writing Binary DB to SAVED/02_place_opt_placeOnly.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 20:26:26   1401s] % End Save netlist data ... (date=08/27 20:26:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1670.2M, current mem=1669.3M)
[08/27 20:26:26   1401s] Saving symbol-table file in separate thread ...
[08/27 20:26:26   1401s] Saving congestion map file in separate thread ...
[08/27 20:26:26   1401s] Saving congestion map file SAVED/02_place_opt_placeOnly.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 20:26:26   1401s] % Begin Save AAE data ... (date=08/27 20:26:26, mem=1669.3M)
[08/27 20:26:26   1401s] Saving AAE Data ...
[08/27 20:26:26   1401s] % End Save AAE data ... (date=08/27 20:26:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1669.3M, current mem=1669.3M)
[08/27 20:26:27   1402s] Saving preference file SAVED/02_place_opt_placeOnly.invs.dat.tmp/gui.pref.tcl ...
[08/27 20:26:27   1402s] Saving mode setting ...
[08/27 20:26:27   1402s] Saving global file ...
[08/27 20:26:27   1402s] Saving Drc markers ...
[08/27 20:26:27   1402s] ... 1010 markers are saved ...
[08/27 20:26:27   1402s] ... 0 geometry drc markers are saved ...
[08/27 20:26:27   1402s] ... 0 antenna drc markers are saved ...
[08/27 20:26:27   1402s] Saving special route data file in separate thread ...
[08/27 20:26:27   1402s] Saving PG file in separate thread ...
[08/27 20:26:27   1402s] Saving placement file in separate thread ...
[08/27 20:26:27   1402s] Saving route file in separate thread ...
[08/27 20:26:27   1402s] Saving property file in separate thread ...
[08/27 20:26:27   1402s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 20:26:27   1402s] Saving property file SAVED/02_place_opt_placeOnly.invs.dat.tmp/croc_chip.prop
[08/27 20:26:27   1402s] Saving PG file SAVED/02_place_opt_placeOnly.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 20:26:27 2025)
[08/27 20:26:27   1402s] Save Adaptive View Pruning View Names to Binary file
[08/27 20:26:27   1402s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2512.7M) ***
[08/27 20:26:27   1402s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2512.7M) ***
[08/27 20:26:27   1402s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 20:26:27   1402s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2504.7M) ***
[08/27 20:26:27   1402s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 20:26:27   1402s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 20:26:27   1402s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=2488.7M) ***
[08/27 20:26:27   1402s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 20:26:27   1402s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[08/27 20:26:28   1402s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[08/27 20:26:28   1402s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[08/27 20:26:28   1402s] % Begin Save power constraints data ... (date=08/27 20:26:28, mem=1670.5M)
[08/27 20:26:28   1402s] % End Save power constraints data ... (date=08/27 20:26:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1670.5M, current mem=1670.5M)
[08/27 20:26:33   1406s] Generated self-contained design 02_place_opt_placeOnly.invs.dat.tmp
[08/27 20:26:33   1406s] #% End save design ... (date=08/27 20:26:33, total cpu=0:00:05.3, real=0:00:07.0, peak res=1671.2M, current mem=1671.2M)
[08/27 20:26:33   1406s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/27 20:26:33   1406s] #optDebug: fT-S <1 2 3 1 0>
[08/27 20:26:33   1406s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:33   1406s] All LLGs are deleted
[08/27 20:26:33   1406s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2426.7M
[08/27 20:26:33   1406s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2426.7M
[08/27 20:26:33   1406s] Start to check current routing status for nets...
[08/27 20:26:33   1407s] All nets are already routed correctly.
[08/27 20:26:33   1407s] End to check current routing status for nets (mem=2426.7M)
[08/27 20:26:33   1407s] Extraction called for design 'croc_chip' of instances=38738 and nets=36029 using extraction engine 'preRoute' .
[08/27 20:26:33   1407s] PreRoute RC Extraction called for design croc_chip.
[08/27 20:26:33   1407s] RC Extraction called in multi-corner(1) mode.
[08/27 20:26:33   1407s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/27 20:26:33   1407s] Type 'man IMPEXT-6197' for more detail.
[08/27 20:26:33   1407s] RCMode: PreRoute
[08/27 20:26:33   1407s]       RC Corner Indexes            0   
[08/27 20:26:33   1407s] Capacitance Scaling Factor   : 1.00000 
[08/27 20:26:33   1407s] Resistance Scaling Factor    : 1.00000 
[08/27 20:26:33   1407s] Clock Cap. Scaling Factor    : 1.00000 
[08/27 20:26:33   1407s] Clock Res. Scaling Factor    : 1.00000 
[08/27 20:26:33   1407s] Shrink Factor                : 1.00000
[08/27 20:26:33   1407s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/27 20:26:33   1407s] LayerId::1 widthSet size::1
[08/27 20:26:33   1407s] LayerId::2 widthSet size::1
[08/27 20:26:33   1407s] LayerId::3 widthSet size::1
[08/27 20:26:33   1407s] LayerId::4 widthSet size::1
[08/27 20:26:33   1407s] LayerId::5 widthSet size::1
[08/27 20:26:33   1407s] LayerId::6 widthSet size::1
[08/27 20:26:33   1407s] LayerId::7 widthSet size::1
[08/27 20:26:33   1407s] Updating RC grid for preRoute extraction ...
[08/27 20:26:33   1407s] Initializing multi-corner resistance tables ...
[08/27 20:26:33   1407s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:33   1407s] {RT default_rc_corner 0 4 4 0}
[08/27 20:26:33   1407s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300014 ; uaWl: 1.000000 ; uaWlH: 0.182616 ; aWlH: 0.000000 ; Pmax: 0.829300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/27 20:26:34   1407s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2426.684M)
[08/27 20:26:34   1407s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2426.7M
[08/27 20:26:34   1407s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2426.7M
[08/27 20:26:34   1407s] Fast DP-INIT is on for default
[08/27 20:26:34   1407s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.140, REAL:0.055, MEM:2426.7M
[08/27 20:26:34   1407s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.172, REAL:0.093, MEM:2426.7M
[08/27 20:26:34   1407s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2426.7M
[08/27 20:26:34   1407s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2426.7M
[08/27 20:26:34   1407s] Starting delay calculation for Setup views
[08/27 20:26:34   1408s] #################################################################################
[08/27 20:26:34   1408s] # Design Stage: PreRoute
[08/27 20:26:34   1408s] # Design Name: croc_chip
[08/27 20:26:34   1408s] # Design Mode: 130nm
[08/27 20:26:34   1408s] # Analysis Mode: MMMC OCV 
[08/27 20:26:34   1408s] # Parasitics Mode: No SPEF/RCDB
[08/27 20:26:34   1408s] # Signoff Settings: SI Off 
[08/27 20:26:34   1408s] #################################################################################
[08/27 20:26:34   1409s] Topological Sorting (REAL = 0:00:00.0, MEM = 2530.4M, InitMEM = 2525.8M)
[08/27 20:26:35   1409s] Calculate early delays in OCV mode...
[08/27 20:26:35   1409s] Calculate late delays in OCV mode...
[08/27 20:26:35   1409s] Start delay calculation (fullDC) (8 T). (MEM=2530.4)
[08/27 20:26:35   1410s] End AAE Lib Interpolated Model. (MEM=2555.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 20:26:35   1411s] Type 'man IMPESI-3194' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:35   1411s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 20:26:35   1411s] Type 'man IMPESI-3199' for more detail.
[08/27 20:26:36   1416s] Total number of fetched objects 35526
[08/27 20:26:36   1417s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 20:26:36   1417s] End delay calculation. (MEM=2904.84 CPU=0:00:06.0 REAL=0:00:01.0)
[08/27 20:26:36   1417s] End delay calculation (fullDC). (MEM=2904.84 CPU=0:00:07.5 REAL=0:00:01.0)
[08/27 20:26:36   1417s] *** CDM Built up (cpu=0:00:09.2  real=0:00:02.0  mem= 2904.8M) ***
[08/27 20:26:36   1418s] *** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:02.0 totSessionCpu=0:23:38 mem=2904.8M)
[08/27 20:26:38   1422s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -59.438 | -59.438 | -0.584  | -31.378 |   N/A   |  6.842  | -16.270 | -43.353 |
|           TNS (ns):|-1.55e+05|-1.44e+05| -15.406 | -48.367 |   N/A   |  0.000  | -4247.3 |-10919.1 |
|    Violating Paths:|  5024   |  4688   |   32    |   26    |   N/A   |    0    |  1177   |   278   |
|          All Paths:|  10659  |  10091  |   262   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |  -38.433   |    313 (313)     |
|   max_tran     |   6116 (41753)   |  -22.029   |   6166 (41887)   |
|   max_fanout   |    975 (975)     |   -4912    |    977 (977)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.844%
Routing Overflow: 0.22% H and 1.73% V
------------------------------------------------------------
Reported timing to dir ./rpt/02_place_opt/02_place_opt_setup_placeOnly
[08/27 20:26:38   1422s] Total CPU time: 16.09 sec
[08/27 20:26:38   1422s] Total Real time: 5.0 sec
[08/27 20:26:38   1422s] Total Memory Usage: 2570.609375 Mbytes
[08/27 20:26:38   1422s] VSMManager cleared!
[08/27 20:26:38   1422s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1866.0M, totSessionCpu=0:23:43 **
[08/27 20:26:38   1422s] **DIAG[/icd/cm_t1nb_001/INNOVUS201/Rel/20.10/main/lnx86_64_opt/20.10-p004_1/fe/src/rda/rdaIPO.c:21776:rdaiOptDesign]: Assert "dbGetByPassDeleteNetWireTerm() == FALSE"
[08/27 20:26:38   1422s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/27 20:26:38   1422s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:38   1422s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:38   1422s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:38   1423s] OPERPROF: Starting DPlace-Init at level 1, MEM:2570.6M
[08/27 20:26:38   1423s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:26:38   1423s] All LLGs are deleted
[08/27 20:26:38   1423s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2570.6M
[08/27 20:26:38   1423s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2570.6M
[08/27 20:26:38   1423s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2570.6M
[08/27 20:26:38   1423s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2570.6M
[08/27 20:26:38   1423s] Core basic site is CoreSite
[08/27 20:26:38   1423s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:26:38   1423s] Fast DP-INIT is on for default
[08/27 20:26:38   1423s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:26:38   1423s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.144, REAL:0.053, MEM:2572.1M
[08/27 20:26:38   1423s] OPERPROF:     Starting CMU at level 3, MEM:2572.1M
[08/27 20:26:38   1423s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2572.1M
[08/27 20:26:38   1423s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.173, REAL:0.082, MEM:2572.1M
[08/27 20:26:38   1423s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2572.1MB).
[08/27 20:26:38   1423s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.229, REAL:0.139, MEM:2572.1M
[08/27 20:26:38   1423s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:38   1423s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:38   1423s] 
[08/27 20:26:38   1423s] Creating Lib Analyzer ...
[08/27 20:26:38   1423s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:38   1423s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 20:26:38   1423s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 20:26:38   1423s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 20:26:38   1423s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 20:26:38   1423s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 20:26:38   1423s] 
[08/27 20:26:38   1423s] {RT default_rc_corner 0 4 4 0}
[08/27 20:26:38   1423s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:44 mem=2572.1M
[08/27 20:26:38   1423s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:44 mem=2572.1M
[08/27 20:26:38   1423s] Creating Lib Analyzer, finished. 
[08/27 20:26:39   1423s] #optDebug: fT-S <1 2 3 1 0>
[08/27 20:26:39   1423s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1835.6M, totSessionCpu=0:23:44 **
[08/27 20:26:39   1423s] *** optDesign -preCTS ***
[08/27 20:26:39   1423s] DRC Margin: user margin 0.0; extra margin 0.2
[08/27 20:26:39   1423s] Setup Target Slack: user slack 0; extra slack 0.0
[08/27 20:26:39   1423s] Hold Target Slack: user slack 0
[08/27 20:26:39   1423s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2548.1M
[08/27 20:26:39   1423s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.034, MEM:2548.1M
[08/27 20:26:39   1423s] Multi-VT timing optimization disabled based on library information.
[08/27 20:26:39   1423s] Deleting Cell Server ...
[08/27 20:26:39   1423s] Deleting Lib Analyzer.
[08/27 20:26:39   1423s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 20:26:39   1423s] Summary for sequential cells identification: 
[08/27 20:26:39   1423s]   Identified SBFF number: 3
[08/27 20:26:39   1423s]   Identified MBFF number: 0
[08/27 20:26:39   1423s]   Identified SB Latch number: 0
[08/27 20:26:39   1423s]   Identified MB Latch number: 0
[08/27 20:26:39   1423s]   Not identified SBFF number: 0
[08/27 20:26:39   1423s]   Not identified MBFF number: 0
[08/27 20:26:39   1423s]   Not identified SB Latch number: 0
[08/27 20:26:39   1423s]   Not identified MB Latch number: 0
[08/27 20:26:39   1423s]   Number of sequential cells which are not FFs: 7
[08/27 20:26:39   1423s]  Visiting view : func_view_wc
[08/27 20:26:39   1423s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[08/27 20:26:39   1423s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 20:26:39   1423s]  Visiting view : func_view_bc
[08/27 20:26:39   1423s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[08/27 20:26:39   1423s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 20:26:39   1423s]  Setting StdDelay to 38.40
[08/27 20:26:39   1423s] Creating Cell Server, finished. 
[08/27 20:26:39   1423s] 
[08/27 20:26:39   1423s] Deleting Cell Server ...
[08/27 20:26:39   1424s] 
[08/27 20:26:39   1424s] Creating Lib Analyzer ...
[08/27 20:26:39   1424s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 20:26:39   1424s] Summary for sequential cells identification: 
[08/27 20:26:39   1424s]   Identified SBFF number: 3
[08/27 20:26:39   1424s]   Identified MBFF number: 0
[08/27 20:26:39   1424s]   Identified SB Latch number: 0
[08/27 20:26:39   1424s]   Identified MB Latch number: 0
[08/27 20:26:39   1424s]   Not identified SBFF number: 0
[08/27 20:26:39   1424s]   Not identified MBFF number: 0
[08/27 20:26:39   1424s]   Not identified SB Latch number: 0
[08/27 20:26:39   1424s]   Not identified MB Latch number: 0
[08/27 20:26:39   1424s]   Number of sequential cells which are not FFs: 7
[08/27 20:26:39   1424s]  Visiting view : func_view_wc
[08/27 20:26:39   1424s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[08/27 20:26:39   1424s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 20:26:39   1424s]  Visiting view : func_view_bc
[08/27 20:26:39   1424s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[08/27 20:26:39   1424s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 20:26:39   1424s]  Setting StdDelay to 38.40
[08/27 20:26:39   1424s] Creating Cell Server, finished. 
[08/27 20:26:39   1424s] 
[08/27 20:26:39   1424s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:39   1424s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 20:26:39   1424s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 20:26:39   1424s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 20:26:39   1424s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 20:26:39   1424s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 20:26:39   1424s] 
[08/27 20:26:39   1424s] {RT default_rc_corner 0 4 4 0}
[08/27 20:26:39   1424s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:44 mem=2548.1M
[08/27 20:26:39   1424s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:44 mem=2548.1M
[08/27 20:26:39   1424s] Creating Lib Analyzer, finished. 
[08/27 20:26:39   1424s] All LLGs are deleted
[08/27 20:26:39   1424s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2548.1M
[08/27 20:26:39   1424s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2548.1M
[08/27 20:26:39   1424s] ### Creating LA Mngr. totSessionCpu=0:23:45 mem=2548.1M
[08/27 20:26:39   1424s] ### Creating LA Mngr, finished. totSessionCpu=0:23:45 mem=2548.1M
[08/27 20:26:39   1424s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2548.09 MB )
[08/27 20:26:39   1424s] (I)       Started Loading and Dumping File ( Curr Mem: 2548.09 MB )
[08/27 20:26:39   1424s] (I)       Reading DB...
[08/27 20:26:39   1424s] (I)       Read data from FE... (mem=2548.1M)
[08/27 20:26:39   1424s] (I)       Read nodes and places... (mem=2548.1M)
[08/27 20:26:39   1424s] (I)       Done Read nodes and places (cpu=0.057s, mem=2563.0M)
[08/27 20:26:39   1424s] (I)       Read nets... (mem=2563.0M)
[08/27 20:26:40   1424s] (I)       Done Read nets (cpu=0.142s, mem=2565.5M)
[08/27 20:26:40   1424s] (I)       Done Read data from FE (cpu=0.199s, mem=2565.5M)
[08/27 20:26:40   1424s] (I)       before initializing RouteDB syMemory usage = 2565.5 MB
[08/27 20:26:40   1424s] (I)       == Non-default Options ==
[08/27 20:26:40   1424s] (I)       Maximum routing layer                              : 4
[08/27 20:26:40   1424s] (I)       Spread congestion away from blockages              : true
[08/27 20:26:40   1424s] (I)       Number threads                                     : 8
[08/27 20:26:40   1424s] (I)       Overflow penalty cost                              : 10
[08/27 20:26:40   1424s] (I)       Source-to-sink ratio                               : 0.300000
[08/27 20:26:40   1424s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:26:40   1424s] (I)       Use row-based GCell size
[08/27 20:26:40   1424s] (I)       GCell unit size  : 3780
[08/27 20:26:40   1424s] (I)       GCell multiplier : 1
[08/27 20:26:40   1424s] (I)       build grid graph
[08/27 20:26:40   1424s] (I)       build grid graph start
[08/27 20:26:40   1424s] [NR-eGR] Track table information for default rule: 
[08/27 20:26:40   1424s] [NR-eGR] Metal1 has no routable track
[08/27 20:26:40   1424s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:26:40   1424s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:26:40   1424s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:26:40   1424s] (I)       build grid graph end
[08/27 20:26:40   1424s] (I)       ===========================================================================
[08/27 20:26:40   1424s] (I)       == Report All Rule Vias ==
[08/27 20:26:40   1424s] (I)       ===========================================================================
[08/27 20:26:40   1424s] (I)        Via Rule : (Default)
[08/27 20:26:40   1424s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:26:40   1424s] (I)       ---------------------------------------------------------------------------
[08/27 20:26:40   1424s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:26:40   1424s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:26:40   1424s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:26:40   1424s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:26:40   1424s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:26:40   1424s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:26:40   1424s] (I)       ===========================================================================
[08/27 20:26:40   1424s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2565.46 MB )
[08/27 20:26:40   1424s] (I)       Num PG vias on layer 2 : 0
[08/27 20:26:40   1424s] (I)       Num PG vias on layer 3 : 0
[08/27 20:26:40   1424s] (I)       Num PG vias on layer 4 : 0
[08/27 20:26:40   1424s] [NR-eGR] Read 80495 PG shapes
[08/27 20:26:40   1424s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.96 MB )
[08/27 20:26:40   1424s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:26:40   1424s] [NR-eGR] #Instance Blockages : 6997
[08/27 20:26:40   1424s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:26:40   1424s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:26:40   1424s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:26:40   1424s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:26:40   1424s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:26:40   1424s] (I)       readDataFromPlaceDB
[08/27 20:26:40   1424s] (I)       Read net information..
[08/27 20:26:40   1424s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 20:26:40   1424s] (I)       Read testcase time = 0.017 seconds
[08/27 20:26:40   1424s] 
[08/27 20:26:40   1424s] (I)       early_global_route_priority property id does not exist.
[08/27 20:26:40   1424s] (I)       Start initializing grid graph
[08/27 20:26:40   1424s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:26:40   1424s] (I)       End initializing grid graph
[08/27 20:26:40   1424s] (I)       Model blockages into capacity
[08/27 20:26:40   1424s] (I)       Read Num Blocks=109479  Num Prerouted Wires=0  Num CS=0
[08/27 20:26:40   1424s] (I)       Started Modeling ( Curr Mem: 2574.63 MB )
[08/27 20:26:40   1424s] (I)       Layer 1 (H) : #blockages 69540 : #preroutes 0
[08/27 20:26:40   1424s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:26:40   1424s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:26:40   1424s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2574.63 MB )
[08/27 20:26:40   1424s] (I)       -- layer congestion ratio --
[08/27 20:26:40   1424s] (I)       Layer 1 : 0.100000
[08/27 20:26:40   1424s] (I)       Layer 2 : 0.700000
[08/27 20:26:40   1424s] (I)       Layer 3 : 0.700000
[08/27 20:26:40   1424s] (I)       Layer 4 : 0.700000
[08/27 20:26:40   1424s] (I)       ----------------------------
[08/27 20:26:40   1424s] (I)       Number of ignored nets = 48
[08/27 20:26:40   1424s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:26:40   1424s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:26:40   1424s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:26:40   1424s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:26:40   1424s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:26:40   1424s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:26:40   1424s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:26:40   1424s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:26:40   1424s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:26:40   1424s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:26:40   1424s] (I)       Before initializing Early Global Route syMemory usage = 2574.6 MB
[08/27 20:26:40   1424s] (I)       Ndr track 0 does not exist
[08/27 20:26:40   1424s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:26:40   1424s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:26:40   1424s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:26:40   1424s] (I)       Site width          :   480  (dbu)
[08/27 20:26:40   1424s] (I)       Row height          :  3780  (dbu)
[08/27 20:26:40   1424s] (I)       GCell width         :  3780  (dbu)
[08/27 20:26:40   1424s] (I)       GCell height        :  3780  (dbu)
[08/27 20:26:40   1424s] (I)       Grid                :   487   487     4
[08/27 20:26:40   1424s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:26:40   1424s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:26:40   1424s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:26:40   1424s] (I)       Default wire width  :   160   200   200   200
[08/27 20:26:40   1424s] (I)       Default wire space  :   180   210   210   210
[08/27 20:26:40   1424s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:26:40   1424s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:26:40   1424s] (I)       First track coord   :     0   240   480   240
[08/27 20:26:40   1424s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:26:40   1424s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:26:40   1424s] (I)       Num of masks        :     1     1     1     1
[08/27 20:26:40   1424s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:26:40   1424s] (I)       --------------------------------------------------------
[08/27 20:26:40   1424s] 
[08/27 20:26:40   1424s] [NR-eGR] ============ Routing rule table ============
[08/27 20:26:40   1424s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 20:26:40   1424s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:26:40   1424s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:26:40   1424s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:26:40   1424s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:26:40   1424s] [NR-eGR] ========================================
[08/27 20:26:40   1424s] [NR-eGR] 
[08/27 20:26:40   1424s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:26:40   1424s] (I)       blocked tracks on layer2 : = 874351 / 2133547 (40.98%)
[08/27 20:26:40   1424s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:26:40   1424s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:26:40   1424s] (I)       After initializing Early Global Route syMemory usage = 2584.1 MB
[08/27 20:26:40   1424s] (I)       Finished Loading and Dumping File ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2584.13 MB )
[08/27 20:26:40   1424s] (I)       Reset routing kernel
[08/27 20:26:40   1424s] (I)       Started Global Routing ( Curr Mem: 2584.13 MB )
[08/27 20:26:40   1424s] (I)       ============= Initialization =============
[08/27 20:26:40   1424s] (I)       totalPins=116866  totalGlobalPin=115607 (98.92%)
[08/27 20:26:40   1424s] (I)       Started Net group 1 ( Curr Mem: 2584.13 MB )
[08/27 20:26:40   1424s] (I)       Started Build MST ( Curr Mem: 2584.13 MB )
[08/27 20:26:40   1424s] (I)       Generate topology with 8 threads
[08/27 20:26:40   1425s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.03 sec, Curr Mem: 2608.13 MB )
[08/27 20:26:40   1425s] (I)       total 2D Cap : 3717306 = (2629510 H, 1087796 V)
[08/27 20:26:40   1425s] (I)       #blocked areas for congestion spreading : 146
[08/27 20:26:40   1425s] [NR-eGR] Layer group 1: route 30155 net(s) in layer range [2, 4]
[08/27 20:26:40   1425s] (I)       
[08/27 20:26:40   1425s] (I)       ============  Phase 1a Route ============
[08/27 20:26:40   1425s] (I)       Started Phase 1a ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Started Pattern routing ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Finished Pattern routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 420
[08/27 20:26:40   1425s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Usage: 465458 = (240220 H, 225238 V) = (9.14% H, 20.71% V) = (9.080e+05um H, 8.514e+05um V)
[08/27 20:26:40   1425s] (I)       Finished Phase 1a ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       
[08/27 20:26:40   1425s] (I)       ============  Phase 1b Route ============
[08/27 20:26:40   1425s] (I)       Started Phase 1b ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Started Monotonic routing ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Usage: 466647 = (241005 H, 225642 V) = (9.17% H, 20.74% V) = (9.110e+05um H, 8.529e+05um V)
[08/27 20:26:40   1425s] (I)       Overflow of layer group 1: 0.67% H + 2.88% V. EstWL: 1.763926e+06um
[08/27 20:26:40   1425s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       
[08/27 20:26:40   1425s] (I)       ============  Phase 1c Route ============
[08/27 20:26:40   1425s] (I)       Started Phase 1c ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Started Two level routing ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Level2 Grid: 98 x 98
[08/27 20:26:40   1425s] (I)       Started Two Level Routing ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Finished Two level routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Usage: 470329 = (244369 H, 225960 V) = (9.29% H, 20.77% V) = (9.237e+05um H, 8.541e+05um V)
[08/27 20:26:40   1425s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       
[08/27 20:26:40   1425s] (I)       ============  Phase 1d Route ============
[08/27 20:26:40   1425s] (I)       Started Phase 1d ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Started Detoured routing ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Usage: 470329 = (244369 H, 225960 V) = (9.29% H, 20.77% V) = (9.237e+05um H, 8.541e+05um V)
[08/27 20:26:40   1425s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       
[08/27 20:26:40   1425s] (I)       ============  Phase 1e Route ============
[08/27 20:26:40   1425s] (I)       Started Phase 1e ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Started Route legalization ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Usage: 470335 = (244371 H, 225964 V) = (9.29% H, 20.77% V) = (9.237e+05um H, 8.541e+05um V)
[08/27 20:26:40   1425s] [NR-eGR] Early Global Route overflow of layer group 1: 0.30% H + 1.83% V. EstWL: 1.777866e+06um
[08/27 20:26:40   1425s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Started Layer assignment ( Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2604.13 MB )
[08/27 20:26:40   1425s] (I)       Running layer assignment with 8 threads
[08/27 20:26:41   1426s] (I)       Finished Layer assignment ( CPU: 0.64 sec, Real: 0.32 sec, Curr Mem: 2600.13 MB )
[08/27 20:26:41   1426s] (I)       Finished Net group 1 ( CPU: 1.27 sec, Real: 0.88 sec, Curr Mem: 2600.13 MB )
[08/27 20:26:41   1426s] (I)       
[08/27 20:26:41   1426s] (I)       ============  Phase 1l Route ============
[08/27 20:26:41   1426s] (I)       Started Phase 1l ( Curr Mem: 2600.13 MB )
[08/27 20:26:41   1426s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.13 MB )
[08/27 20:26:41   1426s] (I)       
[08/27 20:26:41   1426s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:26:41   1426s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:26:41   1426s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:26:41   1426s] [NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[08/27 20:26:41   1426s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:26:41   1426s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:26:41   1426s] [NR-eGR]  Metal2  (2)       162( 0.10%)        33( 0.02%)        16( 0.01%)        14( 0.01%)   ( 0.14%) 
[08/27 20:26:41   1426s] [NR-eGR]  Metal3  (3)      2074( 1.29%)        72( 0.04%)        35( 0.02%)        33( 0.02%)   ( 1.37%) 
[08/27 20:26:41   1426s] [NR-eGR]  Metal4  (4)        57( 0.04%)        21( 0.01%)        17( 0.01%)         6( 0.00%)   ( 0.06%) 
[08/27 20:26:41   1426s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:26:41   1426s] [NR-eGR] Total             2293( 0.47%)       126( 0.03%)        68( 0.01%)        53( 0.01%)   ( 0.53%) 
[08/27 20:26:41   1426s] [NR-eGR] 
[08/27 20:26:41   1426s] (I)       Finished Global Routing ( CPU: 1.30 sec, Real: 0.92 sec, Curr Mem: 2600.13 MB )
[08/27 20:26:41   1426s] (I)       total 2D Cap : 3737252 = (2647759 H, 1089493 V)
[08/27 20:26:41   1426s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 1.37% V
[08/27 20:26:41   1426s] [NR-eGR] Overflow after Early Global Route 0.24% H + 1.72% V
[08/27 20:26:41   1426s] (I)       ============= track Assignment ============
[08/27 20:26:41   1426s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2600.13 MB )
[08/27 20:26:41   1426s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.13 MB )
[08/27 20:26:41   1426s] (I)       Started Track Assignment ( Curr Mem: 2600.13 MB )
[08/27 20:26:41   1426s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/27 20:26:41   1426s] (I)       Running track assignment with 8 threads
[08/27 20:26:41   1426s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.13 MB )
[08/27 20:26:41   1426s] (I)       Run Multi-thread track assignment
[08/27 20:26:41   1427s] (I)       Finished Track Assignment ( CPU: 1.08 sec, Real: 0.21 sec, Curr Mem: 2600.13 MB )
[08/27 20:26:41   1427s] [NR-eGR] Started Export DB wires ( Curr Mem: 2584.13 MB )
[08/27 20:26:41   1427s] [NR-eGR] Started Export all nets ( Curr Mem: 2584.13 MB )
[08/27 20:26:41   1427s] [NR-eGR] Finished Export all nets ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2584.13 MB )
[08/27 20:26:41   1427s] [NR-eGR] Started Set wire vias ( Curr Mem: 2584.13 MB )
[08/27 20:26:41   1427s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2584.13 MB )
[08/27 20:26:41   1427s] [NR-eGR] Finished Export DB wires ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2584.13 MB )
[08/27 20:26:41   1427s] [NR-eGR] --------------------------------------------------------------------------
[08/27 20:26:41   1427s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 110773
[08/27 20:26:41   1427s] [NR-eGR] Metal2  (2H) length: 6.336988e+05um, number of vias: 195131
[08/27 20:26:41   1427s] [NR-eGR] Metal3  (3V) length: 8.777661e+05um, number of vias: 11802
[08/27 20:26:41   1427s] [NR-eGR] Metal4  (4H) length: 3.372561e+05um, number of vias: 0
[08/27 20:26:41   1427s] [NR-eGR] Total length: 1.848721e+06um, number of vias: 317706
[08/27 20:26:41   1427s] [NR-eGR] --------------------------------------------------------------------------
[08/27 20:26:41   1427s] [NR-eGR] Total eGR-routed clock nets wire length: 5.861815e+04um 
[08/27 20:26:41   1427s] [NR-eGR] --------------------------------------------------------------------------
[08/27 20:26:41   1427s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.35 sec, Real: 2.06 sec, Curr Mem: 2561.25 MB )
[08/27 20:26:41   1427s] Extraction called for design 'croc_chip' of instances=38738 and nets=36029 using extraction engine 'preRoute' .
[08/27 20:26:41   1427s] PreRoute RC Extraction called for design croc_chip.
[08/27 20:26:41   1427s] RC Extraction called in multi-corner(1) mode.
[08/27 20:26:41   1427s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/27 20:26:41   1427s] Type 'man IMPEXT-6197' for more detail.
[08/27 20:26:41   1427s] RCMode: PreRoute
[08/27 20:26:41   1427s]       RC Corner Indexes            0   
[08/27 20:26:41   1427s] Capacitance Scaling Factor   : 1.00000 
[08/27 20:26:41   1427s] Resistance Scaling Factor    : 1.00000 
[08/27 20:26:41   1427s] Clock Cap. Scaling Factor    : 1.00000 
[08/27 20:26:41   1427s] Clock Res. Scaling Factor    : 1.00000 
[08/27 20:26:41   1427s] Shrink Factor                : 1.00000
[08/27 20:26:41   1427s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/27 20:26:42   1427s] LayerId::1 widthSet size::1
[08/27 20:26:42   1427s] LayerId::2 widthSet size::1
[08/27 20:26:42   1427s] LayerId::3 widthSet size::1
[08/27 20:26:42   1427s] LayerId::4 widthSet size::1
[08/27 20:26:42   1427s] LayerId::5 widthSet size::1
[08/27 20:26:42   1427s] LayerId::6 widthSet size::1
[08/27 20:26:42   1427s] LayerId::7 widthSet size::1
[08/27 20:26:42   1427s] Updating RC grid for preRoute extraction ...
[08/27 20:26:42   1427s] Initializing multi-corner resistance tables ...
[08/27 20:26:42   1428s] {RT default_rc_corner 0 4 4 0}
[08/27 20:26:42   1428s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.302472 ; uaWl: 1.000000 ; uaWlH: 0.182427 ; aWlH: 0.000000 ; Pmax: 0.829300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/27 20:26:42   1428s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2561.254M)
[08/27 20:26:42   1428s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2561.3M
[08/27 20:26:42   1428s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2561.3M
[08/27 20:26:42   1428s] Fast DP-INIT is on for default
[08/27 20:26:42   1428s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.150, REAL:0.041, MEM:2561.3M
[08/27 20:26:42   1428s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.179, REAL:0.071, MEM:2561.3M
[08/27 20:26:42   1428s] Starting delay calculation for Setup views
[08/27 20:26:42   1428s] #################################################################################
[08/27 20:26:42   1428s] # Design Stage: PreRoute
[08/27 20:26:42   1428s] # Design Name: croc_chip
[08/27 20:26:42   1428s] # Design Mode: 130nm
[08/27 20:26:42   1428s] # Analysis Mode: MMMC OCV 
[08/27 20:26:42   1428s] # Parasitics Mode: No SPEF/RCDB
[08/27 20:26:42   1428s] # Signoff Settings: SI Off 
[08/27 20:26:42   1428s] #################################################################################
[08/27 20:26:43   1430s] Topological Sorting (REAL = 0:00:01.0, MEM = 2559.3M, InitMEM = 2559.3M)
[08/27 20:26:43   1430s] Calculate early delays in OCV mode...
[08/27 20:26:43   1430s] Calculate late delays in OCV mode...
[08/27 20:26:43   1430s] Start delay calculation (fullDC) (8 T). (MEM=2559.25)
[08/27 20:26:43   1430s] End AAE Lib Interpolated Model. (MEM=2584.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 20:26:44   1437s] Total number of fetched objects 35526
[08/27 20:26:44   1437s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 20:26:44   1437s] End delay calculation. (MEM=2933.7 CPU=0:00:05.8 REAL=0:00:01.0)
[08/27 20:26:44   1437s] End delay calculation (fullDC). (MEM=2933.7 CPU=0:00:07.2 REAL=0:00:01.0)
[08/27 20:26:44   1437s] *** CDM Built up (cpu=0:00:08.8  real=0:00:02.0  mem= 2933.7M) ***
[08/27 20:26:45   1438s] *** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:03.0 totSessionCpu=0:23:59 mem=2933.7M)
[08/27 20:26:45   1439s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -58.759 |
|           TNS (ns):|-1.55e+05|
|    Violating Paths:|  5030   |
|          All Paths:|  10659  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    275 (275)     |  -38.996   |    316 (316)     |
|   max_tran     |   6201 (41963)   |  -20.051   |   6251 (42106)   |
|   max_fanout   |    975 (975)     |   -4912    |    977 (977)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.844%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:07, mem = 1857.8M, totSessionCpu=0:23:59 **
[08/27 20:26:45   1439s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/27 20:26:45   1439s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:26:45   1439s] ### Creating PhyDesignMc. totSessionCpu=0:23:59 mem=2556.2M
[08/27 20:26:45   1439s] OPERPROF: Starting DPlace-Init at level 1, MEM:2556.2M
[08/27 20:26:45   1439s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:26:45   1439s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2556.2M
[08/27 20:26:45   1439s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:26:45   1439s] OPERPROF:     Starting CMU at level 3, MEM:2556.2M
[08/27 20:26:45   1439s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2556.2M
[08/27 20:26:45   1439s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:2556.2M
[08/27 20:26:45   1439s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2556.2MB).
[08/27 20:26:45   1439s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.085, REAL:0.086, MEM:2556.2M
[08/27 20:26:45   1439s] TotalInstCnt at PhyDesignMc Initialization: 29,988
[08/27 20:26:45   1439s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:00 mem=2556.2M
[08/27 20:26:45   1439s] TotalInstCnt at PhyDesignMc Destruction: 29,988
[08/27 20:26:45   1439s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:26:45   1439s] ### Creating PhyDesignMc. totSessionCpu=0:24:00 mem=2557.7M
[08/27 20:26:45   1439s] OPERPROF: Starting DPlace-Init at level 1, MEM:2557.7M
[08/27 20:26:45   1439s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:26:45   1439s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2557.7M
[08/27 20:26:45   1439s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:26:45   1439s] OPERPROF:     Starting CMU at level 3, MEM:2557.7M
[08/27 20:26:45   1439s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2557.7M
[08/27 20:26:45   1439s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.039, MEM:2557.7M
[08/27 20:26:45   1439s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2557.7MB).
[08/27 20:26:45   1439s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.074, REAL:0.075, MEM:2557.7M
[08/27 20:26:45   1439s] TotalInstCnt at PhyDesignMc Initialization: 29,988
[08/27 20:26:45   1439s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:00 mem=2557.7M
[08/27 20:26:45   1439s] TotalInstCnt at PhyDesignMc Destruction: 29,988
[08/27 20:26:45   1439s] *** Starting optimizing excluded clock nets MEM= 2557.7M) ***
[08/27 20:26:45   1439s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2557.7M) ***
[08/27 20:26:45   1440s] The useful skew maximum allowed delay is: 0.3
[08/27 20:26:46   1441s] Deleting Lib Analyzer.
[08/27 20:26:46   1441s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 20:26:46   1441s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:26:46   1441s] *info: 48 skip_routing nets excluded.
[08/27 20:26:46   1441s] Info: 48 io nets excluded
[08/27 20:26:46   1441s] Info: 7 clock nets excluded from IPO operation.
[08/27 20:26:46   1441s] ### Creating LA Mngr. totSessionCpu=0:24:01 mem=2559.7M
[08/27 20:26:46   1441s] ### Creating LA Mngr, finished. totSessionCpu=0:24:01 mem=2559.7M
[08/27 20:26:46   1441s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/27 20:26:46   1441s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:01.2/0:39:04.0 (0.6), mem = 2559.7M
[08/27 20:26:46   1441s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.1
[08/27 20:26:46   1441s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:26:46   1441s] ### Creating PhyDesignMc. totSessionCpu=0:24:01 mem=2579.7M
[08/27 20:26:46   1441s] OPERPROF: Starting DPlace-Init at level 1, MEM:2579.7M
[08/27 20:26:46   1441s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:26:46   1441s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2579.7M
[08/27 20:26:46   1441s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:26:46   1441s] OPERPROF:     Starting CMU at level 3, MEM:2579.7M
[08/27 20:26:46   1441s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2579.7M
[08/27 20:26:46   1441s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.045, MEM:2579.7M
[08/27 20:26:46   1441s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2579.7MB).
[08/27 20:26:46   1441s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.096, MEM:2579.7M
[08/27 20:26:47   1441s] TotalInstCnt at PhyDesignMc Initialization: 29,988
[08/27 20:26:47   1441s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:02 mem=2579.7M
[08/27 20:26:47   1441s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:47   1441s] 
[08/27 20:26:47   1441s] Footprint cell information for calculating maxBufDist
[08/27 20:26:47   1441s] *info: There are 4 candidate Buffer cells
[08/27 20:26:47   1441s] *info: There are 4 candidate Inverter cells
[08/27 20:26:47   1441s] 
[08/27 20:26:47   1441s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:47   1441s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:47   1441s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:47   1441s] 
[08/27 20:26:47   1441s] Creating Lib Analyzer ...
[08/27 20:26:47   1441s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:47   1441s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 20:26:47   1441s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 20:26:47   1441s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 20:26:47   1441s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 20:26:47   1441s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 20:26:47   1441s] 
[08/27 20:26:47   1441s] {RT default_rc_corner 0 4 4 0}
[08/27 20:26:47   1442s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:02 mem=2643.8M
[08/27 20:26:47   1442s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:02 mem=2643.8M
[08/27 20:26:47   1442s] Creating Lib Analyzer, finished. 
[08/27 20:26:47   1442s] 
[08/27 20:26:47   1442s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/27 20:26:48   1443s] 
[08/27 20:26:48   1443s] Netlist preparation processing... 
[08/27 20:26:48   1443s] Removed 1058 instances
[08/27 20:26:48   1443s] *info: Marking 0 isolation instances dont touch
[08/27 20:26:48   1443s] *info: Marking 0 level shifter instances dont touch
[08/27 20:26:49   1445s] TotalInstCnt at PhyDesignMc Destruction: 28,930
[08/27 20:26:49   1445s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.1
[08/27 20:26:49   1445s] *** AreaOpt [finish] : cpu/real = 0:00:04.8/0:00:02.9 (1.6), totSession cpu/real = 0:24:06.0/0:39:06.9 (0.6), mem = 2930.0M
[08/27 20:26:49   1445s] 
[08/27 20:26:49   1445s] =============================================================================================
[08/27 20:26:49   1445s]  Step TAT Report for SimplifyNetlist #1
[08/27 20:26:49   1445s] =============================================================================================
[08/27 20:26:49   1445s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:26:49   1445s] ---------------------------------------------------------------------------------------------
[08/27 20:26:49   1445s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   9.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:26:49   1445s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:26:49   1445s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  10.9 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:26:49   1445s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 20:26:49   1445s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 20:26:49   1445s] [ PostCommitDelayCalc    ]      1   0:00:00.7  (  21.8 % )     0:00:00.7 /  0:00:02.1    3.2
[08/27 20:26:49   1445s] [ MISC                   ]          0:00:01.5  (  47.6 % )     0:00:01.5 /  0:00:01.9    1.3
[08/27 20:26:49   1445s] ---------------------------------------------------------------------------------------------
[08/27 20:26:49   1445s]  SimplifyNetlist #1 TOTAL           0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:05.0    1.6
[08/27 20:26:49   1445s] ---------------------------------------------------------------------------------------------
[08/27 20:26:49   1445s] 
[08/27 20:26:50   1447s] Deleting Lib Analyzer.
[08/27 20:26:50   1447s] Begin: GigaOpt high fanout net optimization
[08/27 20:26:50   1447s] GigaOpt HFN: use maxLocalDensity 1.2
[08/27 20:26:50   1447s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/27 20:26:50   1447s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 20:26:50   1447s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:26:50   1447s] *info: 48 skip_routing nets excluded.
[08/27 20:26:50   1447s] Info: 48 io nets excluded
[08/27 20:26:50   1447s] Info: 7 clock nets excluded from IPO operation.
[08/27 20:26:50   1447s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:07.5/0:39:07.8 (0.6), mem = 2609.0M
[08/27 20:26:50   1447s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.2
[08/27 20:26:50   1447s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:26:50   1447s] ### Creating PhyDesignMc. totSessionCpu=0:24:08 mem=2609.0M
[08/27 20:26:50   1447s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 20:26:50   1447s] OPERPROF: Starting DPlace-Init at level 1, MEM:2609.0M
[08/27 20:26:50   1447s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:26:50   1447s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2609.0M
[08/27 20:26:50   1447s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:26:50   1447s] OPERPROF:     Starting CMU at level 3, MEM:2609.0M
[08/27 20:26:50   1447s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2609.0M
[08/27 20:26:50   1447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.066, REAL:0.066, MEM:2609.0M
[08/27 20:26:50   1447s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2609.0MB).
[08/27 20:26:50   1447s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.115, REAL:0.116, MEM:2609.0M
[08/27 20:26:50   1447s] TotalInstCnt at PhyDesignMc Initialization: 28,930
[08/27 20:26:50   1447s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:08 mem=2609.0M
[08/27 20:26:50   1447s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:50   1447s] 
[08/27 20:26:50   1447s] Creating Lib Analyzer ...
[08/27 20:26:50   1447s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:26:50   1447s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 20:26:50   1447s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 20:26:50   1447s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 20:26:50   1447s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 20:26:50   1447s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 20:26:50   1447s] 
[08/27 20:26:50   1447s] {RT default_rc_corner 0 4 4 0}
[08/27 20:26:51   1448s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:08 mem=2609.0M
[08/27 20:26:51   1448s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:08 mem=2609.0M
[08/27 20:26:51   1448s] Creating Lib Analyzer, finished. 
[08/27 20:26:51   1448s] 
[08/27 20:26:51   1448s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/27 20:26:51   1449s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:26:51   1449s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:26:51   1449s] Info: violation cost 8.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[08/27 20:26:52   1450s] +----------+---------+--------+-----------+------------+--------+
[08/27 20:26:52   1450s] | Density  | Commits |  WNS   |    TNS    |    Real    |  Mem   |
[08/27 20:26:52   1450s] +----------+---------+--------+-----------+------------+--------+
[08/27 20:26:52   1450s] |    45.82%|        -| -57.545|-150337.762|   0:00:00.0| 2816.9M|
[08/27 20:26:52   1450s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:26:52   1450s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:26:52   1450s] Info: violation cost 8.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[08/27 20:26:53   1453s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:26:53   1453s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:26:53   1453s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 20:26:53   1453s] |    46.01%|      199| -57.545|-150337.416|   0:00:01.0| 3131.7M|
[08/27 20:26:53   1453s] +----------+---------+--------+-----------+------------+--------+
[08/27 20:26:53   1453s] 
[08/27 20:26:53   1453s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.5 real=0:00:01.0 mem=3131.7M) ***
[08/27 20:26:53   1453s] TotalInstCnt at PhyDesignMc Destruction: 29,129
[08/27 20:26:53   1453s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.2
[08/27 20:26:53   1453s] *** DrvOpt [finish] : cpu/real = 0:00:06.1/0:00:03.3 (1.8), totSession cpu/real = 0:24:13.6/0:39:11.2 (0.6), mem = 2923.7M
[08/27 20:26:53   1453s] 
[08/27 20:26:53   1453s] =============================================================================================
[08/27 20:26:53   1453s]  Step TAT Report for DrvOpt #1
[08/27 20:26:53   1453s] =============================================================================================
[08/27 20:26:53   1453s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:26:53   1453s] ---------------------------------------------------------------------------------------------
[08/27 20:26:53   1453s] [ SlackTraversorInit     ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 20:26:53   1453s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   8.9 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:26:53   1453s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:26:53   1453s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   8.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:26:53   1453s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.2 % )     0:00:00.4 /  0:00:00.4    1.1
[08/27 20:26:53   1453s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:26:53   1453s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.5 /  0:00:03.4    2.2
[08/27 20:26:53   1453s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:26:53   1453s] [ OptEval                ]      1   0:00:00.4  (  12.9 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 20:26:53   1453s] [ OptCommit              ]      1   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 20:26:53   1453s] [ IncrTimingUpdate       ]      1   0:00:00.4  (  10.7 % )     0:00:00.4 /  0:00:01.1    2.9
[08/27 20:26:53   1453s] [ PostCommitDelayCalc    ]      1   0:00:00.5  (  14.2 % )     0:00:00.5 /  0:00:01.7    3.4
[08/27 20:26:53   1453s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    2.1
[08/27 20:26:53   1453s] [ MISC                   ]          0:00:01.0  (  27.8 % )     0:00:01.0 /  0:00:01.8    1.8
[08/27 20:26:53   1453s] ---------------------------------------------------------------------------------------------
[08/27 20:26:53   1453s]  DrvOpt #1 TOTAL                    0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:06.2    1.8
[08/27 20:26:53   1453s] ---------------------------------------------------------------------------------------------
[08/27 20:26:53   1453s] 
[08/27 20:26:53   1453s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/27 20:26:53   1453s] End: GigaOpt high fanout net optimization
[08/27 20:26:53   1453s] Begin: GigaOpt DRV Optimization
[08/27 20:26:53   1453s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/27 20:26:53   1453s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 20:26:53   1453s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:26:53   1453s] *info: 48 skip_routing nets excluded.
[08/27 20:26:53   1453s] Info: 48 io nets excluded
[08/27 20:26:54   1453s] Info: 7 clock nets excluded from IPO operation.
[08/27 20:26:54   1453s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:13.7/0:39:11.3 (0.6), mem = 2923.7M
[08/27 20:26:54   1453s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.3
[08/27 20:26:54   1453s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:26:54   1453s] ### Creating PhyDesignMc. totSessionCpu=0:24:14 mem=2923.7M
[08/27 20:26:54   1453s] OPERPROF: Starting DPlace-Init at level 1, MEM:2923.7M
[08/27 20:26:54   1453s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:26:54   1453s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2923.7M
[08/27 20:26:54   1453s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:26:54   1453s] OPERPROF:     Starting CMU at level 3, MEM:2923.7M
[08/27 20:26:54   1453s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2923.7M
[08/27 20:26:54   1453s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.053, MEM:2923.7M
[08/27 20:26:54   1453s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2923.7MB).
[08/27 20:26:54   1453s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.094, MEM:2923.7M
[08/27 20:26:54   1453s] TotalInstCnt at PhyDesignMc Initialization: 29,129
[08/27 20:26:54   1453s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:14 mem=2923.7M
[08/27 20:26:54   1454s] 
[08/27 20:26:54   1454s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/27 20:26:55   1455s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 20:26:55   1455s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/27 20:26:55   1455s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 20:26:55   1455s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/27 20:26:55   1455s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 20:26:55   1455s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:26:55   1456s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:26:55   1456s] Info: violation cost 378529.750000 (cap = 186.157425, tran = 378327.562500, len = 0.000000, fanout load = 0.000000, fanout count = 16.000000, glitch 0.000000)
[08/27 20:26:55   1456s] |  8797| 50733|   -20.15|   277|   309|   -15.02|  1105|  1105|     0|     0|   -57.55|-1.50e+05|       0|       0|       0|  46.01|          |         |
[08/27 20:27:10   1500s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:27:10   1500s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:27:10   1500s] Info: violation cost 167.853943 (cap = 0.000000, tran = 167.853943, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 20:27:10   1501s] |    71|   368|    -5.06|    39|    71|   -15.02|  1426|  1426|     0|     0|   -13.64|-29353.63|    2390|     254|     752|  48.55| 0:00:15.0|  3197.0M|
[08/27 20:27:10   1501s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:27:10   1501s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:27:10   1501s] Info: violation cost 132.858459 (cap = 0.000000, tran = 132.858459, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 20:27:10   1501s] |    49|   240|    -5.06|    39|    71|   -15.02|  1428|  1428|     0|     0|   -13.64|-29353.09|       8|       0|      19|  48.56| 0:00:00.0|  3197.0M|
[08/27 20:27:10   1501s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:27:10   1501s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:27:10   1501s] Info: violation cost 131.503204 (cap = 0.000000, tran = 131.503204, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 20:27:10   1501s] |    47|   236|    -5.06|    39|    71|   -15.02|  1428|  1428|     0|     0|   -13.64|-29352.86|       1|       0|       1|  48.56| 0:00:00.0|  3197.0M|
[08/27 20:27:11   1501s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:27:11   1501s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:27:11   1501s] Info: violation cost 131.503204 (cap = 0.000000, tran = 131.503204, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 20:27:11   1501s] |    47|   236|    -5.06|    39|    71|   -15.02|  1428|  1428|     0|     0|   -13.64|-29352.86|       0|       0|       0|  48.56| 0:00:01.0|  3197.0M|
[08/27 20:27:11   1501s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 20:27:11   1501s] 
[08/27 20:27:11   1501s] ###############################################################################
[08/27 20:27:11   1501s] #
[08/27 20:27:11   1501s] #  Large fanout net report:  
[08/27 20:27:11   1501s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/27 20:27:11   1501s] #     - current density: 48.56
[08/27 20:27:11   1501s] #
[08/27 20:27:11   1501s] #  List of high fanout nets:
[08/27 20:27:11   1501s] #        Net(1):  i_croc_soc/i_croc/gen_sram_bank[0].i_sram/FE_OFN566_08: (fanouts = 136)
[08/27 20:27:11   1501s] #
[08/27 20:27:11   1501s] ###############################################################################
[08/27 20:27:11   1501s] 
[08/27 20:27:11   1501s] 
[08/27 20:27:11   1501s] =======================================================================
[08/27 20:27:11   1501s]                 Reasons for remaining drv violations
[08/27 20:27:11   1501s] =======================================================================
[08/27 20:27:11   1501s] *info: Total 47 net(s) have violations which can't be fixed by DRV optimization.
[08/27 20:27:11   1501s] 
[08/27 20:27:11   1501s] MultiBuffering failure reasons
[08/27 20:27:11   1501s] ------------------------------------------------
[08/27 20:27:11   1501s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/27 20:27:11   1501s] *info:    14 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/27 20:27:11   1501s] 
[08/27 20:27:11   1501s] 
[08/27 20:27:11   1501s] *** Finish DRV Fixing (cpu=0:00:46.2 real=0:00:16.0 mem=3197.0M) ***
[08/27 20:27:11   1501s] 
[08/27 20:27:11   1501s] TotalInstCnt at PhyDesignMc Destruction: 31,782
[08/27 20:27:11   1501s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.3
[08/27 20:27:11   1501s] *** DrvOpt [finish] : cpu/real = 0:00:48.2/0:00:17.1 (2.8), totSession cpu/real = 0:25:02.0/0:39:28.4 (0.6), mem = 2989.0M
[08/27 20:27:11   1501s] 
[08/27 20:27:11   1501s] =============================================================================================
[08/27 20:27:11   1501s]  Step TAT Report for DrvOpt #2
[08/27 20:27:11   1501s] =============================================================================================
[08/27 20:27:11   1501s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:27:11   1501s] ---------------------------------------------------------------------------------------------
[08/27 20:27:11   1501s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 20:27:11   1501s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:27:11   1501s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.1
[08/27 20:27:11   1501s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[08/27 20:27:11   1501s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:27:11   1501s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:15.2 /  0:00:44.7    2.9
[08/27 20:27:11   1501s] [ OptGetWeight           ]     32   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:27:11   1501s] [ OptEval                ]     32   0:00:01.5  (   8.4 % )     0:00:01.5 /  0:00:07.9    5.4
[08/27 20:27:11   1501s] [ OptCommit              ]     32   0:00:02.1  (  12.1 % )     0:00:02.1 /  0:00:02.0    1.0
[08/27 20:27:11   1501s] [ IncrTimingUpdate       ]     30   0:00:06.0  (  34.7 % )     0:00:06.0 /  0:00:14.5    2.4
[08/27 20:27:11   1501s] [ PostCommitDelayCalc    ]     30   0:00:05.7  (  33.0 % )     0:00:05.7 /  0:00:20.3    3.6
[08/27 20:27:11   1501s] [ DrvFindVioNets         ]      5   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.7    3.5
[08/27 20:27:11   1501s] [ DrvComputeSummary      ]      5   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.4    2.8
[08/27 20:27:11   1501s] [ MISC                   ]          0:00:01.0  (   6.1 % )     0:00:01.0 /  0:00:01.9    1.8
[08/27 20:27:11   1501s] ---------------------------------------------------------------------------------------------
[08/27 20:27:11   1501s]  DrvOpt #2 TOTAL                    0:00:17.2  ( 100.0 % )     0:00:17.2 /  0:00:48.3    2.8
[08/27 20:27:11   1501s] ---------------------------------------------------------------------------------------------
[08/27 20:27:11   1501s] 
[08/27 20:27:11   1501s] End: GigaOpt DRV Optimization
[08/27 20:27:11   1501s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/27 20:27:11   1501s] **optDesign ... cpu = 0:01:19, real = 0:00:33, mem = 1958.3M, totSessionCpu=0:25:02 **
[08/27 20:27:11   1502s] 
[08/27 20:27:11   1502s] Active setup views:
[08/27 20:27:11   1502s]  func_view_wc
[08/27 20:27:11   1502s]   Dominating endpoints: 0
[08/27 20:27:11   1502s]   Dominating TNS: -0.000
[08/27 20:27:11   1502s] 
[08/27 20:27:11   1502s] Deleting Lib Analyzer.
[08/27 20:27:11   1502s] Begin: GigaOpt Global Optimization
[08/27 20:27:11   1502s] *info: use new DP (enabled)
[08/27 20:27:11   1502s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/27 20:27:11   1502s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 20:27:11   1502s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:27:11   1502s] *info: 48 skip_routing nets excluded.
[08/27 20:27:11   1502s] Info: 48 io nets excluded
[08/27 20:27:11   1502s] Info: 7 clock nets excluded from IPO operation.
[08/27 20:27:11   1502s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:02.5/0:39:29.0 (0.6), mem = 2636.6M
[08/27 20:27:11   1502s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.4
[08/27 20:27:11   1502s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:27:11   1502s] ### Creating PhyDesignMc. totSessionCpu=0:25:03 mem=2636.6M
[08/27 20:27:11   1502s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 20:27:11   1502s] OPERPROF: Starting DPlace-Init at level 1, MEM:2636.6M
[08/27 20:27:11   1502s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:27:11   1502s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2636.6M
[08/27 20:27:11   1502s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:27:11   1502s] OPERPROF:     Starting CMU at level 3, MEM:2636.6M
[08/27 20:27:11   1502s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.008, MEM:2638.0M
[08/27 20:27:11   1502s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.069, REAL:0.068, MEM:2638.0M
[08/27 20:27:11   1502s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2638.0MB).
[08/27 20:27:11   1502s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.120, MEM:2638.0M
[08/27 20:27:12   1502s] TotalInstCnt at PhyDesignMc Initialization: 31,782
[08/27 20:27:12   1502s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:03 mem=2638.0M
[08/27 20:27:12   1502s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:27:12   1502s] 
[08/27 20:27:12   1502s] Creating Lib Analyzer ...
[08/27 20:27:12   1502s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:27:12   1502s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 20:27:12   1502s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 20:27:12   1502s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 20:27:12   1502s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 20:27:12   1502s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 20:27:12   1502s] 
[08/27 20:27:12   1502s] {RT default_rc_corner 0 4 4 0}
[08/27 20:27:12   1503s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:03 mem=2638.0M
[08/27 20:27:12   1503s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:03 mem=2638.0M
[08/27 20:27:12   1503s] Creating Lib Analyzer, finished. 
[08/27 20:27:12   1503s] 
[08/27 20:27:12   1503s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/27 20:27:14   1505s] *info: 2 don't touch nets excluded
[08/27 20:27:14   1505s] *info: 48 io nets excluded
[08/27 20:27:14   1505s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:27:14   1505s] *info: 7 clock nets excluded
[08/27 20:27:14   1505s] *info: 2 special nets excluded.
[08/27 20:27:14   1505s] *info: 48 skip_routing nets excluded.
[08/27 20:27:14   1505s] *info: 32 multi-driver nets excluded.
[08/27 20:27:14   1505s] *info: 1270 no-driver nets excluded.
[08/27 20:27:15   1506s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 20:27:15   1506s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 20:27:15   1506s] ** GigaOpt Global Opt WNS Slack -13.638  TNS Slack -29352.859 
[08/27 20:27:15   1506s] +--------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:27:15   1506s] |  WNS   |   TNS    | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:27:15   1506s] +--------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:27:15   1506s] | -13.638|-29352.859|    48.56%|   0:00:00.0| 2847.5M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:15   1506s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:20   1522s] | -10.559|-19634.848|    48.74%|   0:00:05.0| 3279.4M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:20   1522s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:22   1531s] | -10.176|-18577.996|    48.99%|   0:00:02.0| 3285.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:22   1531s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:22   1533s] | -10.176|-18577.996|    48.99%|   0:00:00.0| 3285.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:22   1533s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:25   1542s] |  -8.843|-15463.632|    49.24%|   0:00:03.0| 3296.9M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:25   1542s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:28   1554s] |  -8.656|-14820.955|    49.30%|   0:00:03.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:28   1554s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:29   1559s] |  -8.656|-14773.340|    49.33%|   0:00:01.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:29   1559s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:29   1559s] |  -8.656|-14773.340|    49.33%|   0:00:00.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:29   1559s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:30   1562s] |  -8.574|-14512.726|    49.39%|   0:00:01.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:30   1562s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:32   1569s] |  -8.483|-14247.619|    49.41%|   0:00:02.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:32   1569s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:33   1571s] |  -8.481|-14242.900|    49.43%|   0:00:01.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:33   1571s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:33   1572s] |  -8.481|-14242.900|    49.43%|   0:00:00.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:33   1572s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:34   1575s] |  -8.420|-14041.496|    49.47%|   0:00:01.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:34   1575s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:35   1580s] |  -8.415|-14023.675|    49.49%|   0:00:01.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:35   1580s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:36   1582s] |  -8.415|-14022.863|    49.50%|   0:00:01.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:36   1582s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:36   1583s] |  -8.415|-14022.863|    49.50%|   0:00:00.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:36   1583s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:36   1584s] |  -8.413|-14019.910|    49.54%|   0:00:00.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:36   1584s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:38   1588s] |  -8.414|-14035.876|    49.56%|   0:00:02.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:38   1588s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:38   1590s] |  -8.413|-14013.467|    49.57%|   0:00:00.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:38   1590s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:39   1591s] |  -8.413|-14013.467|    49.57%|   0:00:01.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:39   1591s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:39   1593s] |  -8.413|-14011.431|    49.60%|   0:00:00.0| 3393.8M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:27:39   1593s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:27:39   1593s] +--------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:27:39   1593s] 
[08/27 20:27:39   1593s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:27 real=0:00:24.0 mem=3393.8M) ***
[08/27 20:27:39   1593s] 
[08/27 20:27:39   1593s] *** Finish pre-CTS Setup Fixing (cpu=0:01:27 real=0:00:24.0 mem=3393.8M) ***
[08/27 20:27:39   1593s] ** GigaOpt Global Opt End WNS Slack -8.413  TNS Slack -14011.431 
[08/27 20:27:39   1593s] TotalInstCnt at PhyDesignMc Destruction: 32,024
[08/27 20:27:39   1593s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.4
[08/27 20:27:39   1593s] *** SetupOpt [finish] : cpu/real = 0:01:31.1/0:00:28.1 (3.2), totSession cpu/real = 0:26:33.7/0:39:57.0 (0.7), mem = 3184.4M
[08/27 20:27:39   1593s] 
[08/27 20:27:39   1593s] =============================================================================================
[08/27 20:27:39   1593s]  Step TAT Report for GlobalOpt #1
[08/27 20:27:39   1593s] =============================================================================================
[08/27 20:27:39   1593s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:27:39   1593s] ---------------------------------------------------------------------------------------------
[08/27 20:27:39   1593s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 20:27:39   1593s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 20:27:39   1593s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:27:39   1593s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.1
[08/27 20:27:39   1593s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[08/27 20:27:39   1593s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:27:39   1593s] [ TransformInit          ]      1   0:00:02.6  (   9.2 % )     0:00:02.6 /  0:00:02.6    1.0
[08/27 20:27:39   1593s] [ OptSingleIteration     ]     20   0:00:00.5  (   1.9 % )     0:00:23.8 /  0:01:26.7    3.6
[08/27 20:27:39   1593s] [ OptGetWeight           ]     20   0:00:03.2  (  11.4 % )     0:00:03.2 /  0:00:03.1    1.0
[08/27 20:27:39   1593s] [ OptEval                ]     20   0:00:06.7  (  24.0 % )     0:00:06.7 /  0:00:45.8    6.8
[08/27 20:27:39   1593s] [ OptCommit              ]     20   0:00:01.8  (   6.3 % )     0:00:01.8 /  0:00:01.7    1.0
[08/27 20:27:39   1593s] [ IncrTimingUpdate       ]     15   0:00:03.3  (  11.8 % )     0:00:03.3 /  0:00:08.4    2.5
[08/27 20:27:39   1593s] [ PostCommitDelayCalc    ]     20   0:00:02.8  (  10.1 % )     0:00:02.8 /  0:00:09.9    3.5
[08/27 20:27:39   1593s] [ SetupOptGetWorkingSet  ]     20   0:00:02.4  (   8.6 % )     0:00:02.4 /  0:00:06.8    2.8
[08/27 20:27:39   1593s] [ SetupOptGetActiveNode  ]     20   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:01.5    5.8
[08/27 20:27:39   1593s] [ SetupOptSlackGraph     ]     20   0:00:02.8  (   9.9 % )     0:00:02.8 /  0:00:09.1    3.3
[08/27 20:27:39   1593s] [ MISC                   ]          0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.7    1.2
[08/27 20:27:39   1593s] ---------------------------------------------------------------------------------------------
[08/27 20:27:39   1593s]  GlobalOpt #1 TOTAL                 0:00:28.1  ( 100.0 % )     0:00:28.1 /  0:01:31.1    3.2
[08/27 20:27:39   1593s] ---------------------------------------------------------------------------------------------
[08/27 20:27:39   1593s] 
[08/27 20:27:39   1593s] End: GigaOpt Global Optimization
[08/27 20:27:39   1593s] *** Timing NOT met, worst failing slack is -8.413
[08/27 20:27:39   1593s] *** Check timing (0:00:00.1)
[08/27 20:27:39   1593s] Deleting Lib Analyzer.
[08/27 20:27:39   1593s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/27 20:27:39   1593s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 20:27:39   1593s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:27:39   1593s] *info: 48 skip_routing nets excluded.
[08/27 20:27:39   1593s] Info: 48 io nets excluded
[08/27 20:27:40   1593s] Info: 7 clock nets excluded from IPO operation.
[08/27 20:27:40   1593s] ### Creating LA Mngr. totSessionCpu=0:26:34 mem=2751.4M
[08/27 20:27:40   1593s] ### Creating LA Mngr, finished. totSessionCpu=0:26:34 mem=2751.4M
[08/27 20:27:40   1593s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/27 20:27:40   1593s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:27:40   1593s] ### Creating PhyDesignMc. totSessionCpu=0:26:34 mem=2959.4M
[08/27 20:27:40   1593s] OPERPROF: Starting DPlace-Init at level 1, MEM:2959.4M
[08/27 20:27:40   1593s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:27:40   1593s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2959.4M
[08/27 20:27:40   1594s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:27:40   1594s] OPERPROF:     Starting CMU at level 3, MEM:2959.4M
[08/27 20:27:40   1594s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:2959.4M
[08/27 20:27:40   1594s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.065, MEM:2959.4M
[08/27 20:27:40   1594s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2959.4MB).
[08/27 20:27:40   1594s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.117, REAL:0.118, MEM:2959.4M
[08/27 20:27:40   1594s] TotalInstCnt at PhyDesignMc Initialization: 32,024
[08/27 20:27:40   1594s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:34 mem=2959.4M
[08/27 20:27:40   1594s] Begin: Area Reclaim Optimization
[08/27 20:27:40   1594s] 
[08/27 20:27:40   1594s] Creating Lib Analyzer ...
[08/27 20:27:40   1594s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:27:40   1594s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 20:27:40   1594s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 20:27:40   1594s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 20:27:40   1594s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 20:27:40   1594s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 20:27:40   1594s] 
[08/27 20:27:40   1594s] {RT default_rc_corner 0 4 4 0}
[08/27 20:27:40   1594s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:35 mem=2961.4M
[08/27 20:27:40   1594s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:35 mem=2961.4M
[08/27 20:27:40   1594s] Creating Lib Analyzer, finished. 
[08/27 20:27:40   1594s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:34.5/0:39:57.8 (0.7), mem = 2961.4M
[08/27 20:27:40   1594s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.5
[08/27 20:27:40   1594s] 
[08/27 20:27:40   1594s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/27 20:27:41   1595s] Reclaim Optimization WNS Slack -8.413  TNS Slack -14011.431 Density 49.60
[08/27 20:27:41   1595s] +----------+---------+--------+----------+------------+--------+
[08/27 20:27:41   1595s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[08/27 20:27:41   1595s] +----------+---------+--------+----------+------------+--------+
[08/27 20:27:41   1595s] |    49.60%|        -|  -8.413|-14011.431|   0:00:00.0| 2961.4M|
[08/27 20:27:42   1599s] |    49.60%|        2|  -8.413|-14011.431|   0:00:01.0| 3266.6M|
[08/27 20:27:42   1599s] |    49.60%|        1|  -8.413|-14011.431|   0:00:00.0| 3266.6M|
[08/27 20:27:42   1600s] |    49.60%|        1|  -8.413|-14011.431|   0:00:00.0| 3266.6M|
[08/27 20:27:42   1600s] |    49.60%|        1|  -8.413|-14011.431|   0:00:00.0| 3266.6M|
[08/27 20:27:42   1601s] |    49.60%|        1|  -8.413|-14011.431|   0:00:00.0| 3266.6M|
[08/27 20:27:42   1601s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 20:27:43   1601s] |    49.60%|        0|  -8.413|-14011.431|   0:00:01.0| 3266.6M|
[08/27 20:27:44   1606s] |    49.56%|       58|  -8.413|-14009.999|   0:00:01.0| 3268.9M|
[08/27 20:27:47   1614s] |    49.47%|      255|  -8.381|-14036.345|   0:00:03.0| 3268.9M|
[08/27 20:27:47   1615s] |    49.47%|       11|  -8.381|-14036.287|   0:00:00.0| 3268.9M|
[08/27 20:27:48   1615s] |    49.47%|        1|  -8.381|-14036.287|   0:00:01.0| 3268.9M|
[08/27 20:27:48   1615s] |    49.47%|        0|  -8.381|-14036.287|   0:00:00.0| 3268.9M|
[08/27 20:27:48   1615s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 20:27:48   1615s] |    49.47%|        0|  -8.381|-14036.287|   0:00:00.0| 3268.9M|
[08/27 20:27:48   1615s] +----------+---------+--------+----------+------------+--------+
[08/27 20:27:48   1615s] Reclaim Optimization End WNS Slack -8.381  TNS Slack -14036.287 Density 49.47
[08/27 20:27:48   1615s] 
[08/27 20:27:48   1615s] ** Summary: Restruct = 6 Buffer Deletion = 46 Declone = 18 Resize = 231 **
[08/27 20:27:48   1615s] --------------------------------------------------------------
[08/27 20:27:48   1615s] |                                   | Total     | Sequential |
[08/27 20:27:48   1615s] --------------------------------------------------------------
[08/27 20:27:48   1615s] | Num insts resized                 |     224  |       0    |
[08/27 20:27:48   1615s] | Num insts undone                  |      36  |       0    |
[08/27 20:27:48   1615s] | Num insts Downsized               |     224  |       0    |
[08/27 20:27:48   1615s] | Num insts Samesized               |       0  |       0    |
[08/27 20:27:48   1615s] | Num insts Upsized                 |       0  |       0    |
[08/27 20:27:48   1615s] | Num multiple commits+uncommits    |       7  |       -    |
[08/27 20:27:48   1615s] --------------------------------------------------------------
[08/27 20:27:48   1615s] End: Core Area Reclaim Optimization (cpu = 0:00:21.5) (real = 0:00:08.0) **
[08/27 20:27:48   1615s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.5
[08/27 20:27:48   1615s] *** AreaOpt [finish] : cpu/real = 0:00:21.3/0:00:07.8 (2.7), totSession cpu/real = 0:26:55.8/0:40:05.7 (0.7), mem = 3268.9M
[08/27 20:27:48   1615s] 
[08/27 20:27:48   1615s] =============================================================================================
[08/27 20:27:48   1615s]  Step TAT Report for AreaOpt #1
[08/27 20:27:48   1615s] =============================================================================================
[08/27 20:27:48   1615s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:27:48   1615s] ---------------------------------------------------------------------------------------------
[08/27 20:27:48   1615s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:27:48   1615s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:27:48   1615s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:27:48   1615s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.2
[08/27 20:27:48   1615s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:27:48   1615s] [ OptSingleIteration     ]     12   0:00:00.5  (   5.9 % )     0:00:05.8 /  0:00:19.3    3.3
[08/27 20:27:48   1615s] [ OptGetWeight           ]    885   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.4
[08/27 20:27:48   1615s] [ OptEval                ]    885   0:00:01.9  (  23.1 % )     0:00:01.9 /  0:00:10.5    5.6
[08/27 20:27:48   1615s] [ OptCommit              ]    885   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.7
[08/27 20:27:48   1615s] [ IncrTimingUpdate       ]    100   0:00:02.7  (  33.4 % )     0:00:02.7 /  0:00:06.4    2.4
[08/27 20:27:48   1615s] [ PostCommitDelayCalc    ]    905   0:00:00.7  (   8.2 % )     0:00:00.7 /  0:00:01.7    2.6
[08/27 20:27:48   1615s] [ MISC                   ]          0:00:01.6  (  19.7 % )     0:00:01.6 /  0:00:01.6    1.0
[08/27 20:27:48   1615s] ---------------------------------------------------------------------------------------------
[08/27 20:27:48   1615s]  AreaOpt #1 TOTAL                   0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:21.5    2.7
[08/27 20:27:48   1615s] ---------------------------------------------------------------------------------------------
[08/27 20:27:48   1615s] 
[08/27 20:27:48   1615s] Executing incremental physical updates
[08/27 20:27:48   1615s] Executing incremental physical updates
[08/27 20:27:48   1615s] TotalInstCnt at PhyDesignMc Destruction: 31,961
[08/27 20:27:48   1615s] End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:08, mem=2754.97M, totSessionCpu=0:26:56).
[08/27 20:27:49   1616s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2755.0M
[08/27 20:27:49   1616s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.067, REAL:0.068, MEM:2755.0M
[08/27 20:27:49   1616s] 
[08/27 20:27:49   1616s] *** Start incrementalPlace ***
[08/27 20:27:49   1616s] User Input Parameters:
[08/27 20:27:49   1616s] - Congestion Driven    : On
[08/27 20:27:49   1616s] - Timing Driven        : On
[08/27 20:27:49   1616s] - Area-Violation Based : On
[08/27 20:27:49   1616s] - Start Rollback Level : -5
[08/27 20:27:49   1616s] - Legalized            : On
[08/27 20:27:49   1616s] - Window Based         : Off
[08/27 20:27:49   1616s] - eDen incr mode       : Off
[08/27 20:27:49   1616s] - Small incr mode      : Off
[08/27 20:27:49   1616s] 
[08/27 20:27:49   1616s] no activity file in design. spp won't run.
[08/27 20:27:49   1616s] Collecting buffer chain nets ...
[08/27 20:27:49   1616s] No Views given, use default active views for adaptive view pruning
[08/27 20:27:49   1616s] SKP will enable view:
[08/27 20:27:49   1616s]   func_view_wc
[08/27 20:27:49   1616s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2755.0M
[08/27 20:27:49   1616s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.026, REAL:0.026, MEM:2755.0M
[08/27 20:27:49   1616s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2755.0M
[08/27 20:27:49   1616s] Starting Early Global Route congestion estimation: mem = 2755.0M
[08/27 20:27:49   1616s] (I)       Started Loading and Dumping File ( Curr Mem: 2754.97 MB )
[08/27 20:27:49   1616s] (I)       Reading DB...
[08/27 20:27:49   1616s] (I)       Read data from FE... (mem=2755.0M)
[08/27 20:27:49   1616s] (I)       Read nodes and places... (mem=2755.0M)
[08/27 20:27:49   1616s] (I)       Done Read nodes and places (cpu=0.054s, mem=2769.8M)
[08/27 20:27:49   1616s] (I)       Read nets... (mem=2769.8M)
[08/27 20:27:49   1616s] (I)       Done Read nets (cpu=0.134s, mem=2773.8M)
[08/27 20:27:49   1616s] (I)       Done Read data from FE (cpu=0.188s, mem=2773.8M)
[08/27 20:27:49   1616s] (I)       before initializing RouteDB syMemory usage = 2773.8 MB
[08/27 20:27:49   1616s] (I)       == Non-default Options ==
[08/27 20:27:49   1616s] (I)       Maximum routing layer                              : 4
[08/27 20:27:49   1616s] (I)       Number threads                                     : 8
[08/27 20:27:49   1616s] (I)       Source-to-sink ratio                               : 0.300000
[08/27 20:27:49   1616s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:27:49   1616s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:27:49   1616s] (I)       Use row-based GCell size
[08/27 20:27:49   1616s] (I)       GCell unit size  : 3780
[08/27 20:27:49   1616s] (I)       GCell multiplier : 1
[08/27 20:27:49   1616s] (I)       build grid graph
[08/27 20:27:49   1616s] (I)       build grid graph start
[08/27 20:27:49   1616s] [NR-eGR] Track table information for default rule: 
[08/27 20:27:49   1616s] [NR-eGR] Metal1 has no routable track
[08/27 20:27:49   1616s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:27:49   1616s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:27:49   1616s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:27:49   1616s] (I)       build grid graph end
[08/27 20:27:49   1616s] (I)       ===========================================================================
[08/27 20:27:49   1616s] (I)       == Report All Rule Vias ==
[08/27 20:27:49   1616s] (I)       ===========================================================================
[08/27 20:27:49   1616s] (I)        Via Rule : (Default)
[08/27 20:27:49   1616s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:27:49   1616s] (I)       ---------------------------------------------------------------------------
[08/27 20:27:49   1616s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:27:49   1616s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:27:49   1616s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:27:49   1616s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:27:49   1616s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:27:49   1616s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:27:49   1616s] (I)       ===========================================================================
[08/27 20:27:49   1616s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2773.84 MB )
[08/27 20:27:49   1616s] (I)       Num PG vias on layer 2 : 0
[08/27 20:27:49   1616s] (I)       Num PG vias on layer 3 : 0
[08/27 20:27:49   1616s] (I)       Num PG vias on layer 4 : 0
[08/27 20:27:49   1616s] [NR-eGR] Read 80495 PG shapes
[08/27 20:27:49   1616s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2776.34 MB )
[08/27 20:27:49   1616s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:27:49   1616s] [NR-eGR] #Instance Blockages : 7092
[08/27 20:27:49   1616s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:27:49   1616s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:27:49   1616s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:27:49   1616s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:27:49   1616s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:27:49   1616s] (I)       readDataFromPlaceDB
[08/27 20:27:49   1616s] (I)       Read net information..
[08/27 20:27:49   1616s] [NR-eGR] Read numTotalNets=32619  numIgnoredNets=48
[08/27 20:27:49   1616s] (I)       Read testcase time = 0.016 seconds
[08/27 20:27:49   1616s] 
[08/27 20:27:49   1616s] (I)       early_global_route_priority property id does not exist.
[08/27 20:27:49   1616s] (I)       Start initializing grid graph
[08/27 20:27:49   1616s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:27:49   1616s] (I)       End initializing grid graph
[08/27 20:27:49   1616s] (I)       Model blockages into capacity
[08/27 20:27:49   1616s] (I)       Read Num Blocks=109517  Num Prerouted Wires=0  Num CS=0
[08/27 20:27:49   1616s] (I)       Started Modeling ( Curr Mem: 2783.55 MB )
[08/27 20:27:49   1616s] (I)       Layer 1 (H) : #blockages 69578 : #preroutes 0
[08/27 20:27:49   1616s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:27:49   1616s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:27:49   1616s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2783.55 MB )
[08/27 20:27:49   1616s] (I)       -- layer congestion ratio --
[08/27 20:27:49   1616s] (I)       Layer 1 : 0.100000
[08/27 20:27:49   1616s] (I)       Layer 2 : 0.700000
[08/27 20:27:49   1616s] (I)       Layer 3 : 0.700000
[08/27 20:27:49   1616s] (I)       Layer 4 : 0.700000
[08/27 20:27:49   1616s] (I)       ----------------------------
[08/27 20:27:49   1616s] (I)       Number of ignored nets = 48
[08/27 20:27:49   1616s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:27:49   1616s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:27:49   1616s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:27:49   1616s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:27:49   1616s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:27:49   1616s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:27:49   1616s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:27:49   1616s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:27:49   1616s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:27:49   1616s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:27:49   1616s] (I)       Before initializing Early Global Route syMemory usage = 2783.6 MB
[08/27 20:27:49   1616s] (I)       Ndr track 0 does not exist
[08/27 20:27:49   1616s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:27:49   1616s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:27:49   1616s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:27:49   1616s] (I)       Site width          :   480  (dbu)
[08/27 20:27:49   1616s] (I)       Row height          :  3780  (dbu)
[08/27 20:27:49   1616s] (I)       GCell width         :  3780  (dbu)
[08/27 20:27:49   1616s] (I)       GCell height        :  3780  (dbu)
[08/27 20:27:49   1616s] (I)       Grid                :   487   487     4
[08/27 20:27:49   1616s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:27:49   1616s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:27:49   1616s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:27:49   1616s] (I)       Default wire width  :   160   200   200   200
[08/27 20:27:49   1616s] (I)       Default wire space  :   180   210   210   210
[08/27 20:27:49   1616s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:27:49   1616s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:27:49   1616s] (I)       First track coord   :     0   240   480   240
[08/27 20:27:49   1616s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:27:49   1616s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:27:49   1616s] (I)       Num of masks        :     1     1     1     1
[08/27 20:27:49   1616s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:27:49   1616s] (I)       --------------------------------------------------------
[08/27 20:27:49   1616s] 
[08/27 20:27:49   1616s] [NR-eGR] ============ Routing rule table ============
[08/27 20:27:49   1616s] [NR-eGR] Rule id: 0  Nets: 32571 
[08/27 20:27:49   1616s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:27:49   1616s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:27:49   1616s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:27:49   1616s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:27:49   1616s] [NR-eGR] ========================================
[08/27 20:27:49   1616s] [NR-eGR] 
[08/27 20:27:49   1616s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:27:49   1616s] (I)       blocked tracks on layer2 : = 874227 / 2133547 (40.98%)
[08/27 20:27:49   1616s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:27:49   1616s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:27:49   1616s] (I)       After initializing Early Global Route syMemory usage = 2793.1 MB
[08/27 20:27:49   1617s] (I)       Finished Loading and Dumping File ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2793.05 MB )
[08/27 20:27:49   1617s] (I)       Reset routing kernel
[08/27 20:27:49   1617s] (I)       Started Global Routing ( Curr Mem: 2793.05 MB )
[08/27 20:27:49   1617s] (I)       ============= Initialization =============
[08/27 20:27:49   1617s] (I)       totalPins=119307  totalGlobalPin=115955 (97.19%)
[08/27 20:27:49   1617s] (I)       Started Net group 1 ( Curr Mem: 2793.05 MB )
[08/27 20:27:49   1617s] (I)       Started Build MST ( Curr Mem: 2793.05 MB )
[08/27 20:27:49   1617s] (I)       Generate topology with 8 threads
[08/27 20:27:49   1617s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 2805.05 MB )
[08/27 20:27:49   1617s] (I)       total 2D Cap : 3717361 = (2629565 H, 1087796 V)
[08/27 20:27:49   1617s] [NR-eGR] Layer group 1: route 32571 net(s) in layer range [2, 4]
[08/27 20:27:49   1617s] (I)       
[08/27 20:27:49   1617s] (I)       ============  Phase 1a Route ============
[08/27 20:27:49   1617s] (I)       Started Phase 1a ( Curr Mem: 2797.05 MB )
[08/27 20:27:49   1617s] (I)       Started Pattern routing ( Curr Mem: 2797.05 MB )
[08/27 20:27:49   1617s] (I)       Finished Pattern routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:49   1617s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2797.05 MB )
[08/27 20:27:49   1617s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 386
[08/27 20:27:49   1617s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:49   1617s] (I)       Usage: 460852 = (238492 H, 222360 V) = (9.07% H, 20.44% V) = (9.015e+05um H, 8.405e+05um V)
[08/27 20:27:49   1617s] (I)       Finished Phase 1a ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:49   1617s] (I)       
[08/27 20:27:49   1617s] (I)       ============  Phase 1b Route ============
[08/27 20:27:49   1617s] (I)       Started Phase 1b ( Curr Mem: 2797.05 MB )
[08/27 20:27:49   1617s] (I)       Started Monotonic routing ( Curr Mem: 2797.05 MB )
[08/27 20:27:49   1617s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:49   1617s] (I)       Usage: 461770 = (239090 H, 222680 V) = (9.09% H, 20.47% V) = (9.038e+05um H, 8.417e+05um V)
[08/27 20:27:49   1617s] (I)       Overflow of layer group 1: 0.52% H + 2.49% V. EstWL: 1.745491e+06um
[08/27 20:27:49   1617s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:49   1617s] (I)       
[08/27 20:27:49   1617s] (I)       ============  Phase 1c Route ============
[08/27 20:27:49   1617s] (I)       Started Phase 1c ( Curr Mem: 2797.05 MB )
[08/27 20:27:49   1617s] (I)       Started Two level routing ( Curr Mem: 2797.05 MB )
[08/27 20:27:49   1617s] (I)       Level2 Grid: 98 x 98
[08/27 20:27:49   1617s] (I)       Started Two Level Routing ( Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Usage: 463962 = (241152 H, 222810 V) = (9.17% H, 20.48% V) = (9.116e+05um H, 8.422e+05um V)
[08/27 20:27:50   1617s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       
[08/27 20:27:50   1617s] (I)       ============  Phase 1d Route ============
[08/27 20:27:50   1617s] (I)       Started Phase 1d ( Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Started Detoured routing ( Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Usage: 463999 = (241183 H, 222816 V) = (9.17% H, 20.48% V) = (9.117e+05um H, 8.422e+05um V)
[08/27 20:27:50   1617s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       
[08/27 20:27:50   1617s] (I)       ============  Phase 1e Route ============
[08/27 20:27:50   1617s] (I)       Started Phase 1e ( Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Started Route legalization ( Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Usage: 464002 = (241184 H, 222818 V) = (9.17% H, 20.48% V) = (9.117e+05um H, 8.423e+05um V)
[08/27 20:27:50   1617s] [NR-eGR] Early Global Route overflow of layer group 1: 0.41% H + 1.74% V. EstWL: 1.753928e+06um
[08/27 20:27:50   1617s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Started Layer assignment ( Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2797.05 MB )
[08/27 20:27:50   1617s] (I)       Running layer assignment with 8 threads
[08/27 20:27:50   1618s] (I)       Finished Layer assignment ( CPU: 0.63 sec, Real: 0.27 sec, Curr Mem: 2793.05 MB )
[08/27 20:27:50   1618s] (I)       Finished Net group 1 ( CPU: 1.22 sec, Real: 0.81 sec, Curr Mem: 2793.05 MB )
[08/27 20:27:50   1618s] (I)       
[08/27 20:27:50   1618s] (I)       ============  Phase 1l Route ============
[08/27 20:27:50   1618s] (I)       Started Phase 1l ( Curr Mem: 2793.05 MB )
[08/27 20:27:50   1618s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2793.05 MB )
[08/27 20:27:50   1618s] (I)       
[08/27 20:27:50   1618s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:27:50   1618s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:27:50   1618s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:27:50   1618s] [NR-eGR]       Layer              (1-5)            (6-10)           (11-15)           (16-21)    OverCon 
[08/27 20:27:50   1618s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:27:50   1618s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:27:50   1618s] [NR-eGR]  Metal2  (2)       187( 0.12%)        81( 0.05%)        22( 0.01%)         0( 0.00%)   ( 0.18%) 
[08/27 20:27:50   1618s] [NR-eGR]  Metal3  (3)      2023( 1.26%)       102( 0.06%)        33( 0.02%)        33( 0.02%)   ( 1.36%) 
[08/27 20:27:50   1618s] [NR-eGR]  Metal4  (4)        65( 0.04%)        54( 0.03%)        15( 0.01%)         2( 0.00%)   ( 0.08%) 
[08/27 20:27:50   1618s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:27:50   1618s] [NR-eGR] Total             2275( 0.47%)       237( 0.05%)        70( 0.01%)        35( 0.01%)   ( 0.54%) 
[08/27 20:27:50   1618s] [NR-eGR] 
[08/27 20:27:50   1618s] (I)       Finished Global Routing ( CPU: 1.25 sec, Real: 0.84 sec, Curr Mem: 2793.05 MB )
[08/27 20:27:50   1618s] (I)       total 2D Cap : 3737320 = (2647827 H, 1089493 V)
[08/27 20:27:50   1618s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.13% H + 1.36% V
[08/27 20:27:50   1618s] [NR-eGR] Overflow after Early Global Route 0.35% H + 1.77% V
[08/27 20:27:50   1618s] Early Global Route congestion estimation runtime: 1.64 seconds, mem = 2793.1M
[08/27 20:27:50   1618s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.638, REAL:1.227, MEM:2793.1M
[08/27 20:27:50   1618s] OPERPROF: Starting HotSpotCal at level 1, MEM:2793.1M
[08/27 20:27:50   1618s] [hotspot] +------------+---------------+---------------+
[08/27 20:27:50   1618s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:27:50   1618s] [hotspot] +------------+---------------+---------------+
[08/27 20:27:50   1618s] [hotspot] | normalized |         20.39 |         32.72 |
[08/27 20:27:50   1618s] [hotspot] +------------+---------------+---------------+
[08/27 20:27:50   1618s] Local HotSpot Analysis: normalized max congestion hotspot area = 20.39, normalized total congestion hotspot area = 32.72 (area is in unit of 4 std-cell row bins)
[08/27 20:27:50   1618s] [hotspot] max/total 20.39/32.72, big hotspot (>10) total 16.39
[08/27 20:27:50   1618s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:27:50   1618s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:27:50   1618s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:27:50   1618s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:27:50   1618s] [hotspot] |  1  |   547.08   547.08   607.56   698.28 |       19.15   |
[08/27 20:27:50   1618s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:27:50   1618s] [hotspot] |  2  |   879.72   789.00   940.20   849.48 |        2.10   |
[08/27 20:27:50   1618s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:27:50   1618s] [hotspot] |  3  |   607.56   668.04   668.04   728.52 |        1.18   |
[08/27 20:27:50   1618s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:27:50   1618s] [hotspot] |  4  |   516.84   909.96   577.32   970.44 |        1.05   |
[08/27 20:27:50   1618s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:27:50   1618s] [hotspot] |  5  |   426.12   819.24   486.60   879.72 |        0.79   |
[08/27 20:27:50   1618s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:27:50   1618s] Top 5 hotspots total area: 24.26
[08/27 20:27:50   1618s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.017, MEM:2793.1M
[08/27 20:27:50   1618s] 
[08/27 20:27:50   1618s] === incrementalPlace Internal Loop 1 ===
[08/27 20:27:50   1618s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 20:27:50   1618s] OPERPROF: Starting IPInitSPData at level 1, MEM:2793.1M
[08/27 20:27:50   1618s] #spOpts: N=130 minPadR=1.1 
[08/27 20:27:50   1618s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2793.1M
[08/27 20:27:50   1618s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:27:50   1618s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.141, REAL:0.142, MEM:2793.1M
[08/27 20:27:50   1618s] OPERPROF:   Starting post-place ADS at level 2, MEM:2793.1M
[08/27 20:27:50   1618s] ADSU 0.496 -> 0.503. GS 30.240
[08/27 20:27:50   1618s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.095, REAL:0.096, MEM:2793.1M
[08/27 20:27:50   1618s] OPERPROF:   Starting spMPad at level 2, MEM:2793.1M
[08/27 20:27:50   1618s] OPERPROF:     Starting spContextMPad at level 3, MEM:2793.1M
[08/27 20:27:50   1618s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2793.1M
[08/27 20:27:50   1618s] OPERPROF:   Finished spMPad at level 2, CPU:0.023, REAL:0.024, MEM:2793.1M
[08/27 20:27:50   1618s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2793.1M
[08/27 20:27:50   1618s] no activity file in design. spp won't run.
[08/27 20:27:50   1618s] [spp] 0
[08/27 20:27:50   1618s] [adp] 0:1:1:3
[08/27 20:27:50   1618s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.015, REAL:0.015, MEM:2793.1M
[08/27 20:27:50   1618s] SP #FI/SF FL/PI 0/0 31961/0
[08/27 20:27:50   1618s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.359, REAL:0.362, MEM:2793.1M
[08/27 20:27:50   1618s] PP off. flexM 0
[08/27 20:27:50   1618s] OPERPROF: Starting CDPad at level 1, MEM:2793.1M
[08/27 20:27:50   1618s] 3DP is on.
[08/27 20:27:50   1618s] 3DP OF M2 0.008, M4 0.005. Diff 0
[08/27 20:27:50   1618s] design sh 0.005.
[08/27 20:27:50   1618s] design sh 0.005.
[08/27 20:27:50   1618s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/27 20:27:51   1619s] CDPadU 0.717 -> 0.723. R=0.512, N=31961, GS=3.780
[08/27 20:27:51   1619s] OPERPROF: Finished CDPad at level 1, CPU:0.835, REAL:0.246, MEM:2795.5M
[08/27 20:27:51   1619s] OPERPROF: Starting InitSKP at level 1, MEM:2795.5M
[08/27 20:27:51   1619s] no activity file in design. spp won't run.
[08/27 20:27:51   1622s] no activity file in design. spp won't run.
[08/27 20:27:53   1626s] *** Finished SKP initialization (cpu=0:00:07.0, real=0:00:02.0)***
[08/27 20:27:53   1626s] OPERPROF: Finished InitSKP at level 1, CPU:7.038, REAL:2.815, MEM:3070.2M
[08/27 20:27:53   1626s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:27:54   1626s] no activity file in design. spp won't run.
[08/27 20:27:54   1626s] 
[08/27 20:27:54   1626s] AB Est...
[08/27 20:27:54   1626s] OPERPROF: Starting npPlace at level 1, MEM:3081.0M
[08/27 20:27:54   1626s] OPERPROF: Finished npPlace at level 1, CPU:0.227, REAL:0.109, MEM:3149.8M
[08/27 20:27:54   1627s] Iteration  5: Skipped, with CDP Off
[08/27 20:27:54   1627s] 
[08/27 20:27:54   1627s] AB Est...
[08/27 20:27:54   1627s] OPERPROF: Starting npPlace at level 1, MEM:3181.8M
[08/27 20:27:54   1627s] OPERPROF: Finished npPlace at level 1, CPU:0.203, REAL:0.088, MEM:3149.8M
[08/27 20:27:54   1627s] Iteration  6: Skipped, with CDP Off
[08/27 20:27:54   1627s] 
[08/27 20:27:54   1627s] AB Est...
[08/27 20:27:54   1627s] OPERPROF: Starting npPlace at level 1, MEM:3181.8M
[08/27 20:27:54   1627s] OPERPROF: Finished npPlace at level 1, CPU:0.200, REAL:0.094, MEM:3149.8M
[08/27 20:27:54   1627s] Iteration  7: Skipped, with CDP Off
[08/27 20:27:54   1628s] OPERPROF: Starting npPlace at level 1, MEM:3277.8M
[08/27 20:27:54   1628s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 20:27:54   1628s] No instances found in the vector
[08/27 20:27:54   1628s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3181.8M, DRC: 0)
[08/27 20:27:54   1628s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:27:54   1628s] Starting Early Global Route supply map. mem = 3181.8M
[08/27 20:27:55   1628s] Finished Early Global Route supply map. mem = 3205.8M
[08/27 20:28:25   1708s] Iteration  8: Total net bbox = 1.279e+06 (6.25e+05 6.54e+05)
[08/27 20:28:25   1708s]               Est.  stn bbox = 1.578e+06 (7.74e+05 8.04e+05)
[08/27 20:28:25   1708s]               cpu = 0:01:21 real = 0:00:31.0 mem = 3466.1M
[08/27 20:28:25   1708s] OPERPROF: Finished npPlace at level 1, CPU:80.849, REAL:30.930, MEM:3370.1M
[08/27 20:28:25   1709s] no activity file in design. spp won't run.
[08/27 20:28:25   1709s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:28:25   1709s] no activity file in design. spp won't run.
[08/27 20:28:26   1709s] OPERPROF: Starting npPlace at level 1, MEM:3338.1M
[08/27 20:28:26   1709s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 20:28:26   1709s] No instances found in the vector
[08/27 20:28:26   1709s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3242.1M, DRC: 0)
[08/27 20:28:26   1709s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:29:35   1925s] Iteration  9: Total net bbox = 1.315e+06 (6.45e+05 6.70e+05)
[08/27 20:29:35   1925s]               Est.  stn bbox = 1.619e+06 (7.98e+05 8.21e+05)
[08/27 20:29:35   1925s]               cpu = 0:03:36 real = 0:01:09 mem = 3466.9M
[08/27 20:29:35   1925s] OPERPROF: Finished npPlace at level 1, CPU:215.740, REAL:69.835, MEM:3370.9M
[08/27 20:29:36   1925s] no activity file in design. spp won't run.
[08/27 20:29:36   1925s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:29:36   1925s] no activity file in design. spp won't run.
[08/27 20:29:36   1925s] OPERPROF: Starting npPlace at level 1, MEM:3338.9M
[08/27 20:29:36   1925s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 20:29:36   1925s] No instances found in the vector
[08/27 20:29:36   1925s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3242.9M, DRC: 0)
[08/27 20:29:36   1925s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:30:37   2078s] Iteration 10: Total net bbox = 1.339e+06 (6.58e+05 6.80e+05)
[08/27 20:30:37   2078s]               Est.  stn bbox = 1.641e+06 (8.11e+05 8.30e+05)
[08/27 20:30:37   2078s]               cpu = 0:02:33 real = 0:01:01 mem = 3473.6M
[08/27 20:30:37   2078s] OPERPROF: Finished npPlace at level 1, CPU:152.907, REAL:60.754, MEM:3377.6M
[08/27 20:30:37   2078s] no activity file in design. spp won't run.
[08/27 20:30:37   2078s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:30:37   2078s] no activity file in design. spp won't run.
[08/27 20:30:37   2079s] OPERPROF: Starting npPlace at level 1, MEM:3345.6M
[08/27 20:30:37   2079s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 20:30:37   2079s] No instances found in the vector
[08/27 20:30:37   2079s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3249.6M, DRC: 0)
[08/27 20:30:37   2079s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:31:21   2200s] Iteration 11: Total net bbox = 1.389e+06 (6.83e+05 7.06e+05)
[08/27 20:31:21   2200s]               Est.  stn bbox = 1.690e+06 (8.35e+05 8.55e+05)
[08/27 20:31:21   2200s]               cpu = 0:02:01 real = 0:00:44.0 mem = 3595.6M
[08/27 20:31:21   2200s] OPERPROF: Finished npPlace at level 1, CPU:121.141, REAL:44.000, MEM:3499.6M
[08/27 20:31:21   2200s] no activity file in design. spp won't run.
[08/27 20:31:21   2200s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:31:21   2200s] no activity file in design. spp won't run.
[08/27 20:31:21   2200s] OPERPROF: Starting npPlace at level 1, MEM:3467.6M
[08/27 20:31:22   2201s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[08/27 20:31:22   2201s] No instances found in the vector
[08/27 20:31:22   2201s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3371.6M, DRC: 0)
[08/27 20:31:22   2201s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:31:33   2223s] Iteration 12: Total net bbox = 1.392e+06 (6.86e+05 7.06e+05)
[08/27 20:31:33   2223s]               Est.  stn bbox = 1.694e+06 (8.39e+05 8.54e+05)
[08/27 20:31:33   2223s]               cpu = 0:00:22.3 real = 0:00:11.0 mem = 3482.6M
[08/27 20:31:33   2223s] OPERPROF: Finished npPlace at level 1, CPU:22.485, REAL:11.990, MEM:3386.6M
[08/27 20:31:33   2223s] Move report: Timing Driven Placement moves 31961 insts, mean move: 23.01 um, max move: 527.23 um
[08/27 20:31:33   2223s] 	Max move on inst (i_croc_soc/i_croc/ictc_preCTS_FE_OFC1807_1128): (1416.00, 547.08) --> (1025.07, 683.37)
[08/27 20:31:34   2223s] no activity file in design. spp won't run.
[08/27 20:31:34   2223s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.005, REAL:0.005, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.053, REAL:0.054, MEM:3258.6M
[08/27 20:31:34   2223s] 
[08/27 20:31:34   2223s] Finished Incremental Placement (cpu=0:10:05, real=0:03:44, mem=3258.6M)
[08/27 20:31:34   2223s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/27 20:31:34   2223s] Type 'man IMPSP-9025' for more detail.
[08/27 20:31:34   2223s] CongRepair sets shifter mode to gplace
[08/27 20:31:34   2223s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3258.6M
[08/27 20:31:34   2223s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:31:34   2223s] All LLGs are deleted
[08/27 20:31:34   2223s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3258.6M
[08/27 20:31:34   2223s] Core basic site is CoreSite
[08/27 20:31:34   2223s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:31:34   2223s] Fast DP-INIT is on for default
[08/27 20:31:34   2223s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:31:34   2223s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.164, REAL:0.048, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:         Starting CMU at level 5, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.003, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.204, REAL:0.088, MEM:3258.6M
[08/27 20:31:34   2223s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3258.6MB).
[08/27 20:31:34   2223s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.255, REAL:0.140, MEM:3258.6M
[08/27 20:31:34   2223s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.256, REAL:0.141, MEM:3258.6M
[08/27 20:31:34   2223s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.4
[08/27 20:31:34   2223s] OPERPROF:   Starting RefinePlace at level 2, MEM:3258.6M
[08/27 20:31:34   2223s] *** Starting refinePlace (0:37:04 mem=3258.6M) ***
[08/27 20:31:34   2223s] Total net bbox length = 1.426e+06 (7.185e+05 7.080e+05) (ext = 3.171e+04)
[08/27 20:31:34   2223s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:31:34   2223s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3258.6M
[08/27 20:31:34   2223s] Starting refinePlace ...
[08/27 20:31:34   2224s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:31:34   2224s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:31:34   2225s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:00.0, mem=3258.6MB) @(0:37:04 - 0:37:05).
[08/27 20:31:34   2225s] Move report: preRPlace moves 31961 insts, mean move: 1.27 um, max move: 14.53 um
[08/27 20:31:34   2225s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_RXFF.iFIFOMem_182__reg): (858.42, 1482.49) --> (871.20, 1480.74)
[08/27 20:31:34   2225s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:31:34   2225s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 20:31:34   2225s] tweakage running in 8 threads.
[08/27 20:31:34   2225s] Placement tweakage begins.
[08/27 20:31:35   2225s] wire length = 1.737e+06
[08/27 20:31:36   2227s] wire length = 1.685e+06
[08/27 20:31:36   2227s] Placement tweakage ends.
[08/27 20:31:36   2227s] Move report: tweak moves 4453 insts, mean move: 6.02 um, max move: 32.64 um
[08/27 20:31:36   2227s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/_5222_): (1222.56, 936.42) --> (1189.92, 936.42)
[08/27 20:31:36   2227s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:02.0, mem=3258.6MB) @(0:37:05 - 0:37:07).
[08/27 20:31:36   2227s] 
[08/27 20:31:36   2227s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:31:37   2228s] Move report: legalization moves 10 insts, mean move: 6.45 um, max move: 11.34 um
[08/27 20:31:37   2228s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/_29_): (1416.48, 660.48) --> (1416.48, 671.82)
[08/27 20:31:37   2228s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3258.6MB) @(0:37:07 - 0:37:09).
[08/27 20:31:37   2228s] Move report: Detail placement moves 31961 insts, mean move: 2.07 um, max move: 33.60 um
[08/27 20:31:37   2228s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/_5222_): (1222.59, 935.49) --> (1189.92, 936.42)
[08/27 20:31:37   2228s] 	Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 3258.6MB
[08/27 20:31:37   2228s] Statistics of distance of Instance movement in refine placement:
[08/27 20:31:37   2228s]   maximum (X+Y) =        33.60 um
[08/27 20:31:37   2228s]   inst (i_croc_soc/i_croc/i_core_wrap/_5222_) with max move: (1222.59, 935.487) -> (1189.92, 936.42)
[08/27 20:31:37   2228s]   mean    (X+Y) =         2.07 um
[08/27 20:31:37   2228s] Summary Report:
[08/27 20:31:37   2228s] Instances move: 31961 (out of 31961 movable)
[08/27 20:31:37   2228s] Instances flipped: 0
[08/27 20:31:37   2228s] Mean displacement: 2.07 um
[08/27 20:31:37   2228s] Max displacement: 33.60 um (Instance: i_croc_soc/i_croc/i_core_wrap/_5222_) (1222.59, 935.487) -> (1189.92, 936.42)
[08/27 20:31:37   2228s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_a21oi_1
[08/27 20:31:37   2228s] Total instances moved : 31961
[08/27 20:31:37   2228s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.759, REAL:2.895, MEM:3258.6M
[08/27 20:31:37   2228s] Total net bbox length = 1.386e+06 (6.760e+05 7.100e+05) (ext = 3.142e+04)
[08/27 20:31:37   2228s] Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 3258.6MB
[08/27 20:31:37   2228s] [CPU] RefinePlace/total (cpu=0:00:04.8, real=0:00:03.0, mem=3258.6MB) @(0:37:04 - 0:37:09).
[08/27 20:31:37   2228s] *** Finished refinePlace (0:37:09 mem=3258.6M) ***
[08/27 20:31:37   2228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.4
[08/27 20:31:37   2228s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.870, REAL:3.007, MEM:3258.6M
[08/27 20:31:37   2228s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.238, REAL:3.182, MEM:3258.6M
[08/27 20:31:37   2228s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3258.6M
[08/27 20:31:37   2228s] Starting Early Global Route congestion estimation: mem = 3258.6M
[08/27 20:31:37   2228s] (I)       Started Loading and Dumping File ( Curr Mem: 3258.56 MB )
[08/27 20:31:37   2228s] (I)       Reading DB...
[08/27 20:31:37   2228s] (I)       Read data from FE... (mem=3258.6M)
[08/27 20:31:37   2228s] (I)       Read nodes and places... (mem=3258.6M)
[08/27 20:31:37   2228s] (I)       Done Read nodes and places (cpu=0.075s, mem=3258.6M)
[08/27 20:31:37   2228s] (I)       Read nets... (mem=3258.6M)
[08/27 20:31:37   2229s] (I)       Done Read nets (cpu=0.142s, mem=3258.6M)
[08/27 20:31:37   2229s] (I)       Done Read data from FE (cpu=0.218s, mem=3258.6M)
[08/27 20:31:37   2229s] (I)       before initializing RouteDB syMemory usage = 3258.6 MB
[08/27 20:31:37   2229s] (I)       == Non-default Options ==
[08/27 20:31:37   2229s] (I)       Maximum routing layer                              : 4
[08/27 20:31:37   2229s] (I)       Number threads                                     : 8
[08/27 20:31:37   2229s] (I)       Source-to-sink ratio                               : 0.300000
[08/27 20:31:37   2229s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:31:37   2229s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:31:37   2229s] (I)       Use row-based GCell size
[08/27 20:31:37   2229s] (I)       GCell unit size  : 3780
[08/27 20:31:37   2229s] (I)       GCell multiplier : 1
[08/27 20:31:37   2229s] (I)       build grid graph
[08/27 20:31:37   2229s] (I)       build grid graph start
[08/27 20:31:37   2229s] [NR-eGR] Track table information for default rule: 
[08/27 20:31:37   2229s] [NR-eGR] Metal1 has no routable track
[08/27 20:31:37   2229s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:31:37   2229s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:31:37   2229s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:31:37   2229s] (I)       build grid graph end
[08/27 20:31:37   2229s] (I)       ===========================================================================
[08/27 20:31:37   2229s] (I)       == Report All Rule Vias ==
[08/27 20:31:37   2229s] (I)       ===========================================================================
[08/27 20:31:37   2229s] (I)        Via Rule : (Default)
[08/27 20:31:37   2229s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:31:37   2229s] (I)       ---------------------------------------------------------------------------
[08/27 20:31:37   2229s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:31:37   2229s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:31:37   2229s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:31:37   2229s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:31:37   2229s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:31:37   2229s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:31:37   2229s] (I)       ===========================================================================
[08/27 20:31:37   2229s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3258.56 MB )
[08/27 20:31:37   2229s] (I)       Num PG vias on layer 2 : 0
[08/27 20:31:37   2229s] (I)       Num PG vias on layer 3 : 0
[08/27 20:31:37   2229s] (I)       Num PG vias on layer 4 : 0
[08/27 20:31:37   2229s] [NR-eGR] Read 80495 PG shapes
[08/27 20:31:37   2229s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3258.56 MB )
[08/27 20:31:37   2229s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:31:37   2229s] [NR-eGR] #Instance Blockages : 7092
[08/27 20:31:37   2229s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:31:37   2229s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:31:37   2229s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:31:37   2229s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:31:37   2229s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:31:37   2229s] (I)       readDataFromPlaceDB
[08/27 20:31:37   2229s] (I)       Read net information..
[08/27 20:31:37   2229s] [NR-eGR] Read numTotalNets=32619  numIgnoredNets=48
[08/27 20:31:37   2229s] (I)       Read testcase time = 0.013 seconds
[08/27 20:31:37   2229s] 
[08/27 20:31:37   2229s] (I)       early_global_route_priority property id does not exist.
[08/27 20:31:37   2229s] (I)       Start initializing grid graph
[08/27 20:31:37   2229s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:31:37   2229s] (I)       End initializing grid graph
[08/27 20:31:37   2229s] (I)       Model blockages into capacity
[08/27 20:31:37   2229s] (I)       Read Num Blocks=109517  Num Prerouted Wires=0  Num CS=0
[08/27 20:31:37   2229s] (I)       Started Modeling ( Curr Mem: 3258.56 MB )
[08/27 20:31:37   2229s] (I)       Layer 1 (H) : #blockages 69578 : #preroutes 0
[08/27 20:31:37   2229s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:31:37   2229s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:31:37   2229s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3258.56 MB )
[08/27 20:31:37   2229s] (I)       -- layer congestion ratio --
[08/27 20:31:37   2229s] (I)       Layer 1 : 0.100000
[08/27 20:31:37   2229s] (I)       Layer 2 : 0.700000
[08/27 20:31:37   2229s] (I)       Layer 3 : 0.700000
[08/27 20:31:37   2229s] (I)       Layer 4 : 0.700000
[08/27 20:31:37   2229s] (I)       ----------------------------
[08/27 20:31:37   2229s] (I)       Number of ignored nets = 48
[08/27 20:31:37   2229s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:31:37   2229s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:31:37   2229s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:31:37   2229s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:31:37   2229s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:31:37   2229s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:31:37   2229s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:31:37   2229s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:31:37   2229s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:31:37   2229s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:31:37   2229s] (I)       Before initializing Early Global Route syMemory usage = 3258.6 MB
[08/27 20:31:37   2229s] (I)       Ndr track 0 does not exist
[08/27 20:31:37   2229s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:31:37   2229s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:31:37   2229s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:31:37   2229s] (I)       Site width          :   480  (dbu)
[08/27 20:31:37   2229s] (I)       Row height          :  3780  (dbu)
[08/27 20:31:37   2229s] (I)       GCell width         :  3780  (dbu)
[08/27 20:31:37   2229s] (I)       GCell height        :  3780  (dbu)
[08/27 20:31:37   2229s] (I)       Grid                :   487   487     4
[08/27 20:31:37   2229s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:31:37   2229s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:31:37   2229s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:31:37   2229s] (I)       Default wire width  :   160   200   200   200
[08/27 20:31:37   2229s] (I)       Default wire space  :   180   210   210   210
[08/27 20:31:37   2229s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:31:37   2229s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:31:37   2229s] (I)       First track coord   :     0   240   480   240
[08/27 20:31:37   2229s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:31:37   2229s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:31:37   2229s] (I)       Num of masks        :     1     1     1     1
[08/27 20:31:37   2229s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:31:37   2229s] (I)       --------------------------------------------------------
[08/27 20:31:37   2229s] 
[08/27 20:31:37   2229s] [NR-eGR] ============ Routing rule table ============
[08/27 20:31:37   2229s] [NR-eGR] Rule id: 0  Nets: 32571 
[08/27 20:31:37   2229s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:31:37   2229s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:31:37   2229s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:31:37   2229s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:31:37   2229s] [NR-eGR] ========================================
[08/27 20:31:37   2229s] [NR-eGR] 
[08/27 20:31:37   2229s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:31:37   2229s] (I)       blocked tracks on layer2 : = 874324 / 2133547 (40.98%)
[08/27 20:31:37   2229s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:31:37   2229s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:31:37   2229s] (I)       After initializing Early Global Route syMemory usage = 3258.6 MB
[08/27 20:31:37   2229s] (I)       Finished Loading and Dumping File ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 3258.56 MB )
[08/27 20:31:37   2229s] (I)       Reset routing kernel
[08/27 20:31:37   2229s] (I)       Started Global Routing ( Curr Mem: 3258.56 MB )
[08/27 20:31:37   2229s] (I)       ============= Initialization =============
[08/27 20:31:37   2229s] (I)       totalPins=119307  totalGlobalPin=117851 (98.78%)
[08/27 20:31:37   2229s] (I)       Started Net group 1 ( Curr Mem: 3258.56 MB )
[08/27 20:31:37   2229s] (I)       Started Build MST ( Curr Mem: 3258.56 MB )
[08/27 20:31:37   2229s] (I)       Generate topology with 8 threads
[08/27 20:31:37   2229s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3270.56 MB )
[08/27 20:31:37   2229s] (I)       total 2D Cap : 3717334 = (2629538 H, 1087796 V)
[08/27 20:31:37   2229s] [NR-eGR] Layer group 1: route 32571 net(s) in layer range [2, 4]
[08/27 20:31:37   2229s] (I)       
[08/27 20:31:37   2229s] (I)       ============  Phase 1a Route ============
[08/27 20:31:37   2229s] (I)       Started Phase 1a ( Curr Mem: 3262.56 MB )
[08/27 20:31:37   2229s] (I)       Started Pattern routing ( Curr Mem: 3262.56 MB )
[08/27 20:31:37   2229s] (I)       Finished Pattern routing ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:37   2229s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3262.56 MB )
[08/27 20:31:37   2229s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 411
[08/27 20:31:37   2229s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:37   2229s] (I)       Usage: 464495 = (241461 H, 223034 V) = (9.18% H, 20.50% V) = (9.127e+05um H, 8.431e+05um V)
[08/27 20:31:38   2229s] (I)       Finished Phase 1a ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       
[08/27 20:31:38   2229s] (I)       ============  Phase 1b Route ============
[08/27 20:31:38   2229s] (I)       Started Phase 1b ( Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Started Monotonic routing ( Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Finished Monotonic routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Usage: 465310 = (242028 H, 223282 V) = (9.20% H, 20.53% V) = (9.149e+05um H, 8.440e+05um V)
[08/27 20:31:38   2229s] (I)       Overflow of layer group 1: 0.53% H + 2.26% V. EstWL: 1.758872e+06um
[08/27 20:31:38   2229s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       
[08/27 20:31:38   2229s] (I)       ============  Phase 1c Route ============
[08/27 20:31:38   2229s] (I)       Started Phase 1c ( Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Started Two level routing ( Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Level2 Grid: 98 x 98
[08/27 20:31:38   2229s] (I)       Started Two Level Routing ( Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Finished Two Level Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Usage: 468013 = (244520 H, 223493 V) = (9.30% H, 20.55% V) = (9.243e+05um H, 8.448e+05um V)
[08/27 20:31:38   2229s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       
[08/27 20:31:38   2229s] (I)       ============  Phase 1d Route ============
[08/27 20:31:38   2229s] (I)       Started Phase 1d ( Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Started Detoured routing ( Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Finished Detoured routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Usage: 468013 = (244520 H, 223493 V) = (9.30% H, 20.55% V) = (9.243e+05um H, 8.448e+05um V)
[08/27 20:31:38   2229s] (I)       Finished Phase 1d ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       
[08/27 20:31:38   2229s] (I)       ============  Phase 1e Route ============
[08/27 20:31:38   2229s] (I)       Started Phase 1e ( Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Started Route legalization ( Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Usage: 468016 = (244521 H, 223495 V) = (9.30% H, 20.55% V) = (9.243e+05um H, 8.448e+05um V)
[08/27 20:31:38   2229s] [NR-eGR] Early Global Route overflow of layer group 1: 0.35% H + 1.58% V. EstWL: 1.769100e+06um
[08/27 20:31:38   2229s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2229s] (I)       Started Layer assignment ( Curr Mem: 3262.56 MB )
[08/27 20:31:38   2230s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3262.56 MB )
[08/27 20:31:38   2230s] (I)       Running layer assignment with 8 threads
[08/27 20:31:38   2230s] (I)       Finished Layer assignment ( CPU: 0.67 sec, Real: 0.29 sec, Curr Mem: 3258.56 MB )
[08/27 20:31:38   2230s] (I)       Finished Net group 1 ( CPU: 1.33 sec, Real: 0.90 sec, Curr Mem: 3258.56 MB )
[08/27 20:31:38   2230s] (I)       
[08/27 20:31:38   2230s] (I)       ============  Phase 1l Route ============
[08/27 20:31:38   2230s] (I)       Started Phase 1l ( Curr Mem: 3258.56 MB )
[08/27 20:31:38   2230s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3258.56 MB )
[08/27 20:31:38   2230s] (I)       
[08/27 20:31:38   2230s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:31:38   2230s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:31:38   2230s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:31:38   2230s] [NR-eGR]       Layer              (1-5)            (6-10)           (11-15)           (16-21)    OverCon 
[08/27 20:31:38   2230s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:31:38   2230s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:31:38   2230s] [NR-eGR]  Metal2  (2)       136( 0.08%)        87( 0.05%)         4( 0.00%)         0( 0.00%)   ( 0.14%) 
[08/27 20:31:38   2230s] [NR-eGR]  Metal3  (3)      1842( 1.14%)        39( 0.02%)        65( 0.04%)        33( 0.02%)   ( 1.23%) 
[08/27 20:31:38   2230s] [NR-eGR]  Metal4  (4)        47( 0.03%)        53( 0.03%)         5( 0.00%)         0( 0.00%)   ( 0.07%) 
[08/27 20:31:38   2230s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:31:38   2230s] [NR-eGR] Total             2025( 0.42%)       179( 0.04%)        74( 0.02%)        33( 0.01%)   ( 0.48%) 
[08/27 20:31:38   2230s] [NR-eGR] 
[08/27 20:31:38   2230s] (I)       Finished Global Routing ( CPU: 1.35 sec, Real: 0.93 sec, Curr Mem: 3258.56 MB )
[08/27 20:31:38   2230s] (I)       total 2D Cap : 3737244 = (2647751 H, 1089493 V)
[08/27 20:31:38   2230s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.11% H + 1.23% V
[08/27 20:31:38   2230s] [NR-eGR] Overflow after Early Global Route 0.29% H + 1.59% V
[08/27 20:31:38   2230s] Early Global Route congestion estimation runtime: 1.78 seconds, mem = 3258.6M
[08/27 20:31:38   2230s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.776, REAL:1.351, MEM:3258.6M
[08/27 20:31:38   2230s] OPERPROF: Starting HotSpotCal at level 1, MEM:3258.6M
[08/27 20:31:38   2230s] [hotspot] +------------+---------------+---------------+
[08/27 20:31:38   2230s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:31:38   2230s] [hotspot] +------------+---------------+---------------+
[08/27 20:31:38   2230s] [hotspot] | normalized |         33.11 |         37.84 |
[08/27 20:31:38   2230s] [hotspot] +------------+---------------+---------------+
[08/27 20:31:38   2230s] Local HotSpot Analysis: normalized max congestion hotspot area = 33.11, normalized total congestion hotspot area = 37.84 (area is in unit of 4 std-cell row bins)
[08/27 20:31:38   2230s] [hotspot] max/total 33.11/37.84, big hotspot (>10) total 33.11
[08/27 20:31:38   2230s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:31:38   2230s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:31:38   2230s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:31:38   2230s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:31:38   2230s] [hotspot] |  1  |   547.08   516.84   607.56   698.28 |       34.16   |
[08/27 20:31:38   2230s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:31:38   2230s] [hotspot] |  2  |   516.84   728.52   577.32   789.00 |        0.79   |
[08/27 20:31:38   2230s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:31:38   2230s] [hotspot] |  3  |  1000.68  1030.92  1061.16  1091.40 |        0.79   |
[08/27 20:31:38   2230s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:31:38   2230s] [hotspot] |  4  |   486.60   789.00   547.08   849.48 |        0.26   |
[08/27 20:31:38   2230s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:31:38   2230s] [hotspot] |  5  |   758.76   819.24   819.24   879.72 |        0.26   |
[08/27 20:31:38   2230s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:31:38   2230s] Top 5 hotspots total area: 36.26
[08/27 20:31:38   2230s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.019, MEM:3258.6M
[08/27 20:31:38   2230s] 
[08/27 20:31:38   2230s] === incrementalPlace Internal Loop 2 ===
[08/27 20:31:38   2230s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 20:31:38   2230s] OPERPROF: Starting IPInitSPData at level 1, MEM:3258.6M
[08/27 20:31:38   2230s] #spOpts: N=130 minPadR=1.1 
[08/27 20:31:38   2230s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3258.6M
[08/27 20:31:38   2230s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:31:38   2230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.214, REAL:0.216, MEM:3258.6M
[08/27 20:31:38   2230s] OPERPROF:   Starting post-place ADS at level 2, MEM:3258.6M
[08/27 20:31:38   2231s] ADSU 0.496 -> 0.505. GS 30.240
[08/27 20:31:38   2231s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.092, REAL:0.092, MEM:3258.6M
[08/27 20:31:38   2231s] OPERPROF:   Starting spMPad at level 2, MEM:3258.6M
[08/27 20:31:38   2231s] OPERPROF:     Starting spContextMPad at level 3, MEM:3258.6M
[08/27 20:31:38   2231s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3258.6M
[08/27 20:31:39   2231s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.020, MEM:3258.6M
[08/27 20:31:39   2231s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3258.6M
[08/27 20:31:39   2231s] no activity file in design. spp won't run.
[08/27 20:31:39   2231s] [spp] 0
[08/27 20:31:39   2231s] [adp] 0:1:1:3
[08/27 20:31:39   2231s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.015, REAL:0.015, MEM:3258.6M
[08/27 20:31:39   2231s] SP #FI/SF FL/PI 0/0 31961/0
[08/27 20:31:39   2231s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.411, REAL:0.415, MEM:3258.6M
[08/27 20:31:39   2231s] OPERPROF: Starting CDPad at level 1, MEM:3258.6M
[08/27 20:31:39   2231s] 3DP is on.
[08/27 20:31:39   2231s] 3DP OF M2 0.006, M4 0.004. Diff 0
[08/27 20:31:39   2231s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/27 20:31:39   2231s] CDPadU 0.727 -> 0.738. R=0.513, N=31961, GS=3.780
[08/27 20:31:39   2231s] OPERPROF: Finished CDPad at level 1, CPU:0.788, REAL:0.229, MEM:3258.6M
[08/27 20:31:39   2232s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:31:39   2232s] no activity file in design. spp won't run.
[08/27 20:31:39   2232s] 
[08/27 20:31:39   2232s] AB Est...
[08/27 20:31:39   2232s] OPERPROF: Starting npPlace at level 1, MEM:3258.6M
[08/27 20:31:39   2232s] OPERPROF: Finished npPlace at level 1, CPU:0.219, REAL:0.093, MEM:3273.4M
[08/27 20:31:39   2232s] Iteration  5: Skipped, with CDP Off
[08/27 20:31:39   2232s] 
[08/27 20:31:39   2232s] AB Est...
[08/27 20:31:39   2232s] OPERPROF: Starting npPlace at level 1, MEM:3305.4M
[08/27 20:31:39   2232s] OPERPROF: Finished npPlace at level 1, CPU:0.232, REAL:0.100, MEM:3273.4M
[08/27 20:31:39   2232s] Iteration  6: Skipped, with CDP Off
[08/27 20:31:39   2232s] 
[08/27 20:31:39   2232s] AB Est...
[08/27 20:31:39   2232s] OPERPROF: Starting npPlace at level 1, MEM:3305.4M
[08/27 20:31:39   2233s] OPERPROF: Finished npPlace at level 1, CPU:0.217, REAL:0.084, MEM:3273.4M
[08/27 20:31:40   2233s] Iteration  7: Skipped, with CDP Off
[08/27 20:31:40   2233s] 
[08/27 20:31:40   2233s] AB Est...
[08/27 20:31:40   2233s] OPERPROF: Starting npPlace at level 1, MEM:3305.4M
[08/27 20:31:40   2233s] AB param 61.2% (19553/31961).
[08/27 20:31:40   2233s] OPERPROF: Finished npPlace at level 1, CPU:0.223, REAL:0.102, MEM:3273.4M
[08/27 20:31:40   2233s] AB WA 0.62. HSB #SP 0
[08/27 20:31:40   2233s] AB On.
[08/27 20:31:40   2233s] no activity file in design. spp won't run.
[08/27 20:31:40   2233s] NP #FI/FS/SF FL/PI: 21094/64/12408 19553/0
[08/27 20:31:40   2233s] no activity file in design. spp won't run.
[08/27 20:31:40   2234s] OPERPROF: Starting npPlace at level 1, MEM:3401.4M
[08/27 20:31:40   2234s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 20:31:40   2234s] No instances found in the vector
[08/27 20:31:40   2234s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3305.4M, DRC: 0)
[08/27 20:31:40   2234s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:31:47   2258s] Iteration  8: Total net bbox = 9.205e+05 (4.40e+05 4.81e+05)
[08/27 20:31:47   2258s]               Est.  stn bbox = 1.149e+06 (5.50e+05 5.98e+05)
[08/27 20:31:47   2258s]               cpu = 0:00:24.0 real = 0:00:07.0 mem = 3463.4M
[08/27 20:31:47   2258s] OPERPROF: Finished npPlace at level 1, CPU:24.134, REAL:6.728, MEM:3367.4M
[08/27 20:31:47   2258s] 
[08/27 20:31:47   2258s] AB Est...
[08/27 20:31:47   2258s] no activity file in design. spp won't run.
[08/27 20:31:47   2258s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:31:47   2258s] no activity file in design. spp won't run.
[08/27 20:31:47   2258s] OPERPROF: Starting npPlace at level 1, MEM:3239.4M
[08/27 20:31:47   2258s] AB param 94.8% (30302/31961).
[08/27 20:31:47   2258s] OPERPROF: Finished npPlace at level 1, CPU:0.228, REAL:0.128, MEM:3123.1M
[08/27 20:31:47   2258s] AB WA 0.95. HSB #SP 0
[08/27 20:31:47   2258s] AB Full.
[08/27 20:31:47   2259s] OPERPROF: Starting npPlace at level 1, MEM:3219.1M
[08/27 20:31:47   2259s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 20:31:47   2259s] No instances found in the vector
[08/27 20:31:47   2259s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3267.1M, DRC: 0)
[08/27 20:31:47   2259s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:32:54   2419s] Iteration  9: Total net bbox = 1.338e+06 (6.56e+05 6.82e+05)
[08/27 20:32:54   2419s]               Est.  stn bbox = 1.647e+06 (8.11e+05 8.36e+05)
[08/27 20:32:54   2419s]               cpu = 0:02:41 real = 0:01:07 mem = 3488.5M
[08/27 20:32:54   2419s] OPERPROF: Finished npPlace at level 1, CPU:160.712, REAL:66.457, MEM:3392.5M
[08/27 20:32:54   2419s] no activity file in design. spp won't run.
[08/27 20:32:54   2419s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:32:54   2420s] no activity file in design. spp won't run.
[08/27 20:32:54   2420s] OPERPROF: Starting npPlace at level 1, MEM:3360.5M
[08/27 20:32:54   2420s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 20:32:54   2420s] No instances found in the vector
[08/27 20:32:54   2420s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3264.5M, DRC: 0)
[08/27 20:32:54   2420s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:34:02   2576s] Iteration 10: Total net bbox = 1.353e+06 (6.65e+05 6.88e+05)
[08/27 20:34:02   2576s]               Est.  stn bbox = 1.659e+06 (8.20e+05 8.39e+05)
[08/27 20:34:02   2576s]               cpu = 0:02:36 real = 0:01:08 mem = 3494.7M
[08/27 20:34:02   2576s] OPERPROF: Finished npPlace at level 1, CPU:156.107, REAL:67.775, MEM:3398.7M
[08/27 20:34:02   2576s] no activity file in design. spp won't run.
[08/27 20:34:02   2576s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:34:02   2576s] no activity file in design. spp won't run.
[08/27 20:34:02   2577s] OPERPROF: Starting npPlace at level 1, MEM:3366.7M
[08/27 20:34:02   2577s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 20:34:02   2577s] No instances found in the vector
[08/27 20:34:02   2577s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3270.7M, DRC: 0)
[08/27 20:34:02   2577s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:34:45   2707s] Iteration 11: Total net bbox = 1.404e+06 (6.91e+05 7.14e+05)
[08/27 20:34:45   2707s]               Est.  stn bbox = 1.710e+06 (8.45e+05 8.65e+05)
[08/27 20:34:45   2707s]               cpu = 0:02:10 real = 0:00:43.0 mem = 3618.7M
[08/27 20:34:45   2707s] OPERPROF: Finished npPlace at level 1, CPU:130.073, REAL:42.388, MEM:3522.7M
[08/27 20:34:45   2707s] no activity file in design. spp won't run.
[08/27 20:34:45   2707s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:34:45   2707s] no activity file in design. spp won't run.
[08/27 20:34:45   2707s] OPERPROF: Starting npPlace at level 1, MEM:3490.7M
[08/27 20:34:45   2707s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[08/27 20:34:45   2707s] No instances found in the vector
[08/27 20:34:45   2707s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3394.7M, DRC: 0)
[08/27 20:34:45   2707s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:34:56   2731s] Iteration 12: Total net bbox = 1.406e+06 (6.93e+05 7.13e+05)
[08/27 20:34:56   2731s]               Est.  stn bbox = 1.712e+06 (8.48e+05 8.64e+05)
[08/27 20:34:56   2731s]               cpu = 0:00:23.6 real = 0:00:11.0 mem = 3507.7M
[08/27 20:34:56   2731s] OPERPROF: Finished npPlace at level 1, CPU:23.749, REAL:10.368, MEM:3411.7M
[08/27 20:34:56   2731s] Move report: Timing Driven Placement moves 31961 insts, mean move: 13.00 um, max move: 149.92 um
[08/27 20:34:56   2731s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OFC4127_0624): (1196.16, 959.10) --> (1062.31, 943.03)
[08/27 20:34:56   2731s] no activity file in design. spp won't run.
[08/27 20:34:56   2731s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.051, REAL:0.051, MEM:3283.7M
[08/27 20:34:56   2731s] 
[08/27 20:34:56   2731s] Finished Incremental Placement (cpu=0:08:21, real=0:03:18, mem=3283.7M)
[08/27 20:34:56   2731s] CongRepair sets shifter mode to gplace
[08/27 20:34:56   2731s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3283.7M
[08/27 20:34:56   2731s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:34:56   2731s] All LLGs are deleted
[08/27 20:34:56   2731s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3283.7M
[08/27 20:34:56   2731s] Core basic site is CoreSite
[08/27 20:34:56   2731s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:34:56   2731s] Fast DP-INIT is on for default
[08/27 20:34:56   2731s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:34:56   2731s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.148, REAL:0.049, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:         Starting CMU at level 5, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.003, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.186, REAL:0.088, MEM:3283.7M
[08/27 20:34:56   2731s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3283.7MB).
[08/27 20:34:56   2731s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.233, REAL:0.135, MEM:3283.7M
[08/27 20:34:56   2731s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.233, REAL:0.135, MEM:3283.7M
[08/27 20:34:56   2731s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.5
[08/27 20:34:56   2731s] OPERPROF:   Starting RefinePlace at level 2, MEM:3283.7M
[08/27 20:34:56   2731s] *** Starting refinePlace (0:45:32 mem=3283.7M) ***
[08/27 20:34:56   2731s] Total net bbox length = 1.441e+06 (7.258e+05 7.154e+05) (ext = 3.181e+04)
[08/27 20:34:56   2732s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:34:56   2732s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3283.7M
[08/27 20:34:56   2732s] Starting refinePlace ...
[08/27 20:34:56   2732s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:34:56   2732s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:34:56   2732s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=3283.7MB) @(0:45:32 - 0:45:33).
[08/27 20:34:56   2732s] Move report: preRPlace moves 31961 insts, mean move: 1.29 um, max move: 24.77 um
[08/27 20:34:56   2732s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_435__reg): (409.97, 1255.72) --> (432.96, 1253.94)
[08/27 20:34:56   2732s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:34:56   2733s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 20:34:56   2733s] tweakage running in 8 threads.
[08/27 20:34:56   2733s] Placement tweakage begins.
[08/27 20:34:56   2733s] wire length = 1.752e+06
[08/27 20:34:58   2735s] wire length = 1.700e+06
[08/27 20:34:58   2735s] Placement tweakage ends.
[08/27 20:34:58   2735s] Move report: tweak moves 4381 insts, mean move: 6.11 um, max move: 36.96 um
[08/27 20:34:58   2735s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/ictc_preCTS_FE_OFC3416_i_ibex_id_stage_i_controller_i_priv_mode_i_1): (1226.88, 1310.64) --> (1189.92, 1310.64)
[08/27 20:34:58   2735s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=3283.7MB) @(0:45:33 - 0:45:35).
[08/27 20:34:58   2735s] 
[08/27 20:34:58   2735s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:34:59   2736s] Move report: legalization moves 7 insts, mean move: 5.48 um, max move: 9.12 um
[08/27 20:34:59   2736s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/_29_): (1419.84, 660.48) --> (1428.96, 660.48)
[08/27 20:34:59   2736s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3283.7MB) @(0:45:35 - 0:45:37).
[08/27 20:34:59   2736s] Move report: Detail placement moves 31961 insts, mean move: 2.09 um, max move: 37.08 um
[08/27 20:34:59   2736s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/ictc_preCTS_FE_OFC3416_i_ibex_id_stage_i_controller_i_priv_mode_i_1): (1226.83, 1310.81) --> (1189.92, 1310.64)
[08/27 20:34:59   2736s] 	Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 3283.7MB
[08/27 20:34:59   2736s] Statistics of distance of Instance movement in refine placement:
[08/27 20:34:59   2736s]   maximum (X+Y) =        37.08 um
[08/27 20:34:59   2736s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/ictc_preCTS_FE_OFC3416_i_ibex_id_stage_i_controller_i_priv_mode_i_1) with max move: (1226.83, 1310.81) -> (1189.92, 1310.64)
[08/27 20:34:59   2736s]   mean    (X+Y) =         2.09 um
[08/27 20:34:59   2736s] Summary Report:
[08/27 20:34:59   2736s] Instances move: 31961 (out of 31961 movable)
[08/27 20:34:59   2736s] Instances flipped: 0
[08/27 20:34:59   2736s] Mean displacement: 2.09 um
[08/27 20:34:59   2736s] Max displacement: 37.08 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/ictc_preCTS_FE_OFC3416_i_ibex_id_stage_i_controller_i_priv_mode_i_1) (1226.83, 1310.81) -> (1189.92, 1310.64)
[08/27 20:34:59   2736s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/27 20:34:59   2736s] Total instances moved : 31961
[08/27 20:34:59   2736s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.730, REAL:2.739, MEM:3283.7M
[08/27 20:34:59   2736s] Total net bbox length = 1.401e+06 (6.833e+05 7.179e+05) (ext = 3.169e+04)
[08/27 20:34:59   2736s] Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 3283.7MB
[08/27 20:34:59   2736s] [CPU] RefinePlace/total (cpu=0:00:04.8, real=0:00:03.0, mem=3283.7MB) @(0:45:32 - 0:45:37).
[08/27 20:34:59   2736s] *** Finished refinePlace (0:45:37 mem=3283.7M) ***
[08/27 20:34:59   2736s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.5
[08/27 20:34:59   2736s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.829, REAL:2.839, MEM:3283.7M
[08/27 20:34:59   2736s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.161, REAL:3.007, MEM:3283.7M
[08/27 20:34:59   2736s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3283.7M
[08/27 20:34:59   2736s] Starting Early Global Route congestion estimation: mem = 3283.7M
[08/27 20:34:59   2736s] (I)       Started Loading and Dumping File ( Curr Mem: 3283.68 MB )
[08/27 20:34:59   2736s] (I)       Reading DB...
[08/27 20:34:59   2736s] (I)       Read data from FE... (mem=3283.7M)
[08/27 20:34:59   2736s] (I)       Read nodes and places... (mem=3283.7M)
[08/27 20:34:59   2736s] (I)       Done Read nodes and places (cpu=0.073s, mem=3283.7M)
[08/27 20:34:59   2736s] (I)       Read nets... (mem=3283.7M)
[08/27 20:34:59   2737s] (I)       Done Read nets (cpu=0.148s, mem=3283.7M)
[08/27 20:34:59   2737s] (I)       Done Read data from FE (cpu=0.221s, mem=3283.7M)
[08/27 20:34:59   2737s] (I)       before initializing RouteDB syMemory usage = 3283.7 MB
[08/27 20:34:59   2737s] (I)       == Non-default Options ==
[08/27 20:34:59   2737s] (I)       Maximum routing layer                              : 4
[08/27 20:34:59   2737s] (I)       Number threads                                     : 8
[08/27 20:34:59   2737s] (I)       Source-to-sink ratio                               : 0.300000
[08/27 20:34:59   2737s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:34:59   2737s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:34:59   2737s] (I)       Use row-based GCell size
[08/27 20:34:59   2737s] (I)       GCell unit size  : 3780
[08/27 20:34:59   2737s] (I)       GCell multiplier : 1
[08/27 20:34:59   2737s] (I)       build grid graph
[08/27 20:34:59   2737s] (I)       build grid graph start
[08/27 20:34:59   2737s] [NR-eGR] Track table information for default rule: 
[08/27 20:34:59   2737s] [NR-eGR] Metal1 has no routable track
[08/27 20:34:59   2737s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:34:59   2737s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:34:59   2737s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:34:59   2737s] (I)       build grid graph end
[08/27 20:34:59   2737s] (I)       ===========================================================================
[08/27 20:34:59   2737s] (I)       == Report All Rule Vias ==
[08/27 20:34:59   2737s] (I)       ===========================================================================
[08/27 20:34:59   2737s] (I)        Via Rule : (Default)
[08/27 20:34:59   2737s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:34:59   2737s] (I)       ---------------------------------------------------------------------------
[08/27 20:34:59   2737s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:34:59   2737s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:34:59   2737s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:34:59   2737s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:34:59   2737s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:34:59   2737s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:34:59   2737s] (I)       ===========================================================================
[08/27 20:34:59   2737s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3283.68 MB )
[08/27 20:34:59   2737s] (I)       Num PG vias on layer 2 : 0
[08/27 20:34:59   2737s] (I)       Num PG vias on layer 3 : 0
[08/27 20:34:59   2737s] (I)       Num PG vias on layer 4 : 0
[08/27 20:34:59   2737s] [NR-eGR] Read 80495 PG shapes
[08/27 20:34:59   2737s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3283.68 MB )
[08/27 20:34:59   2737s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:34:59   2737s] [NR-eGR] #Instance Blockages : 7092
[08/27 20:34:59   2737s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:34:59   2737s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:34:59   2737s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:34:59   2737s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:34:59   2737s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:34:59   2737s] (I)       readDataFromPlaceDB
[08/27 20:34:59   2737s] (I)       Read net information..
[08/27 20:34:59   2737s] [NR-eGR] Read numTotalNets=32619  numIgnoredNets=48
[08/27 20:34:59   2737s] (I)       Read testcase time = 0.013 seconds
[08/27 20:34:59   2737s] 
[08/27 20:34:59   2737s] (I)       early_global_route_priority property id does not exist.
[08/27 20:34:59   2737s] (I)       Start initializing grid graph
[08/27 20:34:59   2737s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:34:59   2737s] (I)       End initializing grid graph
[08/27 20:34:59   2737s] (I)       Model blockages into capacity
[08/27 20:34:59   2737s] (I)       Read Num Blocks=109517  Num Prerouted Wires=0  Num CS=0
[08/27 20:34:59   2737s] (I)       Started Modeling ( Curr Mem: 3283.68 MB )
[08/27 20:34:59   2737s] (I)       Layer 1 (H) : #blockages 69578 : #preroutes 0
[08/27 20:34:59   2737s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:34:59   2737s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:34:59   2737s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3283.68 MB )
[08/27 20:34:59   2737s] (I)       -- layer congestion ratio --
[08/27 20:34:59   2737s] (I)       Layer 1 : 0.100000
[08/27 20:34:59   2737s] (I)       Layer 2 : 0.700000
[08/27 20:34:59   2737s] (I)       Layer 3 : 0.700000
[08/27 20:34:59   2737s] (I)       Layer 4 : 0.700000
[08/27 20:34:59   2737s] (I)       ----------------------------
[08/27 20:34:59   2737s] (I)       Number of ignored nets = 48
[08/27 20:34:59   2737s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:34:59   2737s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:34:59   2737s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:34:59   2737s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:34:59   2737s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:34:59   2737s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:34:59   2737s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:34:59   2737s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:34:59   2737s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:34:59   2737s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:34:59   2737s] (I)       Before initializing Early Global Route syMemory usage = 3283.7 MB
[08/27 20:34:59   2737s] (I)       Ndr track 0 does not exist
[08/27 20:34:59   2737s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:34:59   2737s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:34:59   2737s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:34:59   2737s] (I)       Site width          :   480  (dbu)
[08/27 20:34:59   2737s] (I)       Row height          :  3780  (dbu)
[08/27 20:34:59   2737s] (I)       GCell width         :  3780  (dbu)
[08/27 20:34:59   2737s] (I)       GCell height        :  3780  (dbu)
[08/27 20:34:59   2737s] (I)       Grid                :   487   487     4
[08/27 20:34:59   2737s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:34:59   2737s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:34:59   2737s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:34:59   2737s] (I)       Default wire width  :   160   200   200   200
[08/27 20:34:59   2737s] (I)       Default wire space  :   180   210   210   210
[08/27 20:34:59   2737s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:34:59   2737s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:34:59   2737s] (I)       First track coord   :     0   240   480   240
[08/27 20:34:59   2737s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:34:59   2737s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:34:59   2737s] (I)       Num of masks        :     1     1     1     1
[08/27 20:34:59   2737s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:34:59   2737s] (I)       --------------------------------------------------------
[08/27 20:34:59   2737s] 
[08/27 20:34:59   2737s] [NR-eGR] ============ Routing rule table ============
[08/27 20:34:59   2737s] [NR-eGR] Rule id: 0  Nets: 32571 
[08/27 20:34:59   2737s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:34:59   2737s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:34:59   2737s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:34:59   2737s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:34:59   2737s] [NR-eGR] ========================================
[08/27 20:34:59   2737s] [NR-eGR] 
[08/27 20:34:59   2737s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:34:59   2737s] (I)       blocked tracks on layer2 : = 874275 / 2133547 (40.98%)
[08/27 20:34:59   2737s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:34:59   2737s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:34:59   2737s] (I)       After initializing Early Global Route syMemory usage = 3283.7 MB
[08/27 20:34:59   2737s] (I)       Finished Loading and Dumping File ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 3283.68 MB )
[08/27 20:34:59   2737s] (I)       Reset routing kernel
[08/27 20:34:59   2737s] (I)       Started Global Routing ( Curr Mem: 3283.68 MB )
[08/27 20:34:59   2737s] (I)       ============= Initialization =============
[08/27 20:34:59   2737s] (I)       totalPins=119307  totalGlobalPin=117866 (98.79%)
[08/27 20:34:59   2737s] (I)       Started Net group 1 ( Curr Mem: 3283.68 MB )
[08/27 20:34:59   2737s] (I)       Started Build MST ( Curr Mem: 3283.68 MB )
[08/27 20:34:59   2737s] (I)       Generate topology with 8 threads
[08/27 20:34:59   2737s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.03 sec, Curr Mem: 3295.68 MB )
[08/27 20:34:59   2737s] (I)       total 2D Cap : 3717267 = (2629471 H, 1087796 V)
[08/27 20:34:59   2737s] [NR-eGR] Layer group 1: route 32571 net(s) in layer range [2, 4]
[08/27 20:34:59   2737s] (I)       
[08/27 20:34:59   2737s] (I)       ============  Phase 1a Route ============
[08/27 20:34:59   2737s] (I)       Started Phase 1a ( Curr Mem: 3287.68 MB )
[08/27 20:34:59   2737s] (I)       Started Pattern routing ( Curr Mem: 3287.68 MB )
[08/27 20:34:59   2737s] (I)       Finished Pattern routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3287.68 MB )
[08/27 20:34:59   2737s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3287.68 MB )
[08/27 20:34:59   2737s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 412
[08/27 20:34:59   2737s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3287.68 MB )
[08/27 20:34:59   2737s] (I)       Usage: 468644 = (243487 H, 225157 V) = (9.26% H, 20.70% V) = (9.204e+05um H, 8.511e+05um V)
[08/27 20:34:59   2737s] (I)       Finished Phase 1a ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 3287.68 MB )
[08/27 20:34:59   2737s] (I)       
[08/27 20:34:59   2737s] (I)       ============  Phase 1b Route ============
[08/27 20:34:59   2737s] (I)       Started Phase 1b ( Curr Mem: 3287.68 MB )
[08/27 20:34:59   2737s] (I)       Started Monotonic routing ( Curr Mem: 3287.68 MB )
[08/27 20:34:59   2737s] (I)       Finished Monotonic routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3287.68 MB )
[08/27 20:34:59   2737s] (I)       Usage: 469679 = (244224 H, 225455 V) = (9.29% H, 20.73% V) = (9.232e+05um H, 8.522e+05um V)
[08/27 20:34:59   2737s] (I)       Overflow of layer group 1: 0.61% H + 2.32% V. EstWL: 1.775387e+06um
[08/27 20:34:59   2737s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3287.68 MB )
[08/27 20:34:59   2737s] (I)       
[08/27 20:34:59   2737s] (I)       ============  Phase 1c Route ============
[08/27 20:34:59   2737s] (I)       Started Phase 1c ( Curr Mem: 3287.68 MB )
[08/27 20:34:59   2737s] (I)       Started Two level routing ( Curr Mem: 3287.68 MB )
[08/27 20:34:59   2737s] (I)       Level2 Grid: 98 x 98
[08/27 20:34:59   2737s] (I)       Started Two Level Routing ( Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Finished Two level routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Usage: 472255 = (246549 H, 225706 V) = (9.38% H, 20.75% V) = (9.320e+05um H, 8.532e+05um V)
[08/27 20:35:00   2737s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       
[08/27 20:35:00   2737s] (I)       ============  Phase 1d Route ============
[08/27 20:35:00   2737s] (I)       Started Phase 1d ( Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Started Detoured routing ( Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Usage: 472255 = (246549 H, 225706 V) = (9.38% H, 20.75% V) = (9.320e+05um H, 8.532e+05um V)
[08/27 20:35:00   2737s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       
[08/27 20:35:00   2737s] (I)       ============  Phase 1e Route ============
[08/27 20:35:00   2737s] (I)       Started Phase 1e ( Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Started Route legalization ( Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Usage: 472260 = (246550 H, 225710 V) = (9.38% H, 20.75% V) = (9.320e+05um H, 8.532e+05um V)
[08/27 20:35:00   2737s] [NR-eGR] Early Global Route overflow of layer group 1: 0.37% H + 1.44% V. EstWL: 1.785143e+06um
[08/27 20:35:00   2737s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Started Layer assignment ( Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3287.68 MB )
[08/27 20:35:00   2737s] (I)       Running layer assignment with 8 threads
[08/27 20:35:00   2738s] (I)       Finished Layer assignment ( CPU: 0.63 sec, Real: 0.28 sec, Curr Mem: 3283.68 MB )
[08/27 20:35:00   2738s] (I)       Finished Net group 1 ( CPU: 1.23 sec, Real: 0.82 sec, Curr Mem: 3283.68 MB )
[08/27 20:35:00   2738s] (I)       
[08/27 20:35:00   2738s] (I)       ============  Phase 1l Route ============
[08/27 20:35:00   2738s] (I)       Started Phase 1l ( Curr Mem: 3283.68 MB )
[08/27 20:35:00   2738s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3283.68 MB )
[08/27 20:35:00   2738s] (I)       
[08/27 20:35:00   2738s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:35:00   2738s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:35:00   2738s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:35:00   2738s] [NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-24)    OverCon 
[08/27 20:35:00   2738s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:35:00   2738s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:35:00   2738s] [NR-eGR]  Metal2  (2)       172( 0.11%)        70( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[08/27 20:35:00   2738s] [NR-eGR]  Metal3  (3)      1677( 1.04%)        78( 0.05%)         0( 0.00%)        33( 0.02%)   ( 1.11%) 
[08/27 20:35:00   2738s] [NR-eGR]  Metal4  (4)        63( 0.04%)        54( 0.03%)         5( 0.00%)         0( 0.00%)   ( 0.08%) 
[08/27 20:35:00   2738s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:35:00   2738s] [NR-eGR] Total             1912( 0.40%)       202( 0.04%)         5( 0.00%)        33( 0.01%)   ( 0.45%) 
[08/27 20:35:00   2738s] [NR-eGR] 
[08/27 20:35:00   2738s] (I)       Finished Global Routing ( CPU: 1.26 sec, Real: 0.85 sec, Curr Mem: 3283.68 MB )
[08/27 20:35:00   2738s] (I)       total 2D Cap : 3737333 = (2647840 H, 1089493 V)
[08/27 20:35:00   2738s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.12% H + 1.11% V
[08/27 20:35:00   2738s] [NR-eGR] Overflow after Early Global Route 0.32% H + 1.44% V
[08/27 20:35:00   2738s] Early Global Route congestion estimation runtime: 1.68 seconds, mem = 3283.7M
[08/27 20:35:00   2738s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.678, REAL:1.274, MEM:3283.7M
[08/27 20:35:00   2738s] OPERPROF: Starting HotSpotCal at level 1, MEM:3283.7M
[08/27 20:35:00   2738s] [hotspot] +------------+---------------+---------------+
[08/27 20:35:00   2738s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:35:00   2738s] [hotspot] +------------+---------------+---------------+
[08/27 20:35:00   2738s] [hotspot] | normalized |         22.69 |         33.44 |
[08/27 20:35:00   2738s] [hotspot] +------------+---------------+---------------+
[08/27 20:35:00   2738s] Local HotSpot Analysis: normalized max congestion hotspot area = 22.69, normalized total congestion hotspot area = 33.44 (area is in unit of 4 std-cell row bins)
[08/27 20:35:00   2738s] [hotspot] max/total 22.69/33.44, big hotspot (>10) total 21.64
[08/27 20:35:00   2738s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:35:00   2738s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:35:00   2738s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:35:00   2738s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:35:00   2738s] [hotspot] |  1  |   547.08   547.08   607.56   698.28 |       24.46   |
[08/27 20:35:00   2738s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:35:00   2738s] [hotspot] |  2  |   849.48   940.20   909.96  1000.68 |        3.67   |
[08/27 20:35:00   2738s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:35:00   2738s] [hotspot] |  3  |   547.08   486.60   607.56   547.08 |        1.90   |
[08/27 20:35:00   2738s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:35:00   2738s] [hotspot] |  4  |   577.32   365.64   637.80   426.12 |        0.26   |
[08/27 20:35:00   2738s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:35:00   2738s] [hotspot] |  5  |   516.84   426.12   577.32   486.60 |        0.26   |
[08/27 20:35:00   2738s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:35:00   2738s] Top 5 hotspots total area: 30.56
[08/27 20:35:00   2738s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.020, MEM:3283.7M
[08/27 20:35:00   2738s] 
[08/27 20:35:00   2738s] === incrementalPlace Internal Loop 3 ===
[08/27 20:35:00   2738s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 20:35:00   2738s] OPERPROF: Starting IPInitSPData at level 1, MEM:3283.7M
[08/27 20:35:00   2738s] #spOpts: N=130 minPadR=1.1 
[08/27 20:35:00   2738s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3283.7M
[08/27 20:35:00   2738s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:35:00   2738s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.213, REAL:0.215, MEM:3283.7M
[08/27 20:35:00   2738s] OPERPROF:   Starting post-place ADS at level 2, MEM:3283.7M
[08/27 20:35:00   2738s] ADSU 0.496 -> 0.506. GS 30.240
[08/27 20:35:00   2738s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.089, REAL:0.089, MEM:3283.7M
[08/27 20:35:00   2738s] OPERPROF:   Starting spMPad at level 2, MEM:3283.7M
[08/27 20:35:00   2738s] OPERPROF:     Starting spContextMPad at level 3, MEM:3283.7M
[08/27 20:35:00   2738s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3283.7M
[08/27 20:35:00   2738s] OPERPROF:   Finished spMPad at level 2, CPU:0.021, REAL:0.021, MEM:3283.7M
[08/27 20:35:00   2739s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3283.7M
[08/27 20:35:00   2739s] no activity file in design. spp won't run.
[08/27 20:35:00   2739s] [spp] 0
[08/27 20:35:00   2739s] [adp] 0:1:1:3
[08/27 20:35:00   2739s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.012, REAL:0.012, MEM:3283.7M
[08/27 20:35:00   2739s] SP #FI/SF FL/PI 0/0 31961/0
[08/27 20:35:00   2739s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.422, REAL:0.426, MEM:3283.7M
[08/27 20:35:00   2739s] OPERPROF: Starting CDPad at level 1, MEM:3283.7M
[08/27 20:35:00   2739s] 3DP is on.
[08/27 20:35:00   2739s] 3DP OF M2 0.006, M4 0.005. Diff 0
[08/27 20:35:00   2739s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/27 20:35:01   2739s] CDPadU 0.742 -> 0.751. R=0.514, N=31961, GS=3.780
[08/27 20:35:01   2739s] OPERPROF: Finished CDPad at level 1, CPU:0.780, REAL:0.236, MEM:3283.7M
[08/27 20:35:01   2740s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:35:01   2740s] no activity file in design. spp won't run.
[08/27 20:35:01   2740s] 
[08/27 20:35:01   2740s] AB Est...
[08/27 20:35:01   2740s] OPERPROF: Starting npPlace at level 1, MEM:3283.7M
[08/27 20:35:01   2740s] OPERPROF: Finished npPlace at level 1, CPU:0.224, REAL:0.097, MEM:3298.5M
[08/27 20:35:01   2740s] Iteration  5: Skipped, with CDP Off
[08/27 20:35:01   2740s] 
[08/27 20:35:01   2740s] AB Est...
[08/27 20:35:01   2740s] OPERPROF: Starting npPlace at level 1, MEM:3330.5M
[08/27 20:35:01   2740s] OPERPROF: Finished npPlace at level 1, CPU:0.214, REAL:0.086, MEM:3298.5M
[08/27 20:35:01   2740s] Iteration  6: Skipped, with CDP Off
[08/27 20:35:01   2740s] 
[08/27 20:35:01   2740s] AB Est...
[08/27 20:35:01   2740s] OPERPROF: Starting npPlace at level 1, MEM:3330.5M
[08/27 20:35:01   2741s] OPERPROF: Finished npPlace at level 1, CPU:0.200, REAL:0.092, MEM:3298.5M
[08/27 20:35:01   2741s] Iteration  7: Skipped, with CDP Off
[08/27 20:35:01   2741s] 
[08/27 20:35:01   2741s] AB Est...
[08/27 20:35:01   2741s] OPERPROF: Starting npPlace at level 1, MEM:3330.5M
[08/27 20:35:01   2741s] AB param 33.7% (10759/31961).
[08/27 20:35:01   2741s] OPERPROF: Finished npPlace at level 1, CPU:0.215, REAL:0.114, MEM:3298.5M
[08/27 20:35:02   2741s] AB WA 0.34. HSB #SP 0
[08/27 20:35:02   2741s] AB On.
[08/27 20:35:02   2741s] no activity file in design. spp won't run.
[08/27 20:35:02   2741s] NP #FI/FS/SF FL/PI: 29888/64/21202 10759/0
[08/27 20:35:02   2741s] no activity file in design. spp won't run.
[08/27 20:35:02   2741s] OPERPROF: Starting npPlace at level 1, MEM:3426.5M
[08/27 20:35:02   2741s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 20:35:02   2741s] No instances found in the vector
[08/27 20:35:02   2741s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3330.5M, DRC: 0)
[08/27 20:35:02   2741s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:35:07   2761s] Iteration  8: Total net bbox = 5.990e+05 (2.74e+05 3.25e+05)
[08/27 20:35:07   2761s]               Est.  stn bbox = 7.535e+05 (3.46e+05 4.08e+05)
[08/27 20:35:07   2761s]               cpu = 0:00:19.3 real = 0:00:05.0 mem = 3472.5M
[08/27 20:35:07   2761s] OPERPROF: Finished npPlace at level 1, CPU:19.438, REAL:5.406, MEM:3376.5M
[08/27 20:35:07   2761s] 
[08/27 20:35:07   2761s] AB Est...
[08/27 20:35:07   2761s] no activity file in design. spp won't run.
[08/27 20:35:07   2761s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:35:07   2761s] no activity file in design. spp won't run.
[08/27 20:35:07   2761s] OPERPROF: Starting npPlace at level 1, MEM:3248.5M
[08/27 20:35:08   2761s] AB param 97.0% (31010/31961).
[08/27 20:35:08   2761s] OPERPROF: Finished npPlace at level 1, CPU:0.237, REAL:0.137, MEM:3132.2M
[08/27 20:35:08   2761s] AB WA 0.98. HSB #SP 0
[08/27 20:35:08   2761s] AB Full.
[08/27 20:35:08   2762s] OPERPROF: Starting npPlace at level 1, MEM:3228.2M
[08/27 20:35:08   2762s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 20:35:08   2762s] No instances found in the vector
[08/27 20:35:08   2762s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3276.2M, DRC: 0)
[08/27 20:35:08   2762s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:36:10   2950s] Iteration  9: Total net bbox = 1.357e+06 (6.64e+05 6.93e+05)
[08/27 20:36:10   2950s]               Est.  stn bbox = 1.670e+06 (8.20e+05 8.51e+05)
[08/27 20:36:10   2950s]               cpu = 0:03:08 real = 0:01:02 mem = 3496.2M
[08/27 20:36:10   2950s] OPERPROF: Finished npPlace at level 1, CPU:188.337, REAL:62.366, MEM:3400.2M
[08/27 20:36:10   2950s] no activity file in design. spp won't run.
[08/27 20:36:10   2950s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:36:10   2950s] no activity file in design. spp won't run.
[08/27 20:36:11   2951s] OPERPROF: Starting npPlace at level 1, MEM:3368.2M
[08/27 20:36:11   2951s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 20:36:11   2951s] No instances found in the vector
[08/27 20:36:11   2951s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3272.2M, DRC: 0)
[08/27 20:36:11   2951s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:37:03   3101s] Iteration 10: Total net bbox = 1.364e+06 (6.70e+05 6.95e+05)
[08/27 20:37:03   3101s]               Est.  stn bbox = 1.674e+06 (8.25e+05 8.49e+05)
[08/27 20:37:03   3101s]               cpu = 0:02:30 real = 0:00:52.0 mem = 3510.4M
[08/27 20:37:03   3101s] OPERPROF: Finished npPlace at level 1, CPU:150.155, REAL:52.498, MEM:3403.4M
[08/27 20:37:03   3101s] no activity file in design. spp won't run.
[08/27 20:37:03   3101s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:37:03   3101s] no activity file in design. spp won't run.
[08/27 20:37:04   3101s] OPERPROF: Starting npPlace at level 1, MEM:3371.4M
[08/27 20:37:04   3101s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 20:37:04   3101s] No instances found in the vector
[08/27 20:37:04   3101s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3275.4M, DRC: 0)
[08/27 20:37:04   3101s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:37:53   3246s] Iteration 11: Total net bbox = 1.419e+06 (6.97e+05 7.21e+05)
[08/27 20:37:53   3246s]               Est.  stn bbox = 1.728e+06 (8.53e+05 8.75e+05)
[08/27 20:37:53   3246s]               cpu = 0:02:25 real = 0:00:49.0 mem = 3618.0M
[08/27 20:37:53   3246s] OPERPROF: Finished npPlace at level 1, CPU:144.849, REAL:49.694, MEM:3522.0M
[08/27 20:37:53   3246s] no activity file in design. spp won't run.
[08/27 20:37:53   3246s] NP #FI/FS/SF FL/PI: 8686/64/0 31961/0
[08/27 20:37:53   3246s] no activity file in design. spp won't run.
[08/27 20:37:54   3247s] OPERPROF: Starting npPlace at level 1, MEM:3490.0M
[08/27 20:37:54   3247s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[08/27 20:37:54   3247s] No instances found in the vector
[08/27 20:37:54   3247s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3394.0M, DRC: 0)
[08/27 20:37:54   3247s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:38:04   3272s] Iteration 12: Total net bbox = 1.421e+06 (7.01e+05 7.21e+05)
[08/27 20:38:04   3272s]               Est.  stn bbox = 1.730e+06 (8.56e+05 8.74e+05)
[08/27 20:38:04   3272s]               cpu = 0:00:24.6 real = 0:00:10.0 mem = 3514.0M
[08/27 20:38:04   3272s] OPERPROF: Finished npPlace at level 1, CPU:24.746, REAL:10.287, MEM:3418.0M
[08/27 20:38:04   3272s] Move report: Timing Driven Placement moves 31961 insts, mean move: 12.21 um, max move: 153.16 um
[08/27 20:38:04   3272s] 	Max move on inst (i_croc_soc/i_croc/ictc_preCTS_FE_OFC1826_2296): (805.44, 1015.80) --> (887.16, 944.36)
[08/27 20:38:04   3272s] no activity file in design. spp won't run.
[08/27 20:38:04   3272s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.051, REAL:0.051, MEM:3290.0M
[08/27 20:38:04   3272s] 
[08/27 20:38:04   3272s] Finished Incremental Placement (cpu=0:08:54, real=0:03:04, mem=3290.0M)
[08/27 20:38:04   3272s] CongRepair sets shifter mode to gplace
[08/27 20:38:04   3272s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3290.0M
[08/27 20:38:04   3272s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:38:04   3272s] All LLGs are deleted
[08/27 20:38:04   3272s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3290.0M
[08/27 20:38:04   3272s] Core basic site is CoreSite
[08/27 20:38:04   3272s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:38:04   3272s] Fast DP-INIT is on for default
[08/27 20:38:04   3272s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:38:04   3272s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.150, REAL:0.042, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:         Starting CMU at level 5, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.003, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.187, REAL:0.079, MEM:3290.0M
[08/27 20:38:04   3272s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3290.0MB).
[08/27 20:38:04   3272s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.230, REAL:0.122, MEM:3290.0M
[08/27 20:38:04   3272s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.230, REAL:0.123, MEM:3290.0M
[08/27 20:38:04   3272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.6
[08/27 20:38:04   3272s] OPERPROF:   Starting RefinePlace at level 2, MEM:3290.0M
[08/27 20:38:04   3272s] *** Starting refinePlace (0:54:32 mem=3290.0M) ***
[08/27 20:38:04   3272s] Total net bbox length = 1.456e+06 (7.321e+05 7.235e+05) (ext = 3.163e+04)
[08/27 20:38:04   3272s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:38:04   3272s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3290.0M
[08/27 20:38:04   3272s] Starting refinePlace ...
[08/27 20:38:04   3272s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:38:04   3272s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:38:05   3273s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=3290.0MB) @(0:54:33 - 0:54:34).
[08/27 20:38:05   3273s] Move report: preRPlace moves 31961 insts, mean move: 1.29 um, max move: 15.00 um
[08/27 20:38:05   3273s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_RXFF.iFIFOMem_288__reg): (897.07, 1491.06) --> (911.04, 1492.08)
[08/27 20:38:05   3273s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:38:05   3273s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 20:38:05   3273s] tweakage running in 8 threads.
[08/27 20:38:05   3273s] Placement tweakage begins.
[08/27 20:38:05   3273s] wire length = 1.766e+06
[08/27 20:38:06   3275s] wire length = 1.715e+06
[08/27 20:38:06   3275s] Placement tweakage ends.
[08/27 20:38:06   3275s] Move report: tweak moves 4247 insts, mean move: 6.16 um, max move: 34.56 um
[08/27 20:38:06   3275s] 	Max move on inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC1343_03393): (867.84, 1435.38) --> (833.28, 1435.38)
[08/27 20:38:06   3275s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:01.0, mem=3290.0MB) @(0:54:34 - 0:54:36).
[08/27 20:38:06   3275s] 
[08/27 20:38:06   3275s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:38:07   3277s] Move report: legalization moves 7 insts, mean move: 4.73 um, max move: 8.16 um
[08/27 20:38:07   3277s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OFC440_08): (1420.80, 524.40) --> (1428.96, 524.40)
[08/27 20:38:07   3277s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=3290.0MB) @(0:54:36 - 0:54:37).
[08/27 20:38:07   3277s] Move report: Detail placement moves 31961 insts, mean move: 2.07 um, max move: 34.55 um
[08/27 20:38:07   3277s] 	Max move on inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC1343_03393): (867.69, 1435.52) --> (833.28, 1435.38)
[08/27 20:38:07   3277s] 	Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 3290.0MB
[08/27 20:38:07   3277s] Statistics of distance of Instance movement in refine placement:
[08/27 20:38:07   3277s]   maximum (X+Y) =        34.55 um
[08/27 20:38:07   3277s]   inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC1343_03393) with max move: (867.69, 1435.52) -> (833.28, 1435.38)
[08/27 20:38:07   3277s]   mean    (X+Y) =         2.07 um
[08/27 20:38:07   3277s] Summary Report:
[08/27 20:38:07   3277s] Instances move: 31961 (out of 31961 movable)
[08/27 20:38:07   3277s] Instances flipped: 0
[08/27 20:38:07   3277s] Mean displacement: 2.07 um
[08/27 20:38:07   3277s] Max displacement: 34.55 um (Instance: i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC1343_03393) (867.69, 1435.52) -> (833.28, 1435.38)
[08/27 20:38:07   3277s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/27 20:38:07   3277s] Total instances moved : 31961
[08/27 20:38:07   3277s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.694, REAL:2.755, MEM:3290.0M
[08/27 20:38:07   3277s] Total net bbox length = 1.415e+06 (6.898e+05 7.253e+05) (ext = 3.148e+04)
[08/27 20:38:07   3277s] Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 3290.0MB
[08/27 20:38:07   3277s] [CPU] RefinePlace/total (cpu=0:00:04.8, real=0:00:03.0, mem=3290.0MB) @(0:54:32 - 0:54:37).
[08/27 20:38:07   3277s] *** Finished refinePlace (0:54:37 mem=3290.0M) ***
[08/27 20:38:07   3277s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.6
[08/27 20:38:07   3277s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.792, REAL:2.854, MEM:3290.0M
[08/27 20:38:07   3277s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.116, REAL:3.003, MEM:3290.0M
[08/27 20:38:07   3277s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3290.0M
[08/27 20:38:07   3277s] Starting Early Global Route congestion estimation: mem = 3290.0M
[08/27 20:38:07   3277s] (I)       Started Loading and Dumping File ( Curr Mem: 3289.96 MB )
[08/27 20:38:07   3277s] (I)       Reading DB...
[08/27 20:38:07   3277s] (I)       Read data from FE... (mem=3290.0M)
[08/27 20:38:07   3277s] (I)       Read nodes and places... (mem=3290.0M)
[08/27 20:38:07   3277s] (I)       Done Read nodes and places (cpu=0.051s, mem=3290.0M)
[08/27 20:38:07   3277s] (I)       Read nets... (mem=3290.0M)
[08/27 20:38:07   3277s] (I)       Done Read nets (cpu=0.148s, mem=3290.0M)
[08/27 20:38:07   3277s] (I)       Done Read data from FE (cpu=0.200s, mem=3290.0M)
[08/27 20:38:07   3277s] (I)       before initializing RouteDB syMemory usage = 3290.0 MB
[08/27 20:38:07   3277s] (I)       == Non-default Options ==
[08/27 20:38:07   3277s] (I)       Maximum routing layer                              : 4
[08/27 20:38:07   3277s] (I)       Number threads                                     : 8
[08/27 20:38:07   3277s] (I)       Source-to-sink ratio                               : 0.300000
[08/27 20:38:07   3277s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:38:07   3277s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:38:07   3277s] (I)       Use row-based GCell size
[08/27 20:38:07   3277s] (I)       GCell unit size  : 3780
[08/27 20:38:07   3277s] (I)       GCell multiplier : 1
[08/27 20:38:07   3277s] (I)       build grid graph
[08/27 20:38:07   3277s] (I)       build grid graph start
[08/27 20:38:07   3277s] [NR-eGR] Track table information for default rule: 
[08/27 20:38:07   3277s] [NR-eGR] Metal1 has no routable track
[08/27 20:38:07   3277s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:38:07   3277s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:38:07   3277s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:38:07   3277s] (I)       build grid graph end
[08/27 20:38:07   3277s] (I)       ===========================================================================
[08/27 20:38:07   3277s] (I)       == Report All Rule Vias ==
[08/27 20:38:07   3277s] (I)       ===========================================================================
[08/27 20:38:07   3277s] (I)        Via Rule : (Default)
[08/27 20:38:07   3277s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:38:07   3277s] (I)       ---------------------------------------------------------------------------
[08/27 20:38:07   3277s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:38:07   3277s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:38:07   3277s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:38:07   3277s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:38:07   3277s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:38:07   3277s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:38:07   3277s] (I)       ===========================================================================
[08/27 20:38:07   3277s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3289.96 MB )
[08/27 20:38:07   3277s] (I)       Num PG vias on layer 2 : 0
[08/27 20:38:07   3277s] (I)       Num PG vias on layer 3 : 0
[08/27 20:38:07   3277s] (I)       Num PG vias on layer 4 : 0
[08/27 20:38:07   3277s] [NR-eGR] Read 80495 PG shapes
[08/27 20:38:07   3277s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:07   3277s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:38:07   3277s] [NR-eGR] #Instance Blockages : 7092
[08/27 20:38:07   3277s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:38:07   3277s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:38:07   3277s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:38:07   3277s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:38:07   3277s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:38:07   3277s] (I)       readDataFromPlaceDB
[08/27 20:38:07   3277s] (I)       Read net information..
[08/27 20:38:07   3277s] [NR-eGR] Read numTotalNets=32619  numIgnoredNets=48
[08/27 20:38:07   3277s] (I)       Read testcase time = 0.021 seconds
[08/27 20:38:07   3277s] 
[08/27 20:38:07   3277s] (I)       early_global_route_priority property id does not exist.
[08/27 20:38:07   3277s] (I)       Start initializing grid graph
[08/27 20:38:07   3277s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:38:07   3277s] (I)       End initializing grid graph
[08/27 20:38:07   3277s] (I)       Model blockages into capacity
[08/27 20:38:07   3277s] (I)       Read Num Blocks=109517  Num Prerouted Wires=0  Num CS=0
[08/27 20:38:07   3277s] (I)       Started Modeling ( Curr Mem: 3289.96 MB )
[08/27 20:38:07   3277s] (I)       Layer 1 (H) : #blockages 69578 : #preroutes 0
[08/27 20:38:07   3277s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:38:07   3277s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:38:07   3277s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:07   3277s] (I)       -- layer congestion ratio --
[08/27 20:38:07   3277s] (I)       Layer 1 : 0.100000
[08/27 20:38:07   3277s] (I)       Layer 2 : 0.700000
[08/27 20:38:07   3277s] (I)       Layer 3 : 0.700000
[08/27 20:38:07   3277s] (I)       Layer 4 : 0.700000
[08/27 20:38:07   3277s] (I)       ----------------------------
[08/27 20:38:07   3277s] (I)       Number of ignored nets = 48
[08/27 20:38:07   3277s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:38:07   3277s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:38:07   3277s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:38:07   3277s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:38:07   3277s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:38:07   3277s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:38:07   3277s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:38:07   3277s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:38:07   3277s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:38:07   3277s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:38:07   3277s] (I)       Before initializing Early Global Route syMemory usage = 3290.0 MB
[08/27 20:38:08   3277s] (I)       Ndr track 0 does not exist
[08/27 20:38:08   3277s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:38:08   3277s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:38:08   3277s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:38:08   3277s] (I)       Site width          :   480  (dbu)
[08/27 20:38:08   3277s] (I)       Row height          :  3780  (dbu)
[08/27 20:38:08   3277s] (I)       GCell width         :  3780  (dbu)
[08/27 20:38:08   3277s] (I)       GCell height        :  3780  (dbu)
[08/27 20:38:08   3277s] (I)       Grid                :   487   487     4
[08/27 20:38:08   3277s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:38:08   3277s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:38:08   3277s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:38:08   3277s] (I)       Default wire width  :   160   200   200   200
[08/27 20:38:08   3277s] (I)       Default wire space  :   180   210   210   210
[08/27 20:38:08   3277s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:38:08   3277s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:38:08   3277s] (I)       First track coord   :     0   240   480   240
[08/27 20:38:08   3277s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:38:08   3277s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:38:08   3277s] (I)       Num of masks        :     1     1     1     1
[08/27 20:38:08   3277s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:38:08   3277s] (I)       --------------------------------------------------------
[08/27 20:38:08   3277s] 
[08/27 20:38:08   3277s] [NR-eGR] ============ Routing rule table ============
[08/27 20:38:08   3277s] [NR-eGR] Rule id: 0  Nets: 32571 
[08/27 20:38:08   3277s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:38:08   3277s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:38:08   3277s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:38:08   3277s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:38:08   3277s] [NR-eGR] ========================================
[08/27 20:38:08   3277s] [NR-eGR] 
[08/27 20:38:08   3277s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:38:08   3277s] (I)       blocked tracks on layer2 : = 874016 / 2133547 (40.97%)
[08/27 20:38:08   3277s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:38:08   3277s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:38:08   3277s] (I)       After initializing Early Global Route syMemory usage = 3290.0 MB
[08/27 20:38:08   3277s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:08   3277s] (I)       Reset routing kernel
[08/27 20:38:08   3277s] (I)       Started Global Routing ( Curr Mem: 3289.96 MB )
[08/27 20:38:08   3277s] (I)       ============= Initialization =============
[08/27 20:38:08   3277s] (I)       totalPins=119307  totalGlobalPin=117892 (98.81%)
[08/27 20:38:08   3277s] (I)       Started Net group 1 ( Curr Mem: 3289.96 MB )
[08/27 20:38:08   3277s] (I)       Started Build MST ( Curr Mem: 3289.96 MB )
[08/27 20:38:08   3277s] (I)       Generate topology with 8 threads
[08/27 20:38:08   3277s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 3301.96 MB )
[08/27 20:38:08   3277s] (I)       total 2D Cap : 3717408 = (2629612 H, 1087796 V)
[08/27 20:38:08   3277s] [NR-eGR] Layer group 1: route 32571 net(s) in layer range [2, 4]
[08/27 20:38:08   3277s] (I)       
[08/27 20:38:08   3277s] (I)       ============  Phase 1a Route ============
[08/27 20:38:08   3277s] (I)       Started Phase 1a ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3277s] (I)       Started Pattern routing ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Finished Pattern routing ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 408
[08/27 20:38:08   3278s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Usage: 472397 = (245356 H, 227041 V) = (9.33% H, 20.87% V) = (9.274e+05um H, 8.582e+05um V)
[08/27 20:38:08   3278s] (I)       Finished Phase 1a ( CPU: 0.29 sec, Real: 0.30 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       
[08/27 20:38:08   3278s] (I)       ============  Phase 1b Route ============
[08/27 20:38:08   3278s] (I)       Started Phase 1b ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Started Monotonic routing ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Finished Monotonic routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Usage: 473278 = (245964 H, 227314 V) = (9.35% H, 20.90% V) = (9.297e+05um H, 8.592e+05um V)
[08/27 20:38:08   3278s] (I)       Overflow of layer group 1: 0.59% H + 2.22% V. EstWL: 1.788991e+06um
[08/27 20:38:08   3278s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       
[08/27 20:38:08   3278s] (I)       ============  Phase 1c Route ============
[08/27 20:38:08   3278s] (I)       Started Phase 1c ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Started Two level routing ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Level2 Grid: 98 x 98
[08/27 20:38:08   3278s] (I)       Started Two Level Routing ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Finished Two Level Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Usage: 475883 = (248321 H, 227562 V) = (9.44% H, 20.92% V) = (9.387e+05um H, 8.602e+05um V)
[08/27 20:38:08   3278s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       
[08/27 20:38:08   3278s] (I)       ============  Phase 1d Route ============
[08/27 20:38:08   3278s] (I)       Started Phase 1d ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Started Detoured routing ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Usage: 475883 = (248321 H, 227562 V) = (9.44% H, 20.92% V) = (9.387e+05um H, 8.602e+05um V)
[08/27 20:38:08   3278s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       
[08/27 20:38:08   3278s] (I)       ============  Phase 1e Route ============
[08/27 20:38:08   3278s] (I)       Started Phase 1e ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Started Route legalization ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Usage: 475886 = (248322 H, 227564 V) = (9.44% H, 20.92% V) = (9.387e+05um H, 8.602e+05um V)
[08/27 20:38:08   3278s] [NR-eGR] Early Global Route overflow of layer group 1: 0.36% H + 1.32% V. EstWL: 1.798849e+06um
[08/27 20:38:08   3278s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Started Layer assignment ( Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Current Layer assignment [Initialization] ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3293.96 MB )
[08/27 20:38:08   3278s] (I)       Running layer assignment with 8 threads
[08/27 20:38:08   3279s] (I)       Finished Layer assignment ( CPU: 0.70 sec, Real: 0.27 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:08   3279s] (I)       Finished Net group 1 ( CPU: 1.39 sec, Real: 0.91 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:08   3279s] (I)       
[08/27 20:38:08   3279s] (I)       ============  Phase 1l Route ============
[08/27 20:38:08   3279s] (I)       Started Phase 1l ( Curr Mem: 3289.96 MB )
[08/27 20:38:08   3279s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:08   3279s] (I)       
[08/27 20:38:08   3279s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:38:08   3279s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:38:08   3279s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:38:08   3279s] [NR-eGR]       Layer              (1-5)            (6-11)           (12-17)           (18-23)    OverCon 
[08/27 20:38:08   3279s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:38:08   3279s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:38:08   3279s] [NR-eGR]  Metal2  (2)       167( 0.10%)        91( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[08/27 20:38:08   3279s] [NR-eGR]  Metal3  (3)      1432( 0.89%)        71( 0.04%)        34( 0.02%)        33( 0.02%)   ( 0.97%) 
[08/27 20:38:08   3279s] [NR-eGR]  Metal4  (4)        49( 0.03%)        57( 0.04%)         3( 0.00%)         0( 0.00%)   ( 0.07%) 
[08/27 20:38:08   3279s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:38:08   3279s] [NR-eGR] Total             1648( 0.34%)       219( 0.05%)        37( 0.01%)        33( 0.01%)   ( 0.40%) 
[08/27 20:38:08   3279s] [NR-eGR] 
[08/27 20:38:08   3279s] (I)       Finished Global Routing ( CPU: 1.43 sec, Real: 0.94 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:08   3279s] (I)       total 2D Cap : 3737370 = (2647877 H, 1089493 V)
[08/27 20:38:09   3279s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.12% H + 0.97% V
[08/27 20:38:09   3279s] [NR-eGR] Overflow after Early Global Route 0.31% H + 1.31% V
[08/27 20:38:09   3279s] Early Global Route congestion estimation runtime: 1.89 seconds, mem = 3290.0M
[08/27 20:38:09   3279s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.891, REAL:1.413, MEM:3290.0M
[08/27 20:38:09   3279s] OPERPROF: Starting HotSpotCal at level 1, MEM:3290.0M
[08/27 20:38:09   3279s] [hotspot] +------------+---------------+---------------+
[08/27 20:38:09   3279s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:38:09   3279s] [hotspot] +------------+---------------+---------------+
[08/27 20:38:09   3279s] [hotspot] | normalized |         13.90 |         26.36 |
[08/27 20:38:09   3279s] [hotspot] +------------+---------------+---------------+
[08/27 20:38:09   3279s] Local HotSpot Analysis: normalized max congestion hotspot area = 13.90, normalized total congestion hotspot area = 26.36 (area is in unit of 4 std-cell row bins)
[08/27 20:38:09   3279s] [hotspot] max/total 13.90/26.36, big hotspot (>10) total 19.67
[08/27 20:38:09   3279s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:38:09   3279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:09   3279s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:38:09   3279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:09   3279s] [hotspot] |  1  |   547.08   607.56   607.56   698.28 |       14.36   |
[08/27 20:38:09   3279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:09   3279s] [hotspot] |  2  |  1393.80   637.80  1454.28   698.28 |        6.56   |
[08/27 20:38:09   3279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:09   3279s] [hotspot] |  3  |   547.08   516.84   607.56   577.32 |        2.10   |
[08/27 20:38:09   3279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:09   3279s] [hotspot] |  4  |   849.48   909.96   909.96   970.44 |        0.79   |
[08/27 20:38:09   3279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:09   3279s] [hotspot] |  5  |   819.24   789.00   879.72   849.48 |        0.52   |
[08/27 20:38:09   3279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:09   3279s] Top 5 hotspots total area: 24.33
[08/27 20:38:09   3279s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.039, REAL:0.019, MEM:3290.0M
[08/27 20:38:09   3279s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3290.0M
[08/27 20:38:09   3279s] Starting Early Global Route wiring: mem = 3290.0M
[08/27 20:38:09   3279s] (I)       ============= track Assignment ============
[08/27 20:38:09   3279s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3289.96 MB )
[08/27 20:38:09   3279s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:09   3279s] (I)       Started Track Assignment ( Curr Mem: 3289.96 MB )
[08/27 20:38:09   3279s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/27 20:38:09   3279s] (I)       Running track assignment with 8 threads
[08/27 20:38:09   3279s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:09   3279s] (I)       Run Multi-thread track assignment
[08/27 20:38:09   3280s] (I)       Finished Track Assignment ( CPU: 1.13 sec, Real: 0.22 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:09   3280s] [NR-eGR] Started Export DB wires ( Curr Mem: 3289.96 MB )
[08/27 20:38:09   3280s] [NR-eGR] Started Export all nets ( Curr Mem: 3289.96 MB )
[08/27 20:38:09   3280s] [NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:09   3280s] [NR-eGR] Started Set wire vias ( Curr Mem: 3289.96 MB )
[08/27 20:38:09   3280s] [NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:09   3280s] [NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 3289.96 MB )
[08/27 20:38:09   3280s] [NR-eGR] --------------------------------------------------------------------------
[08/27 20:38:09   3280s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 113129
[08/27 20:38:09   3280s] [NR-eGR] Metal2  (2H) length: 6.548946e+05um, number of vias: 197003
[08/27 20:38:09   3280s] [NR-eGR] Metal3  (3V) length: 8.847132e+05um, number of vias: 10914
[08/27 20:38:09   3280s] [NR-eGR] Metal4  (4H) length: 3.307547e+05um, number of vias: 0
[08/27 20:38:09   3280s] [NR-eGR] Total length: 1.870363e+06um, number of vias: 321046
[08/27 20:38:09   3280s] [NR-eGR] --------------------------------------------------------------------------
[08/27 20:38:09   3280s] [NR-eGR] Total eGR-routed clock nets wire length: 5.725489e+04um 
[08/27 20:38:09   3280s] [NR-eGR] --------------------------------------------------------------------------
[08/27 20:38:09   3280s] Early Global Route wiring runtime: 1.61 seconds, mem = 3290.0M
[08/27 20:38:09   3280s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.613, REAL:0.640, MEM:3290.0M
[08/27 20:38:09   3280s] 0 delay mode for cte disabled.
[08/27 20:38:09   3280s] SKP cleared!
[08/27 20:38:09   3280s] 
[08/27 20:38:09   3280s] *** Finished incrementalPlace (cpu=0:27:44, real=0:10:20)***
[08/27 20:38:09   3280s] All LLGs are deleted
[08/27 20:38:09   3280s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3002.0M
[08/27 20:38:09   3280s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.023, REAL:0.023, MEM:3002.0M
[08/27 20:38:09   3280s] Start to check current routing status for nets...
[08/27 20:38:09   3281s] All nets are already routed correctly.
[08/27 20:38:09   3281s] End to check current routing status for nets (mem=3002.0M)
[08/27 20:38:09   3281s] Extraction called for design 'croc_chip' of instances=40711 and nets=38722 using extraction engine 'preRoute' .
[08/27 20:38:09   3281s] PreRoute RC Extraction called for design croc_chip.
[08/27 20:38:09   3281s] RC Extraction called in multi-corner(1) mode.
[08/27 20:38:09   3281s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/27 20:38:09   3281s] Type 'man IMPEXT-6197' for more detail.
[08/27 20:38:09   3281s] RCMode: PreRoute
[08/27 20:38:09   3281s]       RC Corner Indexes            0   
[08/27 20:38:09   3281s] Capacitance Scaling Factor   : 1.00000 
[08/27 20:38:09   3281s] Resistance Scaling Factor    : 1.00000 
[08/27 20:38:09   3281s] Clock Cap. Scaling Factor    : 1.00000 
[08/27 20:38:09   3281s] Clock Res. Scaling Factor    : 1.00000 
[08/27 20:38:09   3281s] Shrink Factor                : 1.00000
[08/27 20:38:09   3281s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/27 20:38:10   3281s] LayerId::1 widthSet size::1
[08/27 20:38:10   3281s] LayerId::2 widthSet size::1
[08/27 20:38:10   3281s] LayerId::3 widthSet size::1
[08/27 20:38:10   3281s] LayerId::4 widthSet size::1
[08/27 20:38:10   3281s] LayerId::5 widthSet size::1
[08/27 20:38:10   3281s] LayerId::6 widthSet size::1
[08/27 20:38:10   3281s] LayerId::7 widthSet size::1
[08/27 20:38:10   3281s] Updating RC grid for preRoute extraction ...
[08/27 20:38:10   3281s] Initializing multi-corner resistance tables ...
[08/27 20:38:10   3281s] {RT default_rc_corner 0 4 4 0}
[08/27 20:38:10   3281s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.302621 ; uaWl: 1.000000 ; uaWlH: 0.176840 ; aWlH: 0.000000 ; Pmax: 0.828400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/27 20:38:10   3281s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3001.961M)
[08/27 20:38:11   3283s] Compute RC Scale Done ...
[08/27 20:38:11   3283s] **optDesign ... cpu = 0:31:00, real = 0:11:33, mem = 1848.6M, totSessionCpu=0:54:43 **
[08/27 20:38:12   3283s] #################################################################################
[08/27 20:38:12   3283s] # Design Stage: PreRoute
[08/27 20:38:12   3283s] # Design Name: croc_chip
[08/27 20:38:12   3283s] # Design Mode: 130nm
[08/27 20:38:12   3283s] # Analysis Mode: MMMC OCV 
[08/27 20:38:12   3283s] # Parasitics Mode: No SPEF/RCDB
[08/27 20:38:12   3283s] # Signoff Settings: SI Off 
[08/27 20:38:12   3283s] #################################################################################
[08/27 20:38:12   3284s] Topological Sorting (REAL = 0:00:00.0, MEM = 2891.2M, InitMEM = 2886.3M)
[08/27 20:38:12   3285s] Calculate early delays in OCV mode...
[08/27 20:38:12   3285s] Calculate late delays in OCV mode...
[08/27 20:38:12   3285s] Start delay calculation (fullDC) (8 T). (MEM=2891.2)
[08/27 20:38:12   3285s] End AAE Lib Interpolated Model. (MEM=2916.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 20:38:14   3292s] Total number of fetched objects 37480
[08/27 20:38:14   3293s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 20:38:14   3293s] End delay calculation. (MEM=3279.79 CPU=0:00:06.4 REAL=0:00:01.0)
[08/27 20:38:14   3293s] End delay calculation (fullDC). (MEM=3279.79 CPU=0:00:07.7 REAL=0:00:02.0)
[08/27 20:38:14   3293s] *** CDM Built up (cpu=0:00:09.6  real=0:00:02.0  mem= 3279.8M) ***
[08/27 20:38:15   3295s] Deleting Lib Analyzer.
[08/27 20:38:15   3295s] Begin: GigaOpt DRV Optimization
[08/27 20:38:15   3295s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/27 20:38:15   3295s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 20:38:15   3295s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:38:15   3295s] *info: 48 skip_routing nets excluded.
[08/27 20:38:15   3295s] Info: 48 io nets excluded
[08/27 20:38:15   3295s] Info: 7 clock nets excluded from IPO operation.
[08/27 20:38:15   3295s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:54:55.6/0:50:32.5 (1.1), mem = 3311.8M
[08/27 20:38:15   3295s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.6
[08/27 20:38:15   3295s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:38:15   3295s] ### Creating PhyDesignMc. totSessionCpu=0:54:56 mem=3311.8M
[08/27 20:38:15   3295s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 20:38:15   3295s] OPERPROF: Starting DPlace-Init at level 1, MEM:3311.8M
[08/27 20:38:15   3295s] #spOpts: N=130 minPadR=1.1 
[08/27 20:38:15   3295s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3311.8M
[08/27 20:38:15   3295s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3311.8M
[08/27 20:38:15   3295s] Core basic site is CoreSite
[08/27 20:38:15   3295s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:38:15   3295s] Fast DP-INIT is on for default
[08/27 20:38:15   3295s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:38:15   3295s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.136, REAL:0.061, MEM:3311.8M
[08/27 20:38:15   3295s] OPERPROF:     Starting CMU at level 3, MEM:3311.8M
[08/27 20:38:15   3295s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:3311.8M
[08/27 20:38:15   3295s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.096, MEM:3311.8M
[08/27 20:38:15   3295s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3311.8MB).
[08/27 20:38:15   3295s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.225, REAL:0.151, MEM:3311.8M
[08/27 20:38:15   3295s] TotalInstCnt at PhyDesignMc Initialization: 31,961
[08/27 20:38:15   3295s] ### Creating PhyDesignMc, finished. totSessionCpu=0:54:56 mem=3311.8M
[08/27 20:38:15   3295s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:38:15   3296s] 
[08/27 20:38:15   3296s] Creating Lib Analyzer ...
[08/27 20:38:15   3296s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:38:15   3296s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 20:38:15   3296s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 20:38:15   3296s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 20:38:15   3296s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 20:38:15   3296s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 20:38:15   3296s] 
[08/27 20:38:15   3296s] {RT default_rc_corner 0 4 4 0}
[08/27 20:38:15   3296s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:54:56 mem=3311.8M
[08/27 20:38:15   3296s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:54:56 mem=3311.8M
[08/27 20:38:15   3296s] Creating Lib Analyzer, finished. 
[08/27 20:38:15   3296s] 
[08/27 20:38:15   3296s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/27 20:38:16   3296s] ### Creating LA Mngr. totSessionCpu=0:54:56 mem=3311.8M
[08/27 20:38:16   3296s] ### Creating LA Mngr, finished. totSessionCpu=0:54:56 mem=3311.8M
[08/27 20:38:18   3299s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 20:38:18   3299s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/27 20:38:18   3299s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 20:38:18   3299s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/27 20:38:18   3299s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 20:38:18   3299s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:38:18   3300s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:38:18   3300s] Info: violation cost 540.954529 (cap = 0.000000, tran = 540.954529, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 20:38:18   3300s] |    97|   329|    -4.96|    39|    71|   -14.93|  1391|  1391|     0|     0|    -8.28|-13856.38|       0|       0|       0|  49.47|          |         |
[08/27 20:38:18   3301s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:38:18   3301s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:38:18   3301s] Info: violation cost 97.127876 (cap = 0.000000, tran = 97.127876, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 20:38:18   3301s] |    40|   215|    -4.96|    39|    71|   -14.93|  1391|  1391|     0|     0|    -8.25|-13824.40|      51|       0|      10|  49.51| 0:00:00.0|  3519.7M|
[08/27 20:38:18   3301s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:38:18   3301s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:38:18   3301s] Info: violation cost 36.818764 (cap = 0.000000, tran = 36.818764, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 20:38:18   3301s] |    40|   213|    -4.96|    39|    71|   -14.93|  1391|  1391|     0|     0|    -8.25|-13824.40|       1|       0|       1|  49.51| 0:00:00.0|  3519.7M|
[08/27 20:38:18   3301s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:38:18   3301s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:38:18   3301s] Info: violation cost 0.219000 (cap = 0.000000, tran = 0.219000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 20:38:18   3301s] |    41|    93|    -4.96|    39|    71|   -14.93|  1399|  1399|     0|     0|    -8.25|-13824.40|      11|       0|       0|  49.52| 0:00:00.0|  3519.7M|
[08/27 20:38:18   3301s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 20:38:18   3301s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 20:38:18   3301s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 20:38:19   3301s] |    39|    78|    -4.96|    39|    71|   -14.93|  1399|  1399|     0|     0|    -8.25|-13824.40|       1|       0|       1|  49.52| 0:00:00.0|  3519.7M|
[08/27 20:38:19   3301s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 20:38:19   3301s] 
[08/27 20:38:19   3301s] ###############################################################################
[08/27 20:38:19   3301s] #
[08/27 20:38:19   3301s] #  Large fanout net report:  
[08/27 20:38:19   3301s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/27 20:38:19   3301s] #     - current density: 49.52
[08/27 20:38:19   3301s] #
[08/27 20:38:19   3301s] #  List of high fanout nets:
[08/27 20:38:19   3301s] #
[08/27 20:38:19   3301s] ###############################################################################
[08/27 20:38:19   3301s] 
[08/27 20:38:19   3301s] 
[08/27 20:38:19   3301s] =======================================================================
[08/27 20:38:19   3301s]                 Reasons for remaining drv violations
[08/27 20:38:19   3301s] =======================================================================
[08/27 20:38:19   3301s] *info: Total 39 net(s) have violations which can't be fixed by DRV optimization.
[08/27 20:38:19   3301s] 
[08/27 20:38:19   3301s] MultiBuffering failure reasons
[08/27 20:38:19   3301s] ------------------------------------------------
[08/27 20:38:19   3301s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/27 20:38:19   3301s] *info:     7 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/27 20:38:19   3301s] 
[08/27 20:38:19   3301s] 
[08/27 20:38:19   3301s] *** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=3519.7M) ***
[08/27 20:38:19   3301s] 
[08/27 20:38:19   3302s] TotalInstCnt at PhyDesignMc Destruction: 32,025
[08/27 20:38:19   3302s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.6
[08/27 20:38:19   3302s] *** DrvOpt [finish] : cpu/real = 0:00:06.5/0:00:03.8 (1.7), totSession cpu/real = 0:55:02.1/0:50:36.3 (1.1), mem = 3311.8M
[08/27 20:38:19   3302s] 
[08/27 20:38:19   3302s] =============================================================================================
[08/27 20:38:19   3302s]  Step TAT Report for DrvOpt #3
[08/27 20:38:19   3302s] =============================================================================================
[08/27 20:38:19   3302s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:38:19   3302s] ---------------------------------------------------------------------------------------------
[08/27 20:38:19   3302s] [ SlackTraversorInit     ]      1   0:00:00.3  (   6.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:38:19   3302s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:38:19   3302s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:38:19   3302s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   9.0 % )     0:00:00.4 /  0:00:00.4    1.2
[08/27 20:38:19   3302s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.2
[08/27 20:38:19   3302s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:38:19   3302s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:01.3    2.2
[08/27 20:38:19   3302s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:38:19   3302s] [ OptEval                ]      5   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.5    2.5
[08/27 20:38:19   3302s] [ OptCommit              ]      5   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/27 20:38:19   3302s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.5    3.1
[08/27 20:38:19   3302s] [ PostCommitDelayCalc    ]      4   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.6
[08/27 20:38:19   3302s] [ DrvFindVioNets         ]      5   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.4    3.7
[08/27 20:38:19   3302s] [ DrvComputeSummary      ]      5   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.4    3.0
[08/27 20:38:19   3302s] [ MISC                   ]          0:00:02.1  (  52.6 % )     0:00:02.1 /  0:00:03.3    1.6
[08/27 20:38:19   3302s] ---------------------------------------------------------------------------------------------
[08/27 20:38:19   3302s]  DrvOpt #3 TOTAL                    0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:06.6    1.7
[08/27 20:38:19   3302s] ---------------------------------------------------------------------------------------------
[08/27 20:38:19   3302s] 
[08/27 20:38:19   3302s] End: GigaOpt DRV Optimization
[08/27 20:38:19   3302s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/27 20:38:19   3302s] **optDesign ... cpu = 0:31:19, real = 0:11:41, mem = 2038.9M, totSessionCpu=0:55:02 **
[08/27 20:38:19   3302s] OPERPROF: Starting HotSpotCal at level 1, MEM:2944.8M
[08/27 20:38:19   3302s] [hotspot] +------------+---------------+---------------+
[08/27 20:38:19   3302s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:38:19   3302s] [hotspot] +------------+---------------+---------------+
[08/27 20:38:19   3302s] [hotspot] | normalized |         13.90 |         27.41 |
[08/27 20:38:19   3302s] [hotspot] +------------+---------------+---------------+
[08/27 20:38:19   3302s] Local HotSpot Analysis: normalized max congestion hotspot area = 13.90, normalized total congestion hotspot area = 27.41 (area is in unit of 4 std-cell row bins)
[08/27 20:38:19   3302s] [hotspot] max/total 13.90/27.41, big hotspot (>10) total 19.67
[08/27 20:38:19   3302s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:38:19   3302s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:19   3302s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:38:19   3302s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:19   3302s] [hotspot] |  1  |   547.08   607.56   607.56   698.28 |       14.10   |
[08/27 20:38:19   3302s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:19   3302s] [hotspot] |  2  |  1393.80   637.80  1454.28   698.28 |        6.56   |
[08/27 20:38:19   3302s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:19   3302s] [hotspot] |  3  |   547.08   516.84   607.56   577.32 |        3.41   |
[08/27 20:38:19   3302s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:19   3302s] [hotspot] |  4  |   849.48   909.96   909.96   970.44 |        0.79   |
[08/27 20:38:19   3302s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:19   3302s] [hotspot] |  5  |   819.24   789.00   879.72   849.48 |        0.52   |
[08/27 20:38:19   3302s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:38:19   3302s] Top 5 hotspots total area: 25.38
[08/27 20:38:19   3302s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.025, REAL:0.017, MEM:2944.8M
[08/27 20:38:19   3302s] *** Timing NOT met, worst failing slack is -8.255
[08/27 20:38:19   3302s] *** Check timing (0:00:00.1)
[08/27 20:38:19   3302s] Deleting Lib Analyzer.
[08/27 20:38:19   3302s] Begin: GigaOpt Optimization in TNS mode
[08/27 20:38:19   3302s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:38:19   3302s] ### Creating PhyDesignMc. totSessionCpu=0:55:02 mem=2944.8M
[08/27 20:38:19   3302s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 20:38:19   3302s] OPERPROF: Starting DPlace-Init at level 1, MEM:2944.8M
[08/27 20:38:19   3302s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:38:19   3302s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2944.8M
[08/27 20:38:19   3302s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:38:19   3302s] OPERPROF:     Starting CMU at level 3, MEM:2944.8M
[08/27 20:38:19   3302s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:2944.8M
[08/27 20:38:19   3302s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.062, REAL:0.062, MEM:2944.8M
[08/27 20:38:19   3302s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2944.8MB).
[08/27 20:38:19   3302s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.111, MEM:2944.8M
[08/27 20:38:19   3302s] TotalInstCnt at PhyDesignMc Initialization: 32,025
[08/27 20:38:19   3302s] ### Creating PhyDesignMc, finished. totSessionCpu=0:55:02 mem=2944.8M
[08/27 20:38:19   3302s] TotalInstCnt at PhyDesignMc Destruction: 32,025
[08/27 20:38:20   3305s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.85 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ftns -integratedAreaOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[08/27 20:38:20   3305s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 20:38:20   3305s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:38:20   3305s] *info: 48 skip_routing nets excluded.
[08/27 20:38:20   3305s] Info: 48 io nets excluded
[08/27 20:38:20   3305s] Info: 7 clock nets excluded from IPO operation.
[08/27 20:38:20   3305s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:55:05.9/0:50:37.9 (1.1), mem = 2944.8M
[08/27 20:38:20   3305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.7
[08/27 20:38:20   3305s] PhyDesignGrid: maxLocalDensity 0.85, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:38:20   3305s] ### Creating PhyDesignMc. totSessionCpu=0:55:06 mem=2944.8M
[08/27 20:38:20   3305s] OPERPROF: Starting DPlace-Init at level 1, MEM:2944.8M
[08/27 20:38:20   3305s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:38:20   3305s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2944.8M
[08/27 20:38:20   3305s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:38:20   3306s] OPERPROF:     Starting CMU at level 3, MEM:2944.8M
[08/27 20:38:20   3306s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2944.8M
[08/27 20:38:20   3306s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.042, REAL:0.042, MEM:2944.8M
[08/27 20:38:20   3306s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2944.8MB).
[08/27 20:38:20   3306s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.091, MEM:2944.8M
[08/27 20:38:20   3306s] TotalInstCnt at PhyDesignMc Initialization: 32,025
[08/27 20:38:20   3306s] ### Creating PhyDesignMc, finished. totSessionCpu=0:55:06 mem=2976.8M
[08/27 20:38:20   3306s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:38:21   3306s] 
[08/27 20:38:21   3306s] Creating Lib Analyzer ...
[08/27 20:38:21   3306s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:38:21   3306s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 20:38:21   3306s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 20:38:21   3306s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 20:38:21   3306s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 20:38:21   3306s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 20:38:21   3306s] 
[08/27 20:38:21   3306s] {RT default_rc_corner 0 4 4 0}
[08/27 20:38:21   3306s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:55:07 mem=2976.8M
[08/27 20:38:21   3306s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:55:07 mem=2976.8M
[08/27 20:38:21   3306s] Creating Lib Analyzer, finished. 
[08/27 20:38:21   3306s] 
[08/27 20:38:21   3306s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/27 20:38:21   3306s] ### Creating LA Mngr. totSessionCpu=0:55:07 mem=2976.8M
[08/27 20:38:21   3306s] ### Creating LA Mngr, finished. totSessionCpu=0:55:07 mem=2976.8M
[08/27 20:38:23   3308s] *info: 2 don't touch nets excluded
[08/27 20:38:23   3308s] *info: 48 io nets excluded
[08/27 20:38:23   3308s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:38:23   3308s] *info: 7 clock nets excluded
[08/27 20:38:23   3308s] *info: 2 special nets excluded.
[08/27 20:38:23   3308s] *info: 48 skip_routing nets excluded.
[08/27 20:38:23   3308s] *info: 32 multi-driver nets excluded.
[08/27 20:38:23   3308s] *info: 1274 no-driver nets excluded.
[08/27 20:38:23   3309s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2714319.1
[08/27 20:38:23   3309s] PathGroup :  in2out  TargetSlack : 0 
[08/27 20:38:23   3309s] PathGroup :  in2reg  TargetSlack : 0 
[08/27 20:38:23   3309s] PathGroup :  mem2reg  TargetSlack : 0 
[08/27 20:38:23   3309s] PathGroup :  reg2mem  TargetSlack : 0 
[08/27 20:38:23   3309s] PathGroup :  reg2out  TargetSlack : 0 
[08/27 20:38:23   3309s] PathGroup :  reg2reg  TargetSlack : 0 
[08/27 20:38:24   3309s] ** GigaOpt Optimizer WNS Slack -8.255 TNS Slack -13824.399 Density 49.52
[08/27 20:38:24   3309s] Optimizer TNS Opt
[08/27 20:38:24   3309s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -4.155 TNS -20.776; mem2reg* WNS -1.176 TNS -10.760; reg2mem* WNS -2.050 TNS -304.523; reg2reg* WNS -8.255 TNS -13499.100; HEPG WNS -8.255 TNS -13803.623; all paths WNS -8.255 TNS -13824.399
[08/27 20:38:24   3309s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 20:38:24   3309s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 20:38:24   3309s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 20:38:24   3309s] +--------+---------+----------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:38:24   3309s] |  WNS   | All WNS |   TNS    | All TNS  | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:38:24   3309s] +--------+---------+----------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:38:24   3309s] |  -8.255|   -8.255|-13803.623|-13824.399|    49.52%|   0:00:00.0| 3186.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:24   3309s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:25   3310s] |  -8.206|   -8.206|-13672.975|-13693.751|    49.53%|   0:00:01.0| 3493.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:25   3310s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:25   3311s] |  -8.121|   -8.121|-13447.413|-13468.189|    49.53%|   0:00:00.0| 3550.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:25   3311s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:25   3311s] |  -8.058|   -8.058|-13271.082|-13291.857|    49.53%|   0:00:00.0| 3569.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:25   3311s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:25   3312s] |  -8.013|   -8.013|-13147.924|-13168.699|    49.53%|   0:00:00.0| 3569.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:25   3312s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:26   3313s] |  -7.968|   -7.968|-13188.299|-13209.074|    49.53%|   0:00:01.0| 3569.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:26   3313s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:26   3313s] |  -7.875|   -7.875|-12865.911|-12886.688|    49.53%|   0:00:00.0| 3569.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:26   3313s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:26   3314s] |  -7.796|   -7.796|-12598.368|-12619.144|    49.53%|   0:00:00.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:26   3314s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:26   3315s] |  -7.748|   -7.748|-12455.608|-12476.385|    49.53%|   0:00:00.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:26   3315s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:27   3315s] |  -7.514|   -7.514|-12454.260|-12475.035|    49.54%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:27   3315s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:27   3316s] |  -7.481|   -7.481|-12413.258|-12434.034|    49.54%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:27   3316s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:27   3316s] |  -7.378|   -7.378|-12408.494|-12429.270|    49.54%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:27   3316s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:27   3317s] |  -7.267|   -7.267|-12408.369|-12429.145|    49.54%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:38:27   3317s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:38:28   3317s] |  -7.229|   -7.229|-12359.137|-12379.913|    49.54%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:38:28   3317s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:38:28   3318s] |  -7.184|   -7.184|-12302.924|-12323.699|    49.54%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:28   3318s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:28   3318s] |  -7.152|   -7.152|-12240.787|-12261.563|    49.54%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:28   3318s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:28   3319s] |  -7.029|   -7.029|-12084.676|-12105.451|    49.54%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:28   3319s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:28   3319s] |  -6.909|   -6.909|-12083.462|-12104.238|    49.55%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:28   3319s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:29   3320s] |  -6.840|   -6.840|-12076.839|-12097.614|    49.55%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:38:29   3320s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:38:29   3320s] |  -6.760|   -6.760|-12074.877|-12095.652|    49.55%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:29   3320s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:29   3320s] |  -6.687|   -6.687|-12067.919|-12088.695|    49.55%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:38:29   3320s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:38:29   3321s] |  -6.648|   -6.648|-12067.341|-12088.116|    49.55%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:29   3321s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:29   3321s] |  -6.601|   -6.601|-12064.243|-12085.019|    49.55%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:29   3321s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:29   3322s] |  -6.560|   -6.560|-11948.593|-11969.368|    49.55%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:29   3322s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:30   3322s] |  -6.483|   -6.483|-11917.884|-11938.659|    49.55%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:38:30   3322s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:38:30   3323s] |  -6.424|   -6.424|-11911.202|-11931.979|    49.56%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:30   3323s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:30   3324s] |  -6.384|   -6.384|-11796.537|-11817.312|    49.56%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:30   3324s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:30   3324s] |  -6.364|   -6.364|-11753.850|-11774.626|    49.56%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:30   3324s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:31   3325s] |  -6.347|   -6.347|-11713.736|-11734.512|    49.56%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:31   3325s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:31   3325s] |  -6.308|   -6.308|-11599.659|-11620.436|    49.56%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:31   3325s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:31   3326s] |  -6.262|   -6.262|-11459.310|-11480.086|    49.57%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:31   3326s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:31   3327s] |  -6.249|   -6.249|-11428.182|-11448.957|    49.57%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:31   3327s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:31   3327s] |  -6.210|   -6.210|-11285.180|-11305.955|    49.57%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:31   3327s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:32   3328s] |  -6.193|   -6.193|-11235.697|-11256.474|    49.57%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:32   3328s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:32   3328s] |  -6.174|   -6.174|-11182.691|-11203.467|    49.57%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:32   3328s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:32   3329s] |  -6.151|   -6.151|-11113.759|-11134.535|    49.57%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:32   3329s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:32   3330s] |  -6.141|   -6.141|-11085.657|-11106.434|    49.58%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:32   3330s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:33   3330s] |  -6.120|   -6.120|-11022.269|-11043.045|    49.58%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:33   3330s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:33   3331s] |  -6.096|   -6.096|-10944.294|-10965.070|    49.58%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:33   3331s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:33   3331s] |  -6.065|   -6.065|-10860.476|-10881.252|    49.58%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:33   3331s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:33   3332s] |  -6.049|   -6.049|-10814.455|-10835.230|    49.59%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:33   3332s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:33   3333s] |  -6.031|   -6.031|-10753.115|-10773.892|    49.59%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:33   3333s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:34   3333s] |  -5.996|   -5.996|-10654.357|-10675.133|    49.59%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:34   3333s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:34   3334s] |  -5.986|   -5.986|-10594.972|-10615.747|    49.59%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:34   3334s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:34   3335s] |  -5.968|   -5.968|-10545.573|-10566.349|    49.60%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:34   3335s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:34   3335s] |  -5.959|   -5.959|-10516.578|-10537.354|    49.60%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:34   3335s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:35   3336s] |  -5.959|   -5.959|-10515.057|-10535.832|    49.60%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:35   3336s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:35   3336s] |  -5.933|   -5.933|-10443.315|-10464.092|    49.60%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:35   3336s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:35   3337s] |  -5.919|   -5.919|-10406.223|-10426.998|    49.61%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:35   3337s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:35   3337s] |  -5.896|   -5.896|-10334.875|-10355.651|    49.62%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:35   3337s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:35   3338s] |  -5.884|   -5.884|-10301.994|-10322.770|    49.62%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:35   3338s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:36   3339s] |  -5.869|   -5.869|-10247.751|-10268.526|    49.62%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:36   3339s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:36   3339s] |  -5.859|   -5.859|-10218.643|-10239.418|    49.63%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:36   3339s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:36   3340s] |  -5.849|   -5.849|-10179.087|-10199.863|    49.63%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:36   3340s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:36   3341s] |  -5.839|   -5.839|-10144.013|-10164.789|    49.64%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:36   3341s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:37   3341s] |  -5.825|   -5.825|-10106.898|-10127.674|    49.64%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:37   3341s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:37   3342s] |  -5.810|   -5.810|-10065.568|-10086.345|    49.64%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:37   3342s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:37   3343s] |  -5.800|   -5.800|-10040.678|-10061.453|    49.65%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:37   3343s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:37   3343s] |  -5.788|   -5.788|-10001.616|-10022.393|    49.65%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:37   3343s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:38   3344s] |  -5.745|   -5.745|-10001.368|-10022.144|    49.65%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:38   3344s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:38   3345s] |  -5.726|   -5.726| -9965.457| -9986.233|    49.66%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:38   3345s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:38   3345s] |  -5.686|   -5.686| -9955.253| -9976.029|    49.66%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:38   3345s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:38   3346s] |  -5.648|   -5.648| -9911.771| -9932.548|    49.66%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:38   3346s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:38   3347s] |  -5.620|   -5.620| -9814.738| -9835.514|    49.67%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:38   3347s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:39   3348s] |  -5.573|   -5.573| -9814.499| -9835.275|    49.67%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:39   3348s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:38:39   3349s] |  -5.525|   -5.525| -9782.702| -9803.479|    49.68%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:39   3349s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:39   3350s] |  -5.514|   -5.514| -9747.824| -9768.601|    49.68%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:38:39   3350s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:38:40   3351s] |  -5.488|   -5.488| -9680.779| -9701.555|    49.68%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:38:40   3351s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:38:40   3352s] |  -5.443|   -5.443| -9592.109| -9612.886|    49.68%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:40   3352s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 20:38:40   3352s] |  -5.413|   -5.413| -9570.866| -9591.642|    49.69%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:40   3352s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:41   3353s] |  -5.393|   -5.393| -9511.082| -9531.858|    49.69%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:41   3353s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:41   3354s] |  -5.369|   -5.369| -9474.492| -9495.269|    49.70%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:41   3354s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:41   3355s] |  -5.357|   -5.357| -9446.476| -9467.252|    49.70%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:41   3355s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:41   3356s] |  -5.345|   -5.345| -9397.569| -9418.345|    49.70%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:41   3356s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:42   3356s] |  -5.335|   -5.335| -9368.368| -9389.144|    49.71%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:42   3356s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:42   3357s] |  -5.305|   -5.305| -9293.283| -9314.059|    49.71%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:42   3357s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:42   3358s] |  -5.295|   -5.295| -9269.671| -9290.447|    49.71%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:42   3358s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:43   3359s] |  -5.278|   -5.278| -9213.813| -9234.589|    49.72%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:43   3359s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:43   3360s] |  -5.266|   -5.266| -9180.922| -9201.698|    49.72%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:43   3360s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:43   3361s] |  -5.249|   -5.249| -9126.295| -9147.070|    49.73%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:43   3361s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:44   3362s] |  -5.238|   -5.238| -9087.103| -9107.879|    49.74%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:44   3362s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:44   3363s] |  -5.222|   -5.222| -9043.052| -9063.828|    49.75%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:44   3363s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:44   3364s] |  -5.206|   -5.206| -8994.989| -9015.771|    49.76%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:44   3364s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:44   3365s] |  -5.195|   -5.195| -8959.369| -8980.151|    49.76%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:44   3365s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:45   3366s] |  -5.185|   -5.185| -8925.824| -8946.606|    49.77%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:45   3366s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:45   3367s] |  -5.174|   -5.174| -8896.498| -8917.280|    49.77%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:45   3367s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:45   3368s] |  -5.163|   -5.163| -8840.634| -8861.416|    49.78%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:45   3368s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:46   3369s] |  -5.145|   -5.145| -8790.064| -8810.847|    49.78%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:46   3369s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:46   3370s] |  -5.133|   -5.133| -8755.783| -8776.565|    49.79%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:46   3370s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:46   3371s] |  -5.123|   -5.123| -8729.344| -8750.126|    49.79%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:46   3371s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:46   3371s] |  -5.113|   -5.113| -8701.570| -8722.353|    49.80%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:46   3371s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:47   3373s] |  -5.102|   -5.102| -8664.524| -8685.307|    49.81%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:47   3373s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:47   3374s] |  -5.090|   -5.090| -8632.104| -8652.886|    49.82%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:47   3374s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:48   3374s] |  -5.079|   -5.079| -8601.947| -8622.729|    49.82%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:48   3374s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:48   3376s] |  -5.069|   -5.069| -8573.227| -8594.002|    49.84%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:48   3376s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:48   3377s] |  -5.058|   -5.058| -8546.030| -8566.806|    49.85%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:48   3377s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:49   3378s] |  -5.048|   -5.048| -8524.995| -8545.771|    49.85%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:49   3378s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:49   3379s] |  -5.038|   -5.038| -8495.604| -8516.379|    49.86%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:49   3379s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:49   3380s] |  -5.019|   -5.019| -8454.063| -8474.839|    49.86%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:49   3380s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:50   3381s] |  -5.006|   -5.006| -8450.687| -8471.462|    49.86%|   0:00:01.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:50   3381s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:50   3382s] |  -4.945|   -4.945| -8435.484| -8456.260|    49.86%|   0:00:00.0| 3593.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:50   3382s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:51   3384s] |  -4.929|   -4.929| -8414.599| -8435.374|    49.88%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:51   3384s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:52   3386s] |  -4.905|   -4.905| -8377.309| -8398.085|    49.89%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:52   3386s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:52   3387s] |  -4.896|   -4.896| -8346.881| -8367.657|    49.90%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:52   3387s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:52   3388s] |  -4.886|   -4.886| -8315.755| -8336.531|    49.91%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:52   3388s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:53   3389s] |  -4.882|   -4.882| -8307.062| -8327.815|    49.92%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:53   3389s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:53   3390s] |  -4.871|   -4.871| -8281.051| -8301.804|    49.92%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:53   3390s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:53   3391s] |  -4.863|   -4.863| -8246.180| -8266.933|    49.94%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:53   3391s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:54   3393s] |  -4.853|   -4.853| -8224.703| -8245.457|    49.94%|   0:00:01.0| 3641.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:54   3393s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:55   3394s] |  -4.843|   -4.843| -8197.030| -8217.783|    49.95%|   0:00:01.0| 3641.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:55   3394s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:55   3397s] |  -4.815|   -4.815| -8124.442| -8145.196|    49.96%|   0:00:00.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:55   3397s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:56   3398s] |  -4.807|   -4.807| -8109.587| -8130.341|    49.96%|   0:00:01.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:56   3398s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:56   3399s] |  -4.797|   -4.797| -8087.036| -8107.790|    49.97%|   0:00:00.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:56   3399s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:56   3400s] |  -4.787|   -4.787| -8052.168| -8072.922|    49.97%|   0:00:00.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:56   3400s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:57   3400s] |  -4.777|   -4.777| -8020.475| -8041.228|    49.98%|   0:00:01.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:57   3400s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:57   3401s] |  -4.773|   -4.773| -8004.011| -8024.763|    49.99%|   0:00:00.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:57   3401s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:57   3402s] |  -4.763|   -4.763| -7980.730| -8001.482|    49.99%|   0:00:00.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:57   3402s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:58   3403s] |  -4.753|   -4.753| -7954.271| -7974.970|    49.99%|   0:00:01.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:58   3403s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:58   3404s] |  -4.741|   -4.741| -7929.200| -7949.899|    50.00%|   0:00:00.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:58   3404s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:58   3405s] |  -4.729|   -4.729| -7891.604| -7912.302|    50.01%|   0:00:00.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:58   3405s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:59   3406s] |  -4.719|   -4.719| -7870.518| -7891.216|    50.02%|   0:00:01.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:59   3406s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:59   3407s] |  -4.708|   -4.708| -7824.938| -7845.636|    50.03%|   0:00:00.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:59   3407s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:59   3407s] |  -4.708|   -4.708| -7821.422| -7842.121|    50.03%|   0:00:00.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:59   3407s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:38:59   3408s] |  -4.698|   -4.698| -7797.062| -7817.761|    50.03%|   0:00:00.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:38:59   3408s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:00   3409s] |  -4.695|   -4.695| -7791.195| -7811.894|    50.04%|   0:00:01.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:00   3409s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:00   3409s] |  -4.681|   -4.681| -7753.142| -7773.840|    50.04%|   0:00:00.0| 3698.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:00   3409s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:01   3413s] |  -4.667|   -4.667| -7711.253| -7731.952|    50.05%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:01   3413s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:03   3416s] |  -4.654|   -4.654| -7672.638| -7693.336|    50.05%|   0:00:02.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:03   3416s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:04   3419s] |  -4.644|   -4.644| -7639.182| -7659.843|    50.08%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:04   3419s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:04   3420s] |  -4.634|   -4.634| -7611.102| -7631.763|    50.08%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:04   3420s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:05   3422s] |  -4.629|   -4.629| -7595.851| -7616.512|    50.09%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:05   3422s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:05   3424s] |  -4.614|   -4.614| -7556.852| -7577.518|    50.09%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:05   3424s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:06   3425s] |  -4.602|   -4.602| -7523.968| -7544.571|    50.10%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:06   3425s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:06   3427s] |  -4.592|   -4.592| -7496.322| -7516.925|    50.11%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:06   3427s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:07   3429s] |  -4.578|   -4.578| -7462.306| -7482.909|    50.11%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:07   3429s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:08   3432s] |  -4.570|   -4.570| -7440.981| -7461.584|    50.14%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:08   3432s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:08   3433s] |  -4.563|   -4.563| -7422.995| -7443.598|    50.14%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:08   3433s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:09   3435s] |  -4.561|   -4.561| -7417.083| -7437.686|    50.16%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:09   3435s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:09   3435s] |  -4.544|   -4.544| -7387.742| -7408.344|    50.16%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:09   3435s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:09   3436s] |  -4.535|   -4.535| -7361.989| -7382.591|    50.16%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:09   3436s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:10   3438s] |  -4.535|   -4.535| -7354.312| -7374.914|    50.17%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:10   3438s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:10   3439s] |  -4.523|   -4.523| -7325.084| -7345.687|    50.18%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:10   3439s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:11   3440s] |  -4.514|   -4.514| -7301.005| -7321.607|    50.18%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:11   3440s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:12   3442s] |  -4.511|   -4.511| -7288.087| -7308.690|    50.19%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:12   3442s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:39:12   3444s] |  -4.511|   -4.511| -7288.011| -7308.614|    50.19%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:12   3444s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1902__reg/D                          |
[08/27 20:39:12   3444s] |  -4.511|   -4.511| -7287.554| -7308.157|    50.19%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:12   3444s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1902__reg/D                          |
[08/27 20:39:12   3445s] |  -4.511|   -4.511| -7287.491| -7308.093|    50.20%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:12   3445s] |        |         |          |          |          |            |        |            |         | 95__reg/D                                          |
[08/27 20:39:13   3445s] |  -4.511|   -4.511| -7272.264| -7292.867|    50.21%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:13   3445s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1894__reg/D                          |
[08/27 20:39:13   3446s] |  -4.511|   -4.511| -7272.056| -7292.659|    50.21%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:13   3446s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1894__reg/D                          |
[08/27 20:39:13   3446s] |  -4.511|   -4.511| -7272.042| -7292.646|    50.21%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:13   3446s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1894__reg/D                          |
[08/27 20:39:13   3446s] |  -4.511|   -4.511| -7271.852| -7292.454|    50.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:13   3446s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/27 20:39:13   3446s] |  -4.511|   -4.511| -7271.809| -7292.412|    50.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:13   3446s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/27 20:39:13   3447s] |  -4.511|   -4.511| -7271.750| -7292.353|    50.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:13   3447s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/27 20:39:14   3447s] |  -4.511|   -4.511| -7271.643| -7292.245|    50.22%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:14   3447s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/27 20:39:14   3447s] |  -4.511|   -4.511| -7271.615| -7292.217|    50.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:14   3447s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1891__reg/D                          |
[08/27 20:39:14   3447s] |  -4.511|   -4.511| -7271.609| -7292.211|    50.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:14   3447s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1888__reg/D                          |
[08/27 20:39:14   3448s] |  -4.514|   -4.514| -7271.578| -7292.180|    50.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:14   3448s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1906__reg/D                          |
[08/27 20:39:14   3448s] |  -4.514|   -4.514| -7271.559| -7292.162|    50.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:14   3448s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1906__reg/D                          |
[08/27 20:39:14   3449s] |  -4.514|   -4.514| -7271.466| -7292.069|    50.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:14   3449s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1906__reg/D                          |
[08/27 20:39:14   3449s] |  -4.514|   -4.514| -7271.436| -7292.038|    50.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:14   3449s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1906__reg/D                          |
[08/27 20:39:15   3449s] |  -4.514|   -4.514| -7251.141| -7271.744|    50.23%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:15   3449s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1914__reg/D                          |
[08/27 20:39:15   3449s] |  -4.514|   -4.514| -7251.116| -7271.719|    50.23%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:15   3449s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1869__reg/D                          |
[08/27 20:39:15   3450s] |  -4.514|   -4.514| -7251.062| -7271.664|    50.23%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:15   3450s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1915__reg/D                          |
[08/27 20:39:15   3450s] |  -4.514|   -4.514| -7251.005| -7271.608|    50.23%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:15   3450s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1915__reg/D                          |
[08/27 20:39:15   3450s] |  -4.514|   -4.514| -7250.949| -7271.552|    50.23%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:15   3450s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1912__reg/D                          |
[08/27 20:39:15   3451s] |  -4.514|   -4.514| -7247.552| -7268.154|    50.23%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:15   3451s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1913__reg/D                          |
[08/27 20:39:15   3451s] |  -4.514|   -4.514| -7247.457| -7268.059|    50.23%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:15   3451s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1913__reg/D                          |
[08/27 20:39:16   3452s] |  -4.514|   -4.514| -7247.262| -7267.865|    50.24%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:16   3452s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1885__reg/D                          |
[08/27 20:39:16   3452s] |  -4.514|   -4.514| -7241.700| -7262.303|    50.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:16   3452s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1885__reg/D                          |
[08/27 20:39:16   3452s] |  -4.514|   -4.514| -7241.500| -7262.103|    50.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:16   3452s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1867__reg/D                          |
[08/27 20:39:16   3453s] |  -4.514|   -4.514| -7241.152| -7261.755|    50.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:16   3453s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1874__reg/D                          |
[08/27 20:39:16   3453s] |  -4.514|   -4.514| -7241.124| -7261.727|    50.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:16   3453s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1874__reg/D                          |
[08/27 20:39:16   3453s] |  -4.514|   -4.514| -7241.102| -7261.704|    50.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:16   3453s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1874__reg/D                          |
[08/27 20:39:16   3453s] |  -4.514|   -4.514| -7241.092| -7261.694|    50.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:16   3453s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1874__reg/D                          |
[08/27 20:39:17   3454s] |  -4.514|   -4.514| -7241.077| -7261.679|    50.25%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:17   3454s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1872__reg/D                          |
[08/27 20:39:17   3454s] |  -4.514|   -4.514| -7241.062| -7261.666|    50.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:17   3454s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1872__reg/D                          |
[08/27 20:39:17   3455s] |  -4.514|   -4.514| -7239.353| -7259.956|    50.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:17   3455s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1872__reg/D                          |
[08/27 20:39:17   3455s] |  -4.514|   -4.514| -7239.336| -7259.938|    50.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:17   3455s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1872__reg/D                          |
[08/27 20:39:18   3456s] |  -4.514|   -4.514| -7239.162| -7259.764|    50.25%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:18   3456s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1882__reg/D                          |
[08/27 20:39:18   3456s] |  -4.514|   -4.514| -7239.150| -7259.752|    50.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:18   3456s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1882__reg/D                          |
[08/27 20:39:18   3456s] |  -4.514|   -4.514| -7237.044| -7257.646|    50.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:18   3456s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1882__reg/D                          |
[08/27 20:39:18   3457s] |  -4.512|   -4.512| -7236.847| -7257.449|    50.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:18   3457s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_52__reg/D           |
[08/27 20:39:18   3458s] |  -4.512|   -4.512| -7236.549| -7257.151|    50.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:18   3458s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_48__reg/D           |
[08/27 20:39:19   3458s] |  -4.512|   -4.512| -7234.687| -7255.289|    50.26%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:19   3458s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_3__reg/D            |
[08/27 20:39:19   3459s] |  -4.512|   -4.512| -7234.592| -7255.195|    50.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:19   3459s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_3__reg/D            |
[08/27 20:39:19   3459s] |  -4.512|   -4.512| -7233.075| -7253.677|    50.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:19   3459s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_i.err_q_0__reg/D              |
[08/27 20:39:19   3459s] |  -4.512|   -4.512| -7231.862| -7252.465|    50.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:19   3459s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_i.err_q_0__reg/D              |
[08/27 20:39:20   3460s] |  -4.512|   -4.512| -7229.495| -7250.098|    50.26%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:20   3460s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1878__reg/D                          |
[08/27 20:39:20   3461s] |  -4.512|   -4.512| -7227.490| -7248.092|    50.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:20   3461s] |        |         |          |          |          |            |        |            |         | 73__reg/D                                          |
[08/27 20:39:20   3461s] |  -4.512|   -4.512| -7227.295| -7247.898|    50.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:20   3461s] |        |         |          |          |          |            |        |            |         | 75__reg/D                                          |
[08/27 20:39:21   3462s] |  -4.512|   -4.512| -7227.234| -7247.837|    50.26%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:21   3462s] |        |         |          |          |          |            |        |            |         | 75__reg/D                                          |
[08/27 20:39:21   3462s] |  -4.512|   -4.512| -7227.197| -7247.800|    50.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:21   3462s] |        |         |          |          |          |            |        |            |         | 67__reg/D                                          |
[08/27 20:39:21   3463s] |  -4.512|   -4.512| -7227.180| -7247.783|    50.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:21   3463s] |        |         |          |          |          |            |        |            |         | 67__reg/D                                          |
[08/27 20:39:22   3464s] |  -4.512|   -4.512| -7209.867| -7230.470|    50.27%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:22   3464s] |        |         |          |          |          |            |        |            |         | 71__reg/D                                          |
[08/27 20:39:22   3464s] |  -4.512|   -4.512| -7209.804| -7230.406|    50.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:22   3464s] |        |         |          |          |          |            |        |            |         | 71__reg/D                                          |
[08/27 20:39:22   3464s] |  -4.512|   -4.512| -7208.231| -7228.834|    50.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:22   3464s] |        |         |          |          |          |            |        |            |         | 79__reg/D                                          |
[08/27 20:39:22   3465s] |  -4.512|   -4.512| -7197.501| -7218.104|    50.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:22   3465s] |        |         |          |          |          |            |        |            |         | 78__reg/D                                          |
[08/27 20:39:22   3465s] |  -4.512|   -4.512| -7197.461| -7218.063|    50.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:22   3465s] |        |         |          |          |          |            |        |            |         | 78__reg/D                                          |
[08/27 20:39:23   3466s] |  -4.506|   -4.506| -7100.333| -7120.936|    50.27%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:39:23   3466s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_i_31__reg/D                       |
[08/27 20:39:23   3467s] |  -4.506|   -4.506| -7100.247| -7120.849|    50.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:39:23   3467s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_i_6__reg/D                        |
[08/27 20:39:23   3467s] |  -4.506|   -4.506| -7100.175| -7120.778|    50.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:39:23   3467s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_i_6__reg/D                        |
[08/27 20:39:23   3468s] |  -4.506|   -4.506| -7097.421| -7118.023|    50.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:39:23   3468s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_compressed_i_7__reg/D             |
[08/27 20:39:24   3468s] |  -4.506|   -4.506| -7048.782| -7069.385|    50.28%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:24   3468s] |        |         |          |          |          |            |        |            |         | 99__reg/D                                          |
[08/27 20:39:24   3469s] |  -4.506|   -4.506| -7032.396| -7052.999|    50.28%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:24   3469s] |        |         |          |          |          |            |        |            |         | 104__reg/D                                         |
[08/27 20:39:24   3469s] |  -4.506|   -4.506| -7013.653| -7034.255|    50.28%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:24   3469s] |        |         |          |          |          |            |        |            |         | 126__reg/D                                         |
[08/27 20:39:24   3470s] |  -4.506|   -4.506| -7011.866| -7032.469|    50.29%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:24   3470s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1859__reg/D                          |
[08/27 20:39:25   3471s] |  -4.506|   -4.506| -6959.167| -6979.770|    50.29%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:25   3471s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1859__reg/D                          |
[08/27 20:39:25   3471s] |  -4.506|   -4.506| -6957.688| -6978.291|    50.29%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:25   3471s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1859__reg/D                          |
[08/27 20:39:25   3471s] |  -4.506|   -4.506| -6949.934| -6970.537|    50.29%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:39:25   3471s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_i_1__reg/D                        |
[08/27 20:39:25   3472s] |  -4.506|   -4.506| -6948.347| -6968.949|    50.30%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:39:25   3472s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_i_1__reg/D                        |
[08/27 20:39:26   3473s] |  -4.506|   -4.506| -6941.508| -6962.111|    50.31%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:26   3473s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_busy_1__reg/D                 |
[08/27 20:39:26   3473s] |  -4.506|   -4.506| -6939.983| -6960.585|    50.32%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:26   3473s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_busy_1__reg/D                 |
[08/27 20:39:26   3474s] |  -4.506|   -4.506| -6930.598| -6951.200|    50.34%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:26   3474s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_busy_1__reg/D                 |
[08/27 20:39:26   3475s] |  -4.506|   -4.506| -6927.812| -6948.415|    50.34%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:26   3475s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_busy_1__reg/D                 |
[08/27 20:39:27   3476s] |  -4.506|   -4.506| -6912.958| -6933.561|    50.35%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:27   3476s] |        |         |          |          |          |            |        |            |         | 106__reg/D                                         |
[08/27 20:39:27   3477s] |  -4.506|   -4.506| -6910.804| -6931.407|    50.35%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:27   3477s] |        |         |          |          |          |            |        |            |         | 106__reg/D                                         |
[08/27 20:39:28   3480s] |  -4.506|   -4.506| -6896.835| -6917.438|    50.38%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:28   3480s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_919__reg/D                               |
[08/27 20:39:28   3480s] |  -4.506|   -4.506| -6894.063| -6914.666|    50.38%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:28   3480s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1857__reg/D                          |
[08/27 20:39:28   3481s] |  -4.506|   -4.506| -6882.331| -6902.934|    50.39%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:39:28   3481s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1857__reg/D                          |
[08/27 20:39:29   3485s] |  -4.506|   -4.506| -6872.125| -6892.729|    50.41%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:39:29   3485s] |        |         |          |          |          |            |        |            |         | ntroller_i.ctrl_fsm_cs_0__reg/D                    |
[08/27 20:39:29   3487s] |  -4.506|   -4.506| -6860.759| -6881.362|    50.43%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:39:29   3487s] |        |         |          |          |          |            |        |            |         | ntroller_i.ctrl_fsm_cs_0__reg/D                    |
[08/27 20:39:30   3487s] |  -4.506|   -4.506| -6859.576| -6880.178|    50.44%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:39:30   3487s] |        |         |          |          |          |            |        |            |         | ntroller_i.ctrl_fsm_cs_0__reg/D                    |
[08/27 20:39:30   3488s] |  -4.506|   -4.506| -6859.450| -6880.053|    50.44%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:39:30   3488s] |        |         |          |          |          |            |        |            |         | ntroller_i.ctrl_fsm_cs_0__reg/D                    |
[08/27 20:39:30   3491s] |  -4.506|   -4.506| -6846.649| -6867.251|    50.45%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:30   3491s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_450__reg/D                               |
[08/27 20:39:31   3492s] |  -4.506|   -4.506| -6845.697| -6866.300|    50.46%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:31   3492s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_465__reg/D                               |
[08/27 20:39:31   3492s] |  -4.506|   -4.506| -6845.632| -6866.235|    50.46%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:31   3492s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_466__reg/D                               |
[08/27 20:39:31   3496s] |  -4.506|   -4.506| -6839.620| -6860.222|    50.47%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:31   3496s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_417__reg/D                               |
[08/27 20:39:32   3496s] |  -4.506|   -4.506| -6839.482| -6860.085|    50.47%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:32   3496s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_730__reg/D                               |
[08/27 20:39:32   3497s] |  -4.506|   -4.506| -6839.459| -6860.062|    50.48%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:32   3497s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_333__reg/D                               |
[08/27 20:39:32   3497s] |  -4.506|   -4.506| -6837.830| -6858.432|    50.48%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:32   3497s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_417__reg/D                               |
[08/27 20:39:33   3498s] |  -4.506|   -4.506| -6837.546| -6858.149|    50.49%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:33   3498s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_417__reg/D                               |
[08/27 20:39:33   3499s] |  -4.506|   -4.506| -6837.379| -6857.982|    50.49%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:33   3499s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_459__reg/D                               |
[08/27 20:39:33   3499s] |  -4.506|   -4.506| -6837.089| -6857.692|    50.49%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:33   3499s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_459__reg/D                               |
[08/27 20:39:33   3499s] |  -4.506|   -4.506| -6837.061| -6857.663|    50.49%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:33   3499s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_459__reg/D                               |
[08/27 20:39:34   3504s] |  -4.506|   -4.506| -6833.314| -6853.917|    50.50%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:34   3504s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_460__reg/D                               |
[08/27 20:39:34   3505s] |  -4.506|   -4.506| -6833.289| -6853.892|    50.50%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:34   3505s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_596__reg/D                               |
[08/27 20:39:34   3506s] |  -4.506|   -4.506| -6833.233| -6853.836|    50.50%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:34   3506s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_596__reg/D                               |
[08/27 20:39:34   3506s] |  -4.506|   -4.506| -6833.225| -6853.828|    50.50%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:34   3506s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_596__reg/D                               |
[08/27 20:39:35   3509s] |  -4.506|   -4.506| -6817.394| -6837.997|    50.51%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:35   3509s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_329__reg/D                               |
[08/27 20:39:35   3509s] |  -4.506|   -4.506| -6817.357| -6837.959|    50.51%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:35   3509s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_329__reg/D                               |
[08/27 20:39:35   3511s] |  -4.506|   -4.506| -6817.017| -6837.619|    50.52%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:35   3511s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_329__reg/D                               |
[08/27 20:39:35   3512s] |  -4.506|   -4.506| -6816.974| -6837.577|    50.52%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:35   3512s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_899__reg/D                               |
[08/27 20:39:36   3514s] |  -4.506|   -4.506| -6814.215| -6834.817|    50.54%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:36   3514s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_528__reg/D                               |
[08/27 20:39:36   3515s] |  -4.506|   -4.506| -6813.609| -6834.211|    50.54%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:36   3515s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_285__reg/D                               |
[08/27 20:39:36   3516s] |  -4.506|   -4.506| -6811.928| -6832.531|    50.54%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:36   3516s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_285__reg/D                               |
[08/27 20:39:37   3517s] |  -4.506|   -4.506| -6811.729| -6832.332|    50.55%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:37   3517s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_285__reg/D                               |
[08/27 20:39:37   3518s] |  -4.506|   -4.506| -6811.370| -6831.973|    50.55%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:37   3518s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_285__reg/D                               |
[08/27 20:39:37   3519s] |  -4.506|   -4.506| -6811.257| -6831.860|    50.55%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:37   3519s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_577__reg/D                               |
[08/27 20:39:37   3519s] |  -4.506|   -4.506| -6811.250| -6831.853|    50.56%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:37   3519s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_252__reg/D                               |
[08/27 20:39:37   3520s] |  -4.506|   -4.506| -6811.173| -6831.776|    50.56%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:37   3520s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_252__reg/D                               |
[08/27 20:39:38   3521s] |  -4.506|   -4.506| -6810.617| -6831.220|    50.57%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:38   3521s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_835__reg/D                               |
[08/27 20:39:38   3522s] |  -4.506|   -4.506| -6810.468| -6831.071|    50.57%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:38   3522s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_835__reg/D                               |
[08/27 20:39:38   3522s] |  -4.506|   -4.506| -6810.170| -6830.772|    50.57%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:38   3522s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_835__reg/D                               |
[08/27 20:39:38   3523s] |  -4.506|   -4.506| -6810.070| -6830.672|    50.58%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:38   3523s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_835__reg/D                               |
[08/27 20:39:38   3524s] |  -4.506|   -4.506| -6808.804| -6829.407|    50.59%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:38   3524s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_383__reg/D                               |
[08/27 20:39:38   3524s] |  -4.506|   -4.506| -6808.675| -6829.277|    50.59%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:38   3524s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_975__reg/D                               |
[08/27 20:39:39   3525s] |  -4.506|   -4.506| -6808.231| -6828.834|    50.60%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:39   3525s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_399__reg/D                               |
[08/27 20:39:39   3527s] |  -4.506|   -4.506| -6806.226| -6826.829|    50.61%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:39   3527s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_810__reg/D                               |
[08/27 20:39:39   3528s] |  -4.506|   -4.506| -6806.120| -6826.723|    50.61%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:39   3528s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_810__reg/D                               |
[08/27 20:39:40   3529s] |  -4.506|   -4.506| -6806.029| -6826.632|    50.61%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:40   3529s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_810__reg/D                               |
[08/27 20:39:40   3530s] |  -4.506|   -4.506| -6805.958| -6826.562|    50.62%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:40   3530s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_969__reg/D                               |
[08/27 20:39:40   3530s] |  -4.506|   -4.506| -6805.747| -6826.350|    50.62%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:40   3530s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_810__reg/D                               |
[08/27 20:39:40   3530s] |  -4.506|   -4.506| -6805.627| -6826.229|    50.62%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:40   3530s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_810__reg/D                               |
[08/27 20:39:40   3530s] |  -4.506|   -4.506| -6805.603| -6826.206|    50.62%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:40   3530s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_810__reg/D                               |
[08/27 20:39:41   3531s] |  -4.506|   -4.506| -6805.402| -6826.005|    50.63%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:41   3531s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_231__reg/D                               |
[08/27 20:39:41   3531s] |  -4.506|   -4.506| -6805.386| -6825.988|    50.63%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:41   3531s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_231__reg/D                               |
[08/27 20:39:41   3533s] |  -4.506|   -4.506| -6785.191| -6805.794|    50.64%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:41   3533s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_870__reg/D                               |
[08/27 20:39:41   3533s] |  -4.506|   -4.506| -6785.141| -6805.744|    50.64%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:41   3533s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_609__reg/D                               |
[08/27 20:39:42   3534s] |  -4.506|   -4.506| -6778.708| -6799.311|    50.65%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 20:39:42   3534s] |        |         |          |          |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 20:39:42   3534s] |  -4.506|   -4.506| -6778.573| -6799.176|    50.65%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:42   3534s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_775__reg/D                               |
[08/27 20:39:42   3535s] |  -4.506|   -4.506| -6778.350| -6798.953|    50.66%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:42   3535s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_775__reg/D                               |
[08/27 20:39:42   3535s] |  -4.506|   -4.506| -6778.296| -6798.899|    50.66%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:42   3535s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_775__reg/D                               |
[08/27 20:39:42   3535s] |  -4.506|   -4.506| -6778.268| -6798.871|    50.66%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:42   3535s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_775__reg/D                               |
[08/27 20:39:42   3535s] |  -4.506|   -4.506| -6778.210| -6798.813|    50.66%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:39:42   3535s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_775__reg/D                               |
[08/27 20:39:43   3537s] |  -4.497|   -4.497| -6729.467| -6750.070|    50.66%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 20:39:43   3537s] |        |         |          |          |          |            |        |            |         | 20__reg/D                                          |
[08/27 20:39:43   3538s] |  -4.497|   -4.497| -6723.687| -6744.290|    50.67%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 20:39:43   3538s] |        |         |          |          |          |            |        |            |         | 20__reg/D                                          |
[08/27 20:39:44   3539s] |  -4.497|   -4.497| -6689.981| -6710.584|    50.68%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:44   3539s] |        |         |          |          |          |            |        |            |         | _q_29__reg/D                                       |
[08/27 20:39:44   3539s] |  -4.497|   -4.497| -6689.413| -6710.016|    50.68%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:44   3539s] |        |         |          |          |          |            |        |            |         | _q_31__reg/D                                       |
[08/27 20:39:44   3540s] |  -4.497|   -4.497| -6682.832| -6703.435|    50.69%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:44   3540s] |        |         |          |          |          |            |        |            |         | _q_29__reg/D                                       |
[08/27 20:39:44   3541s] |  -4.497|   -4.497| -6667.297| -6687.899|    50.69%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:44   3541s] |        |         |          |          |          |            |        |            |         | _q_29__reg/D                                       |
[08/27 20:39:45   3541s] |  -4.497|   -4.497| -6657.983| -6678.585|    50.70%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:45   3541s] |        |         |          |          |          |            |        |            |         | OMem_199__reg/D                                    |
[08/27 20:39:45   3542s] |  -4.497|   -4.497| -6624.785| -6645.387|    50.71%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iWRA |
[08/27 20:39:45   3542s] |        |         |          |          |          |            |        |            |         | ddr_6__reg/D                                       |
[08/27 20:39:45   3543s] |  -4.497|   -4.497| -6610.493| -6631.096|    50.73%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:45   3543s] |        |         |          |          |          |            |        |            |         | _q_29__reg/D                                       |
[08/27 20:39:45   3544s] |  -4.497|   -4.497| -6609.556| -6630.158|    50.74%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:45   3544s] |        |         |          |          |          |            |        |            |         | 63__reg/D                                          |
[08/27 20:39:46   3546s] |  -4.498|   -4.498| -6594.782| -6615.385|    50.76%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:46   3546s] |        |         |          |          |          |            |        |            |         | _q_29__reg/D                                       |
[08/27 20:39:46   3548s] |  -4.498|   -4.498| -6582.764| -6603.366|    50.76%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:46   3548s] |        |         |          |          |          |            |        |            |         | _q_26__reg/D                                       |
[08/27 20:39:47   3550s] |  -4.498|   -4.498| -6556.864| -6577.467|    50.77%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:47   3550s] |        |         |          |          |          |            |        |            |         | _q_29__reg/D                                       |
[08/27 20:39:47   3550s] |  -4.498|   -4.498| -6556.062| -6576.664|    50.78%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:47   3550s] |        |         |          |          |          |            |        |            |         | _q_29__reg/D                                       |
[08/27 20:39:47   3550s] |  -4.498|   -4.498| -6555.959| -6576.562|    50.78%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:47   3550s] |        |         |          |          |          |            |        |            |         | _q_29__reg/D                                       |
[08/27 20:39:47   3551s] |  -4.498|   -4.498| -6555.591| -6576.193|    50.78%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:47   3551s] |        |         |          |          |          |            |        |            |         | _q_29__reg/D                                       |
[08/27 20:39:48   3552s] |  -4.498|   -4.498| -6543.258| -6563.861|    50.79%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:48   3552s] |        |         |          |          |          |            |        |            |         | 36__reg/D                                          |
[08/27 20:39:48   3552s] |  -4.498|   -4.498| -6543.197| -6563.800|    50.79%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:48   3552s] |        |         |          |          |          |            |        |            |         | 36__reg/D                                          |
[08/27 20:39:48   3553s] |  -4.498|   -4.498| -6540.320| -6560.922|    50.80%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:48   3553s] |        |         |          |          |          |            |        |            |         | 36__reg/D                                          |
[08/27 20:39:48   3555s] |  -4.498|   -4.498| -6516.111| -6536.714|    50.83%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:48   3555s] |        |         |          |          |          |            |        |            |         | 32__reg/D                                          |
[08/27 20:39:48   3555s] |  -4.498|   -4.498| -6516.014| -6536.617|    50.84%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:48   3555s] |        |         |          |          |          |            |        |            |         | 32__reg/D                                          |
[08/27 20:39:49   3556s] |  -4.498|   -4.498| -6515.373| -6535.976|    50.85%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:49   3556s] |        |         |          |          |          |            |        |            |         | 32__reg/D                                          |
[08/27 20:39:49   3556s] |  -4.498|   -4.498| -6515.223| -6535.826|    50.85%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:49   3556s] |        |         |          |          |          |            |        |            |         | 32__reg/D                                          |
[08/27 20:39:49   3558s] |  -4.498|   -4.498| -6512.333| -6532.936|    50.87%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:49   3558s] |        |         |          |          |          |            |        |            |         | _q_20__reg/D                                       |
[08/27 20:39:50   3560s] |  -4.498|   -4.498| -6509.507| -6530.110|    50.88%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 20:39:50   3560s] |        |         |          |          |          |            |        |            |         | 56__reg/D                                          |
[08/27 20:39:50   3560s] |  -4.498|   -4.498| -6509.316| -6529.919|    50.88%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:50   3560s] |        |         |          |          |          |            |        |            |         | 34__reg/D                                          |
[08/27 20:39:50   3560s] |  -4.498|   -4.498| -6506.597| -6527.199|    50.88%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:50   3560s] |        |         |          |          |          |            |        |            |         | 34__reg/D                                          |
[08/27 20:39:50   3561s] |  -4.498|   -4.498| -6506.199| -6526.802|    50.88%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:39:50   3561s] |        |         |          |          |          |            |        |            |         | 34__reg/D                                          |
[08/27 20:39:50   3563s] |  -4.498|   -4.498| -6503.217| -6523.820|    50.90%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_un |
[08/27 20:39:50   3563s] |        |         |          |          |          |            |        |            |         | it_i.ls_fsm_cs_2__reg/D                            |
[08/27 20:39:50   3563s] |  -4.498|   -4.498| -6503.018| -6523.621|    50.91%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_un |
[08/27 20:39:50   3563s] |        |         |          |          |          |            |        |            |         | it_i.ls_fsm_cs_0__reg/D                            |
[08/27 20:39:51   3563s] |  -4.498|   -4.498| -6502.880| -6523.482|    50.91%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_un |
[08/27 20:39:51   3563s] |        |         |          |          |          |            |        |            |         | it_i.ls_fsm_cs_0__reg/D                            |
[08/27 20:39:51   3564s] |  -4.498|   -4.498| -6502.545| -6523.148|    50.91%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_un |
[08/27 20:39:51   3564s] |        |         |          |          |          |            |        |            |         | it_i.ls_fsm_cs_0__reg/D                            |
[08/27 20:39:51   3564s] |  -4.498|   -4.498| -6502.507| -6523.110|    50.91%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_un |
[08/27 20:39:51   3564s] |        |         |          |          |          |            |        |            |         | it_i.ls_fsm_cs_0__reg/D                            |
[08/27 20:39:51   3565s] |  -4.498|   -4.498| -6501.950| -6522.553|    50.93%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 20:39:51   3565s] |        |         |          |          |          |            |        |            |         | 37__reg/D                                          |
[08/27 20:39:51   3565s] |  -4.498|   -4.498| -6501.918| -6522.521|    50.93%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 20:39:51   3565s] |        |         |          |          |          |            |        |            |         | 62__reg/D                                          |
[08/27 20:39:51   3566s] |  -4.498|   -4.498| -6501.729| -6522.332|    50.93%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 20:39:51   3566s] |        |         |          |          |          |            |        |            |         | 62__reg/D                                          |
[08/27 20:39:51   3566s] |  -4.498|   -4.498| -6501.697| -6522.300|    50.94%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 20:39:51   3566s] |        |         |          |          |          |            |        |            |         | 62__reg/D                                          |
[08/27 20:39:51   3566s] |  -4.498|   -4.498| -6501.598| -6522.201|    50.94%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 20:39:51   3566s] |        |         |          |          |          |            |        |            |         | 62__reg/D                                          |
[08/27 20:39:51   3566s] |  -4.498|   -4.498| -6501.569| -6522.172|    50.94%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 20:39:51   3566s] |        |         |          |          |          |            |        |            |         | 62__reg/D                                          |
[08/27 20:39:52   3569s] |  -4.498|   -4.498| -6499.878| -6520.480|    50.96%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:52   3569s] |        |         |          |          |          |            |        |            |         | OMem_223__reg/D                                    |
[08/27 20:39:52   3569s] |  -4.498|   -4.498| -6499.822| -6520.425|    50.97%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:52   3569s] |        |         |          |          |          |            |        |            |         | OMem_223__reg/D                                    |
[08/27 20:39:52   3571s] |  -4.498|   -4.498| -6497.782| -6518.384|    50.97%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:52   3571s] |        |         |          |          |          |            |        |            |         | OMem_223__reg/D                                    |
[08/27 20:39:53   3571s] |  -4.498|   -4.498| -6495.011| -6515.613|    50.97%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:53   3571s] |        |         |          |          |          |            |        |            |         | OMem_223__reg/D                                    |
[08/27 20:39:53   3572s] |  -4.498|   -4.498| -6494.737| -6515.339|    50.97%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:53   3572s] |        |         |          |          |          |            |        |            |         | OMem_223__reg/D                                    |
[08/27 20:39:53   3574s] |  -4.496|   -4.496| -6488.468| -6509.071|    50.99%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:53   3574s] |        |         |          |          |          |            |        |            |         | OMem_202__reg/D                                    |
[08/27 20:39:53   3575s] |  -4.493|   -4.493| -6492.397| -6513.000|    50.99%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_un |
[08/27 20:39:53   3575s] |        |         |          |          |          |            |        |            |         | it_i.ls_fsm_cs_1__reg/D                            |
[08/27 20:39:54   3576s] |  -4.493|   -4.493| -6487.169| -6507.772|    51.00%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:54   3576s] |        |         |          |          |          |            |        |            |         | OMem_202__reg/D                                    |
[08/27 20:39:54   3577s] |  -4.493|   -4.493| -6487.073| -6507.675|    51.00%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:54   3577s] |        |         |          |          |          |            |        |            |         | OMem_202__reg/D                                    |
[08/27 20:39:54   3577s] |  -4.493|   -4.493| -6486.942| -6507.544|    51.00%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:54   3577s] |        |         |          |          |          |            |        |            |         | OMem_202__reg/D                                    |
[08/27 20:39:55   3578s] |  -4.493|   -4.493| -6485.092| -6505.695|    51.01%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:55   3578s] |        |         |          |          |          |            |        |            |         | OMem_70__reg/D                                     |
[08/27 20:39:55   3579s] |  -4.493|   -4.493| -6484.454| -6505.056|    51.01%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:55   3579s] |        |         |          |          |          |            |        |            |         | OMem_70__reg/D                                     |
[08/27 20:39:56   3581s] |  -4.493|   -4.493| -6489.104| -6509.706|    51.03%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:56   3581s] |        |         |          |          |          |            |        |            |         | OMem_423__reg/D                                    |
[08/27 20:39:56   3583s] |  -4.493|   -4.493| -6484.029| -6504.632|    51.04%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:56   3583s] |        |         |          |          |          |            |        |            |         | _q_32__reg/D                                       |
[08/27 20:39:57   3583s] |  -4.493|   -4.493| -6483.956| -6504.559|    51.04%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:57   3583s] |        |         |          |          |          |            |        |            |         | OMem_89__reg/D                                     |
[08/27 20:39:57   3584s] |  -4.493|   -4.493| -6483.557| -6504.160|    51.05%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:57   3584s] |        |         |          |          |          |            |        |            |         | OMem_89__reg/D                                     |
[08/27 20:39:57   3584s] |  -4.493|   -4.493| -6481.461| -6502.063|    51.05%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:57   3584s] |        |         |          |          |          |            |        |            |         | OMem_89__reg/D                                     |
[08/27 20:39:57   3585s] |  -4.493|   -4.493| -6478.565| -6499.167|    51.05%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:57   3585s] |        |         |          |          |          |            |        |            |         | _q_49__reg/D                                       |
[08/27 20:39:57   3585s] |  -4.493|   -4.493| -6478.185| -6498.787|    51.06%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:39:57   3585s] |        |         |          |          |          |            |        |            |         | _q_49__reg/D                                       |
[08/27 20:39:58   3586s] |  -4.493|   -4.493| -6473.028| -6493.630|    51.06%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 20:39:58   3586s] |        |         |          |          |          |            |        |            |         | OMem_325__reg/D                                    |
[08/27 20:39:58   3586s] |  -4.493|   -4.493| -6472.951| -6493.552|    51.06%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:58   3586s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_14__reg/D            |
[08/27 20:39:58   3587s] |  -4.493|   -4.493| -6472.883| -6493.485|    51.06%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:58   3587s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_14__reg/D            |
[08/27 20:39:58   3587s] |  -4.493|   -4.493| -6472.827| -6493.428|    51.06%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:58   3587s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_14__reg/D            |
[08/27 20:39:58   3587s] |  -4.493|   -4.493| -6471.261| -6491.863|    51.07%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:58   3587s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_26__reg/D            |
[08/27 20:39:58   3587s] |  -4.493|   -4.493| -6471.137| -6491.739|    51.07%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:58   3587s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_26__reg/D            |
[08/27 20:39:58   3588s] |  -4.493|   -4.493| -6471.082| -6491.683|    51.07%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:58   3588s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_26__reg/D            |
[08/27 20:39:59   3588s] |  -4.493|   -4.493| -6467.971| -6488.572|    51.07%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:59   3588s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.branch_discard_q_0__reg/D          |
[08/27 20:39:59   3589s] |  -4.493|   -4.493| -6466.634| -6487.235|    51.07%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:39:59   3589s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.branch_discard_q_0__reg/D          |
[08/27 20:39:59   3590s] |  -4.493|   -4.493| -6462.236| -6482.838|    51.08%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.USAG |
[08/27 20:39:59   3590s] |        |         |          |          |          |            |        |            |         | E_1__reg/D                                         |
[08/27 20:39:59   3590s] |  -4.493|   -4.493| -6460.228| -6480.830|    51.08%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.USAG |
[08/27 20:39:59   3590s] |        |         |          |          |          |            |        |            |         | E_1__reg/D                                         |
[08/27 20:39:59   3591s] |  -4.493|   -4.493| -6457.489| -6478.091|    51.09%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.USAG |
[08/27 20:39:59   3591s] |        |         |          |          |          |            |        |            |         | E_1__reg/D                                         |
[08/27 20:40:00   3591s] |  -4.493|   -4.493| -6456.646| -6477.248|    51.09%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.USAG |
[08/27 20:40:00   3591s] |        |         |          |          |          |            |        |            |         | E_1__reg/D                                         |
[08/27 20:40:00   3592s] |  -4.493|   -4.493| -6453.335| -6473.937|    51.10%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_11__reg |
[08/27 20:40:00   3592s] |        |         |          |          |          |            |        |            |         | /D                                                 |
[08/27 20:40:00   3593s] |  -4.493|   -4.493| -6438.537| -6459.138|    51.11%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.USAG |
[08/27 20:40:00   3593s] |        |         |          |          |          |            |        |            |         | E_0__reg/D                                         |
[08/27 20:40:00   3593s] |  -4.493|   -4.493| -6434.930| -6455.532|    51.11%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar.gen_demux[1].i_demux |
[08/27 20:40:00   3593s] |        |         |          |          |          |            |        |            |         | .select_q_0__reg/D                                 |
[08/27 20:40:00   3594s] |  -4.493|   -4.493| -6425.745| -6446.346|    51.12%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i.counter_v |
[08/27 20:40:00   3594s] |        |         |          |          |          |            |        |            |         | alue_o_15__reg/D                                   |
[08/27 20:40:01   3595s] |  -4.493|   -4.493| -6422.350| -6442.952|    51.13%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_11__reg |
[08/27 20:40:01   3595s] |        |         |          |          |          |            |        |            |         | /D                                                 |
[08/27 20:40:01   3596s] |  -4.493|   -4.493| -6421.731| -6442.333|    51.13%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_11__reg |
[08/27 20:40:01   3596s] |        |         |          |          |          |            |        |            |         | /D                                                 |
[08/27 20:40:01   3596s] |  -4.493|   -4.493| -6421.286| -6441.888|    51.13%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_11__reg |
[08/27 20:40:01   3596s] |        |         |          |          |          |            |        |            |         | /D                                                 |
[08/27 20:40:02   3597s] |  -4.493|   -4.493| -6418.246| -6438.848|    51.13%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_hi_i.counter_v |
[08/27 20:40:02   3597s] |        |         |          |          |          |            |        |            |         | alue_o_18__reg/D                                   |
[08/27 20:40:02   3598s] |  -4.493|   -4.493| -6418.210| -6438.812|    51.14%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_hi_i.counter_v |
[08/27 20:40:02   3598s] |        |         |          |          |          |            |        |            |         | alue_o_18__reg/D                                   |
[08/27 20:40:02   3599s] |  -4.493|   -4.493| -6417.296| -6437.897|    51.14%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_6__reg/D    |
[08/27 20:40:02   3599s] |  -4.493|   -4.493| -6417.060| -6437.662|    51.14%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_6__reg/D    |
[08/27 20:40:02   3599s] |  -4.493|   -4.493| -6416.856| -6437.458|    51.15%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_6__reg/D    |
[08/27 20:40:02   3599s] |  -4.493|   -4.493| -6416.549| -6437.150|    51.15%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_6__reg/D    |
[08/27 20:40:03   3601s] |  -4.493|   -4.493| -6414.477| -6435.078|    51.15%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_cfg_hi_reg_6__reg/D    |
[08/27 20:40:03   3601s] |  -4.493|   -4.493| -6414.123| -6434.724|    51.15%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_70__re |
[08/27 20:40:03   3601s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/27 20:40:03   3602s] |  -4.493|   -4.493| -6413.421| -6434.023|    51.16%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_70__re |
[08/27 20:40:03   3602s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/27 20:40:03   3602s] |  -4.493|   -4.493| -6413.375| -6433.977|    51.16%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_70__re |
[08/27 20:40:03   3602s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/27 20:40:03   3602s] |  -4.493|   -4.493| -6412.182| -6432.784|    51.16%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_70__re |
[08/27 20:40:03   3602s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/27 20:40:03   3604s] |  -4.493|   -4.493| -6404.385| -6424.986|    51.18%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_210__r |
[08/27 20:40:03   3604s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/27 20:40:04   3604s] |  -4.493|   -4.493| -6404.277| -6424.879|    51.18%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_210__r |
[08/27 20:40:04   3604s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/27 20:40:04   3604s] |  -4.493|   -4.493| -6404.262| -6424.864|    51.18%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_210__r |
[08/27 20:40:04   3604s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/27 20:40:04   3606s] |  -4.493|   -4.493| -6404.667| -6425.269|    51.19%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_158__re |
[08/27 20:40:04   3606s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/27 20:40:05   3608s] |  -4.493|   -4.493| -6404.341| -6424.942|    51.20%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_IIC.THI_r |
[08/27 20:40:05   3608s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/27 20:40:05   3609s] |  -4.493|   -4.493| -6403.053| -6423.654|    51.21%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.compare_val |
[08/27 20:40:05   3609s] |        |         |          |          |          |            |        |            |         | ue_i_10__reg/D                                     |
[08/27 20:40:06   3609s] |  -4.493|   -4.493| -6402.966| -6423.567|    51.21%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.compare_val |
[08/27 20:40:06   3609s] |        |         |          |          |          |            |        |            |         | ue_i_10__reg/D                                     |
[08/27 20:40:06   3610s] |  -4.493|   -4.493| -6402.837| -6423.438|    51.21%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.compare_val |
[08/27 20:40:06   3610s] |        |         |          |          |          |            |        |            |         | ue_i_10__reg/D                                     |
[08/27 20:40:06   3610s] |  -4.493|   -4.493| -6402.814| -6423.416|    51.21%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.compare_val |
[08/27 20:40:06   3610s] |        |         |          |          |          |            |        |            |         | ue_i_10__reg/D                                     |
[08/27 20:40:06   3610s] |  -4.493|   -4.493| -6401.746| -6422.347|    51.21%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.iMCR_0__reg/D  |
[08/27 20:40:06   3611s] |  -4.493|   -4.493| -6401.002| -6421.604|    51.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.compare_val |
[08/27 20:40:06   3611s] |        |         |          |          |          |            |        |            |         | ue_i_30__reg/D                                     |
[08/27 20:40:06   3611s] |  -4.493|   -4.493| -6400.836| -6421.438|    51.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.compare_val |
[08/27 20:40:06   3611s] |        |         |          |          |          |            |        |            |         | ue_i_30__reg/D                                     |
[08/27 20:40:06   3611s] |  -4.493|   -4.493| -6400.783| -6421.384|    51.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.compare_val |
[08/27 20:40:06   3611s] |        |         |          |          |          |            |        |            |         | ue_i_30__reg/D                                     |
[08/27 20:40:06   3612s] |  -4.493|   -4.493| -6400.412| -6421.013|    51.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.compare_val |
[08/27 20:40:06   3612s] |        |         |          |          |          |            |        |            |         | ue_i_30__reg/D                                     |
[08/27 20:40:07   3612s] |  -4.493|   -4.493| -6400.234| -6420.835|    51.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.iTimeoutCount_ |
[08/27 20:40:07   3612s] |        |         |          |          |          |            |        |            |         | 4__reg/D                                           |
[08/27 20:40:07   3612s] |  -4.493|   -4.493| -6400.184| -6420.786|    51.22%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.iTimeoutCount_ |
[08/27 20:40:07   3612s] |        |         |          |          |          |            |        |            |         | 4__reg/D                                           |
[08/27 20:40:07   3613s] |  -4.493|   -4.493| -6399.427| -6420.029|    51.23%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.counter_val |
[08/27 20:40:07   3613s] |        |         |          |          |          |            |        |            |         | ue_o_0__reg/D                                      |
[08/27 20:40:07   3613s] |  -4.493|   -4.493| -6399.393| -6419.995|    51.23%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.counter_val |
[08/27 20:40:07   3613s] |        |         |          |          |          |            |        |            |         | ue_o_0__reg/D                                      |
[08/27 20:40:07   3614s] |  -4.493|   -4.493| -6396.263| -6416.864|    51.23%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar.gen_demux[2].i_demux |
[08/27 20:40:07   3614s] |        |         |          |          |          |            |        |            |         | .i_counter.q_o_reg/D                               |
[08/27 20:40:07   3614s] |  -4.493|   -4.493| -6395.982| -6416.583|    51.23%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar.gen_demux[2].i_demux |
[08/27 20:40:07   3614s] |        |         |          |          |          |            |        |            |         | .i_counter.q_o_reg/D                               |
[08/27 20:40:08   3614s] |  -4.493|   -4.493| -6395.828| -6416.429|    51.23%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_hi_i.counter_v |
[08/27 20:40:08   3614s] |        |         |          |          |          |            |        |            |         | alue_o_1__reg/D                                    |
[08/27 20:40:08   3614s] |  -4.493|   -4.493| -6395.764| -6416.365|    51.23%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_hi_i.counter_v |
[08/27 20:40:08   3614s] |        |         |          |          |          |            |        |            |         | alue_o_1__reg/D                                    |
[08/27 20:40:08   3615s] |  -4.493|   -4.493| -6394.081| -6414.683|    51.23%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar.gen_demux[2].i_demux |
[08/27 20:40:08   3615s] |        |         |          |          |          |            |        |            |         | .select_q_1__reg/D                                 |
[08/27 20:40:08   3616s] |  -4.493|   -4.493| -6393.738| -6414.339|    51.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar.gen_demux[2].i_demux |
[08/27 20:40:08   3616s] |        |         |          |          |          |            |        |            |         | .select_q_1__reg/D                                 |
[08/27 20:40:08   3616s] |  -4.493|   -4.493| -6393.596| -6414.198|    51.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar.gen_demux[2].i_demux |
[08/27 20:40:08   3616s] |        |         |          |          |          |            |        |            |         | .select_q_1__reg/D                                 |
[08/27 20:40:08   3617s] |  -4.493|   -4.493| -6393.287| -6413.888|    51.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl/reg2hw[59]_reg/D      |
[08/27 20:40:09   3617s] |  -4.493|   -4.493| -6393.237| -6413.839|    51.24%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i.counter_v |
[08/27 20:40:09   3617s] |        |         |          |          |          |            |        |            |         | alue_o_4__reg/D                                    |
[08/27 20:40:09   3617s] |  -4.493|   -4.493| -6393.203| -6413.804|    51.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i.counter_v |
[08/27 20:40:09   3617s] |        |         |          |          |          |            |        |            |         | alue_o_4__reg/D                                    |
[08/27 20:40:09   3617s] |  -4.493|   -4.493| -6393.161| -6413.762|    51.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i.counter_v |
[08/27 20:40:09   3617s] |        |         |          |          |          |            |        |            |         | alue_o_4__reg/D                                    |
[08/27 20:40:09   3617s] |  -4.493|   -4.493| -6393.126| -6413.728|    51.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i.counter_v |
[08/27 20:40:09   3617s] |        |         |          |          |          |            |        |            |         | alue_o_4__reg/D                                    |
[08/27 20:40:09   3618s] |  -4.493|   -4.493| -6392.417| -6413.019|    51.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i.counter_v |
[08/27 20:40:09   3618s] |        |         |          |          |          |            |        |            |         | alue_o_0__reg/D                                    |
[08/27 20:40:09   3618s] |  -4.493|   -4.493| -6392.254| -6412.855|    51.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_BG16.DIVI |
[08/27 20:40:09   3618s] |        |         |          |          |          |            |        |            |         | DER_7__reg/D                                       |
[08/27 20:40:09   3618s] |  -4.493|   -4.493| -6392.205| -6412.807|    51.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_BG16.DIVI |
[08/27 20:40:09   3618s] |        |         |          |          |          |            |        |            |         | DER_7__reg/D                                       |
[08/27 20:40:10   3619s] |  -4.493|   -4.493| -6392.159| -6412.760|    51.24%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/all_periph_obi_rsp_109__reg/D    |
[08/27 20:40:10   3620s] |  -4.493|   -4.493| -6392.141| -6412.743|    51.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/all_periph_obi_rsp_108__reg/D    |
[08/27 20:40:10   3620s] |  -4.493|   -4.493| -6392.085| -6412.687|    51.24%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl/bootmode_qs_reg/D     |
[08/27 20:40:10   3620s] |  -4.493|   -4.493| -6392.061| -6412.662|    51.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl/bootmode_qs_reg/D     |
[08/27 20:40:10   3620s] |  -4.493|   -4.493| -6392.027| -6412.629|    51.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl_translate.r_opc_o_reg |
[08/27 20:40:10   3620s] |        |         |          |          |          |            |        |            |         | /D                                                 |
[08/27 20:40:10   3620s] |  -4.493|   -4.493| -6391.833| -6412.435|    51.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl_translate.r_opc_o_reg |
[08/27 20:40:10   3620s] |        |         |          |          |          |            |        |            |         | /D                                                 |
[08/27 20:40:10   3621s] |  -4.493|   -4.493| -6391.810| -6412.412|    51.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl_translate.r_opc_o_reg |
[08/27 20:40:10   3621s] |        |         |          |          |          |            |        |            |         | /D                                                 |
[08/27 20:40:10   3621s] |  -4.493|   -4.493| -6391.787| -6412.389|    51.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/all_periph_obi_rsp_116__reg/D    |
[08/27 20:40:11   3621s] |  -4.493|   -4.493| -6391.252| -6411.854|    51.25%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.gen_r |
[08/27 20:40:11   3621s] |        |         |          |          |          |            |        |            |         | om_snd_scratch.i_debug_rom.addr_q_4__reg/D         |
[08/27 20:40:11   3622s] |  -4.493|   -4.493| -6391.195| -6411.797|    51.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.gen_r |
[08/27 20:40:11   3622s] |        |         |          |          |          |            |        |            |         | om_snd_scratch.i_debug_rom.addr_q_4__reg/D         |
[08/27 20:40:11   3622s] |  -4.493|   -4.493| -6391.142| -6411.743|    51.25%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.gen_r |
[08/27 20:40:11   3622s] |        |         |          |          |          |            |        |            |         | om_snd_scratch.i_debug_rom.addr_q_4__reg/D         |
[08/27 20:40:11   3622s] |  -4.493|   -4.493| -6391.112| -6411.714|    51.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.read_addr_q_5_ |
[08/27 20:40:11   3622s] |        |         |          |          |          |            |        |            |         | _reg/D                                             |
[08/27 20:40:11   3622s] |  -4.493|   -4.493| -6391.003| -6411.605|    51.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.read_addr_q_5_ |
[08/27 20:40:11   3622s] |        |         |          |          |          |            |        |            |         | _reg/D                                             |
[08/27 20:40:11   3622s] |  -4.493|   -4.493| -6390.966| -6411.567|    51.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.read_addr_q_5_ |
[08/27 20:40:11   3622s] |        |         |          |          |          |            |        |            |         | _reg/D                                             |
[08/27 20:40:11   3623s] |  -4.493|   -4.493| -6390.809| -6411.411|    51.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.read_addr_q_5_ |
[08/27 20:40:11   3623s] |        |         |          |          |          |            |        |            |         | _reg/D                                             |
[08/27 20:40:11   3623s] |  -4.493|   -4.493| -6390.793| -6411.395|    51.26%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.gen_r |
[08/27 20:40:11   3623s] |        |         |          |          |          |            |        |            |         | om_snd_scratch.i_debug_rom.addr_q_0__reg/D         |
[08/27 20:40:12   3624s] |  -4.493|   -4.493| -6390.565| -6411.167|    51.26%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.fwd_r |
[08/27 20:40:12   3624s] |        |         |          |          |          |            |        |            |         | om_q_reg/D                                         |
[08/27 20:40:13   3626s] |  -4.493|   -4.493| -6393.531| -6414.132|    51.26%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_addr_5__reg/D          |
[08/27 20:40:13   3626s] |  -4.493|   -4.493| -6390.199| -6410.801|    51.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_addr_0__reg/D          |
[08/27 20:40:13   3627s] |  -4.493|   -4.493| -6386.506| -6407.108|    51.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x |
[08/27 20:40:13   3627s] |        |         |          |          |          |            |        |            |         | 32xBx1.sel_q_reg/D                                 |
[08/27 20:40:14   3628s] |  -4.493|   -4.493| -6386.446| -6407.047|    51.27%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_wen_reg/D              |
[08/27 20:40:14   3628s] |  -4.493|   -4.493| -6386.373| -6406.974|    51.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_wen_reg/D              |
[08/27 20:40:14   3629s] |  -4.493|   -4.493| -6386.337| -6406.938|    51.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_wen_reg/D              |
[08/27 20:40:14   3629s] |  -4.493|   -4.493| -6379.485| -6400.086|    51.27%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.sbda |
[08/27 20:40:14   3629s] |        |         |          |          |          |            |        |            |         | ta_o_10__reg/D                                     |
[08/27 20:40:14   3630s] |  -4.493|   -4.493| -6377.597| -6398.198|    51.28%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x |
[08/27 20:40:14   3630s] |        |         |          |          |          |            |        |            |         | 32xBx1.sel_q_reg/D                                 |
[08/27 20:40:15   3630s] |  -4.493|   -4.493| -6377.328| -6397.929|    51.28%|   0:00:01.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.req_q_reg/D    |
[08/27 20:40:15   3631s] |  -4.493|   -4.493| -6377.311| -6397.912|    51.28%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.req_q_reg/D    |
[08/27 20:40:15   3631s] |  -4.493|   -4.493| -6377.180| -6397.781|    51.28%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.req_q_reg/D    |
[08/27 20:40:15   3632s] |  -4.493|   -4.493| -6377.150| -6397.752|    51.28%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x |
[08/27 20:40:15   3632s] |        |         |          |          |          |            |        |            |         | 32xBx1.sel_q_reg/D                                 |
[08/27 20:40:15   3632s] |  -4.493|   -4.493| -6377.150| -6397.751|    51.28%|   0:00:00.0| 3756.2M|          NA|       NA| NA                                                 |
[08/27 20:40:15   3632s] |  -4.493|   -4.493| -6377.150| -6397.751|    51.28%|   0:00:00.0| 3756.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:40:15   3632s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:40:15   3632s] +--------+---------+----------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:40:15   3632s] 
[08/27 20:40:15   3632s] *** Finish Core Optimize Step (cpu=0:05:23 real=0:01:51 mem=3756.2M) ***
[08/27 20:40:15   3632s] 
[08/27 20:40:15   3632s] *** Finished Optimize Step Cumulative (cpu=0:05:23 real=0:01:51 mem=3756.2M) ***
[08/27 20:40:15   3632s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.980 TNS -20.602; mem2reg* WNS -0.369 TNS -3.207; reg2mem* WNS 0.041 TNS 0.000; reg2reg* WNS -4.493 TNS -6377.150; HEPG WNS -4.493 TNS -6377.150; all paths WNS -4.493 TNS -6397.751
[08/27 20:40:15   3632s] ** GigaOpt Optimizer WNS Slack -4.493 TNS Slack -6397.751 Density 51.28
[08/27 20:40:15   3632s] Placement Snapshot: Density distribution:
[08/27 20:40:15   3632s] [1.00 -  +++]: 63 (7.46%)
[08/27 20:40:15   3632s] [0.95 - 1.00]: 28 (3.31%)
[08/27 20:40:15   3632s] [0.90 - 0.95]: 5 (0.59%)
[08/27 20:40:15   3632s] [0.85 - 0.90]: 11 (1.30%)
[08/27 20:40:15   3632s] [0.80 - 0.85]: 20 (2.37%)
[08/27 20:40:15   3632s] [0.75 - 0.80]: 34 (4.02%)
[08/27 20:40:15   3632s] [0.70 - 0.75]: 38 (4.50%)
[08/27 20:40:15   3632s] [0.65 - 0.70]: 38 (4.50%)
[08/27 20:40:15   3632s] [0.60 - 0.65]: 35 (4.14%)
[08/27 20:40:15   3632s] [0.55 - 0.60]: 35 (4.14%)
[08/27 20:40:15   3632s] [0.50 - 0.55]: 41 (4.85%)
[08/27 20:40:15   3632s] [0.45 - 0.50]: 68 (8.05%)
[08/27 20:40:15   3632s] [0.40 - 0.45]: 56 (6.63%)
[08/27 20:40:15   3632s] [0.35 - 0.40]: 119 (14.08%)
[08/27 20:40:15   3632s] [0.30 - 0.35]: 158 (18.70%)
[08/27 20:40:15   3632s] [0.25 - 0.30]: 77 (9.11%)
[08/27 20:40:15   3632s] [0.20 - 0.25]: 16 (1.89%)
[08/27 20:40:15   3632s] [0.15 - 0.20]: 1 (0.12%)
[08/27 20:40:15   3632s] [0.10 - 0.15]: 0 (0.00%)
[08/27 20:40:15   3632s] [0.05 - 0.10]: 2 (0.24%)
[08/27 20:40:15   3632s] [0.00 - 0.05]: 0 (0.00%)
[08/27 20:40:15   3632s] Begin: Area Reclaim Optimization
[08/27 20:40:15   3632s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:00:32.7/0:52:33.1 (1.2), mem = 3756.2M
[08/27 20:40:16   3633s] Reclaim Optimization WNS Slack -4.493  TNS Slack -6397.751 Density 51.28
[08/27 20:40:16   3633s] +----------+---------+--------+---------+------------+--------+
[08/27 20:40:16   3633s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/27 20:40:16   3633s] +----------+---------+--------+---------+------------+--------+
[08/27 20:40:16   3633s] |    51.28%|        -|  -4.493|-6397.751|   0:00:00.0| 3756.2M|
[08/27 20:40:16   3633s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 20:40:18   3640s] |    51.19%|      118|  -4.486|-6395.508|   0:00:02.0| 3756.2M|
[08/27 20:40:20   3644s] |    51.11%|      288|  -4.486|-6396.868|   0:00:02.0| 3756.2M|
[08/27 20:40:20   3645s] |    51.11%|        0|  -4.486|-6396.868|   0:00:00.0| 3756.2M|
[08/27 20:40:20   3645s] +----------+---------+--------+---------+------------+--------+
[08/27 20:40:20   3645s] Reclaim Optimization End WNS Slack -4.486  TNS Slack -6396.868 Density 51.11
[08/27 20:40:20   3645s] 
[08/27 20:40:20   3645s] ** Summary: Restruct = 0 Buffer Deletion = 97 Declone = 26 Resize = 219 **
[08/27 20:40:20   3645s] --------------------------------------------------------------
[08/27 20:40:20   3645s] |                                   | Total     | Sequential |
[08/27 20:40:20   3645s] --------------------------------------------------------------
[08/27 20:40:20   3645s] | Num insts resized                 |     219  |       0    |
[08/27 20:40:20   3645s] | Num insts undone                  |      69  |       0    |
[08/27 20:40:20   3645s] | Num insts Downsized               |     219  |       0    |
[08/27 20:40:20   3645s] | Num insts Samesized               |       0  |       0    |
[08/27 20:40:20   3645s] | Num insts Upsized                 |       0  |       0    |
[08/27 20:40:20   3645s] | Num multiple commits+uncommits    |       0  |       -    |
[08/27 20:40:20   3645s] --------------------------------------------------------------
[08/27 20:40:20   3645s] End: Core Area Reclaim Optimization (cpu = 0:00:12.4) (real = 0:00:05.0) **
[08/27 20:40:20   3645s] *** AreaOpt [finish] : cpu/real = 0:00:12.4/0:00:05.1 (2.5), totSession cpu/real = 1:00:45.2/0:52:38.1 (1.2), mem = 3756.2M
[08/27 20:40:20   3645s] 
[08/27 20:40:20   3645s] =============================================================================================
[08/27 20:40:20   3645s]  Step TAT Report for AreaOpt #2
[08/27 20:40:20   3645s] =============================================================================================
[08/27 20:40:20   3645s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:40:20   3645s] ---------------------------------------------------------------------------------------------
[08/27 20:40:20   3645s] [ SlackTraversorInit     ]      1   0:00:00.3  (   6.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:40:20   3645s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:40:20   3645s] [ OptSingleIteration     ]      3   0:00:00.2  (   4.0 % )     0:00:03.9 /  0:00:11.3    2.9
[08/27 20:40:20   3645s] [ OptGetWeight           ]    338   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/27 20:40:20   3645s] [ OptEval                ]    338   0:00:01.1  (  22.5 % )     0:00:01.1 /  0:00:05.5    4.8
[08/27 20:40:20   3645s] [ OptCommit              ]    338   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    0.7
[08/27 20:40:20   3645s] [ IncrTimingUpdate       ]    112   0:00:02.0  (  39.3 % )     0:00:02.0 /  0:00:04.2    2.1
[08/27 20:40:20   3645s] [ PostCommitDelayCalc    ]    359   0:00:00.4  (   8.8 % )     0:00:00.4 /  0:00:01.1    2.5
[08/27 20:40:20   3645s] [ MISC                   ]          0:00:00.8  (  16.2 % )     0:00:00.8 /  0:00:00.9    1.1
[08/27 20:40:20   3645s] ---------------------------------------------------------------------------------------------
[08/27 20:40:20   3645s]  AreaOpt #2 TOTAL                   0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:12.4    2.5
[08/27 20:40:20   3645s] ---------------------------------------------------------------------------------------------
[08/27 20:40:20   3645s] 
[08/27 20:40:20   3645s] End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:05, mem=3603.23M, totSessionCpu=1:00:45).
[08/27 20:40:20   3645s] Placement Snapshot: Density distribution:
[08/27 20:40:20   3645s] [1.00 -  +++]: 64 (7.57%)
[08/27 20:40:20   3645s] [0.95 - 1.00]: 28 (3.31%)
[08/27 20:40:20   3645s] [0.90 - 0.95]: 5 (0.59%)
[08/27 20:40:20   3645s] [0.85 - 0.90]: 10 (1.18%)
[08/27 20:40:20   3645s] [0.80 - 0.85]: 20 (2.37%)
[08/27 20:40:20   3645s] [0.75 - 0.80]: 36 (4.26%)
[08/27 20:40:20   3645s] [0.70 - 0.75]: 36 (4.26%)
[08/27 20:40:20   3645s] [0.65 - 0.70]: 39 (4.62%)
[08/27 20:40:20   3645s] [0.60 - 0.65]: 37 (4.38%)
[08/27 20:40:20   3645s] [0.55 - 0.60]: 33 (3.91%)
[08/27 20:40:20   3645s] [0.50 - 0.55]: 40 (4.73%)
[08/27 20:40:20   3645s] [0.45 - 0.50]: 69 (8.17%)
[08/27 20:40:20   3645s] [0.40 - 0.45]: 58 (6.86%)
[08/27 20:40:20   3645s] [0.35 - 0.40]: 122 (14.44%)
[08/27 20:40:20   3645s] [0.30 - 0.35]: 154 (18.22%)
[08/27 20:40:20   3645s] [0.25 - 0.30]: 77 (9.11%)
[08/27 20:40:20   3645s] [0.20 - 0.25]: 14 (1.66%)
[08/27 20:40:20   3645s] [0.15 - 0.20]: 1 (0.12%)
[08/27 20:40:20   3645s] [0.10 - 0.15]: 1 (0.12%)
[08/27 20:40:20   3645s] [0.05 - 0.10]: 1 (0.12%)
[08/27 20:40:20   3645s] [0.00 - 0.05]: 0 (0.00%)
[08/27 20:40:20   3645s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.1
[08/27 20:40:20   3645s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.1
[08/27 20:40:21   3645s] ** GigaOpt Optimizer WNS Slack -4.486 TNS Slack -6396.868 Density 51.11
[08/27 20:40:21   3645s] 
[08/27 20:40:21   3645s] *** Finish pre-CTS Setup Fixing (cpu=0:05:36 real=0:01:58 mem=3603.2M) ***
[08/27 20:40:21   3645s] 
[08/27 20:40:21   3645s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2714319.1
[08/27 20:40:21   3645s] TotalInstCnt at PhyDesignMc Destruction: 34,118
[08/27 20:40:21   3645s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.7
[08/27 20:40:21   3645s] *** SetupOpt [finish] : cpu/real = 0:05:39.7/0:02:00.6 (2.8), totSession cpu/real = 1:00:45.6/0:52:38.5 (1.2), mem = 3374.8M
[08/27 20:40:21   3645s] 
[08/27 20:40:21   3645s] =============================================================================================
[08/27 20:40:21   3645s]  Step TAT Report for TnsOpt #1
[08/27 20:40:21   3645s] =============================================================================================
[08/27 20:40:21   3645s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:40:21   3645s] ---------------------------------------------------------------------------------------------
[08/27 20:40:21   3645s] [ AreaOpt                ]      1   0:00:00.8  (   0.7 % )     0:00:05.1 /  0:00:12.4    2.5
[08/27 20:40:21   3645s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:40:21   3645s] [ SlackTraversorInit     ]      3   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[08/27 20:40:21   3645s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:40:21   3645s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:40:21   3645s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.1
[08/27 20:40:21   3645s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.1
[08/27 20:40:21   3645s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:40:21   3645s] [ TransformInit          ]      1   0:00:02.6  (   2.1 % )     0:00:02.6 /  0:00:02.5    1.0
[08/27 20:40:21   3645s] [ OptSingleIteration     ]    653   0:00:02.7  (   2.3 % )     0:01:46.1 /  0:05:17.0    3.0
[08/27 20:40:21   3645s] [ OptGetWeight           ]    988   0:00:01.3  (   1.1 % )     0:00:01.3 /  0:00:01.2    0.9
[08/27 20:40:21   3645s] [ OptEval                ]    988   0:00:41.8  (  34.7 % )     0:00:41.8 /  0:02:55.0    4.2
[08/27 20:40:21   3645s] [ OptCommit              ]    988   0:00:03.1  (   2.5 % )     0:00:03.1 /  0:00:03.2    1.0
[08/27 20:40:21   3645s] [ IncrTimingUpdate       ]    694   0:00:32.4  (  26.9 % )     0:00:32.4 /  0:01:29.4    2.8
[08/27 20:40:21   3645s] [ PostCommitDelayCalc    ]   1009   0:00:04.2  (   3.5 % )     0:00:04.2 /  0:00:13.2    3.1
[08/27 20:40:21   3645s] [ SetupOptGetWorkingSet  ]   1667   0:00:19.4  (  16.1 % )     0:00:19.4 /  0:00:28.9    1.5
[08/27 20:40:21   3645s] [ SetupOptGetActiveNode  ]   1667   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.7
[08/27 20:40:21   3645s] [ SetupOptSlackGraph     ]    650   0:00:01.1  (   0.9 % )     0:00:01.1 /  0:00:03.6    3.2
[08/27 20:40:21   3645s] [ MISC                   ]          0:00:09.7  (   8.0 % )     0:00:09.7 /  0:00:17.8    1.8
[08/27 20:40:21   3645s] ---------------------------------------------------------------------------------------------
[08/27 20:40:21   3645s]  TnsOpt #1 TOTAL                    0:02:00.6  ( 100.0 % )     0:02:00.6 /  0:05:39.7    2.8
[08/27 20:40:21   3645s] ---------------------------------------------------------------------------------------------
[08/27 20:40:21   3645s] 
[08/27 20:40:21   3645s] End: GigaOpt Optimization in TNS mode
[08/27 20:40:21   3646s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3035.8M
[08/27 20:40:22   3646s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.061, MEM:3035.8M
[08/27 20:40:22   3646s] 
[08/27 20:40:22   3646s] *** Start incrementalPlace ***
[08/27 20:40:22   3646s] User Input Parameters:
[08/27 20:40:22   3646s] - Congestion Driven    : On
[08/27 20:40:22   3646s] - Timing Driven        : On
[08/27 20:40:22   3646s] - Area-Violation Based : On
[08/27 20:40:22   3646s] - Start Rollback Level : -5
[08/27 20:40:22   3646s] - Legalized            : On
[08/27 20:40:22   3646s] - Window Based         : Off
[08/27 20:40:22   3646s] - eDen incr mode       : Off
[08/27 20:40:22   3646s] - Small incr mode      : Off
[08/27 20:40:22   3646s] 
[08/27 20:40:22   3646s] no activity file in design. spp won't run.
[08/27 20:40:22   3646s] Collecting buffer chain nets ...
[08/27 20:40:22   3646s] No Views given, use default active views for adaptive view pruning
[08/27 20:40:22   3646s] SKP will enable view:
[08/27 20:40:22   3646s]   func_view_wc
[08/27 20:40:22   3646s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3035.8M
[08/27 20:40:22   3646s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.026, REAL:0.027, MEM:3035.8M
[08/27 20:40:22   3646s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3035.8M
[08/27 20:40:22   3646s] Starting Early Global Route congestion estimation: mem = 3035.8M
[08/27 20:40:22   3646s] (I)       Started Loading and Dumping File ( Curr Mem: 3035.81 MB )
[08/27 20:40:22   3646s] (I)       Reading DB...
[08/27 20:40:22   3646s] (I)       Read data from FE... (mem=3035.8M)
[08/27 20:40:22   3646s] (I)       Read nodes and places... (mem=3035.8M)
[08/27 20:40:22   3646s] (I)       Done Read nodes and places (cpu=0.057s, mem=3050.7M)
[08/27 20:40:22   3646s] (I)       Read nets... (mem=3050.7M)
[08/27 20:40:22   3646s] (I)       Done Read nets (cpu=0.164s, mem=3058.2M)
[08/27 20:40:22   3646s] (I)       Done Read data from FE (cpu=0.221s, mem=3058.2M)
[08/27 20:40:22   3646s] (I)       before initializing RouteDB syMemory usage = 3058.2 MB
[08/27 20:40:22   3646s] (I)       == Non-default Options ==
[08/27 20:40:22   3646s] (I)       Maximum routing layer                              : 4
[08/27 20:40:22   3646s] (I)       Number threads                                     : 8
[08/27 20:40:22   3646s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:40:22   3646s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:40:22   3646s] (I)       Use row-based GCell size
[08/27 20:40:22   3646s] (I)       GCell unit size  : 3780
[08/27 20:40:22   3646s] (I)       GCell multiplier : 1
[08/27 20:40:22   3646s] (I)       build grid graph
[08/27 20:40:22   3646s] (I)       build grid graph start
[08/27 20:40:22   3646s] [NR-eGR] Track table information for default rule: 
[08/27 20:40:22   3646s] [NR-eGR] Metal1 has no routable track
[08/27 20:40:22   3646s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:40:22   3646s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:40:22   3646s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:40:22   3646s] (I)       build grid graph end
[08/27 20:40:22   3646s] (I)       ===========================================================================
[08/27 20:40:22   3646s] (I)       == Report All Rule Vias ==
[08/27 20:40:22   3646s] (I)       ===========================================================================
[08/27 20:40:22   3646s] (I)        Via Rule : (Default)
[08/27 20:40:22   3646s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:40:22   3646s] (I)       ---------------------------------------------------------------------------
[08/27 20:40:22   3646s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:40:22   3646s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:40:22   3646s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:40:22   3646s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:40:22   3646s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:40:22   3646s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:40:22   3646s] (I)       ===========================================================================
[08/27 20:40:22   3646s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3058.18 MB )
[08/27 20:40:22   3646s] (I)       Num PG vias on layer 2 : 0
[08/27 20:40:22   3646s] (I)       Num PG vias on layer 3 : 0
[08/27 20:40:22   3646s] (I)       Num PG vias on layer 4 : 0
[08/27 20:40:22   3646s] [NR-eGR] Read 80495 PG shapes
[08/27 20:40:22   3646s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3058.18 MB )
[08/27 20:40:22   3646s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:40:22   3646s] [NR-eGR] #Instance Blockages : 7088
[08/27 20:40:22   3646s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:40:22   3646s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:40:22   3646s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:40:22   3646s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:40:22   3646s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:40:22   3646s] (I)       readDataFromPlaceDB
[08/27 20:40:22   3646s] (I)       Read net information..
[08/27 20:40:22   3646s] [NR-eGR] Read numTotalNets=34776  numIgnoredNets=48
[08/27 20:40:22   3646s] (I)       Read testcase time = 0.016 seconds
[08/27 20:40:22   3646s] 
[08/27 20:40:22   3646s] (I)       early_global_route_priority property id does not exist.
[08/27 20:40:22   3646s] (I)       Start initializing grid graph
[08/27 20:40:22   3646s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:40:22   3646s] (I)       End initializing grid graph
[08/27 20:40:22   3646s] (I)       Model blockages into capacity
[08/27 20:40:22   3646s] (I)       Read Num Blocks=109513  Num Prerouted Wires=0  Num CS=0
[08/27 20:40:22   3646s] (I)       Started Modeling ( Curr Mem: 3065.87 MB )
[08/27 20:40:22   3646s] (I)       Layer 1 (H) : #blockages 69574 : #preroutes 0
[08/27 20:40:22   3646s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:40:22   3646s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:40:22   3646s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3065.87 MB )
[08/27 20:40:22   3646s] (I)       -- layer congestion ratio --
[08/27 20:40:22   3646s] (I)       Layer 1 : 0.100000
[08/27 20:40:22   3646s] (I)       Layer 2 : 0.700000
[08/27 20:40:22   3646s] (I)       Layer 3 : 0.700000
[08/27 20:40:22   3646s] (I)       Layer 4 : 0.700000
[08/27 20:40:22   3646s] (I)       ----------------------------
[08/27 20:40:22   3646s] (I)       Number of ignored nets = 48
[08/27 20:40:22   3646s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:40:22   3646s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:40:22   3646s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:40:22   3646s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:40:22   3646s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:40:22   3646s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:40:22   3646s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:40:22   3646s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:40:22   3646s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:40:22   3646s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:40:22   3646s] (I)       Before initializing Early Global Route syMemory usage = 3065.9 MB
[08/27 20:40:22   3646s] (I)       Ndr track 0 does not exist
[08/27 20:40:22   3646s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:40:22   3646s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:40:22   3646s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:40:22   3646s] (I)       Site width          :   480  (dbu)
[08/27 20:40:22   3646s] (I)       Row height          :  3780  (dbu)
[08/27 20:40:22   3646s] (I)       GCell width         :  3780  (dbu)
[08/27 20:40:22   3646s] (I)       GCell height        :  3780  (dbu)
[08/27 20:40:22   3646s] (I)       Grid                :   487   487     4
[08/27 20:40:22   3646s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:40:22   3646s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:40:22   3646s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:40:22   3646s] (I)       Default wire width  :   160   200   200   200
[08/27 20:40:22   3646s] (I)       Default wire space  :   180   210   210   210
[08/27 20:40:22   3646s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:40:22   3646s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:40:22   3646s] (I)       First track coord   :     0   240   480   240
[08/27 20:40:22   3646s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:40:22   3646s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:40:22   3646s] (I)       Num of masks        :     1     1     1     1
[08/27 20:40:22   3646s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:40:22   3646s] (I)       --------------------------------------------------------
[08/27 20:40:22   3646s] 
[08/27 20:40:22   3646s] [NR-eGR] ============ Routing rule table ============
[08/27 20:40:22   3646s] [NR-eGR] Rule id: 0  Nets: 34728 
[08/27 20:40:22   3646s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:40:22   3646s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:40:22   3646s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:40:22   3646s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:40:22   3646s] [NR-eGR] ========================================
[08/27 20:40:22   3646s] [NR-eGR] 
[08/27 20:40:22   3646s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:40:22   3646s] (I)       blocked tracks on layer2 : = 874014 / 2133547 (40.97%)
[08/27 20:40:22   3646s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:40:22   3646s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:40:22   3646s] (I)       After initializing Early Global Route syMemory usage = 3075.4 MB
[08/27 20:40:22   3646s] (I)       Finished Loading and Dumping File ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 3075.37 MB )
[08/27 20:40:22   3646s] (I)       Reset routing kernel
[08/27 20:40:22   3646s] (I)       Started Global Routing ( Curr Mem: 3075.37 MB )
[08/27 20:40:22   3646s] (I)       ============= Initialization =============
[08/27 20:40:22   3646s] (I)       totalPins=123906  totalGlobalPin=119573 (96.50%)
[08/27 20:40:22   3646s] (I)       Started Net group 1 ( Curr Mem: 3075.37 MB )
[08/27 20:40:22   3646s] (I)       Started Build MST ( Curr Mem: 3075.37 MB )
[08/27 20:40:22   3646s] (I)       Generate topology with 8 threads
[08/27 20:40:22   3647s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3087.37 MB )
[08/27 20:40:22   3647s] (I)       total 2D Cap : 3717412 = (2629616 H, 1087796 V)
[08/27 20:40:22   3647s] [NR-eGR] Layer group 1: route 34728 net(s) in layer range [2, 4]
[08/27 20:40:22   3647s] (I)       
[08/27 20:40:22   3647s] (I)       ============  Phase 1a Route ============
[08/27 20:40:22   3647s] (I)       Started Phase 1a ( Curr Mem: 3079.37 MB )
[08/27 20:40:22   3647s] (I)       Started Pattern routing ( Curr Mem: 3079.37 MB )
[08/27 20:40:22   3647s] (I)       Finished Pattern routing ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:22   3647s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3079.37 MB )
[08/27 20:40:22   3647s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 428
[08/27 20:40:22   3647s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:22   3647s] (I)       Usage: 484624 = (250829 H, 233795 V) = (9.54% H, 21.49% V) = (9.481e+05um H, 8.837e+05um V)
[08/27 20:40:22   3647s] (I)       Finished Phase 1a ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:22   3647s] (I)       
[08/27 20:40:22   3647s] (I)       ============  Phase 1b Route ============
[08/27 20:40:22   3647s] (I)       Started Phase 1b ( Curr Mem: 3079.37 MB )
[08/27 20:40:22   3647s] (I)       Started Monotonic routing ( Curr Mem: 3079.37 MB )
[08/27 20:40:22   3647s] (I)       Finished Monotonic routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:22   3647s] (I)       Usage: 485395 = (251362 H, 234033 V) = (9.56% H, 21.51% V) = (9.501e+05um H, 8.846e+05um V)
[08/27 20:40:22   3647s] (I)       Overflow of layer group 1: 0.73% H + 2.51% V. EstWL: 1.834793e+06um
[08/27 20:40:22   3647s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:22   3647s] (I)       
[08/27 20:40:22   3647s] (I)       ============  Phase 1c Route ============
[08/27 20:40:22   3647s] (I)       Started Phase 1c ( Curr Mem: 3079.37 MB )
[08/27 20:40:22   3647s] (I)       Started Two level routing ( Curr Mem: 3079.37 MB )
[08/27 20:40:22   3647s] (I)       Level2 Grid: 98 x 98
[08/27 20:40:22   3647s] (I)       Started Two Level Routing ( Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Finished Two level routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Usage: 488066 = (253615 H, 234451 V) = (9.64% H, 21.55% V) = (9.587e+05um H, 8.862e+05um V)
[08/27 20:40:23   3647s] (I)       Finished Phase 1c ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       
[08/27 20:40:23   3647s] (I)       ============  Phase 1d Route ============
[08/27 20:40:23   3647s] (I)       Started Phase 1d ( Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Started Detoured routing ( Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Usage: 488066 = (253615 H, 234451 V) = (9.64% H, 21.55% V) = (9.587e+05um H, 8.862e+05um V)
[08/27 20:40:23   3647s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       
[08/27 20:40:23   3647s] (I)       ============  Phase 1e Route ============
[08/27 20:40:23   3647s] (I)       Started Phase 1e ( Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Started Route legalization ( Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Usage: 488066 = (253615 H, 234451 V) = (9.64% H, 21.55% V) = (9.587e+05um H, 8.862e+05um V)
[08/27 20:40:23   3647s] [NR-eGR] Early Global Route overflow of layer group 1: 0.48% H + 1.61% V. EstWL: 1.844889e+06um
[08/27 20:40:23   3647s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Started Layer assignment ( Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3079.37 MB )
[08/27 20:40:23   3647s] (I)       Running layer assignment with 8 threads
[08/27 20:40:23   3648s] (I)       Finished Layer assignment ( CPU: 0.71 sec, Real: 0.29 sec, Curr Mem: 3075.37 MB )
[08/27 20:40:23   3648s] (I)       Finished Net group 1 ( CPU: 1.32 sec, Real: 0.85 sec, Curr Mem: 3075.37 MB )
[08/27 20:40:23   3648s] (I)       
[08/27 20:40:23   3648s] (I)       ============  Phase 1l Route ============
[08/27 20:40:23   3648s] (I)       Started Phase 1l ( Curr Mem: 3075.37 MB )
[08/27 20:40:23   3648s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3075.37 MB )
[08/27 20:40:23   3648s] (I)       
[08/27 20:40:23   3648s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:40:23   3648s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:40:23   3648s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:40:23   3648s] [NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-25)    OverCon 
[08/27 20:40:23   3648s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:40:23   3648s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:40:23   3648s] [NR-eGR]  Metal2  (2)       267( 0.17%)        54( 0.03%)        13( 0.01%)        16( 0.01%)   ( 0.22%) 
[08/27 20:40:23   3648s] [NR-eGR]  Metal3  (3)      1946( 1.21%)        78( 0.05%)         1( 0.00%)        33( 0.02%)   ( 1.28%) 
[08/27 20:40:23   3648s] [NR-eGR]  Metal4  (4)        69( 0.04%)        52( 0.03%)        26( 0.02%)         3( 0.00%)   ( 0.09%) 
[08/27 20:40:23   3648s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:40:23   3648s] [NR-eGR] Total             2282( 0.47%)       184( 0.04%)        40( 0.01%)        52( 0.01%)   ( 0.53%) 
[08/27 20:40:23   3648s] [NR-eGR] 
[08/27 20:40:23   3648s] (I)       Finished Global Routing ( CPU: 1.35 sec, Real: 0.88 sec, Curr Mem: 3075.37 MB )
[08/27 20:40:23   3648s] (I)       total 2D Cap : 3737376 = (2647883 H, 1089493 V)
[08/27 20:40:23   3648s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.15% H + 1.28% V
[08/27 20:40:23   3648s] [NR-eGR] Overflow after Early Global Route 0.42% H + 1.67% V
[08/27 20:40:23   3648s] Early Global Route congestion estimation runtime: 1.77 seconds, mem = 3075.4M
[08/27 20:40:23   3648s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.772, REAL:1.307, MEM:3075.4M
[08/27 20:40:23   3648s] OPERPROF: Starting HotSpotCal at level 1, MEM:3075.4M
[08/27 20:40:23   3648s] [hotspot] +------------+---------------+---------------+
[08/27 20:40:23   3648s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:40:23   3648s] [hotspot] +------------+---------------+---------------+
[08/27 20:40:23   3648s] [hotspot] | normalized |         22.30 |         34.89 |
[08/27 20:40:23   3648s] [hotspot] +------------+---------------+---------------+
[08/27 20:40:23   3648s] Local HotSpot Analysis: normalized max congestion hotspot area = 22.30, normalized total congestion hotspot area = 34.89 (area is in unit of 4 std-cell row bins)
[08/27 20:40:23   3648s] [hotspot] max/total 22.30/34.89, big hotspot (>10) total 20.98
[08/27 20:40:23   3648s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:40:23   3648s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:40:23   3648s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:40:23   3648s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:40:23   3648s] [hotspot] |  1  |   547.08   547.08   607.56   698.28 |       21.57   |
[08/27 20:40:23   3648s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:40:23   3648s] [hotspot] |  2  |  1303.08   909.96  1363.56   970.44 |        2.89   |
[08/27 20:40:23   3648s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:40:23   3648s] [hotspot] |  3  |  1303.08   970.44  1363.56  1030.92 |        2.36   |
[08/27 20:40:23   3648s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:40:23   3648s] [hotspot] |  4  |   547.08   486.60   607.56   547.08 |        1.90   |
[08/27 20:40:23   3648s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:40:23   3648s] [hotspot] |  5  |   607.56   637.80   668.04   698.28 |        0.92   |
[08/27 20:40:23   3648s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:40:23   3648s] Top 5 hotspots total area: 29.64
[08/27 20:40:23   3648s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.025, REAL:0.027, MEM:3075.4M
[08/27 20:40:23   3648s] 
[08/27 20:40:23   3648s] === incrementalPlace Internal Loop 1 ===
[08/27 20:40:23   3648s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 20:40:23   3648s] OPERPROF: Starting IPInitSPData at level 1, MEM:3075.4M
[08/27 20:40:23   3648s] #spOpts: N=130 minPadR=1.1 
[08/27 20:40:23   3648s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3075.4M
[08/27 20:40:23   3648s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:40:23   3648s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.127, REAL:0.128, MEM:3075.4M
[08/27 20:40:23   3648s] OPERPROF:   Starting post-place ADS at level 2, MEM:3075.4M
[08/27 20:40:23   3648s] ADSU 0.512 -> 0.523. GS 30.240
[08/27 20:40:23   3648s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.102, REAL:0.103, MEM:3075.4M
[08/27 20:40:23   3648s] OPERPROF:   Starting spMPad at level 2, MEM:3075.4M
[08/27 20:40:23   3648s] OPERPROF:     Starting spContextMPad at level 3, MEM:3075.4M
[08/27 20:40:23   3648s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3075.4M
[08/27 20:40:23   3648s] OPERPROF:   Finished spMPad at level 2, CPU:0.022, REAL:0.022, MEM:3075.4M
[08/27 20:40:23   3648s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3075.4M
[08/27 20:40:23   3648s] no activity file in design. spp won't run.
[08/27 20:40:23   3648s] [spp] 0
[08/27 20:40:23   3648s] [adp] 0:1:1:3
[08/27 20:40:23   3648s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.019, REAL:0.019, MEM:3075.4M
[08/27 20:40:23   3648s] SP #FI/SF FL/PI 0/0 34118/0
[08/27 20:40:23   3648s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.349, REAL:0.352, MEM:3075.4M
[08/27 20:40:23   3648s] PP off. flexM 0
[08/27 20:40:23   3648s] OPERPROF: Starting CDPad at level 1, MEM:3075.4M
[08/27 20:40:23   3648s] 3DP is on.
[08/27 20:40:23   3648s] 3DP OF M2 0.010, M4 0.007. Diff 0
[08/27 20:40:23   3648s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/27 20:40:24   3649s] CDPadU 0.741 -> 0.753. R=0.532, N=34118, GS=3.780
[08/27 20:40:24   3649s] OPERPROF: Finished CDPad at level 1, CPU:0.748, REAL:0.223, MEM:3080.9M
[08/27 20:40:24   3649s] OPERPROF: Starting InitSKP at level 1, MEM:3080.9M
[08/27 20:40:24   3649s] no activity file in design. spp won't run.
[08/27 20:40:24   3652s] no activity file in design. spp won't run.
[08/27 20:40:27   3657s] *** Finished SKP initialization (cpu=0:00:08.0, real=0:00:03.0)***
[08/27 20:40:27   3657s] OPERPROF: Finished InitSKP at level 1, CPU:8.016, REAL:3.013, MEM:3351.0M
[08/27 20:40:27   3657s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:40:27   3657s] no activity file in design. spp won't run.
[08/27 20:40:27   3657s] 
[08/27 20:40:27   3657s] AB Est...
[08/27 20:40:27   3657s] OPERPROF: Starting npPlace at level 1, MEM:3362.3M
[08/27 20:40:27   3657s] OPERPROF: Finished npPlace at level 1, CPU:0.280, REAL:0.154, MEM:3434.4M
[08/27 20:40:27   3658s] Iteration  5: Skipped, with CDP Off
[08/27 20:40:27   3658s] 
[08/27 20:40:27   3658s] AB Est...
[08/27 20:40:27   3658s] OPERPROF: Starting npPlace at level 1, MEM:3466.4M
[08/27 20:40:27   3658s] OPERPROF: Finished npPlace at level 1, CPU:0.248, REAL:0.103, MEM:3434.4M
[08/27 20:40:27   3658s] Iteration  6: Skipped, with CDP Off
[08/27 20:40:27   3658s] 
[08/27 20:40:27   3658s] AB Est...
[08/27 20:40:27   3658s] OPERPROF: Starting npPlace at level 1, MEM:3466.4M
[08/27 20:40:27   3658s] OPERPROF: Finished npPlace at level 1, CPU:0.229, REAL:0.095, MEM:3434.4M
[08/27 20:40:27   3658s] Iteration  7: Skipped, with CDP Off
[08/27 20:40:28   3659s] OPERPROF: Starting npPlace at level 1, MEM:3562.4M
[08/27 20:40:28   3659s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 20:40:28   3659s] No instances found in the vector
[08/27 20:40:28   3659s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3466.4M, DRC: 0)
[08/27 20:40:28   3659s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:40:28   3659s] Starting Early Global Route supply map. mem = 3466.4M
[08/27 20:40:28   3659s] Finished Early Global Route supply map. mem = 3489.4M
[08/27 20:41:04   3762s] Iteration  8: Total net bbox = 1.382e+06 (6.67e+05 7.15e+05)
[08/27 20:41:04   3762s]               Est.  stn bbox = 1.681e+06 (8.15e+05 8.66e+05)
[08/27 20:41:04   3762s]               cpu = 0:01:43 real = 0:00:36.0 mem = 3602.7M
[08/27 20:41:04   3762s] OPERPROF: Finished npPlace at level 1, CPU:103.531, REAL:36.183, MEM:3506.7M
[08/27 20:41:04   3762s] no activity file in design. spp won't run.
[08/27 20:41:04   3762s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:41:04   3762s] no activity file in design. spp won't run.
[08/27 20:41:04   3763s] OPERPROF: Starting npPlace at level 1, MEM:3474.7M
[08/27 20:41:04   3763s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 20:41:04   3763s] No instances found in the vector
[08/27 20:41:04   3763s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3378.7M, DRC: 0)
[08/27 20:41:04   3763s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:42:16   3982s] Iteration  9: Total net bbox = 1.401e+06 (6.80e+05 7.21e+05)
[08/27 20:42:16   3982s]               Est.  stn bbox = 1.702e+06 (8.30e+05 8.72e+05)
[08/27 20:42:16   3982s]               cpu = 0:03:40 real = 0:01:12 mem = 3605.2M
[08/27 20:42:16   3982s] OPERPROF: Finished npPlace at level 1, CPU:219.648, REAL:71.884, MEM:3509.2M
[08/27 20:42:16   3983s] no activity file in design. spp won't run.
[08/27 20:42:16   3983s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:42:16   3983s] no activity file in design. spp won't run.
[08/27 20:42:16   3983s] OPERPROF: Starting npPlace at level 1, MEM:3477.2M
[08/27 20:42:17   3983s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 20:42:17   3983s] No instances found in the vector
[08/27 20:42:17   3983s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3381.2M, DRC: 0)
[08/27 20:42:17   3983s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:43:26   4182s] Iteration 10: Total net bbox = 1.420e+06 (6.93e+05 7.27e+05)
[08/27 20:43:26   4182s]               Est.  stn bbox = 1.717e+06 (8.43e+05 8.74e+05)
[08/27 20:43:26   4182s]               cpu = 0:03:19 real = 0:01:09 mem = 3610.7M
[08/27 20:43:26   4182s] OPERPROF: Finished npPlace at level 1, CPU:199.022, REAL:69.542, MEM:3514.7M
[08/27 20:43:26   4182s] no activity file in design. spp won't run.
[08/27 20:43:26   4182s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:43:26   4182s] no activity file in design. spp won't run.
[08/27 20:43:27   4183s] OPERPROF: Starting npPlace at level 1, MEM:3482.7M
[08/27 20:43:27   4183s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 20:43:27   4183s] No instances found in the vector
[08/27 20:43:27   4183s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3386.7M, DRC: 0)
[08/27 20:43:27   4183s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:44:18   4337s] Iteration 11: Total net bbox = 1.468e+06 (7.16e+05 7.51e+05)
[08/27 20:44:18   4337s]               Est.  stn bbox = 1.763e+06 (8.66e+05 8.97e+05)
[08/27 20:44:18   4337s]               cpu = 0:02:34 real = 0:00:51.0 mem = 3721.4M
[08/27 20:44:18   4337s] OPERPROF: Finished npPlace at level 1, CPU:154.397, REAL:51.478, MEM:3625.4M
[08/27 20:44:18   4337s] no activity file in design. spp won't run.
[08/27 20:44:18   4337s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:44:18   4337s] no activity file in design. spp won't run.
[08/27 20:44:18   4338s] OPERPROF: Starting npPlace at level 1, MEM:3593.4M
[08/27 20:44:18   4338s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[08/27 20:44:18   4338s] No instances found in the vector
[08/27 20:44:18   4338s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3497.4M, DRC: 0)
[08/27 20:44:18   4338s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:44:30   4365s] Iteration 12: Total net bbox = 1.471e+06 (7.20e+05 7.51e+05)
[08/27 20:44:30   4365s]               Est.  stn bbox = 1.767e+06 (8.70e+05 8.97e+05)
[08/27 20:44:30   4365s]               cpu = 0:00:27.2 real = 0:00:12.0 mem = 3620.4M
[08/27 20:44:30   4365s] OPERPROF: Finished npPlace at level 1, CPU:27.364, REAL:11.631, MEM:3524.4M
[08/27 20:44:30   4365s] Move report: Timing Driven Placement moves 34118 insts, mean move: 21.47 um, max move: 500.90 um
[08/27 20:44:30   4365s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC5210_FE_OFN697_i_ibex_id_stage_i_controller_i_instr_i_16): (1299.84, 792.78) --> (1422.91, 1170.62)
[08/27 20:44:30   4365s] no activity file in design. spp won't run.
[08/27 20:44:30   4365s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3396.4M
[08/27 20:44:30   4365s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3396.4M
[08/27 20:44:30   4365s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:3396.4M
[08/27 20:44:30   4365s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3396.4M
[08/27 20:44:30   4365s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.005, MEM:3396.4M
[08/27 20:44:30   4365s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.055, REAL:0.056, MEM:3396.4M
[08/27 20:44:30   4365s] 
[08/27 20:44:30   4365s] Finished Incremental Placement (cpu=0:11:58, real=0:04:07, mem=3396.4M)
[08/27 20:44:30   4365s] CongRepair sets shifter mode to gplace
[08/27 20:44:30   4365s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3396.4M
[08/27 20:44:30   4365s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3396.4M
[08/27 20:44:30   4365s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3396.4M
[08/27 20:44:30   4365s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:44:30   4365s] All LLGs are deleted
[08/27 20:44:30   4365s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3396.4M
[08/27 20:44:30   4365s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3396.4M
[08/27 20:44:30   4365s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3396.4M
[08/27 20:44:30   4365s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3396.4M
[08/27 20:44:30   4365s] Core basic site is CoreSite
[08/27 20:44:30   4365s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:44:30   4366s] Fast DP-INIT is on for default
[08/27 20:44:30   4366s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:44:30   4366s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.171, REAL:0.046, MEM:3396.4M
[08/27 20:44:30   4366s] OPERPROF:         Starting CMU at level 5, MEM:3396.4M
[08/27 20:44:30   4366s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.004, MEM:3396.4M
[08/27 20:44:30   4366s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.215, REAL:0.090, MEM:3396.4M
[08/27 20:44:30   4366s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3396.4MB).
[08/27 20:44:30   4366s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.270, REAL:0.145, MEM:3396.4M
[08/27 20:44:30   4366s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.270, REAL:0.146, MEM:3396.4M
[08/27 20:44:30   4366s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.7
[08/27 20:44:30   4366s] OPERPROF:   Starting RefinePlace at level 2, MEM:3396.4M
[08/27 20:44:30   4366s] *** Starting refinePlace (1:12:46 mem=3396.4M) ***
[08/27 20:44:30   4366s] Total net bbox length = 1.507e+06 (7.530e+05 7.536e+05) (ext = 3.166e+04)
[08/27 20:44:30   4366s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:44:30   4366s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3396.4M
[08/27 20:44:30   4366s] Starting refinePlace ...
[08/27 20:44:31   4366s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:44:31   4366s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:44:31   4367s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=3396.4MB) @(1:12:46 - 1:12:47).
[08/27 20:44:31   4367s] Move report: preRPlace moves 34118 insts, mean move: 1.24 um, max move: 14.61 um
[08/27 20:44:31   4367s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_RXFF.iFIFOMem_595__reg): (633.46, 1469.75) --> (619.20, 1469.40)
[08/27 20:44:31   4367s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:44:31   4367s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 20:44:31   4367s] tweakage running in 8 threads.
[08/27 20:44:31   4367s] Placement tweakage begins.
[08/27 20:44:31   4367s] wire length = 1.807e+06
[08/27 20:44:32   4369s] wire length = 1.754e+06
[08/27 20:44:32   4369s] Placement tweakage ends.
[08/27 20:44:32   4369s] Move report: tweak moves 4852 insts, mean move: 5.82 um, max move: 33.60 um
[08/27 20:44:32   4369s] 	Max move on inst (ictc_preCTS_FE_OFC892_soc_gpio_o_19): (1306.56, 1507.20) --> (1272.96, 1507.20)
[08/27 20:44:32   4369s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:01.0, mem=3396.4MB) @(1:12:47 - 1:12:50).
[08/27 20:44:33   4369s] 
[08/27 20:44:33   4369s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:44:33   4371s] Move report: legalization moves 8 insts, mean move: 3.79 um, max move: 7.56 um
[08/27 20:44:33   4371s] 	Max move on inst (i_croc_soc/i_croc/ictc_preCTS_FE_OFC4733_all_sbr_obi_rsp_98): (603.84, 664.26) --> (603.84, 671.82)
[08/27 20:44:33   4371s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=3396.4MB) @(1:12:50 - 1:12:51).
[08/27 20:44:33   4371s] Move report: Detail placement moves 34118 insts, mean move: 2.03 um, max move: 34.94 um
[08/27 20:44:33   4371s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC5207_FE_OFN697_i_ibex_id_stage_i_controller_i_instr_i_16): (1346.05, 824.23) --> (1312.32, 823.02)
[08/27 20:44:33   4371s] 	Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 3396.4MB
[08/27 20:44:33   4371s] Statistics of distance of Instance movement in refine placement:
[08/27 20:44:33   4371s]   maximum (X+Y) =        34.94 um
[08/27 20:44:33   4371s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC5207_FE_OFN697_i_ibex_id_stage_i_controller_i_instr_i_16) with max move: (1346.05, 824.228) -> (1312.32, 823.02)
[08/27 20:44:33   4371s]   mean    (X+Y) =         2.03 um
[08/27 20:44:33   4371s] Summary Report:
[08/27 20:44:33   4371s] Instances move: 34118 (out of 34118 movable)
[08/27 20:44:33   4371s] Instances flipped: 0
[08/27 20:44:33   4371s] Mean displacement: 2.03 um
[08/27 20:44:33   4371s] Max displacement: 34.94 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC5207_FE_OFN697_i_ibex_id_stage_i_controller_i_instr_i_16) (1346.05, 824.228) -> (1312.32, 823.02)
[08/27 20:44:33   4371s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_2
[08/27 20:44:33   4371s] Total instances moved : 34118
[08/27 20:44:33   4371s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.861, REAL:2.957, MEM:3396.4M
[08/27 20:44:33   4371s] Total net bbox length = 1.465e+06 (7.090e+05 7.558e+05) (ext = 3.148e+04)
[08/27 20:44:33   4371s] Runtime: CPU: 0:00:05.0 REAL: 0:00:03.0 MEM: 3396.4MB
[08/27 20:44:33   4371s] [CPU] RefinePlace/total (cpu=0:00:05.0, real=0:00:03.0, mem=3396.4MB) @(1:12:46 - 1:12:51).
[08/27 20:44:33   4371s] *** Finished refinePlace (1:12:51 mem=3396.4M) ***
[08/27 20:44:33   4371s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.7
[08/27 20:44:33   4371s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.983, REAL:3.079, MEM:3396.4M
[08/27 20:44:33   4371s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.366, REAL:3.259, MEM:3396.4M
[08/27 20:44:33   4371s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3396.4M
[08/27 20:44:33   4371s] Starting Early Global Route congestion estimation: mem = 3396.4M
[08/27 20:44:33   4371s] (I)       Started Loading and Dumping File ( Curr Mem: 3396.40 MB )
[08/27 20:44:33   4371s] (I)       Reading DB...
[08/27 20:44:33   4371s] (I)       Read data from FE... (mem=3396.4M)
[08/27 20:44:33   4371s] (I)       Read nodes and places... (mem=3396.4M)
[08/27 20:44:34   4371s] (I)       Done Read nodes and places (cpu=0.072s, mem=3396.4M)
[08/27 20:44:34   4371s] (I)       Read nets... (mem=3396.4M)
[08/27 20:44:34   4371s] (I)       Done Read nets (cpu=0.167s, mem=3396.4M)
[08/27 20:44:34   4371s] (I)       Done Read data from FE (cpu=0.239s, mem=3396.4M)
[08/27 20:44:34   4371s] (I)       before initializing RouteDB syMemory usage = 3396.4 MB
[08/27 20:44:34   4371s] (I)       == Non-default Options ==
[08/27 20:44:34   4371s] (I)       Maximum routing layer                              : 4
[08/27 20:44:34   4371s] (I)       Number threads                                     : 8
[08/27 20:44:34   4371s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:44:34   4371s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:44:34   4371s] (I)       Use row-based GCell size
[08/27 20:44:34   4371s] (I)       GCell unit size  : 3780
[08/27 20:44:34   4371s] (I)       GCell multiplier : 1
[08/27 20:44:34   4371s] (I)       build grid graph
[08/27 20:44:34   4371s] (I)       build grid graph start
[08/27 20:44:34   4371s] [NR-eGR] Track table information for default rule: 
[08/27 20:44:34   4371s] [NR-eGR] Metal1 has no routable track
[08/27 20:44:34   4371s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:44:34   4371s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:44:34   4371s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:44:34   4371s] (I)       build grid graph end
[08/27 20:44:34   4371s] (I)       ===========================================================================
[08/27 20:44:34   4371s] (I)       == Report All Rule Vias ==
[08/27 20:44:34   4371s] (I)       ===========================================================================
[08/27 20:44:34   4371s] (I)        Via Rule : (Default)
[08/27 20:44:34   4371s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:44:34   4371s] (I)       ---------------------------------------------------------------------------
[08/27 20:44:34   4371s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:44:34   4371s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:44:34   4371s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:44:34   4371s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:44:34   4371s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:44:34   4371s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:44:34   4371s] (I)       ===========================================================================
[08/27 20:44:34   4371s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3396.40 MB )
[08/27 20:44:34   4371s] (I)       Num PG vias on layer 2 : 0
[08/27 20:44:34   4371s] (I)       Num PG vias on layer 3 : 0
[08/27 20:44:34   4371s] (I)       Num PG vias on layer 4 : 0
[08/27 20:44:34   4371s] [NR-eGR] Read 80495 PG shapes
[08/27 20:44:34   4371s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3396.40 MB )
[08/27 20:44:34   4371s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:44:34   4371s] [NR-eGR] #Instance Blockages : 7088
[08/27 20:44:34   4371s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:44:34   4371s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:44:34   4371s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:44:34   4371s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:44:34   4371s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:44:34   4371s] (I)       readDataFromPlaceDB
[08/27 20:44:34   4371s] (I)       Read net information..
[08/27 20:44:34   4371s] [NR-eGR] Read numTotalNets=34776  numIgnoredNets=48
[08/27 20:44:34   4371s] (I)       Read testcase time = 0.014 seconds
[08/27 20:44:34   4371s] 
[08/27 20:44:34   4371s] (I)       early_global_route_priority property id does not exist.
[08/27 20:44:34   4371s] (I)       Start initializing grid graph
[08/27 20:44:34   4371s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:44:34   4371s] (I)       End initializing grid graph
[08/27 20:44:34   4371s] (I)       Model blockages into capacity
[08/27 20:44:34   4371s] (I)       Read Num Blocks=109513  Num Prerouted Wires=0  Num CS=0
[08/27 20:44:34   4371s] (I)       Started Modeling ( Curr Mem: 3396.40 MB )
[08/27 20:44:34   4371s] (I)       Layer 1 (H) : #blockages 69574 : #preroutes 0
[08/27 20:44:34   4371s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:44:34   4371s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:44:34   4371s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3396.40 MB )
[08/27 20:44:34   4371s] (I)       -- layer congestion ratio --
[08/27 20:44:34   4371s] (I)       Layer 1 : 0.100000
[08/27 20:44:34   4371s] (I)       Layer 2 : 0.700000
[08/27 20:44:34   4371s] (I)       Layer 3 : 0.700000
[08/27 20:44:34   4371s] (I)       Layer 4 : 0.700000
[08/27 20:44:34   4371s] (I)       ----------------------------
[08/27 20:44:34   4371s] (I)       Number of ignored nets = 48
[08/27 20:44:34   4371s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:44:34   4371s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:44:34   4371s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:44:34   4371s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:44:34   4371s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:44:34   4371s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:44:34   4371s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:44:34   4371s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:44:34   4371s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:44:34   4371s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:44:34   4371s] (I)       Before initializing Early Global Route syMemory usage = 3396.4 MB
[08/27 20:44:34   4371s] (I)       Ndr track 0 does not exist
[08/27 20:44:34   4371s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:44:34   4371s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:44:34   4371s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:44:34   4371s] (I)       Site width          :   480  (dbu)
[08/27 20:44:34   4371s] (I)       Row height          :  3780  (dbu)
[08/27 20:44:34   4371s] (I)       GCell width         :  3780  (dbu)
[08/27 20:44:34   4371s] (I)       GCell height        :  3780  (dbu)
[08/27 20:44:34   4371s] (I)       Grid                :   487   487     4
[08/27 20:44:34   4371s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:44:34   4371s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:44:34   4371s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:44:34   4371s] (I)       Default wire width  :   160   200   200   200
[08/27 20:44:34   4371s] (I)       Default wire space  :   180   210   210   210
[08/27 20:44:34   4371s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:44:34   4371s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:44:34   4371s] (I)       First track coord   :     0   240   480   240
[08/27 20:44:34   4371s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:44:34   4371s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:44:34   4371s] (I)       Num of masks        :     1     1     1     1
[08/27 20:44:34   4371s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:44:34   4371s] (I)       --------------------------------------------------------
[08/27 20:44:34   4371s] 
[08/27 20:44:34   4371s] [NR-eGR] ============ Routing rule table ============
[08/27 20:44:34   4371s] [NR-eGR] Rule id: 0  Nets: 34728 
[08/27 20:44:34   4371s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:44:34   4371s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:44:34   4371s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:44:34   4371s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:44:34   4371s] [NR-eGR] ========================================
[08/27 20:44:34   4371s] [NR-eGR] 
[08/27 20:44:34   4371s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:44:34   4371s] (I)       blocked tracks on layer2 : = 874268 / 2133547 (40.98%)
[08/27 20:44:34   4371s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:44:34   4371s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:44:34   4371s] (I)       After initializing Early Global Route syMemory usage = 3396.4 MB
[08/27 20:44:34   4371s] (I)       Finished Loading and Dumping File ( CPU: 0.44 sec, Real: 0.45 sec, Curr Mem: 3396.40 MB )
[08/27 20:44:34   4371s] (I)       Reset routing kernel
[08/27 20:44:34   4371s] (I)       Started Global Routing ( Curr Mem: 3396.40 MB )
[08/27 20:44:34   4371s] (I)       ============= Initialization =============
[08/27 20:44:34   4371s] (I)       totalPins=123906  totalGlobalPin=122223 (98.64%)
[08/27 20:44:34   4371s] (I)       Started Net group 1 ( Curr Mem: 3396.40 MB )
[08/27 20:44:34   4371s] (I)       Started Build MST ( Curr Mem: 3396.40 MB )
[08/27 20:44:34   4371s] (I)       Generate topology with 8 threads
[08/27 20:44:34   4371s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3408.40 MB )
[08/27 20:44:34   4371s] (I)       total 2D Cap : 3717270 = (2629474 H, 1087796 V)
[08/27 20:44:34   4371s] [NR-eGR] Layer group 1: route 34728 net(s) in layer range [2, 4]
[08/27 20:44:34   4371s] (I)       
[08/27 20:44:34   4371s] (I)       ============  Phase 1a Route ============
[08/27 20:44:34   4371s] (I)       Started Phase 1a ( Curr Mem: 3400.40 MB )
[08/27 20:44:34   4371s] (I)       Started Pattern routing ( Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Finished Pattern routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 422
[08/27 20:44:34   4372s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Usage: 480110 = (247790 H, 232320 V) = (9.42% H, 21.36% V) = (9.366e+05um H, 8.782e+05um V)
[08/27 20:44:34   4372s] (I)       Finished Phase 1a ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       
[08/27 20:44:34   4372s] (I)       ============  Phase 1b Route ============
[08/27 20:44:34   4372s] (I)       Started Phase 1b ( Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Started Monotonic routing ( Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Finished Monotonic routing ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Usage: 480933 = (248350 H, 232583 V) = (9.44% H, 21.38% V) = (9.388e+05um H, 8.792e+05um V)
[08/27 20:44:34   4372s] (I)       Overflow of layer group 1: 0.65% H + 2.41% V. EstWL: 1.817927e+06um
[08/27 20:44:34   4372s] (I)       Finished Phase 1b ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       
[08/27 20:44:34   4372s] (I)       ============  Phase 1c Route ============
[08/27 20:44:34   4372s] (I)       Started Phase 1c ( Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Started Two level routing ( Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Level2 Grid: 98 x 98
[08/27 20:44:34   4372s] (I)       Started Two Level Routing ( Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Finished Two level routing ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Usage: 483428 = (250585 H, 232843 V) = (9.53% H, 21.41% V) = (9.472e+05um H, 8.801e+05um V)
[08/27 20:44:34   4372s] (I)       Finished Phase 1c ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       
[08/27 20:44:34   4372s] (I)       ============  Phase 1d Route ============
[08/27 20:44:34   4372s] (I)       Started Phase 1d ( Curr Mem: 3400.40 MB )
[08/27 20:44:34   4372s] (I)       Started Detoured routing ( Curr Mem: 3400.40 MB )
[08/27 20:44:35   4372s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:35   4372s] (I)       Usage: 483428 = (250585 H, 232843 V) = (9.53% H, 21.41% V) = (9.472e+05um H, 8.801e+05um V)
[08/27 20:44:35   4372s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:35   4372s] (I)       
[08/27 20:44:35   4372s] (I)       ============  Phase 1e Route ============
[08/27 20:44:35   4372s] (I)       Started Phase 1e ( Curr Mem: 3400.40 MB )
[08/27 20:44:35   4372s] (I)       Started Route legalization ( Curr Mem: 3400.40 MB )
[08/27 20:44:35   4372s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3400.40 MB )
[08/27 20:44:35   4372s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:35   4372s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:35   4372s] (I)       Usage: 483428 = (250585 H, 232843 V) = (9.53% H, 21.41% V) = (9.472e+05um H, 8.801e+05um V)
[08/27 20:44:35   4372s] [NR-eGR] Early Global Route overflow of layer group 1: 0.45% H + 1.59% V. EstWL: 1.827358e+06um
[08/27 20:44:35   4372s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:35   4372s] (I)       Started Layer assignment ( Curr Mem: 3400.40 MB )
[08/27 20:44:35   4372s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3400.40 MB )
[08/27 20:44:35   4372s] (I)       Running layer assignment with 8 threads
[08/27 20:44:35   4373s] (I)       Finished Layer assignment ( CPU: 0.70 sec, Real: 0.28 sec, Curr Mem: 3396.40 MB )
[08/27 20:44:35   4373s] (I)       Finished Net group 1 ( CPU: 1.34 sec, Real: 0.88 sec, Curr Mem: 3396.40 MB )
[08/27 20:44:35   4373s] (I)       
[08/27 20:44:35   4373s] (I)       ============  Phase 1l Route ============
[08/27 20:44:35   4373s] (I)       Started Phase 1l ( Curr Mem: 3396.40 MB )
[08/27 20:44:35   4373s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3396.40 MB )
[08/27 20:44:35   4373s] (I)       
[08/27 20:44:35   4373s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:44:35   4373s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:44:35   4373s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:44:35   4373s] [NR-eGR]       Layer              (1-7)            (8-15)           (16-22)           (23-30)    OverCon 
[08/27 20:44:35   4373s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:44:35   4373s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:44:35   4373s] [NR-eGR]  Metal2  (2)       216( 0.13%)        45( 0.03%)        21( 0.01%)         0( 0.00%)   ( 0.18%) 
[08/27 20:44:35   4373s] [NR-eGR]  Metal3  (3)      1835( 1.14%)       100( 0.06%)         1( 0.00%)        33( 0.02%)   ( 1.22%) 
[08/27 20:44:35   4373s] [NR-eGR]  Metal4  (4)       102( 0.06%)        44( 0.03%)        10( 0.01%)         0( 0.00%)   ( 0.10%) 
[08/27 20:44:35   4373s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:44:35   4373s] [NR-eGR] Total             2153( 0.45%)       189( 0.04%)        32( 0.01%)        33( 0.01%)   ( 0.50%) 
[08/27 20:44:35   4373s] [NR-eGR] 
[08/27 20:44:35   4373s] (I)       Finished Global Routing ( CPU: 1.37 sec, Real: 0.90 sec, Curr Mem: 3396.40 MB )
[08/27 20:44:35   4373s] (I)       total 2D Cap : 3737284 = (2647791 H, 1089493 V)
[08/27 20:44:35   4373s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.14% H + 1.22% V
[08/27 20:44:35   4373s] [NR-eGR] Overflow after Early Global Route 0.39% H + 1.59% V
[08/27 20:44:35   4373s] Early Global Route congestion estimation runtime: 1.84 seconds, mem = 3396.4M
[08/27 20:44:35   4373s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.841, REAL:1.384, MEM:3396.4M
[08/27 20:44:35   4373s] OPERPROF: Starting HotSpotCal at level 1, MEM:3396.4M
[08/27 20:44:35   4373s] [hotspot] +------------+---------------+---------------+
[08/27 20:44:35   4373s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:44:35   4373s] [hotspot] +------------+---------------+---------------+
[08/27 20:44:35   4373s] [hotspot] | normalized |         22.30 |         39.80 |
[08/27 20:44:35   4373s] [hotspot] +------------+---------------+---------------+
[08/27 20:44:35   4373s] Local HotSpot Analysis: normalized max congestion hotspot area = 22.30, normalized total congestion hotspot area = 39.80 (area is in unit of 4 std-cell row bins)
[08/27 20:44:35   4373s] [hotspot] max/total 22.30/39.80, big hotspot (>10) total 24.59
[08/27 20:44:35   4373s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:44:35   4373s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:44:35   4373s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:44:35   4373s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:44:35   4373s] [hotspot] |  1  |   547.08   547.08   607.56   698.28 |       27.41   |
[08/27 20:44:35   4373s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:44:35   4373s] [hotspot] |  2  |   879.72  1061.16   940.20  1121.64 |        3.02   |
[08/27 20:44:35   4373s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:44:35   4373s] [hotspot] |  3  |   547.08   486.60   607.56   547.08 |        1.90   |
[08/27 20:44:35   4373s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:44:35   4373s] [hotspot] |  4  |  1000.68  1030.92  1061.16  1091.40 |        1.84   |
[08/27 20:44:35   4373s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:44:35   4373s] [hotspot] |  5  |  1393.80   516.84  1454.28   577.32 |        1.57   |
[08/27 20:44:35   4373s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:44:35   4373s] Top 5 hotspots total area: 35.74
[08/27 20:44:35   4373s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.025, REAL:0.018, MEM:3396.4M
[08/27 20:44:35   4373s] 
[08/27 20:44:35   4373s] === incrementalPlace Internal Loop 2 ===
[08/27 20:44:35   4373s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 20:44:35   4373s] OPERPROF: Starting IPInitSPData at level 1, MEM:3396.4M
[08/27 20:44:35   4373s] #spOpts: N=130 minPadR=1.1 
[08/27 20:44:35   4373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3396.4M
[08/27 20:44:35   4373s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:44:35   4373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.157, REAL:0.158, MEM:3396.4M
[08/27 20:44:35   4373s] OPERPROF:   Starting post-place ADS at level 2, MEM:3396.4M
[08/27 20:44:35   4373s] ADSU 0.512 -> 0.523. GS 30.240
[08/27 20:44:35   4373s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.093, REAL:0.094, MEM:3396.4M
[08/27 20:44:35   4373s] OPERPROF:   Starting spMPad at level 2, MEM:3396.4M
[08/27 20:44:35   4373s] OPERPROF:     Starting spContextMPad at level 3, MEM:3396.4M
[08/27 20:44:35   4373s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3396.4M
[08/27 20:44:35   4373s] OPERPROF:   Finished spMPad at level 2, CPU:0.024, REAL:0.024, MEM:3396.4M
[08/27 20:44:35   4373s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3396.4M
[08/27 20:44:35   4373s] no activity file in design. spp won't run.
[08/27 20:44:35   4373s] [spp] 0
[08/27 20:44:35   4373s] [adp] 0:1:1:3
[08/27 20:44:35   4373s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.017, REAL:0.017, MEM:3396.4M
[08/27 20:44:35   4373s] SP #FI/SF FL/PI 0/0 34118/0
[08/27 20:44:35   4373s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.401, REAL:0.404, MEM:3396.4M
[08/27 20:44:35   4373s] OPERPROF: Starting CDPad at level 1, MEM:3396.4M
[08/27 20:44:35   4373s] 3DP is on.
[08/27 20:44:35   4373s] 3DP OF M2 0.009, M4 0.006. Diff 0
[08/27 20:44:35   4373s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/27 20:44:36   4374s] CDPadU 0.757 -> 0.769. R=0.532, N=34118, GS=3.780
[08/27 20:44:36   4374s] OPERPROF: Finished CDPad at level 1, CPU:0.739, REAL:0.250, MEM:3396.4M
[08/27 20:44:36   4374s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:44:36   4374s] no activity file in design. spp won't run.
[08/27 20:44:36   4374s] 
[08/27 20:44:36   4374s] AB Est...
[08/27 20:44:36   4374s] OPERPROF: Starting npPlace at level 1, MEM:3396.4M
[08/27 20:44:36   4374s] OPERPROF: Finished npPlace at level 1, CPU:0.207, REAL:0.096, MEM:3414.4M
[08/27 20:44:36   4374s] Iteration  5: Skipped, with CDP Off
[08/27 20:44:36   4374s] 
[08/27 20:44:36   4374s] AB Est...
[08/27 20:44:36   4374s] OPERPROF: Starting npPlace at level 1, MEM:3446.4M
[08/27 20:44:36   4375s] OPERPROF: Finished npPlace at level 1, CPU:0.222, REAL:0.102, MEM:3414.4M
[08/27 20:44:36   4375s] Iteration  6: Skipped, with CDP Off
[08/27 20:44:36   4375s] 
[08/27 20:44:36   4375s] AB Est...
[08/27 20:44:36   4375s] OPERPROF: Starting npPlace at level 1, MEM:3446.4M
[08/27 20:44:36   4375s] OPERPROF: Finished npPlace at level 1, CPU:0.218, REAL:0.103, MEM:3414.4M
[08/27 20:44:36   4375s] Iteration  7: Skipped, with CDP Off
[08/27 20:44:36   4375s] 
[08/27 20:44:36   4375s] AB Est...
[08/27 20:44:36   4375s] OPERPROF: Starting npPlace at level 1, MEM:3446.4M
[08/27 20:44:36   4375s] AB param 25.9% (8841/34118).
[08/27 20:44:36   4375s] OPERPROF: Finished npPlace at level 1, CPU:0.279, REAL:0.135, MEM:3414.4M
[08/27 20:44:36   4376s] AB WA 0.26. HSB #SP 0
[08/27 20:44:36   4376s] AB On.
[08/27 20:44:37   4376s] no activity file in design. spp won't run.
[08/27 20:44:37   4376s] NP #FI/FS/SF FL/PI: 33963/64/25277 8841/0
[08/27 20:44:37   4376s] no activity file in design. spp won't run.
[08/27 20:44:37   4376s] OPERPROF: Starting npPlace at level 1, MEM:3542.4M
[08/27 20:44:37   4376s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 20:44:37   4376s] No instances found in the vector
[08/27 20:44:37   4376s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3446.4M, DRC: 0)
[08/27 20:44:37   4376s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:44:41   4393s] Iteration  8: Total net bbox = 5.160e+05 (2.34e+05 2.82e+05)
[08/27 20:44:41   4393s]               Est.  stn bbox = 6.302e+05 (2.90e+05 3.40e+05)
[08/27 20:44:41   4394s]               cpu = 0:00:17.5 real = 0:00:04.0 mem = 3586.4M
[08/27 20:44:41   4394s] OPERPROF: Finished npPlace at level 1, CPU:17.620, REAL:4.579, MEM:3490.4M
[08/27 20:44:41   4394s] 
[08/27 20:44:41   4394s] AB Est...
[08/27 20:44:41   4394s] no activity file in design. spp won't run.
[08/27 20:44:41   4394s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:44:42   4394s] no activity file in design. spp won't run.
[08/27 20:44:42   4394s] OPERPROF: Starting npPlace at level 1, MEM:3362.4M
[08/27 20:44:42   4394s] AB param 98.8% (33695/34118).
[08/27 20:44:42   4394s] OPERPROF: Finished npPlace at level 1, CPU:0.234, REAL:0.131, MEM:3246.9M
[08/27 20:44:42   4394s] AB WA 0.99. HSB #SP 0
[08/27 20:44:42   4394s] AB Full.
[08/27 20:44:42   4394s] OPERPROF: Starting npPlace at level 1, MEM:3342.9M
[08/27 20:44:42   4395s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 20:44:42   4395s] No instances found in the vector
[08/27 20:44:42   4395s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3390.9M, DRC: 0)
[08/27 20:44:42   4395s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:45:48   4584s] Iteration  9: Total net bbox = 1.408e+06 (6.80e+05 7.29e+05)
[08/27 20:45:48   4584s]               Est.  stn bbox = 1.711e+06 (8.30e+05 8.81e+05)
[08/27 20:45:48   4584s]               cpu = 0:03:09 real = 0:01:06 mem = 3623.8M
[08/27 20:45:48   4584s] OPERPROF: Finished npPlace at level 1, CPU:189.269, REAL:65.980, MEM:3527.8M
[08/27 20:45:48   4584s] no activity file in design. spp won't run.
[08/27 20:45:48   4584s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:45:48   4584s] no activity file in design. spp won't run.
[08/27 20:45:48   4584s] OPERPROF: Starting npPlace at level 1, MEM:3495.8M
[08/27 20:45:49   4585s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 20:45:49   4585s] No instances found in the vector
[08/27 20:45:49   4585s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3399.8M, DRC: 0)
[08/27 20:45:49   4585s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:46:53   4791s] Iteration 10: Total net bbox = 1.431e+06 (6.96e+05 7.36e+05)
[08/27 20:46:53   4791s]               Est.  stn bbox = 1.732e+06 (8.46e+05 8.86e+05)
[08/27 20:46:53   4791s]               cpu = 0:03:27 real = 0:01:05 mem = 3626.3M
[08/27 20:46:53   4791s] OPERPROF: Finished npPlace at level 1, CPU:206.944, REAL:64.772, MEM:3530.3M
[08/27 20:46:53   4792s] no activity file in design. spp won't run.
[08/27 20:46:53   4792s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:46:53   4792s] no activity file in design. spp won't run.
[08/27 20:46:54   4792s] OPERPROF: Starting npPlace at level 1, MEM:3498.3M
[08/27 20:46:54   4792s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 20:46:54   4792s] No instances found in the vector
[08/27 20:46:54   4792s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3402.3M, DRC: 0)
[08/27 20:46:54   4792s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:47:36   4953s] Iteration 11: Total net bbox = 1.484e+06 (7.22e+05 7.61e+05)
[08/27 20:47:36   4953s]               Est.  stn bbox = 1.783e+06 (8.73e+05 9.10e+05)
[08/27 20:47:36   4953s]               cpu = 0:02:40 real = 0:00:42.0 mem = 3741.0M
[08/27 20:47:36   4953s] OPERPROF: Finished npPlace at level 1, CPU:160.565, REAL:42.345, MEM:3645.0M
[08/27 20:47:36   4953s] no activity file in design. spp won't run.
[08/27 20:47:36   4953s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:47:36   4953s] no activity file in design. spp won't run.
[08/27 20:47:37   4953s] OPERPROF: Starting npPlace at level 1, MEM:3613.0M
[08/27 20:47:37   4954s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[08/27 20:47:37   4954s] No instances found in the vector
[08/27 20:47:37   4954s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3517.0M, DRC: 0)
[08/27 20:47:37   4954s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:47:46   4982s] Iteration 12: Total net bbox = 1.486e+06 (7.25e+05 7.61e+05)
[08/27 20:47:46   4982s]               Est.  stn bbox = 1.786e+06 (8.76e+05 9.10e+05)
[08/27 20:47:46   4982s]               cpu = 0:00:29.0 real = 0:00:09.0 mem = 3638.0M
[08/27 20:47:46   4982s] OPERPROF: Finished npPlace at level 1, CPU:29.130, REAL:9.639, MEM:3542.0M
[08/27 20:47:46   4983s] Move report: Timing Driven Placement moves 34118 insts, mean move: 12.85 um, max move: 282.74 um
[08/27 20:47:46   4983s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC5464_0627): (1212.48, 1004.46) --> (1065.81, 1140.53)
[08/27 20:47:46   4983s] no activity file in design. spp won't run.
[08/27 20:47:46   4983s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.051, REAL:0.051, MEM:3414.0M
[08/27 20:47:46   4983s] 
[08/27 20:47:46   4983s] Finished Incremental Placement (cpu=0:10:10, real=0:03:11, mem=3414.0M)
[08/27 20:47:46   4983s] CongRepair sets shifter mode to gplace
[08/27 20:47:46   4983s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3414.0M
[08/27 20:47:46   4983s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:47:46   4983s] All LLGs are deleted
[08/27 20:47:46   4983s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3414.0M
[08/27 20:47:46   4983s] Core basic site is CoreSite
[08/27 20:47:46   4983s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:47:46   4983s] Fast DP-INIT is on for default
[08/27 20:47:46   4983s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:47:46   4983s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.176, REAL:0.048, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:         Starting CMU at level 5, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.004, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.233, REAL:0.105, MEM:3414.0M
[08/27 20:47:46   4983s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3414.0MB).
[08/27 20:47:46   4983s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.284, REAL:0.157, MEM:3414.0M
[08/27 20:47:46   4983s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.284, REAL:0.157, MEM:3414.0M
[08/27 20:47:46   4983s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.8
[08/27 20:47:46   4983s] OPERPROF:   Starting RefinePlace at level 2, MEM:3414.0M
[08/27 20:47:46   4983s] *** Starting refinePlace (1:23:04 mem=3414.0M) ***
[08/27 20:47:47   4983s] Total net bbox length = 1.522e+06 (7.576e+05 7.639e+05) (ext = 3.157e+04)
[08/27 20:47:47   4983s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:47:47   4983s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3414.0M
[08/27 20:47:47   4983s] Starting refinePlace ...
[08/27 20:47:47   4983s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:47:47   4983s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:47:47   4984s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.3, real=0:00:00.0, mem=3414.0MB) @(1:23:04 - 1:23:05).
[08/27 20:47:47   4984s] Move report: preRPlace moves 34118 insts, mean move: 1.26 um, max move: 18.16 um
[08/27 20:47:47   4984s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.progbuf_o_103__reg): (376.51, 847.93) --> (393.12, 849.48)
[08/27 20:47:47   4984s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:47:47   4984s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 20:47:47   4984s] tweakage running in 8 threads.
[08/27 20:47:47   4984s] Placement tweakage begins.
[08/27 20:47:47   4985s] wire length = 1.823e+06
[08/27 20:47:49   4987s] wire length = 1.769e+06
[08/27 20:47:49   4987s] Placement tweakage ends.
[08/27 20:47:49   4987s] Move report: tweak moves 4828 insts, mean move: 5.95 um, max move: 34.08 um
[08/27 20:47:49   4987s] 	Max move on inst (ictc_preCTS_FE_OFC884_soc_gpio_o_11): (586.56, 1507.20) --> (552.48, 1507.20)
[08/27 20:47:49   4987s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.6, real=0:00:02.0, mem=3414.0MB) @(1:23:05 - 1:23:08).
[08/27 20:47:49   4987s] 
[08/27 20:47:49   4987s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:47:50   4989s] Move report: legalization moves 6 insts, mean move: 4.61 um, max move: 10.08 um
[08/27 20:47:50   4989s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OFC4770_FE_OFN566_08): (1418.88, 524.40) --> (1428.96, 524.40)
[08/27 20:47:50   4989s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=3414.0MB) @(1:23:08 - 1:23:09).
[08/27 20:47:50   4989s] Move report: Detail placement moves 34118 insts, mean move: 2.06 um, max move: 34.16 um
[08/27 20:47:50   4989s] 	Max move on inst (ictc_preCTS_FE_OFC884_soc_gpio_o_11): (586.64, 1507.20) --> (552.48, 1507.20)
[08/27 20:47:50   4989s] 	Runtime: CPU: 0:00:05.8 REAL: 0:00:03.0 MEM: 3414.0MB
[08/27 20:47:50   4989s] Statistics of distance of Instance movement in refine placement:
[08/27 20:47:50   4989s]   maximum (X+Y) =        34.16 um
[08/27 20:47:50   4989s]   inst (ictc_preCTS_FE_OFC884_soc_gpio_o_11) with max move: (586.644, 1507.2) -> (552.48, 1507.2)
[08/27 20:47:50   4989s]   mean    (X+Y) =         2.06 um
[08/27 20:47:50   4989s] Summary Report:
[08/27 20:47:50   4989s] Instances move: 34118 (out of 34118 movable)
[08/27 20:47:50   4989s] Instances flipped: 0
[08/27 20:47:50   4989s] Mean displacement: 2.06 um
[08/27 20:47:50   4989s] Max displacement: 34.16 um (Instance: ictc_preCTS_FE_OFC884_soc_gpio_o_11) (586.644, 1507.2) -> (552.48, 1507.2)
[08/27 20:47:50   4989s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_2
[08/27 20:47:50   4989s] Total instances moved : 34118
[08/27 20:47:50   4989s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:5.791, REAL:3.271, MEM:3414.0M
[08/27 20:47:50   4989s] Total net bbox length = 1.479e+06 (7.134e+05 7.660e+05) (ext = 3.142e+04)
[08/27 20:47:50   4989s] Runtime: CPU: 0:00:05.9 REAL: 0:00:04.0 MEM: 3414.0MB
[08/27 20:47:50   4989s] [CPU] RefinePlace/total (cpu=0:00:05.9, real=0:00:04.0, mem=3414.0MB) @(1:23:04 - 1:23:09).
[08/27 20:47:50   4989s] *** Finished refinePlace (1:23:09 mem=3414.0M) ***
[08/27 20:47:50   4989s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.8
[08/27 20:47:50   4989s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.924, REAL:3.406, MEM:3414.0M
[08/27 20:47:50   4989s] OPERPROF: Finished RefinePlace2 at level 1, CPU:6.345, REAL:3.600, MEM:3414.0M
[08/27 20:47:50   4989s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3414.0M
[08/27 20:47:50   4989s] Starting Early Global Route congestion estimation: mem = 3414.0M
[08/27 20:47:50   4989s] (I)       Started Loading and Dumping File ( Curr Mem: 3414.05 MB )
[08/27 20:47:50   4989s] (I)       Reading DB...
[08/27 20:47:50   4989s] (I)       Read data from FE... (mem=3414.0M)
[08/27 20:47:50   4989s] (I)       Read nodes and places... (mem=3414.0M)
[08/27 20:47:50   4989s] (I)       Done Read nodes and places (cpu=0.075s, mem=3414.0M)
[08/27 20:47:50   4989s] (I)       Read nets... (mem=3414.0M)
[08/27 20:47:50   4989s] (I)       Done Read nets (cpu=0.224s, mem=3414.0M)
[08/27 20:47:50   4989s] (I)       Done Read data from FE (cpu=0.300s, mem=3414.0M)
[08/27 20:47:50   4989s] (I)       before initializing RouteDB syMemory usage = 3414.0 MB
[08/27 20:47:50   4989s] (I)       == Non-default Options ==
[08/27 20:47:50   4989s] (I)       Maximum routing layer                              : 4
[08/27 20:47:50   4989s] (I)       Number threads                                     : 8
[08/27 20:47:50   4989s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:47:50   4989s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:47:50   4989s] (I)       Use row-based GCell size
[08/27 20:47:50   4989s] (I)       GCell unit size  : 3780
[08/27 20:47:50   4989s] (I)       GCell multiplier : 1
[08/27 20:47:50   4989s] (I)       build grid graph
[08/27 20:47:50   4989s] (I)       build grid graph start
[08/27 20:47:50   4989s] [NR-eGR] Track table information for default rule: 
[08/27 20:47:50   4989s] [NR-eGR] Metal1 has no routable track
[08/27 20:47:50   4989s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:47:50   4989s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:47:50   4989s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:47:50   4989s] (I)       build grid graph end
[08/27 20:47:50   4989s] (I)       ===========================================================================
[08/27 20:47:50   4989s] (I)       == Report All Rule Vias ==
[08/27 20:47:50   4989s] (I)       ===========================================================================
[08/27 20:47:50   4989s] (I)        Via Rule : (Default)
[08/27 20:47:50   4989s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:47:50   4989s] (I)       ---------------------------------------------------------------------------
[08/27 20:47:50   4989s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:47:50   4989s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:47:50   4989s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:47:50   4989s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:47:50   4989s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:47:50   4989s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:47:50   4989s] (I)       ===========================================================================
[08/27 20:47:50   4989s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3414.05 MB )
[08/27 20:47:50   4989s] (I)       Num PG vias on layer 2 : 0
[08/27 20:47:50   4989s] (I)       Num PG vias on layer 3 : 0
[08/27 20:47:50   4989s] (I)       Num PG vias on layer 4 : 0
[08/27 20:47:50   4989s] [NR-eGR] Read 80495 PG shapes
[08/27 20:47:50   4989s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3414.05 MB )
[08/27 20:47:50   4989s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:47:50   4989s] [NR-eGR] #Instance Blockages : 7088
[08/27 20:47:50   4989s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:47:50   4989s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:47:50   4989s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:47:50   4989s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:47:50   4989s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:47:50   4989s] (I)       readDataFromPlaceDB
[08/27 20:47:50   4989s] (I)       Read net information..
[08/27 20:47:50   4989s] [NR-eGR] Read numTotalNets=34776  numIgnoredNets=48
[08/27 20:47:50   4989s] (I)       Read testcase time = 0.016 seconds
[08/27 20:47:50   4989s] 
[08/27 20:47:50   4989s] (I)       early_global_route_priority property id does not exist.
[08/27 20:47:50   4989s] (I)       Start initializing grid graph
[08/27 20:47:50   4990s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:47:50   4990s] (I)       End initializing grid graph
[08/27 20:47:50   4990s] (I)       Model blockages into capacity
[08/27 20:47:50   4990s] (I)       Read Num Blocks=109513  Num Prerouted Wires=0  Num CS=0
[08/27 20:47:50   4990s] (I)       Started Modeling ( Curr Mem: 3414.05 MB )
[08/27 20:47:50   4990s] (I)       Layer 1 (H) : #blockages 69574 : #preroutes 0
[08/27 20:47:50   4990s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:47:50   4990s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:47:50   4990s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3414.05 MB )
[08/27 20:47:50   4990s] (I)       -- layer congestion ratio --
[08/27 20:47:50   4990s] (I)       Layer 1 : 0.100000
[08/27 20:47:50   4990s] (I)       Layer 2 : 0.700000
[08/27 20:47:50   4990s] (I)       Layer 3 : 0.700000
[08/27 20:47:50   4990s] (I)       Layer 4 : 0.700000
[08/27 20:47:50   4990s] (I)       ----------------------------
[08/27 20:47:50   4990s] (I)       Number of ignored nets = 48
[08/27 20:47:50   4990s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:47:50   4990s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:47:50   4990s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:47:50   4990s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:47:50   4990s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:47:50   4990s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:47:50   4990s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:47:50   4990s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:47:50   4990s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:47:50   4990s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:47:50   4990s] (I)       Before initializing Early Global Route syMemory usage = 3414.0 MB
[08/27 20:47:50   4990s] (I)       Ndr track 0 does not exist
[08/27 20:47:50   4990s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:47:50   4990s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:47:50   4990s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:47:50   4990s] (I)       Site width          :   480  (dbu)
[08/27 20:47:50   4990s] (I)       Row height          :  3780  (dbu)
[08/27 20:47:50   4990s] (I)       GCell width         :  3780  (dbu)
[08/27 20:47:50   4990s] (I)       GCell height        :  3780  (dbu)
[08/27 20:47:50   4990s] (I)       Grid                :   487   487     4
[08/27 20:47:50   4990s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:47:50   4990s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:47:50   4990s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:47:50   4990s] (I)       Default wire width  :   160   200   200   200
[08/27 20:47:50   4990s] (I)       Default wire space  :   180   210   210   210
[08/27 20:47:50   4990s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:47:50   4990s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:47:50   4990s] (I)       First track coord   :     0   240   480   240
[08/27 20:47:50   4990s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:47:50   4990s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:47:50   4990s] (I)       Num of masks        :     1     1     1     1
[08/27 20:47:50   4990s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:47:50   4990s] (I)       --------------------------------------------------------
[08/27 20:47:50   4990s] 
[08/27 20:47:50   4990s] [NR-eGR] ============ Routing rule table ============
[08/27 20:47:50   4990s] [NR-eGR] Rule id: 0  Nets: 34728 
[08/27 20:47:50   4990s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:47:50   4990s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:47:50   4990s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:47:50   4990s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:47:50   4990s] [NR-eGR] ========================================
[08/27 20:47:50   4990s] [NR-eGR] 
[08/27 20:47:50   4990s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:47:50   4990s] (I)       blocked tracks on layer2 : = 874257 / 2133547 (40.98%)
[08/27 20:47:50   4990s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:47:50   4990s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:47:50   4990s] (I)       After initializing Early Global Route syMemory usage = 3414.0 MB
[08/27 20:47:50   4990s] (I)       Finished Loading and Dumping File ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 3414.05 MB )
[08/27 20:47:50   4990s] (I)       Reset routing kernel
[08/27 20:47:50   4990s] (I)       Started Global Routing ( Curr Mem: 3414.05 MB )
[08/27 20:47:50   4990s] (I)       ============= Initialization =============
[08/27 20:47:50   4990s] (I)       totalPins=123906  totalGlobalPin=122235 (98.65%)
[08/27 20:47:50   4990s] (I)       Started Net group 1 ( Curr Mem: 3414.05 MB )
[08/27 20:47:50   4990s] (I)       Started Build MST ( Curr Mem: 3414.05 MB )
[08/27 20:47:50   4990s] (I)       Generate topology with 8 threads
[08/27 20:47:51   4990s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.03 sec, Curr Mem: 3426.05 MB )
[08/27 20:47:51   4990s] (I)       total 2D Cap : 3717385 = (2629589 H, 1087796 V)
[08/27 20:47:51   4990s] [NR-eGR] Layer group 1: route 34728 net(s) in layer range [2, 4]
[08/27 20:47:51   4990s] (I)       
[08/27 20:47:51   4990s] (I)       ============  Phase 1a Route ============
[08/27 20:47:51   4990s] (I)       Started Phase 1a ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Started Pattern routing ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Finished Pattern routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 422
[08/27 20:47:51   4990s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Usage: 483990 = (248947 H, 235043 V) = (9.47% H, 21.61% V) = (9.410e+05um H, 8.885e+05um V)
[08/27 20:47:51   4990s] (I)       Finished Phase 1a ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       
[08/27 20:47:51   4990s] (I)       ============  Phase 1b Route ============
[08/27 20:47:51   4990s] (I)       Started Phase 1b ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Started Monotonic routing ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Usage: 484772 = (249482 H, 235290 V) = (9.49% H, 21.63% V) = (9.430e+05um H, 8.894e+05um V)
[08/27 20:47:51   4990s] (I)       Overflow of layer group 1: 0.65% H + 2.45% V. EstWL: 1.832438e+06um
[08/27 20:47:51   4990s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       
[08/27 20:47:51   4990s] (I)       ============  Phase 1c Route ============
[08/27 20:47:51   4990s] (I)       Started Phase 1c ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Started Two level routing ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Level2 Grid: 98 x 98
[08/27 20:47:51   4990s] (I)       Started Two Level Routing ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Finished Two level routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Usage: 487458 = (251862 H, 235596 V) = (9.58% H, 21.66% V) = (9.520e+05um H, 8.906e+05um V)
[08/27 20:47:51   4990s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       
[08/27 20:47:51   4990s] (I)       ============  Phase 1d Route ============
[08/27 20:47:51   4990s] (I)       Started Phase 1d ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Started Detoured routing ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Finished Detoured routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Usage: 487458 = (251862 H, 235596 V) = (9.58% H, 21.66% V) = (9.520e+05um H, 8.906e+05um V)
[08/27 20:47:51   4990s] (I)       Finished Phase 1d ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       
[08/27 20:47:51   4990s] (I)       ============  Phase 1e Route ============
[08/27 20:47:51   4990s] (I)       Started Phase 1e ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Started Route legalization ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Usage: 487458 = (251862 H, 235596 V) = (9.58% H, 21.66% V) = (9.520e+05um H, 8.906e+05um V)
[08/27 20:47:51   4990s] [NR-eGR] Early Global Route overflow of layer group 1: 0.43% H + 1.56% V. EstWL: 1.842591e+06um
[08/27 20:47:51   4990s] (I)       Finished Phase 1e ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Started Layer assignment ( Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3418.05 MB )
[08/27 20:47:51   4990s] (I)       Running layer assignment with 8 threads
[08/27 20:47:51   4991s] (I)       Finished Layer assignment ( CPU: 0.77 sec, Real: 0.25 sec, Curr Mem: 3414.05 MB )
[08/27 20:47:51   4991s] (I)       Finished Net group 1 ( CPU: 1.42 sec, Real: 0.85 sec, Curr Mem: 3414.05 MB )
[08/27 20:47:51   4991s] (I)       
[08/27 20:47:51   4991s] (I)       ============  Phase 1l Route ============
[08/27 20:47:51   4991s] (I)       Started Phase 1l ( Curr Mem: 3414.05 MB )
[08/27 20:47:51   4991s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3414.05 MB )
[08/27 20:47:51   4991s] (I)       
[08/27 20:47:51   4991s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:47:51   4991s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:47:51   4991s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:47:51   4991s] [NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-25)    OverCon 
[08/27 20:47:51   4991s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:47:51   4991s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:47:51   4991s] [NR-eGR]  Metal2  (2)       195( 0.12%)        45( 0.03%)        23( 0.01%)         7( 0.00%)   ( 0.17%) 
[08/27 20:47:51   4991s] [NR-eGR]  Metal3  (3)      1811( 1.12%)        44( 0.03%)        33( 0.02%)        33( 0.02%)   ( 1.19%) 
[08/27 20:47:51   4991s] [NR-eGR]  Metal4  (4)        75( 0.05%)        38( 0.02%)        22( 0.01%)         0( 0.00%)   ( 0.08%) 
[08/27 20:47:51   4991s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:47:51   4991s] [NR-eGR] Total             2081( 0.43%)       127( 0.03%)        78( 0.02%)        40( 0.01%)   ( 0.48%) 
[08/27 20:47:51   4991s] [NR-eGR] 
[08/27 20:47:51   4991s] (I)       Finished Global Routing ( CPU: 1.45 sec, Real: 0.89 sec, Curr Mem: 3414.05 MB )
[08/27 20:47:51   4991s] (I)       total 2D Cap : 3737298 = (2647805 H, 1089493 V)
[08/27 20:47:51   4991s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.13% H + 1.19% V
[08/27 20:47:51   4991s] [NR-eGR] Overflow after Early Global Route 0.37% H + 1.54% V
[08/27 20:47:51   4991s] Early Global Route congestion estimation runtime: 2.03 seconds, mem = 3414.0M
[08/27 20:47:51   4991s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.031, REAL:1.470, MEM:3414.0M
[08/27 20:47:51   4991s] OPERPROF: Starting HotSpotCal at level 1, MEM:3414.0M
[08/27 20:47:51   4991s] [hotspot] +------------+---------------+---------------+
[08/27 20:47:51   4991s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:47:51   4991s] [hotspot] +------------+---------------+---------------+
[08/27 20:47:51   4991s] [hotspot] | normalized |         14.16 |         18.89 |
[08/27 20:47:51   4991s] [hotspot] +------------+---------------+---------------+
[08/27 20:47:51   4991s] Local HotSpot Analysis: normalized max congestion hotspot area = 14.16, normalized total congestion hotspot area = 18.89 (area is in unit of 4 std-cell row bins)
[08/27 20:47:51   4991s] [hotspot] max/total 14.16/18.89, big hotspot (>10) total 13.11
[08/27 20:47:51   4991s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:47:51   4991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:47:51   4991s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:47:51   4991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:47:51   4991s] [hotspot] |  1  |   547.08   637.80   607.56   698.28 |       12.85   |
[08/27 20:47:51   4991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:47:51   4991s] [hotspot] |  2  |   577.32   728.52   637.80   789.00 |        1.05   |
[08/27 20:47:51   4991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:47:51   4991s] [hotspot] |  3  |   547.08   577.32   607.56   637.80 |        0.92   |
[08/27 20:47:51   4991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:47:51   4991s] [hotspot] |  4  |   486.60   698.28   547.08   758.76 |        0.79   |
[08/27 20:47:51   4991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:47:51   4991s] [hotspot] |  5  |  1121.64   940.20  1182.12  1000.68 |        0.52   |
[08/27 20:47:51   4991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:47:51   4991s] Top 5 hotspots total area: 16.13
[08/27 20:47:51   4991s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.021, MEM:3414.0M
[08/27 20:47:51   4991s] 
[08/27 20:47:51   4991s] === incrementalPlace Internal Loop 3 ===
[08/27 20:47:51   4991s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 20:47:51   4991s] OPERPROF: Starting IPInitSPData at level 1, MEM:3414.0M
[08/27 20:47:51   4991s] #spOpts: N=130 minPadR=1.1 
[08/27 20:47:51   4991s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3414.0M
[08/27 20:47:52   4991s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:47:52   4991s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.242, REAL:0.245, MEM:3414.0M
[08/27 20:47:52   4991s] OPERPROF:   Starting post-place ADS at level 2, MEM:3414.0M
[08/27 20:47:52   4992s] ADSU 0.512 -> 0.524. GS 30.240
[08/27 20:47:52   4992s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.143, REAL:0.145, MEM:3414.0M
[08/27 20:47:52   4992s] OPERPROF:   Starting spMPad at level 2, MEM:3414.0M
[08/27 20:47:52   4992s] OPERPROF:     Starting spContextMPad at level 3, MEM:3414.0M
[08/27 20:47:52   4992s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3414.0M
[08/27 20:47:52   4992s] OPERPROF:   Finished spMPad at level 2, CPU:0.028, REAL:0.028, MEM:3414.0M
[08/27 20:47:52   4992s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3414.0M
[08/27 20:47:52   4992s] no activity file in design. spp won't run.
[08/27 20:47:52   4992s] [spp] 0
[08/27 20:47:52   4992s] [adp] 0:1:1:3
[08/27 20:47:52   4992s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.029, REAL:0.030, MEM:3414.0M
[08/27 20:47:52   4992s] SP #FI/SF FL/PI 0/0 34118/0
[08/27 20:47:52   4992s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.564, REAL:0.571, MEM:3414.0M
[08/27 20:47:52   4992s] OPERPROF: Starting CDPad at level 1, MEM:3414.0M
[08/27 20:47:52   4992s] 3DP is on.
[08/27 20:47:52   4992s] 3DP OF M2 0.008, M4 0.006. Diff 0
[08/27 20:47:52   4992s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/27 20:47:52   4993s] CDPadU 0.772 -> 0.782. R=0.532, N=34118, GS=3.780
[08/27 20:47:52   4993s] OPERPROF: Finished CDPad at level 1, CPU:0.833, REAL:0.231, MEM:3414.0M
[08/27 20:47:52   4993s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:47:53   4993s] no activity file in design. spp won't run.
[08/27 20:47:53   4993s] 
[08/27 20:47:53   4993s] AB Est...
[08/27 20:47:53   4993s] OPERPROF: Starting npPlace at level 1, MEM:3414.0M
[08/27 20:47:53   4993s] OPERPROF: Finished npPlace at level 1, CPU:0.274, REAL:0.105, MEM:3432.0M
[08/27 20:47:53   4993s] Iteration  5: Skipped, with CDP Off
[08/27 20:47:53   4993s] 
[08/27 20:47:53   4993s] AB Est...
[08/27 20:47:53   4993s] OPERPROF: Starting npPlace at level 1, MEM:3464.0M
[08/27 20:47:53   4994s] OPERPROF: Finished npPlace at level 1, CPU:0.255, REAL:0.099, MEM:3432.0M
[08/27 20:47:53   4994s] Iteration  6: Skipped, with CDP Off
[08/27 20:47:53   4994s] 
[08/27 20:47:53   4994s] AB Est...
[08/27 20:47:53   4994s] OPERPROF: Starting npPlace at level 1, MEM:3464.0M
[08/27 20:47:53   4994s] OPERPROF: Finished npPlace at level 1, CPU:0.252, REAL:0.101, MEM:3432.0M
[08/27 20:47:53   4994s] Iteration  7: Skipped, with CDP Off
[08/27 20:47:53   4994s] 
[08/27 20:47:53   4994s] AB Est...
[08/27 20:47:53   4994s] OPERPROF: Starting npPlace at level 1, MEM:3464.0M
[08/27 20:47:53   4994s] AB param 22.8% (7777/34118).
[08/27 20:47:53   4994s] OPERPROF: Finished npPlace at level 1, CPU:0.258, REAL:0.130, MEM:3432.0M
[08/27 20:47:53   4995s] AB WA 0.23. HSB #SP 0
[08/27 20:47:53   4995s] AB On.
[08/27 20:47:53   4995s] no activity file in design. spp won't run.
[08/27 20:47:53   4995s] NP #FI/FS/SF FL/PI: 35027/64/26341 7777/0
[08/27 20:47:53   4995s] no activity file in design. spp won't run.
[08/27 20:47:54   4995s] OPERPROF: Starting npPlace at level 1, MEM:3560.0M
[08/27 20:47:54   4995s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 20:47:54   4995s] No instances found in the vector
[08/27 20:47:54   4995s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3464.0M, DRC: 0)
[08/27 20:47:54   4995s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:47:58   5014s] Iteration  8: Total net bbox = 4.631e+05 (2.14e+05 2.49e+05)
[08/27 20:47:58   5014s]               Est.  stn bbox = 5.595e+05 (2.64e+05 2.95e+05)
[08/27 20:47:58   5014s]               cpu = 0:00:19.0 real = 0:00:04.0 mem = 3605.0M
[08/27 20:47:58   5014s] OPERPROF: Finished npPlace at level 1, CPU:19.176, REAL:4.267, MEM:3509.0M
[08/27 20:47:58   5014s] 
[08/27 20:47:58   5014s] AB Est...
[08/27 20:47:58   5014s] no activity file in design. spp won't run.
[08/27 20:47:58   5014s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:47:58   5014s] no activity file in design. spp won't run.
[08/27 20:47:58   5014s] OPERPROF: Starting npPlace at level 1, MEM:3381.0M
[08/27 20:47:58   5015s] AB param 98.9% (33746/34118).
[08/27 20:47:58   5015s] OPERPROF: Finished npPlace at level 1, CPU:0.262, REAL:0.146, MEM:3265.5M
[08/27 20:47:58   5015s] AB WA 0.99. HSB #SP 0
[08/27 20:47:58   5015s] AB Full.
[08/27 20:47:59   5015s] OPERPROF: Starting npPlace at level 1, MEM:3361.5M
[08/27 20:47:59   5015s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 20:47:59   5015s] No instances found in the vector
[08/27 20:47:59   5015s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3409.5M, DRC: 0)
[08/27 20:47:59   5015s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:48:47   5202s] Iteration  9: Total net bbox = 1.425e+06 (6.86e+05 7.39e+05)
[08/27 20:48:47   5202s]               Est.  stn bbox = 1.731e+06 (8.37e+05 8.94e+05)
[08/27 20:48:47   5202s]               cpu = 0:03:07 real = 0:00:48.0 mem = 3634.0M
[08/27 20:48:47   5202s] OPERPROF: Finished npPlace at level 1, CPU:186.870, REAL:48.899, MEM:3538.0M
[08/27 20:48:47   5202s] no activity file in design. spp won't run.
[08/27 20:48:48   5202s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:48:48   5202s] no activity file in design. spp won't run.
[08/27 20:48:48   5203s] OPERPROF: Starting npPlace at level 1, MEM:3506.0M
[08/27 20:48:48   5203s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 20:48:48   5203s] No instances found in the vector
[08/27 20:48:48   5203s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3410.0M, DRC: 0)
[08/27 20:48:48   5203s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:49:44   5421s] Iteration 10: Total net bbox = 1.446e+06 (7.00e+05 7.45e+05)
[08/27 20:49:44   5421s]               Est.  stn bbox = 1.749e+06 (8.52e+05 8.97e+05)
[08/27 20:49:44   5421s]               cpu = 0:03:38 real = 0:00:56.0 mem = 3638.5M
[08/27 20:49:44   5421s] OPERPROF: Finished npPlace at level 1, CPU:217.920, REAL:56.504, MEM:3542.5M
[08/27 20:49:45   5421s] no activity file in design. spp won't run.
[08/27 20:49:45   5421s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:49:45   5421s] no activity file in design. spp won't run.
[08/27 20:49:45   5421s] OPERPROF: Starting npPlace at level 1, MEM:3510.5M
[08/27 20:49:45   5422s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 20:49:45   5422s] No instances found in the vector
[08/27 20:49:45   5422s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3414.5M, DRC: 0)
[08/27 20:49:45   5422s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:50:27   5590s] Iteration 11: Total net bbox = 1.497e+06 (7.27e+05 7.70e+05)
[08/27 20:50:27   5590s]               Est.  stn bbox = 1.799e+06 (8.78e+05 9.21e+05)
[08/27 20:50:27   5590s]               cpu = 0:02:49 real = 0:00:42.0 mem = 3749.3M
[08/27 20:50:27   5590s] OPERPROF: Finished npPlace at level 1, CPU:169.075, REAL:42.180, MEM:3653.3M
[08/27 20:50:27   5591s] no activity file in design. spp won't run.
[08/27 20:50:27   5591s] NP #FI/FS/SF FL/PI: 8686/64/0 34118/0
[08/27 20:50:27   5591s] no activity file in design. spp won't run.
[08/27 20:50:28   5591s] OPERPROF: Starting npPlace at level 1, MEM:3621.3M
[08/27 20:50:28   5591s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[08/27 20:50:28   5591s] No instances found in the vector
[08/27 20:50:28   5591s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3525.3M, DRC: 0)
[08/27 20:50:28   5591s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:50:36   5620s] Iteration 12: Total net bbox = 1.499e+06 (7.29e+05 7.70e+05)
[08/27 20:50:36   5620s]               Est.  stn bbox = 1.801e+06 (8.81e+05 9.21e+05)
[08/27 20:50:36   5620s]               cpu = 0:00:28.2 real = 0:00:08.0 mem = 3647.3M
[08/27 20:50:36   5620s] OPERPROF: Finished npPlace at level 1, CPU:28.391, REAL:8.115, MEM:3551.3M
[08/27 20:50:36   5620s] Move report: Timing Driven Placement moves 34118 insts, mean move: 10.11 um, max move: 285.69 um
[08/27 20:50:36   5620s] 	Max move on inst (_1_): (617.28, 346.74) --> (893.75, 337.52)
[08/27 20:50:36   5620s] no activity file in design. spp won't run.
[08/27 20:50:36   5620s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.011, REAL:0.011, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.059, REAL:0.060, MEM:3423.3M
[08/27 20:50:36   5620s] 
[08/27 20:50:36   5620s] Finished Incremental Placement (cpu=0:10:29, real=0:02:45, mem=3423.3M)
[08/27 20:50:36   5620s] CongRepair sets shifter mode to gplace
[08/27 20:50:36   5620s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3423.3M
[08/27 20:50:36   5620s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:50:36   5620s] All LLGs are deleted
[08/27 20:50:36   5620s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3423.3M
[08/27 20:50:36   5620s] Core basic site is CoreSite
[08/27 20:50:36   5620s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:50:36   5620s] Fast DP-INIT is on for default
[08/27 20:50:36   5620s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:50:36   5620s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.207, REAL:0.051, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:         Starting CMU at level 5, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.005, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.257, REAL:0.102, MEM:3423.3M
[08/27 20:50:36   5620s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3423.3MB).
[08/27 20:50:36   5620s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.317, REAL:0.163, MEM:3423.3M
[08/27 20:50:36   5620s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.318, REAL:0.163, MEM:3423.3M
[08/27 20:50:36   5620s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.9
[08/27 20:50:36   5620s] OPERPROF:   Starting RefinePlace at level 2, MEM:3423.3M
[08/27 20:50:36   5620s] *** Starting refinePlace (1:33:41 mem=3423.3M) ***
[08/27 20:50:36   5620s] Total net bbox length = 1.534e+06 (7.621e+05 7.722e+05) (ext = 3.147e+04)
[08/27 20:50:36   5620s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:50:36   5620s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3423.3M
[08/27 20:50:36   5620s] Starting refinePlace ...
[08/27 20:50:36   5620s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:50:36   5620s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:50:37   5621s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3423.3MB) @(1:33:41 - 1:33:42).
[08/27 20:50:37   5621s] Move report: preRPlace moves 34118 insts, mean move: 1.29 um, max move: 16.43 um
[08/27 20:50:37   5621s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_478__reg): (378.39, 1198.94) --> (393.12, 1197.24)
[08/27 20:50:37   5621s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:50:37   5621s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 20:50:37   5621s] tweakage running in 8 threads.
[08/27 20:50:37   5622s] Placement tweakage begins.
[08/27 20:50:37   5622s] wire length = 1.836e+06
[08/27 20:50:38   5624s] wire length = 1.783e+06
[08/27 20:50:39   5624s] Placement tweakage ends.
[08/27 20:50:39   5624s] Move report: tweak moves 4962 insts, mean move: 5.95 um, max move: 32.16 um
[08/27 20:50:39   5624s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC4955_i_ibex_id_stage_i_controller_i_instr_i_20): (1272.48, 913.74) --> (1304.64, 913.74)
[08/27 20:50:39   5624s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.9, real=0:00:02.0, mem=3423.3MB) @(1:33:42 - 1:33:45).
[08/27 20:50:39   5625s] 
[08/27 20:50:39   5625s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:50:40   5626s] Move report: legalization moves 7 insts, mean move: 5.39 um, max move: 10.08 um
[08/27 20:50:40   5626s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OFC4770_FE_OFN566_08): (1418.88, 516.84) --> (1428.96, 516.84)
[08/27 20:50:40   5626s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=3423.3MB) @(1:33:45 - 1:33:47).
[08/27 20:50:40   5626s] Move report: Detail placement moves 34118 insts, mean move: 2.11 um, max move: 33.28 um
[08/27 20:50:40   5626s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC4955_i_ibex_id_stage_i_controller_i_instr_i_20): (1272.59, 914.96) --> (1304.64, 913.74)
[08/27 20:50:40   5626s] 	Runtime: CPU: 0:00:05.8 REAL: 0:00:04.0 MEM: 3423.3MB
[08/27 20:50:40   5626s] Statistics of distance of Instance movement in refine placement:
[08/27 20:50:40   5626s]   maximum (X+Y) =        33.28 um
[08/27 20:50:40   5626s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC4955_i_ibex_id_stage_i_controller_i_instr_i_20) with max move: (1272.59, 914.964) -> (1304.64, 913.74)
[08/27 20:50:40   5626s]   mean    (X+Y) =         2.11 um
[08/27 20:50:40   5626s] Summary Report:
[08/27 20:50:40   5626s] Instances move: 34118 (out of 34118 movable)
[08/27 20:50:40   5626s] Instances flipped: 0
[08/27 20:50:40   5626s] Mean displacement: 2.11 um
[08/27 20:50:40   5626s] Max displacement: 33.28 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC4955_i_ibex_id_stage_i_controller_i_instr_i_20) (1272.59, 914.964) -> (1304.64, 913.74)
[08/27 20:50:40   5626s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[08/27 20:50:40   5626s] Total instances moved : 34118
[08/27 20:50:40   5626s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:5.848, REAL:3.396, MEM:3423.3M
[08/27 20:50:40   5626s] Total net bbox length = 1.492e+06 (7.176e+05 7.740e+05) (ext = 3.128e+04)
[08/27 20:50:40   5626s] Runtime: CPU: 0:00:06.0 REAL: 0:00:04.0 MEM: 3423.3MB
[08/27 20:50:40   5626s] [CPU] RefinePlace/total (cpu=0:00:06.0, real=0:00:04.0, mem=3423.3MB) @(1:33:41 - 1:33:47).
[08/27 20:50:40   5626s] *** Finished refinePlace (1:33:47 mem=3423.3M) ***
[08/27 20:50:40   5626s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.9
[08/27 20:50:40   5626s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.994, REAL:3.543, MEM:3423.3M
[08/27 20:50:40   5626s] OPERPROF: Finished RefinePlace2 at level 1, CPU:6.445, REAL:3.741, MEM:3423.3M
[08/27 20:50:40   5626s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3423.3M
[08/27 20:50:40   5626s] Starting Early Global Route congestion estimation: mem = 3423.3M
[08/27 20:50:40   5626s] (I)       Started Loading and Dumping File ( Curr Mem: 3423.27 MB )
[08/27 20:50:40   5626s] (I)       Reading DB...
[08/27 20:50:40   5626s] (I)       Read data from FE... (mem=3423.3M)
[08/27 20:50:40   5626s] (I)       Read nodes and places... (mem=3423.3M)
[08/27 20:50:40   5626s] (I)       Done Read nodes and places (cpu=0.054s, mem=3423.3M)
[08/27 20:50:40   5626s] (I)       Read nets... (mem=3423.3M)
[08/27 20:50:40   5627s] (I)       Done Read nets (cpu=0.175s, mem=3423.3M)
[08/27 20:50:40   5627s] (I)       Done Read data from FE (cpu=0.229s, mem=3423.3M)
[08/27 20:50:40   5627s] (I)       before initializing RouteDB syMemory usage = 3423.3 MB
[08/27 20:50:40   5627s] (I)       == Non-default Options ==
[08/27 20:50:40   5627s] (I)       Maximum routing layer                              : 4
[08/27 20:50:40   5627s] (I)       Number threads                                     : 8
[08/27 20:50:40   5627s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:50:40   5627s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:50:40   5627s] (I)       Use row-based GCell size
[08/27 20:50:40   5627s] (I)       GCell unit size  : 3780
[08/27 20:50:40   5627s] (I)       GCell multiplier : 1
[08/27 20:50:40   5627s] (I)       build grid graph
[08/27 20:50:40   5627s] (I)       build grid graph start
[08/27 20:50:40   5627s] [NR-eGR] Track table information for default rule: 
[08/27 20:50:40   5627s] [NR-eGR] Metal1 has no routable track
[08/27 20:50:40   5627s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:50:40   5627s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:50:40   5627s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:50:40   5627s] (I)       build grid graph end
[08/27 20:50:40   5627s] (I)       ===========================================================================
[08/27 20:50:40   5627s] (I)       == Report All Rule Vias ==
[08/27 20:50:40   5627s] (I)       ===========================================================================
[08/27 20:50:40   5627s] (I)        Via Rule : (Default)
[08/27 20:50:40   5627s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:50:40   5627s] (I)       ---------------------------------------------------------------------------
[08/27 20:50:40   5627s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:50:40   5627s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:50:40   5627s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:50:40   5627s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:50:40   5627s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:50:40   5627s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:50:40   5627s] (I)       ===========================================================================
[08/27 20:50:40   5627s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       Num PG vias on layer 2 : 0
[08/27 20:50:40   5627s] (I)       Num PG vias on layer 3 : 0
[08/27 20:50:40   5627s] (I)       Num PG vias on layer 4 : 0
[08/27 20:50:40   5627s] [NR-eGR] Read 80495 PG shapes
[08/27 20:50:40   5627s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:50:40   5627s] [NR-eGR] #Instance Blockages : 7088
[08/27 20:50:40   5627s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:50:40   5627s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:50:40   5627s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:50:40   5627s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:50:40   5627s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:50:40   5627s] (I)       readDataFromPlaceDB
[08/27 20:50:40   5627s] (I)       Read net information..
[08/27 20:50:40   5627s] [NR-eGR] Read numTotalNets=34776  numIgnoredNets=48
[08/27 20:50:40   5627s] (I)       Read testcase time = 0.016 seconds
[08/27 20:50:40   5627s] 
[08/27 20:50:40   5627s] (I)       early_global_route_priority property id does not exist.
[08/27 20:50:40   5627s] (I)       Start initializing grid graph
[08/27 20:50:40   5627s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:50:40   5627s] (I)       End initializing grid graph
[08/27 20:50:40   5627s] (I)       Model blockages into capacity
[08/27 20:50:40   5627s] (I)       Read Num Blocks=109513  Num Prerouted Wires=0  Num CS=0
[08/27 20:50:40   5627s] (I)       Started Modeling ( Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       Layer 1 (H) : #blockages 69574 : #preroutes 0
[08/27 20:50:40   5627s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:50:40   5627s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:50:40   5627s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       -- layer congestion ratio --
[08/27 20:50:40   5627s] (I)       Layer 1 : 0.100000
[08/27 20:50:40   5627s] (I)       Layer 2 : 0.700000
[08/27 20:50:40   5627s] (I)       Layer 3 : 0.700000
[08/27 20:50:40   5627s] (I)       Layer 4 : 0.700000
[08/27 20:50:40   5627s] (I)       ----------------------------
[08/27 20:50:40   5627s] (I)       Number of ignored nets = 48
[08/27 20:50:40   5627s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:50:40   5627s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:50:40   5627s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:50:40   5627s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:50:40   5627s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:50:40   5627s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:50:40   5627s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:50:40   5627s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:50:40   5627s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:50:40   5627s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:50:40   5627s] (I)       Before initializing Early Global Route syMemory usage = 3423.3 MB
[08/27 20:50:40   5627s] (I)       Ndr track 0 does not exist
[08/27 20:50:40   5627s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:50:40   5627s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:50:40   5627s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:50:40   5627s] (I)       Site width          :   480  (dbu)
[08/27 20:50:40   5627s] (I)       Row height          :  3780  (dbu)
[08/27 20:50:40   5627s] (I)       GCell width         :  3780  (dbu)
[08/27 20:50:40   5627s] (I)       GCell height        :  3780  (dbu)
[08/27 20:50:40   5627s] (I)       Grid                :   487   487     4
[08/27 20:50:40   5627s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:50:40   5627s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:50:40   5627s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:50:40   5627s] (I)       Default wire width  :   160   200   200   200
[08/27 20:50:40   5627s] (I)       Default wire space  :   180   210   210   210
[08/27 20:50:40   5627s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:50:40   5627s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:50:40   5627s] (I)       First track coord   :     0   240   480   240
[08/27 20:50:40   5627s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:50:40   5627s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:50:40   5627s] (I)       Num of masks        :     1     1     1     1
[08/27 20:50:40   5627s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:50:40   5627s] (I)       --------------------------------------------------------
[08/27 20:50:40   5627s] 
[08/27 20:50:40   5627s] [NR-eGR] ============ Routing rule table ============
[08/27 20:50:40   5627s] [NR-eGR] Rule id: 0  Nets: 34728 
[08/27 20:50:40   5627s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:50:40   5627s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:50:40   5627s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:50:40   5627s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:50:40   5627s] [NR-eGR] ========================================
[08/27 20:50:40   5627s] [NR-eGR] 
[08/27 20:50:40   5627s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:50:40   5627s] (I)       blocked tracks on layer2 : = 874081 / 2133547 (40.97%)
[08/27 20:50:40   5627s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:50:40   5627s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:50:40   5627s] (I)       After initializing Early Global Route syMemory usage = 3423.3 MB
[08/27 20:50:40   5627s] (I)       Finished Loading and Dumping File ( CPU: 0.42 sec, Real: 0.43 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       Reset routing kernel
[08/27 20:50:40   5627s] (I)       Started Global Routing ( Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       ============= Initialization =============
[08/27 20:50:40   5627s] (I)       totalPins=123906  totalGlobalPin=122257 (98.67%)
[08/27 20:50:40   5627s] (I)       Started Net group 1 ( Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       Started Build MST ( Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       Generate topology with 8 threads
[08/27 20:50:40   5627s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.03 sec, Curr Mem: 3435.27 MB )
[08/27 20:50:40   5627s] (I)       total 2D Cap : 3717333 = (2629537 H, 1087796 V)
[08/27 20:50:40   5627s] [NR-eGR] Layer group 1: route 34728 net(s) in layer range [2, 4]
[08/27 20:50:40   5627s] (I)       
[08/27 20:50:40   5627s] (I)       ============  Phase 1a Route ============
[08/27 20:50:40   5627s] (I)       Started Phase 1a ( Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       Started Pattern routing ( Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       Finished Pattern routing ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 421
[08/27 20:50:40   5627s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       Usage: 487707 = (251124 H, 236583 V) = (9.55% H, 21.75% V) = (9.492e+05um H, 8.943e+05um V)
[08/27 20:50:40   5627s] (I)       Finished Phase 1a ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       
[08/27 20:50:40   5627s] (I)       ============  Phase 1b Route ============
[08/27 20:50:40   5627s] (I)       Started Phase 1b ( Curr Mem: 3423.27 MB )
[08/27 20:50:40   5627s] (I)       Started Monotonic routing ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Usage: 488553 = (251682 H, 236871 V) = (9.57% H, 21.78% V) = (9.514e+05um H, 8.954e+05um V)
[08/27 20:50:41   5627s] (I)       Overflow of layer group 1: 0.67% H + 2.33% V. EstWL: 1.846730e+06um
[08/27 20:50:41   5627s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       
[08/27 20:50:41   5627s] (I)       ============  Phase 1c Route ============
[08/27 20:50:41   5627s] (I)       Started Phase 1c ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Started Two level routing ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Level2 Grid: 98 x 98
[08/27 20:50:41   5627s] (I)       Started Two Level Routing ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Finished Two level routing ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Usage: 491184 = (254022 H, 237162 V) = (9.66% H, 21.80% V) = (9.602e+05um H, 8.965e+05um V)
[08/27 20:50:41   5627s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       
[08/27 20:50:41   5627s] (I)       ============  Phase 1d Route ============
[08/27 20:50:41   5627s] (I)       Started Phase 1d ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Started Detoured routing ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Usage: 491184 = (254022 H, 237162 V) = (9.66% H, 21.80% V) = (9.602e+05um H, 8.965e+05um V)
[08/27 20:50:41   5627s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       
[08/27 20:50:41   5627s] (I)       ============  Phase 1e Route ============
[08/27 20:50:41   5627s] (I)       Started Phase 1e ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Started Route legalization ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Usage: 491184 = (254022 H, 237162 V) = (9.66% H, 21.80% V) = (9.602e+05um H, 8.965e+05um V)
[08/27 20:50:41   5627s] [NR-eGR] Early Global Route overflow of layer group 1: 0.45% H + 1.55% V. EstWL: 1.856676e+06um
[08/27 20:50:41   5627s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Started Layer assignment ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5627s] (I)       Running layer assignment with 8 threads
[08/27 20:50:41   5628s] (I)       Finished Layer assignment ( CPU: 0.87 sec, Real: 0.26 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5628s] (I)       Finished Net group 1 ( CPU: 1.55 sec, Real: 0.89 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5628s] (I)       
[08/27 20:50:41   5628s] (I)       ============  Phase 1l Route ============
[08/27 20:50:41   5628s] (I)       Started Phase 1l ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5628s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5628s] (I)       
[08/27 20:50:41   5628s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:50:41   5628s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:50:41   5628s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:50:41   5628s] [NR-eGR]       Layer              (1-6)            (7-13)           (14-19)           (20-26)    OverCon 
[08/27 20:50:41   5628s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:50:41   5628s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:50:41   5628s] [NR-eGR]  Metal2  (2)       205( 0.13%)        39( 0.02%)        25( 0.02%)         2( 0.00%)   ( 0.17%) 
[08/27 20:50:41   5628s] [NR-eGR]  Metal3  (3)      1716( 1.06%)       105( 0.07%)         1( 0.00%)        33( 0.02%)   ( 1.15%) 
[08/27 20:50:41   5628s] [NR-eGR]  Metal4  (4)        68( 0.04%)        52( 0.03%)        17( 0.01%)         0( 0.00%)   ( 0.08%) 
[08/27 20:50:41   5628s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:50:41   5628s] [NR-eGR] Total             1989( 0.41%)       196( 0.04%)        43( 0.01%)        35( 0.01%)   ( 0.47%) 
[08/27 20:50:41   5628s] [NR-eGR] 
[08/27 20:50:41   5628s] (I)       Finished Global Routing ( CPU: 1.58 sec, Real: 0.92 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5628s] (I)       total 2D Cap : 3737313 = (2647820 H, 1089493 V)
[08/27 20:50:41   5628s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.14% H + 1.15% V
[08/27 20:50:41   5628s] [NR-eGR] Overflow after Early Global Route 0.39% H + 1.54% V
[08/27 20:50:41   5628s] Early Global Route congestion estimation runtime: 2.04 seconds, mem = 3423.3M
[08/27 20:50:41   5628s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.037, REAL:1.382, MEM:3423.3M
[08/27 20:50:41   5628s] OPERPROF: Starting HotSpotCal at level 1, MEM:3423.3M
[08/27 20:50:41   5628s] [hotspot] +------------+---------------+---------------+
[08/27 20:50:41   5628s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:50:41   5628s] [hotspot] +------------+---------------+---------------+
[08/27 20:50:41   5628s] [hotspot] | normalized |         17.05 |         28.07 |
[08/27 20:50:41   5628s] [hotspot] +------------+---------------+---------------+
[08/27 20:50:41   5628s] Local HotSpot Analysis: normalized max congestion hotspot area = 17.05, normalized total congestion hotspot area = 28.07 (area is in unit of 4 std-cell row bins)
[08/27 20:50:41   5628s] [hotspot] max/total 17.05/28.07, big hotspot (>10) total 22.30
[08/27 20:50:41   5628s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:50:41   5628s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:50:41   5628s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:50:41   5628s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:50:41   5628s] [hotspot] |  1  |   547.08   607.56   607.56   698.28 |       17.05   |
[08/27 20:50:41   5628s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:50:41   5628s] [hotspot] |  2  |  1393.80   637.80  1454.28   698.28 |        8.13   |
[08/27 20:50:41   5628s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:50:41   5628s] [hotspot] |  3  |   547.08   516.84   607.56   577.32 |        0.52   |
[08/27 20:50:41   5628s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:50:41   5628s] [hotspot] |  4  |  1303.08  1030.92  1363.56  1091.40 |        0.52   |
[08/27 20:50:41   5628s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:50:41   5628s] [hotspot] |  5  |   607.56   637.80   668.04   698.28 |        0.26   |
[08/27 20:50:41   5628s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:50:41   5628s] Top 5 hotspots total area: 26.49
[08/27 20:50:41   5628s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.027, REAL:0.017, MEM:3423.3M
[08/27 20:50:41   5628s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3423.3M
[08/27 20:50:41   5628s] Starting Early Global Route wiring: mem = 3423.3M
[08/27 20:50:41   5628s] (I)       ============= track Assignment ============
[08/27 20:50:41   5628s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5628s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5628s] (I)       Started Track Assignment ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5628s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/27 20:50:41   5628s] (I)       Running track assignment with 8 threads
[08/27 20:50:41   5628s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5628s] (I)       Run Multi-thread track assignment
[08/27 20:50:41   5630s] (I)       Finished Track Assignment ( CPU: 1.13 sec, Real: 0.18 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:41   5630s] [NR-eGR] Started Export DB wires ( Curr Mem: 3423.27 MB )
[08/27 20:50:41   5630s] [NR-eGR] Started Export all nets ( Curr Mem: 3423.27 MB )
[08/27 20:50:42   5630s] [NR-eGR] Finished Export all nets ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:42   5630s] [NR-eGR] Started Set wire vias ( Curr Mem: 3423.27 MB )
[08/27 20:50:42   5630s] [NR-eGR] Finished Set wire vias ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:42   5630s] [NR-eGR] Finished Export DB wires ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 3423.27 MB )
[08/27 20:50:42   5630s] [NR-eGR] --------------------------------------------------------------------------
[08/27 20:50:42   5630s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 117732
[08/27 20:50:42   5630s] [NR-eGR] Metal2  (2H) length: 6.659993e+05um, number of vias: 202992
[08/27 20:50:42   5630s] [NR-eGR] Metal3  (3V) length: 9.208505e+05um, number of vias: 11078
[08/27 20:50:42   5630s] [NR-eGR] Metal4  (4H) length: 3.446689e+05um, number of vias: 0
[08/27 20:50:42   5630s] [NR-eGR] Total length: 1.931519e+06um, number of vias: 331802
[08/27 20:50:42   5630s] [NR-eGR] --------------------------------------------------------------------------
[08/27 20:50:42   5630s] [NR-eGR] Total eGR-routed clock nets wire length: 5.480649e+04um 
[08/27 20:50:42   5630s] [NR-eGR] --------------------------------------------------------------------------
[08/27 20:50:42   5630s] Early Global Route wiring runtime: 1.72 seconds, mem = 3423.3M
[08/27 20:50:42   5630s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.720, REAL:0.682, MEM:3423.3M
[08/27 20:50:42   5630s] 0 delay mode for cte disabled.
[08/27 20:50:42   5630s] SKP cleared!
[08/27 20:50:42   5630s] 
[08/27 20:50:42   5630s] *** Finished incrementalPlace (cpu=0:33:04, real=0:10:20)***
[08/27 20:50:42   5630s] All LLGs are deleted
[08/27 20:50:42   5630s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3135.3M
[08/27 20:50:42   5630s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.027, REAL:0.027, MEM:3135.3M
[08/27 20:50:42   5630s] Start to check current routing status for nets...
[08/27 20:50:42   5630s] All nets are already routed correctly.
[08/27 20:50:42   5630s] End to check current routing status for nets (mem=3135.3M)
[08/27 20:50:42   5630s] Extraction called for design 'croc_chip' of instances=42868 and nets=40879 using extraction engine 'preRoute' .
[08/27 20:50:42   5630s] PreRoute RC Extraction called for design croc_chip.
[08/27 20:50:42   5630s] RC Extraction called in multi-corner(1) mode.
[08/27 20:50:42   5630s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/27 20:50:42   5630s] Type 'man IMPEXT-6197' for more detail.
[08/27 20:50:42   5630s] RCMode: PreRoute
[08/27 20:50:42   5630s]       RC Corner Indexes            0   
[08/27 20:50:42   5630s] Capacitance Scaling Factor   : 1.00000 
[08/27 20:50:42   5630s] Resistance Scaling Factor    : 1.00000 
[08/27 20:50:42   5630s] Clock Cap. Scaling Factor    : 1.00000 
[08/27 20:50:42   5630s] Clock Res. Scaling Factor    : 1.00000 
[08/27 20:50:42   5630s] Shrink Factor                : 1.00000
[08/27 20:50:42   5630s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/27 20:50:42   5631s] LayerId::1 widthSet size::1
[08/27 20:50:42   5631s] LayerId::2 widthSet size::1
[08/27 20:50:42   5631s] LayerId::3 widthSet size::1
[08/27 20:50:42   5631s] LayerId::4 widthSet size::1
[08/27 20:50:42   5631s] LayerId::5 widthSet size::1
[08/27 20:50:42   5631s] LayerId::6 widthSet size::1
[08/27 20:50:42   5631s] LayerId::7 widthSet size::1
[08/27 20:50:42   5631s] Updating RC grid for preRoute extraction ...
[08/27 20:50:42   5631s] Initializing multi-corner resistance tables ...
[08/27 20:50:42   5631s] {RT default_rc_corner 0 4 4 0}
[08/27 20:50:42   5631s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.303721 ; uaWl: 1.000000 ; uaWlH: 0.178444 ; aWlH: 0.000000 ; Pmax: 0.828700 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/27 20:50:43   5631s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3135.273M)
[08/27 20:50:44   5633s] Compute RC Scale Done ...
[08/27 20:50:44   5633s] **optDesign ... cpu = 1:10:10, real = 0:24:06, mem = 1937.7M, totSessionCpu=1:33:53 **
[08/27 20:50:44   5633s] #################################################################################
[08/27 20:50:44   5633s] # Design Stage: PreRoute
[08/27 20:50:44   5633s] # Design Name: croc_chip
[08/27 20:50:44   5633s] # Design Mode: 130nm
[08/27 20:50:44   5633s] # Analysis Mode: MMMC OCV 
[08/27 20:50:44   5633s] # Parasitics Mode: No SPEF/RCDB
[08/27 20:50:44   5633s] # Signoff Settings: SI Off 
[08/27 20:50:44   5633s] #################################################################################
[08/27 20:50:45   5635s] Topological Sorting (REAL = 0:00:00.0, MEM = 3022.0M, InitMEM = 3016.8M)
[08/27 20:50:45   5635s] Calculate early delays in OCV mode...
[08/27 20:50:45   5635s] Calculate late delays in OCV mode...
[08/27 20:50:45   5635s] Start delay calculation (fullDC) (8 T). (MEM=3022.01)
[08/27 20:50:45   5635s] End AAE Lib Interpolated Model. (MEM=3047.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 20:50:47   5644s] Total number of fetched objects 39637
[08/27 20:50:47   5645s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 20:50:47   5645s] End delay calculation. (MEM=3396.58 CPU=0:00:07.9 REAL=0:00:01.0)
[08/27 20:50:47   5645s] End delay calculation (fullDC). (MEM=3396.58 CPU=0:00:09.6 REAL=0:00:02.0)
[08/27 20:50:47   5645s] *** CDM Built up (cpu=0:00:12.0  real=0:00:03.0  mem= 3396.6M) ***
[08/27 20:50:47   5647s] *** Timing NOT met, worst failing slack is -4.930
[08/27 20:50:47   5647s] *** Check timing (0:00:00.1)
[08/27 20:50:47   5647s] Deleting Lib Analyzer.
[08/27 20:50:47   5647s] Begin: GigaOpt Optimization in WNS mode
[08/27 20:50:47   5647s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -ftns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 2 -effTgtSlackCoef 1 -nativePathGroupFlow -usefulSkew
[08/27 20:50:47   5647s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 20:50:47   5647s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:50:47   5647s] *info: 48 skip_routing nets excluded.
[08/27 20:50:47   5647s] Info: 48 io nets excluded
[08/27 20:50:48   5647s] Info: 7 clock nets excluded from IPO operation.
[08/27 20:50:48   5647s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:34:07.3/1:03:05.2 (1.5), mem = 3396.6M
[08/27 20:50:48   5647s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.8
[08/27 20:50:48   5647s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:50:48   5647s] ### Creating PhyDesignMc. totSessionCpu=1:34:07 mem=3396.6M
[08/27 20:50:48   5647s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 20:50:48   5647s] OPERPROF: Starting DPlace-Init at level 1, MEM:3396.6M
[08/27 20:50:48   5647s] #spOpts: N=130 minPadR=1.1 
[08/27 20:50:48   5647s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3396.6M
[08/27 20:50:48   5647s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3396.6M
[08/27 20:50:48   5647s] Core basic site is CoreSite
[08/27 20:50:48   5647s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:50:48   5647s] Fast DP-INIT is on for default
[08/27 20:50:48   5647s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:50:48   5647s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.230, REAL:0.055, MEM:3428.6M
[08/27 20:50:48   5647s] OPERPROF:     Starting CMU at level 3, MEM:3428.6M
[08/27 20:50:48   5647s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3428.6M
[08/27 20:50:48   5647s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.265, REAL:0.090, MEM:3428.6M
[08/27 20:50:48   5647s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3428.6MB).
[08/27 20:50:48   5647s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.326, REAL:0.151, MEM:3428.6M
[08/27 20:50:48   5647s] TotalInstCnt at PhyDesignMc Initialization: 34,118
[08/27 20:50:48   5647s] ### Creating PhyDesignMc, finished. totSessionCpu=1:34:08 mem=3428.6M
[08/27 20:50:48   5647s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:50:48   5648s] 
[08/27 20:50:48   5648s] Creating Lib Analyzer ...
[08/27 20:50:48   5648s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:50:48   5648s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 20:50:48   5648s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 20:50:48   5648s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 20:50:48   5648s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 20:50:48   5648s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 20:50:48   5648s] 
[08/27 20:50:48   5648s] {RT default_rc_corner 0 4 4 0}
[08/27 20:50:48   5648s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:34:08 mem=3428.6M
[08/27 20:50:48   5648s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:34:08 mem=3428.6M
[08/27 20:50:48   5648s] Creating Lib Analyzer, finished. 
[08/27 20:50:48   5648s] 
[08/27 20:50:48   5648s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/27 20:50:48   5648s] ### Creating LA Mngr. totSessionCpu=1:34:08 mem=3428.6M
[08/27 20:50:48   5648s] ### Creating LA Mngr, finished. totSessionCpu=1:34:08 mem=3428.6M
[08/27 20:50:52   5652s] *info: 2 don't touch nets excluded
[08/27 20:50:52   5653s] *info: 48 io nets excluded
[08/27 20:50:52   5653s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:50:52   5653s] *info: 7 clock nets excluded
[08/27 20:50:52   5653s] *info: 2 special nets excluded.
[08/27 20:50:52   5653s] *info: 48 skip_routing nets excluded.
[08/27 20:50:52   5653s] *info: 32 multi-driver nets excluded.
[08/27 20:50:52   5653s] *info: 1274 no-driver nets excluded.
[08/27 20:50:53   5653s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2714319.2
[08/27 20:50:53   5653s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/27 20:50:53   5653s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/27 20:50:53   5653s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/27 20:50:53   5653s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/27 20:50:53   5653s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/27 20:50:53   5653s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/27 20:50:53   5654s] ** GigaOpt Optimizer WNS Slack -4.930 TNS Slack -8054.173 Density 51.11
[08/27 20:50:53   5654s] Optimizer WNS Pass 0
[08/27 20:50:53   5654s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.892 TNS -20.733; mem2reg* WNS -0.458 TNS -2.432; reg2mem* WNS -1.075 TNS -103.526; reg2reg* WNS -4.930 TNS -7929.914; HEPG WNS -4.930 TNS -8033.440; all paths WNS -4.930 TNS -8054.173
[08/27 20:50:53   5654s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 20:50:53   5654s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 20:50:53   5654s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 20:50:53   5654s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:50:53   5654s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:50:53   5654s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:50:53   5654s] |  -4.930|   -4.930|-8033.440|-8054.173|    51.11%|   0:00:00.0| 3636.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:50:53   5654s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:50:54   5655s] |  -4.824|   -4.824|-7750.562|-7771.295|    51.11%|   0:00:01.0| 3636.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:50:54   5655s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:50:54   5656s] |  -4.762|   -4.762|-7569.202|-7589.935|    51.12%|   0:00:00.0| 3636.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:50:54   5656s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:50:54   5657s] |  -4.682|   -4.682|-7362.016|-7382.748|    51.12%|   0:00:00.0| 3636.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:50:54   5657s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:50:55   5658s] |  -4.641|   -4.641|-7033.881|-7054.613|    51.12%|   0:00:01.0| 3636.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:55   5658s] |        |         |         |         |          |            |        |            |         | 93__reg/D                                          |
[08/27 20:50:55   5659s] |  -4.491|   -4.491|-6995.657|-7016.390|    51.12%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:55   5659s] |        |         |         |         |          |            |        |            |         | 93__reg/D                                          |
[08/27 20:50:55   5660s] |  -4.453|   -4.453|-6991.350|-7012.083|    51.12%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:50:55   5660s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:50:56   5661s] |  -4.387|   -4.387|-6838.145|-6858.877|    51.13%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:56   5661s] |        |         |         |         |          |            |        |            |         | 93__reg/D                                          |
[08/27 20:50:56   5662s] |  -4.349|   -4.349|-6918.064|-6938.797|    51.13%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:56   5662s] |        |         |         |         |          |            |        |            |         | 93__reg/D                                          |
[08/27 20:50:56   5663s] |  -4.344|   -4.344|-6906.373|-6927.105|    51.13%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:56   5663s] |        |         |         |         |          |            |        |            |         | 93__reg/D                                          |
[08/27 20:50:57   5663s] |  -4.313|   -4.313|-6906.145|-6926.877|    51.13%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:50:57   5663s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:50:57   5664s] |  -4.287|   -4.287|-6888.348|-6909.081|    51.13%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:50:57   5664s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:50:57   5665s] |  -4.256|   -4.256|-6888.372|-6909.104|    51.14%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:57   5665s] |        |         |         |         |          |            |        |            |         | 93__reg/D                                          |
[08/27 20:50:58   5666s] |  -4.208|   -4.208|-6787.708|-6808.441|    51.14%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:58   5666s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:50:58   5667s] |  -4.184|   -4.184|-6671.789|-6692.521|    51.14%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:58   5667s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:50:58   5668s] |  -4.157|   -4.157|-6600.288|-6621.021|    51.14%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:58   5668s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:50:59   5669s] |  -4.121|   -4.121|-6506.159|-6526.891|    51.14%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:59   5669s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:50:59   5670s] |  -4.097|   -4.097|-6454.349|-6475.082|    51.15%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:59   5670s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:50:59   5672s] |  -4.093|   -4.093|-6427.132|-6447.865|    51.15%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:59   5672s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:50:59   5672s] |  -4.066|   -4.066|-6413.773|-6434.506|    51.16%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:50:59   5672s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:51:00   5673s] |  -4.043|   -4.043|-6309.662|-6330.394|    51.16%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:00   5673s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:51:00   5675s] |  -4.027|   -4.027|-6235.214|-6255.929|    51.17%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:00   5675s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:51:00   5676s] |  -4.002|   -4.002|-6246.613|-6267.321|    51.18%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:00   5676s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:51:01   5677s] |  -3.969|   -3.969|-6102.321|-6123.030|    51.18%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:01   5677s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:51:01   5679s] |  -3.933|   -3.933|-6002.272|-6022.981|    51.19%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:01   5679s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:51:02   5681s] |  -3.886|   -3.955|-5943.348|-5964.144|    51.20%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:02   5681s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:51:02   5682s] |  -3.854|   -3.955|-5900.417|-5921.213|    51.21%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:02   5682s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:51:02   5683s] |  -3.813|   -3.955|-5883.525|-5904.321|    51.21%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:02   5683s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:51:03   5683s] |  -3.790|   -3.955|-5848.587|-5869.383|    51.21%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:03   5683s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:51:03   5684s] |  -3.759|   -3.955|-5840.402|-5861.198|    51.22%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:03   5684s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:51:03   5686s] |  -3.729|   -3.955|-5802.917|-5823.713|    51.23%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:03   5686s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:51:04   5687s] |  -3.697|   -3.955|-5718.355|-5739.151|    51.24%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:04   5687s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:51:04   5688s] |  -3.675|   -3.955|-5660.238|-5681.034|    51.24%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:04   5688s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:51:04   5690s] |  -3.654|   -3.955|-5603.875|-5624.671|    51.26%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:04   5690s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:51:05   5692s] |  -3.629|   -3.955|-5524.349|-5545.145|    51.28%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:05   5692s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:51:06   5693s] |  -3.589|   -3.955|-5471.642|-5492.438|    51.29%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:06   5693s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:51:06   5694s] |  -3.567|   -3.955|-5432.028|-5452.824|    51.30%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:06   5694s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:51:06   5696s] |  -3.543|   -3.955|-5397.169|-5417.965|    51.32%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:06   5696s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/27 20:51:07   5697s] |  -3.491|   -3.955|-5316.361|-5337.157|    51.33%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:07   5697s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:51:07   5698s] |  -3.463|   -3.955|-5258.976|-5279.771|    51.33%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:07   5698s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:51:08   5700s] |  -3.454|   -3.955|-5253.838|-5274.634|    51.34%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:08   5700s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/27 20:51:08   5700s] |  -3.424|   -3.955|-5246.987|-5267.783|    51.34%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:08   5700s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/27 20:51:08   5701s] |  -3.413|   -3.955|-5233.283|-5254.079|    51.35%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:08   5701s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 20:51:09   5703s] |  -3.387|   -3.936|-5220.402|-5241.179|    51.37%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:09   5703s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/27 20:51:10   5706s] |  -3.372|   -3.936|-5211.457|-5232.234|    51.38%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:10   5706s] |        |         |         |         |          |            |        |            |         | 91__reg/D                                          |
[08/27 20:51:10   5707s] |  -3.352|   -3.936|-5157.645|-5178.421|    51.38%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:10   5707s] |        |         |         |         |          |            |        |            |         | 91__reg/D                                          |
[08/27 20:51:11   5710s] |  -3.340|   -3.936|-5128.260|-5149.037|    51.42%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:11   5710s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 20:51:11   5713s] |  -3.316|   -3.936|-5093.420|-5114.197|    51.44%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:11   5713s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 20:51:12   5714s] |  -3.286|   -3.936|-4981.694|-5002.471|    51.44%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:12   5714s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 20:51:12   5716s] |  -3.245|   -3.936|-4937.961|-4958.738|    51.45%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:12   5716s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1898__reg/D                          |
[08/27 20:51:13   5719s] |  -3.217|   -3.888|-4882.105|-4902.834|    51.46%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:13   5719s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1898__reg/D                          |
[08/27 20:51:13   5721s] |  -3.188|   -3.888|-4827.537|-4848.266|    51.47%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:13   5721s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1898__reg/D                          |
[08/27 20:51:14   5722s] |  -3.115|   -3.888|-4818.676|-4839.405|    51.47%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:14   5722s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:14   5723s] |  -3.103|   -3.888|-4767.758|-4788.486|    51.48%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:14   5723s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 20:51:14   5725s] |  -3.072|   -3.888|-4767.071|-4787.800|    51.48%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:14   5725s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:15   5727s] |  -3.046|   -3.888|-4701.260|-4721.989|    51.49%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:15   5727s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:16   5730s] |  -3.023|   -3.888|-4683.213|-4703.942|    51.52%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:16   5730s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:16   5732s] |  -3.007|   -3.888|-4664.575|-4685.304|    51.53%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:16   5732s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:17   5734s] |  -2.993|   -3.888|-4648.101|-4668.830|    51.54%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:17   5734s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1898__reg/D                          |
[08/27 20:51:17   5736s] |  -2.961|   -3.888|-4620.576|-4641.305|    51.54%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:17   5736s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1898__reg/D                          |
[08/27 20:51:17   5737s] |  -2.959|   -3.878|-4588.573|-4609.292|    51.55%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:17   5737s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1898__reg/D                          |
[08/27 20:51:18   5739s] |  -2.940|   -3.878|-4543.150|-4563.870|    51.55%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:18   5739s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1898__reg/D                          |
[08/27 20:51:19   5743s] |  -2.920|   -3.878|-4501.256|-4521.976|    51.58%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:19   5743s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1898__reg/D                          |
[08/27 20:51:20   5747s] |  -2.886|   -3.878|-4419.209|-4439.929|    51.58%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:20   5747s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/27 20:51:20   5749s] |  -2.871|   -3.878|-4394.167|-4414.887|    51.59%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:20   5749s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/27 20:51:21   5750s] |  -2.813|   -3.867|-4361.691|-4382.399|    51.60%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:21   5750s] |        |         |         |         |          |            |        |            |         | 91__reg/D                                          |
[08/27 20:51:21   5752s] |  -2.777|   -3.867|-4314.926|-4335.634|    51.60%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:21   5752s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:22   5754s] |  -2.756|   -3.867|-4274.343|-4295.051|    51.61%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:22   5754s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 20:51:22   5754s] |  -2.724|   -3.867|-4274.189|-4294.897|    51.61%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:22   5754s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/27 20:51:22   5755s] |  -2.696|   -3.867|-4262.332|-4283.039|    51.61%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:22   5755s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1869__reg/D                          |
[08/27 20:51:22   5755s] |  -2.660|   -3.867|-4261.676|-4282.384|    51.61%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:22   5755s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:51:22   5756s] |  -2.635|   -3.867|-4261.121|-4281.829|    51.62%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:22   5756s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1869__reg/D                          |
[08/27 20:51:23   5757s] |  -2.611|   -3.867|-4249.724|-4270.432|    51.62%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:23   5757s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1894__reg/D                          |
[08/27 20:51:23   5757s] |  -2.584|   -3.867|-4248.994|-4269.702|    51.62%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:23   5757s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:51:23   5759s] |  -2.559|   -3.867|-4212.396|-4233.104|    51.62%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:23   5759s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:51:24   5761s] |  -2.535|   -3.867|-4160.313|-4181.021|    51.64%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:24   5761s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:24   5764s] |  -2.528|   -3.867|-4142.487|-4163.195|    51.67%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:24   5764s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:25   5766s] |  -2.497|   -3.867|-4141.055|-4161.763|    51.67%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:25   5766s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/27 20:51:25   5768s] |  -2.480|   -3.867|-4139.879|-4160.587|    51.68%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:25   5768s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:26   5769s] |  -2.460|   -3.867|-4118.322|-4139.030|    51.69%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:26   5769s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:26   5771s] |  -2.424|   -3.867|-4065.379|-4086.087|    51.70%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:26   5771s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:27   5773s] |  -2.410|   -3.867|-4042.793|-4063.501|    51.71%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:27   5773s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:27   5775s] |  -2.406|   -3.867|-4034.390|-4055.098|    51.72%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:27   5775s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:28   5776s] |  -2.369|   -3.760|-3936.215|-3956.815|    51.73%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:28   5776s] |        |         |         |         |          |            |        |            |         | 69__reg/D                                          |
[08/27 20:51:28   5779s] |  -2.355|   -3.760|-3908.657|-3929.258|    51.75%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:51:28   5779s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_36__reg/D           |
[08/27 20:51:29   5780s] |  -2.334|   -3.760|-3853.320|-3873.920|    51.75%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:51:29   5780s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_36__reg/D           |
[08/27 20:51:29   5781s] |  -2.310|   -3.760|-3783.440|-3804.041|    51.76%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:51:29   5781s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_36__reg/D           |
[08/27 20:51:30   5786s] |  -2.294|   -3.760|-3761.575|-3782.176|    51.78%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:51:30   5786s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_36__reg/D           |
[08/27 20:51:30   5788s] |  -2.263|   -3.760|-3733.083|-3753.684|    51.80%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:30   5788s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:51:31   5790s] |  -2.238|   -3.760|-3711.103|-3731.703|    51.82%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:31   5790s] |        |         |         |         |          |            |        |            |         | 91__reg/D                                          |
[08/27 20:51:31   5792s] |  -2.216|   -3.760|-3647.544|-3668.145|    51.83%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:31   5792s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1869__reg/D                          |
[08/27 20:51:32   5796s] |  -2.187|   -3.760|-3584.521|-3605.122|    51.85%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:32   5796s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:51:33   5797s] |  -2.147|   -3.760|-3534.650|-3555.250|    51.85%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:51:33   5797s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_36__reg/D           |
[08/27 20:51:33   5799s] |  -2.128|   -3.760|-3504.131|-3524.732|    51.87%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:33   5799s] |        |         |         |         |          |            |        |            |         | 93__reg/D                                          |
[08/27 20:51:34   5802s] |  -2.110|   -3.676|-3467.766|-3488.283|    51.90%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:34   5802s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:51:34   5805s] |  -2.095|   -3.676|-3422.222|-3442.739|    51.92%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:34   5805s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:51:35   5809s] |  -2.070|   -3.676|-3392.831|-3413.348|    51.95%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:35   5809s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1874__reg/D                          |
[08/27 20:51:36   5813s] |  -2.046|   -3.676|-3324.102|-3344.619|    51.97%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:36   5813s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 20:51:36   5814s] |  -2.014|   -3.676|-3292.364|-3312.880|    51.97%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 20:51:36   5814s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 20:51:37   5817s] |  -1.990|   -3.676|-3255.831|-3276.347|    51.98%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:37   5817s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 20:51:37   5817s] |  -1.963|   -3.676|-3190.991|-3211.508|    51.98%|   0:00:00.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 20:51:37   5817s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 20:51:38   5819s] |  -1.939|   -3.676|-3186.585|-3207.102|    52.00%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 20:51:38   5819s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 20:51:39   5822s] |  -1.922|   -3.676|-3167.102|-3187.618|    52.02%|   0:00:01.0| 3655.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:39   5822s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 20:51:40   5828s] |  -1.903|   -3.676|-3148.878|-3169.395|    52.02%|   0:00:01.0| 3694.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:40   5828s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 20:51:41   5832s] |  -1.877|   -3.676|-3101.720|-3122.237|    52.03%|   0:00:01.0| 3694.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:41   5832s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 20:51:42   5836s] |  -1.861|   -3.676|-3077.078|-3097.595|    52.04%|   0:00:01.0| 3694.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:42   5836s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 20:51:42   5839s] |  -1.839|   -3.676|-3045.263|-3065.779|    52.05%|   0:00:00.0| 3694.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:42   5839s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 20:51:43   5842s] |  -1.834|   -3.676|-3035.380|-3055.896|    52.06%|   0:00:01.0| 3694.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:43   5842s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 20:51:44   5845s] |  -1.818|   -3.676|-3007.580|-3028.097|    52.06%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:44   5845s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 20:51:45   5849s] |  -1.806|   -3.676|-2987.283|-3007.800|    52.07%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:45   5849s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 20:51:46   5851s] |  -1.775|   -3.676|-2948.575|-2969.092|    52.08%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:51:46   5851s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_19__reg/D           |
[08/27 20:51:46   5855s] |  -1.771|   -3.676|-2953.266|-2973.783|    52.09%|   0:00:00.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:51:46   5855s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_19__reg/D           |
[08/27 20:51:47   5856s] |  -1.745|   -3.676|-2939.008|-2959.525|    52.10%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:47   5856s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 20:51:47   5858s] |  -1.727|   -3.676|-2923.557|-2944.073|    52.10%|   0:00:00.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 20:51:47   5858s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 20:51:48   5860s] |  -1.708|   -3.676|-2887.197|-2907.713|    52.12%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:48   5860s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 20:51:49   5866s] |  -1.969|   -3.676|-2877.294|-2897.810|    52.15%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:49   5866s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1882__reg/D                          |
[08/27 20:51:49   5866s] |  -1.945|   -3.676|-2876.180|-2896.696|    52.15%|   0:00:00.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:49   5866s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1890__reg/D                          |
[08/27 20:51:49   5867s] |  -1.925|   -3.676|-2875.107|-2895.624|    52.15%|   0:00:00.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:49   5867s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1890__reg/D                          |
[08/27 20:51:51   5878s] |  -1.913|   -3.516|-3040.276|-3060.633|    52.22%|   0:00:02.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:51   5878s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1882__reg/D                          |
[08/27 20:51:52   5885s] |  -1.896|   -3.523|-2983.074|-3003.438|    52.29%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:52   5885s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1873__reg/D                          |
[08/27 20:51:53   5887s] |  -1.829|   -3.523|-2985.106|-3005.469|    52.30%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:53   5887s] |        |         |         |         |          |            |        |            |         | 84__reg/D                                          |
[08/27 20:51:53   5888s] |  -1.821|   -3.523|-2962.587|-2982.950|    52.30%|   0:00:00.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:53   5888s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 20:51:53   5888s] |  -1.816|   -3.523|-2960.076|-2980.440|    52.30%|   0:00:00.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:53   5888s] |        |         |         |         |          |            |        |            |         | 84__reg/D                                          |
[08/27 20:51:54   5890s] |  -1.794|   -3.523|-2949.370|-2969.733|    52.30%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:54   5890s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1873__reg/D                          |
[08/27 20:51:54   5891s] |  -1.774|   -3.523|-2940.790|-2961.154|    52.30%|   0:00:00.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:54   5891s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1873__reg/D                          |
[08/27 20:51:54   5892s] |  -1.758|   -3.523|-2943.498|-2963.861|    52.30%|   0:00:00.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:51:54   5892s] |        |         |         |         |          |            |        |            |         | 84__reg/D                                          |
[08/27 20:51:55   5895s] |  -1.726|   -3.523|-2836.938|-2857.302|    52.30%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:55   5895s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 20:51:57   5908s] |  -1.720|   -3.523|-2820.582|-2840.946|    52.34%|   0:00:02.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:57   5908s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 20:51:57   5909s] |  -1.709|   -3.523|-2790.898|-2811.261|    52.35%|   0:00:00.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:57   5909s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 20:51:58   5911s] |  -1.689|   -3.523|-2760.829|-2781.192|    52.36%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:51:58   5911s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1873__reg/D                          |
[08/27 20:51:59   5917s] |  -1.664|   -3.523|-2738.617|-2758.981|    52.37%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:51:59   5917s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_36__reg/D           |
[08/27 20:52:01   5922s] |  -1.645|   -3.523|-2700.073|-2720.437|    52.39%|   0:00:02.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:01   5922s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_19__reg/D           |
[08/27 20:52:02   5930s] |  -1.634|   -3.523|-2664.341|-2684.705|    52.41%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:52:02   5930s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1873__reg/D                          |
[08/27 20:52:03   5934s] |  -1.630|   -3.523|-2658.863|-2679.227|    52.41%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:52:03   5934s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1874__reg/D                          |
[08/27 20:52:04   5936s] |  -1.617|   -3.523|-2658.542|-2678.906|    52.42%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:52:04   5936s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 20:52:05   5941s] |  -1.601|   -3.523|-2617.674|-2638.037|    52.42%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:05   5941s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_19__reg/D           |
[08/27 20:52:06   5945s] |  -1.581|   -3.523|-2567.604|-2587.968|    52.42%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:06   5945s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_19__reg/D           |
[08/27 20:52:07   5951s] |  -1.569|   -3.523|-2529.020|-2549.383|    52.45%|   0:00:01.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:52:07   5951s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 20:52:07   5954s] |  -1.550|   -3.523|-2486.115|-2506.479|    52.46%|   0:00:00.0| 3713.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:07   5954s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_19__reg/D           |
[08/27 20:52:09   5961s] |  -1.539|   -3.523|-2456.672|-2477.035|    52.46%|   0:00:02.0| 3732.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:52:09   5961s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 20:52:10   5964s] |  -1.522|   -3.523|-2444.831|-2465.195|    52.48%|   0:00:01.0| 3732.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:52:10   5964s] |        |         |         |         |          |            |        |            |         | 84__reg/D                                          |
[08/27 20:52:11   5971s] |  -1.518|   -3.507|-2415.875|-2436.223|    52.52%|   0:00:01.0| 3732.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:52:11   5971s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1908__reg/D                          |
[08/27 20:52:11   5974s] |  -1.505|   -3.507|-2398.290|-2418.638|    52.52%|   0:00:00.0| 3732.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:52:11   5974s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[08/27 20:52:13   5986s] |  -1.498|   -3.507|-2380.772|-2401.120|    52.52%|   0:00:02.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:52:13   5986s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[08/27 20:52:14   5992s] |  -1.490|   -3.509|-2376.387|-2396.737|    52.52%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:52:14   5992s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:52:15   5996s] |  -1.485|   -3.509|-2361.074|-2381.425|    52.52%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:52:15   5996s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 20:52:16   5999s] |  -1.482|   -3.509|-2355.034|-2375.384|    52.53%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:16   5999s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_55__reg/D           |
[08/27 20:52:17   6006s] |  -1.480|   -3.509|-2330.181|-2350.532|    52.54%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:17   6006s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:18   6009s] |  -1.474|   -3.509|-2322.560|-2342.911|    52.55%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:18   6009s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:19   6015s] |  -1.474|   -3.516|-2307.463|-2327.821|    52.57%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:19   6015s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:19   6017s] |  -1.470|   -3.494|-2304.300|-2324.635|    52.58%|   0:00:00.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:19   6017s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:20   6019s] |  -1.470|   -3.494|-2298.461|-2318.797|    52.59%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:20   6019s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:20   6020s] |  -1.465|   -3.494|-2290.417|-2310.752|    52.59%|   0:00:00.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:20   6020s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:21   6023s] |  -1.461|   -3.494|-2286.347|-2306.682|    52.60%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:21   6023s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:22   6026s] |  -1.460|   -3.495|-2284.644|-2304.980|    52.61%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:22   6026s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:25   6041s] |  -1.460|   -3.451|-2288.652|-2308.944|    52.70%|   0:00:03.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:52:25   6041s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:52:26   6050s] |  -1.438|   -3.451|-2248.543|-2268.835|    52.76%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:26   6050s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:27   6052s] |  -1.433|   -3.451|-2241.510|-2261.801|    52.77%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:27   6052s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:27   6054s] |  -1.430|   -3.451|-2235.179|-2255.470|    52.78%|   0:00:00.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:27   6054s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:28   6055s] |  -1.429|   -3.451|-2234.172|-2254.463|    52.78%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:28   6055s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:28   6055s] |  -1.429|   -3.451|-2234.170|-2254.462|    52.78%|   0:00:00.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:28   6055s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:29   6063s] |  -1.424|   -3.395|-2228.716|-2248.952|    52.86%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:29   6063s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:30   6068s] |  -1.424|   -3.395|-2224.692|-2244.927|    52.90%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:30   6068s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:32   6072s] |  -1.415|   -3.395|-2210.015|-2230.250|    52.93%|   0:00:02.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:32   6072s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:32   6073s] |  -1.409|   -3.395|-2196.719|-2216.955|    52.93%|   0:00:00.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:32   6073s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:32   6074s] |  -1.405|   -3.395|-2184.950|-2205.186|    52.93%|   0:00:00.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:32   6074s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:33   6076s] |  -1.403|   -3.395|-2182.232|-2202.468|    52.93%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:33   6076s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:33   6076s] |  -1.396|   -3.395|-2167.052|-2187.287|    52.93%|   0:00:00.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:33   6076s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:33   6078s] |  -1.393|   -3.395|-2164.866|-2185.102|    52.93%|   0:00:00.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:33   6078s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:33   6079s] |  -1.390|   -3.395|-2161.563|-2181.799|    52.93%|   0:00:00.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:33   6079s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:34   6080s] |  -1.385|   -3.395|-2155.375|-2175.611|    52.93%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:34   6080s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:34   6082s] |  -1.384|   -3.395|-2147.030|-2167.265|    52.93%|   0:00:00.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:34   6082s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:35   6085s] |  -1.384|   -3.395|-2144.434|-2164.670|    52.95%|   0:00:01.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:35   6085s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:38   6093s] |  -1.384|   -3.395|-2147.495|-2167.730|    52.99%|   0:00:03.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:38   6093s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:38   6094s] |  -1.384|   -3.395|-2147.738|-2167.974|    53.00%|   0:00:00.0| 3768.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:52:38   6094s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:52:38   6094s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:52:38   6094s] 
[08/27 20:52:38   6094s] *** Finish Core Optimize Step (cpu=0:07:20 real=0:01:45 mem=3768.1M) ***
[08/27 20:52:38   6094s] Active Path Group: mem2reg reg2mem  
[08/27 20:52:38   6094s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:52:38   6094s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:52:38   6094s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:52:38   6094s] |  -0.192|   -3.395|  -0.948|-2167.974|    53.00%|   0:00:00.0| 3768.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:52:38   6094s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_18__reg/D                       |
[08/27 20:52:39   6096s] |   0.022|   -3.395|   0.000|-2167.967|    53.00%|   0:00:01.0| 3768.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:52:39   6096s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_16__reg/D                       |
[08/27 20:52:39   6097s] |   0.048|   -3.395|   0.000|-2167.967|    53.00%|   0:00:00.0| 3768.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:52:39   6097s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_18__reg/D                       |
[08/27 20:52:39   6097s] |   0.048|   -3.395|   0.000|-2167.967|    53.00%|   0:00:00.0| 3768.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:52:39   6097s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_18__reg/D                       |
[08/27 20:52:39   6097s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:52:39   6097s] 
[08/27 20:52:39   6097s] *** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:01.0 mem=3768.1M) ***
[08/27 20:52:39   6097s] Active Path Group: in2out in2reg reg2out default 
[08/27 20:52:39   6097s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:52:39   6097s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:52:39   6097s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:52:39   6097s] |  -3.395|   -3.395| -20.236|-2167.967|    53.00%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:40   6098s] |  -3.129|   -3.129| -19.970|-2167.304|    53.00%|   0:00:01.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:40   6098s] |  -3.089|   -3.089| -19.930|-2167.264|    53.01%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:40   6099s] |  -3.041|   -3.041| -19.882|-2167.215|    53.01%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:40   6099s] |  -2.998|   -2.998| -19.839|-2167.172|    53.01%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:40   6099s] |  -2.968|   -2.968| -19.809|-2167.143|    53.01%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:40   6100s] |  -2.936|   -2.936| -19.777|-2167.110|    53.02%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:41   6100s] |  -2.911|   -2.911| -19.752|-2167.085|    53.02%|   0:00:01.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:41   6100s] |  -2.823|   -2.823| -19.664|-2166.995|    53.02%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:41   6100s] |  -2.763|   -2.763| -19.604|-2166.935|    53.02%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:41   6101s] |  -2.684|   -2.684| -19.525|-2166.856|    53.02%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:41   6101s] |  -2.655|   -2.655| -19.496|-2166.824|    53.03%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:41   6102s] |  -2.634|   -2.634| -19.475|-2166.803|    53.03%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:41   6102s] |  -2.611|   -2.611| -19.451|-2166.780|    53.03%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:41   6102s] |  -2.579|   -2.579| -19.420|-2166.748|    53.03%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:42   6103s] |  -2.558|   -2.558| -19.399|-2166.727|    53.04%|   0:00:01.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:42   6103s] |  -2.537|   -2.537| -19.378|-2166.706|    53.04%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:42   6103s] |  -2.528|   -2.528| -19.369|-2166.698|    53.04%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:42   6104s] |  -2.517|   -2.517| -19.358|-2166.683|    53.04%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:42   6104s] |  -2.478|   -2.478| -19.319|-2166.645|    53.05%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:42   6106s] |  -2.435|   -2.435| -19.276|-2166.601|    53.05%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:43   6107s] |  -2.397|   -2.397| -19.237|-2166.563|    53.05%|   0:00:01.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:43   6107s] |  -2.362|   -2.362| -19.203|-2166.529|    53.05%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:43   6108s] |  -2.336|   -2.336| -19.177|-2166.503|    53.05%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:43   6108s] |  -2.299|   -2.299| -19.140|-2166.466|    53.06%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:43   6109s] |  -2.285|   -2.285| -19.126|-2166.451|    53.06%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:44   6109s] |  -2.259|   -2.259| -19.100|-2166.425|    53.06%|   0:00:01.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:44   6109s] |  -2.235|   -2.235| -19.076|-2166.401|    53.06%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:44   6110s] |  -2.210|   -2.210| -19.051|-2166.376|    53.07%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:44   6111s] |  -2.193|   -2.193| -19.034|-2166.359|    53.07%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:44   6112s] |  -2.184|   -2.184| -19.025|-2166.350|    53.07%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:45   6113s] |  -2.057|   -2.057| -18.897|-2166.223|    53.07%|   0:00:01.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:45   6113s] |  -2.035|   -2.035| -18.876|-2166.201|    53.07%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:45   6114s] |  -1.990|   -1.990| -18.831|-2166.156|    53.08%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:45   6115s] |  -1.970|   -1.970| -18.811|-2166.137|    53.08%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:46   6116s] |  -1.944|   -1.944| -18.785|-2166.110|    53.09%|   0:00:01.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:46   6117s] |  -1.897|   -1.897| -18.738|-2166.063|    53.08%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:46   6118s] |  -1.876|   -1.876| -18.717|-2166.042|    53.08%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:46   6120s] |  -1.852|   -1.852| -18.693|-2166.013|    53.09%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:47   6121s] |  -1.831|   -1.831| -18.672|-2165.992|    53.09%|   0:00:01.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:47   6122s] |  -1.812|   -1.812| -18.653|-2165.972|    53.09%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:47   6123s] |  -1.791|   -1.791| -18.632|-2165.952|    53.09%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:47   6124s] |  -1.770|   -1.770| -18.611|-2165.931|    53.09%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:48   6126s] |  -1.760|   -1.760| -18.601|-2165.920|    53.10%|   0:00:01.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:48   6127s] |  -1.756|   -1.756| -18.597|-2165.917|    53.10%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:48   6128s] |  -1.739|   -1.739| -18.580|-2165.897|    53.10%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:49   6129s] |  -1.733|   -1.733| -18.573|-2165.890|    53.10%|   0:00:01.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:49   6130s] |  -1.730|   -1.730| -18.571|-2165.887|    53.10%|   0:00:00.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:50   6134s] |  -1.730|   -1.730| -18.571|-2165.887|    53.13%|   0:00:01.0| 3768.1M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:52:50   6134s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:52:50   6134s] 
[08/27 20:52:50   6134s] *** Finish Core Optimize Step (cpu=0:00:36.7 real=0:00:11.0 mem=3768.1M) ***
[08/27 20:52:50   6134s] 
[08/27 20:52:50   6134s] *** Finished Optimize Step Cumulative (cpu=0:08:00 real=0:01:57 mem=3768.1M) ***
[08/27 20:52:50   6134s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -1.730 TNS -18.571; mem2reg* WNS 0.048 TNS 0.000; reg2mem* WNS 0.083 TNS 0.000; reg2reg* WNS -1.384 TNS -2147.316; HEPG WNS -1.384 TNS -2147.316; all paths WNS -1.730 TNS -2165.887
[08/27 20:52:50   6134s] ** GigaOpt Optimizer WNS Slack -1.730 TNS Slack -2165.887 Density 53.13
[08/27 20:52:50   6134s] Placement Snapshot: Density distribution:
[08/27 20:52:50   6134s] [1.00 -  +++]: 45 (5.33%)
[08/27 20:52:50   6134s] [0.95 - 1.00]: 25 (2.96%)
[08/27 20:52:50   6134s] [0.90 - 0.95]: 12 (1.42%)
[08/27 20:52:50   6134s] [0.85 - 0.90]: 12 (1.42%)
[08/27 20:52:50   6134s] [0.80 - 0.85]: 14 (1.66%)
[08/27 20:52:50   6134s] [0.75 - 0.80]: 28 (3.31%)
[08/27 20:52:50   6134s] [0.70 - 0.75]: 28 (3.31%)
[08/27 20:52:50   6134s] [0.65 - 0.70]: 36 (4.26%)
[08/27 20:52:50   6134s] [0.60 - 0.65]: 25 (2.96%)
[08/27 20:52:50   6134s] [0.55 - 0.60]: 49 (5.80%)
[08/27 20:52:50   6134s] [0.50 - 0.55]: 66 (7.81%)
[08/27 20:52:50   6134s] [0.45 - 0.50]: 59 (6.98%)
[08/27 20:52:50   6134s] [0.40 - 0.45]: 77 (9.11%)
[08/27 20:52:50   6134s] [0.35 - 0.40]: 116 (13.73%)
[08/27 20:52:50   6134s] [0.30 - 0.35]: 148 (17.51%)
[08/27 20:52:50   6134s] [0.25 - 0.30]: 78 (9.23%)
[08/27 20:52:50   6134s] [0.20 - 0.25]: 23 (2.72%)
[08/27 20:52:50   6134s] [0.15 - 0.20]: 3 (0.36%)
[08/27 20:52:50   6134s] [0.10 - 0.15]: 1 (0.12%)
[08/27 20:52:50   6134s] [0.05 - 0.10]: 0 (0.00%)
[08/27 20:52:50   6134s] [0.00 - 0.05]: 0 (0.00%)
[08/27 20:52:50   6134s] Begin: Area Reclaim Optimization
[08/27 20:52:50   6134s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:42:14.2/1:05:07.7 (1.6), mem = 3768.1M
[08/27 20:52:51   6134s] Reclaim Optimization WNS Slack -1.730  TNS Slack -2165.887 Density 53.13
[08/27 20:52:51   6134s] +----------+---------+--------+---------+------------+--------+
[08/27 20:52:51   6134s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/27 20:52:51   6134s] +----------+---------+--------+---------+------------+--------+
[08/27 20:52:51   6134s] |    53.13%|        -|  -1.730|-2165.887|   0:00:00.0| 3768.1M|
[08/27 20:52:51   6134s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 20:52:55   6148s] |    52.85%|      381|  -1.722|-2037.278|   0:00:04.0| 3768.1M|
[08/27 20:53:02   6169s] |    52.74%|      502|  -1.721|-2239.854|   0:00:07.0| 3768.1M|
[08/27 20:53:03   6169s] |    52.74%|        0|  -1.721|-2239.854|   0:00:01.0| 3768.1M|
[08/27 20:53:03   6169s] +----------+---------+--------+---------+------------+--------+
[08/27 20:53:03   6169s] Reclaim Optimization End WNS Slack -1.721  TNS Slack -2239.855 Density 52.74
[08/27 20:53:03   6169s] 
[08/27 20:53:03   6169s] ** Summary: Restruct = 0 Buffer Deletion = 325 Declone = 61 Resize = 348 **
[08/27 20:53:03   6169s] --------------------------------------------------------------
[08/27 20:53:03   6169s] |                                   | Total     | Sequential |
[08/27 20:53:03   6169s] --------------------------------------------------------------
[08/27 20:53:03   6169s] | Num insts resized                 |     348  |       1    |
[08/27 20:53:03   6169s] | Num insts undone                  |     154  |       0    |
[08/27 20:53:03   6169s] | Num insts Downsized               |     348  |       1    |
[08/27 20:53:03   6169s] | Num insts Samesized               |       0  |       0    |
[08/27 20:53:03   6169s] | Num insts Upsized                 |       0  |       0    |
[08/27 20:53:03   6169s] | Num multiple commits+uncommits    |       0  |       -    |
[08/27 20:53:03   6169s] --------------------------------------------------------------
[08/27 20:53:03   6169s] End: Core Area Reclaim Optimization (cpu = 0:00:35.8) (real = 0:00:13.0) **
[08/27 20:53:03   6169s] *** AreaOpt [finish] : cpu/real = 0:00:35.8/0:00:12.6 (2.9), totSession cpu/real = 1:42:50.0/1:05:20.3 (1.6), mem = 3768.1M
[08/27 20:53:03   6169s] 
[08/27 20:53:03   6169s] =============================================================================================
[08/27 20:53:03   6169s]  Step TAT Report for AreaOpt #3
[08/27 20:53:03   6169s] =============================================================================================
[08/27 20:53:03   6169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:53:03   6169s] ---------------------------------------------------------------------------------------------
[08/27 20:53:03   6169s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:53:03   6169s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:53:03   6169s] [ OptSingleIteration     ]      3   0:00:00.3  (   2.7 % )     0:00:11.4 /  0:00:34.7    3.0
[08/27 20:53:03   6169s] [ OptGetWeight           ]    531   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[08/27 20:53:03   6169s] [ OptEval                ]    531   0:00:01.8  (  14.5 % )     0:00:01.8 /  0:00:08.6    4.8
[08/27 20:53:03   6169s] [ OptCommit              ]    531   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 20:53:03   6169s] [ IncrTimingUpdate       ]    273   0:00:07.9  (  62.8 % )     0:00:07.9 /  0:00:22.8    2.9
[08/27 20:53:03   6169s] [ PostCommitDelayCalc    ]    575   0:00:00.9  (   7.5 % )     0:00:00.9 /  0:00:02.4    2.6
[08/27 20:53:03   6169s] [ MISC                   ]          0:00:00.9  (   7.1 % )     0:00:00.9 /  0:00:00.9    1.0
[08/27 20:53:03   6169s] ---------------------------------------------------------------------------------------------
[08/27 20:53:03   6169s]  AreaOpt #3 TOTAL                   0:00:12.6  ( 100.0 % )     0:00:12.6 /  0:00:35.8    2.9
[08/27 20:53:03   6169s] ---------------------------------------------------------------------------------------------
[08/27 20:53:03   6169s] 
[08/27 20:53:03   6170s] End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:13, mem=3682.07M, totSessionCpu=1:42:50).
[08/27 20:53:03   6170s] Placement Snapshot: Density distribution:
[08/27 20:53:03   6170s] [1.00 -  +++]: 45 (5.33%)
[08/27 20:53:03   6170s] [0.95 - 1.00]: 25 (2.96%)
[08/27 20:53:03   6170s] [0.90 - 0.95]: 12 (1.42%)
[08/27 20:53:03   6170s] [0.85 - 0.90]: 13 (1.54%)
[08/27 20:53:03   6170s] [0.80 - 0.85]: 15 (1.78%)
[08/27 20:53:03   6170s] [0.75 - 0.80]: 29 (3.43%)
[08/27 20:53:03   6170s] [0.70 - 0.75]: 27 (3.20%)
[08/27 20:53:03   6170s] [0.65 - 0.70]: 37 (4.38%)
[08/27 20:53:03   6170s] [0.60 - 0.65]: 29 (3.43%)
[08/27 20:53:03   6170s] [0.55 - 0.60]: 53 (6.27%)
[08/27 20:53:03   6170s] [0.50 - 0.55]: 62 (7.34%)
[08/27 20:53:03   6170s] [0.45 - 0.50]: 60 (7.10%)
[08/27 20:53:03   6170s] [0.40 - 0.45]: 74 (8.76%)
[08/27 20:53:03   6170s] [0.35 - 0.40]: 114 (13.49%)
[08/27 20:53:03   6170s] [0.30 - 0.35]: 154 (18.22%)
[08/27 20:53:03   6170s] [0.25 - 0.30]: 74 (8.76%)
[08/27 20:53:03   6170s] [0.20 - 0.25]: 20 (2.37%)
[08/27 20:53:03   6170s] [0.15 - 0.20]: 2 (0.24%)
[08/27 20:53:03   6170s] [0.10 - 0.15]: 0 (0.00%)
[08/27 20:53:03   6170s] [0.05 - 0.10]: 0 (0.00%)
[08/27 20:53:03   6170s] [0.00 - 0.05]: 0 (0.00%)
[08/27 20:53:03   6170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.2
[08/27 20:53:03   6170s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3682.1M
[08/27 20:53:03   6170s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3682.1M
[08/27 20:53:03   6170s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3682.1M
[08/27 20:53:03   6170s] OPERPROF:       Starting CMU at level 4, MEM:3682.1M
[08/27 20:53:03   6170s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3682.1M
[08/27 20:53:03   6170s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.103, REAL:0.104, MEM:3682.1M
[08/27 20:53:03   6170s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.182, REAL:0.184, MEM:3682.1M
[08/27 20:53:03   6170s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.182, REAL:0.184, MEM:3682.1M
[08/27 20:53:03   6170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.10
[08/27 20:53:03   6170s] OPERPROF: Starting RefinePlace at level 1, MEM:3682.1M
[08/27 20:53:03   6170s] *** Starting refinePlace (1:42:50 mem=3682.1M) ***
[08/27 20:53:03   6170s] Total net bbox length = 1.533e+06 (7.403e+05 7.923e+05) (ext = 3.128e+04)
[08/27 20:53:03   6170s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:53:03   6170s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:53:03   6170s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3682.1M
[08/27 20:53:03   6170s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3682.1M
[08/27 20:53:03   6170s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.020, MEM:3682.1M
[08/27 20:53:03   6170s] default core: bins with density > 0.750 =  9.38 % ( 96 / 1024 )
[08/27 20:53:03   6170s] Density distribution unevenness ratio = 18.121%
[08/27 20:53:03   6170s] RPlace IncrNP Skipped
[08/27 20:53:03   6170s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3682.1MB) @(1:42:51 - 1:42:51).
[08/27 20:53:03   6170s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.028, REAL:0.028, MEM:3682.1M
[08/27 20:53:03   6170s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:53:03   6170s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3682.1MB
[08/27 20:53:03   6170s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3682.1M
[08/27 20:53:03   6170s] Starting refinePlace ...
[08/27 20:53:03   6170s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:53:03   6170s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:53:03   6171s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:00.0, mem=3687.0MB) @(1:42:51 - 1:42:52).
[08/27 20:53:03   6171s] Move report: preRPlace moves 4282 insts, mean move: 1.92 um, max move: 26.82 um
[08/27 20:53:03   6171s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC4815_FE_OFN678_i_ibex_id_stage_i_controller_i_instr_i_15): (1293.60, 819.24) --> (1270.56, 823.02)
[08/27 20:53:03   6171s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_2
[08/27 20:53:03   6171s] Move report: Detail placement moves 4282 insts, mean move: 1.92 um, max move: 26.82 um
[08/27 20:53:03   6171s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC4815_FE_OFN678_i_ibex_id_stage_i_controller_i_instr_i_15): (1293.60, 819.24) --> (1270.56, 823.02)
[08/27 20:53:03   6171s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3687.0MB
[08/27 20:53:03   6171s] Statistics of distance of Instance movement in refine placement:
[08/27 20:53:03   6171s]   maximum (X+Y) =        26.82 um
[08/27 20:53:03   6171s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC4815_FE_OFN678_i_ibex_id_stage_i_controller_i_instr_i_15) with max move: (1293.6, 819.24) -> (1270.56, 823.02)
[08/27 20:53:03   6171s]   mean    (X+Y) =         1.92 um
[08/27 20:53:03   6171s] Summary Report:
[08/27 20:53:03   6171s] Instances move: 4282 (out of 36106 movable)
[08/27 20:53:03   6171s] Instances flipped: 0
[08/27 20:53:03   6171s] Mean displacement: 1.92 um
[08/27 20:53:03   6171s] Max displacement: 26.82 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC4815_FE_OFN678_i_ibex_id_stage_i_controller_i_instr_i_15) (1293.6, 819.24) -> (1270.56, 823.02)
[08/27 20:53:03   6171s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_2
[08/27 20:53:03   6171s] Total instances moved : 4282
[08/27 20:53:03   6171s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.215, REAL:0.470, MEM:3687.0M
[08/27 20:53:04   6171s] Total net bbox length = 1.538e+06 (7.446e+05 7.936e+05) (ext = 3.128e+04)
[08/27 20:53:04   6171s] Runtime: CPU: 0:00:01.4 REAL: 0:00:00.0 MEM: 3687.0MB
[08/27 20:53:04   6171s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:00.0, mem=3687.0MB) @(1:42:50 - 1:42:52).
[08/27 20:53:04   6171s] *** Finished refinePlace (1:42:52 mem=3687.0M) ***
[08/27 20:53:04   6171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.10
[08/27 20:53:04   6171s] OPERPROF: Finished RefinePlace at level 1, CPU:1.398, REAL:0.656, MEM:3687.0M
[08/27 20:53:04   6172s] *** maximum move = 26.82 um ***
[08/27 20:53:04   6172s] *** Finished re-routing un-routed nets (3687.0M) ***
[08/27 20:53:04   6172s] OPERPROF: Starting DPlace-Init at level 1, MEM:3687.0M
[08/27 20:53:04   6172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3687.0M
[08/27 20:53:04   6172s] OPERPROF:     Starting CMU at level 3, MEM:3687.0M
[08/27 20:53:04   6172s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3687.0M
[08/27 20:53:04   6172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.058, MEM:3687.0M
[08/27 20:53:04   6172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.136, REAL:0.138, MEM:3687.0M
[08/27 20:53:04   6172s] 
[08/27 20:53:04   6172s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:01.0 mem=3687.0M) ***
[08/27 20:53:04   6172s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.2
[08/27 20:53:05   6173s] ** GigaOpt Optimizer WNS Slack -1.721 TNS Slack -2239.855 Density 52.74
[08/27 20:53:05   6173s] Skipped Place ECO bump recovery (WNS opt)
[08/27 20:53:05   6173s] Optimizer WNS Pass 1
[08/27 20:53:05   6173s] OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -1.721 TNS -18.562; mem2reg* WNS 0.008 TNS 0.000; reg2mem* WNS 0.130 TNS 0.000; reg2reg* WNS -1.430 TNS -2221.293; HEPG WNS -1.430 TNS -2221.293; all paths WNS -1.721 TNS -2239.855
[08/27 20:53:05   6173s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 20:53:05   6173s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 20:53:05   6173s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 20:53:05   6173s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:53:05   6173s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:53:05   6173s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:53:05   6173s] |  -1.430|   -1.721|-2221.293|-2239.855|    52.74%|   0:00:00.0| 3687.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:53:05   6173s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:53:07   6178s] |  -1.360|   -1.721|-2210.355|-2228.917|    52.75%|   0:00:02.0| 3706.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:07   6178s] |        |         |         |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 20:53:07   6180s] |  -1.360|   -1.750|-2209.233|-2227.824|    52.75%|   0:00:00.0| 3706.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:07   6180s] |        |         |         |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 20:53:07   6180s] |  -1.340|   -1.750|-2160.736|-2179.327|    52.75%|   0:00:00.0| 3706.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:07   6180s] |        |         |         |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 20:53:08   6185s] |  -1.324|   -1.791|-2115.491|-2134.123|    52.76%|   0:00:01.0| 3706.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:08   6185s] |        |         |         |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 20:53:09   6188s] |  -1.313|   -1.791|-2096.787|-2115.419|    52.75%|   0:00:01.0| 3706.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:09   6188s] |        |         |         |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 20:53:09   6189s] |  -1.307|   -1.791|-2071.070|-2089.702|    52.75%|   0:00:00.0| 3706.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:09   6189s] |        |         |         |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 20:53:10   6191s] |  -1.301|   -1.791|-2053.508|-2072.140|    52.75%|   0:00:01.0| 3706.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:10   6191s] |        |         |         |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 20:53:10   6193s] |  -1.283|   -1.791|-2015.221|-2033.853|    52.75%|   0:00:00.0| 3706.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:10   6193s] |        |         |         |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 20:53:11   6196s] |  -1.260|   -1.791|-1970.785|-1989.417|    52.76%|   0:00:01.0| 3706.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:11   6196s] |        |         |         |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 20:53:12   6201s] |  -1.245|   -1.791|-1874.037|-1892.669|    52.76%|   0:00:01.0| 3725.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:12   6201s] |        |         |         |         |          |            |        |            |         | 79__reg/D                                          |
[08/27 20:53:12   6205s] |  -1.217|   -1.791|-1835.150|-1853.782|    52.77%|   0:00:00.0| 3725.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:12   6205s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:13   6208s] |  -1.201|   -1.791|-1806.504|-1825.135|    52.79%|   0:00:01.0| 3725.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:13   6208s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:14   6211s] |  -1.193|   -1.791|-1789.397|-1808.029|    52.80%|   0:00:01.0| 3725.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:14   6211s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:15   6216s] |  -1.171|   -1.791|-1776.457|-1795.089|    52.79%|   0:00:01.0| 3725.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:15   6216s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:15   6219s] |  -1.152|   -1.791|-1764.289|-1782.921|    52.80%|   0:00:00.0| 3725.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:53:15   6219s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1872__reg/D                          |
[08/27 20:53:16   6223s] |  -1.131|   -1.791|-1733.455|-1752.087|    52.80%|   0:00:01.0| 3801.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 20:53:16   6223s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 20:53:18   6232s] |  -1.119|   -1.791|-1719.063|-1737.695|    52.83%|   0:00:02.0| 3801.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:18   6232s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:18   6234s] |  -1.107|   -1.791|-1713.536|-1732.168|    52.84%|   0:00:00.0| 3801.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:18   6234s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:20   6241s] |  -1.095|   -1.791|-1707.764|-1726.396|    52.85%|   0:00:02.0| 3825.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 20:53:20   6241s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 20:53:21   6245s] |  -1.090|   -1.791|-1701.813|-1720.445|    52.85%|   0:00:01.0| 3825.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:21   6245s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:22   6252s] |  -1.081|   -1.791|-1637.141|-1655.773|    52.83%|   0:00:01.0| 3820.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:22   6252s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:23   6255s] |  -1.081|   -1.791|-1636.683|-1655.315|    52.84%|   0:00:01.0| 3820.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:23   6255s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:26   6271s] |  -1.081|   -1.791|-1573.656|-1592.288|    52.90%|   0:00:03.0| 3820.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:26   6271s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:27   6277s] |  -1.081|   -1.791|-1572.280|-1590.912|    52.93%|   0:00:01.0| 3820.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:27   6277s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:27   6278s] |  -1.081|   -1.791|-1572.233|-1590.865|    52.93%|   0:00:00.0| 3820.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:27   6278s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:31   6299s] |  -1.083|   -1.791|-1574.283|-1592.915|    52.98%|   0:00:04.0| 3820.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:31   6299s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:31   6299s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:53:31   6299s] 
[08/27 20:53:31   6299s] *** Finish Core Optimize Step (cpu=0:02:06 real=0:00:26.0 mem=3820.7M) ***
[08/27 20:53:31   6299s] Active Path Group: mem2reg reg2mem  
[08/27 20:53:31   6299s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:53:31   6299s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:53:31   6299s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:53:31   6299s] |   0.008|   -1.791|   0.000|-1592.915|    52.98%|   0:00:00.0| 3820.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:53:31   6299s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_19__reg/D                       |
[08/27 20:53:31   6299s] |   0.022|   -1.791|   0.000|-1592.915|    52.98%|   0:00:00.0| 3820.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:53:31   6299s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_18__reg/D                       |
[08/27 20:53:32   6300s] |   0.022|   -1.791|   0.000|-1592.915|    52.98%|   0:00:01.0| 3820.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:53:32   6300s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_18__reg/D                       |
[08/27 20:53:32   6300s] |   0.059|   -1.791|   0.000|-1592.915|    52.98%|   0:00:00.0| 3820.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:53:32   6300s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_19__reg/D                       |
[08/27 20:53:32   6300s] |   0.059|   -1.791|   0.000|-1592.915|    52.98%|   0:00:00.0| 3820.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:53:32   6300s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_19__reg/D                       |
[08/27 20:53:32   6300s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:53:32   6300s] 
[08/27 20:53:32   6300s] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=3820.7M) ***
[08/27 20:53:32   6300s] Active Path Group: in2out in2reg reg2out default 
[08/27 20:53:32   6300s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:53:32   6300s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:53:32   6300s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:53:32   6300s] |  -1.791|   -1.791| -18.632|-1592.915|    52.98%|   0:00:00.0| 3820.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:53:35   6315s] |  -1.595|   -1.595| -18.436|-1592.730|    53.00%|   0:00:03.0| 3820.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:53:35   6315s] |  -1.587|   -1.587| -18.428|-1592.722|    53.00%|   0:00:00.0| 3820.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:53:35   6316s] |  -1.576|   -1.576| -18.416|-1592.710|    53.00%|   0:00:00.0| 3820.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:53:36   6318s] |  -1.567|   -1.567| -18.408|-1592.702|    53.00%|   0:00:01.0| 3820.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:53:36   6319s] |  -1.567|   -1.567| -18.408|-1592.702|    53.00%|   0:00:00.0| 3820.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:53:37   6322s] |  -1.567|   -1.567| -18.408|-1592.695|    53.02%|   0:00:01.0| 3820.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:53:37   6322s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:53:37   6322s] 
[08/27 20:53:37   6322s] *** Finish Core Optimize Step (cpu=0:00:21.7 real=0:00:05.0 mem=3820.7M) ***
[08/27 20:53:37   6322s] 
[08/27 20:53:37   6322s] *** Finished Optimize Step Cumulative (cpu=0:02:29 real=0:00:32.0 mem=3820.7M) ***
[08/27 20:53:37   6322s] OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -1.567 TNS -18.408; mem2reg* WNS 0.059 TNS 0.000; reg2mem* WNS 0.298 TNS 0.000; reg2reg* WNS -1.083 TNS -1574.287; HEPG WNS -1.083 TNS -1574.287; all paths WNS -1.567 TNS -1592.695
[08/27 20:53:37   6322s] ** GigaOpt Optimizer WNS Slack -1.567 TNS Slack -1592.695 Density 53.02
[08/27 20:53:37   6322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.3
[08/27 20:53:37   6322s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3820.7M
[08/27 20:53:37   6322s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3820.7M
[08/27 20:53:37   6322s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3820.7M
[08/27 20:53:37   6322s] OPERPROF:       Starting CMU at level 4, MEM:3820.7M
[08/27 20:53:37   6322s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3820.7M
[08/27 20:53:37   6322s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.073, REAL:0.074, MEM:3820.7M
[08/27 20:53:37   6322s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.135, REAL:0.136, MEM:3820.7M
[08/27 20:53:37   6322s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.135, REAL:0.136, MEM:3820.7M
[08/27 20:53:37   6322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.11
[08/27 20:53:37   6322s] OPERPROF: Starting RefinePlace at level 1, MEM:3820.7M
[08/27 20:53:37   6322s] *** Starting refinePlace (1:45:23 mem=3820.7M) ***
[08/27 20:53:37   6322s] Total net bbox length = 1.546e+06 (7.482e+05 7.977e+05) (ext = 3.128e+04)
[08/27 20:53:37   6322s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:53:37   6322s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:53:37   6322s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3820.7M
[08/27 20:53:37   6322s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3820.7M
[08/27 20:53:37   6323s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.022, REAL:0.022, MEM:3820.7M
[08/27 20:53:37   6323s] default core: bins with density > 0.750 =  9.96 % ( 102 / 1024 )
[08/27 20:53:37   6323s] Density distribution unevenness ratio = 18.038%
[08/27 20:53:37   6323s] RPlace IncrNP Skipped
[08/27 20:53:37   6323s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3820.7MB) @(1:45:23 - 1:45:23).
[08/27 20:53:37   6323s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.030, MEM:3820.7M
[08/27 20:53:37   6323s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:53:37   6323s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3820.7MB
[08/27 20:53:37   6323s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3820.7M
[08/27 20:53:37   6323s] Starting refinePlace ...
[08/27 20:53:37   6323s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:53:37   6323s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:53:38   6324s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=3820.7MB) @(1:45:23 - 1:45:24).
[08/27 20:53:38   6324s] Move report: preRPlace moves 1888 insts, mean move: 1.60 um, max move: 14.88 um
[08/27 20:53:38   6324s] 	Max move on inst (i_croc_soc/i_croc/i_timer/counter_hi_i.counter_value_o_28__reg): (554.40, 1068.72) --> (539.52, 1068.72)
[08/27 20:53:38   6324s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:53:38   6324s] Move report: Detail placement moves 1888 insts, mean move: 1.60 um, max move: 14.88 um
[08/27 20:53:38   6324s] 	Max move on inst (i_croc_soc/i_croc/i_timer/counter_hi_i.counter_value_o_28__reg): (554.40, 1068.72) --> (539.52, 1068.72)
[08/27 20:53:38   6324s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3820.7MB
[08/27 20:53:38   6324s] Statistics of distance of Instance movement in refine placement:
[08/27 20:53:38   6324s]   maximum (X+Y) =        14.88 um
[08/27 20:53:38   6324s]   inst (i_croc_soc/i_croc/i_timer/counter_hi_i.counter_value_o_28__reg) with max move: (554.4, 1068.72) -> (539.52, 1068.72)
[08/27 20:53:38   6324s]   mean    (X+Y) =         1.60 um
[08/27 20:53:38   6324s] Summary Report:
[08/27 20:53:38   6324s] Instances move: 1888 (out of 36480 movable)
[08/27 20:53:38   6324s] Instances flipped: 0
[08/27 20:53:38   6324s] Mean displacement: 1.60 um
[08/27 20:53:38   6324s] Max displacement: 14.88 um (Instance: i_croc_soc/i_croc/i_timer/counter_hi_i.counter_value_o_28__reg) (554.4, 1068.72) -> (539.52, 1068.72)
[08/27 20:53:38   6324s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:53:38   6324s] Total instances moved : 1888
[08/27 20:53:38   6324s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.175, REAL:0.436, MEM:3820.7M
[08/27 20:53:38   6324s] Total net bbox length = 1.548e+06 (7.499e+05 7.980e+05) (ext = 3.128e+04)
[08/27 20:53:38   6324s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3820.7MB
[08/27 20:53:38   6324s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=3820.7MB) @(1:45:23 - 1:45:24).
[08/27 20:53:38   6324s] *** Finished refinePlace (1:45:24 mem=3820.7M) ***
[08/27 20:53:38   6324s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.11
[08/27 20:53:38   6324s] OPERPROF: Finished RefinePlace at level 1, CPU:1.358, REAL:0.620, MEM:3820.7M
[08/27 20:53:38   6324s] *** maximum move = 14.88 um ***
[08/27 20:53:38   6324s] *** Finished re-routing un-routed nets (3820.7M) ***
[08/27 20:53:38   6324s] OPERPROF: Starting DPlace-Init at level 1, MEM:3820.7M
[08/27 20:53:38   6324s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3820.7M
[08/27 20:53:38   6324s] OPERPROF:     Starting CMU at level 3, MEM:3820.7M
[08/27 20:53:38   6324s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3820.7M
[08/27 20:53:38   6324s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.052, MEM:3820.7M
[08/27 20:53:38   6324s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.118, REAL:0.119, MEM:3820.7M
[08/27 20:53:39   6325s] 
[08/27 20:53:39   6325s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=3820.7M) ***
[08/27 20:53:39   6325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.3
[08/27 20:53:39   6325s] ** GigaOpt Optimizer WNS Slack -1.567 TNS Slack -1592.695 Density 53.02
[08/27 20:53:39   6325s] Optimizer WNS Pass 2
[08/27 20:53:39   6325s] OptDebug: Start of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -1.567 TNS -18.408; mem2reg* WNS 0.059 TNS 0.000; reg2mem* WNS 0.298 TNS 0.000; reg2reg* WNS -1.083 TNS -1574.287; HEPG WNS -1.083 TNS -1574.287; all paths WNS -1.567 TNS -1592.695
[08/27 20:53:39   6325s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 20:53:39   6325s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 20:53:39   6325s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 20:53:39   6325s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:53:39   6325s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:53:39   6325s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:53:39   6325s] |  -1.083|   -1.567|-1574.287|-1592.695|    53.02%|   0:00:00.0| 3820.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:39   6325s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:40   6327s] |  -1.023|   -1.567|-1553.131|-1571.538|    53.02%|   0:00:01.0| 3820.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:40   6327s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:41   6332s] |  -0.999|   -1.567|-1471.411|-1489.819|    53.02%|   0:00:01.0| 3820.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:41   6332s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:41   6336s] |  -0.976|   -1.595|-1450.184|-1468.620|    53.02%|   0:00:00.0| 3820.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 20:53:41   6336s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 20:53:43   6344s] |  -0.972|   -1.595|-1460.723|-1479.159|    53.03%|   0:00:02.0| 3858.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:53:43   6344s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1883__reg/D                          |
[08/27 20:53:44   6349s] |  -0.948|   -1.595|-1441.406|-1459.842|    53.04%|   0:00:01.0| 3866.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:53:44   6349s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_19__reg/D           |
[08/27 20:53:47   6363s] |  -0.929|   -1.595|-1396.236|-1414.673|    53.04%|   0:00:03.0| 3866.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:47   6363s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:49   6379s] |  -0.919|   -1.595|-1424.469|-1442.905|    53.04%|   0:00:02.0| 3905.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:53:49   6379s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1909__reg/D                          |
[08/27 20:53:50   6389s] |  -0.906|   -1.595|-1411.646|-1430.082|    53.05%|   0:00:01.0| 3905.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:53:50   6389s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1869__reg/D                          |
[08/27 20:53:52   6399s] |  -0.902|   -1.693|-1404.648|-1423.182|    53.05%|   0:00:02.0| 3905.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:53:52   6399s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1869__reg/D                          |
[08/27 20:53:53   6406s] |  -0.890|   -1.693|-1397.264|-1415.798|    53.05%|   0:00:01.0| 3905.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:53   6406s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:55   6412s] |  -0.885|   -1.693|-1387.129|-1405.662|    53.08%|   0:00:02.0| 3905.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:55   6412s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:56   6420s] |  -0.885|   -1.693|-1376.907|-1395.441|    53.09%|   0:00:01.0| 3905.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:56   6420s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:53:59   6437s] |  -0.885|   -1.693|-1368.268|-1386.802|    53.22%|   0:00:03.0| 3905.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:53:59   6437s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:01   6444s] |  -0.885|   -1.693|-1365.812|-1384.345|    53.30%|   0:00:02.0| 3905.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:01   6444s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:03   6452s] |  -0.885|   -1.693|-1368.101|-1386.635|    53.36%|   0:00:02.0| 3905.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:03   6452s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:03   6452s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:03   6452s] 
[08/27 20:54:03   6452s] *** Finish Core Optimize Step (cpu=0:02:07 real=0:00:24.0 mem=3905.0M) ***
[08/27 20:54:03   6452s] Active Path Group: in2out in2reg reg2out default 
[08/27 20:54:03   6452s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:03   6452s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:54:03   6452s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:03   6452s] |  -1.693|   -1.693| -18.534|-1386.635|    53.36%|   0:00:00.0| 3905.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:05   6463s] |  -1.424|   -1.424| -18.265|-1386.366|    53.36%|   0:00:02.0| 3905.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:07   6468s] |  -1.424|   -1.424| -18.265|-1388.353|    53.36%|   0:00:02.0| 3905.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:07   6468s] |  -1.424|   -1.424| -18.265|-1388.353|    53.36%|   0:00:00.0| 3905.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:07   6468s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:07   6468s] 
[08/27 20:54:07   6468s] *** Finish Core Optimize Step (cpu=0:00:15.6 real=0:00:04.0 mem=3905.0M) ***
[08/27 20:54:07   6468s] 
[08/27 20:54:07   6468s] *** Finished Optimize Step Cumulative (cpu=0:02:23 real=0:00:28.0 mem=3905.0M) ***
[08/27 20:54:07   6468s] OptDebug: End of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -1.424 TNS -18.265; mem2reg* WNS 0.082 TNS 0.000; reg2mem* WNS 0.339 TNS 0.000; reg2reg* WNS -0.885 TNS -1370.088; HEPG WNS -0.885 TNS -1370.088; all paths WNS -1.424 TNS -1388.353
[08/27 20:54:07   6468s] ** GigaOpt Optimizer WNS Slack -1.424 TNS Slack -1388.353 Density 53.36
[08/27 20:54:07   6468s] Placement Snapshot: Density distribution:
[08/27 20:54:07   6468s] [1.00 -  +++]: 45 (5.33%)
[08/27 20:54:07   6468s] [0.95 - 1.00]: 25 (2.96%)
[08/27 20:54:07   6468s] [0.90 - 0.95]: 12 (1.42%)
[08/27 20:54:07   6468s] [0.85 - 0.90]: 11 (1.30%)
[08/27 20:54:07   6468s] [0.80 - 0.85]: 16 (1.89%)
[08/27 20:54:07   6468s] [0.75 - 0.80]: 26 (3.08%)
[08/27 20:54:07   6468s] [0.70 - 0.75]: 32 (3.79%)
[08/27 20:54:07   6468s] [0.65 - 0.70]: 33 (3.91%)
[08/27 20:54:07   6468s] [0.60 - 0.65]: 27 (3.20%)
[08/27 20:54:07   6468s] [0.55 - 0.60]: 45 (5.33%)
[08/27 20:54:07   6468s] [0.50 - 0.55]: 62 (7.34%)
[08/27 20:54:07   6468s] [0.45 - 0.50]: 62 (7.34%)
[08/27 20:54:07   6468s] [0.40 - 0.45]: 75 (8.88%)
[08/27 20:54:07   6468s] [0.35 - 0.40]: 112 (13.25%)
[08/27 20:54:07   6468s] [0.30 - 0.35]: 148 (17.51%)
[08/27 20:54:07   6468s] [0.25 - 0.30]: 81 (9.59%)
[08/27 20:54:07   6468s] [0.20 - 0.25]: 29 (3.43%)
[08/27 20:54:07   6468s] [0.15 - 0.20]: 4 (0.47%)
[08/27 20:54:07   6468s] [0.10 - 0.15]: 0 (0.00%)
[08/27 20:54:07   6468s] [0.05 - 0.10]: 0 (0.00%)
[08/27 20:54:07   6468s] [0.00 - 0.05]: 0 (0.00%)
[08/27 20:54:07   6468s] Begin: Area Reclaim Optimization
[08/27 20:54:07   6468s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:47:48.4/1:06:24.6 (1.6), mem = 3905.0M
[08/27 20:54:08   6469s] Reclaim Optimization WNS Slack -1.424  TNS Slack -1388.353 Density 53.36
[08/27 20:54:08   6469s] +----------+---------+--------+---------+------------+--------+
[08/27 20:54:08   6469s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/27 20:54:08   6469s] +----------+---------+--------+---------+------------+--------+
[08/27 20:54:08   6469s] |    53.36%|        -|  -1.424|-1388.353|   0:00:00.0| 3905.0M|
[08/27 20:54:08   6469s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 20:54:11   6481s] |    53.20%|      191|  -1.404|-1377.619|   0:00:03.0| 3905.0M|
[08/27 20:54:18   6500s] |    53.08%|      511|  -1.399|-1457.110|   0:00:07.0| 3905.0M|
[08/27 20:54:18   6501s] |    53.08%|        2|  -1.399|-1457.110|   0:00:00.0| 3905.0M|
[08/27 20:54:19   6501s] |    53.08%|        0|  -1.399|-1457.110|   0:00:01.0| 3905.0M|
[08/27 20:54:19   6501s] +----------+---------+--------+---------+------------+--------+
[08/27 20:54:19   6501s] Reclaim Optimization End WNS Slack -1.399  TNS Slack -1457.110 Density 53.08
[08/27 20:54:19   6501s] 
[08/27 20:54:19   6501s] ** Summary: Restruct = 0 Buffer Deletion = 154 Declone = 45 Resize = 344 **
[08/27 20:54:19   6501s] --------------------------------------------------------------
[08/27 20:54:19   6501s] |                                   | Total     | Sequential |
[08/27 20:54:19   6501s] --------------------------------------------------------------
[08/27 20:54:19   6501s] | Num insts resized                 |     342  |       3    |
[08/27 20:54:19   6501s] | Num insts undone                  |     169  |       0    |
[08/27 20:54:19   6501s] | Num insts Downsized               |     342  |       3    |
[08/27 20:54:19   6501s] | Num insts Samesized               |       0  |       0    |
[08/27 20:54:19   6501s] | Num insts Upsized                 |       0  |       0    |
[08/27 20:54:19   6501s] | Num multiple commits+uncommits    |       2  |       -    |
[08/27 20:54:19   6501s] --------------------------------------------------------------
[08/27 20:54:19   6501s] End: Core Area Reclaim Optimization (cpu = 0:00:33.2) (real = 0:00:12.0) **
[08/27 20:54:19   6501s] *** AreaOpt [finish] : cpu/real = 0:00:33.2/0:00:11.8 (2.8), totSession cpu/real = 1:48:21.6/1:06:36.4 (1.6), mem = 3905.0M
[08/27 20:54:19   6501s] 
[08/27 20:54:19   6501s] =============================================================================================
[08/27 20:54:19   6501s]  Step TAT Report for AreaOpt #4
[08/27 20:54:19   6501s] =============================================================================================
[08/27 20:54:19   6501s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:54:19   6501s] ---------------------------------------------------------------------------------------------
[08/27 20:54:19   6501s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:54:19   6501s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:54:19   6501s] [ OptSingleIteration     ]      4   0:00:00.4  (   3.0 % )     0:00:10.4 /  0:00:31.8    3.1
[08/27 20:54:19   6501s] [ OptGetWeight           ]    513   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[08/27 20:54:19   6501s] [ OptEval                ]    513   0:00:01.9  (  16.0 % )     0:00:01.9 /  0:00:09.8    5.2
[08/27 20:54:19   6501s] [ OptCommit              ]    513   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    0.9
[08/27 20:54:19   6501s] [ IncrTimingUpdate       ]    199   0:00:06.9  (  58.8 % )     0:00:06.9 /  0:00:19.1    2.8
[08/27 20:54:19   6501s] [ PostCommitDelayCalc    ]    557   0:00:00.9  (   7.6 % )     0:00:00.9 /  0:00:02.1    2.4
[08/27 20:54:19   6501s] [ MISC                   ]          0:00:01.1  (   9.6 % )     0:00:01.1 /  0:00:01.1    1.0
[08/27 20:54:19   6501s] ---------------------------------------------------------------------------------------------
[08/27 20:54:19   6501s]  AreaOpt #4 TOTAL                   0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:33.2    2.8
[08/27 20:54:19   6501s] ---------------------------------------------------------------------------------------------
[08/27 20:54:19   6501s] 
[08/27 20:54:19   6501s] End: Area Reclaim Optimization (cpu=0:00:33, real=0:00:12, mem=3727.04M, totSessionCpu=1:48:22).
[08/27 20:54:19   6501s] Placement Snapshot: Density distribution:
[08/27 20:54:19   6501s] [1.00 -  +++]: 45 (5.33%)
[08/27 20:54:19   6501s] [0.95 - 1.00]: 25 (2.96%)
[08/27 20:54:19   6501s] [0.90 - 0.95]: 12 (1.42%)
[08/27 20:54:19   6501s] [0.85 - 0.90]: 11 (1.30%)
[08/27 20:54:19   6501s] [0.80 - 0.85]: 17 (2.01%)
[08/27 20:54:19   6501s] [0.75 - 0.80]: 26 (3.08%)
[08/27 20:54:19   6501s] [0.70 - 0.75]: 32 (3.79%)
[08/27 20:54:19   6501s] [0.65 - 0.70]: 33 (3.91%)
[08/27 20:54:19   6501s] [0.60 - 0.65]: 28 (3.31%)
[08/27 20:54:19   6501s] [0.55 - 0.60]: 46 (5.44%)
[08/27 20:54:19   6501s] [0.50 - 0.55]: 64 (7.57%)
[08/27 20:54:19   6501s] [0.45 - 0.50]: 60 (7.10%)
[08/27 20:54:19   6501s] [0.40 - 0.45]: 76 (8.99%)
[08/27 20:54:19   6501s] [0.35 - 0.40]: 116 (13.73%)
[08/27 20:54:19   6501s] [0.30 - 0.35]: 144 (17.04%)
[08/27 20:54:19   6501s] [0.25 - 0.30]: 84 (9.94%)
[08/27 20:54:19   6501s] [0.20 - 0.25]: 25 (2.96%)
[08/27 20:54:19   6501s] [0.15 - 0.20]: 1 (0.12%)
[08/27 20:54:19   6501s] [0.10 - 0.15]: 0 (0.00%)
[08/27 20:54:19   6501s] [0.05 - 0.10]: 0 (0.00%)
[08/27 20:54:19   6501s] [0.00 - 0.05]: 0 (0.00%)
[08/27 20:54:19   6501s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.4
[08/27 20:54:19   6501s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3727.0M
[08/27 20:54:19   6501s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3727.0M
[08/27 20:54:19   6501s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3727.0M
[08/27 20:54:19   6502s] OPERPROF:       Starting CMU at level 4, MEM:3727.0M
[08/27 20:54:19   6502s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3727.0M
[08/27 20:54:19   6502s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.078, REAL:0.079, MEM:3727.0M
[08/27 20:54:19   6502s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.155, REAL:0.157, MEM:3727.0M
[08/27 20:54:19   6502s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.156, REAL:0.157, MEM:3727.0M
[08/27 20:54:19   6502s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.12
[08/27 20:54:19   6502s] OPERPROF: Starting RefinePlace at level 1, MEM:3727.0M
[08/27 20:54:19   6502s] *** Starting refinePlace (1:48:22 mem=3727.0M) ***
[08/27 20:54:19   6502s] Total net bbox length = 1.554e+06 (7.531e+05 8.010e+05) (ext = 3.128e+04)
[08/27 20:54:19   6502s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:54:19   6502s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:54:19   6502s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3727.0M
[08/27 20:54:19   6502s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3727.0M
[08/27 20:54:19   6502s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.031, REAL:0.031, MEM:3727.0M
[08/27 20:54:19   6502s] default core: bins with density > 0.750 = 10.64 % ( 109 / 1024 )
[08/27 20:54:19   6502s] Density distribution unevenness ratio = 18.065%
[08/27 20:54:19   6502s] RPlace IncrNP Skipped
[08/27 20:54:19   6502s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3727.0MB) @(1:48:22 - 1:48:22).
[08/27 20:54:19   6502s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.039, REAL:0.040, MEM:3727.0M
[08/27 20:54:19   6502s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:54:19   6502s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3727.0MB
[08/27 20:54:19   6502s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3727.0M
[08/27 20:54:19   6502s] Starting refinePlace ...
[08/27 20:54:19   6502s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:54:19   6502s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:54:20   6503s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3734.6MB) @(1:48:22 - 1:48:23).
[08/27 20:54:20   6503s] Move report: preRPlace moves 1872 insts, mean move: 1.61 um, max move: 16.80 um
[08/27 20:54:20   6503s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_599__reg): (1432.80, 1189.68) --> (1416.00, 1189.68)
[08/27 20:54:20   6503s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:54:20   6503s] Move report: Detail placement moves 1872 insts, mean move: 1.61 um, max move: 16.80 um
[08/27 20:54:20   6503s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_599__reg): (1432.80, 1189.68) --> (1416.00, 1189.68)
[08/27 20:54:20   6503s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3734.6MB
[08/27 20:54:20   6503s] Statistics of distance of Instance movement in refine placement:
[08/27 20:54:20   6503s]   maximum (X+Y) =        16.80 um
[08/27 20:54:20   6503s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_599__reg) with max move: (1432.8, 1189.68) -> (1416, 1189.68)
[08/27 20:54:20   6503s]   mean    (X+Y) =         1.61 um
[08/27 20:54:20   6503s] Summary Report:
[08/27 20:54:20   6503s] Instances move: 1872 (out of 36752 movable)
[08/27 20:54:20   6503s] Instances flipped: 0
[08/27 20:54:20   6503s] Mean displacement: 1.61 um
[08/27 20:54:20   6503s] Max displacement: 16.80 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_599__reg) (1432.8, 1189.68) -> (1416, 1189.68)
[08/27 20:54:20   6503s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:54:20   6503s] Total instances moved : 1872
[08/27 20:54:20   6503s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.284, REAL:0.576, MEM:3734.6M
[08/27 20:54:20   6503s] Total net bbox length = 1.556e+06 (7.548e+05 8.013e+05) (ext = 3.128e+04)
[08/27 20:54:20   6503s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3734.6MB
[08/27 20:54:20   6503s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=3734.6MB) @(1:48:22 - 1:48:23).
[08/27 20:54:20   6503s] *** Finished refinePlace (1:48:24 mem=3734.6M) ***
[08/27 20:54:20   6503s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.12
[08/27 20:54:20   6503s] OPERPROF: Finished RefinePlace at level 1, CPU:1.493, REAL:0.787, MEM:3734.6M
[08/27 20:54:20   6504s] *** maximum move = 16.80 um ***
[08/27 20:54:20   6504s] *** Finished re-routing un-routed nets (3734.6M) ***
[08/27 20:54:20   6504s] OPERPROF: Starting DPlace-Init at level 1, MEM:3734.6M
[08/27 20:54:20   6504s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3734.6M
[08/27 20:54:20   6504s] OPERPROF:     Starting CMU at level 3, MEM:3734.6M
[08/27 20:54:20   6504s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3734.6M
[08/27 20:54:20   6504s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.046, MEM:3734.6M
[08/27 20:54:20   6504s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.106, REAL:0.107, MEM:3734.6M
[08/27 20:54:21   6504s] 
[08/27 20:54:21   6504s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=3734.6M) ***
[08/27 20:54:21   6504s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.4
[08/27 20:54:21   6504s] ** GigaOpt Optimizer WNS Slack -1.399 TNS Slack -1457.110 Density 53.08
[08/27 20:54:21   6504s] Skipped Place ECO bump recovery (WNS opt)
[08/27 20:54:21   6504s] Optimizer WNS Pass 3
[08/27 20:54:21   6504s] OptDebug: Start of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -1.399 TNS -18.240; mem2reg* WNS 0.012 TNS 0.000; reg2mem* WNS 0.054 TNS 0.000; reg2reg* WNS -0.928 TNS -1438.870; HEPG WNS -0.928 TNS -1438.870; all paths WNS -1.399 TNS -1457.110
[08/27 20:54:21   6504s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 20:54:21   6504s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 20:54:21   6504s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 20:54:21   6505s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:21   6505s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:54:21   6505s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:21   6505s] |  -0.928|   -1.399|-1438.870|-1457.110|    53.08%|   0:00:00.0| 3734.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:21   6505s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:22   6507s] |  -0.911|   -1.402|-1403.971|-1422.214|    53.08%|   0:00:01.0| 3753.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:22   6507s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:23   6510s] |  -0.890|   -1.441|-1376.159|-1394.440|    53.08%|   0:00:01.0| 3753.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 20:54:23   6510s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 20:54:23   6514s] |  -0.878|   -1.441|-1349.838|-1368.120|    53.09%|   0:00:00.0| 3772.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:23   6514s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:24   6515s] |  -0.861|   -1.441|-1311.805|-1330.086|    53.09%|   0:00:01.0| 3772.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:24   6515s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:25   6520s] |  -0.850|   -1.420|-1291.809|-1310.070|    53.09%|   0:00:01.0| 3791.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:25   6520s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:26   6522s] |  -0.852|   -1.420|-1269.326|-1287.587|    53.09%|   0:00:01.0| 3791.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 20:54:26   6522s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 20:54:26   6524s] |  -0.839|   -1.420|-1261.672|-1279.933|    53.09%|   0:00:00.0| 3791.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:26   6524s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:27   6530s] |  -0.820|   -1.498|-1222.795|-1241.134|    53.10%|   0:00:01.0| 3791.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 20:54:27   6530s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 20:54:28   6534s] |  -0.800|   -1.498|-1246.665|-1265.004|    53.10%|   0:00:01.0| 3791.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:28   6534s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:28   6536s] |  -0.785|   -1.498|-1222.844|-1241.183|    53.10%|   0:00:00.0| 3791.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:28   6536s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:31   6553s] |  -0.762|   -1.498|-1154.150|-1172.489|    53.08%|   0:00:03.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:31   6553s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:32   6558s] |  -0.758|   -1.498|-1153.451|-1171.790|    53.08%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:32   6558s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:35   6574s] |  -0.759|   -1.586|-1144.310|-1162.736|    53.18%|   0:00:03.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:35   6574s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:36   6580s] |  -0.759|   -1.586|-1143.102|-1161.528|    53.24%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:36   6580s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:37   6582s] |  -0.759|   -1.591|-1143.101|-1161.533|    53.24%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:37   6582s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:37   6582s] |  -0.759|   -1.591|-1143.101|-1161.533|    53.24%|   0:00:00.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:37   6582s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:37   6582s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:37   6582s] 
[08/27 20:54:37   6582s] *** Finish Core Optimize Step (cpu=0:01:17 real=0:00:16.0 mem=3931.4M) ***
[08/27 20:54:37   6582s] Active Path Group: mem2reg reg2mem  
[08/27 20:54:37   6582s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:37   6582s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:54:37   6582s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:37   6582s] |   0.012|   -1.591|   0.000|-1161.533|    53.24%|   0:00:00.0| 3931.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:54:37   6582s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_23__reg/D                       |
[08/27 20:54:37   6582s] |   0.050|   -1.591|   0.000|-1161.533|    53.25%|   0:00:00.0| 3931.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:54:37   6582s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_18__reg/D                       |
[08/27 20:54:37   6582s] |   0.050|   -1.591|   0.000|-1161.533|    53.25%|   0:00:00.0| 3931.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:54:37   6582s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_18__reg/D                       |
[08/27 20:54:37   6582s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:37   6582s] 
[08/27 20:54:37   6582s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=3931.4M) ***
[08/27 20:54:37   6582s] Active Path Group: in2out in2reg reg2out default 
[08/27 20:54:37   6582s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:37   6582s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:54:37   6582s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:37   6582s] |  -1.591|   -1.591| -18.432|-1161.533|    53.25%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:39   6590s] |  -1.327|   -1.327| -18.168|-1161.268|    53.25%|   0:00:02.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:39   6590s] |  -1.314|   -1.314| -18.155|-1161.256|    53.25%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:40   6592s] |  -1.305|   -1.305| -18.146|-1161.246|    53.25%|   0:00:01.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:40   6593s] |  -1.300|   -1.300| -18.141|-1161.241|    53.26%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:40   6594s] |  -1.290|   -1.290| -18.131|-1161.231|    53.26%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:41   6596s] |  -1.287|   -1.287| -18.128|-1161.228|    53.26%|   0:00:01.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:41   6598s] |  -1.284|   -1.284| -18.125|-1161.226|    53.26%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:42   6601s] |  -1.284|   -1.284| -18.125|-1161.226|    53.28%|   0:00:01.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:54:42   6601s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:42   6601s] 
[08/27 20:54:42   6601s] *** Finish Core Optimize Step (cpu=0:00:18.7 real=0:00:05.0 mem=3931.4M) ***
[08/27 20:54:42   6601s] 
[08/27 20:54:42   6601s] *** Finished Optimize Step Cumulative (cpu=0:01:37 real=0:00:21.0 mem=3931.4M) ***
[08/27 20:54:42   6601s] OptDebug: End of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -1.284 TNS -18.125; mem2reg* WNS 0.050 TNS 0.000; reg2mem* WNS 0.109 TNS 0.000; reg2reg* WNS -0.759 TNS -1143.101; HEPG WNS -0.759 TNS -1143.101; all paths WNS -1.284 TNS -1161.226
[08/27 20:54:42   6601s] ** GigaOpt Optimizer WNS Slack -1.284 TNS Slack -1161.226 Density 53.28
[08/27 20:54:42   6601s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.5
[08/27 20:54:42   6601s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3931.4M
[08/27 20:54:42   6601s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3931.4M
[08/27 20:54:42   6601s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3931.4M
[08/27 20:54:42   6602s] OPERPROF:       Starting CMU at level 4, MEM:3931.4M
[08/27 20:54:42   6602s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3931.4M
[08/27 20:54:42   6602s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.098, REAL:0.099, MEM:3931.4M
[08/27 20:54:42   6602s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.186, REAL:0.187, MEM:3931.4M
[08/27 20:54:42   6602s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.186, REAL:0.188, MEM:3931.4M
[08/27 20:54:42   6602s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.13
[08/27 20:54:42   6602s] OPERPROF: Starting RefinePlace at level 1, MEM:3931.4M
[08/27 20:54:42   6602s] *** Starting refinePlace (1:50:02 mem=3931.4M) ***
[08/27 20:54:42   6602s] Total net bbox length = 1.559e+06 (7.566e+05 8.023e+05) (ext = 3.128e+04)
[08/27 20:54:42   6602s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:54:42   6602s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:54:42   6602s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3931.4M
[08/27 20:54:43   6602s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3931.4M
[08/27 20:54:43   6602s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.020, MEM:3931.4M
[08/27 20:54:43   6602s] default core: bins with density > 0.750 = 10.84 % ( 111 / 1024 )
[08/27 20:54:43   6602s] Density distribution unevenness ratio = 18.012%
[08/27 20:54:43   6602s] RPlace IncrNP Skipped
[08/27 20:54:43   6602s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:01.0, mem=3931.4MB) @(1:50:02 - 1:50:02).
[08/27 20:54:43   6602s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.031, REAL:0.031, MEM:3931.4M
[08/27 20:54:43   6602s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:54:43   6602s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3931.4MB
[08/27 20:54:43   6602s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3931.4M
[08/27 20:54:43   6602s] Starting refinePlace ...
[08/27 20:54:43   6602s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:54:43   6602s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:54:43   6603s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:00.0, mem=3931.4MB) @(1:50:02 - 1:50:03).
[08/27 20:54:43   6603s] Move report: preRPlace moves 1214 insts, mean move: 1.60 um, max move: 14.88 um
[08/27 20:54:43   6603s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_580__reg): (1430.88, 702.06) --> (1416.00, 702.06)
[08/27 20:54:43   6603s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:54:43   6603s] Move report: Detail placement moves 1214 insts, mean move: 1.60 um, max move: 14.88 um
[08/27 20:54:43   6603s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_580__reg): (1430.88, 702.06) --> (1416.00, 702.06)
[08/27 20:54:43   6603s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3931.4MB
[08/27 20:54:43   6603s] Statistics of distance of Instance movement in refine placement:
[08/27 20:54:43   6603s]   maximum (X+Y) =        14.88 um
[08/27 20:54:43   6603s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_580__reg) with max move: (1430.88, 702.06) -> (1416, 702.06)
[08/27 20:54:43   6603s]   mean    (X+Y) =         1.60 um
[08/27 20:54:43   6603s] Summary Report:
[08/27 20:54:43   6603s] Instances move: 1214 (out of 36973 movable)
[08/27 20:54:43   6603s] Instances flipped: 0
[08/27 20:54:43   6603s] Mean displacement: 1.60 um
[08/27 20:54:43   6603s] Max displacement: 14.88 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_580__reg) (1430.88, 702.06) -> (1416, 702.06)
[08/27 20:54:43   6603s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:54:43   6603s] Total instances moved : 1214
[08/27 20:54:43   6603s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.142, REAL:0.446, MEM:3931.4M
[08/27 20:54:43   6603s] Total net bbox length = 1.560e+06 (7.576e+05 8.026e+05) (ext = 3.128e+04)
[08/27 20:54:43   6603s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3931.4MB
[08/27 20:54:43   6603s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=3931.4MB) @(1:50:02 - 1:50:03).
[08/27 20:54:43   6603s] *** Finished refinePlace (1:50:03 mem=3931.4M) ***
[08/27 20:54:43   6603s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.13
[08/27 20:54:43   6603s] OPERPROF: Finished RefinePlace at level 1, CPU:1.385, REAL:0.691, MEM:3931.4M
[08/27 20:54:43   6604s] *** maximum move = 14.88 um ***
[08/27 20:54:44   6604s] *** Finished re-routing un-routed nets (3931.4M) ***
[08/27 20:54:44   6604s] OPERPROF: Starting DPlace-Init at level 1, MEM:3931.4M
[08/27 20:54:44   6604s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3931.4M
[08/27 20:54:44   6604s] OPERPROF:     Starting CMU at level 3, MEM:3931.4M
[08/27 20:54:44   6604s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3931.4M
[08/27 20:54:44   6604s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.049, MEM:3931.4M
[08/27 20:54:44   6604s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.113, REAL:0.113, MEM:3931.4M
[08/27 20:54:44   6604s] 
[08/27 20:54:44   6604s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=3931.4M) ***
[08/27 20:54:44   6604s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.5
[08/27 20:54:44   6604s] ** GigaOpt Optimizer WNS Slack -1.284 TNS Slack -1161.226 Density 53.28
[08/27 20:54:44   6604s] Optimizer WNS Pass 4
[08/27 20:54:44   6604s] OptDebug: Start of Optimizer WNS Pass 4: in2out in2reg reg2out default* WNS -1.284 TNS -18.125; mem2reg* WNS 0.050 TNS 0.000; reg2mem* WNS 0.109 TNS 0.000; reg2reg* WNS -0.759 TNS -1143.101; HEPG WNS -0.759 TNS -1143.101; all paths WNS -1.284 TNS -1161.226
[08/27 20:54:44   6604s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 20:54:44   6604s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 20:54:44   6604s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 20:54:45   6605s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:45   6605s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:54:45   6605s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:54:45   6605s] |  -0.759|   -1.284|-1143.101|-1161.226|    53.28%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:45   6605s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:47   6614s] |  -0.745|   -1.284|-1123.332|-1141.457|    53.28%|   0:00:02.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:47   6614s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:49   6630s] |  -0.734|   -1.284|-1107.111|-1125.236|    53.28%|   0:00:02.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:49   6630s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:50   6638s] |  -0.728|   -1.284|-1098.317|-1116.442|    53.28%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:50   6638s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:51   6645s] |  -0.722|   -1.284|-1081.934|-1100.059|    53.29%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:51   6645s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:54:53   6652s] |  -0.719|   -1.284|-1075.792|-1093.917|    53.30%|   0:00:02.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:54:53   6652s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:00   6700s] |  -0.720|   -1.340|-1061.459|-1079.641|    53.30%|   0:00:07.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:00   6700s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:01   6706s] Starting generalSmallTnsOpt
[08/27 20:55:01   6707s] Ending generalSmallTnsOpt End
[08/27 20:55:01   6707s] Analyzing useful skew in preCTS mode ...
[08/27 20:55:01   6707s] The view delay ratios are: (func_view_wc 1) (func_view_bc 0.470388)
[08/27 20:55:01   6707s] skewClock is  advancing: -76.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -25.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -83.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -68.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -42.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -103.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -79.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -114.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -55.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -73.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -85.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -47.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -34.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -70.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -97ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -68.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -71.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -49.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -97.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -28ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -100ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -88.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -90.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 20:55:01   6707s] skewClock is  advancing: -65.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 20:55:02   6707s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 20:55:02   6708s] Finish useful skew analysis
[08/27 20:55:03   6711s] |  -0.664|   -1.298| -943.638| -961.777|    53.33%|   0:00:03.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:03   6711s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:03   6712s] |  -0.653|   -1.298| -920.412| -938.551|    53.33%|   0:00:00.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:03   6712s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:04   6714s] |  -0.642|   -1.298| -900.270| -918.409|    53.34%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:04   6714s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:07   6730s] Starting generalSmallTnsOpt
[08/27 20:55:07   6731s] Ending generalSmallTnsOpt End
[08/27 20:55:07   6731s] Analyzing useful skew in preCTS mode ...
[08/27 20:55:07   6731s] skewClock is  advancing: -20ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -36.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -15ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -39.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -12.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -22.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -16.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -12.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -32.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -41.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -26.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -23.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -22ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -77.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -17ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -38.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -19ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -39.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -22ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -18.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -20.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -10.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -12.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -18.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -20.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 20:55:07   6731s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 20:55:07   6731s] Finish useful skew analysis
[08/27 20:55:08   6733s] |  -0.608|   -1.311| -828.674| -846.826|    53.38%|   0:00:04.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:08   6733s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:08   6734s] |  -0.608|   -1.311| -827.942| -846.094|    53.38%|   0:00:00.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:08   6734s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:09   6740s] |  -0.600|   -1.309| -811.465| -829.615|    53.43%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:09   6740s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:10   6741s] |  -0.600|   -1.309| -811.319| -829.469|    53.43%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:10   6741s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:11   6745s] Starting generalSmallTnsOpt
[08/27 20:55:11   6745s] |  -0.600|   -1.309| -810.559| -828.709|    53.45%|   0:00:01.0| 3931.4M|          NA|       NA| NA                                                 |
[08/27 20:55:11   6745s] Ending generalSmallTnsOpt End
[08/27 20:55:11   6745s] Analyzing useful skew in preCTS mode ...
[08/27 20:55:11   6745s] skewClock is  advancing: -63.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -59.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -53ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -52.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -23.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -26.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -31.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -21ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -38.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -42.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -19.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -14.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -37.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 20:55:11   6745s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.id_fsm_q_reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -22.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -19.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -15.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -24.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -17ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -25.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -25.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -18.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 20:55:12   6746s] skewClock is  advancing: -20.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 20:55:12   6746s] Finish useful skew analysis
[08/27 20:55:12   6747s] |  -0.533|   -1.261| -676.622| -694.724|    53.45%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:12   6747s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:13   6751s] |  -0.529|   -1.261| -668.309| -686.411|    53.46%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:13   6751s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:15   6763s] |  -0.529|   -1.261| -662.968| -681.070|    53.51%|   0:00:02.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:15   6763s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:16   6765s] |  -0.529|   -1.261| -662.960| -681.062|    53.53%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:16   6765s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:16   6765s] Starting generalSmallTnsOpt
[08/27 20:55:17   6766s] Ending generalSmallTnsOpt End
[08/27 20:55:17   6767s] Analyzing useful skew in preCTS mode ...
[08/27 20:55:17   6767s] skewClock is  advancing: -17.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -15.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -57.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -17.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -17.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -10.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -23.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -12.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -18.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -17.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -22.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -10.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -21.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -17.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -15.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -19.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -17.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -33.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -17.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -19.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -122.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_98__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -143.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_1__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -94.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_0__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -117.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_34__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -11.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -19.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -14.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -13.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -18.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 20:55:17   6767s] skewClock is  advancing: -17ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 20:55:17   6767s] Finish useful skew analysis
[08/27 20:55:17   6768s] |  -0.510|   -1.261| -626.411| -644.513|    53.53%|   0:00:01.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:17   6768s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:18   6771s] Starting generalSmallTnsOpt
[08/27 20:55:18   6771s] Ending generalSmallTnsOpt End
[08/27 20:55:18   6771s] Analyzing useful skew in preCTS mode ...
[08/27 20:55:18   6771s] skewClock is  advancing: -29.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 20:55:18   6771s] skewClock is  advancing: -36.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 20:55:18   6771s] Finish useful skew analysis
[08/27 20:55:19   6773s] |  -0.510|   -1.261| -626.771| -644.874|    53.55%|   0:00:02.0| 3931.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:19   6773s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:19   6773s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:55:19   6773s] 
[08/27 20:55:19   6773s] *** Finish Core Optimize Step (cpu=0:02:48 real=0:00:35.0 mem=3931.4M) ***
[08/27 20:55:19   6773s] Active Path Group: mem2reg reg2mem  
[08/27 20:55:19   6773s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:55:19   6773s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:55:19   6773s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:55:19   6773s] |  -0.162|   -1.261|  -0.882| -644.874|    53.55%|   0:00:00.0| 3931.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:55:19   6773s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_16__reg/D                       |
[08/27 20:55:20   6775s] |   0.002|   -1.261|   0.000| -644.873|    53.56%|   0:00:01.0| 3931.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:55:20   6775s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_20__reg/D                       |
[08/27 20:55:20   6775s] |   0.026|   -1.261|   0.000| -644.873|    53.56%|   0:00:00.0| 3931.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:55:20   6775s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_20__reg/D                       |
[08/27 20:55:20   6776s] |   0.054|   -1.261|   0.000| -644.873|    53.56%|   0:00:00.0| 3931.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:55:20   6776s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_23__reg/D                       |
[08/27 20:55:20   6776s] |   0.054|   -1.261|   0.000| -644.874|    53.56%|   0:00:00.0| 3931.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:55:20   6776s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_23__reg/D                       |
[08/27 20:55:20   6776s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:55:20   6776s] 
[08/27 20:55:20   6776s] *** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:01.0 mem=3931.4M) ***
[08/27 20:55:20   6776s] Active Path Group: in2out in2reg reg2out default 
[08/27 20:55:21   6776s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:55:21   6776s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:55:21   6776s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:55:21   6776s] |  -1.261|   -1.261| -18.102| -644.874|    53.56%|   0:00:01.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:21   6779s] |  -1.153|   -1.153| -17.994| -644.766|    53.56%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:21   6779s] |  -1.117|   -1.117| -17.958| -644.730|    53.56%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:22   6780s] |  -1.106|   -1.106| -17.947| -644.719|    53.56%|   0:00:01.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:22   6781s] |  -1.089|   -1.089| -17.930| -644.620|    53.56%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:22   6782s] |  -1.085|   -1.085| -17.926| -644.615|    53.56%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:22   6783s] |  -1.066|   -1.066| -17.907| -644.597|    53.56%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:23   6784s] |  -1.062|   -1.062| -17.903| -644.593|    53.56%|   0:00:01.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:23   6786s] |  -1.046|   -1.046| -17.886| -644.576|    53.57%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:24   6787s] |  -1.040|   -1.040| -17.881| -644.562|    53.57%|   0:00:01.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:24   6788s] |  -1.032|   -1.032| -17.873| -644.554|    53.57%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:24   6790s] |  -1.027|   -1.027| -17.868| -644.548|    53.58%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:24   6792s] |  -1.025|   -1.025| -17.866| -644.547|    53.58%|   0:00:00.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:25   6794s] |  -1.025|   -1.025| -17.866| -644.547|    53.59%|   0:00:01.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:25   6795s] Starting generalSmallTnsOpt
[08/27 20:55:25   6795s] Ending generalSmallTnsOpt End
[08/27 20:55:25   6795s] Analyzing useful skew in preCTS mode ...
[08/27 20:55:25   6795s] skewClock is  advancing: -18.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -46.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -19.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_169__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_31__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_204__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -24.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -16.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_92__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_8__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_106__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_36__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_99__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_134__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_211__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_57__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_127__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_141__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_120__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_22__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_78__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_29__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_64__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -19ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 20:55:25   6795s] skewClock is  advancing: -18.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 20:55:26   6795s] skewClock is  advancing: -23.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 20:55:26   6795s] skewClock is  advancing: -18.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 20:55:26   6795s] skewClock is  advancing: -18.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 20:55:26   6795s] skewClock is  advancing: -19.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 20:55:26   6795s] skewClock is  advancing: -19.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 20:55:26   6796s] skewClock is  advancing: -19ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 20:55:26   6796s] skewClock is  advancing: -18.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 20:55:26   6796s] skewClock is  advancing: -18.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 20:55:26   6796s] skewClock is  advancing: -19.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 20:55:26   6796s] Finish useful skew analysis
[08/27 20:55:26   6796s] |  -0.996|   -0.996| -17.837| -607.820|    53.59%|   0:00:01.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:27   6799s] Starting generalSmallTnsOpt
[08/27 20:55:27   6799s] Ending generalSmallTnsOpt End
[08/27 20:55:27   6799s] Analyzing useful skew in preCTS mode ...
[08/27 20:55:27   6800s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 20:55:27   6800s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_197__reg/CLK
[08/27 20:55:27   6800s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_218__reg/CLK
[08/27 20:55:27   6800s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_43__reg/CLK
[08/27 20:55:27   6800s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_176__reg/CLK
[08/27 20:55:27   6800s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_183__reg/CLK
[08/27 20:55:27   6800s] skewClock is  advancing: -15.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 20:55:27   6800s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_190__reg/CLK
[08/27 20:55:27   6800s] Finish useful skew analysis
[08/27 20:55:27   6800s] |  -0.996|   -0.996| -17.837| -607.848|    53.60%|   0:00:01.0| 3931.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:55:27   6800s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:55:27   6800s] 
[08/27 20:55:27   6800s] *** Finish Core Optimize Step (cpu=0:00:24.1 real=0:00:07.0 mem=3931.4M) ***
[08/27 20:55:27   6800s] 
[08/27 20:55:27   6800s] *** Finished Optimize Step Cumulative (cpu=0:03:16 real=0:00:43.0 mem=3931.4M) ***
[08/27 20:55:27   6800s] OptDebug: End of Optimizer WNS Pass 4: in2out in2reg reg2out default* WNS -0.996 TNS -17.837; mem2reg* WNS 0.019 TNS 0.000; reg2mem* WNS 0.354 TNS 0.000; reg2reg* WNS -0.491 TNS -590.011; HEPG WNS -0.491 TNS -590.011; all paths WNS -0.996 TNS -607.848
[08/27 20:55:27   6800s] ** GigaOpt Optimizer WNS Slack -0.996 TNS Slack -607.848 Density 53.60
[08/27 20:55:27   6800s] Placement Snapshot: Density distribution:
[08/27 20:55:27   6800s] [1.00 -  +++]: 45 (5.33%)
[08/27 20:55:27   6800s] [0.95 - 1.00]: 25 (2.96%)
[08/27 20:55:27   6800s] [0.90 - 0.95]: 12 (1.42%)
[08/27 20:55:27   6800s] [0.85 - 0.90]: 11 (1.30%)
[08/27 20:55:27   6800s] [0.80 - 0.85]: 15 (1.78%)
[08/27 20:55:27   6800s] [0.75 - 0.80]: 26 (3.08%)
[08/27 20:55:27   6800s] [0.70 - 0.75]: 30 (3.55%)
[08/27 20:55:27   6800s] [0.65 - 0.70]: 29 (3.43%)
[08/27 20:55:27   6800s] [0.60 - 0.65]: 33 (3.91%)
[08/27 20:55:27   6800s] [0.55 - 0.60]: 43 (5.09%)
[08/27 20:55:27   6800s] [0.50 - 0.55]: 58 (6.86%)
[08/27 20:55:27   6800s] [0.45 - 0.50]: 70 (8.28%)
[08/27 20:55:27   6800s] [0.40 - 0.45]: 66 (7.81%)
[08/27 20:55:27   6800s] [0.35 - 0.40]: 114 (13.49%)
[08/27 20:55:27   6800s] [0.30 - 0.35]: 151 (17.87%)
[08/27 20:55:27   6800s] [0.25 - 0.30]: 83 (9.82%)
[08/27 20:55:27   6800s] [0.20 - 0.25]: 30 (3.55%)
[08/27 20:55:27   6800s] [0.15 - 0.20]: 2 (0.24%)
[08/27 20:55:27   6800s] [0.10 - 0.15]: 2 (0.24%)
[08/27 20:55:27   6800s] [0.05 - 0.10]: 0 (0.00%)
[08/27 20:55:27   6800s] [0.00 - 0.05]: 0 (0.00%)
[08/27 20:55:27   6800s] Begin: Area Reclaim Optimization
[08/27 20:55:27   6800s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:53:20.6/1:07:44.8 (1.7), mem = 3931.4M
[08/27 20:55:28   6801s] Reclaim Optimization WNS Slack -0.996  TNS Slack -607.848 Density 53.60
[08/27 20:55:28   6801s] +----------+---------+--------+--------+------------+--------+
[08/27 20:55:28   6801s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/27 20:55:28   6801s] +----------+---------+--------+--------+------------+--------+
[08/27 20:55:28   6801s] |    53.60%|        -|  -0.996|-607.848|   0:00:00.0| 3931.4M|
[08/27 20:55:28   6801s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 20:55:31   6811s] |    53.45%|      197|  -0.996|-596.111|   0:00:03.0| 3931.4M|
[08/27 20:55:39   6835s] |    53.33%|      515|  -0.994|-758.061|   0:00:08.0| 3931.4M|
[08/27 20:55:39   6835s] |    53.33%|        0|  -0.994|-758.061|   0:00:00.0| 3931.4M|
[08/27 20:55:39   6835s] +----------+---------+--------+--------+------------+--------+
[08/27 20:55:39   6835s] Reclaim Optimization End WNS Slack -0.994  TNS Slack -758.061 Density 53.33
[08/27 20:55:39   6835s] 
[08/27 20:55:39   6835s] ** Summary: Restruct = 0 Buffer Deletion = 147 Declone = 60 Resize = 322 **
[08/27 20:55:39   6835s] --------------------------------------------------------------
[08/27 20:55:39   6835s] |                                   | Total     | Sequential |
[08/27 20:55:39   6835s] --------------------------------------------------------------
[08/27 20:55:39   6835s] | Num insts resized                 |     322  |       1    |
[08/27 20:55:39   6835s] | Num insts undone                  |     193  |       0    |
[08/27 20:55:39   6835s] | Num insts Downsized               |     322  |       1    |
[08/27 20:55:39   6835s] | Num insts Samesized               |       0  |       0    |
[08/27 20:55:39   6835s] | Num insts Upsized                 |       0  |       0    |
[08/27 20:55:39   6835s] | Num multiple commits+uncommits    |       0  |       -    |
[08/27 20:55:39   6835s] --------------------------------------------------------------
[08/27 20:55:39   6835s] End: Core Area Reclaim Optimization (cpu = 0:00:35.2) (real = 0:00:12.0) **
[08/27 20:55:39   6835s] *** AreaOpt [finish] : cpu/real = 0:00:35.2/0:00:11.8 (3.0), totSession cpu/real = 1:53:55.8/1:07:56.6 (1.7), mem = 3931.4M
[08/27 20:55:39   6835s] 
[08/27 20:55:39   6835s] =============================================================================================
[08/27 20:55:39   6835s]  Step TAT Report for AreaOpt #5
[08/27 20:55:39   6835s] =============================================================================================
[08/27 20:55:39   6835s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:55:39   6835s] ---------------------------------------------------------------------------------------------
[08/27 20:55:39   6835s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:55:39   6835s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:55:39   6835s] [ OptSingleIteration     ]      3   0:00:00.3  (   2.6 % )     0:00:10.5 /  0:00:33.9    3.2
[08/27 20:55:39   6835s] [ OptGetWeight           ]    397   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[08/27 20:55:39   6835s] [ OptEval                ]    397   0:00:01.6  (  13.9 % )     0:00:01.6 /  0:00:08.9    5.4
[08/27 20:55:39   6835s] [ OptCommit              ]    397   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.3
[08/27 20:55:39   6835s] [ IncrTimingUpdate       ]    191   0:00:07.5  (  63.4 % )     0:00:07.5 /  0:00:22.2    3.0
[08/27 20:55:39   6835s] [ PostCommitDelayCalc    ]    443   0:00:00.8  (   6.6 % )     0:00:00.8 /  0:00:02.0    2.6
[08/27 20:55:39   6835s] [ MISC                   ]          0:00:01.0  (   8.5 % )     0:00:01.0 /  0:00:01.0    1.0
[08/27 20:55:39   6835s] ---------------------------------------------------------------------------------------------
[08/27 20:55:39   6835s]  AreaOpt #5 TOTAL                   0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:35.2    3.0
[08/27 20:55:39   6835s] ---------------------------------------------------------------------------------------------
[08/27 20:55:39   6835s] 
[08/27 20:55:39   6835s] End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:12, mem=3739.41M, totSessionCpu=1:53:56).
[08/27 20:55:39   6835s] Placement Snapshot: Density distribution:
[08/27 20:55:39   6835s] [1.00 -  +++]: 45 (5.33%)
[08/27 20:55:39   6835s] [0.95 - 1.00]: 25 (2.96%)
[08/27 20:55:39   6835s] [0.90 - 0.95]: 12 (1.42%)
[08/27 20:55:39   6835s] [0.85 - 0.90]: 11 (1.30%)
[08/27 20:55:39   6835s] [0.80 - 0.85]: 17 (2.01%)
[08/27 20:55:39   6835s] [0.75 - 0.80]: 24 (2.84%)
[08/27 20:55:39   6835s] [0.70 - 0.75]: 31 (3.67%)
[08/27 20:55:39   6835s] [0.65 - 0.70]: 31 (3.67%)
[08/27 20:55:39   6835s] [0.60 - 0.65]: 31 (3.67%)
[08/27 20:55:39   6835s] [0.55 - 0.60]: 45 (5.33%)
[08/27 20:55:39   6835s] [0.50 - 0.55]: 60 (7.10%)
[08/27 20:55:39   6835s] [0.45 - 0.50]: 67 (7.93%)
[08/27 20:55:39   6835s] [0.40 - 0.45]: 69 (8.17%)
[08/27 20:55:39   6835s] [0.35 - 0.40]: 120 (14.20%)
[08/27 20:55:39   6835s] [0.30 - 0.35]: 141 (16.69%)
[08/27 20:55:39   6835s] [0.25 - 0.30]: 86 (10.18%)
[08/27 20:55:39   6835s] [0.20 - 0.25]: 26 (3.08%)
[08/27 20:55:39   6835s] [0.15 - 0.20]: 4 (0.47%)
[08/27 20:55:39   6835s] [0.10 - 0.15]: 0 (0.00%)
[08/27 20:55:39   6835s] [0.05 - 0.10]: 0 (0.00%)
[08/27 20:55:39   6835s] [0.00 - 0.05]: 0 (0.00%)
[08/27 20:55:39   6835s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.6
[08/27 20:55:39   6836s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3739.4M
[08/27 20:55:39   6836s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3739.4M
[08/27 20:55:39   6836s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3739.4M
[08/27 20:55:39   6836s] OPERPROF:       Starting CMU at level 4, MEM:3739.4M
[08/27 20:55:39   6836s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3739.4M
[08/27 20:55:39   6836s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.091, REAL:0.092, MEM:3739.4M
[08/27 20:55:39   6836s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.165, REAL:0.167, MEM:3739.4M
[08/27 20:55:39   6836s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.165, REAL:0.167, MEM:3739.4M
[08/27 20:55:39   6836s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.14
[08/27 20:55:39   6836s] OPERPROF: Starting RefinePlace at level 1, MEM:3739.4M
[08/27 20:55:39   6836s] *** Starting refinePlace (1:53:56 mem=3739.4M) ***
[08/27 20:55:39   6836s] Total net bbox length = 1.570e+06 (7.622e+05 8.079e+05) (ext = 3.128e+04)
[08/27 20:55:39   6836s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:55:39   6836s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:55:39   6836s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3739.4M
[08/27 20:55:39   6836s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3739.4M
[08/27 20:55:39   6836s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.025, REAL:0.025, MEM:3739.4M
[08/27 20:55:39   6836s] default core: bins with density > 0.750 = 11.13 % ( 114 / 1024 )
[08/27 20:55:39   6836s] Density distribution unevenness ratio = 18.021%
[08/27 20:55:39   6836s] RPlace IncrNP Skipped
[08/27 20:55:39   6836s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3739.4MB) @(1:53:56 - 1:53:56).
[08/27 20:55:39   6836s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.033, REAL:0.034, MEM:3739.4M
[08/27 20:55:39   6836s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:55:39   6836s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3739.4MB
[08/27 20:55:39   6836s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3739.4M
[08/27 20:55:39   6836s] Starting refinePlace ...
[08/27 20:55:40   6836s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:55:40   6836s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:55:40   6837s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=3747.1MB) @(1:53:56 - 1:53:58).
[08/27 20:55:40   6837s] Move report: preRPlace moves 1804 insts, mean move: 1.50 um, max move: 12.96 um
[08/27 20:55:40   6837s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_compressed_i_6__reg): (1216.80, 857.04) --> (1229.76, 857.04)
[08/27 20:55:40   6837s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:55:40   6837s] Move report: Detail placement moves 1804 insts, mean move: 1.50 um, max move: 12.96 um
[08/27 20:55:40   6837s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_compressed_i_6__reg): (1216.80, 857.04) --> (1229.76, 857.04)
[08/27 20:55:40   6837s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3747.1MB
[08/27 20:55:40   6837s] Statistics of distance of Instance movement in refine placement:
[08/27 20:55:40   6837s]   maximum (X+Y) =        12.96 um
[08/27 20:55:40   6837s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_compressed_i_6__reg) with max move: (1216.8, 857.04) -> (1229.76, 857.04)
[08/27 20:55:40   6837s]   mean    (X+Y) =         1.50 um
[08/27 20:55:40   6837s] Summary Report:
[08/27 20:55:40   6837s] Instances move: 1804 (out of 37183 movable)
[08/27 20:55:40   6837s] Instances flipped: 0
[08/27 20:55:40   6837s] Mean displacement: 1.50 um
[08/27 20:55:40   6837s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_compressed_i_6__reg) (1216.8, 857.04) -> (1229.76, 857.04)
[08/27 20:55:40   6837s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:55:40   6837s] Total instances moved : 1804
[08/27 20:55:40   6837s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.161, REAL:0.472, MEM:3747.1M
[08/27 20:55:40   6837s] Total net bbox length = 1.572e+06 (7.633e+05 8.083e+05) (ext = 3.128e+04)
[08/27 20:55:40   6837s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3747.1MB
[08/27 20:55:40   6837s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=3747.1MB) @(1:53:56 - 1:53:58).
[08/27 20:55:40   6837s] *** Finished refinePlace (1:53:58 mem=3747.1M) ***
[08/27 20:55:40   6837s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.14
[08/27 20:55:40   6837s] OPERPROF: Finished RefinePlace at level 1, CPU:1.370, REAL:0.683, MEM:3747.1M
[08/27 20:55:40   6838s] *** maximum move = 12.96 um ***
[08/27 20:55:40   6838s] *** Finished re-routing un-routed nets (3747.1M) ***
[08/27 20:55:40   6838s] OPERPROF: Starting DPlace-Init at level 1, MEM:3747.1M
[08/27 20:55:40   6838s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3747.1M
[08/27 20:55:40   6838s] OPERPROF:     Starting CMU at level 3, MEM:3747.1M
[08/27 20:55:40   6838s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3747.1M
[08/27 20:55:40   6838s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.055, MEM:3747.1M
[08/27 20:55:40   6838s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.123, REAL:0.124, MEM:3747.1M
[08/27 20:55:41   6838s] 
[08/27 20:55:41   6838s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=3747.1M) ***
[08/27 20:55:41   6838s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.6
[08/27 20:55:41   6838s] ** GigaOpt Optimizer WNS Slack -0.994 TNS Slack -758.061 Density 53.33
[08/27 20:55:41   6838s] Skipped Place ECO bump recovery (WNS opt)
[08/27 20:55:41   6838s] Optimizer WNS Pass 5
[08/27 20:55:41   6838s] OptDebug: Start of Optimizer WNS Pass 5: in2out in2reg reg2out default* WNS -0.994 TNS -17.835; mem2reg* WNS 0.016 TNS 0.000; reg2mem* WNS 0.278 TNS 0.000; reg2reg* WNS -0.563 TNS -740.226; HEPG WNS -0.563 TNS -740.226; all paths WNS -0.994 TNS -758.061
[08/27 20:55:41   6839s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 20:55:41   6839s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 20:55:41   6839s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 20:55:42   6839s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:55:42   6839s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:55:42   6839s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:55:42   6839s] |  -0.563|   -0.994|-740.226| -758.061|    53.33%|   0:00:01.0| 3747.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:42   6839s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:42   6841s] |  -0.519|   -0.994|-649.117| -666.952|    53.33%|   0:00:00.0| 3766.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:42   6841s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:43   6844s] |  -0.496|   -0.994|-608.114| -625.949|    53.33%|   0:00:01.0| 3766.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:43   6844s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:43   6845s] |  -0.481|   -0.994|-578.727| -596.562|    53.33%|   0:00:00.0| 3766.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:43   6845s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:46   6864s] |  -0.481|   -1.106|-577.628| -595.575|    53.33%|   0:00:03.0| 3823.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:46   6864s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:46   6865s] |  -0.465|   -1.106|-544.499| -562.446|    53.33%|   0:00:00.0| 3823.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:46   6865s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:47   6872s] |  -0.457|   -1.110|-526.784| -544.735|    53.34%|   0:00:01.0| 3823.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:47   6872s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:49   6881s] |  -0.456|   -1.219|-526.255| -544.315|    53.34%|   0:00:02.0| 3832.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:49   6881s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:50   6885s] |  -0.445|   -1.186|-507.378| -525.404|    53.35%|   0:00:01.0| 3832.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:50   6885s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:52   6898s] |  -0.443|   -1.186|-500.964| -518.991|    53.35%|   0:00:02.0| 3832.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:52   6898s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:54   6904s] |  -0.434|   -1.186|-484.560| -502.587|    53.36%|   0:00:02.0| 3832.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:54   6904s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:55:56   6916s] |  -0.434|   -1.186|-483.110| -501.137|    53.36%|   0:00:02.0| 3908.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:55:56   6916s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:56:01   6952s] |  -0.434|   -1.279|-475.816| -493.936|    53.37%|   0:00:05.0| 3908.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:01   6952s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:56:02   6959s] |  -0.434|   -1.279|-475.813| -493.933|    53.39%|   0:00:01.0| 3908.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:02   6959s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:56:03   6960s] Starting generalSmallTnsOpt
[08/27 20:56:03   6961s] Ending generalSmallTnsOpt End
[08/27 20:56:03   6961s] Analyzing useful skew in preCTS mode ...
[08/27 20:56:03   6961s] skewClock is  advancing: -13ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 20:56:03   6961s] skewClock is  advancing: -40.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 20:56:03   6961s] skewClock is  advancing: -14.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 20:56:03   6961s] skewClock is  advancing: -14.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 20:56:03   6961s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 20:56:03   6961s] skewClock is  advancing: -111.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_2__reg/CLK
[08/27 20:56:03   6961s] skewClock is  advancing: -68.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_0__reg/CLK
[08/27 20:56:03   6961s] skewClock is  advancing: -50.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_1__reg/CLK
[08/27 20:56:03   6961s] skewClock is  advancing: -13.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_98__reg/CLK
[08/27 20:56:03   6961s] Finish useful skew analysis
[08/27 20:56:03   6961s] |  -0.433|   -1.279|-475.182| -493.302|    53.39%|   0:00:01.0| 3908.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:03   6961s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:56:04   6965s] |  -0.433|   -1.279|-475.168| -493.288|    53.40%|   0:00:01.0| 3908.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:04   6965s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:56:04   6967s] |  -0.433|   -1.279|-475.168| -493.288|    53.40%|   0:00:00.0| 3908.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:04   6967s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:56:04   6967s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:56:04   6967s] 
[08/27 20:56:04   6967s] *** Finish Core Optimize Step (cpu=0:02:08 real=0:00:23.0 mem=3908.7M) ***
[08/27 20:56:04   6967s] Active Path Group: mem2reg reg2mem  
[08/27 20:56:05   6967s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:56:05   6967s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:56:05   6967s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:56:05   6967s] |   0.016|   -1.279|   0.000| -493.288|    53.40%|   0:00:01.0| 3908.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:05   6967s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 20:56:05   6967s] |   0.036|   -1.279|   0.000| -493.287|    53.40%|   0:00:00.0| 3908.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:05   6967s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_21__reg/D                       |
[08/27 20:56:05   6968s] |   0.060|   -1.279|   0.000| -493.287|    53.40%|   0:00:00.0| 3908.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:05   6968s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_16__reg/D                       |
[08/27 20:56:05   6968s] |   0.060|   -1.279|   0.000| -493.287|    53.40%|   0:00:00.0| 3908.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:05   6968s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_16__reg/D                       |
[08/27 20:56:05   6968s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:56:05   6968s] 
[08/27 20:56:05   6968s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=3908.7M) ***
[08/27 20:56:05   6968s] Active Path Group: in2out in2reg reg2out default 
[08/27 20:56:05   6968s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:56:05   6968s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:56:05   6968s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:56:05   6968s] |  -1.279|   -1.279| -18.120| -493.287|    53.40%|   0:00:00.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:05   6969s] |  -1.157|   -1.157| -17.998| -493.165|    53.41%|   0:00:00.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:05   6969s] |  -1.139|   -1.139| -17.980| -493.147|    53.41%|   0:00:00.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:05   6969s] |  -1.128|   -1.128| -17.969| -493.136|    53.41%|   0:00:00.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:06   6969s] |  -1.104|   -1.104| -17.945| -493.112|    53.41%|   0:00:01.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:06   6970s] |  -1.077|   -1.077| -17.918| -493.085|    53.41%|   0:00:00.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:06   6972s] |  -1.069|   -1.069| -17.910| -493.077|    53.41%|   0:00:00.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:06   6974s] |  -1.055|   -1.055| -17.896| -493.063|    53.41%|   0:00:00.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:07   6975s] |  -1.050|   -1.050| -17.891| -493.058|    53.41%|   0:00:01.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:07   6975s] |  -1.030|   -1.030| -17.871| -493.038|    53.41%|   0:00:00.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:07   6976s] |  -1.020|   -1.020| -17.861| -493.028|    53.41%|   0:00:00.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:07   6977s] |  -1.015|   -1.015| -17.856| -493.023|    53.41%|   0:00:00.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:08   6978s] |  -1.008|   -1.008| -17.848| -493.015|    53.42%|   0:00:01.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:08   6979s] |  -0.999|   -0.999| -17.840| -493.007|    53.42%|   0:00:00.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:08   6981s] |  -0.996|   -0.996| -17.836| -493.003|    53.42%|   0:00:00.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:09   6982s] |  -0.992|   -0.992| -17.833| -493.000|    53.42%|   0:00:01.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:09   6985s] Starting generalSmallTnsOpt
[08/27 20:56:09   6985s] Ending generalSmallTnsOpt End
[08/27 20:56:09   6985s] Analyzing useful skew in preCTS mode ...
[08/27 20:56:09   6985s] skewClock is  advancing: -11.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 20:56:09   6985s] skewClock is  advancing: -17.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 20:56:09   6985s] skewClock is  advancing: -14.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 20:56:09   6985s] skewClock is  advancing: -31.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 20:56:09   6985s] skewClock is  advancing: -31.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 20:56:09   6985s] skewClock is  advancing: -14.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 20:56:09   6985s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_71__reg/CLK
[08/27 20:56:09   6985s] skewClock is  advancing: -16.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 20:56:09   6985s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_1__reg/CLK
[08/27 20:56:09   6985s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_15__reg/CLK
[08/27 20:56:09   6985s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_85__reg/CLK
[08/27 20:56:09   6985s] skewClock is  advancing: -11ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 20:56:10   6985s] skewClock is  advancing: -19.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 20:56:10   6985s] skewClock is  advancing: -19.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 20:56:10   6985s] skewClock is  advancing: -11.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 20:56:10   6985s] skewClock is  advancing: -20.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 20:56:10   6985s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 20:56:10   6985s] skewClock is  advancing: -16.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 20:56:10   6985s] skewClock is  advancing: -11.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 20:56:10   6985s] skewClock is  advancing: -18.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 20:56:10   6985s] skewClock is  advancing: -12.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 20:56:10   6985s] skewClock is  advancing: -11.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 20:56:10   6985s] Finish useful skew analysis
[08/27 20:56:10   6986s] |  -0.992|   -0.992| -17.833| -472.015|    53.43%|   0:00:01.0| 3908.7M|func_view_wc|  reg2out| status_o                                           |
[08/27 20:56:10   6986s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:56:10   6986s] 
[08/27 20:56:10   6986s] *** Finish Core Optimize Step (cpu=0:00:18.1 real=0:00:05.0 mem=3908.7M) ***
[08/27 20:56:10   6986s] 
[08/27 20:56:10   6986s] *** Finished Optimize Step Cumulative (cpu=0:02:27 real=0:00:29.0 mem=3908.7M) ***
[08/27 20:56:10   6986s] OptDebug: End of Optimizer WNS Pass 5: in2out in2reg reg2out default* WNS -0.992 TNS -17.833; mem2reg* WNS 0.044 TNS 0.000; reg2mem* WNS 0.404 TNS 0.000; reg2reg* WNS -0.422 TNS -454.182; HEPG WNS -0.422 TNS -454.182; all paths WNS -0.992 TNS -472.015
[08/27 20:56:10   6986s] ** GigaOpt Optimizer WNS Slack -0.992 TNS Slack -472.015 Density 53.43
[08/27 20:56:10   6986s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.7
[08/27 20:56:10   6986s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3908.7M
[08/27 20:56:10   6986s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3908.7M
[08/27 20:56:10   6986s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3908.7M
[08/27 20:56:10   6986s] OPERPROF:       Starting CMU at level 4, MEM:3908.7M
[08/27 20:56:10   6986s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3908.7M
[08/27 20:56:10   6986s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.078, REAL:0.078, MEM:3908.7M
[08/27 20:56:10   6986s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.141, MEM:3908.7M
[08/27 20:56:10   6986s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.141, MEM:3908.7M
[08/27 20:56:10   6986s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.15
[08/27 20:56:10   6986s] OPERPROF: Starting RefinePlace at level 1, MEM:3908.7M
[08/27 20:56:10   6986s] *** Starting refinePlace (1:56:27 mem=3908.7M) ***
[08/27 20:56:10   6986s] Total net bbox length = 1.574e+06 (7.639e+05 8.098e+05) (ext = 3.128e+04)
[08/27 20:56:10   6986s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:56:10   6986s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:56:10   6986s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3908.7M
[08/27 20:56:10   6986s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3908.7M
[08/27 20:56:10   6987s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.021, MEM:3908.7M
[08/27 20:56:10   6987s] default core: bins with density > 0.750 = 11.23 % ( 115 / 1024 )
[08/27 20:56:10   6987s] Density distribution unevenness ratio = 18.016%
[08/27 20:56:10   6987s] RPlace IncrNP Skipped
[08/27 20:56:10   6987s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3908.7MB) @(1:56:27 - 1:56:27).
[08/27 20:56:10   6987s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.029, REAL:0.029, MEM:3908.7M
[08/27 20:56:10   6987s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:56:10   6987s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3908.7MB
[08/27 20:56:10   6987s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3908.7M
[08/27 20:56:10   6987s] Starting refinePlace ...
[08/27 20:56:11   6987s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:56:11   6987s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:56:11   6988s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3908.7MB) @(1:56:27 - 1:56:28).
[08/27 20:56:11   6988s] Move report: preRPlace moves 1167 insts, mean move: 1.64 um, max move: 12.96 um
[08/27 20:56:11   6988s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_748__reg): (1455.84, 819.24) --> (1468.80, 819.24)
[08/27 20:56:11   6988s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:56:11   6988s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 20:56:11   6988s] 
[08/27 20:56:11   6988s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:56:12   6989s] Move report: legalization moves 1 insts, mean move: 3.78 um, max move: 3.78 um
[08/27 20:56:12   6989s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OCPC6624_gen_512x32xBx1_rdata64_29): (601.92, 547.08) --> (601.92, 543.30)
[08/27 20:56:12   6989s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=3908.7MB) @(1:56:28 - 1:56:30).
[08/27 20:56:12   6989s] Move report: Detail placement moves 1168 insts, mean move: 1.64 um, max move: 12.96 um
[08/27 20:56:12   6989s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_748__reg): (1455.84, 819.24) --> (1468.80, 819.24)
[08/27 20:56:12   6989s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3908.7MB
[08/27 20:56:12   6989s] Statistics of distance of Instance movement in refine placement:
[08/27 20:56:12   6989s]   maximum (X+Y) =        12.96 um
[08/27 20:56:12   6989s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_748__reg) with max move: (1455.84, 819.24) -> (1468.8, 819.24)
[08/27 20:56:12   6989s]   mean    (X+Y) =         1.64 um
[08/27 20:56:12   6989s] Total instances flipped for legalization: 503
[08/27 20:56:12   6989s] Summary Report:
[08/27 20:56:12   6989s] Instances move: 1168 (out of 37282 movable)
[08/27 20:56:12   6989s] Instances flipped: 503
[08/27 20:56:12   6989s] Mean displacement: 1.64 um
[08/27 20:56:12   6989s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_748__reg) (1455.84, 819.24) -> (1468.8, 819.24)
[08/27 20:56:12   6989s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:56:12   6989s] Total instances moved : 1168
[08/27 20:56:12   6989s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.947, REAL:1.601, MEM:3908.7M
[08/27 20:56:12   6989s] Total net bbox length = 1.575e+06 (7.647e+05 8.101e+05) (ext = 3.128e+04)
[08/27 20:56:12   6989s] Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 3908.7MB
[08/27 20:56:12   6989s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:02.0, mem=3908.7MB) @(1:56:27 - 1:56:30).
[08/27 20:56:12   6989s] *** Finished refinePlace (1:56:30 mem=3908.7M) ***
[08/27 20:56:12   6989s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.15
[08/27 20:56:12   6989s] OPERPROF: Finished RefinePlace at level 1, CPU:3.118, REAL:1.773, MEM:3908.7M
[08/27 20:56:12   6990s] *** maximum move = 12.96 um ***
[08/27 20:56:12   6990s] *** Finished re-routing un-routed nets (3908.7M) ***
[08/27 20:56:13   6990s] OPERPROF: Starting DPlace-Init at level 1, MEM:3908.7M
[08/27 20:56:13   6990s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3908.7M
[08/27 20:56:13   6990s] OPERPROF:     Starting CMU at level 3, MEM:3908.7M
[08/27 20:56:13   6990s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3908.7M
[08/27 20:56:13   6990s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:3908.7M
[08/27 20:56:13   6990s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.143, REAL:0.144, MEM:3908.7M
[08/27 20:56:13   6991s] 
[08/27 20:56:13   6991s] *** Finish Physical Update (cpu=0:00:04.5 real=0:00:03.0 mem=3908.7M) ***
[08/27 20:56:13   6991s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.7
[08/27 20:56:13   6991s] ** GigaOpt Optimizer WNS Slack -0.992 TNS Slack -472.015 Density 53.43
[08/27 20:56:13   6991s] 
[08/27 20:56:13   6991s] *** Finish pre-CTS Setup Fixing (cpu=0:22:17 real=0:05:20 mem=3908.7M) ***
[08/27 20:56:13   6991s] 
[08/27 20:56:13   6991s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2714319.2
[08/27 20:56:13   6991s] TotalInstCnt at PhyDesignMc Destruction: 37,282
[08/27 20:56:13   6991s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.8
[08/27 20:56:13   6991s] *** SetupOpt [finish] : cpu/real = 0:22:24.4/0:05:25.9 (4.1), totSession cpu/real = 1:56:31.7/1:08:31.2 (1.7), mem = 3203.8M
[08/27 20:56:13   6991s] 
[08/27 20:56:13   6991s] =============================================================================================
[08/27 20:56:13   6991s]  Step TAT Report for WnsOpt #1
[08/27 20:56:13   6991s] =============================================================================================
[08/27 20:56:13   6991s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:56:13   6991s] ---------------------------------------------------------------------------------------------
[08/27 20:56:13   6991s] [ SkewClock              ]      9   0:00:02.6  (   0.8 % )     0:00:02.6 /  0:00:05.5    2.2
[08/27 20:56:13   6991s] [ AreaOpt                ]      3   0:00:03.0  (   0.9 % )     0:00:36.2 /  0:01:44.2    2.9
[08/27 20:56:13   6991s] [ RefinePlace            ]      6   0:00:12.1  (   3.7 % )     0:00:12.1 /  0:00:18.5    1.5
[08/27 20:56:13   6991s] [ SlackTraversorInit     ]     10   0:00:02.9  (   0.9 % )     0:00:02.9 /  0:00:02.9    1.0
[08/27 20:56:13   6991s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:56:13   6991s] [ PowerInterfaceInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:56:13   6991s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.6    1.5
[08/27 20:56:13   6991s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[08/27 20:56:13   6991s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:56:13   6991s] [ TransformInit          ]      1   0:00:04.3  (   1.3 % )     0:00:04.3 /  0:00:05.5    1.3
[08/27 20:56:13   6991s] [ SmallTnsOpt            ]      9   0:00:00.0  (   0.0 % )     0:00:01.7 /  0:00:03.3    1.9
[08/27 20:56:13   6991s] [ OptSingleIteration     ]    576   0:00:03.9  (   1.2 % )     0:04:47.7 /  0:21:28.7    4.5
[08/27 20:56:13   6991s] [ OptGetWeight           ]   2007   0:00:05.1  (   1.6 % )     0:00:05.1 /  0:00:05.0    1.0
[08/27 20:56:13   6991s] [ OptEval                ]   2007   0:02:29.7  (  45.9 % )     0:02:29.7 /  0:15:18.6    6.1
[08/27 20:56:13   6991s] [ OptCommit              ]   2007   0:00:07.4  (   2.3 % )     0:00:07.4 /  0:00:07.4    1.0
[08/27 20:56:13   6991s] [ IncrTimingUpdate       ]   1214   0:01:24.8  (  26.0 % )     0:01:24.8 /  0:04:32.1    3.2
[08/27 20:56:13   6991s] [ PostCommitDelayCalc    ]   2147   0:00:09.6  (   3.0 % )     0:00:09.6 /  0:00:30.9    3.2
[08/27 20:56:13   6991s] [ SetupOptGetWorkingSet  ]   1595   0:00:26.0  (   8.0 % )     0:00:26.0 /  0:00:45.9    1.8
[08/27 20:56:13   6991s] [ SetupOptGetActiveNode  ]   1595   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/27 20:56:13   6991s] [ SetupOptSlackGraph     ]    566   0:00:01.8  (   0.6 % )     0:00:01.8 /  0:00:06.7    3.8
[08/27 20:56:13   6991s] [ MISC                   ]          0:00:11.8  (   3.6 % )     0:00:11.8 /  0:00:17.2    1.5
[08/27 20:56:13   6991s] ---------------------------------------------------------------------------------------------
[08/27 20:56:13   6991s]  WnsOpt #1 TOTAL                    0:05:25.9  ( 100.0 % )     0:05:25.9 /  0:22:24.4    4.1
[08/27 20:56:13   6991s] ---------------------------------------------------------------------------------------------
[08/27 20:56:13   6991s] 
[08/27 20:56:13   6991s] End: GigaOpt Optimization in WNS mode
[08/27 20:56:14   6991s] *** Timing NOT met, worst failing slack is -0.992
[08/27 20:56:14   6991s] *** Check timing (0:00:00.0)
[08/27 20:56:14   6991s] *** Timing NOT met, worst failing slack is -0.992
[08/27 20:56:14   6991s] *** Check timing (0:00:00.0)
[08/27 20:56:14   6991s] Deleting Lib Analyzer.
[08/27 20:56:14   6991s] Begin: GigaOpt Optimization in TNS mode
[08/27 20:56:14   6991s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:56:14   6991s] ### Creating PhyDesignMc. totSessionCpu=1:56:32 mem=3199.8M
[08/27 20:56:14   6991s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 20:56:14   6991s] OPERPROF: Starting DPlace-Init at level 1, MEM:3199.8M
[08/27 20:56:14   6991s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:56:14   6991s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3199.8M
[08/27 20:56:14   6991s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:56:14   6991s] OPERPROF:     Starting CMU at level 3, MEM:3199.8M
[08/27 20:56:14   6991s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3199.8M
[08/27 20:56:14   6991s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.058, MEM:3199.8M
[08/27 20:56:14   6991s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3199.8MB).
[08/27 20:56:14   6991s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.124, REAL:0.125, MEM:3199.8M
[08/27 20:56:14   6992s] TotalInstCnt at PhyDesignMc Initialization: 37,282
[08/27 20:56:14   6992s] ### Creating PhyDesignMc, finished. totSessionCpu=1:56:32 mem=3199.8M
[08/27 20:56:14   6992s] TotalInstCnt at PhyDesignMc Destruction: 37,282
[08/27 20:56:14   6992s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ftns -integratedAreaOpt -ipoTgtSlackCoef 2 -effTgtSlackCoef 1
[08/27 20:56:14   6992s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 20:56:14   6992s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:56:14   6992s] *info: 48 skip_routing nets excluded.
[08/27 20:56:14   6992s] Info: 48 io nets excluded
[08/27 20:56:14   6992s] Info: 7 clock nets excluded from IPO operation.
[08/27 20:56:14   6992s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:56:32.7/1:08:32.1 (1.7), mem = 3199.8M
[08/27 20:56:14   6992s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.9
[08/27 20:56:14   6992s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 20:56:14   6992s] ### Creating PhyDesignMc. totSessionCpu=1:56:33 mem=3199.8M
[08/27 20:56:14   6992s] OPERPROF: Starting DPlace-Init at level 1, MEM:3199.8M
[08/27 20:56:14   6992s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:56:14   6992s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3199.8M
[08/27 20:56:14   6992s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:56:14   6992s] OPERPROF:     Starting CMU at level 3, MEM:3199.8M
[08/27 20:56:14   6992s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3199.8M
[08/27 20:56:14   6992s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:3199.8M
[08/27 20:56:15   6992s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3199.8MB).
[08/27 20:56:15   6992s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.111, REAL:0.112, MEM:3199.8M
[08/27 20:56:15   6993s] TotalInstCnt at PhyDesignMc Initialization: 37,282
[08/27 20:56:15   6993s] ### Creating PhyDesignMc, finished. totSessionCpu=1:56:33 mem=3199.8M
[08/27 20:56:15   6993s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:56:15   6993s] 
[08/27 20:56:15   6993s] Creating Lib Analyzer ...
[08/27 20:56:15   6993s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 20:56:15   6993s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 20:56:15   6993s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 20:56:15   6993s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 20:56:15   6993s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 20:56:15   6993s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 20:56:15   6993s] 
[08/27 20:56:15   6993s] {RT default_rc_corner 0 4 4 0}
[08/27 20:56:15   6993s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:56:34 mem=3201.8M
[08/27 20:56:15   6993s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:56:34 mem=3201.8M
[08/27 20:56:15   6993s] Creating Lib Analyzer, finished. 
[08/27 20:56:15   6993s] 
[08/27 20:56:15   6993s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/27 20:56:15   6993s] ### Creating LA Mngr. totSessionCpu=1:56:34 mem=3201.8M
[08/27 20:56:15   6993s] ### Creating LA Mngr, finished. totSessionCpu=1:56:34 mem=3201.8M
[08/27 20:56:17   6995s] *info: 2 don't touch nets excluded
[08/27 20:56:17   6995s] *info: 48 io nets excluded
[08/27 20:56:17   6995s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 20:56:17   6995s] *info: 7 clock nets excluded
[08/27 20:56:17   6995s] *info: 2 special nets excluded.
[08/27 20:56:17   6995s] *info: 48 skip_routing nets excluded.
[08/27 20:56:17   6995s] *info: 32 multi-driver nets excluded.
[08/27 20:56:17   6995s] *info: 1275 no-driver nets excluded.
[08/27 20:56:18   6996s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2714319.3
[08/27 20:56:18   6996s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/27 20:56:18   6996s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/27 20:56:18   6996s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/27 20:56:18   6996s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/27 20:56:18   6996s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/27 20:56:18   6996s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/27 20:56:18   6996s] ** GigaOpt Optimizer WNS Slack -0.992 TNS Slack -472.015 Density 53.43
[08/27 20:56:18   6996s] Optimizer TNS Opt
[08/27 20:56:18   6996s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.992 TNS -17.833; mem2reg* WNS 0.044 TNS 0.000; reg2mem* WNS 0.404 TNS 0.000; reg2reg* WNS -0.422 TNS -454.182; HEPG WNS -0.422 TNS -454.182; all paths WNS -0.992 TNS -472.015
[08/27 20:56:19   6996s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 20:56:19   6996s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 20:56:19   6996s] Active Path Group: reg2reg  
[08/27 20:56:19   6997s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:56:19   6997s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 20:56:19   6997s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:56:19   6997s] |  -0.422|   -0.992|-454.182| -472.015|    53.43%|   0:00:00.0| 3411.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:19   6997s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:56:22   7017s] |  -0.419|   -0.992|-447.129| -464.962|    53.42%|   0:00:03.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:22   7017s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:56:23   7023s] |  -0.417|   -0.992|-444.624| -462.457|    53.42%|   0:00:01.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:23   7023s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:56:23   7025s] |  -0.417|   -0.992|-444.609| -462.442|    53.42%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:23   7025s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:56:24   7025s] |  -0.417|   -0.992|-444.597| -462.430|    53.42%|   0:00:01.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:24   7025s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 20:56:26   7039s] |  -0.417|   -0.992|-441.281| -459.114|    53.43%|   0:00:02.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:56:26   7039s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:56:26   7039s] |  -0.417|   -0.992|-441.174| -459.007|    53.43%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:56:26   7039s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:56:26   7042s] |  -0.417|   -0.992|-440.766| -458.599|    53.44%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:56:26   7042s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:56:27   7043s] |  -0.417|   -0.992|-440.618| -458.451|    53.44%|   0:00:01.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:56:27   7043s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 20:56:29   7056s] |  -0.417|   -0.992|-324.242| -342.075|    53.46%|   0:00:02.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:56:29   7056s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_51__reg/D           |
[08/27 20:56:29   7057s] |  -0.417|   -0.992|-324.224| -342.057|    53.46%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:56:29   7057s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_51__reg/D           |
[08/27 20:56:29   7058s] |  -0.417|   -0.992|-322.855| -340.688|    53.46%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:56:29   7058s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_51__reg/D           |
[08/27 20:56:29   7058s] |  -0.417|   -0.992|-322.828| -340.661|    53.46%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:56:29   7058s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_51__reg/D           |
[08/27 20:56:29   7059s] |  -0.417|   -0.992|-322.757| -340.590|    53.46%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:56:29   7059s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_51__reg/D           |
[08/27 20:56:30   7059s] |  -0.417|   -0.992|-322.741| -340.573|    53.46%|   0:00:01.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 20:56:30   7059s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_51__reg/D           |
[08/27 20:56:30   7061s] |  -0.417|   -0.992|-304.890| -322.723|    53.47%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:56:30   7061s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1863__reg/D                          |
[08/27 20:56:30   7062s] |  -0.417|   -0.992|-304.714| -322.547|    53.47%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:56:30   7062s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1863__reg/D                          |
[08/27 20:56:31   7062s] |  -0.417|   -0.992|-304.682| -322.515|    53.47%|   0:00:01.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:56:31   7062s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1863__reg/D                          |
[08/27 20:56:31   7063s] |  -0.417|   -0.992|-304.599| -322.432|    53.47%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:56:31   7063s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1863__reg/D                          |
[08/27 20:56:31   7064s] |  -0.417|   -0.992|-304.518| -322.351|    53.47%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 20:56:31   7064s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1863__reg/D                          |
[08/27 20:56:32   7067s] |  -0.417|   -0.992|-302.573| -320.406|    53.48%|   0:00:01.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:32   7067s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_2__reg/D             |
[08/27 20:56:32   7067s] |  -0.417|   -0.992|-302.551| -320.384|    53.48%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:32   7067s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_2__reg/D             |
[08/27 20:56:32   7068s] |  -0.417|   -0.992|-302.428| -320.261|    53.48%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:32   7068s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_2__reg/D             |
[08/27 20:56:32   7069s] |  -0.417|   -0.992|-302.381| -320.214|    53.49%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:32   7069s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_2__reg/D             |
[08/27 20:56:33   7073s] |  -0.417|   -0.992|-297.016| -314.849|    53.49%|   0:00:01.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:33   7073s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_6__reg/D             |
[08/27 20:56:33   7074s] |  -0.418|   -0.992|-296.948| -314.781|    53.49%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:33   7074s] |        |         |        |         |          |            |        |            |         | 75__reg/D                                          |
[08/27 20:56:34   7075s] |  -0.418|   -0.992|-290.466| -308.299|    53.50%|   0:00:01.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:34   7075s] |        |         |        |         |          |            |        |            |         | 75__reg/D                                          |
[08/27 20:56:34   7076s] |  -0.418|   -0.992|-290.442| -308.275|    53.50%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:34   7076s] |        |         |        |         |          |            |        |            |         | 75__reg/D                                          |
[08/27 20:56:35   7079s] |  -0.418|   -0.992|-279.186| -297.019|    53.51%|   0:00:01.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:35   7079s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_4__reg/D             |
[08/27 20:56:35   7080s] |  -0.418|   -0.992|-279.085| -296.918|    53.51%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:35   7080s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_4__reg/D             |
[08/27 20:56:35   7082s] |  -0.418|   -0.992|-278.383| -296.216|    53.52%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:35   7082s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_4__reg/D             |
[08/27 20:56:36   7084s] |  -0.418|   -0.992|-277.222| -295.055|    53.53%|   0:00:01.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:36   7084s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_4__reg/D             |
[08/27 20:56:38   7094s] |  -0.418|   -0.992|-214.174| -232.007|    53.54%|   0:00:02.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:38   7094s] |        |         |        |         |          |            |        |            |         | 125__reg/D                                         |
[08/27 20:56:38   7094s] |  -0.418|   -0.992|-210.058| -227.891|    53.54%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:38   7094s] |        |         |        |         |          |            |        |            |         | 125__reg/D                                         |
[08/27 20:56:39   7097s] |  -0.418|   -0.992|-199.687| -217.520|    53.54%|   0:00:01.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:39   7097s] |        |         |        |         |          |            |        |            |         | 125__reg/D                                         |
[08/27 20:56:39   7098s] |  -0.418|   -0.992|-194.072| -211.905|    53.54%|   0:00:00.0| 3869.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:39   7098s] |        |         |        |         |          |            |        |            |         | 125__reg/D                                         |
[08/27 20:56:40   7105s] |  -0.418|   -0.992|-173.098| -190.931|    53.58%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:40   7105s] |        |         |        |         |          |            |        |            |         | 119__reg/D                                         |
[08/27 20:56:40   7105s] |  -0.418|   -0.992|-173.066| -190.899|    53.58%|   0:00:00.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:40   7105s] |        |         |        |         |          |            |        |            |         | 119__reg/D                                         |
[08/27 20:56:41   7107s] |  -0.418|   -0.992|-167.520| -185.353|    53.59%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:41   7107s] |        |         |        |         |          |            |        |            |         | 119__reg/D                                         |
[08/27 20:56:42   7115s] |  -0.418|   -0.992|-154.240| -172.073|    53.60%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:42   7115s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_12__reg/D            |
[08/27 20:56:42   7115s] |  -0.418|   -0.992|-153.075| -170.908|    53.60%|   0:00:00.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:42   7115s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_12__reg/D            |
[08/27 20:56:43   7116s] |  -0.418|   -0.992|-150.530| -168.363|    53.61%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:43   7116s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_12__reg/D            |
[08/27 20:56:43   7117s] |  -0.418|   -0.992|-150.143| -167.977|    53.61%|   0:00:00.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:43   7117s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_12__reg/D            |
[08/27 20:56:43   7117s] |  -0.418|   -0.992|-147.525| -165.358|    53.62%|   0:00:00.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:56:43   7117s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_12__reg/D            |
[08/27 20:56:45   7126s] |  -0.418|   -0.992|-114.464| -132.297|    53.64%|   0:00:02.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:45   7126s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_191__reg/D                               |
[08/27 20:56:46   7127s] |  -0.418|   -0.992|-112.697| -130.530|    53.64%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:46   7127s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_191__reg/D                               |
[08/27 20:56:47   7132s] |  -0.418|   -0.992|-103.138| -120.971|    53.68%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:47   7132s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_191__reg/D                               |
[08/27 20:56:47   7133s] |  -0.418|   -0.992|-102.891| -120.724|    53.68%|   0:00:00.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:47   7133s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_191__reg/D                               |
[08/27 20:56:47   7137s] |  -0.418|   -0.992|-100.438| -118.271|    53.68%|   0:00:00.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:47   7137s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_191__reg/D                               |
[08/27 20:56:48   7138s] |  -0.418|   -0.992| -99.845| -117.678|    53.68%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:48   7138s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_191__reg/D                               |
[08/27 20:56:49   7148s] |  -0.418|   -0.992| -96.343| -114.176|    53.69%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:49   7148s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_597__reg/D                               |
[08/27 20:56:50   7150s] |  -0.418|   -0.992| -96.052| -113.885|    53.70%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:50   7150s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_724__reg/D                               |
[08/27 20:56:51   7154s] |  -0.418|   -0.992| -94.188| -112.021|    53.71%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:51   7154s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_724__reg/D                               |
[08/27 20:56:51   7155s] |  -0.418|   -0.992| -93.995| -111.828|    53.71%|   0:00:00.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:51   7155s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_724__reg/D                               |
[08/27 20:56:53   7167s] |  -0.418|   -0.992| -91.902| -109.735|    53.74%|   0:00:02.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 20:56:53   7167s] |        |         |        |         |          |            |        |            |         | 46__reg/D                                          |
[08/27 20:56:53   7169s] |  -0.418|   -0.992| -91.453| -109.286|    53.75%|   0:00:00.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:53   7169s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_589__reg/D                               |
[08/27 20:56:54   7173s] |  -0.418|   -0.992| -84.909| -102.742|    53.77%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:54   7173s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_252__reg/D                               |
[08/27 20:56:56   7183s] |  -0.418|   -0.992| -84.418| -102.251|    53.81%|   0:00:02.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:56   7183s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_759__reg/D                               |
[08/27 20:56:57   7186s] |  -0.418|   -0.992| -84.367| -102.200|    53.81%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:57   7186s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_597__reg/D                               |
[08/27 20:56:57   7188s] |  -0.418|   -0.992| -84.118| -101.951|    53.83%|   0:00:00.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:57   7188s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_597__reg/D                               |
[08/27 20:56:59   7201s] |  -0.418|   -0.992| -82.992| -100.825|    53.85%|   0:00:02.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:56:59   7201s] |        |         |        |         |          |            |        |            |         | _q_20__reg/D                                       |
[08/27 20:56:59   7201s] |  -0.418|   -0.992| -82.913| -100.746|    53.85%|   0:00:00.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 20:56:59   7201s] |        |         |        |         |          |            |        |            |         | _q_14__reg/D                                       |
[08/27 20:56:59   7202s] |  -0.418|   -0.992| -82.668| -100.501|    53.86%|   0:00:00.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:56:59   7202s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_685__reg/D                               |
[08/27 20:57:00   7208s] |  -0.418|   -0.992| -82.348| -100.181|    53.87%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:57:00   7208s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_685__reg/D                               |
[08/27 20:57:01   7210s] |  -0.418|   -0.992| -82.126|  -99.959|    53.88%|   0:00:01.0| 3837.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 20:57:01   7210s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_666__reg/D                               |
[08/27 20:57:10   7256s] |  -0.418|   -0.992| -82.144|  -99.977|    53.93%|   0:00:09.0| 3871.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 20:57:10   7256s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_16__reg/D                       |
[08/27 20:57:10   7256s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 20:57:10   7256s] 
[08/27 20:57:10   7256s] *** Finish Core Optimize Step (cpu=0:04:19 real=0:00:51.0 mem=3871.2M) ***
[08/27 20:57:10   7256s] 
[08/27 20:57:10   7256s] *** Finished Optimize Step Cumulative (cpu=0:04:19 real=0:00:51.0 mem=3871.2M) ***
[08/27 20:57:10   7256s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.992 TNS -17.833; mem2reg* WNS 0.041 TNS 0.000; reg2mem* WNS 0.414 TNS 0.000; reg2reg* WNS -0.418 TNS -82.144; HEPG WNS -0.418 TNS -82.144; all paths WNS -0.992 TNS -99.977
[08/27 20:57:10   7256s] ** GigaOpt Optimizer WNS Slack -0.992 TNS Slack -99.977 Density 53.93
[08/27 20:57:10   7256s] Placement Snapshot: Density distribution:
[08/27 20:57:10   7256s] [1.00 -  +++]: 45 (5.33%)
[08/27 20:57:10   7256s] [0.95 - 1.00]: 25 (2.96%)
[08/27 20:57:10   7256s] [0.90 - 0.95]: 12 (1.42%)
[08/27 20:57:10   7256s] [0.85 - 0.90]: 11 (1.30%)
[08/27 20:57:10   7256s] [0.80 - 0.85]: 16 (1.89%)
[08/27 20:57:10   7256s] [0.75 - 0.80]: 23 (2.72%)
[08/27 20:57:10   7256s] [0.70 - 0.75]: 31 (3.67%)
[08/27 20:57:10   7256s] [0.65 - 0.70]: 32 (3.79%)
[08/27 20:57:10   7256s] [0.60 - 0.65]: 32 (3.79%)
[08/27 20:57:10   7256s] [0.55 - 0.60]: 39 (4.62%)
[08/27 20:57:10   7256s] [0.50 - 0.55]: 57 (6.75%)
[08/27 20:57:10   7256s] [0.45 - 0.50]: 63 (7.46%)
[08/27 20:57:10   7256s] [0.40 - 0.45]: 73 (8.64%)
[08/27 20:57:10   7256s] [0.35 - 0.40]: 108 (12.78%)
[08/27 20:57:10   7256s] [0.30 - 0.35]: 143 (16.92%)
[08/27 20:57:10   7256s] [0.25 - 0.30]: 99 (11.72%)
[08/27 20:57:10   7256s] [0.20 - 0.25]: 28 (3.31%)
[08/27 20:57:10   7256s] [0.15 - 0.20]: 5 (0.59%)
[08/27 20:57:10   7256s] [0.10 - 0.15]: 2 (0.24%)
[08/27 20:57:10   7256s] [0.05 - 0.10]: 0 (0.00%)
[08/27 20:57:10   7256s] [0.00 - 0.05]: 1 (0.12%)
[08/27 20:57:10   7256s] Begin: Area Reclaim Optimization
[08/27 20:57:10   7256s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:56.2/1:09:28.2 (1.7), mem = 3871.2M
[08/27 20:57:11   7256s] Reclaim Optimization WNS Slack -0.992  TNS Slack -99.977 Density 53.93
[08/27 20:57:11   7256s] +----------+---------+--------+--------+------------+--------+
[08/27 20:57:11   7256s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/27 20:57:11   7256s] +----------+---------+--------+--------+------------+--------+
[08/27 20:57:11   7256s] |    53.93%|        -|  -0.992| -99.977|   0:00:00.0| 3871.2M|
[08/27 20:57:11   7256s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 20:57:14   7266s] |    53.79%|      156|  -0.992| -99.914|   0:00:03.0| 3871.2M|
[08/27 20:57:21   7291s] |    53.60%|      676|  -0.989|-166.088|   0:00:07.0| 3871.2M|
[08/27 20:57:22   7291s] |    53.60%|        2|  -0.989|-166.088|   0:00:01.0| 3871.2M|
[08/27 20:57:22   7291s] |    53.60%|        0|  -0.989|-166.088|   0:00:00.0| 3871.2M|
[08/27 20:57:22   7291s] +----------+---------+--------+--------+------------+--------+
[08/27 20:57:22   7291s] Reclaim Optimization End WNS Slack -0.990  TNS Slack -166.088 Density 53.60
[08/27 20:57:22   7291s] 
[08/27 20:57:22   7291s] ** Summary: Restruct = 0 Buffer Deletion = 114 Declone = 52 Resize = 487 **
[08/27 20:57:22   7291s] --------------------------------------------------------------
[08/27 20:57:22   7291s] |                                   | Total     | Sequential |
[08/27 20:57:22   7291s] --------------------------------------------------------------
[08/27 20:57:22   7291s] | Num insts resized                 |     485  |       0    |
[08/27 20:57:22   7291s] | Num insts undone                  |     191  |       0    |
[08/27 20:57:22   7291s] | Num insts Downsized               |     485  |       0    |
[08/27 20:57:22   7291s] | Num insts Samesized               |       0  |       0    |
[08/27 20:57:22   7291s] | Num insts Upsized                 |       0  |       0    |
[08/27 20:57:22   7291s] | Num multiple commits+uncommits    |       2  |       -    |
[08/27 20:57:22   7291s] --------------------------------------------------------------
[08/27 20:57:22   7291s] End: Core Area Reclaim Optimization (cpu = 0:00:35.5) (real = 0:00:12.0) **
[08/27 20:57:22   7291s] *** AreaOpt [finish] : cpu/real = 0:00:35.5/0:00:11.3 (3.1), totSession cpu/real = 2:01:31.7/1:09:39.5 (1.7), mem = 3871.2M
[08/27 20:57:22   7291s] 
[08/27 20:57:22   7291s] =============================================================================================
[08/27 20:57:22   7291s]  Step TAT Report for AreaOpt #6
[08/27 20:57:22   7291s] =============================================================================================
[08/27 20:57:22   7291s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:57:22   7291s] ---------------------------------------------------------------------------------------------
[08/27 20:57:22   7291s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.3    1.0
[08/27 20:57:22   7291s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:57:22   7291s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.7 % )     0:00:10.1 /  0:00:34.3    3.4
[08/27 20:57:22   7291s] [ OptGetWeight           ]    442   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[08/27 20:57:22   7291s] [ OptEval                ]    442   0:00:01.6  (  14.2 % )     0:00:01.6 /  0:00:09.2    5.7
[08/27 20:57:22   7291s] [ OptCommit              ]    442   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.2    0.7
[08/27 20:57:22   7291s] [ IncrTimingUpdate       ]    167   0:00:07.1  (  62.7 % )     0:00:07.1 /  0:00:22.2    3.1
[08/27 20:57:22   7291s] [ PostCommitDelayCalc    ]    484   0:00:00.8  (   7.2 % )     0:00:00.8 /  0:00:02.4    3.0
[08/27 20:57:22   7291s] [ MISC                   ]          0:00:01.0  (   8.6 % )     0:00:01.0 /  0:00:01.0    1.0
[08/27 20:57:22   7291s] ---------------------------------------------------------------------------------------------
[08/27 20:57:22   7291s]  AreaOpt #6 TOTAL                   0:00:11.3  ( 100.0 % )     0:00:11.3 /  0:00:35.5    3.1
[08/27 20:57:22   7291s] ---------------------------------------------------------------------------------------------
[08/27 20:57:22   7291s] 
[08/27 20:57:22   7291s] End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:12, mem=3755.21M, totSessionCpu=2:01:32).
[08/27 20:57:22   7291s] Placement Snapshot: Density distribution:
[08/27 20:57:22   7291s] [1.00 -  +++]: 45 (5.33%)
[08/27 20:57:22   7291s] [0.95 - 1.00]: 25 (2.96%)
[08/27 20:57:22   7291s] [0.90 - 0.95]: 12 (1.42%)
[08/27 20:57:22   7291s] [0.85 - 0.90]: 11 (1.30%)
[08/27 20:57:22   7291s] [0.80 - 0.85]: 17 (2.01%)
[08/27 20:57:22   7291s] [0.75 - 0.80]: 23 (2.72%)
[08/27 20:57:22   7291s] [0.70 - 0.75]: 34 (4.02%)
[08/27 20:57:22   7291s] [0.65 - 0.70]: 30 (3.55%)
[08/27 20:57:22   7291s] [0.60 - 0.65]: 33 (3.91%)
[08/27 20:57:22   7291s] [0.55 - 0.60]: 38 (4.50%)
[08/27 20:57:22   7291s] [0.50 - 0.55]: 61 (7.22%)
[08/27 20:57:22   7291s] [0.45 - 0.50]: 61 (7.22%)
[08/27 20:57:22   7291s] [0.40 - 0.45]: 76 (8.99%)
[08/27 20:57:22   7291s] [0.35 - 0.40]: 113 (13.37%)
[08/27 20:57:22   7291s] [0.30 - 0.35]: 141 (16.69%)
[08/27 20:57:22   7291s] [0.25 - 0.30]: 92 (10.89%)
[08/27 20:57:22   7291s] [0.20 - 0.25]: 27 (3.20%)
[08/27 20:57:22   7291s] [0.15 - 0.20]: 5 (0.59%)
[08/27 20:57:22   7291s] [0.10 - 0.15]: 0 (0.00%)
[08/27 20:57:22   7291s] [0.05 - 0.10]: 0 (0.00%)
[08/27 20:57:22   7291s] [0.00 - 0.05]: 1 (0.12%)
[08/27 20:57:22   7291s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.8
[08/27 20:57:22   7291s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3755.2M
[08/27 20:57:22   7291s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3755.2M
[08/27 20:57:22   7291s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3755.2M
[08/27 20:57:22   7292s] OPERPROF:       Starting CMU at level 4, MEM:3755.2M
[08/27 20:57:22   7292s] OPERPROF:       Finished CMU at level 4, CPU:0.007, REAL:0.007, MEM:3755.2M
[08/27 20:57:22   7292s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.086, REAL:0.087, MEM:3755.2M
[08/27 20:57:22   7292s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.159, REAL:0.161, MEM:3755.2M
[08/27 20:57:22   7292s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.161, MEM:3755.2M
[08/27 20:57:22   7292s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.16
[08/27 20:57:22   7292s] OPERPROF: Starting RefinePlace at level 1, MEM:3755.2M
[08/27 20:57:22   7292s] *** Starting refinePlace (2:01:32 mem=3755.2M) ***
[08/27 20:57:22   7292s] Total net bbox length = 1.602e+06 (7.773e+05 8.246e+05) (ext = 3.128e+04)
[08/27 20:57:22   7292s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:57:22   7292s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:57:22   7292s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3755.2M
[08/27 20:57:22   7292s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3755.2M
[08/27 20:57:22   7292s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.033, REAL:0.033, MEM:3755.2M
[08/27 20:57:22   7292s] default core: bins with density > 0.750 = 12.01 % ( 123 / 1024 )
[08/27 20:57:22   7292s] Density distribution unevenness ratio = 18.052%
[08/27 20:57:22   7292s] RPlace IncrNP: Rollback Lev = -3
[08/27 20:57:22   7292s] RPlace: Density =1.029114, incremental np is triggered.
[08/27 20:57:22   7292s] OPERPROF:     Starting spMPad at level 3, MEM:3755.2M
[08/27 20:57:22   7292s] OPERPROF:       Starting spContextMPad at level 4, MEM:3755.2M
[08/27 20:57:22   7292s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3755.2M
[08/27 20:57:22   7292s] OPERPROF:     Finished spMPad at level 3, CPU:0.011, REAL:0.011, MEM:3755.2M
[08/27 20:57:23   7292s] nrCritNet: 2.00% ( 865 / 43300 ) cutoffSlk: -499.6ps stdDelay: 38.4ps
[08/27 20:57:23   7292s] incrNP running in 8 threads.
[08/27 20:57:23   7292s] OPERPROF:     Starting npMain at level 3, MEM:3755.2M
[08/27 20:57:23   7292s] incrNP th 1.000, 0.100
[08/27 20:57:23   7292s] limitMaxMove -1, priorityInstMaxMove 7
[08/27 20:57:23   7292s] SP #FI/SF FL/PI 0/37191 583/37
[08/27 20:57:23   7292s] OPERPROF:       Starting npPlace at level 4, MEM:3886.3M
[08/27 20:57:23   7293s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 20:57:23   7293s] No instances found in the vector
[08/27 20:57:23   7293s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3810.3M, DRC: 0)
[08/27 20:57:23   7293s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:57:24   7294s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 20:57:24   7294s] No instances found in the vector
[08/27 20:57:24   7294s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4038.3M, DRC: 0)
[08/27 20:57:24   7294s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:57:24   7295s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[08/27 20:57:24   7295s] No instances found in the vector
[08/27 20:57:24   7295s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4038.3M, DRC: 0)
[08/27 20:57:24   7295s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:57:25   7297s] OPERPROF:       Finished npPlace at level 4, CPU:4.374, REAL:1.889, MEM:3942.3M
[08/27 20:57:25   7297s] OPERPROF:     Finished npMain at level 3, CPU:4.940, REAL:2.179, MEM:3814.3M
[08/27 20:57:25   7297s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3814.3M
[08/27 20:57:25   7297s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.018, MEM:3814.3M
[08/27 20:57:25   7297s] default core: bins with density > 0.750 = 12.01 % ( 123 / 1024 )
[08/27 20:57:25   7297s] Density distribution unevenness ratio = 18.036%
[08/27 20:57:25   7297s] RPlace postIncrNP: Density = 1.029114 -> 0.894872.
[08/27 20:57:25   7297s] RPlace postIncrNP Info: Density distribution changes:
[08/27 20:57:25   7297s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[08/27 20:57:25   7297s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[08/27 20:57:25   7297s] [1.00 - 1.05] :	 1 (0.10%) -> 0 (0.00%)
[08/27 20:57:25   7297s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[08/27 20:57:25   7297s] [0.90 - 0.95] :	 1 (0.10%) -> 0 (0.00%)
[08/27 20:57:25   7297s] [0.85 - 0.90] :	 7 (0.68%) -> 7 (0.68%)
[08/27 20:57:25   7297s] [0.80 - 0.85] :	 26 (2.54%) -> 26 (2.54%)
[08/27 20:57:25   7297s] [CPU] RefinePlace/IncrNP (cpu=0:00:05.4, real=0:00:03.0, mem=3814.3MB) @(2:01:32 - 2:01:38).
[08/27 20:57:25   7297s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:5.359, REAL:2.602, MEM:3814.3M
[08/27 20:57:25   7297s] Move report: incrNP moves 619 insts, mean move: 17.77 um, max move: 129.90 um
[08/27 20:57:25   7297s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_4370_0): (1340.16, 902.40) --> (1428.48, 943.98)
[08/27 20:57:25   7297s] Move report: Timing Driven Placement moves 619 insts, mean move: 17.77 um, max move: 129.90 um
[08/27 20:57:25   7297s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_4370_0): (1340.16, 902.40) --> (1428.48, 943.98)
[08/27 20:57:25   7297s] 	Runtime: CPU: 0:00:05.4 REAL: 0:00:03.0 MEM: 3814.3MB
[08/27 20:57:25   7297s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3814.3M
[08/27 20:57:25   7297s] Starting refinePlace ...
[08/27 20:57:25   7297s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:57:25   7297s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:57:25   7298s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:00.0, mem=3814.3MB) @(2:01:38 - 2:01:39).
[08/27 20:57:25   7298s] Move report: preRPlace moves 2503 insts, mean move: 1.81 um, max move: 15.36 um
[08/27 20:57:25   7298s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.decoder_i.illegal_c_insn_i_reg): (1174.56, 845.70) --> (1189.92, 845.70)
[08/27 20:57:25   7298s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:57:25   7298s] wireLenOptFixPriorityInst 5270 inst fixed
[08/27 20:57:25   7298s] tweakage running in 8 threads.
[08/27 20:57:25   7298s] Placement tweakage begins.
[08/27 20:57:26   7299s] wire length = 1.880e+06
[08/27 20:57:27   7301s] wire length = 1.859e+06
[08/27 20:57:27   7301s] Placement tweakage ends.
[08/27 20:57:27   7301s] Move report: tweak moves 5918 insts, mean move: 4.33 um, max move: 25.92 um
[08/27 20:57:27   7301s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_3193_0): (1392.96, 978.00) --> (1418.88, 978.00)
[08/27 20:57:27   7301s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=3831.1MB) @(2:01:39 - 2:01:41).
[08/27 20:57:27   7301s] 
[08/27 20:57:27   7301s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:57:28   7302s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:57:28   7302s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=3831.1MB) @(2:01:41 - 2:01:43).
[08/27 20:57:28   7302s] Move report: Detail placement moves 7212 insts, mean move: 3.87 um, max move: 25.92 um
[08/27 20:57:28   7302s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_3193_0): (1392.96, 978.00) --> (1418.88, 978.00)
[08/27 20:57:28   7302s] 	Runtime: CPU: 0:00:05.3 REAL: 0:00:03.0 MEM: 3831.1MB
[08/27 20:57:28   7302s] Statistics of distance of Instance movement in refine placement:
[08/27 20:57:28   7302s]   maximum (X+Y) =       132.78 um
[08/27 20:57:28   7302s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_4370_0) with max move: (1340.16, 902.4) -> (1431.36, 943.98)
[08/27 20:57:28   7302s]   mean    (X+Y) =         5.04 um
[08/27 20:57:28   7302s] Total instances flipped for legalization: 2330
[08/27 20:57:28   7302s] Summary Report:
[08/27 20:57:28   7302s] Instances move: 7578 (out of 37811 movable)
[08/27 20:57:28   7302s] Instances flipped: 2330
[08/27 20:57:28   7302s] Mean displacement: 5.04 um
[08/27 20:57:28   7302s] Max displacement: 132.78 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_4370_0) (1340.16, 902.4) -> (1431.36, 943.98)
[08/27 20:57:28   7302s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_2
[08/27 20:57:28   7302s] Total instances moved : 7578
[08/27 20:57:28   7302s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.300, REAL:3.061, MEM:3831.1M
[08/27 20:57:28   7302s] Total net bbox length = 1.583e+06 (7.596e+05 8.230e+05) (ext = 3.127e+04)
[08/27 20:57:28   7302s] Runtime: CPU: 0:00:10.8 REAL: 0:00:06.0 MEM: 3831.1MB
[08/27 20:57:28   7302s] [CPU] RefinePlace/total (cpu=0:00:10.8, real=0:00:06.0, mem=3831.1MB) @(2:01:32 - 2:01:43).
[08/27 20:57:28   7302s] *** Finished refinePlace (2:01:43 mem=3831.1M) ***
[08/27 20:57:28   7302s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.16
[08/27 20:57:28   7302s] OPERPROF: Finished RefinePlace at level 1, CPU:10.836, REAL:5.842, MEM:3831.1M
[08/27 20:57:28   7303s] *** maximum move = 132.78 um ***
[08/27 20:57:28   7303s] *** Finished re-routing un-routed nets (3831.1M) ***
[08/27 20:57:29   7303s] TotalInstCnt at stopUpdate before init: 37,811
[08/27 20:57:29   7303s] OPERPROF: Starting DPlace-Init at level 1, MEM:3831.1M
[08/27 20:57:29   7303s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:57:29   7304s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3831.1M
[08/27 20:57:29   7304s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:57:29   7304s] OPERPROF:     Starting CMU at level 3, MEM:3831.1M
[08/27 20:57:29   7304s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:3831.1M
[08/27 20:57:29   7304s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.089, REAL:0.090, MEM:3831.1M
[08/27 20:57:29   7304s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3831.1MB).
[08/27 20:57:29   7304s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.168, REAL:0.169, MEM:3831.1M
[08/27 20:57:29   7304s] TotalInstCnt at stopUpdate after init: 37,811
[08/27 20:57:29   7304s] 
[08/27 20:57:29   7304s] *** Finish Physical Update (cpu=0:00:12.7 real=0:00:07.0 mem=3831.1M) ***
[08/27 20:57:29   7304s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.8
[08/27 20:57:29   7304s] ** GigaOpt Optimizer WNS Slack -0.990 TNS Slack -185.951 Density 53.60
[08/27 20:57:29   7304s] 
[08/27 20:57:29   7304s] *** Finish pre-CTS Setup Fixing (cpu=0:05:08 real=0:01:11 mem=3831.1M) ***
[08/27 20:57:29   7304s] 
[08/27 20:57:29   7304s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2714319.3
[08/27 20:57:29   7305s] TotalInstCnt at PhyDesignMc Destruction: 37,811
[08/27 20:57:29   7305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.9
[08/27 20:57:29   7305s] *** SetupOpt [finish] : cpu/real = 0:05:12.3/0:01:15.1 (4.2), totSession cpu/real = 2:01:45.0/1:09:47.2 (1.7), mem = 3621.7M
[08/27 20:57:29   7305s] 
[08/27 20:57:29   7305s] =============================================================================================
[08/27 20:57:29   7305s]  Step TAT Report for TnsOpt #2
[08/27 20:57:29   7305s] =============================================================================================
[08/27 20:57:29   7305s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 20:57:29   7305s] ---------------------------------------------------------------------------------------------
[08/27 20:57:29   7305s] [ AreaOpt                ]      1   0:00:01.0  (   1.3 % )     0:00:11.3 /  0:00:35.5    3.1
[08/27 20:57:29   7305s] [ RefinePlace            ]      1   0:00:07.2  (   9.5 % )     0:00:07.2 /  0:00:12.7    1.8
[08/27 20:57:29   7305s] [ SlackTraversorInit     ]      3   0:00:00.9  (   1.2 % )     0:00:00.9 /  0:00:00.9    1.1
[08/27 20:57:29   7305s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 20:57:29   7305s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:57:29   7305s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.4    1.1
[08/27 20:57:29   7305s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.1
[08/27 20:57:29   7305s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 20:57:29   7305s] [ TransformInit          ]      1   0:00:02.8  (   3.8 % )     0:00:02.8 /  0:00:02.8    1.0
[08/27 20:57:29   7305s] [ OptSingleIteration     ]     99   0:00:00.9  (   1.2 % )     0:01:00.3 /  0:04:49.3    4.8
[08/27 20:57:29   7305s] [ OptGetWeight           ]    537   0:00:00.9  (   1.2 % )     0:00:00.9 /  0:00:00.8    0.9
[08/27 20:57:29   7305s] [ OptEval                ]    537   0:00:37.8  (  50.3 % )     0:00:37.8 /  0:03:52.7    6.2
[08/27 20:57:29   7305s] [ OptCommit              ]    537   0:00:01.5  (   2.0 % )     0:00:01.5 /  0:00:01.4    0.9
[08/27 20:57:29   7305s] [ IncrTimingUpdate       ]    264   0:00:12.1  (  16.2 % )     0:00:12.1 /  0:00:36.5    3.0
[08/27 20:57:29   7305s] [ PostCommitDelayCalc    ]    580   0:00:02.4  (   3.2 % )     0:00:02.4 /  0:00:07.6    3.2
[08/27 20:57:29   7305s] [ SetupOptGetWorkingSet  ]    285   0:00:04.4  (   5.8 % )     0:00:04.4 /  0:00:08.1    1.9
[08/27 20:57:29   7305s] [ SetupOptGetActiveNode  ]    285   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.0
[08/27 20:57:29   7305s] [ SetupOptSlackGraph     ]     95   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:01.5    3.8
[08/27 20:57:29   7305s] [ MISC                   ]          0:00:02.1  (   2.8 % )     0:00:02.1 /  0:00:04.7    2.2
[08/27 20:57:29   7305s] ---------------------------------------------------------------------------------------------
[08/27 20:57:29   7305s]  TnsOpt #2 TOTAL                    0:01:15.1  ( 100.0 % )     0:01:15.1 /  0:05:12.3    4.2
[08/27 20:57:29   7305s] ---------------------------------------------------------------------------------------------
[08/27 20:57:29   7305s] 
[08/27 20:57:30   7305s] End: GigaOpt Optimization in TNS mode
[08/27 20:57:30   7305s] 
[08/27 20:57:30   7305s] *** Start incrementalPlace ***
[08/27 20:57:30   7305s] User Input Parameters:
[08/27 20:57:30   7305s] - Congestion Driven    : On
[08/27 20:57:30   7305s] - Timing Driven        : On
[08/27 20:57:30   7305s] - Area-Violation Based : On
[08/27 20:57:30   7305s] - Start Rollback Level : -5
[08/27 20:57:30   7305s] - Legalized            : On
[08/27 20:57:30   7305s] - Window Based         : Off
[08/27 20:57:30   7305s] - eDen incr mode       : Off
[08/27 20:57:30   7305s] - Small incr mode      : Off
[08/27 20:57:30   7305s] 
[08/27 20:57:30   7305s] no activity file in design. spp won't run.
[08/27 20:57:30   7305s] Collecting buffer chain nets ...
[08/27 20:57:30   7305s] No Views given, use default active views for adaptive view pruning
[08/27 20:57:30   7305s] SKP will enable view:
[08/27 20:57:30   7305s]   func_view_wc
[08/27 20:57:30   7305s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3209.7M
[08/27 20:57:30   7305s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.036, REAL:0.036, MEM:3209.7M
[08/27 20:57:30   7305s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3209.7M
[08/27 20:57:30   7305s] Starting Early Global Route congestion estimation: mem = 3209.7M
[08/27 20:57:30   7305s] (I)       Started Loading and Dumping File ( Curr Mem: 3209.67 MB )
[08/27 20:57:30   7305s] (I)       Reading DB...
[08/27 20:57:30   7305s] (I)       Read data from FE... (mem=3209.7M)
[08/27 20:57:30   7305s] (I)       Read nodes and places... (mem=3209.7M)
[08/27 20:57:30   7305s] (I)       Done Read nodes and places (cpu=0.073s, mem=3224.5M)
[08/27 20:57:30   7305s] (I)       Read nets... (mem=3224.5M)
[08/27 20:57:30   7305s] (I)       Done Read nets (cpu=0.219s, mem=3240.0M)
[08/27 20:57:30   7305s] (I)       Done Read data from FE (cpu=0.292s, mem=3240.0M)
[08/27 20:57:30   7305s] (I)       before initializing RouteDB syMemory usage = 3240.0 MB
[08/27 20:57:30   7305s] (I)       == Non-default Options ==
[08/27 20:57:30   7305s] (I)       Maximum routing layer                              : 4
[08/27 20:57:30   7305s] (I)       Number threads                                     : 8
[08/27 20:57:30   7305s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:57:30   7305s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:57:30   7305s] (I)       Use row-based GCell size
[08/27 20:57:30   7305s] (I)       GCell unit size  : 3780
[08/27 20:57:30   7305s] (I)       GCell multiplier : 1
[08/27 20:57:30   7305s] (I)       build grid graph
[08/27 20:57:30   7305s] (I)       build grid graph start
[08/27 20:57:30   7305s] [NR-eGR] Track table information for default rule: 
[08/27 20:57:30   7305s] [NR-eGR] Metal1 has no routable track
[08/27 20:57:30   7305s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:57:30   7305s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:57:30   7305s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:57:30   7305s] (I)       build grid graph end
[08/27 20:57:30   7305s] (I)       ===========================================================================
[08/27 20:57:30   7305s] (I)       == Report All Rule Vias ==
[08/27 20:57:30   7305s] (I)       ===========================================================================
[08/27 20:57:30   7305s] (I)        Via Rule : (Default)
[08/27 20:57:30   7305s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:57:30   7305s] (I)       ---------------------------------------------------------------------------
[08/27 20:57:30   7305s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:57:30   7305s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:57:30   7305s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:57:30   7305s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:57:30   7305s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:57:30   7305s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:57:30   7305s] (I)       ===========================================================================
[08/27 20:57:30   7305s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3240.05 MB )
[08/27 20:57:30   7305s] (I)       Num PG vias on layer 2 : 0
[08/27 20:57:30   7305s] (I)       Num PG vias on layer 3 : 0
[08/27 20:57:30   7305s] (I)       Num PG vias on layer 4 : 0
[08/27 20:57:30   7305s] [NR-eGR] Read 80495 PG shapes
[08/27 20:57:30   7305s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3240.05 MB )
[08/27 20:57:30   7305s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:57:30   7305s] [NR-eGR] #Instance Blockages : 7091
[08/27 20:57:30   7305s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:57:30   7305s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:57:30   7305s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:57:30   7305s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:57:30   7305s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:57:30   7305s] (I)       readDataFromPlaceDB
[08/27 20:57:30   7305s] (I)       Read net information..
[08/27 20:57:30   7305s] [NR-eGR] Read numTotalNets=38469  numIgnoredNets=48
[08/27 20:57:30   7305s] (I)       Read testcase time = 0.024 seconds
[08/27 20:57:30   7305s] 
[08/27 20:57:30   7305s] (I)       early_global_route_priority property id does not exist.
[08/27 20:57:30   7305s] (I)       Start initializing grid graph
[08/27 20:57:30   7305s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:57:30   7305s] (I)       End initializing grid graph
[08/27 20:57:30   7305s] (I)       Model blockages into capacity
[08/27 20:57:30   7305s] (I)       Read Num Blocks=109516  Num Prerouted Wires=0  Num CS=0
[08/27 20:57:30   7305s] (I)       Started Modeling ( Curr Mem: 3248.55 MB )
[08/27 20:57:30   7305s] (I)       Layer 1 (H) : #blockages 69577 : #preroutes 0
[08/27 20:57:30   7305s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:57:30   7305s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:57:30   7305s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3248.55 MB )
[08/27 20:57:30   7305s] (I)       -- layer congestion ratio --
[08/27 20:57:30   7305s] (I)       Layer 1 : 0.100000
[08/27 20:57:30   7305s] (I)       Layer 2 : 0.700000
[08/27 20:57:30   7305s] (I)       Layer 3 : 0.700000
[08/27 20:57:30   7305s] (I)       Layer 4 : 0.700000
[08/27 20:57:30   7305s] (I)       ----------------------------
[08/27 20:57:30   7305s] (I)       Number of ignored nets = 48
[08/27 20:57:30   7305s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:57:30   7305s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:57:30   7305s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:57:30   7305s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:57:30   7305s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:57:30   7305s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:57:30   7305s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:57:30   7305s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:57:30   7305s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:57:30   7305s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:57:30   7305s] (I)       Before initializing Early Global Route syMemory usage = 3248.6 MB
[08/27 20:57:30   7305s] (I)       Ndr track 0 does not exist
[08/27 20:57:30   7305s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:57:30   7305s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:57:30   7305s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:57:30   7305s] (I)       Site width          :   480  (dbu)
[08/27 20:57:30   7305s] (I)       Row height          :  3780  (dbu)
[08/27 20:57:30   7305s] (I)       GCell width         :  3780  (dbu)
[08/27 20:57:30   7305s] (I)       GCell height        :  3780  (dbu)
[08/27 20:57:30   7305s] (I)       Grid                :   487   487     4
[08/27 20:57:30   7305s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:57:30   7305s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:57:30   7305s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:57:30   7305s] (I)       Default wire width  :   160   200   200   200
[08/27 20:57:30   7305s] (I)       Default wire space  :   180   210   210   210
[08/27 20:57:30   7305s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:57:30   7305s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:57:30   7305s] (I)       First track coord   :     0   240   480   240
[08/27 20:57:30   7305s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:57:30   7305s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:57:30   7305s] (I)       Num of masks        :     1     1     1     1
[08/27 20:57:30   7305s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:57:30   7305s] (I)       --------------------------------------------------------
[08/27 20:57:30   7305s] 
[08/27 20:57:30   7305s] [NR-eGR] ============ Routing rule table ============
[08/27 20:57:30   7305s] [NR-eGR] Rule id: 0  Nets: 38421 
[08/27 20:57:30   7305s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:57:30   7305s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:57:30   7305s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:57:30   7305s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:57:30   7305s] [NR-eGR] ========================================
[08/27 20:57:30   7305s] [NR-eGR] 
[08/27 20:57:30   7305s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:57:30   7305s] (I)       blocked tracks on layer2 : = 874097 / 2133547 (40.97%)
[08/27 20:57:30   7305s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:57:30   7305s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:57:30   7305s] (I)       After initializing Early Global Route syMemory usage = 3258.1 MB
[08/27 20:57:30   7305s] (I)       Finished Loading and Dumping File ( CPU: 0.50 sec, Real: 0.50 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:30   7305s] (I)       Reset routing kernel
[08/27 20:57:30   7305s] (I)       Started Global Routing ( Curr Mem: 3258.05 MB )
[08/27 20:57:30   7305s] (I)       ============= Initialization =============
[08/27 20:57:30   7305s] (I)       totalPins=132287  totalGlobalPin=128082 (96.82%)
[08/27 20:57:30   7305s] (I)       Started Net group 1 ( Curr Mem: 3258.05 MB )
[08/27 20:57:30   7305s] (I)       Started Build MST ( Curr Mem: 3258.05 MB )
[08/27 20:57:30   7305s] (I)       Generate topology with 8 threads
[08/27 20:57:30   7305s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3270.05 MB )
[08/27 20:57:30   7305s] (I)       total 2D Cap : 3717356 = (2629560 H, 1087796 V)
[08/27 20:57:30   7305s] [NR-eGR] Layer group 1: route 38421 net(s) in layer range [2, 4]
[08/27 20:57:30   7305s] (I)       
[08/27 20:57:30   7305s] (I)       ============  Phase 1a Route ============
[08/27 20:57:30   7305s] (I)       Started Phase 1a ( Curr Mem: 3258.05 MB )
[08/27 20:57:30   7305s] (I)       Started Pattern routing ( Curr Mem: 3258.05 MB )
[08/27 20:57:30   7306s] (I)       Finished Pattern routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:30   7306s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3258.05 MB )
[08/27 20:57:30   7306s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 420
[08/27 20:57:30   7306s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:30   7306s] (I)       Usage: 507646 = (259800 H, 247846 V) = (9.88% H, 22.78% V) = (9.820e+05um H, 9.369e+05um V)
[08/27 20:57:31   7306s] (I)       Finished Phase 1a ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       
[08/27 20:57:31   7306s] (I)       ============  Phase 1b Route ============
[08/27 20:57:31   7306s] (I)       Started Phase 1b ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Started Monotonic routing ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Usage: 508574 = (260404 H, 248170 V) = (9.90% H, 22.81% V) = (9.843e+05um H, 9.381e+05um V)
[08/27 20:57:31   7306s] (I)       Overflow of layer group 1: 0.68% H + 2.84% V. EstWL: 1.922410e+06um
[08/27 20:57:31   7306s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       
[08/27 20:57:31   7306s] (I)       ============  Phase 1c Route ============
[08/27 20:57:31   7306s] (I)       Started Phase 1c ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Started Two level routing ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Level2 Grid: 98 x 98
[08/27 20:57:31   7306s] (I)       Started Two Level Routing ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Usage: 510871 = (262483 H, 248388 V) = (9.98% H, 22.83% V) = (9.922e+05um H, 9.389e+05um V)
[08/27 20:57:31   7306s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       
[08/27 20:57:31   7306s] (I)       ============  Phase 1d Route ============
[08/27 20:57:31   7306s] (I)       Started Phase 1d ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Started Detoured routing ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Usage: 510871 = (262483 H, 248388 V) = (9.98% H, 22.83% V) = (9.922e+05um H, 9.389e+05um V)
[08/27 20:57:31   7306s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       
[08/27 20:57:31   7306s] (I)       ============  Phase 1e Route ============
[08/27 20:57:31   7306s] (I)       Started Phase 1e ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Started Route legalization ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Usage: 510871 = (262483 H, 248388 V) = (9.98% H, 22.83% V) = (9.922e+05um H, 9.389e+05um V)
[08/27 20:57:31   7306s] [NR-eGR] Early Global Route overflow of layer group 1: 0.51% H + 2.04% V. EstWL: 1.931092e+06um
[08/27 20:57:31   7306s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Started Layer assignment ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7306s] (I)       Running layer assignment with 8 threads
[08/27 20:57:31   7307s] (I)       Finished Layer assignment ( CPU: 0.87 sec, Real: 0.27 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7307s] (I)       Finished Net group 1 ( CPU: 1.48 sec, Real: 0.83 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7307s] (I)       
[08/27 20:57:31   7307s] (I)       ============  Phase 1l Route ============
[08/27 20:57:31   7307s] (I)       Started Phase 1l ( Curr Mem: 3258.05 MB )
[08/27 20:57:31   7307s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7307s] (I)       
[08/27 20:57:31   7307s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:57:31   7307s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:57:31   7307s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:57:31   7307s] [NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-25)    OverCon 
[08/27 20:57:31   7307s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:57:31   7307s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:57:31   7307s] [NR-eGR]  Metal2  (2)       172( 0.11%)        89( 0.06%)        17( 0.01%)        11( 0.01%)   ( 0.18%) 
[08/27 20:57:31   7307s] [NR-eGR]  Metal3  (3)      2434( 1.51%)        78( 0.05%)        34( 0.02%)        33( 0.02%)   ( 1.60%) 
[08/27 20:57:31   7307s] [NR-eGR]  Metal4  (4)        60( 0.04%)        62( 0.04%)        35( 0.02%)         0( 0.00%)   ( 0.10%) 
[08/27 20:57:31   7307s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:57:31   7307s] [NR-eGR] Total             2666( 0.55%)       229( 0.05%)        86( 0.02%)        44( 0.01%)   ( 0.63%) 
[08/27 20:57:31   7307s] [NR-eGR] 
[08/27 20:57:31   7307s] (I)       Finished Global Routing ( CPU: 1.51 sec, Real: 0.86 sec, Curr Mem: 3258.05 MB )
[08/27 20:57:31   7307s] (I)       total 2D Cap : 3737312 = (2647819 H, 1089493 V)
[08/27 20:57:31   7307s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.15% H + 1.60% V
[08/27 20:57:31   7307s] [NR-eGR] Overflow after Early Global Route 0.45% H + 2.10% V
[08/27 20:57:31   7307s] Early Global Route congestion estimation runtime: 2.05 seconds, mem = 3258.1M
[08/27 20:57:31   7307s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.046, REAL:1.397, MEM:3258.1M
[08/27 20:57:31   7307s] OPERPROF: Starting HotSpotCal at level 1, MEM:3258.1M
[08/27 20:57:31   7307s] [hotspot] +------------+---------------+---------------+
[08/27 20:57:31   7307s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:57:31   7307s] [hotspot] +------------+---------------+---------------+
[08/27 20:57:31   7307s] [hotspot] | normalized |         21.64 |         64.26 |
[08/27 20:57:31   7307s] [hotspot] +------------+---------------+---------------+
[08/27 20:57:31   7307s] Local HotSpot Analysis: normalized max congestion hotspot area = 21.64, normalized total congestion hotspot area = 64.26 (area is in unit of 4 std-cell row bins)
[08/27 20:57:31   7307s] [hotspot] max/total 21.64/64.26, big hotspot (>10) total 44.59
[08/27 20:57:31   7307s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:57:31   7307s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:57:31   7307s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:57:31   7307s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:57:31   7307s] [hotspot] |  1  |   547.08   607.56   607.56   698.28 |       16.33   |
[08/27 20:57:31   7307s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:57:31   7307s] [hotspot] |  2  |  1333.32   970.44  1393.80  1030.92 |       12.92   |
[08/27 20:57:31   7307s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:57:31   7307s] [hotspot] |  3  |  1393.80   637.80  1454.28   698.28 |        6.56   |
[08/27 20:57:31   7307s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:57:31   7307s] [hotspot] |  4  |  1182.12   879.72  1242.60   940.20 |        4.39   |
[08/27 20:57:31   7307s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:57:31   7307s] [hotspot] |  5  |  1333.32   849.48  1393.80   909.96 |        3.67   |
[08/27 20:57:31   7307s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:57:31   7307s] Top 5 hotspots total area: 43.87
[08/27 20:57:31   7307s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.021, MEM:3258.1M
[08/27 20:57:31   7307s] 
[08/27 20:57:31   7307s] === incrementalPlace Internal Loop 1 ===
[08/27 20:57:31   7307s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 20:57:31   7307s] OPERPROF: Starting IPInitSPData at level 1, MEM:3258.1M
[08/27 20:57:31   7307s] #spOpts: N=130 minPadR=1.1 
[08/27 20:57:31   7307s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3258.1M
[08/27 20:57:31   7307s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:57:31   7307s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.144, REAL:0.145, MEM:3258.1M
[08/27 20:57:31   7307s] OPERPROF:   Starting post-place ADS at level 2, MEM:3258.1M
[08/27 20:57:31   7307s] ADSU 0.537 -> 0.553. GS 30.240
[08/27 20:57:31   7307s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.102, REAL:0.103, MEM:3258.1M
[08/27 20:57:31   7307s] OPERPROF:   Starting spMPad at level 2, MEM:3258.1M
[08/27 20:57:31   7307s] OPERPROF:     Starting spContextMPad at level 3, MEM:3258.1M
[08/27 20:57:31   7307s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3258.1M
[08/27 20:57:31   7307s] OPERPROF:   Finished spMPad at level 2, CPU:0.024, REAL:0.025, MEM:3258.1M
[08/27 20:57:31   7307s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3258.1M
[08/27 20:57:31   7307s] no activity file in design. spp won't run.
[08/27 20:57:31   7307s] [spp] 0
[08/27 20:57:31   7307s] [adp] 0:1:1:3
[08/27 20:57:31   7307s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.020, MEM:3258.1M
[08/27 20:57:32   7307s] SP #FI/SF FL/PI 0/0 37811/0
[08/27 20:57:32   7307s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.384, REAL:0.386, MEM:3258.1M
[08/27 20:57:32   7307s] PP off. flexM 0
[08/27 20:57:32   7307s] OPERPROF: Starting CDPad at level 1, MEM:3258.1M
[08/27 20:57:32   7307s] 3DP is on.
[08/27 20:57:32   7307s] 3DP OF M2 0.010, M4 0.008. Diff 0
[08/27 20:57:32   7307s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/27 20:57:32   7308s] CDPadU 0.763 -> 0.789. R=0.562, N=37811, GS=3.780
[08/27 20:57:32   7308s] OPERPROF: Finished CDPad at level 1, CPU:0.878, REAL:0.250, MEM:3260.9M
[08/27 20:57:32   7308s] OPERPROF: Starting InitSKP at level 1, MEM:3260.9M
[08/27 20:57:32   7308s] no activity file in design. spp won't run.
[08/27 20:57:33   7312s] no activity file in design. spp won't run.
[08/27 20:57:35   7318s] *** Finished SKP initialization (cpu=0:00:09.8, real=0:00:03.0)***
[08/27 20:57:35   7318s] OPERPROF: Finished InitSKP at level 1, CPU:9.747, REAL:3.326, MEM:3533.8M
[08/27 20:57:35   7318s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 20:57:35   7318s] no activity file in design. spp won't run.
[08/27 20:57:35   7318s] 
[08/27 20:57:35   7318s] AB Est...
[08/27 20:57:35   7318s] OPERPROF: Starting npPlace at level 1, MEM:3542.0M
[08/27 20:57:35   7318s] OPERPROF: Finished npPlace at level 1, CPU:0.295, REAL:0.131, MEM:3617.4M
[08/27 20:57:35   7319s] Iteration  5: Skipped, with CDP Off
[08/27 20:57:35   7319s] 
[08/27 20:57:35   7319s] AB Est...
[08/27 20:57:35   7319s] OPERPROF: Starting npPlace at level 1, MEM:3649.4M
[08/27 20:57:36   7319s] OPERPROF: Finished npPlace at level 1, CPU:0.255, REAL:0.100, MEM:3617.4M
[08/27 20:57:36   7319s] Iteration  6: Skipped, with CDP Off
[08/27 20:57:36   7319s] 
[08/27 20:57:36   7319s] AB Est...
[08/27 20:57:36   7319s] OPERPROF: Starting npPlace at level 1, MEM:3649.4M
[08/27 20:57:36   7319s] OPERPROF: Finished npPlace at level 1, CPU:0.235, REAL:0.095, MEM:3617.4M
[08/27 20:57:36   7319s] Iteration  7: Skipped, with CDP Off
[08/27 20:57:36   7320s] OPERPROF: Starting npPlace at level 1, MEM:3745.4M
[08/27 20:57:36   7320s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 20:57:36   7320s] No instances found in the vector
[08/27 20:57:36   7320s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3649.4M, DRC: 0)
[08/27 20:57:36   7320s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:57:36   7320s] Starting Early Global Route supply map. mem = 3649.4M
[08/27 20:57:37   7320s] Finished Early Global Route supply map. mem = 3672.7M
[08/27 20:57:55   7402s] Iteration  8: Total net bbox = 1.443e+06 (6.84e+05 7.59e+05)
[08/27 20:57:55   7402s]               Est.  stn bbox = 1.738e+06 (8.29e+05 9.08e+05)
[08/27 20:57:55   7402s]               cpu = 0:01:22 real = 0:00:19.0 mem = 3797.2M
[08/27 20:57:55   7402s] OPERPROF: Finished npPlace at level 1, CPU:81.998, REAL:19.169, MEM:3688.2M
[08/27 20:57:55   7402s] no activity file in design. spp won't run.
[08/27 20:57:55   7402s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 20:57:55   7402s] no activity file in design. spp won't run.
[08/27 20:57:56   7402s] OPERPROF: Starting npPlace at level 1, MEM:3656.2M
[08/27 20:57:56   7403s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 20:57:56   7403s] No instances found in the vector
[08/27 20:57:56   7403s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3576.2M, DRC: 0)
[08/27 20:57:56   7403s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:58:23   7552s] Iteration  9: Total net bbox = 1.442e+06 (6.86e+05 7.56e+05)
[08/27 20:58:23   7552s]               Est.  stn bbox = 1.734e+06 (8.31e+05 9.03e+05)
[08/27 20:58:23   7552s]               cpu = 0:02:30 real = 0:00:27.0 mem = 3803.1M
[08/27 20:58:23   7552s] OPERPROF: Finished npPlace at level 1, CPU:149.971, REAL:27.098, MEM:3707.1M
[08/27 20:58:23   7553s] no activity file in design. spp won't run.
[08/27 20:58:23   7553s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 20:58:23   7553s] no activity file in design. spp won't run.
[08/27 20:58:23   7553s] OPERPROF: Starting npPlace at level 1, MEM:3675.1M
[08/27 20:58:23   7553s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 20:58:23   7553s] No instances found in the vector
[08/27 20:58:23   7553s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3579.1M, DRC: 0)
[08/27 20:58:23   7553s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:58:39   7633s] Iteration 10: Total net bbox = 1.463e+06 (6.99e+05 7.63e+05)
[08/27 20:58:39   7633s]               Est.  stn bbox = 1.752e+06 (8.44e+05 9.08e+05)
[08/27 20:58:39   7633s]               cpu = 0:01:20 real = 0:00:16.0 mem = 3807.9M
[08/27 20:58:39   7633s] OPERPROF: Finished npPlace at level 1, CPU:80.170, REAL:15.558, MEM:3711.9M
[08/27 20:58:39   7633s] no activity file in design. spp won't run.
[08/27 20:58:39   7633s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 20:58:39   7633s] no activity file in design. spp won't run.
[08/27 20:58:39   7634s] OPERPROF: Starting npPlace at level 1, MEM:3679.9M
[08/27 20:58:39   7634s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 20:58:39   7634s] No instances found in the vector
[08/27 20:58:39   7634s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3583.9M, DRC: 0)
[08/27 20:58:39   7634s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:58:54   7710s] Iteration 11: Total net bbox = 1.517e+06 (7.25e+05 7.93e+05)
[08/27 20:58:54   7710s]               Est.  stn bbox = 1.806e+06 (8.68e+05 9.37e+05)
[08/27 20:58:54   7710s]               cpu = 0:01:16 real = 0:00:15.0 mem = 3906.0M
[08/27 20:58:54   7710s] OPERPROF: Finished npPlace at level 1, CPU:76.340, REAL:14.336, MEM:3810.0M
[08/27 20:58:54   7710s] no activity file in design. spp won't run.
[08/27 20:58:54   7710s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 20:58:54   7710s] no activity file in design. spp won't run.
[08/27 20:58:54   7711s] OPERPROF: Starting npPlace at level 1, MEM:3778.0M
[08/27 20:58:54   7711s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[08/27 20:58:54   7711s] No instances found in the vector
[08/27 20:58:54   7711s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3682.0M, DRC: 0)
[08/27 20:58:54   7711s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:58:57   7722s] Iteration 12: Total net bbox = 1.520e+06 (7.27e+05 7.93e+05)
[08/27 20:58:57   7722s]               Est.  stn bbox = 1.808e+06 (8.70e+05 9.38e+05)
[08/27 20:58:57   7722s]               cpu = 0:00:11.4 real = 0:00:03.0 mem = 3819.0M
[08/27 20:58:57   7722s] OPERPROF: Finished npPlace at level 1, CPU:11.609, REAL:3.115, MEM:3723.0M
[08/27 20:58:57   7723s] Move report: Timing Driven Placement moves 37811 insts, mean move: 28.41 um, max move: 477.68 um
[08/27 20:58:57   7723s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/_28_): (950.88, 686.94) --> (600.80, 559.34)
[08/27 20:58:57   7723s] no activity file in design. spp won't run.
[08/27 20:58:57   7723s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.014, REAL:0.014, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.073, REAL:0.074, MEM:3595.0M
[08/27 20:58:57   7723s] 
[08/27 20:58:57   7723s] Finished Incremental Placement (cpu=0:06:56, real=0:01:26, mem=3595.0M)
[08/27 20:58:57   7723s] CongRepair sets shifter mode to gplace
[08/27 20:58:57   7723s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3595.0M
[08/27 20:58:57   7723s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:58:57   7723s] All LLGs are deleted
[08/27 20:58:57   7723s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3595.0M
[08/27 20:58:57   7723s] Core basic site is CoreSite
[08/27 20:58:57   7723s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:58:57   7723s] Fast DP-INIT is on for default
[08/27 20:58:57   7723s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:58:57   7723s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.182, REAL:0.054, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:         Starting CMU at level 5, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.004, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.224, REAL:0.097, MEM:3595.0M
[08/27 20:58:57   7723s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3595.0MB).
[08/27 20:58:57   7723s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.286, REAL:0.159, MEM:3595.0M
[08/27 20:58:57   7723s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.286, REAL:0.159, MEM:3595.0M
[08/27 20:58:57   7723s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.17
[08/27 20:58:57   7723s] OPERPROF:   Starting RefinePlace at level 2, MEM:3595.0M
[08/27 20:58:57   7723s] *** Starting refinePlace (2:08:43 mem=3595.0M) ***
[08/27 20:58:58   7723s] Total net bbox length = 1.558e+06 (7.617e+05 7.963e+05) (ext = 3.288e+04)
[08/27 20:58:58   7723s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:58:58   7723s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3595.0M
[08/27 20:58:58   7723s] Starting refinePlace ...
[08/27 20:58:58   7723s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:58:58   7723s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:58:58   7724s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:00.0, mem=3595.0MB) @(2:08:44 - 2:08:45).
[08/27 20:58:58   7724s] Move report: preRPlace moves 37811 insts, mean move: 1.31 um, max move: 20.48 um
[08/27 20:58:58   7724s] 	Max move on inst (i_croc_soc/i_croc/i_dmi_jtag/data_q_1__reg): (414.15, 465.59) --> (432.96, 463.92)
[08/27 20:58:58   7724s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:58:58   7724s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 20:58:58   7724s] tweakage running in 8 threads.
[08/27 20:58:58   7724s] Placement tweakage begins.
[08/27 20:58:58   7725s] wire length = 1.853e+06
[08/27 20:59:00   7727s] wire length = 1.796e+06
[08/27 20:59:00   7727s] Placement tweakage ends.
[08/27 20:59:00   7727s] Move report: tweak moves 5135 insts, mean move: 5.20 um, max move: 34.56 um
[08/27 20:59:00   7727s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/ictc_preCTS_FE_OFC197_i_rstgen_i_rstgen_bypass_rst_no): (1104.96, 1276.62) --> (1070.40, 1276.62)
[08/27 20:59:00   7727s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.1, real=0:00:02.0, mem=3611.8MB) @(2:08:45 - 2:08:48).
[08/27 20:59:00   7728s] 
[08/27 20:59:00   7728s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:59:01   7729s] Move report: legalization moves 41 insts, mean move: 5.00 um, max move: 15.72 um
[08/27 20:59:01   7729s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/_6639_): (1420.80, 641.58) --> (1428.96, 649.14)
[08/27 20:59:01   7729s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:01.0, mem=3611.8MB) @(2:08:48 - 2:08:50).
[08/27 20:59:01   7729s] Move report: Detail placement moves 37811 insts, mean move: 1.97 um, max move: 35.71 um
[08/27 20:59:01   7729s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/ictc_preCTS_FE_OFC197_i_rstgen_i_rstgen_bypass_rst_no): (1104.96, 1275.47) --> (1070.40, 1276.62)
[08/27 20:59:01   7729s] 	Runtime: CPU: 0:00:06.3 REAL: 0:00:03.0 MEM: 3611.8MB
[08/27 20:59:01   7729s] Statistics of distance of Instance movement in refine placement:
[08/27 20:59:01   7729s]   maximum (X+Y) =        35.71 um
[08/27 20:59:01   7729s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/ictc_preCTS_FE_OFC197_i_rstgen_i_rstgen_bypass_rst_no) with max move: (1104.96, 1275.47) -> (1070.4, 1276.62)
[08/27 20:59:01   7729s]   mean    (X+Y) =         1.97 um
[08/27 20:59:01   7729s] Summary Report:
[08/27 20:59:01   7729s] Instances move: 37811 (out of 37811 movable)
[08/27 20:59:01   7729s] Instances flipped: 0
[08/27 20:59:01   7729s] Mean displacement: 1.97 um
[08/27 20:59:01   7729s] Max displacement: 35.71 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/ictc_preCTS_FE_OFC197_i_rstgen_i_rstgen_bypass_rst_no) (1104.96, 1275.47) -> (1070.4, 1276.62)
[08/27 20:59:01   7729s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_2
[08/27 20:59:01   7729s] Total instances moved : 37811
[08/27 20:59:01   7729s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:6.282, REAL:3.486, MEM:3611.8M
[08/27 20:59:01   7729s] Total net bbox length = 1.516e+06 (7.164e+05 7.994e+05) (ext = 3.260e+04)
[08/27 20:59:01   7729s] Runtime: CPU: 0:00:06.4 REAL: 0:00:04.0 MEM: 3611.8MB
[08/27 20:59:01   7729s] [CPU] RefinePlace/total (cpu=0:00:06.4, real=0:00:04.0, mem=3611.8MB) @(2:08:43 - 2:08:50).
[08/27 20:59:01   7729s] *** Finished refinePlace (2:08:50 mem=3611.8M) ***
[08/27 20:59:01   7729s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.17
[08/27 20:59:01   7729s] OPERPROF:   Finished RefinePlace at level 2, CPU:6.423, REAL:3.627, MEM:3611.8M
[08/27 20:59:01   7730s] OPERPROF: Finished RefinePlace2 at level 1, CPU:6.825, REAL:3.818, MEM:3611.8M
[08/27 20:59:01   7730s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3611.8M
[08/27 20:59:01   7730s] Starting Early Global Route congestion estimation: mem = 3611.8M
[08/27 20:59:01   7730s] (I)       Started Loading and Dumping File ( Curr Mem: 3611.76 MB )
[08/27 20:59:01   7730s] (I)       Reading DB...
[08/27 20:59:01   7730s] (I)       Read data from FE... (mem=3611.8M)
[08/27 20:59:01   7730s] (I)       Read nodes and places... (mem=3611.8M)
[08/27 20:59:01   7730s] (I)       Done Read nodes and places (cpu=0.054s, mem=3611.8M)
[08/27 20:59:01   7730s] (I)       Read nets... (mem=3611.8M)
[08/27 20:59:01   7730s] (I)       Done Read nets (cpu=0.183s, mem=3611.8M)
[08/27 20:59:01   7730s] (I)       Done Read data from FE (cpu=0.238s, mem=3611.8M)
[08/27 20:59:01   7730s] (I)       before initializing RouteDB syMemory usage = 3611.8 MB
[08/27 20:59:01   7730s] (I)       == Non-default Options ==
[08/27 20:59:01   7730s] (I)       Maximum routing layer                              : 4
[08/27 20:59:01   7730s] (I)       Number threads                                     : 8
[08/27 20:59:01   7730s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:59:01   7730s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:59:01   7730s] (I)       Use row-based GCell size
[08/27 20:59:01   7730s] (I)       GCell unit size  : 3780
[08/27 20:59:01   7730s] (I)       GCell multiplier : 1
[08/27 20:59:01   7730s] (I)       build grid graph
[08/27 20:59:01   7730s] (I)       build grid graph start
[08/27 20:59:01   7730s] [NR-eGR] Track table information for default rule: 
[08/27 20:59:01   7730s] [NR-eGR] Metal1 has no routable track
[08/27 20:59:01   7730s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:59:01   7730s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:59:01   7730s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:59:01   7730s] (I)       build grid graph end
[08/27 20:59:01   7730s] (I)       ===========================================================================
[08/27 20:59:01   7730s] (I)       == Report All Rule Vias ==
[08/27 20:59:01   7730s] (I)       ===========================================================================
[08/27 20:59:01   7730s] (I)        Via Rule : (Default)
[08/27 20:59:01   7730s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:59:01   7730s] (I)       ---------------------------------------------------------------------------
[08/27 20:59:01   7730s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:59:01   7730s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:59:01   7730s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:59:01   7730s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:59:01   7730s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:59:01   7730s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:59:01   7730s] (I)       ===========================================================================
[08/27 20:59:01   7730s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3611.76 MB )
[08/27 20:59:01   7730s] (I)       Num PG vias on layer 2 : 0
[08/27 20:59:01   7730s] (I)       Num PG vias on layer 3 : 0
[08/27 20:59:01   7730s] (I)       Num PG vias on layer 4 : 0
[08/27 20:59:01   7730s] [NR-eGR] Read 80495 PG shapes
[08/27 20:59:01   7730s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3611.76 MB )
[08/27 20:59:01   7730s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:59:01   7730s] [NR-eGR] #Instance Blockages : 7091
[08/27 20:59:01   7730s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:59:01   7730s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:59:01   7730s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:59:01   7730s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:59:01   7730s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:59:01   7730s] (I)       readDataFromPlaceDB
[08/27 20:59:01   7730s] (I)       Read net information..
[08/27 20:59:01   7730s] [NR-eGR] Read numTotalNets=38469  numIgnoredNets=48
[08/27 20:59:01   7730s] (I)       Read testcase time = 0.015 seconds
[08/27 20:59:01   7730s] 
[08/27 20:59:01   7730s] (I)       early_global_route_priority property id does not exist.
[08/27 20:59:01   7730s] (I)       Start initializing grid graph
[08/27 20:59:01   7730s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:59:01   7730s] (I)       End initializing grid graph
[08/27 20:59:01   7730s] (I)       Model blockages into capacity
[08/27 20:59:01   7730s] (I)       Read Num Blocks=109516  Num Prerouted Wires=0  Num CS=0
[08/27 20:59:01   7730s] (I)       Started Modeling ( Curr Mem: 3611.76 MB )
[08/27 20:59:02   7730s] (I)       Layer 1 (H) : #blockages 69577 : #preroutes 0
[08/27 20:59:02   7730s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:59:02   7730s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:59:02   7730s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3611.76 MB )
[08/27 20:59:02   7730s] (I)       -- layer congestion ratio --
[08/27 20:59:02   7730s] (I)       Layer 1 : 0.100000
[08/27 20:59:02   7730s] (I)       Layer 2 : 0.700000
[08/27 20:59:02   7730s] (I)       Layer 3 : 0.700000
[08/27 20:59:02   7730s] (I)       Layer 4 : 0.700000
[08/27 20:59:02   7730s] (I)       ----------------------------
[08/27 20:59:02   7730s] (I)       Number of ignored nets = 48
[08/27 20:59:02   7730s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:59:02   7730s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:59:02   7730s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:59:02   7730s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:59:02   7730s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:59:02   7730s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:59:02   7730s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:59:02   7730s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:59:02   7730s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:59:02   7730s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:59:02   7730s] (I)       Before initializing Early Global Route syMemory usage = 3611.8 MB
[08/27 20:59:02   7730s] (I)       Ndr track 0 does not exist
[08/27 20:59:02   7730s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:59:02   7730s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:59:02   7730s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:59:02   7730s] (I)       Site width          :   480  (dbu)
[08/27 20:59:02   7730s] (I)       Row height          :  3780  (dbu)
[08/27 20:59:02   7730s] (I)       GCell width         :  3780  (dbu)
[08/27 20:59:02   7730s] (I)       GCell height        :  3780  (dbu)
[08/27 20:59:02   7730s] (I)       Grid                :   487   487     4
[08/27 20:59:02   7730s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:59:02   7730s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:59:02   7730s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:59:02   7730s] (I)       Default wire width  :   160   200   200   200
[08/27 20:59:02   7730s] (I)       Default wire space  :   180   210   210   210
[08/27 20:59:02   7730s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:59:02   7730s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:59:02   7730s] (I)       First track coord   :     0   240   480   240
[08/27 20:59:02   7730s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:59:02   7730s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:59:02   7730s] (I)       Num of masks        :     1     1     1     1
[08/27 20:59:02   7730s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:59:02   7730s] (I)       --------------------------------------------------------
[08/27 20:59:02   7730s] 
[08/27 20:59:02   7730s] [NR-eGR] ============ Routing rule table ============
[08/27 20:59:02   7730s] [NR-eGR] Rule id: 0  Nets: 38421 
[08/27 20:59:02   7730s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:59:02   7730s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:59:02   7730s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:59:02   7730s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:59:02   7730s] [NR-eGR] ========================================
[08/27 20:59:02   7730s] [NR-eGR] 
[08/27 20:59:02   7730s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:59:02   7730s] (I)       blocked tracks on layer2 : = 873943 / 2133547 (40.96%)
[08/27 20:59:02   7730s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:59:02   7730s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:59:02   7730s] (I)       After initializing Early Global Route syMemory usage = 3611.8 MB
[08/27 20:59:02   7730s] (I)       Finished Loading and Dumping File ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 3611.76 MB )
[08/27 20:59:02   7730s] (I)       Reset routing kernel
[08/27 20:59:02   7730s] (I)       Started Global Routing ( Curr Mem: 3611.76 MB )
[08/27 20:59:02   7730s] (I)       ============= Initialization =============
[08/27 20:59:02   7730s] (I)       totalPins=132287  totalGlobalPin=130045 (98.31%)
[08/27 20:59:02   7730s] (I)       Started Net group 1 ( Curr Mem: 3611.76 MB )
[08/27 20:59:02   7730s] (I)       Started Build MST ( Curr Mem: 3611.76 MB )
[08/27 20:59:02   7730s] (I)       Generate topology with 8 threads
[08/27 20:59:02   7730s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3623.76 MB )
[08/27 20:59:02   7730s] (I)       total 2D Cap : 3717553 = (2629757 H, 1087796 V)
[08/27 20:59:02   7730s] [NR-eGR] Layer group 1: route 38421 net(s) in layer range [2, 4]
[08/27 20:59:02   7730s] (I)       
[08/27 20:59:02   7730s] (I)       ============  Phase 1a Route ============
[08/27 20:59:02   7730s] (I)       Started Phase 1a ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7730s] (I)       Started Pattern routing ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7730s] (I)       Finished Pattern routing ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7730s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7730s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 414
[08/27 20:59:02   7730s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7730s] (I)       Usage: 491561 = (249181 H, 242380 V) = (9.48% H, 22.28% V) = (9.419e+05um H, 9.162e+05um V)
[08/27 20:59:02   7730s] (I)       Finished Phase 1a ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7730s] (I)       
[08/27 20:59:02   7730s] (I)       ============  Phase 1b Route ============
[08/27 20:59:02   7730s] (I)       Started Phase 1b ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7730s] (I)       Started Monotonic routing ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7730s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7730s] (I)       Usage: 492253 = (249607 H, 242646 V) = (9.49% H, 22.31% V) = (9.435e+05um H, 9.172e+05um V)
[08/27 20:59:02   7730s] (I)       Overflow of layer group 1: 0.67% H + 2.28% V. EstWL: 1.860716e+06um
[08/27 20:59:02   7730s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7730s] (I)       
[08/27 20:59:02   7730s] (I)       ============  Phase 1c Route ============
[08/27 20:59:02   7730s] (I)       Started Phase 1c ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7730s] (I)       Started Two level routing ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7730s] (I)       Level2 Grid: 98 x 98
[08/27 20:59:02   7730s] (I)       Started Two Level Routing ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Finished Two level routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Usage: 495176 = (252192 H, 242984 V) = (9.59% H, 22.34% V) = (9.533e+05um H, 9.185e+05um V)
[08/27 20:59:02   7731s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       
[08/27 20:59:02   7731s] (I)       ============  Phase 1d Route ============
[08/27 20:59:02   7731s] (I)       Started Phase 1d ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Started Detoured routing ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Usage: 495176 = (252188 H, 242988 V) = (9.59% H, 22.34% V) = (9.533e+05um H, 9.185e+05um V)
[08/27 20:59:02   7731s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       
[08/27 20:59:02   7731s] (I)       ============  Phase 1e Route ============
[08/27 20:59:02   7731s] (I)       Started Phase 1e ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Started Route legalization ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Usage: 495176 = (252188 H, 242988 V) = (9.59% H, 22.34% V) = (9.533e+05um H, 9.185e+05um V)
[08/27 20:59:02   7731s] [NR-eGR] Early Global Route overflow of layer group 1: 0.42% H + 1.71% V. EstWL: 1.871765e+06um
[08/27 20:59:02   7731s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Started Layer assignment ( Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3615.76 MB )
[08/27 20:59:02   7731s] (I)       Running layer assignment with 8 threads
[08/27 20:59:02   7731s] (I)       Finished Layer assignment ( CPU: 0.84 sec, Real: 0.26 sec, Curr Mem: 3611.76 MB )
[08/27 20:59:02   7731s] (I)       Finished Net group 1 ( CPU: 1.48 sec, Real: 0.85 sec, Curr Mem: 3611.76 MB )
[08/27 20:59:02   7731s] (I)       
[08/27 20:59:02   7731s] (I)       ============  Phase 1l Route ============
[08/27 20:59:02   7731s] (I)       Started Phase 1l ( Curr Mem: 3611.76 MB )
[08/27 20:59:02   7731s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3611.76 MB )
[08/27 20:59:02   7731s] (I)       
[08/27 20:59:02   7731s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:59:02   7731s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:59:02   7731s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:59:02   7731s] [NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-25)    OverCon 
[08/27 20:59:02   7731s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:59:02   7731s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:59:02   7731s] [NR-eGR]  Metal2  (2)       224( 0.14%)        43( 0.03%)        18( 0.01%)        10( 0.01%)   ( 0.18%) 
[08/27 20:59:02   7731s] [NR-eGR]  Metal3  (3)      1933( 1.20%)       103( 0.06%)         1( 0.00%)        33( 0.02%)   ( 1.28%) 
[08/27 20:59:02   7731s] [NR-eGR]  Metal4  (4)        83( 0.05%)        39( 0.02%)        23( 0.01%)         0( 0.00%)   ( 0.09%) 
[08/27 20:59:02   7731s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:59:02   7731s] [NR-eGR] Total             2240( 0.46%)       185( 0.04%)        42( 0.01%)        43( 0.01%)   ( 0.52%) 
[08/27 20:59:02   7731s] [NR-eGR] 
[08/27 20:59:02   7731s] (I)       Finished Global Routing ( CPU: 1.51 sec, Real: 0.88 sec, Curr Mem: 3611.76 MB )
[08/27 20:59:02   7731s] (I)       total 2D Cap : 3737340 = (2647847 H, 1089493 V)
[08/27 20:59:03   7731s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.13% H + 1.28% V
[08/27 20:59:03   7731s] [NR-eGR] Overflow after Early Global Route 0.36% H + 1.70% V
[08/27 20:59:03   7731s] Early Global Route congestion estimation runtime: 1.98 seconds, mem = 3611.8M
[08/27 20:59:03   7731s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.981, REAL:1.357, MEM:3611.8M
[08/27 20:59:03   7731s] OPERPROF: Starting HotSpotCal at level 1, MEM:3611.8M
[08/27 20:59:03   7732s] [hotspot] +------------+---------------+---------------+
[08/27 20:59:03   7732s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:59:03   7732s] [hotspot] +------------+---------------+---------------+
[08/27 20:59:03   7732s] [hotspot] | normalized |         40.59 |         68.13 |
[08/27 20:59:03   7732s] [hotspot] +------------+---------------+---------------+
[08/27 20:59:03   7732s] Local HotSpot Analysis: normalized max congestion hotspot area = 40.59, normalized total congestion hotspot area = 68.13 (area is in unit of 4 std-cell row bins)
[08/27 20:59:03   7732s] [hotspot] max/total 40.59/68.13, big hotspot (>10) total 60.26
[08/27 20:59:03   7732s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:59:03   7732s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:03   7732s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:59:03   7732s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:03   7732s] [hotspot] |  1  |   516.84   577.32   637.80   728.52 |       41.64   |
[08/27 20:59:03   7732s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:03   7732s] [hotspot] |  2  |  1393.80   547.08  1454.28   698.28 |       21.51   |
[08/27 20:59:03   7732s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:03   7732s] [hotspot] |  3  |   577.32   728.52   637.80   789.00 |        1.05   |
[08/27 20:59:03   7732s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:03   7732s] [hotspot] |  4  |   516.84   395.88   577.32   456.36 |        0.79   |
[08/27 20:59:03   7732s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:03   7732s] [hotspot] |  5  |   547.08   516.84   607.56   577.32 |        0.79   |
[08/27 20:59:03   7732s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:03   7732s] Top 5 hotspots total area: 65.77
[08/27 20:59:03   7732s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.033, REAL:0.026, MEM:3611.8M
[08/27 20:59:03   7732s] 
[08/27 20:59:03   7732s] === incrementalPlace Internal Loop 2 ===
[08/27 20:59:03   7732s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 20:59:03   7732s] OPERPROF: Starting IPInitSPData at level 1, MEM:3611.8M
[08/27 20:59:03   7732s] #spOpts: N=130 minPadR=1.1 
[08/27 20:59:03   7732s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3611.8M
[08/27 20:59:03   7732s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:59:03   7732s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.176, REAL:0.177, MEM:3611.8M
[08/27 20:59:03   7732s] OPERPROF:   Starting post-place ADS at level 2, MEM:3611.8M
[08/27 20:59:03   7732s] ADSU 0.537 -> 0.552. GS 30.240
[08/27 20:59:03   7732s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.116, REAL:0.117, MEM:3611.8M
[08/27 20:59:03   7732s] OPERPROF:   Starting spMPad at level 2, MEM:3611.8M
[08/27 20:59:03   7732s] OPERPROF:     Starting spContextMPad at level 3, MEM:3611.8M
[08/27 20:59:03   7732s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3611.8M
[08/27 20:59:03   7732s] OPERPROF:   Finished spMPad at level 2, CPU:0.027, REAL:0.028, MEM:3611.8M
[08/27 20:59:03   7732s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3611.8M
[08/27 20:59:03   7732s] no activity file in design. spp won't run.
[08/27 20:59:03   7732s] [spp] 0
[08/27 20:59:03   7732s] [adp] 0:1:1:3
[08/27 20:59:03   7732s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.024, REAL:0.024, MEM:3611.8M
[08/27 20:59:03   7732s] SP #FI/SF FL/PI 0/0 37811/0
[08/27 20:59:03   7732s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.451, REAL:0.455, MEM:3611.8M
[08/27 20:59:03   7732s] OPERPROF: Starting CDPad at level 1, MEM:3611.8M
[08/27 20:59:03   7732s] 3DP is on.
[08/27 20:59:03   7732s] 3DP OF M2 0.008, M4 0.006. Diff 0
[08/27 20:59:03   7732s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/27 20:59:03   7733s] CDPadU 0.793 -> 0.804. R=0.561, N=37811, GS=3.780
[08/27 20:59:03   7733s] OPERPROF: Finished CDPad at level 1, CPU:0.906, REAL:0.268, MEM:3611.8M
[08/27 20:59:04   7733s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 20:59:04   7733s] no activity file in design. spp won't run.
[08/27 20:59:04   7733s] 
[08/27 20:59:04   7733s] AB Est...
[08/27 20:59:04   7733s] OPERPROF: Starting npPlace at level 1, MEM:3611.8M
[08/27 20:59:04   7734s] OPERPROF: Finished npPlace at level 1, CPU:0.311, REAL:0.107, MEM:3635.1M
[08/27 20:59:04   7734s] Iteration  5: Skipped, with CDP Off
[08/27 20:59:04   7734s] 
[08/27 20:59:04   7734s] AB Est...
[08/27 20:59:04   7734s] OPERPROF: Starting npPlace at level 1, MEM:3667.1M
[08/27 20:59:04   7734s] OPERPROF: Finished npPlace at level 1, CPU:0.272, REAL:0.105, MEM:3635.1M
[08/27 20:59:04   7734s] Iteration  6: Skipped, with CDP Off
[08/27 20:59:04   7734s] 
[08/27 20:59:04   7734s] AB Est...
[08/27 20:59:04   7734s] OPERPROF: Starting npPlace at level 1, MEM:3667.1M
[08/27 20:59:04   7735s] OPERPROF: Finished npPlace at level 1, CPU:0.259, REAL:0.101, MEM:3635.1M
[08/27 20:59:04   7735s] Iteration  7: Skipped, with CDP Off
[08/27 20:59:04   7735s] 
[08/27 20:59:04   7735s] AB Est...
[08/27 20:59:04   7735s] OPERPROF: Starting npPlace at level 1, MEM:3667.1M
[08/27 20:59:04   7735s] OPERPROF: Finished npPlace at level 1, CPU:0.256, REAL:0.111, MEM:3635.1M
[08/27 20:59:04   7735s] Iteration  8: Skipped, with CDP Off
[08/27 20:59:04   7735s] 
[08/27 20:59:04   7735s] AB Est...
[08/27 20:59:04   7735s] OPERPROF: Starting npPlace at level 1, MEM:3667.1M
[08/27 20:59:04   7735s] AB param 99.5% (37625/37811).
[08/27 20:59:04   7735s] OPERPROF: Finished npPlace at level 1, CPU:0.261, REAL:0.141, MEM:3635.1M
[08/27 20:59:04   7735s] AB WA 1.00. HSB #SP 0
[08/27 20:59:04   7735s] AB Full.
[08/27 20:59:05   7736s] OPERPROF: Starting npPlace at level 1, MEM:3763.1M
[08/27 20:59:05   7736s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 20:59:05   7736s] No instances found in the vector
[08/27 20:59:05   7736s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3667.1M, DRC: 0)
[08/27 20:59:05   7736s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:59:16   7804s] Iteration  9: Total net bbox = 1.454e+06 (6.89e+05 7.65e+05)
[08/27 20:59:16   7804s]               Est.  stn bbox = 1.748e+06 (8.35e+05 9.14e+05)
[08/27 20:59:16   7804s]               cpu = 0:01:08 real = 0:00:11.0 mem = 3813.1M
[08/27 20:59:16   7804s] OPERPROF: Finished npPlace at level 1, CPU:67.860, REAL:11.601, MEM:3717.1M
[08/27 20:59:16   7804s] no activity file in design. spp won't run.
[08/27 20:59:16   7804s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 20:59:17   7804s] no activity file in design. spp won't run.
[08/27 20:59:17   7805s] OPERPROF: Starting npPlace at level 1, MEM:3685.1M
[08/27 20:59:17   7805s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 20:59:17   7805s] No instances found in the vector
[08/27 20:59:17   7805s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3589.1M, DRC: 0)
[08/27 20:59:17   7805s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:59:33   7884s] Iteration 10: Total net bbox = 1.484e+06 (7.08e+05 7.76e+05)
[08/27 20:59:33   7884s]               Est.  stn bbox = 1.777e+06 (8.53e+05 9.24e+05)
[08/27 20:59:33   7884s]               cpu = 0:01:19 real = 0:00:16.0 mem = 3816.0M
[08/27 20:59:33   7884s] OPERPROF: Finished npPlace at level 1, CPU:79.327, REAL:15.702, MEM:3720.0M
[08/27 20:59:33   7884s] no activity file in design. spp won't run.
[08/27 20:59:33   7884s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 20:59:33   7884s] no activity file in design. spp won't run.
[08/27 20:59:33   7885s] OPERPROF: Starting npPlace at level 1, MEM:3688.0M
[08/27 20:59:33   7885s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 20:59:33   7885s] No instances found in the vector
[08/27 20:59:33   7885s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3592.0M, DRC: 0)
[08/27 20:59:33   7885s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:59:49   7969s] Iteration 11: Total net bbox = 1.533e+06 (7.30e+05 8.03e+05)
[08/27 20:59:49   7969s]               Est.  stn bbox = 1.826e+06 (8.75e+05 9.51e+05)
[08/27 20:59:49   7969s]               cpu = 0:01:24 real = 0:00:16.0 mem = 3916.0M
[08/27 20:59:49   7969s] OPERPROF: Finished npPlace at level 1, CPU:84.155, REAL:16.255, MEM:3818.0M
[08/27 20:59:50   7969s] no activity file in design. spp won't run.
[08/27 20:59:50   7969s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 20:59:50   7969s] no activity file in design. spp won't run.
[08/27 20:59:50   7970s] OPERPROF: Starting npPlace at level 1, MEM:3786.0M
[08/27 20:59:50   7970s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[08/27 20:59:50   7970s] No instances found in the vector
[08/27 20:59:50   7970s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3690.0M, DRC: 0)
[08/27 20:59:50   7970s] 0 (out of 0) MH cells were successfully legalized.
[08/27 20:59:53   7982s] Iteration 12: Total net bbox = 1.535e+06 (7.32e+05 8.03e+05)
[08/27 20:59:53   7982s]               Est.  stn bbox = 1.827e+06 (8.77e+05 9.51e+05)
[08/27 20:59:53   7982s]               cpu = 0:00:11.8 real = 0:00:03.0 mem = 3829.0M
[08/27 20:59:53   7982s] OPERPROF: Finished npPlace at level 1, CPU:11.994, REAL:3.473, MEM:3733.0M
[08/27 20:59:54   7982s] Move report: Timing Driven Placement moves 37811 insts, mean move: 9.53 um, max move: 94.00 um
[08/27 20:59:54   7982s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/_1022_): (912.48, 1397.58) --> (875.90, 1340.15)
[08/27 20:59:54   7982s] no activity file in design. spp won't run.
[08/27 20:59:54   7982s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.057, REAL:0.058, MEM:3605.0M
[08/27 20:59:54   7982s] 
[08/27 20:59:54   7982s] Finished Incremental Placement (cpu=0:04:10, real=0:00:51.0, mem=3605.0M)
[08/27 20:59:54   7982s] CongRepair sets shifter mode to gplace
[08/27 20:59:54   7982s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3605.0M
[08/27 20:59:54   7982s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 20:59:54   7982s] All LLGs are deleted
[08/27 20:59:54   7982s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3605.0M
[08/27 20:59:54   7982s] Core basic site is CoreSite
[08/27 20:59:54   7982s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:59:54   7982s] Fast DP-INIT is on for default
[08/27 20:59:54   7982s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 20:59:54   7982s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.196, REAL:0.053, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:         Starting CMU at level 5, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.004, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.239, REAL:0.097, MEM:3605.0M
[08/27 20:59:54   7982s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3605.0MB).
[08/27 20:59:54   7982s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.299, REAL:0.157, MEM:3605.0M
[08/27 20:59:54   7982s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.299, REAL:0.157, MEM:3605.0M
[08/27 20:59:54   7982s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.18
[08/27 20:59:54   7982s] OPERPROF:   Starting RefinePlace at level 2, MEM:3605.0M
[08/27 20:59:54   7982s] *** Starting refinePlace (2:13:03 mem=3605.0M) ***
[08/27 20:59:54   7982s] Total net bbox length = 1.574e+06 (7.669e+05 8.066e+05) (ext = 3.315e+04)
[08/27 20:59:54   7982s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 20:59:54   7982s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3605.0M
[08/27 20:59:54   7982s] Starting refinePlace ...
[08/27 20:59:54   7982s] ** Cut row section cpu time 0:00:00.0.
[08/27 20:59:54   7982s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 20:59:54   7984s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.3, real=0:00:00.0, mem=3605.0MB) @(2:13:03 - 2:13:04).
[08/27 20:59:54   7984s] Move report: preRPlace moves 37811 insts, mean move: 1.28 um, max move: 26.55 um
[08/27 20:59:54   7984s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_316__reg): (407.23, 1360.60) --> (432.96, 1359.78)
[08/27 20:59:54   7984s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 20:59:55   7984s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 20:59:55   7984s] tweakage running in 8 threads.
[08/27 20:59:55   7984s] Placement tweakage begins.
[08/27 20:59:55   7984s] wire length = 1.868e+06
[08/27 20:59:56   7986s] wire length = 1.811e+06
[08/27 20:59:56   7986s] Placement tweakage ends.
[08/27 20:59:56   7986s] Move report: tweak moves 4814 insts, mean move: 5.29 um, max move: 34.56 um
[08/27 20:59:56   7986s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top.i_dm_top/ictc_preCTS_FE_OFC657_ndmreset_o_reg_E___AND__Y_A___OR__Y_A): (509.28, 728.52) --> (474.72, 728.52)
[08/27 20:59:56   7986s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.8, real=0:00:02.0, mem=3621.8MB) @(2:13:04 - 2:13:07).
[08/27 20:59:56   7987s] 
[08/27 20:59:56   7987s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 20:59:57   7988s] Move report: legalization moves 21 insts, mean move: 3.52 um, max move: 7.20 um
[08/27 20:59:57   7988s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC5258_FE_OFN717_i_ibex_id_stage_i_controller_i_instr_i_20): (1421.76, 652.92) --> (1428.96, 652.92)
[08/27 20:59:57   7988s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=3621.8MB) @(2:13:07 - 2:13:09).
[08/27 20:59:57   7988s] Move report: Detail placement moves 37811 insts, mean move: 1.92 um, max move: 36.46 um
[08/27 20:59:57   7988s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top.i_dm_top/ictc_preCTS_FE_OFC657_ndmreset_o_reg_E___AND__Y_A___OR__Y_A): (509.51, 726.86) --> (474.72, 728.52)
[08/27 20:59:57   7988s] 	Runtime: CPU: 0:00:06.0 REAL: 0:00:03.0 MEM: 3621.8MB
[08/27 20:59:57   7988s] Statistics of distance of Instance movement in refine placement:
[08/27 20:59:57   7988s]   maximum (X+Y) =        36.46 um
[08/27 20:59:57   7988s]   inst (i_croc_soc/i_croc/i_dm_top.i_dm_top/ictc_preCTS_FE_OFC657_ndmreset_o_reg_E___AND__Y_A___OR__Y_A) with max move: (509.513, 726.856) -> (474.72, 728.52)
[08/27 20:59:57   7988s]   mean    (X+Y) =         1.92 um
[08/27 20:59:57   7988s] Summary Report:
[08/27 20:59:57   7988s] Instances move: 37811 (out of 37811 movable)
[08/27 20:59:57   7988s] Instances flipped: 0
[08/27 20:59:57   7988s] Mean displacement: 1.92 um
[08/27 20:59:57   7988s] Max displacement: 36.46 um (Instance: i_croc_soc/i_croc/i_dm_top.i_dm_top/ictc_preCTS_FE_OFC657_ndmreset_o_reg_E___AND__Y_A___OR__Y_A) (509.513, 726.856) -> (474.72, 728.52)
[08/27 20:59:57   7988s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/27 20:59:57   7988s] Total instances moved : 37811
[08/27 20:59:57   7988s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:6.000, REAL:3.390, MEM:3621.8M
[08/27 20:59:57   7988s] Total net bbox length = 1.531e+06 (7.220e+05 8.093e+05) (ext = 3.282e+04)
[08/27 20:59:57   7988s] Runtime: CPU: 0:00:06.1 REAL: 0:00:03.0 MEM: 3621.8MB
[08/27 20:59:57   7988s] [CPU] RefinePlace/total (cpu=0:00:06.1, real=0:00:03.0, mem=3621.8MB) @(2:13:03 - 2:13:09).
[08/27 20:59:57   7988s] *** Finished refinePlace (2:13:09 mem=3621.8M) ***
[08/27 20:59:57   7988s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.18
[08/27 20:59:57   7988s] OPERPROF:   Finished RefinePlace at level 2, CPU:6.139, REAL:3.531, MEM:3621.8M
[08/27 20:59:57   7988s] OPERPROF: Finished RefinePlace2 at level 1, CPU:6.600, REAL:3.731, MEM:3621.8M
[08/27 20:59:57   7988s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3621.8M
[08/27 20:59:57   7988s] Starting Early Global Route congestion estimation: mem = 3621.8M
[08/27 20:59:57   7988s] (I)       Started Loading and Dumping File ( Curr Mem: 3621.78 MB )
[08/27 20:59:57   7988s] (I)       Reading DB...
[08/27 20:59:57   7988s] (I)       Read data from FE... (mem=3621.8M)
[08/27 20:59:57   7988s] (I)       Read nodes and places... (mem=3621.8M)
[08/27 20:59:57   7989s] (I)       Done Read nodes and places (cpu=0.074s, mem=3621.8M)
[08/27 20:59:57   7989s] (I)       Read nets... (mem=3621.8M)
[08/27 20:59:58   7989s] (I)       Done Read nets (cpu=0.206s, mem=3621.8M)
[08/27 20:59:58   7989s] (I)       Done Read data from FE (cpu=0.281s, mem=3621.8M)
[08/27 20:59:58   7989s] (I)       before initializing RouteDB syMemory usage = 3621.8 MB
[08/27 20:59:58   7989s] (I)       == Non-default Options ==
[08/27 20:59:58   7989s] (I)       Maximum routing layer                              : 4
[08/27 20:59:58   7989s] (I)       Number threads                                     : 8
[08/27 20:59:58   7989s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 20:59:58   7989s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 20:59:58   7989s] (I)       Use row-based GCell size
[08/27 20:59:58   7989s] (I)       GCell unit size  : 3780
[08/27 20:59:58   7989s] (I)       GCell multiplier : 1
[08/27 20:59:58   7989s] (I)       build grid graph
[08/27 20:59:58   7989s] (I)       build grid graph start
[08/27 20:59:58   7989s] [NR-eGR] Track table information for default rule: 
[08/27 20:59:58   7989s] [NR-eGR] Metal1 has no routable track
[08/27 20:59:58   7989s] [NR-eGR] Metal2 has single uniform track structure
[08/27 20:59:58   7989s] [NR-eGR] Metal3 has single uniform track structure
[08/27 20:59:58   7989s] [NR-eGR] Metal4 has single uniform track structure
[08/27 20:59:58   7989s] (I)       build grid graph end
[08/27 20:59:58   7989s] (I)       ===========================================================================
[08/27 20:59:58   7989s] (I)       == Report All Rule Vias ==
[08/27 20:59:58   7989s] (I)       ===========================================================================
[08/27 20:59:58   7989s] (I)        Via Rule : (Default)
[08/27 20:59:58   7989s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 20:59:58   7989s] (I)       ---------------------------------------------------------------------------
[08/27 20:59:58   7989s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 20:59:58   7989s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 20:59:58   7989s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 20:59:58   7989s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 20:59:58   7989s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 20:59:58   7989s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 20:59:58   7989s] (I)       ===========================================================================
[08/27 20:59:58   7989s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3621.78 MB )
[08/27 20:59:58   7989s] (I)       Num PG vias on layer 2 : 0
[08/27 20:59:58   7989s] (I)       Num PG vias on layer 3 : 0
[08/27 20:59:58   7989s] (I)       Num PG vias on layer 4 : 0
[08/27 20:59:58   7989s] [NR-eGR] Read 80495 PG shapes
[08/27 20:59:58   7989s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3621.78 MB )
[08/27 20:59:58   7989s] [NR-eGR] #Routing Blockages  : 0
[08/27 20:59:58   7989s] [NR-eGR] #Instance Blockages : 7091
[08/27 20:59:58   7989s] [NR-eGR] #PG Blockages       : 80495
[08/27 20:59:58   7989s] [NR-eGR] #Halo Blockages     : 0
[08/27 20:59:58   7989s] [NR-eGR] #Boundary Blockages : 0
[08/27 20:59:58   7989s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 20:59:58   7989s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 20:59:58   7989s] (I)       readDataFromPlaceDB
[08/27 20:59:58   7989s] (I)       Read net information..
[08/27 20:59:58   7989s] [NR-eGR] Read numTotalNets=38469  numIgnoredNets=48
[08/27 20:59:58   7989s] (I)       Read testcase time = 0.019 seconds
[08/27 20:59:58   7989s] 
[08/27 20:59:58   7989s] (I)       early_global_route_priority property id does not exist.
[08/27 20:59:58   7989s] (I)       Start initializing grid graph
[08/27 20:59:58   7989s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 20:59:58   7989s] (I)       End initializing grid graph
[08/27 20:59:58   7989s] (I)       Model blockages into capacity
[08/27 20:59:58   7989s] (I)       Read Num Blocks=109516  Num Prerouted Wires=0  Num CS=0
[08/27 20:59:58   7989s] (I)       Started Modeling ( Curr Mem: 3621.78 MB )
[08/27 20:59:58   7989s] (I)       Layer 1 (H) : #blockages 69577 : #preroutes 0
[08/27 20:59:58   7989s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 20:59:58   7989s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 20:59:58   7989s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3621.78 MB )
[08/27 20:59:58   7989s] (I)       -- layer congestion ratio --
[08/27 20:59:58   7989s] (I)       Layer 1 : 0.100000
[08/27 20:59:58   7989s] (I)       Layer 2 : 0.700000
[08/27 20:59:58   7989s] (I)       Layer 3 : 0.700000
[08/27 20:59:58   7989s] (I)       Layer 4 : 0.700000
[08/27 20:59:58   7989s] (I)       ----------------------------
[08/27 20:59:58   7989s] (I)       Number of ignored nets = 48
[08/27 20:59:58   7989s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 20:59:58   7989s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 20:59:58   7989s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 20:59:58   7989s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 20:59:58   7989s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 20:59:58   7989s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 20:59:58   7989s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 20:59:58   7989s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 20:59:58   7989s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 20:59:58   7989s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 20:59:58   7989s] (I)       Before initializing Early Global Route syMemory usage = 3621.8 MB
[08/27 20:59:58   7989s] (I)       Ndr track 0 does not exist
[08/27 20:59:58   7989s] (I)       ---------------------Grid Graph Info--------------------
[08/27 20:59:58   7989s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 20:59:58   7989s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 20:59:58   7989s] (I)       Site width          :   480  (dbu)
[08/27 20:59:58   7989s] (I)       Row height          :  3780  (dbu)
[08/27 20:59:58   7989s] (I)       GCell width         :  3780  (dbu)
[08/27 20:59:58   7989s] (I)       GCell height        :  3780  (dbu)
[08/27 20:59:58   7989s] (I)       Grid                :   487   487     4
[08/27 20:59:58   7989s] (I)       Layer numbers       :     1     2     3     4
[08/27 20:59:58   7989s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 20:59:58   7989s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 20:59:58   7989s] (I)       Default wire width  :   160   200   200   200
[08/27 20:59:58   7989s] (I)       Default wire space  :   180   210   210   210
[08/27 20:59:58   7989s] (I)       Default wire pitch  :   340   410   410   410
[08/27 20:59:58   7989s] (I)       Default pitch size  :   340   420   480   420
[08/27 20:59:58   7989s] (I)       First track coord   :     0   240   480   240
[08/27 20:59:58   7989s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 20:59:58   7989s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 20:59:58   7989s] (I)       Num of masks        :     1     1     1     1
[08/27 20:59:58   7989s] (I)       Num of trim masks   :     0     0     0     0
[08/27 20:59:58   7989s] (I)       --------------------------------------------------------
[08/27 20:59:58   7989s] 
[08/27 20:59:58   7989s] [NR-eGR] ============ Routing rule table ============
[08/27 20:59:58   7989s] [NR-eGR] Rule id: 0  Nets: 38421 
[08/27 20:59:58   7989s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 20:59:58   7989s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 20:59:58   7989s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:59:58   7989s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 20:59:58   7989s] [NR-eGR] ========================================
[08/27 20:59:58   7989s] [NR-eGR] 
[08/27 20:59:58   7989s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 20:59:58   7989s] (I)       blocked tracks on layer2 : = 874057 / 2133547 (40.97%)
[08/27 20:59:58   7989s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 20:59:58   7989s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 20:59:58   7989s] (I)       After initializing Early Global Route syMemory usage = 3621.8 MB
[08/27 20:59:58   7989s] (I)       Finished Loading and Dumping File ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 3621.78 MB )
[08/27 20:59:58   7989s] (I)       Reset routing kernel
[08/27 20:59:58   7989s] (I)       Started Global Routing ( Curr Mem: 3621.78 MB )
[08/27 20:59:58   7989s] (I)       ============= Initialization =============
[08/27 20:59:58   7989s] (I)       totalPins=132287  totalGlobalPin=130113 (98.36%)
[08/27 20:59:58   7989s] (I)       Started Net group 1 ( Curr Mem: 3621.78 MB )
[08/27 20:59:58   7989s] (I)       Started Build MST ( Curr Mem: 3621.78 MB )
[08/27 20:59:58   7989s] (I)       Generate topology with 8 threads
[08/27 20:59:58   7989s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 3633.78 MB )
[08/27 20:59:58   7989s] (I)       total 2D Cap : 3717448 = (2629652 H, 1087796 V)
[08/27 20:59:58   7989s] [NR-eGR] Layer group 1: route 38421 net(s) in layer range [2, 4]
[08/27 20:59:58   7989s] (I)       
[08/27 20:59:58   7989s] (I)       ============  Phase 1a Route ============
[08/27 20:59:58   7989s] (I)       Started Phase 1a ( Curr Mem: 3625.78 MB )
[08/27 20:59:58   7989s] (I)       Started Pattern routing ( Curr Mem: 3625.78 MB )
[08/27 20:59:58   7989s] (I)       Finished Pattern routing ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:58   7989s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3625.78 MB )
[08/27 20:59:58   7989s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 415
[08/27 20:59:58   7989s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:58   7989s] (I)       Usage: 495612 = (250677 H, 244935 V) = (9.53% H, 22.52% V) = (9.476e+05um H, 9.259e+05um V)
[08/27 20:59:58   7989s] (I)       Finished Phase 1a ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:58   7989s] (I)       
[08/27 20:59:58   7989s] (I)       ============  Phase 1b Route ============
[08/27 20:59:58   7989s] (I)       Started Phase 1b ( Curr Mem: 3625.78 MB )
[08/27 20:59:58   7989s] (I)       Started Monotonic routing ( Curr Mem: 3625.78 MB )
[08/27 20:59:58   7990s] (I)       Finished Monotonic routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:58   7990s] (I)       Usage: 496301 = (251115 H, 245186 V) = (9.55% H, 22.54% V) = (9.492e+05um H, 9.268e+05um V)
[08/27 20:59:58   7990s] (I)       Overflow of layer group 1: 0.70% H + 2.34% V. EstWL: 1.876018e+06um
[08/27 20:59:58   7990s] (I)       Finished Phase 1b ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:58   7990s] (I)       
[08/27 20:59:58   7990s] (I)       ============  Phase 1c Route ============
[08/27 20:59:58   7990s] (I)       Started Phase 1c ( Curr Mem: 3625.78 MB )
[08/27 20:59:58   7990s] (I)       Started Two level routing ( Curr Mem: 3625.78 MB )
[08/27 20:59:58   7990s] (I)       Level2 Grid: 98 x 98
[08/27 20:59:58   7990s] (I)       Started Two Level Routing ( Curr Mem: 3625.78 MB )
[08/27 20:59:58   7990s] (I)       Finished Two Level Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:58   7990s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Finished Two level routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Usage: 498977 = (253496 H, 245481 V) = (9.64% H, 22.57% V) = (9.582e+05um H, 9.279e+05um V)
[08/27 20:59:59   7990s] (I)       Finished Phase 1c ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       
[08/27 20:59:59   7990s] (I)       ============  Phase 1d Route ============
[08/27 20:59:59   7990s] (I)       Started Phase 1d ( Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Started Detoured routing ( Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Finished Detoured routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Usage: 498977 = (253496 H, 245481 V) = (9.64% H, 22.57% V) = (9.582e+05um H, 9.279e+05um V)
[08/27 20:59:59   7990s] (I)       Finished Phase 1d ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       
[08/27 20:59:59   7990s] (I)       ============  Phase 1e Route ============
[08/27 20:59:59   7990s] (I)       Started Phase 1e ( Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Started Route legalization ( Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Finished Legalize Blockage Violations ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Finished Route legalization ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Usage: 498977 = (253496 H, 245481 V) = (9.64% H, 22.57% V) = (9.582e+05um H, 9.279e+05um V)
[08/27 20:59:59   7990s] [NR-eGR] Early Global Route overflow of layer group 1: 0.47% H + 1.67% V. EstWL: 1.886133e+06um
[08/27 20:59:59   7990s] (I)       Finished Phase 1e ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Started Layer assignment ( Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3625.78 MB )
[08/27 20:59:59   7990s] (I)       Running layer assignment with 8 threads
[08/27 20:59:59   7991s] (I)       Finished Layer assignment ( CPU: 0.94 sec, Real: 0.31 sec, Curr Mem: 3621.78 MB )
[08/27 20:59:59   7991s] (I)       Finished Net group 1 ( CPU: 1.71 sec, Real: 1.03 sec, Curr Mem: 3621.78 MB )
[08/27 20:59:59   7991s] (I)       
[08/27 20:59:59   7991s] (I)       ============  Phase 1l Route ============
[08/27 20:59:59   7991s] (I)       Started Phase 1l ( Curr Mem: 3621.78 MB )
[08/27 20:59:59   7991s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3621.78 MB )
[08/27 20:59:59   7991s] (I)       
[08/27 20:59:59   7991s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 20:59:59   7991s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 20:59:59   7991s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 20:59:59   7991s] [NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-24)    OverCon 
[08/27 20:59:59   7991s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:59:59   7991s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 20:59:59   7991s] [NR-eGR]  Metal2  (2)       192( 0.12%)        87( 0.05%)        25( 0.02%)         3( 0.00%)   ( 0.19%) 
[08/27 20:59:59   7991s] [NR-eGR]  Metal3  (3)      1821( 1.13%)        44( 0.03%)        67( 0.04%)        33( 0.02%)   ( 1.22%) 
[08/27 20:59:59   7991s] [NR-eGR]  Metal4  (4)        66( 0.04%)        59( 0.04%)        22( 0.01%)         1( 0.00%)   ( 0.09%) 
[08/27 20:59:59   7991s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 20:59:59   7991s] [NR-eGR] Total             2079( 0.43%)       190( 0.04%)       114( 0.02%)        37( 0.01%)   ( 0.50%) 
[08/27 20:59:59   7991s] [NR-eGR] 
[08/27 20:59:59   7991s] (I)       Finished Global Routing ( CPU: 1.75 sec, Real: 1.06 sec, Curr Mem: 3621.78 MB )
[08/27 20:59:59   7991s] (I)       total 2D Cap : 3737303 = (2647810 H, 1089493 V)
[08/27 20:59:59   7991s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.14% H + 1.22% V
[08/27 20:59:59   7991s] [NR-eGR] Overflow after Early Global Route 0.42% H + 1.66% V
[08/27 20:59:59   7991s] Early Global Route congestion estimation runtime: 2.29 seconds, mem = 3621.8M
[08/27 20:59:59   7991s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.287, REAL:1.604, MEM:3621.8M
[08/27 20:59:59   7991s] OPERPROF: Starting HotSpotCal at level 1, MEM:3621.8M
[08/27 20:59:59   7991s] [hotspot] +------------+---------------+---------------+
[08/27 20:59:59   7991s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 20:59:59   7991s] [hotspot] +------------+---------------+---------------+
[08/27 20:59:59   7991s] [hotspot] | normalized |         26.49 |         56.66 |
[08/27 20:59:59   7991s] [hotspot] +------------+---------------+---------------+
[08/27 20:59:59   7991s] Local HotSpot Analysis: normalized max congestion hotspot area = 26.49, normalized total congestion hotspot area = 56.66 (area is in unit of 4 std-cell row bins)
[08/27 20:59:59   7991s] [hotspot] max/total 26.49/56.66, big hotspot (>10) total 44.59
[08/27 20:59:59   7991s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 20:59:59   7991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:59   7991s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 20:59:59   7991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:59   7991s] [hotspot] |  1  |   516.84   577.32   607.56   698.28 |       26.49   |
[08/27 20:59:59   7991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:59   7991s] [hotspot] |  2  |  1393.80   547.08  1454.28   698.28 |       21.25   |
[08/27 20:59:59   7991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:59   7991s] [hotspot] |  3  |   547.08   426.12   607.56   486.60 |        3.02   |
[08/27 20:59:59   7991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:59   7991s] [hotspot] |  4  |   547.08   516.84   607.56   577.32 |        2.23   |
[08/27 20:59:59   7991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:59   7991s] [hotspot] |  5  |   547.08   365.64   607.56   426.12 |        0.92   |
[08/27 20:59:59   7991s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 20:59:59   7991s] Top 5 hotspots total area: 53.90
[08/27 20:59:59   7991s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.020, MEM:3621.8M
[08/27 20:59:59   7991s] 
[08/27 20:59:59   7991s] === incrementalPlace Internal Loop 3 ===
[08/27 20:59:59   7991s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 20:59:59   7991s] OPERPROF: Starting IPInitSPData at level 1, MEM:3621.8M
[08/27 20:59:59   7991s] #spOpts: N=130 minPadR=1.1 
[08/27 20:59:59   7991s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3621.8M
[08/27 20:59:59   7991s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 20:59:59   7991s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.168, REAL:0.170, MEM:3621.8M
[08/27 20:59:59   7991s] OPERPROF:   Starting post-place ADS at level 2, MEM:3621.8M
[08/27 20:59:59   7991s] ADSU 0.537 -> 0.554. GS 30.240
[08/27 20:59:59   7991s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.117, REAL:0.118, MEM:3621.8M
[08/27 20:59:59   7991s] OPERPROF:   Starting spMPad at level 2, MEM:3621.8M
[08/27 20:59:59   7991s] OPERPROF:     Starting spContextMPad at level 3, MEM:3621.8M
[08/27 20:59:59   7991s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3621.8M
[08/27 20:59:59   7991s] OPERPROF:   Finished spMPad at level 2, CPU:0.027, REAL:0.027, MEM:3621.8M
[08/27 20:59:59   7991s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3621.8M
[08/27 20:59:59   7991s] no activity file in design. spp won't run.
[08/27 20:59:59   7991s] [spp] 0
[08/27 20:59:59   7991s] [adp] 0:1:1:3
[08/27 20:59:59   7991s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.023, REAL:0.023, MEM:3621.8M
[08/27 20:59:59   7991s] SP #FI/SF FL/PI 0/0 37811/0
[08/27 20:59:59   7991s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.435, REAL:0.438, MEM:3621.8M
[08/27 20:59:59   7991s] OPERPROF: Starting CDPad at level 1, MEM:3621.8M
[08/27 20:59:59   7991s] 3DP is on.
[08/27 20:59:59   7991s] 3DP OF M2 0.009, M4 0.007. Diff 0
[08/27 21:00:00   7991s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/27 21:00:00   7992s] CDPadU 0.809 -> 0.820. R=0.564, N=37811, GS=3.780
[08/27 21:00:00   7992s] OPERPROF: Finished CDPad at level 1, CPU:0.893, REAL:0.270, MEM:3621.8M
[08/27 21:00:00   7992s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 21:00:00   7993s] no activity file in design. spp won't run.
[08/27 21:00:00   7993s] 
[08/27 21:00:00   7993s] AB Est...
[08/27 21:00:00   7993s] OPERPROF: Starting npPlace at level 1, MEM:3621.8M
[08/27 21:00:00   7993s] OPERPROF: Finished npPlace at level 1, CPU:0.263, REAL:0.101, MEM:3645.2M
[08/27 21:00:00   7993s] Iteration  5: Skipped, with CDP Off
[08/27 21:00:00   7993s] 
[08/27 21:00:00   7993s] AB Est...
[08/27 21:00:00   7993s] OPERPROF: Starting npPlace at level 1, MEM:3677.2M
[08/27 21:00:00   7993s] OPERPROF: Finished npPlace at level 1, CPU:0.300, REAL:0.112, MEM:3645.2M
[08/27 21:00:01   7994s] Iteration  6: Skipped, with CDP Off
[08/27 21:00:01   7994s] 
[08/27 21:00:01   7994s] AB Est...
[08/27 21:00:01   7994s] OPERPROF: Starting npPlace at level 1, MEM:3677.2M
[08/27 21:00:01   7994s] OPERPROF: Finished npPlace at level 1, CPU:0.256, REAL:0.100, MEM:3645.2M
[08/27 21:00:01   7994s] Iteration  7: Skipped, with CDP Off
[08/27 21:00:01   7994s] 
[08/27 21:00:01   7994s] AB Est...
[08/27 21:00:01   7994s] OPERPROF: Starting npPlace at level 1, MEM:3677.2M
[08/27 21:00:01   7994s] OPERPROF: Finished npPlace at level 1, CPU:0.233, REAL:0.110, MEM:3645.2M
[08/27 21:00:01   7994s] Iteration  8: Skipped, with CDP Off
[08/27 21:00:01   7994s] 
[08/27 21:00:01   7994s] AB Est...
[08/27 21:00:01   7994s] OPERPROF: Starting npPlace at level 1, MEM:3677.2M
[08/27 21:00:01   7995s] AB param 100.0% (37811/37811).
[08/27 21:00:01   7995s] OPERPROF: Finished npPlace at level 1, CPU:0.325, REAL:0.162, MEM:3645.2M
[08/27 21:00:01   7995s] AB WA 1.00. HSB #SP 0
[08/27 21:00:01   7995s] AB Full.
[08/27 21:00:01   7995s] OPERPROF: Starting npPlace at level 1, MEM:3773.2M
[08/27 21:00:01   7995s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 21:00:01   7995s] No instances found in the vector
[08/27 21:00:01   7995s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3677.2M, DRC: 0)
[08/27 21:00:01   7995s] 0 (out of 0) MH cells were successfully legalized.
[08/27 21:00:13   8057s] Iteration  9: Total net bbox = 1.463e+06 (6.93e+05 7.69e+05)
[08/27 21:00:13   8057s]               Est.  stn bbox = 1.758e+06 (8.39e+05 9.19e+05)
[08/27 21:00:13   8057s]               cpu = 0:01:02 real = 0:00:12.0 mem = 3824.2M
[08/27 21:00:13   8057s] OPERPROF: Finished npPlace at level 1, CPU:61.854, REAL:11.906, MEM:3728.2M
[08/27 21:00:13   8057s] no activity file in design. spp won't run.
[08/27 21:00:13   8057s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 21:00:13   8057s] no activity file in design. spp won't run.
[08/27 21:00:14   8058s] OPERPROF: Starting npPlace at level 1, MEM:3696.2M
[08/27 21:00:14   8058s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 21:00:14   8058s] No instances found in the vector
[08/27 21:00:14   8058s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3600.2M, DRC: 0)
[08/27 21:00:14   8058s] 0 (out of 0) MH cells were successfully legalized.
[08/27 21:00:30   8141s] Iteration 10: Total net bbox = 1.485e+06 (7.07e+05 7.78e+05)
[08/27 21:00:30   8141s]               Est.  stn bbox = 1.779e+06 (8.52e+05 9.27e+05)
[08/27 21:00:30   8141s]               cpu = 0:01:23 real = 0:00:16.0 mem = 3827.0M
[08/27 21:00:30   8141s] OPERPROF: Finished npPlace at level 1, CPU:83.017, REAL:16.085, MEM:3731.0M
[08/27 21:00:30   8141s] no activity file in design. spp won't run.
[08/27 21:00:30   8141s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 21:00:30   8141s] no activity file in design. spp won't run.
[08/27 21:00:30   8141s] OPERPROF: Starting npPlace at level 1, MEM:3699.0M
[08/27 21:00:30   8142s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 21:00:30   8142s] No instances found in the vector
[08/27 21:00:30   8142s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3603.0M, DRC: 0)
[08/27 21:00:30   8142s] 0 (out of 0) MH cells were successfully legalized.
[08/27 21:00:46   8217s] Iteration 11: Total net bbox = 1.537e+06 (7.30e+05 8.07e+05)
[08/27 21:00:46   8217s]               Est.  stn bbox = 1.831e+06 (8.76e+05 9.56e+05)
[08/27 21:00:46   8217s]               cpu = 0:01:15 real = 0:00:16.0 mem = 3927.1M
[08/27 21:00:46   8217s] OPERPROF: Finished npPlace at level 1, CPU:75.345, REAL:15.327, MEM:3831.1M
[08/27 21:00:46   8217s] no activity file in design. spp won't run.
[08/27 21:00:46   8217s] NP #FI/FS/SF FL/PI: 8686/64/0 37811/0
[08/27 21:00:46   8217s] no activity file in design. spp won't run.
[08/27 21:00:46   8218s] OPERPROF: Starting npPlace at level 1, MEM:3799.1M
[08/27 21:00:46   8218s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[08/27 21:00:46   8218s] No instances found in the vector
[08/27 21:00:46   8218s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3703.1M, DRC: 0)
[08/27 21:00:46   8218s] 0 (out of 0) MH cells were successfully legalized.
[08/27 21:00:50   8230s] Iteration 12: Total net bbox = 1.541e+06 (7.33e+05 8.08e+05)
[08/27 21:00:50   8230s]               Est.  stn bbox = 1.835e+06 (8.79e+05 9.56e+05)
[08/27 21:00:50   8230s]               cpu = 0:00:12.2 real = 0:00:04.0 mem = 3837.1M
[08/27 21:00:50   8230s] OPERPROF: Finished npPlace at level 1, CPU:12.361, REAL:3.507, MEM:3741.1M
[08/27 21:00:50   8230s] Move report: Timing Driven Placement moves 37811 insts, mean move: 8.48 um, max move: 106.97 um
[08/27 21:00:50   8230s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/_0966_): (875.04, 1340.88) --> (831.67, 1277.29)
[08/27 21:00:50   8230s] no activity file in design. spp won't run.
[08/27 21:00:50   8230s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.055, REAL:0.055, MEM:3613.1M
[08/27 21:00:50   8230s] 
[08/27 21:00:50   8230s] Finished Incremental Placement (cpu=0:03:59, real=0:00:51.0, mem=3613.1M)
[08/27 21:00:50   8230s] CongRepair sets shifter mode to gplace
[08/27 21:00:50   8230s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3613.1M
[08/27 21:00:50   8230s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 21:00:50   8230s] All LLGs are deleted
[08/27 21:00:50   8230s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3613.1M
[08/27 21:00:50   8230s] Core basic site is CoreSite
[08/27 21:00:50   8230s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 21:00:50   8230s] Fast DP-INIT is on for default
[08/27 21:00:50   8230s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 21:00:50   8230s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.195, REAL:0.050, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:         Starting CMU at level 5, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.005, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.242, REAL:0.098, MEM:3613.1M
[08/27 21:00:50   8230s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3613.1MB).
[08/27 21:00:50   8230s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.305, REAL:0.162, MEM:3613.1M
[08/27 21:00:50   8230s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.305, REAL:0.162, MEM:3613.1M
[08/27 21:00:50   8230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.19
[08/27 21:00:50   8230s] OPERPROF:   Starting RefinePlace at level 2, MEM:3613.1M
[08/27 21:00:50   8230s] *** Starting refinePlace (2:17:11 mem=3613.1M) ***
[08/27 21:00:50   8230s] Total net bbox length = 1.579e+06 (7.682e+05 8.109e+05) (ext = 3.348e+04)
[08/27 21:00:50   8231s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:00:50   8231s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3613.1M
[08/27 21:00:50   8231s] Starting refinePlace ...
[08/27 21:00:50   8231s] ** Cut row section cpu time 0:00:00.0.
[08/27 21:00:50   8231s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 21:00:51   8232s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.3, real=0:00:01.0, mem=3613.1MB) @(2:17:11 - 2:17:12).
[08/27 21:00:51   8232s] Move report: preRPlace moves 37811 insts, mean move: 1.33 um, max move: 21.63 um
[08/27 21:00:51   8232s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_485__reg): (413.12, 1304.87) --> (432.96, 1303.08)
[08/27 21:00:51   8232s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 21:00:51   8232s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 21:00:51   8232s] tweakage running in 8 threads.
[08/27 21:00:51   8232s] Placement tweakage begins.
[08/27 21:00:51   8232s] wire length = 1.873e+06
[08/27 21:00:52   8235s] wire length = 1.818e+06
[08/27 21:00:52   8235s] Placement tweakage ends.
[08/27 21:00:52   8235s] Move report: tweak moves 4932 insts, mean move: 5.23 um, max move: 35.52 um
[08/27 21:00:52   8235s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC5723_2903_dup): (1384.80, 981.78) --> (1349.28, 981.78)
[08/27 21:00:52   8235s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.1, real=0:00:01.0, mem=3629.8MB) @(2:17:12 - 2:17:15).
[08/27 21:00:53   8235s] 
[08/27 21:00:53   8235s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 21:00:54   8237s] Move report: legalization moves 18 insts, mean move: 3.01 um, max move: 6.72 um
[08/27 21:00:54   8237s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OFC4770_FE_OFN566_08): (1422.24, 513.06) --> (1428.96, 513.06)
[08/27 21:00:54   8237s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=3629.8MB) @(2:17:15 - 2:17:17).
[08/27 21:00:54   8237s] Move report: Detail placement moves 37811 insts, mean move: 1.96 um, max move: 37.06 um
[08/27 21:00:54   8237s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC5723_2903_dup): (1384.87, 983.25) --> (1349.28, 981.78)
[08/27 21:00:54   8237s] 	Runtime: CPU: 0:00:06.2 REAL: 0:00:04.0 MEM: 3629.8MB
[08/27 21:00:54   8237s] Statistics of distance of Instance movement in refine placement:
[08/27 21:00:54   8237s]   maximum (X+Y) =        37.06 um
[08/27 21:00:54   8237s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC5723_2903_dup) with max move: (1384.87, 983.25) -> (1349.28, 981.78)
[08/27 21:00:54   8237s]   mean    (X+Y) =         1.96 um
[08/27 21:00:54   8237s] Summary Report:
[08/27 21:00:54   8237s] Instances move: 37811 (out of 37811 movable)
[08/27 21:00:54   8237s] Instances flipped: 0
[08/27 21:00:54   8237s] Mean displacement: 1.96 um
[08/27 21:00:54   8237s] Max displacement: 37.06 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC5723_2903_dup) (1384.87, 983.25) -> (1349.28, 981.78)
[08/27 21:00:54   8237s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_4
[08/27 21:00:54   8237s] Total instances moved : 37811
[08/27 21:00:54   8237s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:6.240, REAL:3.454, MEM:3629.8M
[08/27 21:00:54   8237s] Total net bbox length = 1.538e+06 (7.248e+05 8.131e+05) (ext = 3.319e+04)
[08/27 21:00:54   8237s] Runtime: CPU: 0:00:06.4 REAL: 0:00:04.0 MEM: 3629.8MB
[08/27 21:00:54   8237s] [CPU] RefinePlace/total (cpu=0:00:06.4, real=0:00:04.0, mem=3629.8MB) @(2:17:11 - 2:17:17).
[08/27 21:00:54   8237s] *** Finished refinePlace (2:17:17 mem=3629.8M) ***
[08/27 21:00:54   8237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.19
[08/27 21:00:54   8237s] OPERPROF:   Finished RefinePlace at level 2, CPU:6.398, REAL:3.613, MEM:3629.8M
[08/27 21:00:54   8237s] OPERPROF: Finished RefinePlace2 at level 1, CPU:6.848, REAL:3.819, MEM:3629.8M
[08/27 21:00:54   8237s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3629.8M
[08/27 21:00:54   8237s] Starting Early Global Route congestion estimation: mem = 3629.8M
[08/27 21:00:54   8237s] (I)       Started Loading and Dumping File ( Curr Mem: 3629.84 MB )
[08/27 21:00:54   8237s] (I)       Reading DB...
[08/27 21:00:54   8237s] (I)       Read data from FE... (mem=3629.8M)
[08/27 21:00:54   8237s] (I)       Read nodes and places... (mem=3629.8M)
[08/27 21:00:54   8237s] (I)       Done Read nodes and places (cpu=0.097s, mem=3629.8M)
[08/27 21:00:54   8237s] (I)       Read nets... (mem=3629.8M)
[08/27 21:00:54   8237s] (I)       Done Read nets (cpu=0.226s, mem=3629.8M)
[08/27 21:00:54   8237s] (I)       Done Read data from FE (cpu=0.323s, mem=3629.8M)
[08/27 21:00:54   8237s] (I)       before initializing RouteDB syMemory usage = 3629.8 MB
[08/27 21:00:54   8237s] (I)       == Non-default Options ==
[08/27 21:00:54   8237s] (I)       Maximum routing layer                              : 4
[08/27 21:00:54   8237s] (I)       Number threads                                     : 8
[08/27 21:00:54   8237s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 21:00:54   8237s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 21:00:54   8237s] (I)       Use row-based GCell size
[08/27 21:00:54   8237s] (I)       GCell unit size  : 3780
[08/27 21:00:54   8237s] (I)       GCell multiplier : 1
[08/27 21:00:54   8237s] (I)       build grid graph
[08/27 21:00:54   8237s] (I)       build grid graph start
[08/27 21:00:54   8237s] [NR-eGR] Track table information for default rule: 
[08/27 21:00:54   8237s] [NR-eGR] Metal1 has no routable track
[08/27 21:00:54   8237s] [NR-eGR] Metal2 has single uniform track structure
[08/27 21:00:54   8237s] [NR-eGR] Metal3 has single uniform track structure
[08/27 21:00:54   8237s] [NR-eGR] Metal4 has single uniform track structure
[08/27 21:00:54   8237s] (I)       build grid graph end
[08/27 21:00:54   8237s] (I)       ===========================================================================
[08/27 21:00:54   8237s] (I)       == Report All Rule Vias ==
[08/27 21:00:54   8237s] (I)       ===========================================================================
[08/27 21:00:54   8237s] (I)        Via Rule : (Default)
[08/27 21:00:54   8237s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 21:00:54   8237s] (I)       ---------------------------------------------------------------------------
[08/27 21:00:54   8237s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 21:00:54   8237s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 21:00:54   8237s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 21:00:54   8237s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 21:00:54   8237s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 21:00:54   8237s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 21:00:54   8237s] (I)       ===========================================================================
[08/27 21:00:54   8237s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3629.84 MB )
[08/27 21:00:54   8237s] (I)       Num PG vias on layer 2 : 0
[08/27 21:00:54   8237s] (I)       Num PG vias on layer 3 : 0
[08/27 21:00:54   8237s] (I)       Num PG vias on layer 4 : 0
[08/27 21:00:54   8237s] [NR-eGR] Read 80495 PG shapes
[08/27 21:00:54   8237s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:54   8237s] [NR-eGR] #Routing Blockages  : 0
[08/27 21:00:54   8237s] [NR-eGR] #Instance Blockages : 7091
[08/27 21:00:54   8237s] [NR-eGR] #PG Blockages       : 80495
[08/27 21:00:54   8237s] [NR-eGR] #Halo Blockages     : 0
[08/27 21:00:54   8237s] [NR-eGR] #Boundary Blockages : 0
[08/27 21:00:54   8237s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 21:00:54   8237s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 21:00:54   8237s] (I)       readDataFromPlaceDB
[08/27 21:00:54   8237s] (I)       Read net information..
[08/27 21:00:54   8237s] [NR-eGR] Read numTotalNets=38469  numIgnoredNets=48
[08/27 21:00:54   8237s] (I)       Read testcase time = 0.018 seconds
[08/27 21:00:54   8237s] 
[08/27 21:00:54   8237s] (I)       early_global_route_priority property id does not exist.
[08/27 21:00:54   8237s] (I)       Start initializing grid graph
[08/27 21:00:54   8237s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 21:00:54   8237s] (I)       End initializing grid graph
[08/27 21:00:54   8237s] (I)       Model blockages into capacity
[08/27 21:00:54   8237s] (I)       Read Num Blocks=109516  Num Prerouted Wires=0  Num CS=0
[08/27 21:00:54   8237s] (I)       Started Modeling ( Curr Mem: 3629.84 MB )
[08/27 21:00:54   8237s] (I)       Layer 1 (H) : #blockages 69577 : #preroutes 0
[08/27 21:00:54   8237s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 21:00:54   8237s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 21:00:54   8237s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:54   8237s] (I)       -- layer congestion ratio --
[08/27 21:00:54   8237s] (I)       Layer 1 : 0.100000
[08/27 21:00:54   8237s] (I)       Layer 2 : 0.700000
[08/27 21:00:54   8237s] (I)       Layer 3 : 0.700000
[08/27 21:00:54   8237s] (I)       Layer 4 : 0.700000
[08/27 21:00:54   8237s] (I)       ----------------------------
[08/27 21:00:54   8238s] (I)       Number of ignored nets = 48
[08/27 21:00:54   8238s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 21:00:54   8238s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 21:00:54   8238s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 21:00:54   8238s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 21:00:54   8238s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 21:00:54   8238s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 21:00:54   8238s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 21:00:54   8238s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 21:00:54   8238s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 21:00:54   8238s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 21:00:54   8238s] (I)       Before initializing Early Global Route syMemory usage = 3629.8 MB
[08/27 21:00:54   8238s] (I)       Ndr track 0 does not exist
[08/27 21:00:54   8238s] (I)       ---------------------Grid Graph Info--------------------
[08/27 21:00:54   8238s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 21:00:54   8238s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 21:00:54   8238s] (I)       Site width          :   480  (dbu)
[08/27 21:00:54   8238s] (I)       Row height          :  3780  (dbu)
[08/27 21:00:54   8238s] (I)       GCell width         :  3780  (dbu)
[08/27 21:00:54   8238s] (I)       GCell height        :  3780  (dbu)
[08/27 21:00:54   8238s] (I)       Grid                :   487   487     4
[08/27 21:00:54   8238s] (I)       Layer numbers       :     1     2     3     4
[08/27 21:00:54   8238s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 21:00:54   8238s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 21:00:54   8238s] (I)       Default wire width  :   160   200   200   200
[08/27 21:00:54   8238s] (I)       Default wire space  :   180   210   210   210
[08/27 21:00:54   8238s] (I)       Default wire pitch  :   340   410   410   410
[08/27 21:00:54   8238s] (I)       Default pitch size  :   340   420   480   420
[08/27 21:00:54   8238s] (I)       First track coord   :     0   240   480   240
[08/27 21:00:54   8238s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 21:00:54   8238s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 21:00:54   8238s] (I)       Num of masks        :     1     1     1     1
[08/27 21:00:54   8238s] (I)       Num of trim masks   :     0     0     0     0
[08/27 21:00:54   8238s] (I)       --------------------------------------------------------
[08/27 21:00:54   8238s] 
[08/27 21:00:54   8238s] [NR-eGR] ============ Routing rule table ============
[08/27 21:00:54   8238s] [NR-eGR] Rule id: 0  Nets: 38421 
[08/27 21:00:54   8238s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 21:00:54   8238s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 21:00:54   8238s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 21:00:54   8238s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 21:00:54   8238s] [NR-eGR] ========================================
[08/27 21:00:54   8238s] [NR-eGR] 
[08/27 21:00:54   8238s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 21:00:54   8238s] (I)       blocked tracks on layer2 : = 874071 / 2133547 (40.97%)
[08/27 21:00:54   8238s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 21:00:54   8238s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 21:00:54   8238s] (I)       After initializing Early Global Route syMemory usage = 3629.8 MB
[08/27 21:00:54   8238s] (I)       Finished Loading and Dumping File ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:54   8238s] (I)       Reset routing kernel
[08/27 21:00:54   8238s] (I)       Started Global Routing ( Curr Mem: 3629.84 MB )
[08/27 21:00:54   8238s] (I)       ============= Initialization =============
[08/27 21:00:54   8238s] (I)       totalPins=132287  totalGlobalPin=130123 (98.36%)
[08/27 21:00:54   8238s] (I)       Started Net group 1 ( Curr Mem: 3629.84 MB )
[08/27 21:00:54   8238s] (I)       Started Build MST ( Curr Mem: 3629.84 MB )
[08/27 21:00:54   8238s] (I)       Generate topology with 8 threads
[08/27 21:00:54   8238s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 3641.84 MB )
[08/27 21:00:54   8238s] (I)       total 2D Cap : 3717449 = (2629653 H, 1087796 V)
[08/27 21:00:54   8238s] [NR-eGR] Layer group 1: route 38421 net(s) in layer range [2, 4]
[08/27 21:00:54   8238s] (I)       
[08/27 21:00:54   8238s] (I)       ============  Phase 1a Route ============
[08/27 21:00:54   8238s] (I)       Started Phase 1a ( Curr Mem: 3629.84 MB )
[08/27 21:00:54   8238s] (I)       Started Pattern routing ( Curr Mem: 3629.84 MB )
[08/27 21:00:54   8238s] (I)       Finished Pattern routing ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:54   8238s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 415
[08/27 21:00:55   8238s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Usage: 497365 = (251251 H, 246114 V) = (9.55% H, 22.63% V) = (9.497e+05um H, 9.303e+05um V)
[08/27 21:00:55   8238s] (I)       Finished Phase 1a ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       
[08/27 21:00:55   8238s] (I)       ============  Phase 1b Route ============
[08/27 21:00:55   8238s] (I)       Started Phase 1b ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Started Monotonic routing ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Usage: 497966 = (251625 H, 246341 V) = (9.57% H, 22.65% V) = (9.511e+05um H, 9.312e+05um V)
[08/27 21:00:55   8238s] (I)       Overflow of layer group 1: 0.64% H + 2.22% V. EstWL: 1.882311e+06um
[08/27 21:00:55   8238s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       
[08/27 21:00:55   8238s] (I)       ============  Phase 1c Route ============
[08/27 21:00:55   8238s] (I)       Started Phase 1c ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Started Two level routing ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Level2 Grid: 98 x 98
[08/27 21:00:55   8238s] (I)       Started Two Level Routing ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Usage: 500535 = (253925 H, 246610 V) = (9.66% H, 22.67% V) = (9.598e+05um H, 9.322e+05um V)
[08/27 21:00:55   8238s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       
[08/27 21:00:55   8238s] (I)       ============  Phase 1d Route ============
[08/27 21:00:55   8238s] (I)       Started Phase 1d ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Started Detoured routing ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Finished Detoured routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Usage: 500535 = (253925 H, 246610 V) = (9.66% H, 22.67% V) = (9.598e+05um H, 9.322e+05um V)
[08/27 21:00:55   8238s] (I)       Finished Phase 1d ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       
[08/27 21:00:55   8238s] (I)       ============  Phase 1e Route ============
[08/27 21:00:55   8238s] (I)       Started Phase 1e ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Started Route legalization ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Finished Legalize Blockage Violations ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Finished Route legalization ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Usage: 500535 = (253925 H, 246610 V) = (9.66% H, 22.67% V) = (9.598e+05um H, 9.322e+05um V)
[08/27 21:00:55   8238s] [NR-eGR] Early Global Route overflow of layer group 1: 0.46% H + 1.64% V. EstWL: 1.892022e+06um
[08/27 21:00:55   8238s] (I)       Finished Phase 1e ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Started Layer assignment ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8238s] (I)       Running layer assignment with 8 threads
[08/27 21:00:55   8239s] (I)       Finished Layer assignment ( CPU: 0.90 sec, Real: 0.29 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8239s] (I)       Finished Net group 1 ( CPU: 1.63 sec, Real: 0.96 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8239s] (I)       
[08/27 21:00:55   8239s] (I)       ============  Phase 1l Route ============
[08/27 21:00:55   8239s] (I)       Started Phase 1l ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8239s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8239s] (I)       
[08/27 21:00:55   8239s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 21:00:55   8239s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 21:00:55   8239s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 21:00:55   8239s] [NR-eGR]       Layer              (1-6)            (7-13)           (14-19)           (20-26)    OverCon 
[08/27 21:00:55   8239s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 21:00:55   8239s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 21:00:55   8239s] [NR-eGR]  Metal2  (2)       200( 0.12%)        59( 0.04%)        24( 0.01%)         0( 0.00%)   ( 0.18%) 
[08/27 21:00:55   8239s] [NR-eGR]  Metal3  (3)      1766( 1.10%)       113( 0.07%)        33( 0.02%)        33( 0.02%)   ( 1.21%) 
[08/27 21:00:55   8239s] [NR-eGR]  Metal4  (4)        58( 0.04%)        61( 0.04%)        19( 0.01%)         0( 0.00%)   ( 0.09%) 
[08/27 21:00:55   8239s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 21:00:55   8239s] [NR-eGR] Total             2024( 0.42%)       233( 0.05%)        76( 0.02%)        33( 0.01%)   ( 0.49%) 
[08/27 21:00:55   8239s] [NR-eGR] 
[08/27 21:00:55   8239s] (I)       Finished Global Routing ( CPU: 1.66 sec, Real: 0.99 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8239s] (I)       total 2D Cap : 3737210 = (2647717 H, 1089493 V)
[08/27 21:00:55   8239s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.14% H + 1.21% V
[08/27 21:00:55   8239s] [NR-eGR] Overflow after Early Global Route 0.40% H + 1.64% V
[08/27 21:00:55   8239s] Early Global Route congestion estimation runtime: 2.23 seconds, mem = 3629.8M
[08/27 21:00:55   8239s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.229, REAL:1.566, MEM:3629.8M
[08/27 21:00:55   8239s] OPERPROF: Starting HotSpotCal at level 1, MEM:3629.8M
[08/27 21:00:55   8239s] [hotspot] +------------+---------------+---------------+
[08/27 21:00:55   8239s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 21:00:55   8239s] [hotspot] +------------+---------------+---------------+
[08/27 21:00:55   8239s] [hotspot] | normalized |         25.44 |         50.89 |
[08/27 21:00:55   8239s] [hotspot] +------------+---------------+---------------+
[08/27 21:00:55   8239s] Local HotSpot Analysis: normalized max congestion hotspot area = 25.44, normalized total congestion hotspot area = 50.89 (area is in unit of 4 std-cell row bins)
[08/27 21:00:55   8239s] [hotspot] max/total 25.44/50.89, big hotspot (>10) total 44.59
[08/27 21:00:55   8239s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 21:00:55   8239s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:00:55   8239s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 21:00:55   8239s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:00:55   8239s] [hotspot] |  1  |   547.08   577.32   637.80   728.52 |       27.74   |
[08/27 21:00:55   8239s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:00:55   8239s] [hotspot] |  2  |  1393.80   516.84  1454.28   698.28 |       20.20   |
[08/27 21:00:55   8239s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:00:55   8239s] [hotspot] |  3  |   547.08   395.88   607.56   456.36 |        0.52   |
[08/27 21:00:55   8239s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:00:55   8239s] [hotspot] |  4  |   547.08   486.60   607.56   547.08 |        0.52   |
[08/27 21:00:55   8239s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:00:55   8239s] [hotspot] |  5  |   456.36   698.28   516.84   758.76 |        0.52   |
[08/27 21:00:55   8239s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:00:55   8239s] Top 5 hotspots total area: 49.51
[08/27 21:00:55   8239s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.021, MEM:3629.8M
[08/27 21:00:55   8239s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3629.8M
[08/27 21:00:55   8239s] Starting Early Global Route wiring: mem = 3629.8M
[08/27 21:00:55   8239s] (I)       ============= track Assignment ============
[08/27 21:00:55   8239s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8239s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8239s] (I)       Started Track Assignment ( Curr Mem: 3629.84 MB )
[08/27 21:00:55   8239s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/27 21:00:55   8239s] (I)       Running track assignment with 8 threads
[08/27 21:00:55   8239s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:55   8239s] (I)       Run Multi-thread track assignment
[08/27 21:00:56   8241s] (I)       Finished Track Assignment ( CPU: 1.15 sec, Real: 0.20 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:56   8241s] [NR-eGR] Started Export DB wires ( Curr Mem: 3629.84 MB )
[08/27 21:00:56   8241s] [NR-eGR] Started Export all nets ( Curr Mem: 3629.84 MB )
[08/27 21:00:56   8241s] [NR-eGR] Finished Export all nets ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:56   8241s] [NR-eGR] Started Set wire vias ( Curr Mem: 3629.84 MB )
[08/27 21:00:56   8241s] [NR-eGR] Finished Set wire vias ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:56   8241s] [NR-eGR] Finished Export DB wires ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 3629.84 MB )
[08/27 21:00:56   8241s] [NR-eGR] --------------------------------------------------------------------------
[08/27 21:00:56   8241s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 126110
[08/27 21:00:56   8241s] [NR-eGR] Metal2  (2H) length: 6.759769e+05um, number of vias: 211614
[08/27 21:00:56   8241s] [NR-eGR] Metal3  (3V) length: 9.574929e+05um, number of vias: 10855
[08/27 21:00:56   8241s] [NR-eGR] Metal4  (4H) length: 3.373533e+05um, number of vias: 0
[08/27 21:00:56   8241s] [NR-eGR] Total length: 1.970823e+06um, number of vias: 348579
[08/27 21:00:56   8241s] [NR-eGR] --------------------------------------------------------------------------
[08/27 21:00:56   8241s] [NR-eGR] Total eGR-routed clock nets wire length: 5.545162e+04um 
[08/27 21:00:56   8241s] [NR-eGR] --------------------------------------------------------------------------
[08/27 21:00:56   8241s] Early Global Route wiring runtime: 1.80 seconds, mem = 3629.8M
[08/27 21:00:56   8241s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.805, REAL:0.731, MEM:3629.8M
[08/27 21:00:56   8241s] 0 delay mode for cte disabled.
[08/27 21:00:56   8241s] SKP cleared!
[08/27 21:00:56   8241s] 
[08/27 21:00:56   8241s] *** Finished incrementalPlace (cpu=0:15:37, real=0:03:26)***
[08/27 21:00:56   8241s] All LLGs are deleted
[08/27 21:00:56   8241s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3341.8M
[08/27 21:00:56   8241s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.020, MEM:3341.8M
[08/27 21:00:56   8241s] Start to check current routing status for nets...
[08/27 21:00:56   8242s] All nets are already routed correctly.
[08/27 21:00:56   8242s] End to check current routing status for nets (mem=3341.8M)
[08/27 21:00:56   8242s] Extraction called for design 'croc_chip' of instances=46561 and nets=44574 using extraction engine 'preRoute' .
[08/27 21:00:56   8242s] PreRoute RC Extraction called for design croc_chip.
[08/27 21:00:56   8242s] RC Extraction called in multi-corner(1) mode.
[08/27 21:00:56   8242s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/27 21:00:56   8242s] Type 'man IMPEXT-6197' for more detail.
[08/27 21:00:56   8242s] RCMode: PreRoute
[08/27 21:00:56   8242s]       RC Corner Indexes            0   
[08/27 21:00:56   8242s] Capacitance Scaling Factor   : 1.00000 
[08/27 21:00:56   8242s] Resistance Scaling Factor    : 1.00000 
[08/27 21:00:56   8242s] Clock Cap. Scaling Factor    : 1.00000 
[08/27 21:00:56   8242s] Clock Res. Scaling Factor    : 1.00000 
[08/27 21:00:56   8242s] Shrink Factor                : 1.00000
[08/27 21:00:56   8242s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/27 21:00:57   8242s] LayerId::1 widthSet size::1
[08/27 21:00:57   8242s] LayerId::2 widthSet size::1
[08/27 21:00:57   8242s] LayerId::3 widthSet size::1
[08/27 21:00:57   8242s] LayerId::4 widthSet size::1
[08/27 21:00:57   8242s] LayerId::5 widthSet size::1
[08/27 21:00:57   8242s] LayerId::6 widthSet size::1
[08/27 21:00:57   8242s] LayerId::7 widthSet size::1
[08/27 21:00:57   8242s] Updating RC grid for preRoute extraction ...
[08/27 21:00:57   8242s] Initializing multi-corner resistance tables ...
[08/27 21:00:57   8242s] {RT default_rc_corner 0 4 4 0}
[08/27 21:00:57   8242s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305640 ; uaWl: 1.000000 ; uaWlH: 0.171174 ; aWlH: 0.000000 ; Pmax: 0.827500 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/27 21:00:57   8242s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3341.836M)
[08/27 21:00:59   8244s] Compute RC Scale Done ...
[08/27 21:00:59   8244s] **optDesign ... cpu = 1:53:41, real = 0:34:21, mem = 2024.9M, totSessionCpu=2:17:24 **
[08/27 21:00:59   8244s] #################################################################################
[08/27 21:00:59   8244s] # Design Stage: PreRoute
[08/27 21:00:59   8244s] # Design Name: croc_chip
[08/27 21:00:59   8244s] # Design Mode: 130nm
[08/27 21:00:59   8244s] # Analysis Mode: MMMC OCV 
[08/27 21:00:59   8244s] # Parasitics Mode: No SPEF/RCDB
[08/27 21:00:59   8244s] # Signoff Settings: SI Off 
[08/27 21:00:59   8244s] #################################################################################
[08/27 21:00:59   8246s] Topological Sorting (REAL = 0:00:00.0, MEM = 3179.8M, InitMEM = 3174.0M)
[08/27 21:00:59   8246s] Calculate early delays in OCV mode...
[08/27 21:00:59   8246s] Calculate late delays in OCV mode...
[08/27 21:00:59   8246s] Start delay calculation (fullDC) (8 T). (MEM=3179.83)
[08/27 21:01:00   8247s] End AAE Lib Interpolated Model. (MEM=3204.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 21:01:01   8255s] Total number of fetched objects 43330
[08/27 21:01:01   8256s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/27 21:01:01   8256s] End delay calculation. (MEM=3516.31 CPU=0:00:07.6 REAL=0:00:01.0)
[08/27 21:01:01   8256s] End delay calculation (fullDC). (MEM=3516.31 CPU=0:00:09.3 REAL=0:00:02.0)
[08/27 21:01:01   8256s] *** CDM Built up (cpu=0:00:11.7  real=0:00:02.0  mem= 3516.3M) ***
[08/27 21:01:02   8259s] Deleting Lib Analyzer.
[08/27 21:01:02   8259s] Begin: GigaOpt DRV Optimization
[08/27 21:01:02   8259s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[08/27 21:01:02   8259s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 21:01:02   8259s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 21:01:02   8259s] *info: 48 skip_routing nets excluded.
[08/27 21:01:02   8259s] Info: 48 io nets excluded
[08/27 21:01:03   8259s] Info: 7 clock nets excluded from IPO operation.
[08/27 21:01:03   8259s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:17:39.6/1:13:20.3 (1.9), mem = 3548.3M
[08/27 21:01:03   8259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.10
[08/27 21:01:03   8259s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 21:01:03   8259s] ### Creating PhyDesignMc. totSessionCpu=2:17:40 mem=3548.3M
[08/27 21:01:03   8259s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 21:01:03   8259s] OPERPROF: Starting DPlace-Init at level 1, MEM:3548.3M
[08/27 21:01:03   8259s] #spOpts: N=130 minPadR=1.1 
[08/27 21:01:03   8259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3548.3M
[08/27 21:01:03   8259s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3548.3M
[08/27 21:01:03   8259s] Core basic site is CoreSite
[08/27 21:01:03   8259s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 21:01:03   8259s] Fast DP-INIT is on for default
[08/27 21:01:03   8259s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 21:01:03   8259s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.199, REAL:0.051, MEM:3548.3M
[08/27 21:01:03   8259s] OPERPROF:     Starting CMU at level 3, MEM:3548.3M
[08/27 21:01:03   8259s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3548.3M
[08/27 21:01:03   8259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.233, REAL:0.085, MEM:3548.3M
[08/27 21:01:03   8259s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3548.3MB).
[08/27 21:01:03   8259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.302, REAL:0.154, MEM:3548.3M
[08/27 21:01:03   8260s] TotalInstCnt at PhyDesignMc Initialization: 37,811
[08/27 21:01:03   8260s] ### Creating PhyDesignMc, finished. totSessionCpu=2:17:40 mem=3548.3M
[08/27 21:01:03   8260s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 21:01:03   8260s] 
[08/27 21:01:03   8260s] Creating Lib Analyzer ...
[08/27 21:01:03   8260s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 21:01:03   8260s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 21:01:03   8260s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 21:01:03   8260s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 21:01:03   8260s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 21:01:03   8260s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 21:01:03   8260s] 
[08/27 21:01:03   8260s] {RT default_rc_corner 0 4 4 0}
[08/27 21:01:03   8260s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:17:41 mem=3548.3M
[08/27 21:01:03   8260s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:17:41 mem=3548.3M
[08/27 21:01:03   8260s] Creating Lib Analyzer, finished. 
[08/27 21:01:03   8260s] 
[08/27 21:01:03   8260s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/27 21:01:03   8260s] ### Creating LA Mngr. totSessionCpu=2:17:41 mem=3548.3M
[08/27 21:01:03   8260s] ### Creating LA Mngr, finished. totSessionCpu=2:17:41 mem=3548.3M
[08/27 21:01:06   8264s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 21:01:06   8264s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/27 21:01:06   8264s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 21:01:06   8264s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/27 21:01:06   8264s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 21:01:06   8264s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 21:01:06   8264s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 21:01:06   8264s] Info: violation cost 225.119995 (cap = 0.000000, tran = 225.119995, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 21:01:06   8264s] |   359|  1608|    -5.06|    39|    71|   -15.02|  1454|  1454|     0|     0|    -2.67| -5091.61|       0|       0|       0|  53.60|          |         |
[08/27 21:01:07   8272s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 21:01:07   8272s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 21:01:07   8272s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 21:01:07   8272s] |    46|    99|    -5.06|    39|    71|   -15.02|  1460|  1460|     0|     0|    -2.47| -4503.73|     226|      23|     102|  53.83| 0:00:01.0|  3779.5M|
[08/27 21:01:07   8272s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 21:01:07   8272s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 21:01:07   8272s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 21:01:08   8272s] |    46|    99|    -5.06|    39|    71|   -15.02|  1460|  1460|     0|     0|    -2.47| -4503.73|       0|       0|       0|  53.83| 0:00:00.0|  3779.5M|
[08/27 21:01:08   8272s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 21:01:08   8272s] 
[08/27 21:01:08   8272s] ###############################################################################
[08/27 21:01:08   8272s] #
[08/27 21:01:08   8272s] #  Large fanout net report:  
[08/27 21:01:08   8272s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/27 21:01:08   8272s] #     - current density: 53.83
[08/27 21:01:08   8272s] #
[08/27 21:01:08   8272s] #  List of high fanout nets:
[08/27 21:01:08   8272s] #
[08/27 21:01:08   8272s] ###############################################################################
[08/27 21:01:08   8272s] 
[08/27 21:01:08   8272s] 
[08/27 21:01:08   8272s] =======================================================================
[08/27 21:01:08   8272s]                 Reasons for remaining drv violations
[08/27 21:01:08   8272s] =======================================================================
[08/27 21:01:08   8272s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[08/27 21:01:08   8272s] 
[08/27 21:01:08   8272s] MultiBuffering failure reasons
[08/27 21:01:08   8272s] ------------------------------------------------
[08/27 21:01:08   8272s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/27 21:01:08   8272s] *info:    14 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/27 21:01:08   8272s] 
[08/27 21:01:08   8272s] 
[08/27 21:01:08   8272s] *** Finish DRV Fixing (cpu=0:00:08.7 real=0:00:03.0 mem=3779.5M) ***
[08/27 21:01:08   8272s] 
[08/27 21:01:08   8272s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3779.5M
[08/27 21:01:08   8272s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3779.5M
[08/27 21:01:08   8272s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3779.5M
[08/27 21:01:08   8272s] OPERPROF:       Starting CMU at level 4, MEM:3779.5M
[08/27 21:01:08   8272s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3779.5M
[08/27 21:01:08   8272s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.097, REAL:0.097, MEM:3779.5M
[08/27 21:01:08   8272s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.178, REAL:0.180, MEM:3779.5M
[08/27 21:01:08   8272s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.179, REAL:0.180, MEM:3779.5M
[08/27 21:01:08   8272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.20
[08/27 21:01:08   8272s] OPERPROF: Starting RefinePlace at level 1, MEM:3779.5M
[08/27 21:01:08   8272s] *** Starting refinePlace (2:17:53 mem=3779.5M) ***
[08/27 21:01:08   8273s] Total net bbox length = 1.559e+06 (7.442e+05 8.147e+05) (ext = 3.318e+04)
[08/27 21:01:08   8273s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:01:08   8273s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3779.5M
[08/27 21:01:08   8273s] Starting refinePlace ...
[08/27 21:01:08   8273s] ** Cut row section cpu time 0:00:00.0.
[08/27 21:01:08   8273s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 21:01:08   8274s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.3, real=0:00:00.0, mem=3779.5MB) @(2:17:53 - 2:17:54).
[08/27 21:01:08   8274s] Move report: preRPlace moves 385 insts, mean move: 1.18 um, max move: 7.14 um
[08/27 21:01:08   8274s] 	Max move on inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC7580_FE_OFN2816_all_periph_obi_req_228): (362.40, 1265.28) --> (365.76, 1261.50)
[08/27 21:01:08   8274s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_8
[08/27 21:01:08   8274s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 21:01:09   8274s] 
[08/27 21:01:09   8274s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 21:01:10   8276s] Move report: legalization moves 10 insts, mean move: 6.26 um, max move: 9.12 um
[08/27 21:01:10   8276s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OFC7708_gen_512x32xBx1_rdata64_39): (1419.84, 611.34) --> (1428.96, 611.34)
[08/27 21:01:10   8276s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:02.0, mem=3779.5MB) @(2:17:54 - 2:17:56).
[08/27 21:01:10   8276s] Move report: Detail placement moves 391 insts, mean move: 1.31 um, max move: 12.42 um
[08/27 21:01:10   8276s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OFC7744_gen_512x32xBx1_rdata64_24): (603.36, 547.08) --> (594.72, 550.86)
[08/27 21:01:10   8276s] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 3779.5MB
[08/27 21:01:10   8276s] Statistics of distance of Instance movement in refine placement:
[08/27 21:01:10   8276s]   maximum (X+Y) =        12.42 um
[08/27 21:01:10   8276s]   inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OFC7744_gen_512x32xBx1_rdata64_24) with max move: (603.36, 547.08) -> (594.72, 550.86)
[08/27 21:01:10   8276s]   mean    (X+Y) =         1.31 um
[08/27 21:01:10   8276s] Summary Report:
[08/27 21:01:10   8276s] Instances move: 391 (out of 38060 movable)
[08/27 21:01:10   8276s] Instances flipped: 0
[08/27 21:01:10   8276s] Mean displacement: 1.31 um
[08/27 21:01:10   8276s] Max displacement: 12.42 um (Instance: i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OFC7744_gen_512x32xBx1_rdata64_24) (603.36, 547.08) -> (594.72, 550.86)
[08/27 21:01:10   8276s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_8
[08/27 21:01:10   8276s] Total instances moved : 391
[08/27 21:01:10   8276s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.394, REAL:1.881, MEM:3779.5M
[08/27 21:01:10   8276s] Total net bbox length = 1.559e+06 (7.445e+05 8.148e+05) (ext = 3.318e+04)
[08/27 21:01:10   8276s] Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 3779.5MB
[08/27 21:01:10   8276s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:02.0, mem=3779.5MB) @(2:17:53 - 2:17:57).
[08/27 21:01:10   8276s] *** Finished refinePlace (2:17:57 mem=3779.5M) ***
[08/27 21:01:10   8276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.20
[08/27 21:01:10   8276s] OPERPROF: Finished RefinePlace at level 1, CPU:3.567, REAL:2.055, MEM:3779.5M
[08/27 21:01:10   8277s] *** maximum move = 12.42 um ***
[08/27 21:01:10   8277s] *** Finished re-routing un-routed nets (3779.5M) ***
[08/27 21:01:11   8277s] OPERPROF: Starting DPlace-Init at level 1, MEM:3779.5M
[08/27 21:01:11   8277s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3779.5M
[08/27 21:01:11   8277s] OPERPROF:     Starting CMU at level 3, MEM:3779.5M
[08/27 21:01:11   8277s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3779.5M
[08/27 21:01:11   8277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.073, REAL:0.074, MEM:3779.5M
[08/27 21:01:11   8277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.143, REAL:0.144, MEM:3779.5M
[08/27 21:01:11   8277s] 
[08/27 21:01:11   8277s] *** Finish Physical Update (cpu=0:00:05.2 real=0:00:03.0 mem=3779.5M) ***
[08/27 21:01:11   8278s] TotalInstCnt at PhyDesignMc Destruction: 38,060
[08/27 21:01:11   8278s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.10
[08/27 21:01:11   8278s] *** DrvOpt [finish] : cpu/real = 0:00:18.4/0:00:08.5 (2.2), totSession cpu/real = 2:17:58.0/1:13:28.8 (1.9), mem = 3571.6M
[08/27 21:01:11   8278s] 
[08/27 21:01:11   8278s] =============================================================================================
[08/27 21:01:11   8278s]  Step TAT Report for DrvOpt #4
[08/27 21:01:11   8278s] =============================================================================================
[08/27 21:01:11   8278s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 21:01:11   8278s] ---------------------------------------------------------------------------------------------
[08/27 21:01:11   8278s] [ RefinePlace            ]      1   0:00:03.5  (  40.0 % )     0:00:03.5 /  0:00:05.2    1.5
[08/27 21:01:11   8278s] [ SlackTraversorInit     ]      1   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 21:01:11   8278s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 21:01:11   8278s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:01:11   8278s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   4.4 % )     0:00:00.4 /  0:00:00.5    1.4
[08/27 21:01:11   8278s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.8 % )     0:00:00.5 /  0:00:00.5    1.1
[08/27 21:01:11   8278s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:01:11   8278s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.6 /  0:00:07.4    4.5
[08/27 21:01:11   8278s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:01:11   8278s] [ OptEval                ]      5   0:00:00.6  (   6.8 % )     0:00:00.6 /  0:00:03.7    6.3
[08/27 21:01:11   8278s] [ OptCommit              ]      5   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 21:01:11   8278s] [ IncrTimingUpdate       ]      4   0:00:00.6  (   6.8 % )     0:00:00.6 /  0:00:02.4    4.1
[08/27 21:01:11   8278s] [ PostCommitDelayCalc    ]      5   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:01.1    3.9
[08/27 21:01:11   8278s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.5    5.5
[08/27 21:01:11   8278s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.3    3.6
[08/27 21:01:11   8278s] [ MISC                   ]          0:00:02.2  (  25.1 % )     0:00:02.2 /  0:00:03.8    1.7
[08/27 21:01:11   8278s] ---------------------------------------------------------------------------------------------
[08/27 21:01:11   8278s]  DrvOpt #4 TOTAL                    0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:18.6    2.2
[08/27 21:01:11   8278s] ---------------------------------------------------------------------------------------------
[08/27 21:01:11   8278s] 
[08/27 21:01:11   8278s] End: GigaOpt DRV Optimization
[08/27 21:01:11   8278s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/27 21:01:11   8278s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3218.6M
[08/27 21:01:11   8278s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.049, REAL:0.049, MEM:3218.6M
[08/27 21:01:12   8279s] 
------------------------------------------------------------
     Summary (cpu=0.31min real=0.15min mem=3218.6M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.473  | -2.473  | -0.583  | -1.243  |   N/A   |  6.848  | -0.230  | -0.476  |
|           TNS (ns):| -4503.7 | -4485.4 | -15.475 | -2.072  |   N/A   |  0.000  | -1.017  | -0.803  |
|    Violating Paths:|  2682   |  2644   |   32    |    4    |   N/A   |    0    |   13    |    2    |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.121   |    169 (169)     |
|   max_tran     |      0 (0)       |   0.000    |     39 (78)      |
|   max_fanout   |   1460 (1460)    |    -62     |   1462 (1462)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.829%
Routing Overflow: 0.40% H and 1.64% V
------------------------------------------------------------
**optDesign ... cpu = 1:54:17, real = 0:34:34, mem = 2212.8M, totSessionCpu=2:18:00 **
[08/27 21:01:12   8279s] OPERPROF: Starting HotSpotCal at level 1, MEM:3217.5M
[08/27 21:01:12   8279s] [hotspot] +------------+---------------+---------------+
[08/27 21:01:12   8279s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 21:01:12   8279s] [hotspot] +------------+---------------+---------------+
[08/27 21:01:12   8279s] [hotspot] | normalized |         25.70 |         56.00 |
[08/27 21:01:12   8279s] [hotspot] +------------+---------------+---------------+
[08/27 21:01:12   8279s] Local HotSpot Analysis: normalized max congestion hotspot area = 25.70, normalized total congestion hotspot area = 56.00 (area is in unit of 4 std-cell row bins)
[08/27 21:01:12   8279s] [hotspot] max/total 25.70/56.00, big hotspot (>10) total 47.87
[08/27 21:01:12   8279s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 21:01:12   8279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:01:12   8279s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 21:01:12   8279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:01:12   8279s] [hotspot] |  1  |   547.08   577.32   637.80   728.52 |       29.57   |
[08/27 21:01:12   8279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:01:12   8279s] [hotspot] |  2  |  1393.80   516.84  1454.28   698.28 |       20.20   |
[08/27 21:01:12   8279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:01:12   8279s] [hotspot] |  3  |   547.08   516.84   607.56   577.32 |        2.49   |
[08/27 21:01:12   8279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:01:12   8279s] [hotspot] |  4  |   577.32   365.64   637.80   426.12 |        1.57   |
[08/27 21:01:12   8279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:01:12   8279s] [hotspot] |  5  |   456.36   698.28   516.84   758.76 |        0.52   |
[08/27 21:01:12   8279s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:01:12   8279s] Top 5 hotspots total area: 54.36
[08/27 21:01:12   8279s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.022, MEM:3219.0M
[08/27 21:01:12   8279s] *** Timing NOT met, worst failing slack is -2.473
[08/27 21:01:12   8279s] *** Check timing (0:00:00.0)
[08/27 21:01:12   8279s] Deleting Lib Analyzer.
[08/27 21:01:12   8279s] Begin: GigaOpt Optimization in WNS mode
[08/27 21:01:12   8279s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[08/27 21:01:12   8279s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 21:01:12   8279s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 21:01:12   8279s] *info: 48 skip_routing nets excluded.
[08/27 21:01:12   8279s] Info: 48 io nets excluded
[08/27 21:01:12   8280s] Info: 7 clock nets excluded from IPO operation.
[08/27 21:01:12   8280s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:18:00.0/1:13:29.8 (1.9), mem = 3219.0M
[08/27 21:01:12   8280s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.11
[08/27 21:01:12   8280s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 21:01:12   8280s] ### Creating PhyDesignMc. totSessionCpu=2:18:00 mem=3219.0M
[08/27 21:01:12   8280s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 21:01:12   8280s] OPERPROF: Starting DPlace-Init at level 1, MEM:3219.0M
[08/27 21:01:12   8280s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 21:01:12   8280s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3219.0M
[08/27 21:01:12   8280s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 21:01:12   8280s] OPERPROF:     Starting CMU at level 3, MEM:3219.0M
[08/27 21:01:12   8280s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3219.0M
[08/27 21:01:12   8280s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.056, MEM:3219.0M
[08/27 21:01:12   8280s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3219.0MB).
[08/27 21:01:12   8280s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.131, MEM:3219.0M
[08/27 21:01:12   8280s] TotalInstCnt at PhyDesignMc Initialization: 38,060
[08/27 21:01:12   8280s] ### Creating PhyDesignMc, finished. totSessionCpu=2:18:00 mem=3219.0M
[08/27 21:01:12   8280s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 21:01:13   8280s] 
[08/27 21:01:13   8280s] Creating Lib Analyzer ...
[08/27 21:01:13   8280s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 21:01:13   8280s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 21:01:13   8280s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 21:01:13   8280s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 21:01:13   8280s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 21:01:13   8280s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 21:01:13   8280s] 
[08/27 21:01:13   8280s] {RT default_rc_corner 0 4 4 0}
[08/27 21:01:13   8280s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:18:01 mem=3219.0M
[08/27 21:01:13   8280s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:18:01 mem=3219.0M
[08/27 21:01:13   8280s] Creating Lib Analyzer, finished. 
[08/27 21:01:13   8280s] 
[08/27 21:01:13   8280s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/27 21:01:13   8280s] ### Creating LA Mngr. totSessionCpu=2:18:01 mem=3219.0M
[08/27 21:01:13   8280s] ### Creating LA Mngr, finished. totSessionCpu=2:18:01 mem=3219.0M
[08/27 21:01:15   8282s] *info: 2 don't touch nets excluded
[08/27 21:01:15   8282s] *info: 48 io nets excluded
[08/27 21:01:15   8282s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 21:01:15   8282s] *info: 7 clock nets excluded
[08/27 21:01:15   8282s] *info: 2 special nets excluded.
[08/27 21:01:15   8282s] *info: 48 skip_routing nets excluded.
[08/27 21:01:15   8283s] *info: 32 multi-driver nets excluded.
[08/27 21:01:15   8283s] *info: 1276 no-driver nets excluded.
[08/27 21:01:16   8283s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2714319.4
[08/27 21:01:16   8283s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/27 21:01:16   8283s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/27 21:01:16   8283s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/27 21:01:16   8283s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/27 21:01:16   8283s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/27 21:01:16   8283s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/27 21:01:16   8284s] ** GigaOpt Optimizer WNS Slack -2.473 TNS Slack -4503.733 Density 53.83
[08/27 21:01:16   8284s] Optimizer WNS Pass 0
[08/27 21:01:16   8284s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -1.243 TNS -17.548; mem2reg* WNS -0.230 TNS -1.017; reg2mem* WNS -0.476 TNS -0.803; reg2reg* WNS -2.473 TNS -4485.382; HEPG WNS -2.473 TNS -4486.185; all paths WNS -2.473 TNS -4503.733
[08/27 21:01:16   8284s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 21:01:16   8284s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 21:01:16   8284s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 21:01:17   8284s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:01:17   8284s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:01:17   8284s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:01:17   8284s] |  -2.473|   -2.473|-4486.185|-4503.733|    53.83%|   0:00:01.0| 3428.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:01:17   8284s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1906__reg/D                          |
[08/27 21:01:17   8285s] |  -2.423|   -2.423|-4354.552|-4372.100|    53.83%|   0:00:00.0| 3735.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:01:17   8285s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1906__reg/D                          |
[08/27 21:01:17   8286s] |  -2.342|   -2.342|-4286.254|-4303.801|    53.83%|   0:00:00.0| 3736.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:01:17   8286s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1906__reg/D                          |
[08/27 21:01:18   8287s] |  -2.320|   -2.320|-4219.979|-4237.526|    53.83%|   0:00:01.0| 3737.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:01:18   8287s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1906__reg/D                          |
[08/27 21:01:18   8288s] |  -2.182|   -2.182|-4152.367|-4169.915|    53.83%|   0:00:00.0| 3739.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:01:18   8288s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 21:01:19   8290s] |  -2.137|   -2.137|-4047.157|-4064.705|    53.84%|   0:00:01.0| 3741.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:19   8290s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_53__reg/D           |
[08/27 21:01:19   8291s] |  -2.115|   -2.115|-3986.542|-4004.090|    53.84%|   0:00:00.0| 3741.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:19   8291s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_53__reg/D           |
[08/27 21:01:19   8292s] |  -2.065|   -2.065|-3864.735|-3882.282|    53.85%|   0:00:00.0| 3743.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:19   8292s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_53__reg/D           |
[08/27 21:01:20   8293s] |  -2.035|   -2.035|-3788.051|-3805.599|    53.85%|   0:00:01.0| 3743.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:20   8293s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_53__reg/D           |
[08/27 21:01:20   8294s] |  -2.016|   -2.016|-3743.833|-3761.381|    53.86%|   0:00:00.0| 3743.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:20   8294s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:20   8295s] |  -1.995|   -1.995|-3696.015|-3713.563|    53.86%|   0:00:00.0| 3743.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:20   8295s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:20   8296s] |  -1.984|   -1.984|-3675.427|-3692.974|    53.86%|   0:00:00.0| 3743.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:20   8296s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:21   8297s] |  -1.964|   -1.964|-3623.868|-3641.416|    53.87%|   0:00:01.0| 3743.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:21   8297s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:22   8299s] |  -1.885|   -1.885|-3417.187|-3434.735|    53.87%|   0:00:01.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:22   8299s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:22   8300s] |  -1.835|   -1.835|-3284.510|-3302.058|    53.87%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:01:22   8300s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 21:01:22   8301s] |  -1.774|   -1.774|-3229.528|-3247.076|    53.87%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:22   8301s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:22   8302s] |  -1.744|   -1.744|-3185.554|-3203.102|    53.88%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:22   8302s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:23   8303s] |  -1.731|   -1.731|-3151.533|-3169.081|    53.88%|   0:00:01.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:23   8303s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:23   8303s] |  -1.704|   -1.704|-3079.492|-3097.040|    53.88%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:23   8303s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:23   8304s] |  -1.682|   -1.682|-3021.216|-3038.764|    53.88%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:23   8304s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:23   8305s] |  -1.661|   -1.661|-2966.645|-2984.193|    53.88%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:23   8305s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:24   8306s] |  -1.641|   -1.641|-2915.023|-2932.571|    53.89%|   0:00:01.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:24   8306s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:24   8307s] |  -1.625|   -1.625|-2864.083|-2881.631|    53.90%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:24   8307s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:24   8308s] |  -1.604|   -1.604|-2816.033|-2833.580|    53.90%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:24   8308s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:25   8310s] |  -1.581|   -1.581|-2756.280|-2773.828|    53.91%|   0:00:01.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:25   8310s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:25   8312s] |  -1.529|   -1.529|-2636.131|-2653.679|    53.92%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:25   8312s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:26   8313s] |  -1.510|   -1.510|-2587.921|-2605.469|    53.93%|   0:00:01.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:26   8313s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:26   8314s] |  -1.496|   -1.496|-2551.245|-2568.793|    53.93%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:26   8314s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:26   8315s] |  -1.476|   -1.476|-2498.690|-2516.238|    53.94%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:26   8315s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:27   8318s] |  -1.444|   -1.444|-2447.438|-2464.985|    53.95%|   0:00:01.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:27   8318s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:28   8320s] |  -1.442|   -1.442|-2423.810|-2441.358|    53.97%|   0:00:01.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:28   8320s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:28   8321s] |  -1.423|   -1.423|-2406.849|-2424.397|    53.97%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:01:28   8321s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1906__reg/D                          |
[08/27 21:01:28   8322s] |  -1.397|   -1.397|-2377.308|-2394.856|    53.98%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:01:28   8322s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 21:01:29   8323s] |  -1.397|   -1.397|-2367.270|-2384.818|    53.98%|   0:00:01.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:01:29   8323s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 21:01:29   8325s] |  -1.360|   -1.360|-2306.062|-2323.610|    54.01%|   0:00:00.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:29   8325s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:30   8329s] |  -1.342|   -1.342|-2248.962|-2266.510|    54.04%|   0:00:01.0| 3762.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:30   8329s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:33   8344s] |  -1.327|   -1.327|-2239.634|-2257.181|    54.08%|   0:00:03.0| 3781.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:33   8344s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:34   8345s] |  -1.298|   -1.298|-2199.773|-2217.321|    54.08%|   0:00:01.0| 3781.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:01:34   8345s] |        |         |         |         |          |            |        |            |         | 80__reg/D                                          |
[08/27 21:01:34   8347s] |  -1.271|   -1.271|-2108.806|-2126.354|    54.09%|   0:00:00.0| 3781.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:01:34   8347s] |        |         |         |         |          |            |        |            |         | 80__reg/D                                          |
[08/27 21:01:34   8348s] |  -1.250|   -1.250|-2051.989|-2069.537|    54.09%|   0:00:00.0| 3781.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:01:34   8348s] |        |         |         |         |          |            |        |            |         | 80__reg/D                                          |
[08/27 21:01:35   8350s] |  -1.236|   -1.243|-2019.412|-2036.960|    54.09%|   0:00:01.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:01:35   8350s] |        |         |         |         |          |            |        |            |         | 80__reg/D                                          |
[08/27 21:01:35   8352s] |  -1.218|   -1.243|-1978.410|-1995.958|    54.10%|   0:00:00.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:01:35   8352s] |        |         |         |         |          |            |        |            |         | 80__reg/D                                          |
[08/27 21:01:36   8354s] |  -1.218|   -1.243|-1974.630|-1992.178|    54.11%|   0:00:01.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:01:36   8354s] |        |         |         |         |          |            |        |            |         | 80__reg/D                                          |
[08/27 21:01:36   8355s] |  -1.201|   -1.243|-1935.180|-1952.728|    54.11%|   0:00:00.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:01:36   8355s] |        |         |         |         |          |            |        |            |         | 80__reg/D                                          |
[08/27 21:01:37   8358s] |  -1.178|   -1.243|-1901.449|-1918.997|    54.12%|   0:00:01.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:37   8358s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:38   8361s] |  -1.159|   -1.243|-1854.867|-1872.415|    54.15%|   0:00:01.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:38   8361s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:38   8366s] |  -1.134|   -1.243|-1810.469|-1828.016|    54.15%|   0:00:00.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:38   8366s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:39   8368s] |  -1.108|   -1.243|-1746.658|-1764.205|    54.17%|   0:00:01.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:39   8368s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:39   8369s] |  -1.087|   -1.243|-1715.141|-1732.689|    54.17%|   0:00:00.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:39   8369s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:40   8371s] |  -1.079|   -1.243|-1703.894|-1721.441|    54.18%|   0:00:01.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:40   8371s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:40   8372s] |  -1.027|   -1.243|-1646.523|-1664.071|    54.18%|   0:00:00.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:40   8372s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:41   8376s] |  -1.001|   -1.243|-1596.952|-1614.500|    54.20%|   0:00:01.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 21:01:41   8376s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 21:01:41   8378s] |  -0.984|   -1.243|-1556.196|-1573.744|    54.20%|   0:00:00.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:41   8378s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:42   8380s] |  -0.975|   -1.243|-1537.390|-1554.938|    54.22%|   0:00:01.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:42   8380s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:42   8382s] |  -0.954|   -1.243|-1486.431|-1503.979|    54.23%|   0:00:00.0| 3781.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:42   8382s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 21:01:46   8392s] |  -0.931|   -1.243|-1454.526|-1472.074|    54.24%|   0:00:04.0| 3874.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:01:46   8392s] |        |         |         |         |          |            |        |            |         | ntroller_i.instr_i_15__reg/D                       |
[08/27 21:01:46   8396s] |  -0.908|   -1.243|-1427.666|-1445.214|    54.26%|   0:00:00.0| 3874.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:01:46   8396s] |        |         |         |         |          |            |        |            |         | ntroller_i.instr_i_15__reg/D                       |
[08/27 21:01:47   8400s] |  -0.887|   -1.243|-1380.285|-1397.832|    54.29%|   0:00:01.0| 3874.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:01:47   8400s] |        |         |         |         |          |            |        |            |         | 84__reg/D                                          |
[08/27 21:01:48   8402s] |  -0.866|   -1.243|-1333.169|-1350.717|    54.31%|   0:00:01.0| 3874.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:01:48   8402s] |        |         |         |         |          |            |        |            |         | 87__reg/D                                          |
[08/27 21:01:49   8407s] |  -0.852|   -1.243|-1296.331|-1313.879|    54.37%|   0:00:01.0| 3874.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:01:49   8407s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 21:01:49   8408s] |  -0.830|   -1.243|-1258.985|-1276.533|    54.38%|   0:00:00.0| 3874.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:49   8408s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:01:51   8415s] |  -0.825|   -1.243|-1244.231|-1261.780|    54.43%|   0:00:02.0| 3874.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:51   8415s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:01:52   8419s] |  -0.809|   -1.243|-1206.250|-1223.799|    54.43%|   0:00:01.0| 3874.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:52   8419s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:01:54   8427s] |  -0.795|   -1.243|-1171.724|-1189.272|    54.44%|   0:00:02.0| 3912.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:54   8427s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:01:55   8431s] |  -0.782|   -1.243|-1139.645|-1157.193|    54.47%|   0:00:01.0| 3912.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:55   8431s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:01:57   8438s] |  -0.767|   -1.243|-1116.027|-1133.575|    54.47%|   0:00:02.0| 3912.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:57   8438s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:01:59   8445s] |  -0.754|   -1.243|-1081.881|-1099.430|    54.50%|   0:00:02.0| 3912.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:01:59   8445s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:00   8452s] |  -0.750|   -1.243|-1063.401|-1080.949|    54.53%|   0:00:01.0| 3912.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:00   8452s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:01   8455s] |  -0.741|   -1.243|-1042.578|-1060.126|    54.54%|   0:00:01.0| 3912.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:01   8455s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:02   8459s] |  -0.737|   -1.243|-1034.065|-1051.614|    54.56%|   0:00:01.0| 3912.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:02   8459s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:03   8463s] |  -0.729|   -1.243|-1021.170|-1038.718|    54.57%|   0:00:01.0| 3912.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:03   8463s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:04   8465s] |  -0.724|   -1.243|-1008.774|-1026.322|    54.58%|   0:00:01.0| 3912.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:04   8465s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:06   8474s] |  -0.715|   -1.243| -988.432|-1005.980|    54.59%|   0:00:02.0| 3950.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:06   8474s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:07   8477s] |  -0.703|   -1.243| -963.464| -981.013|    54.60%|   0:00:01.0| 3950.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:07   8477s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:08   8484s] |  -0.697|   -1.243| -946.361| -963.909|    54.59%|   0:00:01.0| 3950.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:08   8484s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:09   8488s] |  -0.688|   -1.243| -929.084| -946.632|    54.61%|   0:00:01.0| 3950.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:09   8488s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:10   8496s] |  -0.687|   -1.243| -921.616| -939.164|    54.63%|   0:00:01.0| 3950.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:10   8496s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:11   8498s] |  -0.681|   -1.243| -910.880| -928.428|    54.64%|   0:00:01.0| 3950.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:11   8498s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:13   8510s] |  -0.677|   -1.243| -899.041| -916.590|    54.64%|   0:00:02.0| 4060.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:13   8510s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:15   8517s] |  -0.673|   -1.243| -890.733| -908.282|    54.65%|   0:00:02.0| 4060.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:15   8517s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:16   8520s] |  -0.668|   -1.243| -881.583| -899.131|    54.66%|   0:00:01.0| 4060.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:16   8520s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:17   8522s] |  -0.667|   -1.243| -876.679| -894.227|    54.66%|   0:00:01.0| 4060.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:17   8522s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:19   8536s] |  -0.667|   -1.243| -796.778| -814.326|    54.79%|   0:00:02.0| 4060.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:19   8536s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:21   8545s] |  -0.664|   -1.243| -795.550| -813.098|    54.90%|   0:00:02.0| 4060.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:21   8545s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:22   8549s] |  -0.664|   -1.243| -795.510| -813.058|    54.93%|   0:00:01.0| 4060.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:22   8549s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:23   8550s] |  -0.664|   -1.243| -795.144| -812.692|    54.94%|   0:00:01.0| 4060.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:23   8550s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:23   8552s] |  -0.664|   -1.243| -795.141| -812.689|    54.95%|   0:00:00.0| 4060.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:23   8552s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:24   8553s] |  -0.664|   -1.243| -795.141| -812.689|    54.95%|   0:00:01.0| 4060.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:24   8553s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_8__reg/D            |
[08/27 21:02:24   8553s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:02:24   8553s] 
[08/27 21:02:24   8553s] *** Finish Core Optimize Step (cpu=0:04:29 real=0:01:08 mem=4060.9M) ***
[08/27 21:02:24   8553s] Active Path Group: mem2reg reg2mem  
[08/27 21:02:24   8553s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:02:24   8553s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:02:24   8553s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:02:24   8553s] |  -0.230|   -1.243|  -0.969| -812.689|    54.95%|   0:00:00.0| 4060.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:02:24   8553s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_12__reg/D                       |
[08/27 21:02:24   8554s] |   0.010|   -1.243|   0.000| -812.689|    54.95%|   0:00:00.0| 4060.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:02:24   8554s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_15__reg/D                       |
[08/27 21:02:24   8554s] |   0.035|   -1.243|   0.000| -812.689|    54.96%|   0:00:00.0| 4060.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:02:24   8554s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_19__reg/D                       |
[08/27 21:02:25   8554s] |   0.058|   -1.243|   0.000| -812.689|    54.96%|   0:00:01.0| 4060.9M|          NA|       NA| NA                                                 |
[08/27 21:02:25   8554s] |   0.058|   -1.243|   0.000| -812.689|    54.96%|   0:00:00.0| 4060.9M|func_view_wc|       NA| NA                                                 |
[08/27 21:02:25   8554s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:02:25   8554s] 
[08/27 21:02:25   8554s] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=4060.9M) ***
[08/27 21:02:25   8554s] Active Path Group: in2out in2reg reg2out default 
[08/27 21:02:25   8555s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:02:25   8555s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:02:25   8555s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:02:25   8555s] |  -1.243|   -1.243| -17.548| -812.689|    54.96%|   0:00:00.0| 4060.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:02:27   8564s] |  -1.010|   -1.010| -17.315| -807.303|    54.97%|   0:00:02.0| 4060.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:02:27   8564s] |  -0.995|   -0.995| -17.300| -807.288|    54.97%|   0:00:00.0| 4060.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:02:27   8566s] |  -0.987|   -0.987| -17.292| -807.280|    54.97%|   0:00:00.0| 4060.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:02:27   8567s] |  -0.985|   -0.985| -17.290| -807.278|    54.97%|   0:00:00.0| 4060.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:02:28   8568s] |  -0.982|   -0.982| -17.287| -807.275|    54.97%|   0:00:01.0| 4060.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:02:28   8569s] |  -0.974|   -0.974| -17.279| -807.267|    54.97%|   0:00:00.0| 4060.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:02:28   8570s] |  -0.967|   -0.967| -17.272| -807.260|    54.97%|   0:00:00.0| 4060.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:02:29   8572s] |  -0.965|   -0.965| -17.270| -807.258|    54.97%|   0:00:01.0| 4060.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:02:29   8572s] |  -0.962|   -0.962| -17.267| -807.255|    54.97%|   0:00:00.0| 4060.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:02:30   8577s] |  -0.962|   -0.962| -17.267| -807.243|    54.98%|   0:00:01.0| 4060.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:02:30   8577s] |  -0.962|   -0.962| -17.267| -807.243|    54.98%|   0:00:00.0| 4060.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:02:30   8577s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:02:30   8577s] 
[08/27 21:02:30   8577s] *** Finish Core Optimize Step (cpu=0:00:22.3 real=0:00:05.0 mem=4060.9M) ***
[08/27 21:02:30   8577s] 
[08/27 21:02:30   8577s] *** Finished Optimize Step Cumulative (cpu=0:04:53 real=0:01:14 mem=4060.9M) ***
[08/27 21:02:30   8577s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -0.962 TNS -17.267; mem2reg* WNS 0.060 TNS 0.000; reg2mem* WNS 0.527 TNS 0.000; reg2reg* WNS -0.662 TNS -789.975; HEPG WNS -0.662 TNS -789.975; all paths WNS -0.962 TNS -807.243
[08/27 21:02:30   8577s] ** GigaOpt Optimizer WNS Slack -0.962 TNS Slack -807.243 Density 54.98
[08/27 21:02:30   8577s] Placement Snapshot: Density distribution:
[08/27 21:02:30   8577s] [1.00 -  +++]: 32 (3.79%)
[08/27 21:02:30   8577s] [0.95 - 1.00]: 22 (2.60%)
[08/27 21:02:30   8577s] [0.90 - 0.95]: 12 (1.42%)
[08/27 21:02:30   8577s] [0.85 - 0.90]: 6 (0.71%)
[08/27 21:02:30   8577s] [0.80 - 0.85]: 14 (1.66%)
[08/27 21:02:30   8577s] [0.75 - 0.80]: 27 (3.20%)
[08/27 21:02:30   8577s] [0.70 - 0.75]: 27 (3.20%)
[08/27 21:02:30   8577s] [0.65 - 0.70]: 28 (3.31%)
[08/27 21:02:30   8577s] [0.60 - 0.65]: 46 (5.44%)
[08/27 21:02:30   8577s] [0.55 - 0.60]: 45 (5.33%)
[08/27 21:02:30   8577s] [0.50 - 0.55]: 62 (7.34%)
[08/27 21:02:30   8577s] [0.45 - 0.50]: 69 (8.17%)
[08/27 21:02:30   8577s] [0.40 - 0.45]: 76 (8.99%)
[08/27 21:02:30   8577s] [0.35 - 0.40]: 100 (11.83%)
[08/27 21:02:30   8577s] [0.30 - 0.35]: 132 (15.62%)
[08/27 21:02:30   8577s] [0.25 - 0.30]: 116 (13.73%)
[08/27 21:02:30   8577s] [0.20 - 0.25]: 28 (3.31%)
[08/27 21:02:30   8577s] [0.15 - 0.20]: 1 (0.12%)
[08/27 21:02:30   8577s] [0.10 - 0.15]: 2 (0.24%)
[08/27 21:02:30   8577s] [0.05 - 0.10]: 0 (0.00%)
[08/27 21:02:30   8577s] [0.00 - 0.05]: 0 (0.00%)
[08/27 21:02:30   8577s] Begin: Area Reclaim Optimization
[08/27 21:02:30   8577s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:22:57.3/1:14:47.9 (1.9), mem = 4060.9M
[08/27 21:02:31   8578s] Reclaim Optimization WNS Slack -0.962  TNS Slack -807.243 Density 54.98
[08/27 21:02:31   8578s] +----------+---------+--------+--------+------------+--------+
[08/27 21:02:31   8578s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/27 21:02:31   8578s] +----------+---------+--------+--------+------------+--------+
[08/27 21:02:31   8578s] |    54.98%|        -|  -0.962|-807.243|   0:00:00.0| 4060.9M|
[08/27 21:02:31   8578s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 21:02:35   8590s] |    54.65%|      452|  -0.962|-787.250|   0:00:04.0| 4060.9M|
[08/27 21:02:42   8611s] |    54.54%|      467|  -0.956|-840.942|   0:00:07.0| 4060.9M|
[08/27 21:02:42   8612s] |    54.54%|        0|  -0.956|-840.942|   0:00:00.0| 4060.9M|
[08/27 21:02:42   8612s] +----------+---------+--------+--------+------------+--------+
[08/27 21:02:42   8612s] Reclaim Optimization End WNS Slack -0.956  TNS Slack -840.942 Density 54.54
[08/27 21:02:42   8612s] 
[08/27 21:02:42   8612s] ** Summary: Restruct = 0 Buffer Deletion = 423 Declone = 33 Resize = 316 **
[08/27 21:02:42   8612s] --------------------------------------------------------------
[08/27 21:02:42   8612s] |                                   | Total     | Sequential |
[08/27 21:02:42   8612s] --------------------------------------------------------------
[08/27 21:02:42   8612s] | Num insts resized                 |     316  |       5    |
[08/27 21:02:42   8612s] | Num insts undone                  |     151  |       0    |
[08/27 21:02:42   8612s] | Num insts Downsized               |     316  |       5    |
[08/27 21:02:42   8612s] | Num insts Samesized               |       0  |       0    |
[08/27 21:02:42   8612s] | Num insts Upsized                 |       0  |       0    |
[08/27 21:02:42   8612s] | Num multiple commits+uncommits    |       0  |       -    |
[08/27 21:02:42   8612s] --------------------------------------------------------------
[08/27 21:02:42   8612s] End: Core Area Reclaim Optimization (cpu = 0:00:34.7) (real = 0:00:12.0) **
[08/27 21:02:42   8612s] *** AreaOpt [finish] : cpu/real = 0:00:34.7/0:00:11.7 (3.0), totSession cpu/real = 2:23:32.0/1:14:59.6 (1.9), mem = 4060.9M
[08/27 21:02:42   8612s] 
[08/27 21:02:42   8612s] =============================================================================================
[08/27 21:02:42   8612s]  Step TAT Report for AreaOpt #7
[08/27 21:02:42   8612s] =============================================================================================
[08/27 21:02:42   8612s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 21:02:42   8612s] ---------------------------------------------------------------------------------------------
[08/27 21:02:42   8612s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 21:02:42   8612s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:02:42   8612s] [ OptSingleIteration     ]      3   0:00:00.3  (   2.5 % )     0:00:10.4 /  0:00:33.4    3.2
[08/27 21:02:42   8612s] [ OptGetWeight           ]    482   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:02:42   8612s] [ OptEval                ]    482   0:00:01.7  (  14.3 % )     0:00:01.7 /  0:00:09.1    5.4
[08/27 21:02:42   8612s] [ OptCommit              ]    482   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.1
[08/27 21:02:42   8612s] [ IncrTimingUpdate       ]    242   0:00:07.3  (  62.3 % )     0:00:07.3 /  0:00:21.7    3.0
[08/27 21:02:42   8612s] [ PostCommitDelayCalc    ]    522   0:00:00.8  (   6.5 % )     0:00:00.8 /  0:00:01.9    2.6
[08/27 21:02:42   8612s] [ MISC                   ]          0:00:01.0  (   8.5 % )     0:00:01.0 /  0:00:01.0    1.0
[08/27 21:02:42   8612s] ---------------------------------------------------------------------------------------------
[08/27 21:02:42   8612s]  AreaOpt #7 TOTAL                   0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:34.7    3.0
[08/27 21:02:42   8612s] ---------------------------------------------------------------------------------------------
[08/27 21:02:42   8612s] 
[08/27 21:02:42   8612s] End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:12, mem=3824.90M, totSessionCpu=2:23:32).
[08/27 21:02:42   8612s] Placement Snapshot: Density distribution:
[08/27 21:02:42   8612s] [1.00 -  +++]: 35 (4.14%)
[08/27 21:02:42   8612s] [0.95 - 1.00]: 19 (2.25%)
[08/27 21:02:42   8612s] [0.90 - 0.95]: 12 (1.42%)
[08/27 21:02:42   8612s] [0.85 - 0.90]: 7 (0.83%)
[08/27 21:02:42   8612s] [0.80 - 0.85]: 16 (1.89%)
[08/27 21:02:42   8612s] [0.75 - 0.80]: 30 (3.55%)
[08/27 21:02:42   8612s] [0.70 - 0.75]: 24 (2.84%)
[08/27 21:02:42   8612s] [0.65 - 0.70]: 29 (3.43%)
[08/27 21:02:42   8612s] [0.60 - 0.65]: 47 (5.56%)
[08/27 21:02:42   8612s] [0.55 - 0.60]: 46 (5.44%)
[08/27 21:02:42   8612s] [0.50 - 0.55]: 62 (7.34%)
[08/27 21:02:42   8612s] [0.45 - 0.50]: 67 (7.93%)
[08/27 21:02:42   8612s] [0.40 - 0.45]: 81 (9.59%)
[08/27 21:02:42   8612s] [0.35 - 0.40]: 97 (11.48%)
[08/27 21:02:42   8612s] [0.30 - 0.35]: 133 (15.74%)
[08/27 21:02:42   8612s] [0.25 - 0.30]: 115 (13.61%)
[08/27 21:02:42   8612s] [0.20 - 0.25]: 24 (2.84%)
[08/27 21:02:42   8612s] [0.15 - 0.20]: 1 (0.12%)
[08/27 21:02:42   8612s] [0.10 - 0.15]: 0 (0.00%)
[08/27 21:02:42   8612s] [0.05 - 0.10]: 0 (0.00%)
[08/27 21:02:42   8612s] [0.00 - 0.05]: 0 (0.00%)
[08/27 21:02:42   8612s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.9
[08/27 21:02:42   8612s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3824.9M
[08/27 21:02:42   8612s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3824.9M
[08/27 21:02:42   8612s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3824.9M
[08/27 21:02:42   8612s] OPERPROF:       Starting CMU at level 4, MEM:3824.9M
[08/27 21:02:42   8612s] OPERPROF:       Finished CMU at level 4, CPU:0.007, REAL:0.007, MEM:3824.9M
[08/27 21:02:42   8612s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.082, REAL:0.082, MEM:3824.9M
[08/27 21:02:42   8612s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.152, REAL:0.154, MEM:3824.9M
[08/27 21:02:42   8612s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.153, REAL:0.154, MEM:3824.9M
[08/27 21:02:42   8612s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.21
[08/27 21:02:42   8612s] OPERPROF: Starting RefinePlace at level 1, MEM:3824.9M
[08/27 21:02:42   8612s] *** Starting refinePlace (2:23:32 mem=3824.9M) ***
[08/27 21:02:42   8612s] Total net bbox length = 1.594e+06 (7.587e+05 8.350e+05) (ext = 3.318e+04)
[08/27 21:02:42   8612s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:02:42   8612s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:02:42   8612s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3824.9M
[08/27 21:02:42   8612s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3824.9M
[08/27 21:02:42   8612s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.021, MEM:3824.9M
[08/27 21:02:42   8612s] default core: bins with density > 0.750 = 12.30 % ( 126 / 1024 )
[08/27 21:02:42   8612s] Density distribution unevenness ratio = 16.491%
[08/27 21:02:42   8612s] RPlace IncrNP Skipped
[08/27 21:02:42   8612s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3824.9MB) @(2:23:33 - 2:23:33).
[08/27 21:02:42   8612s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.029, REAL:0.029, MEM:3824.9M
[08/27 21:02:42   8612s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:02:42   8612s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3824.9MB
[08/27 21:02:42   8612s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3824.9M
[08/27 21:02:42   8612s] Starting refinePlace ...
[08/27 21:02:42   8612s] ** Cut row section cpu time 0:00:00.0.
[08/27 21:02:42   8612s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 21:02:43   8613s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=3832.9MB) @(2:23:33 - 2:23:34).
[08/27 21:02:43   8613s] Move report: preRPlace moves 3900 insts, mean move: 1.76 um, max move: 12.96 um
[08/27 21:02:43   8613s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/mscratch_q_8__reg): (1137.12, 1435.38) --> (1150.08, 1435.38)
[08/27 21:02:43   8613s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 21:02:43   8613s] Move report: Detail placement moves 3900 insts, mean move: 1.76 um, max move: 12.96 um
[08/27 21:02:43   8613s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/mscratch_q_8__reg): (1137.12, 1435.38) --> (1150.08, 1435.38)
[08/27 21:02:43   8613s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3832.9MB
[08/27 21:02:43   8613s] Statistics of distance of Instance movement in refine placement:
[08/27 21:02:43   8613s]   maximum (X+Y) =        12.96 um
[08/27 21:02:43   8613s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/mscratch_q_8__reg) with max move: (1137.12, 1435.38) -> (1150.08, 1435.38)
[08/27 21:02:43   8613s]   mean    (X+Y) =         1.76 um
[08/27 21:02:43   8613s] Summary Report:
[08/27 21:02:43   8613s] Instances move: 3900 (out of 39022 movable)
[08/27 21:02:43   8613s] Instances flipped: 0
[08/27 21:02:43   8613s] Mean displacement: 1.76 um
[08/27 21:02:43   8613s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/mscratch_q_8__reg) (1137.12, 1435.38) -> (1150.08, 1435.38)
[08/27 21:02:43   8613s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 21:02:43   8613s] Total instances moved : 3900
[08/27 21:02:43   8613s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.131, REAL:0.430, MEM:3832.9M
[08/27 21:02:43   8613s] Total net bbox length = 1.598e+06 (7.620e+05 8.361e+05) (ext = 3.318e+04)
[08/27 21:02:43   8613s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3832.9MB
[08/27 21:02:43   8613s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=3832.9MB) @(2:23:32 - 2:23:34).
[08/27 21:02:43   8613s] *** Finished refinePlace (2:23:34 mem=3832.9M) ***
[08/27 21:02:43   8613s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.21
[08/27 21:02:43   8613s] OPERPROF: Finished RefinePlace at level 1, CPU:1.314, REAL:0.614, MEM:3832.9M
[08/27 21:02:43   8614s] *** maximum move = 12.96 um ***
[08/27 21:02:43   8614s] *** Finished re-routing un-routed nets (3832.9M) ***
[08/27 21:02:43   8614s] OPERPROF: Starting DPlace-Init at level 1, MEM:3832.9M
[08/27 21:02:43   8614s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3832.9M
[08/27 21:02:43   8614s] OPERPROF:     Starting CMU at level 3, MEM:3832.9M
[08/27 21:02:43   8614s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3832.9M
[08/27 21:02:43   8614s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.043, MEM:3832.9M
[08/27 21:02:43   8614s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.103, REAL:0.104, MEM:3832.9M
[08/27 21:02:44   8614s] 
[08/27 21:02:44   8614s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=3832.9M) ***
[08/27 21:02:44   8614s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.9
[08/27 21:02:44   8615s] ** GigaOpt Optimizer WNS Slack -0.956 TNS Slack -840.942 Density 54.54
[08/27 21:02:44   8615s] Skipped Place ECO bump recovery (WNS opt)
[08/27 21:02:44   8615s] Optimizer WNS Pass 1
[08/27 21:02:44   8615s] OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -0.956 TNS -17.261; mem2reg* WNS 0.013 TNS 0.000; reg2mem* WNS 0.477 TNS 0.000; reg2reg* WNS -0.678 TNS -823.681; HEPG WNS -0.678 TNS -823.681; all paths WNS -0.956 TNS -840.942
[08/27 21:02:44   8615s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 21:02:44   8615s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 21:02:44   8615s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 21:02:44   8615s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:02:44   8615s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:02:44   8615s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:02:44   8615s] |  -0.678|   -0.956|-823.681| -840.942|    54.54%|   0:00:00.0| 3832.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:44   8615s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:02:45   8617s] |  -0.671|   -0.956|-806.007| -823.268|    54.54%|   0:00:01.0| 3832.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:45   8617s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:02:46   8621s] |  -0.656|   -0.956|-771.153| -788.414|    54.54%|   0:00:01.0| 3852.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:02:46   8621s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:02:46   8625s] |  -0.637|   -0.956|-744.626| -761.887|    54.55%|   0:00:00.0| 3852.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:46   8625s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:02:47   8628s] |  -0.621|   -0.956|-701.253| -718.514|    54.56%|   0:00:01.0| 3852.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:02:47   8628s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:02:48   8632s] |  -0.615|   -0.956|-686.126| -703.387|    54.56%|   0:00:01.0| 3852.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:02:48   8632s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:02:49   8635s] |  -0.611|   -0.956|-673.058| -690.319|    54.56%|   0:00:01.0| 3852.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:02:49   8635s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:02:49   8637s] |  -0.591|   -0.956|-653.132| -670.392|    54.56%|   0:00:00.0| 3852.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:02:49   8637s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:02:51   8646s] |  -0.576|   -0.956|-635.208| -652.469|    54.57%|   0:00:02.0| 3945.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:02:51   8646s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_63__reg/D           |
[08/27 21:02:54   8658s] |  -0.553|   -0.956|-586.695| -603.956|    54.56%|   0:00:03.0| 3983.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:02:54   8658s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:02:55   8666s] |  -0.554|   -0.956|-553.904| -571.165|    54.56%|   0:00:01.0| 3983.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:02:55   8666s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:02:56   8668s] |  -0.536|   -0.956|-542.705| -559.966|    54.57%|   0:00:01.0| 3983.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:02:56   8668s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:02:58   8679s] |  -0.521|   -0.986|-511.839| -529.130|    54.58%|   0:00:02.0| 3983.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:02:58   8679s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:00   8687s] |  -0.519|   -0.986|-499.621| -516.912|    54.59%|   0:00:02.0| 3983.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:00   8687s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:03   8695s] |  -0.516|   -0.986|-487.693| -504.984|    54.58%|   0:00:03.0| 3983.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:03   8695s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:05   8708s] |  -0.516|   -0.986|-487.375| -504.666|    54.59%|   0:00:02.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:05   8708s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:06   8713s] |  -0.512|   -0.986|-480.340| -497.631|    54.59%|   0:00:01.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:06   8713s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:07   8716s] |  -0.510|   -0.986|-475.620| -492.911|    54.59%|   0:00:01.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:07   8716s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:07   8718s] |  -0.510|   -0.986|-475.385| -492.677|    54.60%|   0:00:00.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:07   8718s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:12   8742s] |  -0.510|   -0.995|-472.117| -489.417|    54.65%|   0:00:05.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:12   8742s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:13   8747s] |  -0.510|   -0.995|-468.586| -485.887|    54.69%|   0:00:01.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:13   8747s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:14   8756s] |  -0.510|   -1.060|-468.743| -486.108|    54.78%|   0:00:01.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:14   8756s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:15   8759s] |  -0.510|   -1.060|-468.664| -486.030|    54.81%|   0:00:01.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:15   8759s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:15   8759s] |  -0.510|   -1.060|-468.664| -486.030|    54.81%|   0:00:00.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:15   8759s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:15   8759s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:15   8759s] 
[08/27 21:03:15   8759s] *** Finish Core Optimize Step (cpu=0:02:24 real=0:00:31.0 mem=4083.0M) ***
[08/27 21:03:15   8759s] Active Path Group: mem2reg reg2mem  
[08/27 21:03:15   8759s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:15   8759s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:03:15   8759s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:15   8759s] |   0.013|   -1.060|   0.000| -486.030|    54.81%|   0:00:00.0| 4083.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:03:15   8759s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_19__reg/D                       |
[08/27 21:03:15   8759s] |   0.041|   -1.060|   0.000| -486.030|    54.81%|   0:00:00.0| 4083.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:03:15   8759s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_19__reg/D                       |
[08/27 21:03:15   8759s] |   0.041|   -1.060|   0.000| -486.030|    54.81%|   0:00:00.0| 4083.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:03:15   8759s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_19__reg/D                       |
[08/27 21:03:15   8759s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:15   8759s] 
[08/27 21:03:15   8759s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4083.0M) ***
[08/27 21:03:15   8759s] Active Path Group: in2out in2reg reg2out default 
[08/27 21:03:15   8759s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:15   8759s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:03:15   8759s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:15   8759s] |  -1.060|   -1.060| -17.365| -486.030|    54.81%|   0:00:00.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:15   8760s] |  -0.993|   -0.993| -17.298| -485.963|    54.81%|   0:00:00.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:16   8761s] |  -0.969|   -0.969| -17.274| -485.938|    54.81%|   0:00:01.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:16   8763s] |  -0.961|   -0.961| -17.267| -485.932|    54.81%|   0:00:00.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:16   8764s] |  -0.943|   -0.943| -17.248| -485.913|    54.81%|   0:00:00.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:17   8767s] |  -0.942|   -0.942| -17.247| -485.912|    54.81%|   0:00:01.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:17   8767s] |  -0.921|   -0.921| -17.226| -485.891|    54.81%|   0:00:00.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:17   8769s] |  -0.910|   -0.910| -17.215| -485.880|    54.81%|   0:00:00.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:17   8771s] |  -0.906|   -0.906| -17.211| -485.876|    54.81%|   0:00:00.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:18   8771s] |  -0.901|   -0.901| -17.206| -485.871|    54.81%|   0:00:01.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:19   8777s] |  -0.901|   -0.901| -17.206| -485.851|    54.82%|   0:00:01.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:19   8777s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:19   8777s] 
[08/27 21:03:19   8777s] *** Finish Core Optimize Step (cpu=0:00:17.3 real=0:00:04.0 mem=4083.0M) ***
[08/27 21:03:19   8777s] 
[08/27 21:03:19   8777s] *** Finished Optimize Step Cumulative (cpu=0:02:42 real=0:00:35.0 mem=4083.0M) ***
[08/27 21:03:19   8777s] OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -0.901 TNS -17.206; mem2reg* WNS 0.041 TNS 0.000; reg2mem* WNS 0.561 TNS 0.000; reg2reg* WNS -0.510 TNS -468.645; HEPG WNS -0.510 TNS -468.645; all paths WNS -0.901 TNS -485.851
[08/27 21:03:19   8777s] ** GigaOpt Optimizer WNS Slack -0.901 TNS Slack -485.851 Density 54.82
[08/27 21:03:19   8777s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.10
[08/27 21:03:19   8777s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4083.0M
[08/27 21:03:19   8777s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4083.0M
[08/27 21:03:19   8777s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4083.0M
[08/27 21:03:19   8777s] OPERPROF:       Starting CMU at level 4, MEM:4083.0M
[08/27 21:03:19   8777s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:4083.0M
[08/27 21:03:19   8777s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.076, REAL:0.076, MEM:4083.0M
[08/27 21:03:19   8777s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.142, REAL:0.143, MEM:4083.0M
[08/27 21:03:19   8777s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.142, REAL:0.143, MEM:4083.0M
[08/27 21:03:19   8777s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.22
[08/27 21:03:19   8777s] OPERPROF: Starting RefinePlace at level 1, MEM:4083.0M
[08/27 21:03:19   8777s] *** Starting refinePlace (2:26:18 mem=4083.0M) ***
[08/27 21:03:19   8777s] Total net bbox length = 1.605e+06 (7.658e+05 8.393e+05) (ext = 3.318e+04)
[08/27 21:03:19   8777s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:03:19   8777s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:03:19   8777s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:4083.0M
[08/27 21:03:19   8777s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4083.0M
[08/27 21:03:19   8777s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.021, MEM:4083.0M
[08/27 21:03:19   8777s] default core: bins with density > 0.750 = 12.70 % ( 130 / 1024 )
[08/27 21:03:19   8777s] Density distribution unevenness ratio = 16.397%
[08/27 21:03:19   8777s] RPlace IncrNP Skipped
[08/27 21:03:19   8777s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4083.0MB) @(2:26:18 - 2:26:18).
[08/27 21:03:19   8777s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.029, REAL:0.029, MEM:4083.0M
[08/27 21:03:19   8777s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:03:19   8777s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4083.0MB
[08/27 21:03:19   8777s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4083.0M
[08/27 21:03:19   8777s] Starting refinePlace ...
[08/27 21:03:19   8777s] ** Cut row section cpu time 0:00:00.0.
[08/27 21:03:19   8777s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 21:03:20   8778s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=4083.0MB) @(2:26:18 - 2:26:19).
[08/27 21:03:20   8778s] Move report: preRPlace moves 2449 insts, mean move: 1.64 um, max move: 10.98 um
[08/27 21:03:20   8778s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC8282_FE_OFN697_i_ibex_id_stage_i_controller_i_instr_i_16): (1392.96, 807.90) --> (1400.16, 811.68)
[08/27 21:03:20   8778s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_8
[08/27 21:03:20   8778s] Move report: Detail placement moves 2449 insts, mean move: 1.64 um, max move: 10.98 um
[08/27 21:03:20   8778s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC8282_FE_OFN697_i_ibex_id_stage_i_controller_i_instr_i_16): (1392.96, 807.90) --> (1400.16, 811.68)
[08/27 21:03:20   8778s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4083.0MB
[08/27 21:03:20   8778s] Statistics of distance of Instance movement in refine placement:
[08/27 21:03:20   8778s]   maximum (X+Y) =        10.98 um
[08/27 21:03:20   8778s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC8282_FE_OFN697_i_ibex_id_stage_i_controller_i_instr_i_16) with max move: (1392.96, 807.9) -> (1400.16, 811.68)
[08/27 21:03:20   8778s]   mean    (X+Y) =         1.64 um
[08/27 21:03:20   8778s] Summary Report:
[08/27 21:03:20   8778s] Instances move: 2449 (out of 39392 movable)
[08/27 21:03:20   8778s] Instances flipped: 0
[08/27 21:03:20   8778s] Mean displacement: 1.64 um
[08/27 21:03:20   8778s] Max displacement: 10.98 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC8282_FE_OFN697_i_ibex_id_stage_i_controller_i_instr_i_16) (1392.96, 807.9) -> (1400.16, 811.68)
[08/27 21:03:20   8778s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_8
[08/27 21:03:20   8778s] Total instances moved : 2449
[08/27 21:03:20   8778s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.217, REAL:0.463, MEM:4083.0M
[08/27 21:03:20   8778s] Total net bbox length = 1.608e+06 (7.678e+05 8.398e+05) (ext = 3.318e+04)
[08/27 21:03:20   8778s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 4083.0MB
[08/27 21:03:20   8778s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=4083.0MB) @(2:26:18 - 2:26:19).
[08/27 21:03:20   8778s] *** Finished refinePlace (2:26:19 mem=4083.0M) ***
[08/27 21:03:20   8778s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.22
[08/27 21:03:20   8778s] OPERPROF: Finished RefinePlace at level 1, CPU:1.392, REAL:0.639, MEM:4083.0M
[08/27 21:03:20   8779s] *** maximum move = 10.98 um ***
[08/27 21:03:20   8779s] *** Finished re-routing un-routed nets (4083.0M) ***
[08/27 21:03:20   8779s] OPERPROF: Starting DPlace-Init at level 1, MEM:4083.0M
[08/27 21:03:20   8779s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4083.0M
[08/27 21:03:20   8779s] OPERPROF:     Starting CMU at level 3, MEM:4083.0M
[08/27 21:03:20   8779s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4083.0M
[08/27 21:03:20   8779s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:4083.0M
[08/27 21:03:20   8779s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.117, REAL:0.118, MEM:4083.0M
[08/27 21:03:21   8780s] 
[08/27 21:03:21   8780s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=4083.0M) ***
[08/27 21:03:21   8780s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.10
[08/27 21:03:21   8780s] ** GigaOpt Optimizer WNS Slack -0.901 TNS Slack -485.851 Density 54.82
[08/27 21:03:21   8780s] Optimizer WNS Pass 2
[08/27 21:03:21   8780s] OptDebug: Start of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -0.901 TNS -17.206; mem2reg* WNS 0.041 TNS 0.000; reg2mem* WNS 0.561 TNS 0.000; reg2reg* WNS -0.510 TNS -468.645; HEPG WNS -0.510 TNS -468.645; all paths WNS -0.901 TNS -485.851
[08/27 21:03:21   8780s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 21:03:21   8780s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 21:03:21   8780s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 21:03:21   8780s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:21   8780s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:03:21   8780s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:21   8780s] |  -0.510|   -0.901|-468.645| -485.851|    54.82%|   0:00:00.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:21   8780s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:23   8789s] |  -0.483|   -0.901|-441.475| -458.681|    54.83%|   0:00:02.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:23   8789s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:25   8800s] |  -0.470|   -0.901|-425.659| -442.866|    54.83%|   0:00:02.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:25   8800s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:29   8822s] |  -0.531|   -0.901|-425.098| -442.305|    54.83%|   0:00:04.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:29   8822s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:29   8823s] |  -0.515|   -0.901|-474.778| -491.985|    54.83%|   0:00:00.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:29   8823s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:29   8823s] |  -0.494|   -0.901|-440.394| -457.600|    54.83%|   0:00:00.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:29   8823s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:31   8837s] |  -0.472|   -0.965|-420.199| -437.469|    54.85%|   0:00:02.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:31   8837s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:34   8858s] |  -0.446|   -0.975|-406.191| -423.471|    54.84%|   0:00:03.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:34   8858s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:35   8862s] |  -0.433|   -0.975|-385.138| -402.417|    54.85%|   0:00:01.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:35   8862s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:35   8863s] |  -0.430|   -0.975|-379.799| -397.078|    54.85%|   0:00:00.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:35   8863s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:36   8864s] |  -0.425|   -0.975|-370.079| -387.358|    54.85%|   0:00:01.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:36   8864s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:36   8866s] |  -0.425|   -0.975|-366.096| -383.375|    54.85%|   0:00:00.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:36   8866s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:38   8878s] |  -0.425|   -0.975|-353.409| -370.689|    54.87%|   0:00:02.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:38   8878s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:39   8884s] |  -0.424|   -0.975|-352.027| -369.306|    54.89%|   0:00:01.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:39   8884s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:40   8886s] |  -0.420|   -0.975|-343.838| -361.117|    54.89%|   0:00:01.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:40   8886s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:41   8889s] |  -0.420|   -0.975|-343.240| -360.519|    54.89%|   0:00:01.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:41   8889s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:43   8899s] |  -0.420|   -0.975|-343.638| -360.918|    54.89%|   0:00:02.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:43   8899s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:43   8899s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:43   8899s] 
[08/27 21:03:43   8899s] *** Finish Core Optimize Step (cpu=0:01:59 real=0:00:22.0 mem=4083.0M) ***
[08/27 21:03:43   8900s] Active Path Group: in2out in2reg reg2out default 
[08/27 21:03:44   8900s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:44   8900s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:03:44   8900s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:44   8900s] |  -0.975|   -0.975| -17.280| -360.918|    54.89%|   0:00:01.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:46   8913s] |  -0.878|   -0.878| -17.183| -360.821|    54.89%|   0:00:02.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:46   8914s] |  -0.866|   -0.866| -17.171| -360.810|    54.89%|   0:00:00.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:47   8916s] |  -0.859|   -0.859| -17.164| -360.802|    54.90%|   0:00:01.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:48   8920s] |  -0.860|   -0.860| -17.165| -360.793|    54.93%|   0:00:01.0| 4083.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:03:48   8920s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:48   8920s] 
[08/27 21:03:48   8920s] *** Finish Core Optimize Step (cpu=0:00:20.9 real=0:00:05.0 mem=4083.0M) ***
[08/27 21:03:48   8921s] 
[08/27 21:03:48   8921s] *** Finished Optimize Step Cumulative (cpu=0:02:21 real=0:00:27.0 mem=4083.0M) ***
[08/27 21:03:48   8921s] OptDebug: End of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -0.860 TNS -17.165; mem2reg* WNS 0.041 TNS 0.000; reg2mem* WNS 0.585 TNS 0.000; reg2reg* WNS -0.420 TNS -343.628; HEPG WNS -0.420 TNS -343.628; all paths WNS -0.860 TNS -360.793
[08/27 21:03:48   8921s] ** GigaOpt Optimizer WNS Slack -0.860 TNS Slack -360.793 Density 54.93
[08/27 21:03:48   8921s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.11
[08/27 21:03:48   8921s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4083.0M
[08/27 21:03:48   8921s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4083.0M
[08/27 21:03:48   8921s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4083.0M
[08/27 21:03:48   8921s] OPERPROF:       Starting CMU at level 4, MEM:4083.0M
[08/27 21:03:48   8921s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:4083.0M
[08/27 21:03:48   8921s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.080, MEM:4083.0M
[08/27 21:03:48   8921s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.151, REAL:0.152, MEM:4083.0M
[08/27 21:03:48   8921s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.152, REAL:0.153, MEM:4083.0M
[08/27 21:03:48   8921s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.23
[08/27 21:03:48   8921s] OPERPROF: Starting RefinePlace at level 1, MEM:4083.0M
[08/27 21:03:48   8921s] *** Starting refinePlace (2:28:41 mem=4083.0M) ***
[08/27 21:03:48   8921s] Total net bbox length = 1.613e+06 (7.705e+05 8.425e+05) (ext = 3.318e+04)
[08/27 21:03:48   8921s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:03:48   8921s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:03:48   8921s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:4083.0M
[08/27 21:03:48   8921s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4083.0M
[08/27 21:03:48   8921s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.022, MEM:4083.0M
[08/27 21:03:48   8921s] default core: bins with density > 0.750 = 12.70 % ( 130 / 1024 )
[08/27 21:03:48   8921s] Density distribution unevenness ratio = 16.402%
[08/27 21:03:48   8921s] RPlace IncrNP Skipped
[08/27 21:03:48   8921s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4083.0MB) @(2:28:42 - 2:28:42).
[08/27 21:03:48   8921s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.030, MEM:4083.0M
[08/27 21:03:48   8921s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:03:48   8921s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4083.0MB
[08/27 21:03:48   8921s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4083.0M
[08/27 21:03:48   8921s] Starting refinePlace ...
[08/27 21:03:49   8921s] ** Cut row section cpu time 0:00:00.0.
[08/27 21:03:49   8921s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 21:03:49   8922s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=4083.0MB) @(2:28:42 - 2:28:43).
[08/27 21:03:49   8922s] Move report: preRPlace moves 1616 insts, mean move: 1.61 um, max move: 12.96 um
[08/27 21:03:49   8922s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_106__reg): (1150.08, 1238.82) --> (1137.12, 1238.82)
[08/27 21:03:49   8922s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 21:03:49   8922s] Move report: Detail placement moves 1616 insts, mean move: 1.61 um, max move: 12.96 um
[08/27 21:03:49   8922s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_106__reg): (1150.08, 1238.82) --> (1137.12, 1238.82)
[08/27 21:03:49   8922s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4083.0MB
[08/27 21:03:49   8922s] Statistics of distance of Instance movement in refine placement:
[08/27 21:03:49   8922s]   maximum (X+Y) =        12.96 um
[08/27 21:03:49   8922s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_106__reg) with max move: (1150.08, 1238.82) -> (1137.12, 1238.82)
[08/27 21:03:49   8922s]   mean    (X+Y) =         1.61 um
[08/27 21:03:49   8922s] Summary Report:
[08/27 21:03:49   8922s] Instances move: 1616 (out of 39507 movable)
[08/27 21:03:49   8922s] Instances flipped: 0
[08/27 21:03:49   8922s] Mean displacement: 1.61 um
[08/27 21:03:49   8922s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_106__reg) (1150.08, 1238.82) -> (1137.12, 1238.82)
[08/27 21:03:49   8922s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 21:03:49   8922s] Total instances moved : 1616
[08/27 21:03:49   8922s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.155, REAL:0.457, MEM:4083.0M
[08/27 21:03:49   8922s] Total net bbox length = 1.614e+06 (7.717e+05 8.428e+05) (ext = 3.318e+04)
[08/27 21:03:49   8922s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 4083.0MB
[08/27 21:03:49   8922s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=4083.0MB) @(2:28:41 - 2:28:43).
[08/27 21:03:49   8922s] *** Finished refinePlace (2:28:43 mem=4083.0M) ***
[08/27 21:03:49   8922s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.23
[08/27 21:03:49   8922s] OPERPROF: Finished RefinePlace at level 1, CPU:1.336, REAL:0.640, MEM:4083.0M
[08/27 21:03:49   8923s] *** maximum move = 12.96 um ***
[08/27 21:03:49   8923s] *** Finished re-routing un-routed nets (4083.0M) ***
[08/27 21:03:49   8923s] OPERPROF: Starting DPlace-Init at level 1, MEM:4083.0M
[08/27 21:03:50   8923s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4083.0M
[08/27 21:03:50   8923s] OPERPROF:     Starting CMU at level 3, MEM:4083.0M
[08/27 21:03:50   8923s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:4083.0M
[08/27 21:03:50   8923s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.061, MEM:4083.0M
[08/27 21:03:50   8923s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.151, MEM:4083.0M
[08/27 21:03:50   8923s] 
[08/27 21:03:50   8923s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=4083.0M) ***
[08/27 21:03:50   8923s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.11
[08/27 21:03:50   8924s] ** GigaOpt Optimizer WNS Slack -0.860 TNS Slack -360.793 Density 54.93
[08/27 21:03:50   8924s] Optimizer WNS Pass 3
[08/27 21:03:50   8924s] OptDebug: Start of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -0.860 TNS -17.165; mem2reg* WNS 0.041 TNS 0.000; reg2mem* WNS 0.585 TNS 0.000; reg2reg* WNS -0.420 TNS -343.628; HEPG WNS -0.420 TNS -343.628; all paths WNS -0.860 TNS -360.793
[08/27 21:03:50   8924s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 21:03:50   8924s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 21:03:50   8924s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 21:03:51   8924s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:51   8924s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:03:51   8924s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:03:51   8924s] |  -0.420|   -0.860|-343.628| -360.793|    54.93%|   0:00:01.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:51   8924s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_14__reg/D           |
[08/27 21:03:53   8932s] |  -0.413|   -1.028|-328.115| -345.448|    54.93%|   0:00:02.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:53   8932s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:55   8940s] |  -0.405|   -1.028|-306.176| -323.509|    54.93%|   0:00:02.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:55   8940s] |        |         |        |         |          |            |        |            |         | 66__reg/D                                          |
[08/27 21:03:55   8944s] |  -0.394|   -1.028|-303.723| -321.056|    54.94%|   0:00:00.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 21:03:55   8944s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_56__reg/D           |
[08/27 21:03:58   8958s] |  -0.387|   -1.028|-295.724| -313.057|    54.93%|   0:00:03.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:58   8958s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:03:59   8961s] |  -0.387|   -1.028|-291.779| -309.112|    54.93%|   0:00:01.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:59   8961s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:03:59   8962s] |  -0.382|   -1.028|-285.058| -302.391|    54.93%|   0:00:00.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:59   8962s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:03:59   8964s] |  -0.379|   -1.028|-281.675| -299.009|    54.94%|   0:00:00.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:59   8964s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:03:59   8965s] |  -0.379|   -1.028|-281.658| -298.991|    54.94%|   0:00:00.0| 4083.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:03:59   8965s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:05   9007s] |  -0.379|   -1.030|-263.362| -280.697|    54.95%|   0:00:06.0| 4079.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:05   9007s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:09   9020s] |  -0.379|   -1.013|-263.311| -280.629|    54.97%|   0:00:04.0| 4079.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:09   9020s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:09   9022s] |  -0.379|   -1.013|-263.084| -280.401|    54.98%|   0:00:00.0| 4079.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:09   9022s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:09   9022s] |  -0.379|   -1.012|-263.084| -280.401|    54.98%|   0:00:00.0| 4079.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:09   9022s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:09   9022s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:09   9022s] 
[08/27 21:04:09   9022s] *** Finish Core Optimize Step (cpu=0:01:39 real=0:00:19.0 mem=4079.0M) ***
[08/27 21:04:09   9023s] Active Path Group: in2out in2reg reg2out default 
[08/27 21:04:10   9023s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:10   9023s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:04:10   9023s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:10   9023s] |  -1.012|   -1.012| -17.318| -280.401|    54.98%|   0:00:01.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:10   9024s] |  -0.994|   -0.994| -17.299| -280.383|    54.98%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:10   9024s] |  -0.967|   -0.967| -17.272| -280.356|    54.98%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:10   9026s] |  -0.959|   -0.959| -17.264| -280.348|    54.98%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:11   9028s] |  -0.949|   -0.949| -17.254| -280.338|    54.98%|   0:00:01.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:11   9029s] |  -0.946|   -0.946| -17.251| -280.334|    54.98%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:12   9031s] |  -0.946|   -0.946| -17.251| -280.334|    54.97%|   0:00:01.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:12   9031s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:12   9031s] 
[08/27 21:04:12   9031s] *** Finish Core Optimize Step (cpu=0:00:08.2 real=0:00:03.0 mem=4079.0M) ***
[08/27 21:04:12   9031s] 
[08/27 21:04:12   9031s] *** Finished Optimize Step Cumulative (cpu=0:01:47 real=0:00:22.0 mem=4079.0M) ***
[08/27 21:04:12   9031s] OptDebug: End of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -0.946 TNS -17.251; mem2reg* WNS 0.041 TNS 0.000; reg2mem* WNS 0.594 TNS 0.000; reg2reg* WNS -0.379 TNS -263.084; HEPG WNS -0.379 TNS -263.084; all paths WNS -0.946 TNS -280.334
[08/27 21:04:12   9031s] ** GigaOpt Optimizer WNS Slack -0.946 TNS Slack -280.334 Density 54.97
[08/27 21:04:12   9031s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.12
[08/27 21:04:12   9031s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4079.0M
[08/27 21:04:12   9031s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4079.0M
[08/27 21:04:12   9031s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4079.0M
[08/27 21:04:12   9031s] OPERPROF:       Starting CMU at level 4, MEM:4079.0M
[08/27 21:04:12   9031s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.006, MEM:4079.0M
[08/27 21:04:12   9031s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.084, REAL:0.084, MEM:4079.0M
[08/27 21:04:12   9031s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.154, REAL:0.155, MEM:4079.0M
[08/27 21:04:12   9031s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.154, REAL:0.155, MEM:4079.0M
[08/27 21:04:12   9031s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.24
[08/27 21:04:12   9031s] OPERPROF: Starting RefinePlace at level 1, MEM:4079.0M
[08/27 21:04:12   9031s] *** Starting refinePlace (2:30:32 mem=4079.0M) ***
[08/27 21:04:12   9031s] Total net bbox length = 1.617e+06 (7.733e+05 8.440e+05) (ext = 3.318e+04)
[08/27 21:04:12   9031s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:04:12   9031s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:04:12   9031s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:4079.0M
[08/27 21:04:12   9031s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4079.0M
[08/27 21:04:12   9031s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.022, REAL:0.022, MEM:4079.0M
[08/27 21:04:12   9031s] default core: bins with density > 0.750 = 12.70 % ( 130 / 1024 )
[08/27 21:04:12   9031s] Density distribution unevenness ratio = 16.384%
[08/27 21:04:12   9031s] RPlace IncrNP Skipped
[08/27 21:04:12   9031s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4079.0MB) @(2:30:32 - 2:30:32).
[08/27 21:04:12   9031s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.031, REAL:0.032, MEM:4079.0M
[08/27 21:04:12   9031s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:04:12   9031s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4079.0MB
[08/27 21:04:12   9031s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4079.0M
[08/27 21:04:12   9031s] Starting refinePlace ...
[08/27 21:04:12   9032s] ** Cut row section cpu time 0:00:00.0.
[08/27 21:04:12   9032s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 21:04:13   9033s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:00.0, mem=4079.0MB) @(2:30:32 - 2:30:33).
[08/27 21:04:13   9033s] Move report: preRPlace moves 958 insts, mean move: 1.53 um, max move: 12.96 um
[08/27 21:04:13   9033s] 	Max move on inst (i_croc_soc/i_croc/i_main_xbar.gen_demux[3].i_demux.i_counter.q_o_reg): (898.08, 978.00) --> (911.04, 978.00)
[08/27 21:04:13   9033s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 21:04:13   9033s] Move report: Detail placement moves 958 insts, mean move: 1.53 um, max move: 12.96 um
[08/27 21:04:13   9033s] 	Max move on inst (i_croc_soc/i_croc/i_main_xbar.gen_demux[3].i_demux.i_counter.q_o_reg): (898.08, 978.00) --> (911.04, 978.00)
[08/27 21:04:13   9033s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4079.0MB
[08/27 21:04:13   9033s] Statistics of distance of Instance movement in refine placement:
[08/27 21:04:13   9033s]   maximum (X+Y) =        12.96 um
[08/27 21:04:13   9033s]   inst (i_croc_soc/i_croc/i_main_xbar.gen_demux[3].i_demux.i_counter.q_o_reg) with max move: (898.08, 978) -> (911.04, 978)
[08/27 21:04:13   9033s]   mean    (X+Y) =         1.53 um
[08/27 21:04:13   9033s] Summary Report:
[08/27 21:04:13   9033s] Instances move: 958 (out of 39576 movable)
[08/27 21:04:13   9033s] Instances flipped: 0
[08/27 21:04:13   9033s] Mean displacement: 1.53 um
[08/27 21:04:13   9033s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/i_main_xbar.gen_demux[3].i_demux.i_counter.q_o_reg) (898.08, 978) -> (911.04, 978)
[08/27 21:04:13   9033s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 21:04:13   9033s] Total instances moved : 958
[08/27 21:04:13   9033s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.215, REAL:0.468, MEM:4079.0M
[08/27 21:04:13   9033s] Total net bbox length = 1.618e+06 (7.740e+05 8.442e+05) (ext = 3.318e+04)
[08/27 21:04:13   9033s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 4079.0MB
[08/27 21:04:13   9033s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=4079.0MB) @(2:30:32 - 2:30:33).
[08/27 21:04:13   9033s] *** Finished refinePlace (2:30:33 mem=4079.0M) ***
[08/27 21:04:13   9033s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.24
[08/27 21:04:13   9033s] OPERPROF: Finished RefinePlace at level 1, CPU:1.398, REAL:0.652, MEM:4079.0M
[08/27 21:04:13   9033s] *** maximum move = 12.96 um ***
[08/27 21:04:13   9033s] *** Finished re-routing un-routed nets (4079.0M) ***
[08/27 21:04:13   9033s] OPERPROF: Starting DPlace-Init at level 1, MEM:4079.0M
[08/27 21:04:13   9033s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4079.0M
[08/27 21:04:13   9033s] OPERPROF:     Starting CMU at level 3, MEM:4079.0M
[08/27 21:04:13   9033s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4079.0M
[08/27 21:04:13   9033s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:4079.0M
[08/27 21:04:13   9033s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.114, REAL:0.115, MEM:4079.0M
[08/27 21:04:13   9034s] 
[08/27 21:04:13   9034s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:01.0 mem=4079.0M) ***
[08/27 21:04:13   9034s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.12
[08/27 21:04:14   9034s] ** GigaOpt Optimizer WNS Slack -0.946 TNS Slack -280.334 Density 54.97
[08/27 21:04:14   9034s] Optimizer WNS Pass 4
[08/27 21:04:14   9034s] OptDebug: Start of Optimizer WNS Pass 4: in2out in2reg reg2out default* WNS -0.946 TNS -17.251; mem2reg* WNS 0.041 TNS 0.000; reg2mem* WNS 0.594 TNS 0.000; reg2reg* WNS -0.379 TNS -263.084; HEPG WNS -0.379 TNS -263.084; all paths WNS -0.946 TNS -280.334
[08/27 21:04:14   9034s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 21:04:14   9034s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 21:04:14   9034s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 21:04:14   9034s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:14   9034s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:04:14   9034s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:14   9034s] |  -0.379|   -0.946|-263.084| -280.334|    54.97%|   0:00:00.0| 4079.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:14   9034s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:17   9051s] |  -0.372|   -0.946|-247.442| -264.693|    54.97%|   0:00:03.0| 4079.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:17   9051s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:23   9095s] |  -0.371|   -0.946|-246.582| -263.833|    54.98%|   0:00:06.0| 4079.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:23   9095s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:25   9103s] Starting generalSmallTnsOpt
[08/27 21:04:26   9104s] Ending generalSmallTnsOpt End
[08/27 21:04:26   9105s] Analyzing useful skew in preCTS mode ...
[08/27 21:04:26   9105s] skewClock is  advancing: -11.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -25.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -58.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -13.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -66.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -18.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -37.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -30.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -29.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -30.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -20.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -10.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -27.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -21.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -22.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -67.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_1__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -71.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_0__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -46.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_2__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -15ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 21:04:26   9105s] skewClock is  advancing: -13.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 21:04:26   9105s] Finish useful skew analysis
[08/27 21:04:28   9117s] |  -0.348|   -0.933|-202.907| -220.145|    54.99%|   0:00:05.0| 4079.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:28   9117s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:28   9118s] |  -0.341|   -0.933|-190.007| -207.245|    54.99%|   0:00:00.0| 4079.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:28   9118s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:34   9135s] Starting generalSmallTnsOpt
[08/27 21:04:34   9135s] Ending generalSmallTnsOpt End
[08/27 21:04:34   9135s] Analyzing useful skew in preCTS mode ...
[08/27 21:04:34   9135s] skewClock is  advancing: -11ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -15.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -12.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -15.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -13ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -15.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -10.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -16.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -13.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -12.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -12.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -15.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -21.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_34__reg/CLK
[08/27 21:04:34   9135s] skewClock is  advancing: -10.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_98__reg/CLK
[08/27 21:04:34   9135s] Finish useful skew analysis
[08/27 21:04:35   9138s] |  -0.341|   -1.131|-190.199| -207.635|    55.01%|   0:00:07.0| 4079.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:35   9138s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:35   9138s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:35   9138s] 
[08/27 21:04:35   9138s] *** Finish Core Optimize Step (cpu=0:01:44 real=0:00:21.0 mem=4079.0M) ***
[08/27 21:04:35   9138s] Active Path Group: mem2reg reg2mem  
[08/27 21:04:35   9138s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:35   9138s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:04:35   9138s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:35   9138s] |  -0.047|   -1.131|  -0.047| -207.635|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:04:35   9138s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_16__reg/D                       |
[08/27 21:04:35   9139s] |   0.014|   -1.131|   0.000| -207.635|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:04:35   9139s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 21:04:35   9139s] |   0.047|   -1.131|   0.000| -207.635|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:04:35   9139s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_22__reg/D                       |
[08/27 21:04:35   9139s] |   0.047|   -1.131|   0.000| -207.635|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:04:35   9139s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_22__reg/D                       |
[08/27 21:04:35   9139s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:35   9139s] 
[08/27 21:04:35   9139s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=4079.0M) ***
[08/27 21:04:35   9139s] Active Path Group: in2out in2reg reg2out default 
[08/27 21:04:35   9139s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:35   9139s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:04:35   9139s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:35   9139s] |  -1.131|   -1.131| -17.436| -207.635|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:36   9139s] |  -0.998|   -0.998| -17.303| -207.503|    55.01%|   0:00:01.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:36   9140s] |  -0.974|   -0.974| -17.279| -207.479|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:36   9141s] |  -0.972|   -0.972| -17.278| -207.477|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:36   9141s] |  -0.942|   -0.942| -17.247| -207.446|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:36   9142s] |  -0.929|   -0.929| -17.234| -207.433|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:36   9143s] |  -0.918|   -0.918| -17.223| -207.423|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:37   9145s] |  -0.916|   -0.916| -17.222| -207.421|    55.01%|   0:00:01.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:37   9145s] |  -0.905|   -0.905| -17.210| -207.409|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:37   9146s] |  -0.894|   -0.894| -17.199| -207.399|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:37   9148s] |  -0.888|   -0.888| -17.193| -207.392|    55.01%|   0:00:00.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:38   9152s] Starting generalSmallTnsOpt
[08/27 21:04:38   9152s] Ending generalSmallTnsOpt End
[08/27 21:04:38   9152s] Analyzing useful skew in preCTS mode ...
[08/27 21:04:38   9152s] skewClock is  advancing: -10.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -28.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -17.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -10.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -18.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -15.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -13.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -12ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -13.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -17.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -13.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -13.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -19ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -13.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -12.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -18.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -13.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -13.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -13.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -13.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -13.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 21:04:38   9152s] skewClock is  advancing: -13.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 21:04:38   9153s] Finish useful skew analysis
[08/27 21:04:39   9153s] |  -0.888|   -0.888| -17.193| -183.875|    55.02%|   0:00:02.0| 4079.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:04:39   9153s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:39   9153s] 
[08/27 21:04:39   9153s] *** Finish Core Optimize Step (cpu=0:00:14.4 real=0:00:04.0 mem=4079.0M) ***
[08/27 21:04:39   9153s] 
[08/27 21:04:39   9153s] *** Finished Optimize Step Cumulative (cpu=0:01:59 real=0:00:25.0 mem=4079.0M) ***
[08/27 21:04:39   9153s] OptDebug: End of Optimizer WNS Pass 4: in2out in2reg reg2out default* WNS -0.888 TNS -17.193; mem2reg* WNS 0.034 TNS 0.000; reg2mem* WNS 0.646 TNS 0.000; reg2reg* WNS -0.327 TNS -166.683; HEPG WNS -0.327 TNS -166.683; all paths WNS -0.888 TNS -183.875
[08/27 21:04:39   9153s] ** GigaOpt Optimizer WNS Slack -0.888 TNS Slack -183.875 Density 55.02
[08/27 21:04:39   9153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.13
[08/27 21:04:39   9154s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4079.0M
[08/27 21:04:39   9154s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4079.0M
[08/27 21:04:39   9154s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4079.0M
[08/27 21:04:39   9154s] OPERPROF:       Starting CMU at level 4, MEM:4079.0M
[08/27 21:04:39   9154s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:4079.0M
[08/27 21:04:39   9154s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.083, REAL:0.084, MEM:4079.0M
[08/27 21:04:39   9154s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.155, REAL:0.156, MEM:4079.0M
[08/27 21:04:39   9154s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.155, REAL:0.156, MEM:4079.0M
[08/27 21:04:39   9154s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.25
[08/27 21:04:39   9154s] OPERPROF: Starting RefinePlace at level 1, MEM:4079.0M
[08/27 21:04:39   9154s] *** Starting refinePlace (2:32:34 mem=4079.0M) ***
[08/27 21:04:39   9154s] Total net bbox length = 1.622e+06 (7.756e+05 8.461e+05) (ext = 3.318e+04)
[08/27 21:04:39   9154s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:04:39   9154s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:04:39   9154s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:4079.0M
[08/27 21:04:39   9154s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4079.0M
[08/27 21:04:39   9154s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.022, MEM:4079.0M
[08/27 21:04:39   9154s] default core: bins with density > 0.750 = 12.99 % ( 133 / 1024 )
[08/27 21:04:39   9154s] Density distribution unevenness ratio = 16.393%
[08/27 21:04:39   9154s] RPlace IncrNP Skipped
[08/27 21:04:39   9154s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4079.0MB) @(2:32:34 - 2:32:34).
[08/27 21:04:39   9154s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.030, MEM:4079.0M
[08/27 21:04:39   9154s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:04:39   9154s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4079.0MB
[08/27 21:04:39   9154s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4079.0M
[08/27 21:04:39   9154s] Starting refinePlace ...
[08/27 21:04:39   9154s] ** Cut row section cpu time 0:00:00.0.
[08/27 21:04:39   9154s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 21:04:40   9155s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=4079.0MB) @(2:32:34 - 2:32:36).
[08/27 21:04:40   9155s] Move report: preRPlace moves 886 insts, mean move: 1.61 um, max move: 14.88 um
[08/27 21:04:40   9155s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg): (1214.88, 860.82) --> (1229.76, 860.82)
[08/27 21:04:40   9155s] 	Length: 30 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_2
[08/27 21:04:40   9155s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 21:04:40   9155s] 
[08/27 21:04:40   9155s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 21:04:41   9157s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:04:41   9157s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:01.0, mem=4079.0MB) @(2:32:36 - 2:32:38).
[08/27 21:04:41   9157s] Move report: Detail placement moves 886 insts, mean move: 1.61 um, max move: 14.88 um
[08/27 21:04:41   9157s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg): (1214.88, 860.82) --> (1229.76, 860.82)
[08/27 21:04:41   9157s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4079.0MB
[08/27 21:04:41   9157s] Statistics of distance of Instance movement in refine placement:
[08/27 21:04:41   9157s]   maximum (X+Y) =        14.88 um
[08/27 21:04:41   9157s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg) with max move: (1214.88, 860.82) -> (1229.76, 860.82)
[08/27 21:04:41   9157s]   mean    (X+Y) =         1.61 um
[08/27 21:04:41   9157s] Total instances flipped for legalization: 492
[08/27 21:04:41   9157s] Summary Report:
[08/27 21:04:41   9157s] Instances move: 886 (out of 39639 movable)
[08/27 21:04:41   9157s] Instances flipped: 492
[08/27 21:04:41   9157s] Mean displacement: 1.61 um
[08/27 21:04:41   9157s] Max displacement: 14.88 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg) (1214.88, 860.82) -> (1229.76, 860.82)
[08/27 21:04:41   9157s] 	Length: 30 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_2
[08/27 21:04:41   9157s] Total instances moved : 886
[08/27 21:04:41   9157s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.256, REAL:1.763, MEM:4079.0M
[08/27 21:04:41   9157s] Total net bbox length = 1.622e+06 (7.762e+05 8.462e+05) (ext = 3.318e+04)
[08/27 21:04:41   9157s] Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4079.0MB
[08/27 21:04:41   9157s] [CPU] RefinePlace/total (cpu=0:00:03.4, real=0:00:02.0, mem=4079.0MB) @(2:32:34 - 2:32:38).
[08/27 21:04:41   9157s] *** Finished refinePlace (2:32:38 mem=4079.0M) ***
[08/27 21:04:41   9157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.25
[08/27 21:04:41   9157s] OPERPROF: Finished RefinePlace at level 1, CPU:3.447, REAL:1.956, MEM:4079.0M
[08/27 21:04:41   9158s] *** maximum move = 14.88 um ***
[08/27 21:04:41   9158s] *** Finished re-routing un-routed nets (4079.0M) ***
[08/27 21:04:41   9158s] OPERPROF: Starting DPlace-Init at level 1, MEM:4079.0M
[08/27 21:04:41   9158s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4079.0M
[08/27 21:04:42   9158s] OPERPROF:     Starting CMU at level 3, MEM:4079.0M
[08/27 21:04:42   9158s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4079.0M
[08/27 21:04:42   9158s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.072, MEM:4079.0M
[08/27 21:04:42   9158s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.138, REAL:0.139, MEM:4079.0M
[08/27 21:04:42   9158s] 
[08/27 21:04:42   9158s] *** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4079.0M) ***
[08/27 21:04:42   9158s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.13
[08/27 21:04:42   9159s] ** GigaOpt Optimizer WNS Slack -0.888 TNS Slack -183.875 Density 55.02
[08/27 21:04:42   9159s] 
[08/27 21:04:42   9159s] *** Finish pre-CTS Setup Fixing (cpu=0:14:35 real=0:03:26 mem=4079.0M) ***
[08/27 21:04:42   9159s] 
[08/27 21:04:42   9159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2714319.4
[08/27 21:04:42   9159s] TotalInstCnt at PhyDesignMc Destruction: 39,639
[08/27 21:04:42   9159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.11
[08/27 21:04:42   9159s] *** SetupOpt [finish] : cpu/real = 0:14:39.4/0:03:30.3 (4.2), totSession cpu/real = 2:32:39.5/1:17:00.1 (2.0), mem = 3324.5M
[08/27 21:04:42   9159s] 
[08/27 21:04:42   9159s] =============================================================================================
[08/27 21:04:42   9159s]  Step TAT Report for WnsOpt #2
[08/27 21:04:42   9159s] =============================================================================================
[08/27 21:04:42   9159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 21:04:42   9159s] ---------------------------------------------------------------------------------------------
[08/27 21:04:42   9159s] [ SkewClock              ]      3   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:01.7    2.4
[08/27 21:04:42   9159s] [ AreaOpt                ]      1   0:00:01.0  (   0.5 % )     0:00:11.7 /  0:00:34.7    3.0
[08/27 21:04:42   9159s] [ RefinePlace            ]      5   0:00:10.4  (   4.9 % )     0:00:10.4 /  0:00:16.0    1.5
[08/27 21:04:42   9159s] [ SlackTraversorInit     ]      7   0:00:02.0  (   1.0 % )     0:00:02.0 /  0:00:02.0    1.0
[08/27 21:04:42   9159s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.4    1.0
[08/27 21:04:42   9159s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:04:42   9159s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.1
[08/27 21:04:42   9159s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[08/27 21:04:42   9159s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:04:42   9159s] [ TransformInit          ]      1   0:00:02.9  (   1.4 % )     0:00:02.9 /  0:00:02.9    1.0
[08/27 21:04:42   9159s] [ SmallTnsOpt            ]      3   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:01.6    2.4
[08/27 21:04:42   9159s] [ OptSingleIteration     ]    316   0:00:01.8  (   0.9 % )     0:03:04.8 /  0:14:03.3    4.6
[08/27 21:04:42   9159s] [ OptGetWeight           ]    795   0:00:03.6  (   1.7 % )     0:00:03.6 /  0:00:03.5    1.0
[08/27 21:04:42   9159s] [ OptEval                ]    795   0:01:55.3  (  54.8 % )     0:01:55.3 /  0:10:47.9    5.6
[08/27 21:04:42   9159s] [ OptCommit              ]    795   0:00:04.7  (   2.2 % )     0:00:04.7 /  0:00:05.0    1.1
[08/27 21:04:42   9159s] [ IncrTimingUpdate       ]    551   0:00:39.0  (  18.5 % )     0:00:39.0 /  0:02:17.2    3.5
[08/27 21:04:42   9159s] [ PostCommitDelayCalc    ]    840   0:00:04.3  (   2.0 % )     0:00:04.3 /  0:00:14.4    3.3
[08/27 21:04:42   9159s] [ SetupOptGetWorkingSet  ]    897   0:00:15.2  (   7.2 % )     0:00:15.2 /  0:00:29.9    2.0
[08/27 21:04:42   9159s] [ SetupOptGetActiveNode  ]    897   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.9
[08/27 21:04:42   9159s] [ SetupOptSlackGraph     ]    313   0:00:01.1  (   0.5 % )     0:00:01.1 /  0:00:04.4    4.1
[08/27 21:04:42   9159s] [ MISC                   ]          0:00:07.3  (   3.5 % )     0:00:07.3 /  0:00:10.8    1.5
[08/27 21:04:42   9159s] ---------------------------------------------------------------------------------------------
[08/27 21:04:42   9159s]  WnsOpt #2 TOTAL                    0:03:30.3  ( 100.0 % )     0:03:30.3 /  0:14:39.4    4.2
[08/27 21:04:42   9159s] ---------------------------------------------------------------------------------------------
[08/27 21:04:42   9159s] 
[08/27 21:04:42   9159s] End: GigaOpt Optimization in WNS mode
[08/27 21:04:42   9159s] *** Timing NOT met, worst failing slack is -0.888
[08/27 21:04:42   9159s] *** Check timing (0:00:00.0)
[08/27 21:04:42   9159s] Deleting Lib Analyzer.
[08/27 21:04:42   9159s] Begin: GigaOpt Optimization in TNS mode
[08/27 21:04:42   9159s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 21:04:42   9159s] ### Creating PhyDesignMc. totSessionCpu=2:32:40 mem=3308.5M
[08/27 21:04:42   9159s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 21:04:42   9159s] OPERPROF: Starting DPlace-Init at level 1, MEM:3308.5M
[08/27 21:04:42   9159s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 21:04:43   9159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3308.5M
[08/27 21:04:43   9159s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 21:04:43   9159s] OPERPROF:     Starting CMU at level 3, MEM:3308.5M
[08/27 21:04:43   9159s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3308.5M
[08/27 21:04:43   9159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.065, MEM:3308.5M
[08/27 21:04:43   9159s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3308.5MB).
[08/27 21:04:43   9159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.154, REAL:0.156, MEM:3308.5M
[08/27 21:04:43   9159s] TotalInstCnt at PhyDesignMc Initialization: 39,639
[08/27 21:04:43   9159s] ### Creating PhyDesignMc, finished. totSessionCpu=2:32:40 mem=3308.5M
[08/27 21:04:43   9160s] TotalInstCnt at PhyDesignMc Destruction: 39,639
[08/27 21:04:43   9160s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -pgMode all -nativePathGroupFlow -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[08/27 21:04:43   9160s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 21:04:43   9160s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 21:04:43   9160s] *info: 48 skip_routing nets excluded.
[08/27 21:04:43   9160s] Info: 48 io nets excluded
[08/27 21:04:43   9160s] Info: 7 clock nets excluded from IPO operation.
[08/27 21:04:43   9160s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:32:40.5/1:17:01.0 (2.0), mem = 3308.5M
[08/27 21:04:43   9160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.12
[08/27 21:04:43   9160s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 21:04:43   9160s] ### Creating PhyDesignMc. totSessionCpu=2:32:41 mem=3308.5M
[08/27 21:04:43   9160s] OPERPROF: Starting DPlace-Init at level 1, MEM:3308.5M
[08/27 21:04:43   9160s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 21:04:43   9160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3308.5M
[08/27 21:04:43   9160s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 21:04:43   9160s] OPERPROF:     Starting CMU at level 3, MEM:3308.5M
[08/27 21:04:43   9160s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3308.5M
[08/27 21:04:43   9160s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.055, MEM:3308.5M
[08/27 21:04:43   9160s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3308.5MB).
[08/27 21:04:43   9160s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.128, REAL:0.129, MEM:3308.5M
[08/27 21:04:44   9160s] TotalInstCnt at PhyDesignMc Initialization: 39,639
[08/27 21:04:44   9160s] ### Creating PhyDesignMc, finished. totSessionCpu=2:32:41 mem=3308.5M
[08/27 21:04:44   9160s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 21:04:44   9161s] 
[08/27 21:04:44   9161s] Creating Lib Analyzer ...
[08/27 21:04:44   9161s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 21:04:44   9161s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 21:04:44   9161s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 21:04:44   9161s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 21:04:44   9161s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 21:04:44   9161s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 21:04:44   9161s] 
[08/27 21:04:44   9161s] {RT default_rc_corner 0 4 4 0}
[08/27 21:04:44   9161s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:32:41 mem=3310.5M
[08/27 21:04:44   9161s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:32:41 mem=3310.5M
[08/27 21:04:44   9161s] Creating Lib Analyzer, finished. 
[08/27 21:04:44   9161s] 
[08/27 21:04:44   9161s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/27 21:04:44   9161s] ### Creating LA Mngr. totSessionCpu=2:32:41 mem=3310.5M
[08/27 21:04:44   9161s] ### Creating LA Mngr, finished. totSessionCpu=2:32:41 mem=3310.5M
[08/27 21:04:46   9163s] *info: 2 don't touch nets excluded
[08/27 21:04:46   9163s] *info: 48 io nets excluded
[08/27 21:04:46   9163s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 21:04:46   9163s] *info: 7 clock nets excluded
[08/27 21:04:46   9163s] *info: 2 special nets excluded.
[08/27 21:04:46   9163s] *info: 48 skip_routing nets excluded.
[08/27 21:04:46   9163s] *info: 32 multi-driver nets excluded.
[08/27 21:04:46   9163s] *info: 1277 no-driver nets excluded.
[08/27 21:04:47   9164s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2714319.5
[08/27 21:04:47   9164s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/27 21:04:47   9164s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/27 21:04:47   9164s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/27 21:04:47   9164s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/27 21:04:47   9164s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/27 21:04:47   9164s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/27 21:04:47   9164s] ** GigaOpt Optimizer WNS Slack -0.888 TNS Slack -183.875 Density 55.02
[08/27 21:04:47   9164s] Optimizer TNS Opt
[08/27 21:04:47   9164s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.888 TNS -17.193; mem2reg* WNS 0.034 TNS 0.000; reg2mem* WNS 0.646 TNS 0.000; reg2reg* WNS -0.327 TNS -166.683; HEPG WNS -0.327 TNS -166.683; all paths WNS -0.888 TNS -183.875
[08/27 21:04:48   9164s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 21:04:48   9164s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 21:04:48   9164s] Active Path Group: mem2reg reg2reg  
[08/27 21:04:48   9165s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:48   9165s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:04:48   9165s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:04:48   9165s] |  -0.327|   -0.888|-166.683| -183.875|    55.02%|   0:00:00.0| 3520.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:48   9165s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:49   9171s] |  -0.322|   -0.888|-157.856| -175.049|    55.02%|   0:00:01.0| 3882.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:49   9171s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:51   9182s] |  -0.307|   -0.888|-135.493| -152.685|    55.02%|   0:00:02.0| 4035.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:51   9182s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:54   9194s] |  -0.299|   -0.888|-124.801| -141.994|    55.02%|   0:00:03.0| 4035.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:54   9194s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:54   9196s] |  -0.290|   -0.888|-113.300| -130.493|    55.02%|   0:00:00.0| 4035.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:54   9196s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:56   9207s] |  -0.284|   -0.888|-105.429| -122.622|    55.03%|   0:00:02.0| 4035.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:56   9207s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:04:58   9218s] |  -0.279|   -0.888| -98.058| -115.251|    55.03%|   0:00:02.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:04:58   9218s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:05:01   9224s] |  -0.273|   -0.888| -90.882| -108.075|    55.04%|   0:00:03.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:01   9224s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:05:01   9228s] |  -0.265|   -0.888| -82.202|  -99.395|    55.04%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:01   9228s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:05:03   9235s] |  -0.263|   -0.888| -80.350|  -97.542|    55.04%|   0:00:02.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:03   9235s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:05:03   9237s] |  -0.257|   -0.888| -75.324|  -92.517|    55.04%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:03   9237s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:05:04   9241s] |  -0.255|   -0.888| -73.297|  -90.489|    55.05%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:04   9241s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:05:05   9246s] |  -0.254|   -0.888| -71.951|  -89.143|    55.06%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:05   9246s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:05:05   9246s] |  -0.254|   -0.888| -71.917|  -89.110|    55.06%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:05   9246s] |        |         |        |         |          |            |        |            |         | 67__reg/D                                          |
[08/27 21:05:06   9250s] |  -0.254|   -0.888| -71.366|  -88.558|    55.07%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:06   9250s] |        |         |        |         |          |            |        |            |         | 104__reg/D                                         |
[08/27 21:05:07   9251s] |  -0.254|   -0.888| -71.274|  -88.467|    55.07%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:07   9251s] |        |         |        |         |          |            |        |            |         | 104__reg/D                                         |
[08/27 21:05:07   9252s] |  -0.254|   -0.888| -71.210|  -88.403|    55.07%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:07   9252s] |        |         |        |         |          |            |        |            |         | 104__reg/D                                         |
[08/27 21:05:07   9254s] |  -0.254|   -0.888| -71.103|  -88.295|    55.08%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:07   9254s] |        |         |        |         |          |            |        |            |         | 79__reg/D                                          |
[08/27 21:05:08   9255s] |  -0.254|   -0.888| -70.780|  -87.973|    55.08%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:08   9255s] |        |         |        |         |          |            |        |            |         | 79__reg/D                                          |
[08/27 21:05:08   9255s] |  -0.254|   -0.888| -70.728|  -87.921|    55.08%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:08   9255s] |        |         |        |         |          |            |        |            |         | 79__reg/D                                          |
[08/27 21:05:09   9260s] |  -0.254|   -0.888| -64.934|  -82.127|    55.09%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:09   9260s] |        |         |        |         |          |            |        |            |         | 74__reg/D                                          |
[08/27 21:05:09   9261s] |  -0.255|   -0.888| -50.731|  -67.923|    55.10%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:09   9261s] |        |         |        |         |          |            |        |            |         | 74__reg/D                                          |
[08/27 21:05:09   9262s] |  -0.255|   -0.888| -50.710|  -67.903|    55.11%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:09   9262s] |        |         |        |         |          |            |        |            |         | 74__reg/D                                          |
[08/27 21:05:10   9264s] |  -0.255|   -0.888| -49.537|  -66.730|    55.11%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:10   9264s] |        |         |        |         |          |            |        |            |         | 93__reg/D                                          |
[08/27 21:05:10   9265s] |  -0.255|   -0.888| -49.481|  -66.674|    55.11%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:10   9265s] |        |         |        |         |          |            |        |            |         | 93__reg/D                                          |
[08/27 21:05:10   9268s] |  -0.255|   -0.888| -49.205|  -66.397|    55.11%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:10   9268s] |        |         |        |         |          |            |        |            |         | 93__reg/D                                          |
[08/27 21:05:10   9268s] |  -0.255|   -0.888| -49.156|  -66.348|    55.11%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:10   9268s] |        |         |        |         |          |            |        |            |         | 93__reg/D                                          |
[08/27 21:05:11   9269s] |  -0.255|   -0.888| -49.135|  -66.327|    55.12%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:11   9269s] |        |         |        |         |          |            |        |            |         | 93__reg/D                                          |
[08/27 21:05:11   9272s] |  -0.255|   -0.888| -43.162|  -60.354|    55.13%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:11   9272s] |        |         |        |         |          |            |        |            |         | 109__reg/D                                         |
[08/27 21:05:11   9272s] |  -0.255|   -0.888| -43.077|  -60.270|    55.13%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:11   9272s] |        |         |        |         |          |            |        |            |         | 109__reg/D                                         |
[08/27 21:05:12   9273s] |  -0.255|   -0.888| -42.509|  -59.702|    55.13%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:12   9273s] |        |         |        |         |          |            |        |            |         | 109__reg/D                                         |
[08/27 21:05:13   9277s] |  -0.256|   -0.905| -38.878|  -56.089|    55.12%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:13   9277s] |        |         |        |         |          |            |        |            |         | 109__reg/D                                         |
[08/27 21:05:13   9278s] |  -0.256|   -0.905| -38.812|  -56.022|    55.12%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 21:05:13   9278s] |        |         |        |         |          |            |        |            |         | 109__reg/D                                         |
[08/27 21:05:14   9280s] |  -0.256|   -0.905| -38.192|  -55.402|    55.12%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:05:14   9280s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1877__reg/D                          |
[08/27 21:05:14   9281s] |  -0.256|   -0.905| -37.993|  -55.204|    55.12%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:05:14   9281s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1877__reg/D                          |
[08/27 21:05:15   9285s] |  -0.256|   -0.905| -37.764|  -54.974|    55.13%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:05:15   9285s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1878__reg/D                          |
[08/27 21:05:15   9286s] |  -0.256|   -0.905| -37.764|  -54.974|    55.13%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:05:15   9286s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1878__reg/D                          |
[08/27 21:05:15   9287s] |  -0.256|   -0.905| -37.750|  -54.961|    55.14%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:05:15   9287s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1878__reg/D                          |
[08/27 21:05:16   9288s] |  -0.256|   -0.905| -37.748|  -54.958|    55.14%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:05:16   9288s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1878__reg/D                          |
[08/27 21:05:17   9293s] |  -0.256|   -0.905| -37.748|  -54.958|    55.14%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:05:17   9293s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 21:05:18   9298s] |  -0.256|   -0.905| -37.734|  -54.944|    55.16%|   0:00:01.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 21:05:18   9298s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1900__reg/D                          |
[08/27 21:05:18   9300s] |  -0.256|   -0.905| -37.734|  -54.944|    55.16%|   0:00:00.0| 4073.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 21:05:18   9300s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_15__reg/D                       |
[08/27 21:05:18   9300s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:05:18   9300s] 
[08/27 21:05:18   9300s] *** Finish Core Optimize Step (cpu=0:02:15 real=0:00:30.0 mem=4073.3M) ***
[08/27 21:05:19   9300s] Active Path Group: in2out in2reg reg2out default 
[08/27 21:05:19   9300s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:05:19   9300s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 21:05:19   9300s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:05:19   9300s] |  -0.905|   -0.905| -17.210|  -54.944|    55.16%|   0:00:00.0| 4073.3M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:05:20   9304s] |  -0.847|   -0.847| -17.094|  -54.827|    55.16%|   0:00:01.0| 4073.3M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios[25].i_sync/reg_ |
[08/27 21:05:20   9304s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/27 21:05:20   9305s] |  -0.847|   -0.847| -17.010|  -54.744|    55.16%|   0:00:00.0| 4073.3M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios[27].i_sync/reg_ |
[08/27 21:05:20   9305s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/27 21:05:20   9305s] |  -0.847|   -0.847| -16.993|  -54.727|    55.16%|   0:00:00.0| 4073.3M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios[22].i_sync/reg_ |
[08/27 21:05:20   9305s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/27 21:05:20   9305s] |  -0.847|   -0.847| -16.962|  -54.695|    55.16%|   0:00:00.0| 4073.3M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios[7].i_sync/reg_q |
[08/27 21:05:20   9305s] |        |         |        |         |          |            |        |            |         | _0__reg/D                                          |
[08/27 21:05:20   9305s] |  -0.847|   -0.847| -16.925|  -54.659|    55.16%|   0:00:00.0| 4073.3M|          NA|       NA| NA                                                 |
[08/27 21:05:20   9305s] |  -0.847|   -0.847| -16.925|  -54.659|    55.16%|   0:00:00.0| 4073.3M|func_view_wc|  reg2out| status_o                                           |
[08/27 21:05:20   9305s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 21:05:20   9305s] 
[08/27 21:05:20   9305s] *** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:01.0 mem=4073.3M) ***
[08/27 21:05:20   9305s] 
[08/27 21:05:20   9305s] *** Finished Optimize Step Cumulative (cpu=0:02:21 real=0:00:32.0 mem=4073.3M) ***
[08/27 21:05:20   9305s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.847 TNS -16.925; mem2reg* WNS 0.034 TNS 0.000; reg2mem* WNS 0.719 TNS 0.000; reg2reg* WNS -0.256 TNS -37.734; HEPG WNS -0.256 TNS -37.734; all paths WNS -0.847 TNS -54.659
[08/27 21:05:20   9305s] ** GigaOpt Optimizer WNS Slack -0.847 TNS Slack -54.659 Density 55.16
[08/27 21:05:20   9305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2714319.14
[08/27 21:05:20   9306s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4073.3M
[08/27 21:05:20   9306s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4073.3M
[08/27 21:05:20   9306s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4073.3M
[08/27 21:05:20   9306s] OPERPROF:       Starting CMU at level 4, MEM:4073.3M
[08/27 21:05:20   9306s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:4073.3M
[08/27 21:05:20   9306s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.069, REAL:0.069, MEM:4073.3M
[08/27 21:05:20   9306s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.138, REAL:0.139, MEM:4073.3M
[08/27 21:05:20   9306s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.138, REAL:0.139, MEM:4073.3M
[08/27 21:05:20   9306s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.26
[08/27 21:05:20   9306s] OPERPROF: Starting RefinePlace at level 1, MEM:4073.3M
[08/27 21:05:20   9306s] *** Starting refinePlace (2:35:06 mem=4073.3M) ***
[08/27 21:05:20   9306s] Total net bbox length = 1.633e+06 (7.813e+05 8.519e+05) (ext = 3.257e+04)
[08/27 21:05:20   9306s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:05:20   9306s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:05:20   9306s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:4073.3M
[08/27 21:05:20   9306s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4073.3M
[08/27 21:05:21   9306s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.021, MEM:4073.3M
[08/27 21:05:21   9306s] default core: bins with density > 0.750 = 13.38 % ( 137 / 1024 )
[08/27 21:05:21   9306s] Density distribution unevenness ratio = 16.370%
[08/27 21:05:21   9306s] RPlace IncrNP Skipped
[08/27 21:05:21   9306s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4073.3MB) @(2:35:06 - 2:35:06).
[08/27 21:05:21   9306s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.028, REAL:0.028, MEM:4073.3M
[08/27 21:05:21   9306s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:05:21   9306s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 4073.3MB
[08/27 21:05:21   9306s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4073.3M
[08/27 21:05:21   9306s] Starting refinePlace ...
[08/27 21:05:21   9306s] ** Cut row section cpu time 0:00:00.0.
[08/27 21:05:21   9306s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 21:05:21   9307s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:00.0, mem=4073.3MB) @(2:35:06 - 2:35:08).
[08/27 21:05:21   9307s] Move report: preRPlace moves 1734 insts, mean move: 2.00 um, max move: 14.88 um
[08/27 21:05:21   9307s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg): (1269.60, 909.96) --> (1254.72, 909.96)
[08/27 21:05:21   9307s] 	Length: 30 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_2
[08/27 21:05:21   9307s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 21:05:21   9307s] 
[08/27 21:05:21   9307s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 21:05:22   9309s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:05:22   9309s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=4073.3MB) @(2:35:08 - 2:35:09).
[08/27 21:05:22   9309s] Move report: Detail placement moves 1734 insts, mean move: 2.00 um, max move: 14.88 um
[08/27 21:05:22   9309s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg): (1269.60, 909.96) --> (1254.72, 909.96)
[08/27 21:05:22   9309s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4073.3MB
[08/27 21:05:22   9309s] Statistics of distance of Instance movement in refine placement:
[08/27 21:05:22   9309s]   maximum (X+Y) =        14.88 um
[08/27 21:05:22   9309s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg) with max move: (1269.6, 909.96) -> (1254.72, 909.96)
[08/27 21:05:22   9309s]   mean    (X+Y) =         2.00 um
[08/27 21:05:22   9309s] Summary Report:
[08/27 21:05:22   9309s] Instances move: 1734 (out of 39829 movable)
[08/27 21:05:22   9309s] Instances flipped: 0
[08/27 21:05:22   9309s] Mean displacement: 2.00 um
[08/27 21:05:22   9309s] Max displacement: 14.88 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg) (1269.6, 909.96) -> (1254.72, 909.96)
[08/27 21:05:22   9309s] 	Length: 30 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_2
[08/27 21:05:22   9309s] Total instances moved : 1734
[08/27 21:05:22   9309s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.928, REAL:1.563, MEM:4073.3M
[08/27 21:05:22   9309s] Total net bbox length = 1.635e+06 (7.827e+05 8.524e+05) (ext = 3.256e+04)
[08/27 21:05:22   9309s] Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4073.3MB
[08/27 21:05:22   9309s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:02.0, mem=4073.3MB) @(2:35:06 - 2:35:09).
[08/27 21:05:22   9309s] *** Finished refinePlace (2:35:09 mem=4073.3M) ***
[08/27 21:05:22   9309s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.26
[08/27 21:05:22   9309s] OPERPROF: Finished RefinePlace at level 1, CPU:3.095, REAL:1.730, MEM:4073.3M
[08/27 21:05:23   9309s] *** maximum move = 14.88 um ***
[08/27 21:05:23   9309s] *** Finished re-routing un-routed nets (4073.3M) ***
[08/27 21:05:23   9310s] OPERPROF: Starting DPlace-Init at level 1, MEM:4073.3M
[08/27 21:05:23   9310s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4073.3M
[08/27 21:05:23   9310s] OPERPROF:     Starting CMU at level 3, MEM:4073.3M
[08/27 21:05:23   9310s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4073.3M
[08/27 21:05:23   9310s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.060, MEM:4073.3M
[08/27 21:05:23   9310s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.118, REAL:0.118, MEM:4073.3M
[08/27 21:05:23   9310s] 
[08/27 21:05:23   9310s] *** Finish Physical Update (cpu=0:00:04.5 real=0:00:03.0 mem=4073.3M) ***
[08/27 21:05:23   9310s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2714319.14
[08/27 21:05:23   9310s] ** GigaOpt Optimizer WNS Slack -0.847 TNS Slack -54.659 Density 55.16
[08/27 21:05:23   9310s] 
[08/27 21:05:23   9310s] *** Finish pre-CTS Setup Fixing (cpu=0:02:26 real=0:00:36.0 mem=4073.3M) ***
[08/27 21:05:23   9310s] 
[08/27 21:05:23   9310s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2714319.5
[08/27 21:05:23   9310s] TotalInstCnt at PhyDesignMc Destruction: 39,829
[08/27 21:05:23   9310s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.12
[08/27 21:05:23   9310s] *** SetupOpt [finish] : cpu/real = 0:02:30.4/0:00:40.1 (3.7), totSession cpu/real = 2:35:10.9/1:17:41.1 (2.0), mem = 3309.9M
[08/27 21:05:23   9310s] 
[08/27 21:05:23   9310s] =============================================================================================
[08/27 21:05:23   9310s]  Step TAT Report for TnsOpt #3
[08/27 21:05:23   9310s] =============================================================================================
[08/27 21:05:23   9310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 21:05:23   9310s] ---------------------------------------------------------------------------------------------
[08/27 21:05:23   9310s] [ RefinePlace            ]      1   0:00:02.8  (   7.1 % )     0:00:02.8 /  0:00:04.5    1.6
[08/27 21:05:23   9310s] [ SlackTraversorInit     ]      2   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.6    1.0
[08/27 21:05:23   9310s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 21:05:23   9310s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:05:23   9310s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 21:05:23   9310s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.4 % )     0:00:00.4 /  0:00:00.5    1.1
[08/27 21:05:23   9310s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:05:23   9310s] [ TransformInit          ]      1   0:00:03.0  (   7.4 % )     0:00:03.0 /  0:00:03.0    1.0
[08/27 21:05:23   9310s] [ OptSingleIteration     ]     93   0:00:00.3  (   0.9 % )     0:00:30.8 /  0:02:16.6    4.4
[08/27 21:05:23   9310s] [ OptGetWeight           ]     93   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.8    1.1
[08/27 21:05:23   9310s] [ OptEval                ]     93   0:00:21.1  (  52.7 % )     0:00:21.1 /  0:01:50.9    5.2
[08/27 21:05:23   9310s] [ OptCommit              ]     93   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/27 21:05:23   9310s] [ IncrTimingUpdate       ]     80   0:00:04.0  (  10.0 % )     0:00:04.0 /  0:00:14.7    3.7
[08/27 21:05:23   9310s] [ PostCommitDelayCalc    ]     94   0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:02.0    3.0
[08/27 21:05:23   9310s] [ SetupOptGetWorkingSet  ]    271   0:00:03.1  (   7.8 % )     0:00:03.1 /  0:00:06.5    2.1
[08/27 21:05:23   9310s] [ SetupOptGetActiveNode  ]    271   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[08/27 21:05:23   9310s] [ SetupOptSlackGraph     ]     93   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.8    4.1
[08/27 21:05:23   9310s] [ MISC                   ]          0:00:02.1  (   5.2 % )     0:00:02.1 /  0:00:04.9    2.3
[08/27 21:05:23   9310s] ---------------------------------------------------------------------------------------------
[08/27 21:05:23   9310s]  TnsOpt #3 TOTAL                    0:00:40.1  ( 100.0 % )     0:00:40.1 /  0:02:30.4    3.7
[08/27 21:05:23   9310s] ---------------------------------------------------------------------------------------------
[08/27 21:05:23   9310s] 
[08/27 21:05:23   9310s] End: GigaOpt Optimization in TNS mode
[08/27 21:05:24   9311s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/27 21:05:24   9311s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 21:05:24   9311s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 21:05:24   9311s] *info: 48 skip_routing nets excluded.
[08/27 21:05:24   9311s] Info: 48 io nets excluded
[08/27 21:05:24   9311s] Info: 7 clock nets excluded from IPO operation.
[08/27 21:05:24   9311s] ### Creating LA Mngr. totSessionCpu=2:35:11 mem=3299.9M
[08/27 21:05:24   9311s] ### Creating LA Mngr, finished. totSessionCpu=2:35:11 mem=3299.9M
[08/27 21:05:24   9311s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 21:05:24   9311s] ### Creating PhyDesignMc. totSessionCpu=2:35:11 mem=3507.8M
[08/27 21:05:24   9311s] OPERPROF: Starting DPlace-Init at level 1, MEM:3507.8M
[08/27 21:05:24   9311s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 21:05:24   9311s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3507.8M
[08/27 21:05:24   9311s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 21:05:24   9311s] OPERPROF:     Starting CMU at level 3, MEM:3507.8M
[08/27 21:05:24   9311s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3507.8M
[08/27 21:05:24   9311s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.052, REAL:0.053, MEM:3507.8M
[08/27 21:05:24   9311s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3507.8MB).
[08/27 21:05:24   9311s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.121, REAL:0.122, MEM:3507.8M
[08/27 21:05:24   9311s] TotalInstCnt at PhyDesignMc Initialization: 39,829
[08/27 21:05:24   9311s] ### Creating PhyDesignMc, finished. totSessionCpu=2:35:12 mem=3507.8M
[08/27 21:05:24   9311s] Begin: Area Reclaim Optimization
[08/27 21:05:24   9311s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:35:11.8/1:17:42.0 (2.0), mem = 3507.8M
[08/27 21:05:24   9311s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.13
[08/27 21:05:24   9311s] 
[08/27 21:05:24   9311s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/27 21:05:24   9311s] ### Creating LA Mngr. totSessionCpu=2:35:12 mem=3507.8M
[08/27 21:05:24   9311s] ### Creating LA Mngr, finished. totSessionCpu=2:35:12 mem=3507.8M
[08/27 21:05:25   9312s] Reclaim Optimization WNS Slack -0.847  TNS Slack -54.659 Density 55.16
[08/27 21:05:25   9312s] +----------+---------+--------+--------+------------+--------+
[08/27 21:05:25   9312s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/27 21:05:25   9312s] +----------+---------+--------+--------+------------+--------+
[08/27 21:05:25   9312s] |    55.16%|        -|  -0.847| -54.659|   0:00:00.0| 3507.8M|
[08/27 21:05:25   9312s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 21:05:25   9312s] |    55.16%|        0|  -0.847| -54.659|   0:00:00.0| 3507.8M|
[08/27 21:05:29   9326s] |    54.84%|      405|  -0.847| -54.661|   0:00:04.0| 3813.1M|
[08/27 21:05:40   9363s] |    54.37%|     1510|  -0.844| -63.498|   0:00:11.0| 3813.1M|
[08/27 21:05:40   9365s] |    54.36%|       26|  -0.844| -63.493|   0:00:00.0| 3813.1M|
[08/27 21:05:41   9366s] |    54.36%|        0|  -0.844| -63.493|   0:00:01.0| 3813.1M|
[08/27 21:05:41   9366s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 21:05:41   9366s] |    54.36%|        0|  -0.844| -63.493|   0:00:00.0| 3813.1M|
[08/27 21:05:41   9366s] +----------+---------+--------+--------+------------+--------+
[08/27 21:05:41   9366s] Reclaim Optimization End WNS Slack -0.844  TNS Slack -63.493 Density 54.36
[08/27 21:05:41   9366s] 
[08/27 21:05:41   9366s] ** Summary: Restruct = 0 Buffer Deletion = 232 Declone = 213 Resize = 1285 **
[08/27 21:05:41   9366s] --------------------------------------------------------------
[08/27 21:05:41   9366s] |                                   | Total     | Sequential |
[08/27 21:05:41   9366s] --------------------------------------------------------------
[08/27 21:05:41   9366s] | Num insts resized                 |    1279  |      61    |
[08/27 21:05:41   9366s] | Num insts undone                  |     251  |       0    |
[08/27 21:05:41   9366s] | Num insts Downsized               |    1279  |      61    |
[08/27 21:05:41   9366s] | Num insts Samesized               |       0  |       0    |
[08/27 21:05:41   9366s] | Num insts Upsized                 |       0  |       0    |
[08/27 21:05:41   9366s] | Num multiple commits+uncommits    |       6  |       -    |
[08/27 21:05:41   9366s] --------------------------------------------------------------
[08/27 21:05:41   9366s] End: Core Area Reclaim Optimization (cpu = 0:00:54.8) (real = 0:00:17.0) **
[08/27 21:05:41   9366s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3813.1M
[08/27 21:05:41   9366s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3813.1M
[08/27 21:05:41   9366s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3813.1M
[08/27 21:05:41   9366s] OPERPROF:       Starting CMU at level 4, MEM:3813.1M
[08/27 21:05:41   9366s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3813.1M
[08/27 21:05:41   9366s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.084, REAL:0.085, MEM:3813.1M
[08/27 21:05:41   9366s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.161, MEM:3813.1M
[08/27 21:05:41   9366s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.162, MEM:3813.1M
[08/27 21:05:41   9366s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.27
[08/27 21:05:41   9366s] OPERPROF: Starting RefinePlace at level 1, MEM:3813.1M
[08/27 21:05:41   9366s] *** Starting refinePlace (2:36:07 mem=3813.1M) ***
[08/27 21:05:41   9366s] Total net bbox length = 1.629e+06 (7.803e+05 8.491e+05) (ext = 3.256e+04)
[08/27 21:05:41   9367s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:05:41   9367s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3813.1M
[08/27 21:05:41   9367s] Starting refinePlace ...
[08/27 21:05:42   9367s] 
[08/27 21:05:42   9367s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 21:05:43   9369s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:05:43   9369s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:02.0, mem=3813.1MB) @(2:36:07 - 2:36:09).
[08/27 21:05:43   9369s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:05:43   9369s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3813.1MB
[08/27 21:05:43   9369s] Statistics of distance of Instance movement in refine placement:
[08/27 21:05:43   9369s]   maximum (X+Y) =         0.00 um
[08/27 21:05:43   9369s]   mean    (X+Y) =         0.00 um
[08/27 21:05:43   9369s] Summary Report:
[08/27 21:05:43   9369s] Instances move: 0 (out of 39390 movable)
[08/27 21:05:43   9369s] Instances flipped: 0
[08/27 21:05:43   9369s] Mean displacement: 0.00 um
[08/27 21:05:43   9369s] Max displacement: 0.00 um 
[08/27 21:05:43   9369s] Total instances moved : 0
[08/27 21:05:43   9369s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.009, REAL:1.270, MEM:3813.1M
[08/27 21:05:43   9369s] Total net bbox length = 1.629e+06 (7.803e+05 8.491e+05) (ext = 3.256e+04)
[08/27 21:05:43   9369s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3813.1MB
[08/27 21:05:43   9369s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=3813.1MB) @(2:36:07 - 2:36:09).
[08/27 21:05:43   9369s] *** Finished refinePlace (2:36:09 mem=3813.1M) ***
[08/27 21:05:43   9369s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.27
[08/27 21:05:43   9369s] OPERPROF: Finished RefinePlace at level 1, CPU:2.151, REAL:1.414, MEM:3813.1M
[08/27 21:05:43   9369s] *** maximum move = 0.00 um ***
[08/27 21:05:43   9369s] *** Finished re-routing un-routed nets (3813.1M) ***
[08/27 21:05:43   9369s] OPERPROF: Starting DPlace-Init at level 1, MEM:3813.1M
[08/27 21:05:43   9369s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3813.1M
[08/27 21:05:43   9370s] OPERPROF:     Starting CMU at level 3, MEM:3813.1M
[08/27 21:05:43   9370s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3813.1M
[08/27 21:05:43   9370s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.081, REAL:0.082, MEM:3813.1M
[08/27 21:05:43   9370s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.168, REAL:0.169, MEM:3813.1M
[08/27 21:05:44   9370s] 
[08/27 21:05:44   9370s] *** Finish Physical Update (cpu=0:00:03.8 real=0:00:03.0 mem=3813.1M) ***
[08/27 21:05:44   9370s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.13
[08/27 21:05:44   9370s] *** AreaOpt [finish] : cpu/real = 0:00:58.6/0:00:19.5 (3.0), totSession cpu/real = 2:36:10.4/1:18:01.5 (2.0), mem = 3813.1M
[08/27 21:05:44   9370s] 
[08/27 21:05:44   9370s] =============================================================================================
[08/27 21:05:44   9370s]  Step TAT Report for AreaOpt #8
[08/27 21:05:44   9370s] =============================================================================================
[08/27 21:05:44   9370s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 21:05:44   9370s] ---------------------------------------------------------------------------------------------
[08/27 21:05:44   9370s] [ RefinePlace            ]      1   0:00:02.8  (  14.3 % )     0:00:02.8 /  0:00:03.8    1.4
[08/27 21:05:44   9370s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 21:05:44   9370s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:05:44   9370s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.1
[08/27 21:05:44   9370s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:05:44   9370s] [ OptSingleIteration     ]      6   0:00:00.4  (   2.2 % )     0:00:14.7 /  0:00:52.8    3.6
[08/27 21:05:44   9370s] [ OptGetWeight           ]    548   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:05:44   9370s] [ OptEval                ]    548   0:00:02.1  (  10.9 % )     0:00:02.1 /  0:00:12.4    5.8
[08/27 21:05:44   9370s] [ OptCommit              ]    548   0:00:00.5  (   2.8 % )     0:00:00.5 /  0:00:00.6    1.1
[08/27 21:05:44   9370s] [ IncrTimingUpdate       ]    275   0:00:10.0  (  51.4 % )     0:00:10.0 /  0:00:34.4    3.4
[08/27 21:05:44   9370s] [ PostCommitDelayCalc    ]    605   0:00:01.5  (   7.8 % )     0:00:01.5 /  0:00:04.9    3.2
[08/27 21:05:44   9370s] [ MISC                   ]          0:00:01.6  (   8.2 % )     0:00:01.6 /  0:00:01.6    1.0
[08/27 21:05:44   9370s] ---------------------------------------------------------------------------------------------
[08/27 21:05:44   9370s]  AreaOpt #8 TOTAL                   0:00:19.5  ( 100.0 % )     0:00:19.5 /  0:00:58.6    3.0
[08/27 21:05:44   9370s] ---------------------------------------------------------------------------------------------
[08/27 21:05:44   9370s] 
[08/27 21:05:44   9370s] TotalInstCnt at PhyDesignMc Destruction: 39,390
[08/27 21:05:44   9370s] End: Area Reclaim Optimization (cpu=0:00:59, real=0:00:20, mem=3301.14M, totSessionCpu=2:36:11).
[08/27 21:05:44   9371s] GigaOpt: WNS changes during reclaim: -0.112 -> -0.123 (bump 0.011, threshold 0.384) 1
[08/27 21:05:44   9371s] GigaOpt: TNS changes during reclaim: -54.659 -> -63.493 (bump -109.318, threshold 2.0) 1
[08/27 21:05:44   9371s] GigaOpt: TNS changes during reclaim: -54.659 -> -63.493 (bump 8.834, threshold 192.0) 1
[08/27 21:05:44   9371s] GigaOpt: TNS changes during reclaim: -37.734 -> -46.571 (bump -75.468, threshold 2.0) 1
[08/27 21:05:44   9371s] GigaOpt: TNS changes during reclaim: -54.659 -> -63.493 (bump 8.837, threshold 192.0) 1
[08/27 21:05:45   9371s] Begin: GigaOpt postEco DRV Optimization
[08/27 21:05:45   9371s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preCTS
[08/27 21:05:45   9371s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 21:05:45   9371s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 21:05:45   9371s] *info: 48 skip_routing nets excluded.
[08/27 21:05:45   9371s] Info: 48 io nets excluded
[08/27 21:05:45   9371s] Info: 7 clock nets excluded from IPO operation.
[08/27 21:05:45   9371s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:36:11.4/1:18:02.4 (2.0), mem = 3301.1M
[08/27 21:05:45   9371s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2714319.14
[08/27 21:05:45   9371s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 21:05:45   9371s] ### Creating PhyDesignMc. totSessionCpu=2:36:11 mem=3301.1M
[08/27 21:05:45   9371s] OPERPROF: Starting DPlace-Init at level 1, MEM:3301.1M
[08/27 21:05:45   9371s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 21:05:45   9371s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3301.1M
[08/27 21:05:45   9371s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 21:05:45   9371s] OPERPROF:     Starting CMU at level 3, MEM:3301.1M
[08/27 21:05:45   9371s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3301.1M
[08/27 21:05:45   9371s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.052, MEM:3301.1M
[08/27 21:05:45   9371s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3301.1MB).
[08/27 21:05:45   9371s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.116, REAL:0.117, MEM:3301.1M
[08/27 21:05:45   9371s] TotalInstCnt at PhyDesignMc Initialization: 39,390
[08/27 21:05:45   9371s] ### Creating PhyDesignMc, finished. totSessionCpu=2:36:12 mem=3301.1M
[08/27 21:05:45   9371s] 
[08/27 21:05:45   9371s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/27 21:05:45   9371s] ### Creating LA Mngr. totSessionCpu=2:36:12 mem=3301.1M
[08/27 21:05:45   9371s] ### Creating LA Mngr, finished. totSessionCpu=2:36:12 mem=3301.1M
[08/27 21:05:47   9374s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 21:05:47   9374s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/27 21:05:47   9374s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 21:05:47   9374s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/27 21:05:47   9374s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 21:05:47   9374s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 21:05:47   9374s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 21:05:47   9374s] Info: violation cost 0.758250 (cap = 0.000000, tran = 0.758250, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 21:05:47   9374s] |    61|   186|    -5.06|    39|    71|   -15.02|  1488|  1488|     0|     0|    -0.84|   -63.49|       0|       0|       0|  54.36|          |         |
[08/27 21:05:47   9375s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 21:05:47   9375s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 21:05:47   9375s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 21:05:47   9376s] |    46|    99|    -5.06|    39|    71|   -15.02|  1487|  1487|     0|     0|    -0.84|   -63.49|       8|       2|       7|  54.37| 0:00:00.0|  3849.1M|
[08/27 21:05:47   9376s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 21:05:47   9376s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 21:05:47   9376s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 21:05:47   9376s] |    46|    99|    -5.06|    39|    71|   -15.02|  1487|  1487|     0|     0|    -0.84|   -63.49|       0|       0|       0|  54.37| 0:00:00.0|  3849.1M|
[08/27 21:05:47   9376s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 21:05:47   9376s] 
[08/27 21:05:47   9376s] ###############################################################################
[08/27 21:05:47   9376s] #
[08/27 21:05:47   9376s] #  Large fanout net report:  
[08/27 21:05:47   9376s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/27 21:05:47   9376s] #     - current density: 54.37
[08/27 21:05:47   9376s] #
[08/27 21:05:47   9376s] #  List of high fanout nets:
[08/27 21:05:47   9376s] #
[08/27 21:05:47   9376s] ###############################################################################
[08/27 21:05:47   9376s] 
[08/27 21:05:47   9376s] 
[08/27 21:05:47   9376s] =======================================================================
[08/27 21:05:47   9376s]                 Reasons for remaining drv violations
[08/27 21:05:47   9376s] =======================================================================
[08/27 21:05:47   9376s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[08/27 21:05:47   9376s] 
[08/27 21:05:47   9376s] MultiBuffering failure reasons
[08/27 21:05:47   9376s] ------------------------------------------------
[08/27 21:05:47   9376s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/27 21:05:47   9376s] *info:    14 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/27 21:05:47   9376s] 
[08/27 21:05:47   9376s] 
[08/27 21:05:47   9376s] *** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:01.0 mem=3849.1M) ***
[08/27 21:05:47   9376s] 
[08/27 21:05:47   9376s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3849.1M
[08/27 21:05:47   9376s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3849.1M
[08/27 21:05:47   9376s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3849.1M
[08/27 21:05:47   9376s] OPERPROF:       Starting CMU at level 4, MEM:3849.1M
[08/27 21:05:47   9376s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:3849.1M
[08/27 21:05:47   9376s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.083, REAL:0.083, MEM:3849.1M
[08/27 21:05:47   9376s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.169, REAL:0.171, MEM:3849.1M
[08/27 21:05:47   9376s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.169, REAL:0.171, MEM:3849.1M
[08/27 21:05:47   9376s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2714319.28
[08/27 21:05:47   9376s] OPERPROF: Starting RefinePlace at level 1, MEM:3849.1M
[08/27 21:05:47   9376s] *** Starting refinePlace (2:36:17 mem=3849.1M) ***
[08/27 21:05:47   9376s] Total net bbox length = 1.633e+06 (7.841e+05 8.491e+05) (ext = 3.256e+04)
[08/27 21:05:47   9376s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 21:05:47   9376s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3849.1M
[08/27 21:05:47   9376s] Starting refinePlace ...
[08/27 21:05:47   9376s] 
[08/27 21:05:47   9376s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 21:05:48   9378s] Move report: legalization moves 17 insts, mean move: 3.36 um, max move: 6.66 um
[08/27 21:05:48   9378s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC8869_3030): (1416.96, 1235.04) --> (1414.08, 1231.26)
[08/27 21:05:48   9378s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:01.0, mem=3849.1MB) @(2:36:17 - 2:36:19).
[08/27 21:05:48   9378s] Move report: Detail placement moves 17 insts, mean move: 3.36 um, max move: 6.66 um
[08/27 21:05:48   9378s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC8869_3030): (1416.96, 1235.04) --> (1414.08, 1231.26)
[08/27 21:05:48   9378s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3849.1MB
[08/27 21:05:49   9378s] Statistics of distance of Instance movement in refine placement:
[08/27 21:05:49   9378s]   maximum (X+Y) =         6.66 um
[08/27 21:05:49   9378s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC8869_3030) with max move: (1416.96, 1235.04) -> (1414.08, 1231.26)
[08/27 21:05:49   9378s]   mean    (X+Y) =         3.36 um
[08/27 21:05:49   9378s] Summary Report:
[08/27 21:05:49   9378s] Instances move: 17 (out of 39400 movable)
[08/27 21:05:49   9378s] Instances flipped: 0
[08/27 21:05:49   9378s] Mean displacement: 3.36 um
[08/27 21:05:49   9378s] Max displacement: 6.66 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC8869_3030) (1416.96, 1235.04) -> (1414.08, 1231.26)
[08/27 21:05:49   9378s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_2
[08/27 21:05:49   9378s] Total instances moved : 17
[08/27 21:05:49   9378s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.979, REAL:1.213, MEM:3849.1M
[08/27 21:05:49   9378s] Total net bbox length = 1.633e+06 (7.841e+05 8.491e+05) (ext = 3.256e+04)
[08/27 21:05:49   9378s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3849.1MB
[08/27 21:05:49   9378s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=3849.1MB) @(2:36:17 - 2:36:19).
[08/27 21:05:49   9378s] *** Finished refinePlace (2:36:19 mem=3849.1M) ***
[08/27 21:05:49   9378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2714319.28
[08/27 21:05:49   9378s] OPERPROF: Finished RefinePlace at level 1, CPU:2.112, REAL:1.347, MEM:3849.1M
[08/27 21:05:49   9379s] *** maximum move = 6.66 um ***
[08/27 21:05:49   9379s] *** Finished re-routing un-routed nets (3849.1M) ***
[08/27 21:05:49   9379s] OPERPROF: Starting DPlace-Init at level 1, MEM:3849.1M
[08/27 21:05:49   9379s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3849.1M
[08/27 21:05:49   9379s] OPERPROF:     Starting CMU at level 3, MEM:3849.1M
[08/27 21:05:49   9379s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3849.1M
[08/27 21:05:49   9379s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.065, MEM:3849.1M
[08/27 21:05:49   9379s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.124, REAL:0.125, MEM:3849.1M
[08/27 21:05:50   9379s] 
[08/27 21:05:50   9379s] *** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=3849.1M) ***
[08/27 21:05:50   9379s] TotalInstCnt at PhyDesignMc Destruction: 39,400
[08/27 21:05:50   9379s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2714319.14
[08/27 21:05:50   9379s] *** DrvOpt [finish] : cpu/real = 0:00:08.5/0:00:04.9 (1.7), totSession cpu/real = 2:36:19.9/1:18:07.3 (2.0), mem = 3641.1M
[08/27 21:05:50   9379s] 
[08/27 21:05:50   9379s] =============================================================================================
[08/27 21:05:50   9379s]  Step TAT Report for DrvOpt #5
[08/27 21:05:50   9379s] =============================================================================================
[08/27 21:05:50   9379s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 21:05:50   9379s] ---------------------------------------------------------------------------------------------
[08/27 21:05:50   9379s] [ RefinePlace            ]      1   0:00:02.6  (  50.6 % )     0:00:02.6 /  0:00:03.6    1.4
[08/27 21:05:50   9379s] [ SlackTraversorInit     ]      1   0:00:00.3  (   6.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 21:05:50   9379s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:05:50   9379s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   7.6 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 21:05:50   9379s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.1
[08/27 21:05:50   9379s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:05:50   9379s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.9    3.7
[08/27 21:05:50   9379s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 21:05:50   9379s] [ OptEval                ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.2    4.4
[08/27 21:05:50   9379s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[08/27 21:05:50   9379s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.6    3.7
[08/27 21:05:50   9379s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.2    4.0
[08/27 21:05:50   9379s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.5    5.2
[08/27 21:05:50   9379s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.4    3.6
[08/27 21:05:50   9379s] [ MISC                   ]          0:00:01.2  (  23.5 % )     0:00:01.2 /  0:00:02.5    2.1
[08/27 21:05:50   9379s] ---------------------------------------------------------------------------------------------
[08/27 21:05:50   9379s]  DrvOpt #5 TOTAL                    0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:08.7    1.7
[08/27 21:05:50   9379s] ---------------------------------------------------------------------------------------------
[08/27 21:05:50   9379s] 
[08/27 21:05:50   9379s] End: GigaOpt postEco DRV Optimization
[08/27 21:05:50   9380s] 
[08/27 21:05:50   9380s] Active setup views:
[08/27 21:05:50   9380s]  func_view_wc
[08/27 21:05:50   9380s]   Dominating endpoints: 0
[08/27 21:05:50   9380s]   Dominating TNS: -0.000
[08/27 21:05:50   9380s] 
[08/27 21:05:50   9380s] Extraction called for design 'croc_chip' of instances=48150 and nets=46164 using extraction engine 'preRoute' .
[08/27 21:05:50   9380s] PreRoute RC Extraction called for design croc_chip.
[08/27 21:05:50   9380s] RC Extraction called in multi-corner(1) mode.
[08/27 21:05:50   9380s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/27 21:05:50   9380s] Type 'man IMPEXT-6197' for more detail.
[08/27 21:05:50   9380s] RCMode: PreRoute
[08/27 21:05:50   9380s]       RC Corner Indexes            0   
[08/27 21:05:50   9380s] Capacitance Scaling Factor   : 1.00000 
[08/27 21:05:50   9380s] Resistance Scaling Factor    : 1.00000 
[08/27 21:05:50   9380s] Clock Cap. Scaling Factor    : 1.00000 
[08/27 21:05:50   9380s] Clock Res. Scaling Factor    : 1.00000 
[08/27 21:05:50   9380s] Shrink Factor                : 1.00000
[08/27 21:05:50   9380s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/27 21:05:50   9380s] RC Grid backup saved.
[08/27 21:05:51   9380s] LayerId::1 widthSet size::1
[08/27 21:05:51   9380s] LayerId::2 widthSet size::1
[08/27 21:05:51   9380s] LayerId::3 widthSet size::1
[08/27 21:05:51   9380s] LayerId::4 widthSet size::1
[08/27 21:05:51   9380s] LayerId::5 widthSet size::1
[08/27 21:05:51   9380s] LayerId::6 widthSet size::1
[08/27 21:05:51   9380s] LayerId::7 widthSet size::1
[08/27 21:05:51   9380s] Skipped RC grid update for preRoute extraction.
[08/27 21:05:51   9380s] Initializing multi-corner resistance tables ...
[08/27 21:05:51   9380s] {RT default_rc_corner 0 4 4 0}
[08/27 21:05:51   9380s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305640 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.827500 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/27 21:05:51   9381s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3616.508M)
[08/27 21:05:51   9381s] Skewing Data Summary (End_of_FINAL)
[08/27 21:05:52   9383s] --------------------------------------------------
[08/27 21:05:52   9383s]  Total skewed count:62   (Analysis view: func_view_wc)
[08/27 21:05:52   9383s]  Advancing count:62, Max:-300.0(ps) Min:-138.9(ps) Total:-16126.7(ps)
[08/27 21:05:52   9383s]  Delaying  count:0
[08/27 21:05:52   9383s] --------------------------------------------------
[08/27 21:05:52   9383s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3616.51 MB )
[08/27 21:05:52   9383s] (I)       Started Loading and Dumping File ( Curr Mem: 3616.51 MB )
[08/27 21:05:52   9383s] (I)       Reading DB...
[08/27 21:05:52   9383s] (I)       Read data from FE... (mem=3616.5M)
[08/27 21:05:52   9383s] (I)       Read nodes and places... (mem=3616.5M)
[08/27 21:05:52   9383s] (I)       Done Read nodes and places (cpu=0.058s, mem=3616.5M)
[08/27 21:05:52   9383s] (I)       Read nets... (mem=3616.5M)
[08/27 21:05:52   9383s] (I)       Done Read nets (cpu=0.171s, mem=3616.5M)
[08/27 21:05:52   9383s] (I)       Done Read data from FE (cpu=0.229s, mem=3616.5M)
[08/27 21:05:52   9383s] (I)       before initializing RouteDB syMemory usage = 3616.5 MB
[08/27 21:05:52   9383s] (I)       == Non-default Options ==
[08/27 21:05:52   9383s] (I)       Build term to term wires                           : false
[08/27 21:05:52   9383s] (I)       Maximum routing layer                              : 4
[08/27 21:05:52   9383s] (I)       Number threads                                     : 8
[08/27 21:05:52   9383s] (I)       Counted 64704 PG shapes. We will not process PG shapes layer by layer.
[08/27 21:05:52   9383s] (I)       Use row-based GCell size
[08/27 21:05:52   9383s] (I)       GCell unit size  : 3780
[08/27 21:05:52   9383s] (I)       GCell multiplier : 1
[08/27 21:05:52   9383s] (I)       build grid graph
[08/27 21:05:52   9383s] (I)       build grid graph start
[08/27 21:05:52   9383s] [NR-eGR] Track table information for default rule: 
[08/27 21:05:52   9383s] [NR-eGR] Metal1 has no routable track
[08/27 21:05:52   9383s] [NR-eGR] Metal2 has single uniform track structure
[08/27 21:05:52   9383s] [NR-eGR] Metal3 has single uniform track structure
[08/27 21:05:52   9383s] [NR-eGR] Metal4 has single uniform track structure
[08/27 21:05:52   9383s] (I)       build grid graph end
[08/27 21:05:52   9383s] (I)       ===========================================================================
[08/27 21:05:52   9383s] (I)       == Report All Rule Vias ==
[08/27 21:05:52   9383s] (I)       ===========================================================================
[08/27 21:05:52   9383s] (I)        Via Rule : (Default)
[08/27 21:05:52   9383s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 21:05:52   9383s] (I)       ---------------------------------------------------------------------------
[08/27 21:05:52   9383s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 21:05:52   9383s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 21:05:52   9383s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 21:05:52   9383s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 21:05:52   9383s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 21:05:52   9383s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 21:05:52   9383s] (I)       ===========================================================================
[08/27 21:05:52   9383s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3616.51 MB )
[08/27 21:05:52   9383s] (I)       Num PG vias on layer 2 : 0
[08/27 21:05:52   9383s] (I)       Num PG vias on layer 3 : 0
[08/27 21:05:52   9383s] (I)       Num PG vias on layer 4 : 0
[08/27 21:05:52   9383s] [NR-eGR] Read 80495 PG shapes
[08/27 21:05:52   9383s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3616.51 MB )
[08/27 21:05:52   9383s] [NR-eGR] #Routing Blockages  : 0
[08/27 21:05:52   9383s] [NR-eGR] #Instance Blockages : 7031
[08/27 21:05:52   9383s] [NR-eGR] #PG Blockages       : 80495
[08/27 21:05:52   9383s] [NR-eGR] #Halo Blockages     : 0
[08/27 21:05:52   9383s] [NR-eGR] #Boundary Blockages : 0
[08/27 21:05:52   9383s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 21:05:52   9383s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 21:05:52   9383s] (I)       readDataFromPlaceDB
[08/27 21:05:52   9383s] (I)       Read net information..
[08/27 21:05:52   9383s] [NR-eGR] Read numTotalNets=40058  numIgnoredNets=48
[08/27 21:05:52   9383s] (I)       Read testcase time = 0.020 seconds
[08/27 21:05:52   9383s] 
[08/27 21:05:52   9383s] (I)       early_global_route_priority property id does not exist.
[08/27 21:05:52   9383s] (I)       Start initializing grid graph
[08/27 21:05:52   9383s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 21:05:52   9383s] (I)       End initializing grid graph
[08/27 21:05:52   9383s] (I)       Model blockages into capacity
[08/27 21:05:52   9383s] (I)       Read Num Blocks=109456  Num Prerouted Wires=0  Num CS=0
[08/27 21:05:52   9383s] (I)       Started Modeling ( Curr Mem: 3616.51 MB )
[08/27 21:05:52   9383s] (I)       Layer 1 (H) : #blockages 69517 : #preroutes 0
[08/27 21:05:52   9383s] (I)       Layer 2 (V) : #blockages 26983 : #preroutes 0
[08/27 21:05:52   9383s] (I)       Layer 3 (H) : #blockages 12956 : #preroutes 0
[08/27 21:05:52   9383s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3616.51 MB )
[08/27 21:05:52   9383s] (I)       -- layer congestion ratio --
[08/27 21:05:52   9383s] (I)       Layer 1 : 0.100000
[08/27 21:05:52   9383s] (I)       Layer 2 : 0.700000
[08/27 21:05:52   9383s] (I)       Layer 3 : 0.700000
[08/27 21:05:52   9383s] (I)       Layer 4 : 0.700000
[08/27 21:05:52   9383s] (I)       ----------------------------
[08/27 21:05:52   9383s] (I)       Number of ignored nets = 48
[08/27 21:05:52   9383s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 21:05:52   9383s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 21:05:52   9383s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 21:05:52   9383s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 21:05:52   9383s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 21:05:52   9383s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 21:05:52   9383s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 21:05:52   9383s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 21:05:52   9383s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 21:05:52   9383s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 21:05:52   9383s] (I)       Before initializing Early Global Route syMemory usage = 3616.5 MB
[08/27 21:05:52   9383s] (I)       Ndr track 0 does not exist
[08/27 21:05:52   9383s] (I)       ---------------------Grid Graph Info--------------------
[08/27 21:05:52   9383s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 21:05:52   9383s] (I)       Core area           : (327840, 327840) - (1512480, 1512180)
[08/27 21:05:52   9383s] (I)       Site width          :   480  (dbu)
[08/27 21:05:52   9383s] (I)       Row height          :  3780  (dbu)
[08/27 21:05:52   9383s] (I)       GCell width         :  3780  (dbu)
[08/27 21:05:52   9383s] (I)       GCell height        :  3780  (dbu)
[08/27 21:05:52   9383s] (I)       Grid                :   487   487     4
[08/27 21:05:52   9383s] (I)       Layer numbers       :     1     2     3     4
[08/27 21:05:52   9383s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 21:05:52   9383s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 21:05:52   9383s] (I)       Default wire width  :   160   200   200   200
[08/27 21:05:52   9383s] (I)       Default wire space  :   180   210   210   210
[08/27 21:05:52   9383s] (I)       Default wire pitch  :   340   410   410   410
[08/27 21:05:52   9383s] (I)       Default pitch size  :   340   420   480   420
[08/27 21:05:52   9383s] (I)       First track coord   :     0   240   480   240
[08/27 21:05:52   9383s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 21:05:52   9383s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 21:05:52   9383s] (I)       Num of masks        :     1     1     1     1
[08/27 21:05:52   9383s] (I)       Num of trim masks   :     0     0     0     0
[08/27 21:05:52   9383s] (I)       --------------------------------------------------------
[08/27 21:05:52   9383s] 
[08/27 21:05:52   9383s] [NR-eGR] ============ Routing rule table ============
[08/27 21:05:52   9383s] [NR-eGR] Rule id: 0  Nets: 40010 
[08/27 21:05:52   9383s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 21:05:52   9383s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 21:05:52   9383s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 21:05:52   9383s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 21:05:52   9383s] [NR-eGR] ========================================
[08/27 21:05:52   9383s] [NR-eGR] 
[08/27 21:05:52   9383s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 21:05:52   9383s] (I)       blocked tracks on layer2 : = 874005 / 2133547 (40.96%)
[08/27 21:05:52   9383s] (I)       blocked tracks on layer3 : = 792527 / 1866671 (42.46%)
[08/27 21:05:52   9383s] (I)       blocked tracks on layer4 : = 816912 / 2133547 (38.29%)
[08/27 21:05:52   9383s] (I)       After initializing Early Global Route syMemory usage = 3616.5 MB
[08/27 21:05:52   9383s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 3616.51 MB )
[08/27 21:05:52   9383s] (I)       Reset routing kernel
[08/27 21:05:52   9383s] (I)       Started Global Routing ( Curr Mem: 3616.51 MB )
[08/27 21:05:52   9383s] (I)       ============= Initialization =============
[08/27 21:05:52   9383s] (I)       totalPins=136126  totalGlobalPin=132847 (97.59%)
[08/27 21:05:52   9383s] (I)       Started Net group 1 ( Curr Mem: 3616.51 MB )
[08/27 21:05:52   9383s] (I)       Started Build MST ( Curr Mem: 3616.51 MB )
[08/27 21:05:52   9383s] (I)       Generate topology with 8 threads
[08/27 21:05:52   9383s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.03 sec, Curr Mem: 3636.51 MB )
[08/27 21:05:52   9383s] (I)       total 2D Cap : 3717544 = (2629748 H, 1087796 V)
[08/27 21:05:52   9384s] [NR-eGR] Layer group 1: route 40010 net(s) in layer range [2, 4]
[08/27 21:05:52   9384s] (I)       
[08/27 21:05:52   9384s] (I)       ============  Phase 1a Route ============
[08/27 21:05:52   9384s] (I)       Started Phase 1a ( Curr Mem: 3624.51 MB )
[08/27 21:05:52   9384s] (I)       Started Pattern routing ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Finished Pattern routing ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 401
[08/27 21:05:53   9384s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Usage: 516906 = (262262 H, 254644 V) = (9.97% H, 23.41% V) = (9.914e+05um H, 9.626e+05um V)
[08/27 21:05:53   9384s] (I)       Finished Phase 1a ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       
[08/27 21:05:53   9384s] (I)       ============  Phase 1b Route ============
[08/27 21:05:53   9384s] (I)       Started Phase 1b ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Started Monotonic routing ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Usage: 517642 = (262721 H, 254921 V) = (9.99% H, 23.43% V) = (9.931e+05um H, 9.636e+05um V)
[08/27 21:05:53   9384s] (I)       Overflow of layer group 1: 0.61% H + 2.37% V. EstWL: 1.956687e+06um
[08/27 21:05:53   9384s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       
[08/27 21:05:53   9384s] (I)       ============  Phase 1c Route ============
[08/27 21:05:53   9384s] (I)       Started Phase 1c ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Started Two level routing ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Level2 Grid: 98 x 98
[08/27 21:05:53   9384s] (I)       Started Two Level Routing ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Usage: 520505 = (265396 H, 255109 V) = (10.09% H, 23.45% V) = (1.003e+06um H, 9.643e+05um V)
[08/27 21:05:53   9384s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       
[08/27 21:05:53   9384s] (I)       ============  Phase 1d Route ============
[08/27 21:05:53   9384s] (I)       Started Phase 1d ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Started Detoured routing ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Usage: 520503 = (265390 H, 255113 V) = (10.09% H, 23.45% V) = (1.003e+06um H, 9.643e+05um V)
[08/27 21:05:53   9384s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       
[08/27 21:05:53   9384s] (I)       ============  Phase 1e Route ============
[08/27 21:05:53   9384s] (I)       Started Phase 1e ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Started Route legalization ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Usage: 520544 = (265428 H, 255116 V) = (10.09% H, 23.45% V) = (1.003e+06um H, 9.643e+05um V)
[08/27 21:05:53   9384s] [NR-eGR] Early Global Route overflow of layer group 1: 0.41% H + 1.78% V. EstWL: 1.967656e+06um
[08/27 21:05:53   9384s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Started Layer assignment ( Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3624.51 MB )
[08/27 21:05:53   9384s] (I)       Running layer assignment with 8 threads
[08/27 21:05:53   9385s] (I)       Finished Layer assignment ( CPU: 0.88 sec, Real: 0.26 sec, Curr Mem: 3617.98 MB )
[08/27 21:05:53   9385s] (I)       Finished Net group 1 ( CPU: 1.55 sec, Real: 0.87 sec, Curr Mem: 3617.98 MB )
[08/27 21:05:53   9385s] (I)       
[08/27 21:05:53   9385s] (I)       ============  Phase 1l Route ============
[08/27 21:05:53   9385s] (I)       Started Phase 1l ( Curr Mem: 3617.98 MB )
[08/27 21:05:53   9385s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3617.98 MB )
[08/27 21:05:53   9385s] (I)       
[08/27 21:05:53   9385s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 21:05:53   9385s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 21:05:53   9385s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 21:05:53   9385s] [NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-24)    OverCon 
[08/27 21:05:53   9385s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 21:05:53   9385s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 21:05:53   9385s] [NR-eGR]  Metal2  (2)       213( 0.13%)        41( 0.03%)        23( 0.01%)         1( 0.00%)   ( 0.17%) 
[08/27 21:05:53   9385s] [NR-eGR]  Metal3  (3)      2294( 1.42%)        43( 0.03%)         1( 0.00%)        33( 0.02%)   ( 1.47%) 
[08/27 21:05:53   9385s] [NR-eGR]  Metal4  (4)        74( 0.05%)        35( 0.02%)        18( 0.01%)         0( 0.00%)   ( 0.08%) 
[08/27 21:05:53   9385s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 21:05:53   9385s] [NR-eGR] Total             2581( 0.53%)       119( 0.02%)        42( 0.01%)        34( 0.01%)   ( 0.57%) 
[08/27 21:05:53   9385s] [NR-eGR] 
[08/27 21:05:53   9385s] (I)       Finished Global Routing ( CPU: 1.59 sec, Real: 0.91 sec, Curr Mem: 3617.98 MB )
[08/27 21:05:53   9385s] (I)       total 2D Cap : 3737259 = (2647766 H, 1089493 V)
[08/27 21:05:53   9385s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.13% H + 1.47% V
[08/27 21:05:53   9385s] [NR-eGR] Overflow after Early Global Route 0.35% H + 1.84% V
[08/27 21:05:53   9385s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.06 sec, Real: 1.39 sec, Curr Mem: 3617.98 MB )
[08/27 21:05:53   9385s] OPERPROF: Starting HotSpotCal at level 1, MEM:3618.0M
[08/27 21:05:53   9385s] [hotspot] +------------+---------------+---------------+
[08/27 21:05:53   9385s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 21:05:53   9385s] [hotspot] +------------+---------------+---------------+
[08/27 21:05:53   9385s] [hotspot] | normalized |         30.23 |         67.41 |
[08/27 21:05:53   9385s] [hotspot] +------------+---------------+---------------+
[08/27 21:05:53   9385s] Local HotSpot Analysis: normalized max congestion hotspot area = 30.23, normalized total congestion hotspot area = 67.41 (area is in unit of 4 std-cell row bins)
[08/27 21:05:53   9385s] [hotspot] max/total 30.23/67.41, big hotspot (>10) total 59.02
[08/27 21:05:53   9385s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 21:05:53   9385s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:05:53   9385s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 21:05:53   9385s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:05:53   9385s] [hotspot] |  1  |   516.84   547.08   607.56   698.28 |       33.25   |
[08/27 21:05:53   9385s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:05:53   9385s] [hotspot] |  2  |  1393.80   547.08  1454.28   698.28 |       23.08   |
[08/27 21:05:53   9385s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:05:53   9385s] [hotspot] |  3  |   516.84   426.12   577.32   486.60 |        2.89   |
[08/27 21:05:53   9385s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:05:53   9385s] [hotspot] |  4  |  1454.28   637.80  1514.76   698.28 |        1.25   |
[08/27 21:05:53   9385s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:05:53   9385s] [hotspot] |  5  |   516.84   365.64   577.32   426.12 |        1.18   |
[08/27 21:05:53   9385s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 21:05:53   9385s] Top 5 hotspots total area: 61.64
[08/27 21:05:53   9385s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.019, MEM:3618.0M
[08/27 21:05:53   9385s] Starting delay calculation for Setup views
[08/27 21:05:54   9385s] #################################################################################
[08/27 21:05:54   9385s] # Design Stage: PreRoute
[08/27 21:05:54   9385s] # Design Name: croc_chip
[08/27 21:05:54   9385s] # Design Mode: 130nm
[08/27 21:05:54   9385s] # Analysis Mode: MMMC OCV 
[08/27 21:05:54   9385s] # Parasitics Mode: No SPEF/RCDB
[08/27 21:05:54   9385s] # Signoff Settings: SI Off 
[08/27 21:05:54   9385s] #################################################################################
[08/27 21:05:54   9386s] Topological Sorting (REAL = 0:00:00.0, MEM = 3616.0M, InitMEM = 3616.0M)
[08/27 21:05:54   9387s] Calculate early delays in OCV mode...
[08/27 21:05:54   9387s] Calculate late delays in OCV mode...
[08/27 21:05:54   9387s] Start delay calculation (fullDC) (8 T). (MEM=3615.98)
[08/27 21:05:54   9387s] End AAE Lib Interpolated Model. (MEM=3641.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 21:05:56   9396s] Total number of fetched objects 44919
[08/27 21:05:56   9397s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/27 21:05:56   9397s] End delay calculation. (MEM=3609.13 CPU=0:00:08.3 REAL=0:00:01.0)
[08/27 21:05:56   9397s] End delay calculation (fullDC). (MEM=3609.13 CPU=0:00:10.1 REAL=0:00:02.0)
[08/27 21:05:56   9397s] *** CDM Built up (cpu=0:00:11.6  real=0:00:02.0  mem= 3609.1M) ***
[08/27 21:05:56   9399s] *** Done Building Timing Graph (cpu=0:00:13.5 real=0:00:03.0 totSessionCpu=2:36:39 mem=3609.1M)
[08/27 21:05:56   9399s] Reported timing to dir ./timingReports
[08/27 21:05:56   9399s] **optDesign ... cpu = 2:12:56, real = 0:39:18, mem = 2241.3M, totSessionCpu=2:36:39 **
[08/27 21:05:56   9399s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3270.1M
[08/27 21:05:56   9399s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.041, MEM:3270.1M
[08/27 21:05:59   9402s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.843  | -0.287  | -0.583  | -0.843  |   N/A   |  6.849  |  0.018  |  0.601  |
|           TNS (ns):| -63.202 | -46.282 | -15.285 | -1.636  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   316   |   282   |   32    |    2    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.121   |    169 (169)     |
|   max_tran     |      0 (0)       |   0.000    |     39 (78)      |
|   max_fanout   |   1487 (1487)    |    -62     |   1489 (1489)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.372%
Routing Overflow: 0.35% H and 1.84% V
------------------------------------------------------------
**optDesign ... cpu = 2:13:00, real = 0:39:21, mem = 2236.0M, totSessionCpu=2:36:42 **
[08/27 21:05:59   9402s] *** Finished optDesign ***
[08/27 21:05:59   9402s] 
[08/27 21:05:59   9402s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  2:13:16 real=  0:39:28)
[08/27 21:05:59   9402s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.0 real=0:00:03.1)
[08/27 21:05:59   9402s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:31 real=0:00:28.2)
[08/27 21:05:59   9402s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:21 real=0:00:28.7)
[08/27 21:05:59   9402s] 	OPT_RUNTIME:            rePlace (count =  3): (cpu=  1:16:33 real=  0:24:15)
[08/27 21:05:59   9402s] 	OPT_RUNTIME:                tns (count =  3): (cpu=  0:13:23 real=  0:03:56)
[08/27 21:05:59   9402s] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:37:04 real=  0:08:57)
[08/27 21:05:59   9402s] Info: pop threads available for lower-level modules during optimization.
[08/27 21:05:59   9402s] Deleting Lib Analyzer.
[08/27 21:05:59   9402s] clean pInstBBox. size 0
[08/27 21:05:59   9402s]  *** Writing scheduling file: 'scheduling_file.cts.2714319' ***
[08/27 21:05:59   9402s] All LLGs are deleted
[08/27 21:05:59   9402s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3305.3M
[08/27 21:05:59   9402s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3305.3M
[08/27 21:05:59   9402s] Deleting Cell Server ...
[08/27 21:05:59   9402s] #optDebug: fT-D <X 1 0 0 0>
[08/27 21:05:59   9402s] VSMManager cleared!
[08/27 21:05:59   9402s] **place_opt_design ... cpu = 2:30:18, real = 0:49:56, mem = 3252.3M **
[08/27 21:05:59   9402s] *** Finished GigaPlace ***
[08/27 21:05:59   9402s] 
[08/27 21:05:59   9402s] *** Summary of all messages that are not suppressed in this session:
[08/27 21:05:59   9402s] Severity  ID               Count  Summary                                  
[08/27 21:05:59   9402s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[08/27 21:05:59   9402s] WARNING   IMPESI-3194        696  Unable to interpolate for instance '%s' ...
[08/27 21:05:59   9402s] WARNING   IMPESI-3199        696  Unable to find proper library binding be...
[08/27 21:05:59   9402s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[08/27 21:05:59   9402s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 21:05:59   9402s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 21:05:59   9402s] *** Message Summary: 1402 warning(s), 0 error(s)
[08/27 21:05:59   9402s] 
[08/27 21:05:59   9402s] 
[08/27 21:05:59   9402s] =============================================================================================
[08/27 21:05:59   9402s]  Final TAT Report for place_opt_design
[08/27 21:05:59   9402s] =============================================================================================
[08/27 21:05:59   9402s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 21:05:59   9402s] ---------------------------------------------------------------------------------------------
[08/27 21:05:59   9402s] [ WnsOpt                 ]      2   0:07:42.5  (  15.4 % )     0:08:56.2 /  0:37:03.8    4.1
[08/27 21:05:59   9402s] [ TnsOpt                 ]      3   0:03:29.3  (   7.0 % )     0:03:55.8 /  0:13:22.4    3.4
[08/27 21:05:59   9402s] [ GlobalOpt              ]      1   0:00:28.1  (   0.9 % )     0:00:28.1 /  0:01:31.1    3.2
[08/27 21:05:59   9402s] [ DrvOpt                 ]      5   0:00:32.3  (   1.1 % )     0:00:38.3 /  0:01:28.5    2.3
[08/27 21:05:59   9402s] [ SimplifyNetlist        ]      1   0:00:03.1  (   0.1 % )     0:00:03.1 /  0:00:05.0    1.6
[08/27 21:05:59   9402s] [ SkewClock              ]     12   0:00:03.3  (   0.1 % )     0:00:03.3 /  0:00:07.3    2.2
[08/27 21:05:59   9402s] [ AreaOpt                ]      8   0:01:29.1  (   3.0 % )     0:01:31.9 /  0:04:27.0    2.9
[08/27 21:05:59   9402s] [ ViewPruning            ]      9   0:00:00.9  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[08/27 21:05:59   9402s] [ IncrReplace            ]      3   0:24:14.7  (  48.6 % )     0:24:14.7 /  1:16:32.5    3.2
[08/27 21:05:59   9402s] [ RefinePlace            ]     17   0:00:41.4  (   1.4 % )     0:00:41.4 /  0:01:04.3    1.6
[08/27 21:05:59   9402s] [ TimingUpdate           ]      6   0:00:00.7  (   0.0 % )     0:00:08.0 /  0:00:34.1    4.3
[08/27 21:05:59   9402s] [ FullDelayCalc          ]      3   0:00:07.2  (   0.2 % )     0:00:07.2 /  0:00:30.4    4.2
[08/27 21:05:59   9402s] [ OptSummaryReport       ]      4   0:00:00.6  (   0.0 % )     0:00:10.3 /  0:00:31.5    3.0
[08/27 21:05:59   9402s] [ TimingReport           ]      4   0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:01.7    3.0
[08/27 21:05:59   9402s] [ DrvReport              ]      4   0:00:02.8  (   0.1 % )     0:00:02.8 /  0:00:04.5    1.6
[08/27 21:05:59   9402s] [ GenerateReports        ]      2   0:00:01.2  (   0.0 % )     0:00:01.2 /  0:00:03.9    3.3
[08/27 21:05:59   9402s] [ MISC                   ]          0:10:58.1  (  22.0 % )     0:10:58.1 /  0:18:09.0    1.7
[08/27 21:05:59   9402s] ---------------------------------------------------------------------------------------------
[08/27 21:05:59   9402s]  place_opt_design TOTAL             0:49:55.8  ( 100.0 % )     0:49:55.8 /  2:30:18.3    3.0
[08/27 21:05:59   9402s] ---------------------------------------------------------------------------------------------
[08/27 21:05:59   9402s] 
[08/27 21:06:27   9405s] Checking routing tracks.....
[08/27 21:06:27   9405s] Checking other grids.....
[08/27 21:06:27   9405s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 21:06:27   9405s] Checking core/die box is on Grid.....
[08/27 21:06:27   9405s] **WARN: (IMPFP-7238):	CORE's corner: (327.8400000000 , 327.8400000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 21:06:27   9405s] **WARN: (IMPFP-7238):	CORE's corner: (1512.4800000000 , 1512.1800000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 21:06:27   9405s] Checking snap rule ......
[08/27 21:06:27   9405s] Checking Row is on grid......
[08/27 21:06:27   9405s] Checking AreaIO row.....
[08/27 21:06:27   9405s] Checking row out of die ...
[08/27 21:06:27   9405s] Checking routing blockage.....
[08/27 21:06:27   9405s] Checking components.....
[08/27 21:06:27   9405s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 21:06:27   9405s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 21:06:27   9405s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 21:06:27   9405s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 21:06:27   9405s] Checking IO Pads out of die...
[08/27 21:06:27   9405s] Checking constraints (guide/region/fence).....
[08/27 21:06:27   9405s] Checking groups.....
[08/27 21:06:27   9405s] 
[08/27 21:06:27   9405s] Checking Preroutes.....
[08/27 21:06:27   9405s] No. of regular pre-routes not on tracks : 0 
[08/27 21:06:27   9405s] 
[08/27 21:06:27   9405s] Reporting Utilizations.....
[08/27 21:06:27   9405s] 
[08/27 21:06:27   9405s] Core utilization  = 62.096951
[08/27 21:06:27   9405s] Effective Utilizations
[08/27 21:06:27   9405s] #spOpts: N=130 
[08/27 21:06:27   9406s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3260.0M
[08/27 21:06:27   9406s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3260.0M
[08/27 21:06:27   9406s] Core basic site is CoreSite
[08/27 21:06:27   9406s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 21:06:28   9406s] Fast DP-INIT is on for default
[08/27 21:06:28   9406s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 21:06:28   9406s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.230, REAL:0.061, MEM:3261.5M
[08/27 21:06:28   9406s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.274, REAL:0.105, MEM:3261.5M
[08/27 21:06:28   9406s] Average module density = 0.544.
[08/27 21:06:28   9406s] Density for the design = 0.544.
[08/27 21:06:28   9406s]        = stdcell_area 346974 sites (629550 um^2) / alloc_area 638154 sites (1157867 um^2).
[08/27 21:06:28   9406s] Pin Density = 0.1826.
[08/27 21:06:28   9406s]             = total # of pins 141051 / total area 772484.
[08/27 21:06:28   9406s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3261.5M
[08/27 21:06:28   9406s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3261.5M
[08/27 21:06:28   9406s] 
[08/27 21:06:28   9406s] *** Summary of all messages that are not suppressed in this session:
[08/27 21:06:28   9406s] Severity  ID               Count  Summary                                  
[08/27 21:06:28   9406s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 21:06:28   9406s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/27 21:06:28   9406s] *** Message Summary: 6 warning(s), 0 error(s)
[08/27 21:06:28   9406s] 
[08/27 21:12:20   9444s] Checking routing tracks.....
[08/27 21:12:20   9444s] Checking other grids.....
[08/27 21:12:20   9444s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 21:12:20   9444s] Checking core/die box is on Grid.....
[08/27 21:12:20   9444s] **WARN: (IMPFP-7238):	CORE's corner: (327.8400000000 , 327.8400000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 21:12:20   9444s] **WARN: (IMPFP-7238):	CORE's corner: (1512.4800000000 , 1512.1800000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 21:12:20   9444s] Checking snap rule ......
[08/27 21:12:20   9444s] Checking Row is on grid......
[08/27 21:12:20   9444s] Checking AreaIO row.....
[08/27 21:12:20   9444s] Checking row out of die ...
[08/27 21:12:20   9444s] Checking routing blockage.....
[08/27 21:12:20   9444s] Checking components.....
[08/27 21:12:20   9444s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 21:12:20   9444s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 21:12:20   9444s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 21:12:20   9444s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 21:12:20   9444s] Checking IO Pads out of die...
[08/27 21:12:20   9444s] Checking constraints (guide/region/fence).....
[08/27 21:12:20   9444s] Checking groups.....
[08/27 21:12:20   9444s] 
[08/27 21:12:20   9444s] Checking Preroutes.....
[08/27 21:12:20   9444s] No. of regular pre-routes not on tracks : 0 
[08/27 21:12:20   9444s] 
[08/27 21:12:20   9444s] Reporting Utilizations.....
[08/27 21:12:20   9444s] 
[08/27 21:12:20   9444s] Core utilization  = 62.096951
[08/27 21:12:20   9444s] Effective Utilizations
[08/27 21:12:20   9444s] #spOpts: N=130 
[08/27 21:12:20   9444s] All LLGs are deleted
[08/27 21:12:20   9444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3261.5M
[08/27 21:12:20   9444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3261.5M
[08/27 21:12:20   9444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3261.5M
[08/27 21:12:20   9444s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3261.5M
[08/27 21:12:20   9444s] Core basic site is CoreSite
[08/27 21:12:20   9444s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 21:12:20   9444s] Fast DP-INIT is on for default
[08/27 21:12:20   9444s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 21:12:20   9444s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.193, REAL:0.059, MEM:3261.5M
[08/27 21:12:20   9444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.233, REAL:0.099, MEM:3261.5M
[08/27 21:12:20   9444s] Average module density = 0.544.
[08/27 21:12:20   9444s] Density for the design = 0.544.
[08/27 21:12:20   9444s]        = stdcell_area 346974 sites (629550 um^2) / alloc_area 638154 sites (1157867 um^2).
[08/27 21:12:20   9444s] Pin Density = 0.1826.
[08/27 21:12:20   9444s]             = total # of pins 141051 / total area 772484.
[08/27 21:12:20   9444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3261.5M
[08/27 21:12:20   9444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3261.5M
[08/27 21:12:20   9444s] 
[08/27 21:12:20   9444s] *** Summary of all messages that are not suppressed in this session:
[08/27 21:12:20   9444s] Severity  ID               Count  Summary                                  
[08/27 21:12:20   9444s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 21:12:20   9444s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/27 21:12:20   9444s] *** Message Summary: 6 warning(s), 0 error(s)
[08/27 21:12:20   9444s] 
[08/27 21:15:14   9463s] 
[08/27 21:15:14   9463s] *** Memory Usage v#1 (Current mem = 3256.480M, initial mem = 273.906M) ***
[08/27 21:15:14   9463s] 
[08/27 21:15:14   9463s] *** Summary of all messages that are not suppressed in this session:
[08/27 21:15:14   9463s] Severity  ID               Count  Summary                                  
[08/27 21:15:14   9463s] WARNING   IMPLF-58           110  MACRO '%s' has been found in the databas...
[08/27 21:15:14   9463s] WARNING   IMPLF-61             5  %d duplicated MACRO definitions have bee...
[08/27 21:15:14   9463s] WARNING   IMPLF-200          140  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 21:15:14   9463s] WARNING   IMPLF-201           80  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 21:15:14   9463s] WARNING   IMPFP-7238          28  CORE's corner: %s is NOT on %s,  Please ...
[08/27 21:15:14   9463s] WARNING   IMPFP-10013         36  Halo should be created around block %s a...
[08/27 21:15:14   9463s] WARNING   IMPFP-325            5  Floorplan of the design is resized. All ...
[08/27 21:15:14   9463s] WARNING   IMPFP-3961          20  The techSite '%s' has no related standar...
[08/27 21:15:14   9463s] WARNING   IMPFP-4026          18  Adjusting core to '%s' to %f due to trac...
[08/27 21:15:14   9463s] WARNING   IMPTS-282          140  Cell '%s' is not a level shifter cell bu...
[08/27 21:15:14   9463s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[08/27 21:15:14   9463s] WARNING   IMPEXT-2766         35  The sheet resistance for layer %s is not...
[08/27 21:15:14   9463s] WARNING   IMPEXT-2773          5  The via resistance between layers %s and...
[08/27 21:15:14   9463s] WARNING   IMPEXT-2776         30  The via resistance between layers %s and...
[08/27 21:15:14   9463s] WARNING   IMPVL-129          885  The identifier '%s' in module '%s' is %d...
[08/27 21:15:14   9463s] WARNING   IMPVL-159          930  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 21:15:14   9463s] WARNING   IMPDC-1629           5  The default delay limit was set to %d. T...
[08/27 21:15:14   9463s] WARNING   IMPESI-3194       1372  Unable to interpolate for instance '%s' ...
[08/27 21:15:14   9463s] WARNING   IMPESI-3199       1372  Unable to find proper library binding be...
[08/27 21:15:14   9463s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[08/27 21:15:14   9463s] WARNING   IMPVFC-3             5  Verify Connectivity stopped: Number of e...
[08/27 21:15:14   9463s] ERROR     IMPPP-305           20  The absolute limits %s %f %s %f must be ...
[08/27 21:15:14   9463s] WARNING   IMPPP-133         4010  The block boundary of instance '%s' was ...
[08/27 21:15:14   9463s] WARNING   IMPPP-4055           5  The run time of addStripe will degrade w...
[08/27 21:15:14   9463s] WARNING   IMPSP-5134          10  Setting %s to %0.3f (microns) as a multi...
[08/27 21:15:14   9463s] ERROR     IMPSP-100            7  Initialize non-Free memory pool <%s>.    
[08/27 21:15:14   9463s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[08/27 21:15:14   9463s] WARNING   IMPSP-5534          15  '%s' and '%s' are using the same endcap ...
[08/27 21:15:14   9463s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[08/27 21:15:14   9463s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[08/27 21:15:14   9463s] ERROR     IMPOPT-7033          1  When design is not placed, either all te...
[08/27 21:15:14   9463s] WARNING   IMPOPT-6103          1  Timing updates for ECO operations done i...
[08/27 21:15:14   9463s] WARNING   IMPOPT-6115          1  ECO batch mode has been activated, and '...
[08/27 21:15:14   9463s] WARNING   IMPTR-2104           6  Layer %s: Pitch=%d is less than min widt...
[08/27 21:15:14   9463s] WARNING   IMPTR-2108           6  For layer M%d, the gaps of %d out of %d ...
[08/27 21:15:14   9463s] WARNING   IMPREPO-227          5  There are %d High Fanout nets (>50).     
[08/27 21:15:14   9463s] WARNING   IMPREPO-205          5  There are %d Cells with missing PG PIN.  
[08/27 21:15:14   9463s] WARNING   IMPREPO-207          5  There are %d Cells dimensions not multip...
[08/27 21:15:14   9463s] WARNING   IMPREPO-210          5  There are %d Cells PG Pins with missing ...
[08/27 21:15:14   9463s] WARNING   IMPREPO-216          5  There are %d Instances with input pins t...
[08/27 21:15:14   9463s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[08/27 21:15:14   9463s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[08/27 21:15:14   9463s] WARNING   TCLCMD-1535         20  set_input_delay command specified withou...
[08/27 21:15:14   9463s] WARNING   TECHLIB-302        100  No function defined for cell '%s'. The c...
[08/27 21:15:14   9463s] *** Message Summary: 9433 warning(s), 29 error(s)
[08/27 21:15:14   9463s] 
[08/27 21:15:14   9463s] --- Ending "Innovus" (totcpu=2:37:43, real=1:27:33, mem=3256.5M) ---
