<stg><name>ControlMemInterface</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln117 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln117"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="864">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i864 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="864" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i864 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %address

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %address, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %read_control

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %read_control, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %write_control

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %write_control, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %chip_enable

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %chip_enable, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reset_n

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reset_n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:17 %reset_n_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %reset_n

]]></Node>
<StgValue><ssdm name="reset_n_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:18 %chip_enable_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %chip_enable

]]></Node>
<StgValue><ssdm name="chip_enable_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:19 %write_control_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %write_control

]]></Node>
<StgValue><ssdm name="write_control_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:20 %read_control_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %read_control

]]></Node>
<StgValue><ssdm name="read_control_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %data_in_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_in

]]></Node>
<StgValue><ssdm name="data_in_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %address_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %address

]]></Node>
<StgValue><ssdm name="address_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="864" op_0_bw="864" op_1_bw="864">
<![CDATA[
entry:23 %mem_read = read i864 @_ssdm_op_Read.ap_auto.i864P0A, i864 %mem

]]></Node>
<StgValue><ssdm name="mem_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:24 %xor_ln132 = xor i1 %reset_n_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="864" op_0_bw="1" op_1_bw="864" op_2_bw="864">
<![CDATA[
entry:25 %select_ln132 = select i1 %reset_n_read, i864 %mem_read, i864 5104235503814076951950619111476523171842

]]></Node>
<StgValue><ssdm name="select_ln132"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="832" op_0_bw="864">
<![CDATA[
entry:26 %trunc_ln133 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln133"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:27 %br_ln133 = br i1 %chip_enable_read, void %if.end6, void %if.end2

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end2:0 %br_ln137 = br i1 %read_control_read, void %if.else, void %if.then3

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:0 %br_ln140 = br i1 %write_control_read, void %if.end6, void %if.then4

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
if.then4:0 %switch_ln44 = switch i32 %address_read, void %if.end6, i32 0, void %sw.bb.i29, i32 4, void %sw.bb1.i31, i32 8, void %sw.bb2.i33, i32 12, void %sw.bb3.i35, i32 16, void %sw.bb4.i37, i32 20, void %sw.bb5.i39, i32 24, void %sw.bb6.i41, i32 28, void %sw.bb7.i43, i32 32, void %sw.bb8.i45, i32 36, void %sw.bb9.i47, i32 40, void %sw.bb10.i49, i32 44, void %sw.bb11.i51, i32 48, void %sw.bb12.i53, i32 52, void %sw.bb13.i55, i32 56, void %sw.bb14.i57, i32 60, void %sw.bb15.i59, i32 64, void %sw.bb16.i61, i32 68, void %sw.bb17.i63, i32 72, void %sw.bb18.i65, i32 76, void %sw.bb19.i67, i32 80, void %sw.bb20.i69, i32 84, void %sw.bb21.i71, i32 88, void %sw.bb22.i73, i32 92, void %sw.bb23.i75, i32 96, void %sw.bb24.i77, i32 100, void %sw.bb25.i79, i32 104, void %sw.bb26.i81

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="864" op_0_bw="864" op_1_bw="32" op_2_bw="832">
<![CDATA[
sw.bb26.i81:0 %or_ln26 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i32.i832, i32 %data_in_read, i832 %trunc_ln133

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
sw.bb26.i81:1 %br_ln77 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="100"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb25.i79:0 %tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 832, i32 863

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="100"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="800" op_0_bw="864">
<![CDATA[
sw.bb25.i79:1 %trunc_ln75 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="100"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="864" op_0_bw="864" op_1_bw="32" op_2_bw="32" op_3_bw="800">
<![CDATA[
sw.bb25.i79:2 %or_ln25 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i32.i32.i800, i32 %tmp_24, i32 %data_in_read, i800 %trunc_ln75

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="100"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
sw.bb25.i79:3 %br_ln75 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="96"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb24.i77:0 %tmp_23 = partselect i64 @_ssdm_op_PartSelect.i64.i864.i32.i32, i864 %select_ln132, i32 800, i32 863

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="96"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="768" op_0_bw="864">
<![CDATA[
sw.bb24.i77:1 %trunc_ln74 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="96"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="864" op_0_bw="864" op_1_bw="64" op_2_bw="32" op_3_bw="768">
<![CDATA[
sw.bb24.i77:2 %or_ln24 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i64.i32.i768, i64 %tmp_23, i32 %data_in_read, i768 %trunc_ln74

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="96"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
sw.bb24.i77:3 %br_ln74 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="96" op_0_bw="96" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb23.i75:0 %tmp_22 = partselect i96 @_ssdm_op_PartSelect.i96.i864.i32.i32, i864 %select_ln132, i32 768, i32 863

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="736" op_0_bw="864">
<![CDATA[
sw.bb23.i75:1 %trunc_ln73 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="864" op_0_bw="864" op_1_bw="96" op_2_bw="32" op_3_bw="736">
<![CDATA[
sw.bb23.i75:2 %or_ln23 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i96.i32.i736, i96 %tmp_22, i32 %data_in_read, i736 %trunc_ln73

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
sw.bb23.i75:3 %br_ln73 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="128" op_0_bw="128" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb22.i73:0 %tmp_21 = partselect i128 @_ssdm_op_PartSelect.i128.i864.i32.i32, i864 %select_ln132, i32 736, i32 863

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="704" op_0_bw="864">
<![CDATA[
sw.bb22.i73:1 %trunc_ln72 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="864" op_0_bw="864" op_1_bw="128" op_2_bw="32" op_3_bw="704">
<![CDATA[
sw.bb22.i73:2 %or_ln22 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i128.i32.i704, i128 %tmp_21, i32 %data_in_read, i704 %trunc_ln72

]]></Node>
<StgValue><ssdm name="or_ln22"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
sw.bb22.i73:3 %br_ln72 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="160" op_0_bw="160" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb21.i71:0 %tmp_20 = partselect i160 @_ssdm_op_PartSelect.i160.i864.i32.i32, i864 %select_ln132, i32 704, i32 863

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="672" op_0_bw="864">
<![CDATA[
sw.bb21.i71:1 %trunc_ln71 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="864" op_0_bw="864" op_1_bw="160" op_2_bw="32" op_3_bw="672">
<![CDATA[
sw.bb21.i71:2 %or_ln21 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i160.i32.i672, i160 %tmp_20, i32 %data_in_read, i672 %trunc_ln71

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
sw.bb21.i71:3 %br_ln71 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="192" op_0_bw="192" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb20.i69:0 %tmp_19 = partselect i192 @_ssdm_op_PartSelect.i192.i864.i32.i32, i864 %select_ln132, i32 672, i32 863

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="640" op_0_bw="864">
<![CDATA[
sw.bb20.i69:1 %trunc_ln70 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="864" op_0_bw="864" op_1_bw="192" op_2_bw="32" op_3_bw="640">
<![CDATA[
sw.bb20.i69:2 %or_ln20 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i192.i32.i640, i192 %tmp_19, i32 %data_in_read, i640 %trunc_ln70

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
sw.bb20.i69:3 %br_ln70 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="224" op_0_bw="224" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb19.i67:0 %tmp_18 = partselect i224 @_ssdm_op_PartSelect.i224.i864.i32.i32, i864 %select_ln132, i32 640, i32 863

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="608" op_0_bw="864">
<![CDATA[
sw.bb19.i67:1 %trunc_ln69 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="864" op_0_bw="864" op_1_bw="224" op_2_bw="32" op_3_bw="608">
<![CDATA[
sw.bb19.i67:2 %or_ln19 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i224.i32.i608, i224 %tmp_18, i32 %data_in_read, i608 %trunc_ln69

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
sw.bb19.i67:3 %br_ln69 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="256" op_0_bw="256" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb18.i65:0 %tmp_17 = partselect i256 @_ssdm_op_PartSelect.i256.i864.i32.i32, i864 %select_ln132, i32 608, i32 863

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="576" op_0_bw="864">
<![CDATA[
sw.bb18.i65:1 %trunc_ln67 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="864" op_0_bw="864" op_1_bw="256" op_2_bw="32" op_3_bw="576">
<![CDATA[
sw.bb18.i65:2 %or_ln18 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i256.i32.i576, i256 %tmp_17, i32 %data_in_read, i576 %trunc_ln67

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i65:3 %br_ln67 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="288" op_0_bw="288" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb17.i63:0 %tmp_16 = partselect i288 @_ssdm_op_PartSelect.i288.i864.i32.i32, i864 %select_ln132, i32 576, i32 863

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="544" op_0_bw="864">
<![CDATA[
sw.bb17.i63:1 %trunc_ln66 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="864" op_0_bw="864" op_1_bw="288" op_2_bw="32" op_3_bw="544">
<![CDATA[
sw.bb17.i63:2 %or_ln17 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i288.i32.i544, i288 %tmp_16, i32 %data_in_read, i544 %trunc_ln66

]]></Node>
<StgValue><ssdm name="or_ln17"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i63:3 %br_ln66 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="320" op_0_bw="320" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb16.i61:0 %tmp_15 = partselect i320 @_ssdm_op_PartSelect.i320.i864.i32.i32, i864 %select_ln132, i32 544, i32 863

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="864">
<![CDATA[
sw.bb16.i61:1 %trunc_ln64 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="864" op_0_bw="864" op_1_bw="320" op_2_bw="32" op_3_bw="512">
<![CDATA[
sw.bb16.i61:2 %or_ln16 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i320.i32.i512, i320 %tmp_15, i32 %data_in_read, i512 %trunc_ln64

]]></Node>
<StgValue><ssdm name="or_ln16"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
sw.bb16.i61:3 %br_ln64 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="352" op_0_bw="352" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb15.i59:0 %tmp_14 = partselect i352 @_ssdm_op_PartSelect.i352.i864.i32.i32, i864 %select_ln132, i32 512, i32 863

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="480" op_0_bw="864">
<![CDATA[
sw.bb15.i59:1 %trunc_ln63 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="864" op_0_bw="864" op_1_bw="352" op_2_bw="32" op_3_bw="480">
<![CDATA[
sw.bb15.i59:2 %or_ln15 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i352.i32.i480, i352 %tmp_14, i32 %data_in_read, i480 %trunc_ln63

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
sw.bb15.i59:3 %br_ln63 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="384" op_0_bw="384" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb14.i57:0 %tmp_13 = partselect i384 @_ssdm_op_PartSelect.i384.i864.i32.i32, i864 %select_ln132, i32 480, i32 863

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="448" op_0_bw="864">
<![CDATA[
sw.bb14.i57:1 %trunc_ln62 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="864" op_0_bw="864" op_1_bw="384" op_2_bw="32" op_3_bw="448">
<![CDATA[
sw.bb14.i57:2 %or_ln14 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i384.i32.i448, i384 %tmp_13, i32 %data_in_read, i448 %trunc_ln62

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14.i57:3 %br_ln62 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="416" op_0_bw="416" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb13.i55:0 %tmp_12 = partselect i416 @_ssdm_op_PartSelect.i416.i864.i32.i32, i864 %select_ln132, i32 448, i32 863

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="416" op_0_bw="864">
<![CDATA[
sw.bb13.i55:1 %trunc_ln61 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="864" op_0_bw="864" op_1_bw="416" op_2_bw="32" op_3_bw="416">
<![CDATA[
sw.bb13.i55:2 %or_ln13 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i416.i32.i416, i416 %tmp_12, i32 %data_in_read, i416 %trunc_ln61

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i55:3 %br_ln61 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="448" op_0_bw="448" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb12.i53:0 %tmp_11 = partselect i448 @_ssdm_op_PartSelect.i448.i864.i32.i32, i864 %select_ln132, i32 416, i32 863

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="384" op_0_bw="864">
<![CDATA[
sw.bb12.i53:1 %trunc_ln60 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="864" op_0_bw="864" op_1_bw="448" op_2_bw="32" op_3_bw="384">
<![CDATA[
sw.bb12.i53:2 %or_ln12 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i448.i32.i384, i448 %tmp_11, i32 %data_in_read, i384 %trunc_ln60

]]></Node>
<StgValue><ssdm name="or_ln12"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
sw.bb12.i53:3 %br_ln60 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="480" op_0_bw="480" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb11.i51:0 %tmp_10 = partselect i480 @_ssdm_op_PartSelect.i480.i864.i32.i32, i864 %select_ln132, i32 384, i32 863

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="352" op_0_bw="864">
<![CDATA[
sw.bb11.i51:1 %trunc_ln59 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="864" op_0_bw="864" op_1_bw="480" op_2_bw="32" op_3_bw="352">
<![CDATA[
sw.bb11.i51:2 %or_ln11 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i480.i32.i352, i480 %tmp_10, i32 %data_in_read, i352 %trunc_ln59

]]></Node>
<StgValue><ssdm name="or_ln11"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11.i51:3 %br_ln59 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="512" op_0_bw="512" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb10.i49:0 %tmp_8 = partselect i512 @_ssdm_op_PartSelect.i512.i864.i32.i32, i864 %select_ln132, i32 352, i32 863

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="320" op_0_bw="864">
<![CDATA[
sw.bb10.i49:1 %trunc_ln57 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="864" op_0_bw="864" op_1_bw="512" op_2_bw="32" op_3_bw="320">
<![CDATA[
sw.bb10.i49:2 %or_ln10 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i512.i32.i320, i512 %tmp_8, i32 %data_in_read, i320 %trunc_ln57

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
sw.bb10.i49:3 %br_ln57 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="544" op_0_bw="544" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb9.i47:0 %tmp_6 = partselect i544 @_ssdm_op_PartSelect.i544.i864.i32.i32, i864 %select_ln132, i32 320, i32 863

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="288" op_0_bw="864">
<![CDATA[
sw.bb9.i47:1 %trunc_ln56 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="864" op_0_bw="864" op_1_bw="544" op_2_bw="32" op_3_bw="288">
<![CDATA[
sw.bb9.i47:2 %or_ln9 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i544.i32.i288, i544 %tmp_6, i32 %data_in_read, i288 %trunc_ln56

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
sw.bb9.i47:3 %br_ln56 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="576" op_0_bw="576" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb8.i45:0 %tmp_4 = partselect i576 @_ssdm_op_PartSelect.i576.i864.i32.i32, i864 %select_ln132, i32 288, i32 863

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="256" op_0_bw="864">
<![CDATA[
sw.bb8.i45:1 %trunc_ln55 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="864" op_0_bw="864" op_1_bw="576" op_2_bw="32" op_3_bw="256">
<![CDATA[
sw.bb8.i45:2 %or_ln8 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i576.i32.i256, i576 %tmp_4, i32 %data_in_read, i256 %trunc_ln55

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
sw.bb8.i45:3 %br_ln55 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="608" op_0_bw="608" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb7.i43:0 %tmp_2 = partselect i608 @_ssdm_op_PartSelect.i608.i864.i32.i32, i864 %select_ln132, i32 256, i32 863

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="224" op_0_bw="864">
<![CDATA[
sw.bb7.i43:1 %trunc_ln53 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="864" op_0_bw="864" op_1_bw="608" op_2_bw="32" op_3_bw="224">
<![CDATA[
sw.bb7.i43:2 %or_ln7 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i608.i32.i224, i608 %tmp_2, i32 %data_in_read, i224 %trunc_ln53

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i43:3 %br_ln53 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="640" op_0_bw="640" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb6.i41:0 %tmp_s = partselect i640 @_ssdm_op_PartSelect.i640.i864.i32.i32, i864 %select_ln132, i32 224, i32 863

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="192" op_0_bw="864">
<![CDATA[
sw.bb6.i41:1 %trunc_ln52 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="864" op_0_bw="864" op_1_bw="640" op_2_bw="32" op_3_bw="192">
<![CDATA[
sw.bb6.i41:2 %or_ln6 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i640.i32.i192, i640 %tmp_s, i32 %data_in_read, i192 %trunc_ln52

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6.i41:3 %br_ln52 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="672" op_0_bw="672" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb5.i39:0 %tmp_9 = partselect i672 @_ssdm_op_PartSelect.i672.i864.i32.i32, i864 %select_ln132, i32 192, i32 863

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="160" op_0_bw="864">
<![CDATA[
sw.bb5.i39:1 %trunc_ln51 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="864" op_0_bw="864" op_1_bw="672" op_2_bw="32" op_3_bw="160">
<![CDATA[
sw.bb5.i39:2 %or_ln5 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i672.i32.i160, i672 %tmp_9, i32 %data_in_read, i160 %trunc_ln51

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i39:3 %br_ln51 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="704" op_0_bw="704" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb4.i37:0 %tmp_7 = partselect i704 @_ssdm_op_PartSelect.i704.i864.i32.i32, i864 %select_ln132, i32 160, i32 863

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="864">
<![CDATA[
sw.bb4.i37:1 %trunc_ln49 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="864" op_0_bw="864" op_1_bw="704" op_2_bw="32" op_3_bw="128">
<![CDATA[
sw.bb4.i37:2 %or_ln4 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i704.i32.i128, i704 %tmp_7, i32 %data_in_read, i128 %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i37:3 %br_ln49 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="736" op_0_bw="736" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i35:0 %tmp_5 = partselect i736 @_ssdm_op_PartSelect.i736.i864.i32.i32, i864 %select_ln132, i32 128, i32 863

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="96" op_0_bw="864">
<![CDATA[
sw.bb3.i35:1 %trunc_ln48 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="864" op_0_bw="864" op_1_bw="736" op_2_bw="32" op_3_bw="96">
<![CDATA[
sw.bb3.i35:2 %or_ln3 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i736.i32.i96, i736 %tmp_5, i32 %data_in_read, i96 %trunc_ln48

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i35:3 %br_ln48 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="768" op_0_bw="768" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb2.i33:0 %tmp_3 = partselect i768 @_ssdm_op_PartSelect.i768.i864.i32.i32, i864 %select_ln132, i32 96, i32 863

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="864">
<![CDATA[
sw.bb2.i33:1 %trunc_ln47 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="864" op_0_bw="864" op_1_bw="768" op_2_bw="32" op_3_bw="64">
<![CDATA[
sw.bb2.i33:2 %or_ln2 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i768.i32.i64, i768 %tmp_3, i32 %data_in_read, i64 %trunc_ln47

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2.i33:3 %br_ln47 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="800" op_0_bw="800" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb1.i31:0 %tmp_1 = partselect i800 @_ssdm_op_PartSelect.i800.i864.i32.i32, i864 %select_ln132, i32 64, i32 863

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="864">
<![CDATA[
sw.bb1.i31:1 %trunc_ln46 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="864" op_0_bw="864" op_1_bw="800" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb1.i31:2 %or_ln1 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i800.i32.i32, i800 %tmp_1, i32 %data_in_read, i32 %trunc_ln46

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
sw.bb1.i31:3 %br_ln46 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="832" op_0_bw="832" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb.i29:0 %tmp = partselect i832 @_ssdm_op_PartSelect.i832.i864.i32.i32, i864 %select_ln132, i32 32, i32 863

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="864" op_0_bw="864" op_1_bw="832" op_2_bw="32">
<![CDATA[
sw.bb.i29:1 %or_ln = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i832.i32, i832 %tmp, i32 %data_in_read

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="0"/>
<literal name="write_control_read" val="1"/>
<literal name="address_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i29:2 %br_ln45 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0">
<![CDATA[
if.then3:0 %switch_ln5 = switch i32 %address_read, void %if.end6, i32 0, void %sw.bb.i, i32 4, void %sw.bb1.i, i32 8, void %sw.bb2.i, i32 12, void %sw.bb3.i, i32 16, void %sw.bb4.i, i32 20, void %sw.bb5.i, i32 24, void %sw.bb6.i, i32 28, void %sw.bb7.i, i32 32, void %sw.bb8.i, i32 36, void %sw.bb9.i, i32 40, void %sw.bb10.i, i32 44, void %sw.bb11.i, i32 48, void %sw.bb12.i, i32 52, void %sw.bb13.i, i32 56, void %sw.bb14.i, i32 60, void %sw.bb15.i, i32 64, void %sw.bb16.i, i32 68, void %sw.bb17.i, i32 72, void %sw.bb18.i, i32 76, void %sw.bb19.i, i32 80, void %sw.bb20.i, i32 84, void %sw.bb21.i, i32 88, void %sw.bb22.i, i32 92, void %sw.bb23.i, i32 96, void %sw.bb24.i, i32 100, void %sw.bb25.i, i32 104, void %sw.bb26.i

]]></Node>
<StgValue><ssdm name="switch_ln5"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb26.i:0 %trunc_ln26 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 832, i32 863

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
sw.bb26.i:1 %br_ln38 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="100"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb25.i:0 %trunc_ln25 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 800, i32 831

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="100"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
sw.bb25.i:1 %br_ln36 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="96"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb24.i:0 %trunc_ln24 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 768, i32 799

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="96"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
sw.bb24.i:1 %br_ln35 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb23.i:0 %trunc_ln23 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 736, i32 767

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
sw.bb23.i:1 %br_ln34 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb22.i:0 %trunc_ln22 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 704, i32 735

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
sw.bb22.i:1 %br_ln33 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb21.i:0 %trunc_ln21 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 672, i32 703

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
sw.bb21.i:1 %br_ln32 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb20.i:0 %trunc_ln20 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 640, i32 671

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
sw.bb20.i:1 %br_ln31 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb19.i:0 %trunc_ln19 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 608, i32 639

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
sw.bb19.i:1 %br_ln30 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb18.i:0 %trunc_ln18 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 576, i32 607

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i:1 %br_ln28 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb17.i:0 %trunc_ln17 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 544, i32 575

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i:1 %br_ln27 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb16.i:0 %trunc_ln16 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 512, i32 543

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
sw.bb16.i:1 %br_ln25 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb15.i:0 %trunc_ln15 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
sw.bb15.i:1 %br_ln24 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb14.i:0 %trunc_ln14 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14.i:1 %br_ln23 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb13.i:0 %trunc_ln13 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i:1 %br_ln22 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb12.i:0 %trunc_ln12 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
sw.bb12.i:1 %br_ln21 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb11.i:0 %trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11.i:1 %br_ln20 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb10.i:0 %trunc_ln10 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
sw.bb10.i:1 %br_ln18 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb9.i:0 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
sw.bb9.i:1 %br_ln17 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb8.i:0 %trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
sw.bb8.i:1 %br_ln16 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb7.i:0 %trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i:1 %br_ln14 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb6.i:0 %trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6.i:1 %br_ln13 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb5.i:0 %trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i:1 %br_ln12 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb4.i:0 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i:1 %br_ln10 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3.i:0 %trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i:1 %br_ln9 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb2.i:0 %trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2.i:1 %br_ln8 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="864" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb1.i:0 %trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
sw.bb1.i:1 %br_ln7 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="864">
<![CDATA[
sw.bb.i:0 %trunc_ln6 = trunc i864 %select_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chip_enable_read" val="1"/>
<literal name="read_control_read" val="1"/>
<literal name="address_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln6 = br void %if.end6

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0">
<![CDATA[
if.end6:0 %mem_flag_3 = phi i1 %xor_ln132, void %entry, i1 %xor_ln132, void %sw.bb26.i, i1 %xor_ln132, void %sw.bb25.i, i1 %xor_ln132, void %sw.bb24.i, i1 %xor_ln132, void %sw.bb23.i, i1 %xor_ln132, void %sw.bb22.i, i1 %xor_ln132, void %sw.bb21.i, i1 %xor_ln132, void %sw.bb20.i, i1 %xor_ln132, void %sw.bb19.i, i1 %xor_ln132, void %sw.bb18.i, i1 %xor_ln132, void %sw.bb17.i, i1 %xor_ln132, void %sw.bb16.i, i1 %xor_ln132, void %sw.bb15.i, i1 %xor_ln132, void %sw.bb14.i, i1 %xor_ln132, void %sw.bb13.i, i1 %xor_ln132, void %sw.bb12.i, i1 %xor_ln132, void %sw.bb11.i, i1 %xor_ln132, void %sw.bb10.i, i1 %xor_ln132, void %sw.bb9.i, i1 %xor_ln132, void %sw.bb8.i, i1 %xor_ln132, void %sw.bb7.i, i1 %xor_ln132, void %sw.bb6.i, i1 %xor_ln132, void %sw.bb5.i, i1 %xor_ln132, void %sw.bb4.i, i1 %xor_ln132, void %sw.bb3.i, i1 %xor_ln132, void %sw.bb2.i, i1 %xor_ln132, void %sw.bb1.i, i1 %xor_ln132, void %sw.bb.i, i1 %xor_ln132, void %if.then3, i1 %xor_ln132, void %if.else, i1 %xor_ln132, void %if.then4, i1 1, void %sw.bb26.i81, i1 1, void %sw.bb25.i79, i1 1, void %sw.bb24.i77, i1 1, void %sw.bb23.i75, i1 1, void %sw.bb22.i73, i1 1, void %sw.bb21.i71, i1 1, void %sw.bb20.i69, i1 1, void %sw.bb19.i67, i1 1, void %sw.bb18.i65, i1 1, void %sw.bb17.i63, i1 1, void %sw.bb16.i61, i1 1, void %sw.bb15.i59, i1 1, void %sw.bb14.i57, i1 1, void %sw.bb13.i55, i1 1, void %sw.bb12.i53, i1 1, void %sw.bb11.i51, i1 1, void %sw.bb10.i49, i1 1, void %sw.bb9.i47, i1 1, void %sw.bb8.i45, i1 1, void %sw.bb7.i43, i1 1, void %sw.bb6.i41, i1 1, void %sw.bb5.i39, i1 1, void %sw.bb4.i37, i1 1, void %sw.bb3.i35, i1 1, void %sw.bb2.i33, i1 1, void %sw.bb1.i31, i1 1, void %sw.bb.i29

]]></Node>
<StgValue><ssdm name="mem_flag_3"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="864" op_0_bw="864" op_1_bw="0" op_2_bw="864" op_3_bw="0" op_4_bw="864" op_5_bw="0" op_6_bw="864" op_7_bw="0" op_8_bw="864" op_9_bw="0" op_10_bw="864" op_11_bw="0" op_12_bw="864" op_13_bw="0" op_14_bw="864" op_15_bw="0" op_16_bw="864" op_17_bw="0" op_18_bw="864" op_19_bw="0" op_20_bw="864" op_21_bw="0" op_22_bw="864" op_23_bw="0" op_24_bw="864" op_25_bw="0" op_26_bw="864" op_27_bw="0" op_28_bw="864" op_29_bw="0" op_30_bw="864" op_31_bw="0" op_32_bw="864" op_33_bw="0" op_34_bw="864" op_35_bw="0" op_36_bw="864" op_37_bw="0" op_38_bw="864" op_39_bw="0" op_40_bw="864" op_41_bw="0" op_42_bw="864" op_43_bw="0" op_44_bw="864" op_45_bw="0" op_46_bw="864" op_47_bw="0" op_48_bw="864" op_49_bw="0" op_50_bw="864" op_51_bw="0" op_52_bw="864" op_53_bw="0" op_54_bw="864" op_55_bw="0" op_56_bw="864" op_57_bw="0" op_58_bw="864" op_59_bw="0" op_60_bw="864" op_61_bw="0" op_62_bw="864" op_63_bw="0" op_64_bw="864" op_65_bw="0" op_66_bw="864" op_67_bw="0" op_68_bw="864" op_69_bw="0" op_70_bw="864" op_71_bw="0" op_72_bw="864" op_73_bw="0" op_74_bw="864" op_75_bw="0" op_76_bw="864" op_77_bw="0" op_78_bw="864" op_79_bw="0" op_80_bw="864" op_81_bw="0" op_82_bw="864" op_83_bw="0" op_84_bw="864" op_85_bw="0" op_86_bw="864" op_87_bw="0" op_88_bw="864" op_89_bw="0" op_90_bw="864" op_91_bw="0" op_92_bw="864" op_93_bw="0" op_94_bw="864" op_95_bw="0" op_96_bw="864" op_97_bw="0" op_98_bw="864" op_99_bw="0" op_100_bw="864" op_101_bw="0" op_102_bw="864" op_103_bw="0" op_104_bw="864" op_105_bw="0" op_106_bw="864" op_107_bw="0" op_108_bw="864" op_109_bw="0" op_110_bw="864" op_111_bw="0" op_112_bw="864" op_113_bw="0" op_114_bw="864" op_115_bw="0">
<![CDATA[
if.end6:1 %mem_new_3 = phi i864 5104235503814076951950619111476523171842, void %entry, i864 5104235503814076951950619111476523171842, void %sw.bb26.i, i864 5104235503814076951950619111476523171842, void %sw.bb25.i, i864 5104235503814076951950619111476523171842, void %sw.bb24.i, i864 5104235503814076951950619111476523171842, void %sw.bb23.i, i864 5104235503814076951950619111476523171842, void %sw.bb22.i, i864 5104235503814076951950619111476523171842, void %sw.bb21.i, i864 5104235503814076951950619111476523171842, void %sw.bb20.i, i864 5104235503814076951950619111476523171842, void %sw.bb19.i, i864 5104235503814076951950619111476523171842, void %sw.bb18.i, i864 5104235503814076951950619111476523171842, void %sw.bb17.i, i864 5104235503814076951950619111476523171842, void %sw.bb16.i, i864 5104235503814076951950619111476523171842, void %sw.bb15.i, i864 5104235503814076951950619111476523171842, void %sw.bb14.i, i864 5104235503814076951950619111476523171842, void %sw.bb13.i, i864 5104235503814076951950619111476523171842, void %sw.bb12.i, i864 5104235503814076951950619111476523171842, void %sw.bb11.i, i864 5104235503814076951950619111476523171842, void %sw.bb10.i, i864 5104235503814076951950619111476523171842, void %sw.bb9.i, i864 5104235503814076951950619111476523171842, void %sw.bb8.i, i864 5104235503814076951950619111476523171842, void %sw.bb7.i, i864 5104235503814076951950619111476523171842, void %sw.bb6.i, i864 5104235503814076951950619111476523171842, void %sw.bb5.i, i864 5104235503814076951950619111476523171842, void %sw.bb4.i, i864 5104235503814076951950619111476523171842, void %sw.bb3.i, i864 5104235503814076951950619111476523171842, void %sw.bb2.i, i864 5104235503814076951950619111476523171842, void %sw.bb1.i, i864 5104235503814076951950619111476523171842, void %sw.bb.i, i864 5104235503814076951950619111476523171842, void %if.then3, i864 5104235503814076951950619111476523171842, void %if.else, i864 5104235503814076951950619111476523171842, void %if.then4, i864 %or_ln26, void %sw.bb26.i81, i864 %or_ln25, void %sw.bb25.i79, i864 %or_ln24, void %sw.bb24.i77, i864 %or_ln23, void %sw.bb23.i75, i864 %or_ln22, void %sw.bb22.i73, i864 %or_ln21, void %sw.bb21.i71, i864 %or_ln20, void %sw.bb20.i69, i864 %or_ln19, void %sw.bb19.i67, i864 %or_ln18, void %sw.bb18.i65, i864 %or_ln17, void %sw.bb17.i63, i864 %or_ln16, void %sw.bb16.i61, i864 %or_ln15, void %sw.bb15.i59, i864 %or_ln14, void %sw.bb14.i57, i864 %or_ln13, void %sw.bb13.i55, i864 %or_ln12, void %sw.bb12.i53, i864 %or_ln11, void %sw.bb11.i51, i864 %or_ln10, void %sw.bb10.i49, i864 %or_ln9, void %sw.bb9.i47, i864 %or_ln8, void %sw.bb8.i45, i864 %or_ln7, void %sw.bb7.i43, i864 %or_ln6, void %sw.bb6.i41, i864 %or_ln5, void %sw.bb5.i39, i864 %or_ln4, void %sw.bb4.i37, i864 %or_ln3, void %sw.bb3.i35, i864 %or_ln2, void %sw.bb2.i33, i864 %or_ln1, void %sw.bb1.i31, i864 %or_ln, void %sw.bb.i29

]]></Node>
<StgValue><ssdm name="mem_new_3"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0">
<![CDATA[
if.end6:2 %data_out_flag_0 = phi i1 0, void %entry, i1 1, void %sw.bb26.i, i1 1, void %sw.bb25.i, i1 1, void %sw.bb24.i, i1 1, void %sw.bb23.i, i1 1, void %sw.bb22.i, i1 1, void %sw.bb21.i, i1 1, void %sw.bb20.i, i1 1, void %sw.bb19.i, i1 1, void %sw.bb18.i, i1 1, void %sw.bb17.i, i1 1, void %sw.bb16.i, i1 1, void %sw.bb15.i, i1 1, void %sw.bb14.i, i1 1, void %sw.bb13.i, i1 1, void %sw.bb12.i, i1 1, void %sw.bb11.i, i1 1, void %sw.bb10.i, i1 1, void %sw.bb9.i, i1 1, void %sw.bb8.i, i1 1, void %sw.bb7.i, i1 1, void %sw.bb6.i, i1 1, void %sw.bb5.i, i1 1, void %sw.bb4.i, i1 1, void %sw.bb3.i, i1 1, void %sw.bb2.i, i1 1, void %sw.bb1.i, i1 1, void %sw.bb.i, i1 1, void %if.then3, i1 1, void %if.else, i1 1, void %if.then4, i1 1, void %sw.bb26.i81, i1 1, void %sw.bb25.i79, i1 1, void %sw.bb24.i77, i1 1, void %sw.bb23.i75, i1 1, void %sw.bb22.i73, i1 1, void %sw.bb21.i71, i1 1, void %sw.bb20.i69, i1 1, void %sw.bb19.i67, i1 1, void %sw.bb18.i65, i1 1, void %sw.bb17.i63, i1 1, void %sw.bb16.i61, i1 1, void %sw.bb15.i59, i1 1, void %sw.bb14.i57, i1 1, void %sw.bb13.i55, i1 1, void %sw.bb12.i53, i1 1, void %sw.bb11.i51, i1 1, void %sw.bb10.i49, i1 1, void %sw.bb9.i47, i1 1, void %sw.bb8.i45, i1 1, void %sw.bb7.i43, i1 1, void %sw.bb6.i41, i1 1, void %sw.bb5.i39, i1 1, void %sw.bb4.i37, i1 1, void %sw.bb3.i35, i1 1, void %sw.bb2.i33, i1 1, void %sw.bb1.i31, i1 1, void %sw.bb.i29

]]></Node>
<StgValue><ssdm name="data_out_flag_0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0">
<![CDATA[
if.end6:3 %data_out_new_0 = phi i32 0, void %entry, i32 %trunc_ln26, void %sw.bb26.i, i32 %trunc_ln25, void %sw.bb25.i, i32 %trunc_ln24, void %sw.bb24.i, i32 %trunc_ln23, void %sw.bb23.i, i32 %trunc_ln22, void %sw.bb22.i, i32 %trunc_ln21, void %sw.bb21.i, i32 %trunc_ln20, void %sw.bb20.i, i32 %trunc_ln19, void %sw.bb19.i, i32 %trunc_ln18, void %sw.bb18.i, i32 %trunc_ln17, void %sw.bb17.i, i32 %trunc_ln16, void %sw.bb16.i, i32 %trunc_ln15, void %sw.bb15.i, i32 %trunc_ln14, void %sw.bb14.i, i32 %trunc_ln13, void %sw.bb13.i, i32 %trunc_ln12, void %sw.bb12.i, i32 %trunc_ln11, void %sw.bb11.i, i32 %trunc_ln10, void %sw.bb10.i, i32 %trunc_ln, void %sw.bb9.i, i32 %trunc_ln5, void %sw.bb8.i, i32 %trunc_ln4, void %sw.bb7.i, i32 %trunc_ln3, void %sw.bb6.i, i32 %trunc_ln2, void %sw.bb5.i, i32 %trunc_ln1, void %sw.bb4.i, i32 %trunc_ln9, void %sw.bb3.i, i32 %trunc_ln8, void %sw.bb2.i, i32 %trunc_ln7, void %sw.bb1.i, i32 %trunc_ln6, void %sw.bb.i, i32 0, void %if.then3, i32 0, void %if.else, i32 0, void %if.then4, i32 0, void %sw.bb26.i81, i32 0, void %sw.bb25.i79, i32 0, void %sw.bb24.i77, i32 0, void %sw.bb23.i75, i32 0, void %sw.bb22.i73, i32 0, void %sw.bb21.i71, i32 0, void %sw.bb20.i69, i32 0, void %sw.bb19.i67, i32 0, void %sw.bb18.i65, i32 0, void %sw.bb17.i63, i32 0, void %sw.bb16.i61, i32 0, void %sw.bb15.i59, i32 0, void %sw.bb14.i57, i32 0, void %sw.bb13.i55, i32 0, void %sw.bb12.i53, i32 0, void %sw.bb11.i51, i32 0, void %sw.bb10.i49, i32 0, void %sw.bb9.i47, i32 0, void %sw.bb8.i45, i32 0, void %sw.bb7.i43, i32 0, void %sw.bb6.i41, i32 0, void %sw.bb5.i39, i32 0, void %sw.bb4.i37, i32 0, void %sw.bb3.i35, i32 0, void %sw.bb2.i33, i32 0, void %sw.bb1.i31, i32 0, void %sw.bb.i29

]]></Node>
<StgValue><ssdm name="data_out_new_0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end6:4 %br_ln0 = br i1 %data_out_flag_0, void %if.end6.new2, void %mergeST1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_out_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST1:0 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %data_out, i32 %data_out_new_0

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_out_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
mergeST1:1 %br_ln0 = br void %if.end6.new2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end6.new2:0 %br_ln132 = br i1 %mem_flag_3, void %if.end6.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mem_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="864" op_2_bw="864" op_3_bw="0">
<![CDATA[
mergeST:0 %write_ln114 = write void @_ssdm_op_Write.ap_auto.i864P0A, i864 %mem, i864 %mem_new_3

]]></Node>
<StgValue><ssdm name="write_ln114"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mem_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1 %br_ln0 = br void %if.end6.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0">
<![CDATA[
if.end6.new:0 %ret_ln143 = ret

]]></Node>
<StgValue><ssdm name="ret_ln143"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
