;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL 561, 640
	MOV -11, <-20
	DJN -1, @-20
	SUB @121, @106
	ADD 230, @9
	ADD 230, @9
	SUB 82, @10
	JMZ 100, 50
	SPL <0, -94
	ADD @0, @2
	JMZ 100, 50
	SPL <121, 103
	JMZ 100, 50
	SPL 70, <42
	JMN -0, 9
	JMN -0, 9
	SLT @-16, <-2
	SLT @-16, <-2
	SPL <0, -94
	MOV #100, 50
	JMN @12, 200
	MOV #100, 50
	JMZ 956, #164
	SUB @121, 103
	MOV 0, 500
	MOV 0, 500
	SPL 82, #10
	ADD @121, @106
	SUB #0, -94
	CMP @121, @106
	ADD #0, -94
	DAT #0, #500
	DAT #0, #500
	SUB @121, 103
	DJN -1, @-20
	JMN -0, 9
	MOV -1, <-20
	CMP -207, <-120
	MOV -11, <-20
	CMP -207, <-120
	JMN @12, #200
	MOV -11, <-20
	CMP -207, <-120
	JMN <121, 103
	JMN <121, 103
	MOV -1, <-20
	MOV -11, <-20
