üìÅ PROJECT DIRECTORY & FLOW - Complete Guide
text
BRAIN TUMOR SEGMENTATION FPGA PROJECT
=======================================
üìÇ COMPLETE DIRECTORY STRUCTURE
text
FPGA--Brain-Tumor-Segmentation/
‚îÇ
‚îú‚îÄ‚îÄ üìÅ 01_python_verification/ ‚Üê PHASE 1 (YOU ARE HERE)
‚îÇ ‚îú‚îÄ‚îÄ generate_test_images.py # Creates test MRI images
‚îÇ ‚îú‚îÄ‚îÄ otsu_watershed.py # Main algorithm (Otsu + Watershed)
‚îÇ ‚îú‚îÄ‚îÄ verify_results.py # Compares with expected
‚îÇ ‚îú‚îÄ‚îÄ run_all_tests.py # Runs everything
‚îÇ ‚îú‚îÄ‚îÄ requirements.txt # Python dependencies
‚îÇ ‚îî‚îÄ‚îÄ üìÅ test_images/ # Generated images
‚îÇ ‚îú‚îÄ‚îÄ brain_01.png
‚îÇ ‚îú‚îÄ‚îÄ brain_02.png
‚îÇ ‚îú‚îÄ‚îÄ brain_03.png
‚îÇ ‚îî‚îÄ‚îÄ üìÅ expected_results/
‚îÇ
‚îú‚îÄ‚îÄ üìÅ 02_hls_accelerator/ ‚Üê PHASE 2 (NEXT)
‚îÇ ‚îú‚îÄ‚îÄ otsu_threshold.cpp # HLS Otsu implementation
‚îÇ ‚îú‚îÄ‚îÄ otsu_threshold.h  
‚îÇ ‚îú‚îÄ‚îÄ image_stats.cpp # NOVELTY: Adaptive logic
‚îÇ ‚îú‚îÄ‚îÄ image_stats.h
‚îÇ ‚îú‚îÄ‚îÄ test_otsu.cpp # C++ testbench
‚îÇ ‚îî‚îÄ‚îÄ run_hls.tcl # HLS synthesis script
‚îÇ
‚îú‚îÄ‚îÄ üìÅ 03_vivado_hardware/ ‚Üê PHASE 3
‚îÇ ‚îú‚îÄ‚îÄ üìÅ srcs/
‚îÇ ‚îÇ ‚îî‚îÄ‚îÄ üìÅ verilog/
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ top_module.v # Main FPGA wrapper
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ axi_interface.v # AXI bus communication
‚îÇ ‚îÇ ‚îî‚îÄ‚îÄ bram_controller.v # Memory controller
‚îÇ ‚îú‚îÄ‚îÄ üìÅ constraints/
‚îÇ ‚îÇ ‚îî‚îÄ‚îÄ artix7.xdc # Pin assignments
‚îÇ ‚îú‚îÄ‚îÄ üìÅ ip_repo/ # HLS IP cores
‚îÇ ‚îÇ ‚îî‚îÄ‚îÄ (otsu_ip.zip will go here)
‚îÇ ‚îî‚îÄ‚îÄ build.tcl # Vivado build script
‚îÇ
‚îú‚îÄ‚îÄ üìÅ 04_vitis_software/ ‚Üê PHASE 4
‚îÇ ‚îú‚îÄ‚îÄ üìÅ src/
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ main.c # Main program
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ watershed.c # Watershed algorithm
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ watershed.h
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ adaptive_controller.c # NOVELTY: Mode selection
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ adaptive_controller.h
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ energy_analyzer.c # NOVELTY: Power calc
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ energy_analyzer.h
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ image_loader.c # Load images to FPGA
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ image_loader.h
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ uart_debug.c # Serial output
‚îÇ ‚îÇ ‚îú‚îÄ‚îÄ platform_config.h # Hardware addresses
‚îÇ ‚îÇ ‚îî‚îÄ‚îÄ test_images.h # Images as C arrays
‚îÇ ‚îî‚îÄ‚îÄ Makefile
‚îÇ
‚îú‚îÄ‚îÄ üìÅ 05_test_images/ ‚Üê PHASE 5
‚îÇ ‚îú‚îÄ‚îÄ convert_to_bin.py # PNG ‚Üí Binary converter
‚îÇ ‚îú‚îÄ‚îÄ brain_01.bin
‚îÇ ‚îú‚îÄ‚îÄ brain_02.bin
‚îÇ ‚îú‚îÄ‚îÄ brain_03.bin
‚îÇ ‚îî‚îÄ‚îÄ üìÅ c_headers/
‚îÇ ‚îú‚îÄ‚îÄ brain_01.h
‚îÇ ‚îú‚îÄ‚îÄ brain_02.h
‚îÇ ‚îî‚îÄ‚îÄ brain_03.h
‚îÇ
‚îú‚îÄ‚îÄ üìÅ 06_documentation/ ‚Üê PHASE 6
‚îÇ ‚îú‚îÄ‚îÄ project_report.md
‚îÇ ‚îú‚îÄ‚îÄ presentation.pptx
‚îÇ ‚îú‚îÄ‚îÄ user_manual.md
‚îÇ ‚îî‚îÄ‚îÄ results.txt
‚îÇ
‚îú‚îÄ‚îÄ .gitignore
‚îú‚îÄ‚îÄ LICENSE
‚îî‚îÄ‚îÄ README.md

üîÑ PROJECT FLOW (How to Code)
PHASE 1: PYTHON VERIFICATION ‚Üê YOU ARE HERE
text
START ‚Üí [Python] Verify algorithms work
‚Üì
Write generate_test_images.py
‚Üì
Write otsu_watershed.py  
 ‚Üì
Write verify_results.py
‚Üì
RUN: python run_all_tests.py
‚Üì
‚úÖ Verify output matches expected
‚Üì
PHASE 2: HLS C++ ‚Üê NEXT
text
‚Üì
[HLS C++] Convert Otsu to hardware
‚Üì
Write otsu_threshold.h (function prototypes)
‚Üì
Write otsu_threshold.cpp (main algorithm)
‚Üì
Add #pragma HLS for parallelism
‚Üì
Write image_stats.cpp (novelty)
‚Üì
Write test_otsu.cpp (testbench)
‚Üì
Write run_hls.tcl (synthesis script)
‚Üì
RUN: vitis_hls -f run_hls.tcl
‚Üì
‚úÖ Get IP core (otsu_threshold.zip)
‚Üì
PHASE 3: VIVADO HARDWARE
text
‚Üì
[Vivado] Build FPGA hardware
‚Üì
Create new project (Artix-7)
‚Üì
Add MicroBlaze processor
‚Üì
Import HLS IP core
‚Üì
Add BRAM controller
‚Üì
Connect AXI bus
‚Üì
Write top_module.v (Verilog wrapper)
‚Üì
Add artix7.xdc constraints
‚Üì
RUN: source build.tcl
‚Üì
‚úÖ Get bitstream (.bit) and hardware (.xsa)
‚Üì
PHASE 4: VITIS SOFTWARE
text
‚Üì
[Vitis] Write C code for MicroBlaze
‚Üì
Import hardware platform (.xsa)
‚Üì
Write watershed.c (main algorithm)
‚Üì
Write adaptive_controller.c (novelty)
‚Üì
Write energy_analyzer.c (novelty)
‚Üì
Write main.c (control logic)
‚Üì
Write image_loader.c
‚Üì
Write uart_debug.c
‚Üì
Create test_images.h (from Python)
‚Üì
RUN: make
‚Üì
‚úÖ Get executable (.elf)
‚Üì
PHASE 5: INTEGRATION
text
‚Üì
[Integration] Combine everything
‚Üì
Load bitstream to FPGA
‚Üì
Load software to MicroBlaze
‚Üì
Connect serial monitor (115200 baud)
‚Üì
RUN: System executes
‚Üì
‚úÖ See results on serial terminal
‚Üì
PHASE 6: DOCUMENTATION
text
‚Üì
[Document] Write final report
‚Üì
Capture screenshots of each phase
‚Üì
Record demo video
‚Üì
Write project_report.md
‚Üì
Create presentation.pptx
‚Üì
‚úÖ Submit!

üìä WHAT TO CODE IN EACH FILE
PHASE 1: Python Files
File
What to Code
generate_test_images.py
Create 3 MRI-like images with/without tumors
otsu_watershed.py
Implement Otsu threshold, Watershed, adaptive logic, energy calc
verify_results.py
Compare output with expected, calculate accuracy
run_all_tests.py
Run all Python files in sequence

PHASE 2: HLS C++ Files
File
What to Code
otsu_threshold.h
Function prototypes, constants
otsu_threshold.cpp
3 versions of Otsu (FAST/NORMAL/CAREFUL) with pragmas
image_stats.cpp
Calculate contrast, mean, std dev from image
test_otsu.cpp
Test all 3 modes with different images
run_hls.tcl
TCL commands to synthesize and export IP

PHASE 3: Verilog Files
File
What to Code
top_module.v
Connect MicroBlaze, BRAM, Otsu IP, UART
axi_interface.v
Handle AXI reads/writes
bram_controller.v
Memory read/write logic
artix7.xdc
Pin assignments for clock, LEDs, UART
build.tcl
TCL to create project and generate bitstream

PHASE 4: C Files
File
What to Code
watershed.c
Connected components, tumor labeling
adaptive_controller.c
Select mode based on contrast
energy_analyzer.c
Calculate power and energy
main.c
Main loop: load image ‚Üí call Otsu ‚Üí watershed ‚Üí print results
image_loader.c
Copy image from memory to Otsu
uart_debug.c
Print to serial terminal
test_images.h
C arrays of test images (auto-generated)

‚úÖ COMPLETION CHECKLIST
PHASE 1: Python (Current)
text
[ ] generate_test_images.py working
[ ] otsu_watershed.py working  
[ ] verify_results.py working
[ ] All 3 images processed
[ ] Speedup >1.9x shown
[ ] Energy savings >99% shown
PHASE 2: HLS C++ (Next)
text
[ ] otsu_threshold.cpp compiles
[ ] test_otsu.cpp runs without errors
[ ] All 3 modes work
[ ] HLS synthesis completes
[ ] IP core generated
PHASE 3: Vivado
text
[ ] Block design created
[ ] All components connected
[ ] Bitstream generated
[ ] Hardware exported (.xsa)
PHASE 4: Vitis
text
[ ] watershed.c compiles
[ ] adaptive_controller.c works
[ ] energy_analyzer.c works
[ ] main.c runs
[ ] .elf generated
PHASE 5: Integration
text
[ ] FPGA programmed
[ ] Serial output shows results
[ ] All 3 images tested
[ ] Performance matches Python estimates

üöÄ QUICK START (What to Do Now)
bash

# 1. Complete Python phase

cd 01_python_verification
python generate_test_images.py
python otsu_watershed.py
python verify_results.py

# 2. Once Python works ‚Üí Move to HLS

cd ../02_hls_accelerator

# Create all files listed above

# Test with: g++ -o test test_otsu.cpp && ./test

# Synthesize: vitis_hls -f run_hls.tcl

üìù NOTES FOR CODING
Python first - Make sure algorithms work before hardware
HLS pragmas - Add them gradually, test after each
Verilog templates - Use provided code, just modify
C code - Test on PC first with gcc, then on MicroBlaze
Git commit after each working file
