C51 COMPILER V9.52.0.0   FSYS_SEL                                                          07/06/2017 11:26:45 PAGE 1   


C51 COMPILER V9.52.0.0, COMPILATION OF MODULE FSYS_SEL
OBJECT MODULE PLACED IN .\Output\Fsys_SEL.obj
COMPILER INVOKED BY: C:\Keil\C51\BIN\C51.EXE Code\Fsys_SEL.c OPTIMIZE(7,SPEED) BROWSE INCDIR(..\..\Include) DEFINE(FOSC_
                    -160000) DEBUG OBJECTEXTEND PRINT(.\LST\Fsys_SEL.lst) TABS(2) OBJECT(.\Output\Fsys_SEL.obj)

line level    source

   1          /*--------------------------------------------------------------------------------------------------------
             --*/
   2          /*                                                                                                        
             - */
   3          /* Copyright(c) 2017 Nuvoton Technology Corp. All rights reserved.                                        
             - */
   4          /*                                                                                                        
             - */
   5          /*--------------------------------------------------------------------------------------------------------
             --*/
   6          
   7          //********************************************************************************************************
             -***
   8          //  Nuvoton Technoledge Corp. 
   9          //  Website: http://www.nuvoton.com
  10          //  E-Mail : MicroC-8bit@nuvoton.com
  11          //  Date   : Apr/21/2017
  12          //********************************************************************************************************
             -***
  13          
  14          //********************************************************************************************************
             -***
  15          //  File Function: N76E003 System clock select demo code
  16          //********************************************************************************************************
             -***
  17          
  18          #include "N76E003.h"
  19          #include "SFR_Macro.h"
  20          #include "Function_define.h"
  21          #include "Common.h"
  22          #include "Delay.h"
  23          
  24          //========================================================================
  25          //  The test process:
  26          //  1. Power on is run as default HIRC, show LED Fsys tickle faster
  27          //  2. toggle P3.0 to GND.
  28          //  2. call modify Fsys code to LIRC.
  29          //  3. LED tickle speed slowly than before.
  30          //========================================================================
  31          void main(void)
  32          {
  33   1      
  34   1      /* Note
  35   1        MCU power on system clock is HIRC (16 MHz)
  36   1        Please keep P3.0 HIGH before you want to modify Fsys to LIRC
  37   1      */
  38   1        
  39   1          Set_All_GPIO_Quasi_Mode;                    // In Common.h define
  40   1          set_CLOEN;                                  // Also can check P1.1 CLO pin for clock to find the Fsys change.
  41   1          set_P30;
  42   1          while (P30)                                 // when P3.0 keep high, clock out HIRC
  43   1          {   
  44   2              clr_GPIO1;                              // Check LED output tickle time
  45   2              Timer0_Delay1ms(200);
C51 COMPILER V9.52.0.0   FSYS_SEL                                                          07/06/2017 11:26:45 PAGE 2   

  46   2              set_GPIO1;
  47   2              Timer0_Delay1ms(200);
  48   2          }
  49   1        
  50   1      ////------------------------------------------------------------------------------------------------------
  51   1      ///*********************************** Change system closk source ***************************************/
  52   1      ////------------------------------------------------------------------------------------------------------
  53   1                    
  54   1      ////***** HIRC enable part *****               
  55   1      //    set_HIRCEN;                       //step1: enable HIRC clock source run
  56   1      //    while((CKSWT&SET_BIT5)==0);       //step2: check ready
  57   1      //    clr_OSC1;                         //step3: switching system clock source if needed
  58   1      //    clr_OSC0;
  59   1      //    while((CKEN&SET_BIT0)==1);        //step4: check system clock switching OK or NG
  60   1      //
  61   1      ////***** LIRC enable part*****
  62   1      ////** Since LIRC is always enable, switch to LIRC directly
  63   1          set_OSC1;                         //step3: switching system clock source if needed
  64   1          clr_OSC0;  
  65   1          while((CKEN&SET_BIT0)==1);        //step4: check system clock switching OK or NG  
  66   1          clr_HIRCEN;
  67   1         
  68   1      ////------------------------------------------------------------------------------------------------------
             ---
  69   1          
  70   1      /*
  71   1        Now Fsys = LIRC , LED tickle slowly.
  72   1      */
  73   1          while(1)
  74   1          {
  75   2              clr_GPIO1;                              // Check LED output tickle time
  76   2              clr_P00;
  77   2              set_GPIO1;
  78   2              set_P00;
  79   2          }
  80   1      /* =================== */
  81   1      }
  82          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    122    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
