From 08e2f8159140b58c47ce3d48f8938c4b29eb026b Mon Sep 17 00:00:00 2001
From: RickyWu-wiwynn <ricky_cx_wu@wiwynn.com>
Date: Mon, 13 May 2024 16:50:30 +0800
Subject: [PATCH 2/3] arm64: dts: yosemite4-n: Change IOE i2c address

Description
1. Change CPLD IOE i2c address to avoid i2c address conflict.
---
 .../dts/nuvoton/nuvoton-npcm845-yosemite4.dts | 32 +++++++++----------
 1 file changed, 16 insertions(+), 16 deletions(-)

diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-yosemite4.dts b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-yosemite4.dts
index faad229fd181..72ea510988e0 100644
--- a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-yosemite4.dts
+++ b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-yosemite4.dts
@@ -382,9 +382,9 @@ &i2c1 {
 	clock-frequency = <400000>;
 	multi-master;
 
-	gpio@20 {
+	gpio@24 {
 		compatible = "nxp,pca9506";
-		reg = <0x20>;
+		reg = <0x24>;
 		gpio-controller;
 		#gpio-cells = <2>;
 	};
@@ -422,9 +422,9 @@ &i2c2 {
 	clock-frequency = <400000>;
 	multi-master;
 
-	gpio@20 {
+	gpio@24 {
 		compatible = "nxp,pca9506";
-		reg = <0x20>;
+		reg = <0x24>;
 		gpio-controller;
 		#gpio-cells = <2>;
 	};
@@ -462,9 +462,9 @@ &i2c3 {
 	clock-frequency = <400000>;
 	multi-master;
 
-	gpio@20 {
+	gpio@24 {
 		compatible = "nxp,pca9506";
-		reg = <0x20>;
+		reg = <0x24>;
 		gpio-controller;
 		#gpio-cells = <2>;
 	};
@@ -502,9 +502,9 @@ &i2c4 {
 	clock-frequency = <400000>;
 	multi-master;
 
-	gpio@20 {
+	gpio@24 {
 		compatible = "nxp,pca9506";
-		reg = <0x20>;
+		reg = <0x24>;
 		gpio-controller;
 		#gpio-cells = <2>;
 	};
@@ -542,9 +542,9 @@ &i2c5 {
 	clock-frequency = <400000>;
 	multi-master;
 
-	gpio@20 {
+	gpio@24 {
 		compatible = "nxp,pca9506";
-		reg = <0x20>;
+		reg = <0x24>;
 		gpio-controller;
 		#gpio-cells = <2>;
 	};
@@ -582,9 +582,9 @@ &i2c6 {
 	clock-frequency = <400000>;
 	multi-master;
 
-	gpio@20 {
+	gpio@24 {
 		compatible = "nxp,pca9506";
-		reg = <0x20>;
+		reg = <0x24>;
 		gpio-controller;
 		#gpio-cells = <2>;
 	};
@@ -622,9 +622,9 @@ &i2c7 {
 	clock-frequency = <400000>;
 	multi-master;
 
-	gpio@20 {
+	gpio@24 {
 		compatible = "nxp,pca9506";
-		reg = <0x20>;
+		reg = <0x24>;
 		gpio-controller;
 		#gpio-cells = <2>;
 	};
@@ -662,9 +662,9 @@ &i2c8 {
 	clock-frequency = <400000>;
 	multi-master;
 
-	gpio@20 {
+	gpio@24 {
 		compatible = "nxp,pca9506";
-		reg = <0x20>;
+		reg = <0x24>;
 		gpio-controller;
 		#gpio-cells = <2>;
 	};
-- 
2.25.1

