;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-220
	SUB -207, <-120
	SUB #72, @200
	SUB @0, @2
	SPL 0, <402
	SUB #10, 210
	SUB <0, 5
	SUB #10, 210
	JMP 0, 5
	ADD 30, 9
	ADD 210, 60
	SPL 2, #52
	SUB <0, 5
	SPL 0, <402
	ADD #130, 409
	ADD #130, 9
	SUB -31, 6
	MOV -1, <-320
	MOV -1, <-320
	SLT @-1, 100
	MOV -1, <20
	SUB #10, 210
	SUB -207, <-120
	SUB @0, @2
	SUB @0, @2
	DJN 300, 90
	JMP 0, 5
	SPL 0, <-52
	SUB @-127, 100
	SUB -1, 121
	ADD 210, 60
	ADD 210, 60
	SUB -1, 121
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	MOV #-2, <20
	ADD 210, 60
	CMP 20, @12
	CMP 20, @12
	MOV -1, <20
	MOV -1, <20
	MOV -1, <20
	MOV -1, <20
	DJN 300, 90
	CMP -207, <-120
