// Seed: 3480461085
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wor  id_3 = 1 != 1;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output wire id_2,
    input wand id_3,
    output tri0 id_4,
    output uwire id_5,
    output tri id_6,
    input wor id_7,
    output wor id_8,
    output tri0 id_9,
    input supply1 id_10
);
  assign id_2 = id_3;
  wire id_12;
  wire id_13;
  module_0(
      id_12, id_12
  );
endmodule
