{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633515451413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633515451414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 06 15:47:31 2021 " "Processing started: Wed Oct 06 15:47:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633515451414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633515451414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off String-Recognizer -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off String-Recognizer -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633515451414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633515451900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633515451900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633515465585 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633515465585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633515465585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633515465586 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633515465586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633515465586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633515465588 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633515465588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633515465588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633515465590 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633515465590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633515465590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633515465592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633515465592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633515465592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "string-recognizer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file string-recognizer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 krypton-rch " "Found design unit 1: krypton-rch" {  } { { "String-Recognizer.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/String-Recognizer.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633515465593 ""} { "Info" "ISGN_ENTITY_NAME" "1 krypton " "Found entity 1: krypton" {  } { { "String-Recognizer.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/String-Recognizer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633515465593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633515465593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633515465637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e1dr TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"e1dr\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633515465644 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e2dr TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"e2dr\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633515465644 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tms TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"tms\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633515465645 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jsir TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"jsir\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633515465645 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(80) " "VHDL Process Statement warning at TopLevel.vhdl(80): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465645 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465645 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465645 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465645 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TopLevel.vhdl(90) " "Verilog HDL or VHDL warning at TopLevel.vhdl(90): conditional expression evaluates to a constant" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1633515465646 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465647 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465647 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465647 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TopLevel.vhdl(98) " "Verilog HDL or VHDL warning at TopLevel.vhdl(98): conditional expression evaluates to a constant" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1633515465648 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465648 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465648 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465648 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cdr TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"cdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465649 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465649 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633515465649 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v_jtag v_jtag:u0 " "Elaborating entity \"v_jtag\" for hierarchy \"v_jtag:u0\"" {  } { { "TopLevel.vhdl" "u0" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633515465660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "v_jtag/synthesis/v_jtag.vhd" "virtual_jtag_0" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633515465702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633515465711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633515465712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633515465712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633515465712 ""}  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633515465712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633515465737 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633515465745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633515465748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633515465760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633515465890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633515466070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "TopLevel.vhdl" "dut_instance" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633515466130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "krypton DUT:dut_instance\|krypton:add_instance " "Elaborating entity \"krypton\" for hierarchy \"DUT:dut_instance\|krypton:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/DUT.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633515466135 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "input_vector DUT:dut_instance 2 7 " "Actual width (2) of port \"input_vector\" on instance \"DUT:dut_instance\" is not compatible with the formal port width (7) declared by the instantiated entity" {  } { { "TopLevel.vhdl" "dut_instance" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 153 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1633515466162 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "output_vector DUT:dut_instance 4 1 " "Actual width (4) of port \"output_vector\" on instance \"DUT:dut_instance\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "TopLevel.vhdl" "dut_instance" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-6/String-Recognizer/TopLevel.vhdl" 153 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1633515466163 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1633515466174 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633515466295 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 06 15:47:46 2021 " "Processing ended: Wed Oct 06 15:47:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633515466295 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633515466295 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633515466295 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633515466295 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633515466918 ""}
