--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3828 paths analyzed, 425 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.817ns.
--------------------------------------------------------------------------------
Slack:                  14.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_12 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.757ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.313 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_12 to myTesterFSM/M_cin_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_12
    SLICE_X11Y29.D1      net (fanout=2)        1.440   myTesterFSM/M_cin_ctr_q[12]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.B2      net (fanout=14)       1.530   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_1_rstpot
                                                       myTesterFSM/M_cin_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.757ns (1.297ns logic, 4.460ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  14.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_12 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.602ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.313 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_12 to myTesterFSM/M_cin_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_12
    SLICE_X11Y29.D1      net (fanout=2)        1.440   myTesterFSM/M_cin_ctr_q[12]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.C3      net (fanout=14)       1.375   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_2_rstpot
                                                       myTesterFSM/M_cin_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (1.297ns logic, 4.305ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  14.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_12 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.313 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_12 to myTesterFSM/M_cin_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_12
    SLICE_X11Y29.D1      net (fanout=2)        1.440   myTesterFSM/M_cin_ctr_q[12]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.D3      net (fanout=14)       1.330   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_3_rstpot
                                                       myTesterFSM/M_cin_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (1.297ns logic, 4.260ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  14.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_12 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.511ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_12 to myTesterFSM/M_cin_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_12
    SLICE_X11Y29.D1      net (fanout=2)        1.440   myTesterFSM/M_cin_ctr_q[12]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X11Y26.A2      net (fanout=14)       1.260   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X11Y26.CLK     Tas                   0.373   myTesterFSM/M_cin_ctr_q[7]
                                                       myTesterFSM/M_cin_ctr_q_4_rstpot
                                                       myTesterFSM/M_cin_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (1.321ns logic, 4.190ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  14.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_15 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.441ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.313 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_15 to myTesterFSM/M_cin_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.430   myTesterFSM/M_cin_ctr_q[18]
                                                       myTesterFSM/M_cin_ctr_q_15
    SLICE_X9Y30.D1       net (fanout=2)        1.648   myTesterFSM/M_cin_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   myTesterFSM/M_cin_ctr_q[25]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_023
    SLICE_X13Y27.A3      net (fanout=2)        0.966   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_022
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.B2      net (fanout=14)       1.530   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_1_rstpot
                                                       myTesterFSM/M_cin_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.441ns (1.297ns logic, 4.144ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_9 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.414ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.618 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_9 to myTesterFSM/M_cin_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.CQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q_9
    SLICE_X11Y29.D3      net (fanout=2)        1.097   myTesterFSM/M_cin_ctr_q[9]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.B2      net (fanout=14)       1.530   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_1_rstpot
                                                       myTesterFSM/M_cin_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.414ns (1.297ns logic, 4.117ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  14.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_17 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.296ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.313 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_17 to myTesterFSM/M_cin_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.CQ       Tcko                  0.430   myTesterFSM/M_cin_ctr_q[18]
                                                       myTesterFSM/M_cin_ctr_q_17
    SLICE_X11Y29.D2      net (fanout=2)        0.979   myTesterFSM/M_cin_ctr_q[17]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.B2      net (fanout=14)       1.530   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_1_rstpot
                                                       myTesterFSM/M_cin_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.296ns (1.297ns logic, 3.999ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  14.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_15 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.313 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_15 to myTesterFSM/M_cin_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.430   myTesterFSM/M_cin_ctr_q[18]
                                                       myTesterFSM/M_cin_ctr_q_15
    SLICE_X9Y30.D1       net (fanout=2)        1.648   myTesterFSM/M_cin_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   myTesterFSM/M_cin_ctr_q[25]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_023
    SLICE_X13Y27.A3      net (fanout=2)        0.966   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_022
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.C3      net (fanout=14)       1.375   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_2_rstpot
                                                       myTesterFSM/M_cin_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (1.297ns logic, 3.989ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  14.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_8 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.309ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.618 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_8 to myTesterFSM/M_cin_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q_8
    SLICE_X11Y29.D6      net (fanout=2)        0.992   myTesterFSM/M_cin_ctr_q[8]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.B2      net (fanout=14)       1.530   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_1_rstpot
                                                       myTesterFSM/M_cin_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (1.297ns logic, 4.012ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  14.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_12 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_12 to myTesterFSM/M_cin_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_12
    SLICE_X11Y29.D1      net (fanout=2)        1.440   myTesterFSM/M_cin_ctr_q[12]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X11Y28.B1      net (fanout=14)       1.056   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X11Y28.CLK     Tas                   0.373   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_12_rstpot
                                                       myTesterFSM/M_cin_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (1.321ns logic, 3.986ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  14.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_15 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.313 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_15 to myTesterFSM/M_cin_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.430   myTesterFSM/M_cin_ctr_q[18]
                                                       myTesterFSM/M_cin_ctr_q_15
    SLICE_X9Y30.D1       net (fanout=2)        1.648   myTesterFSM/M_cin_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   myTesterFSM/M_cin_ctr_q[25]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_023
    SLICE_X13Y27.A3      net (fanout=2)        0.966   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_022
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.D3      net (fanout=14)       1.330   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_3_rstpot
                                                       myTesterFSM/M_cin_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.297ns logic, 3.944ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  14.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_12 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.322 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_12 to myTesterFSM/M_cin_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_12
    SLICE_X11Y29.D1      net (fanout=2)        1.440   myTesterFSM/M_cin_ctr_q[12]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X9Y28.A5       net (fanout=14)       0.998   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X9Y28.CLK      Tas                   0.373   myTesterFSM/M_cin_ctr_q[18]
                                                       myTesterFSM/M_cin_ctr_q_15_rstpot
                                                       myTesterFSM/M_cin_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.249ns (1.321ns logic, 3.928ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_9 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.259ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.618 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_9 to myTesterFSM/M_cin_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.CQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q_9
    SLICE_X11Y29.D3      net (fanout=2)        1.097   myTesterFSM/M_cin_ctr_q[9]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.C3      net (fanout=14)       1.375   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_2_rstpot
                                                       myTesterFSM/M_cin_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.259ns (1.297ns logic, 3.962ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  14.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_3 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.251ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_3 to myTesterFSM/M_cin_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_3
    SLICE_X9Y30.D6       net (fanout=7)        1.412   myTesterFSM/M_cin_ctr_q[3]
    SLICE_X9Y30.D        Tilo                  0.259   myTesterFSM/M_cin_ctr_q[25]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_023
    SLICE_X13Y27.A3      net (fanout=2)        0.966   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_022
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.B2      net (fanout=14)       1.530   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_1_rstpot
                                                       myTesterFSM/M_cin_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (1.343ns logic, 3.908ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  14.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_12 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.204ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_12 to myTesterFSM/M_cin_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_12
    SLICE_X11Y29.D1      net (fanout=2)        1.440   myTesterFSM/M_cin_ctr_q[12]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X11Y26.B5      net (fanout=14)       0.953   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X11Y26.CLK     Tas                   0.373   myTesterFSM/M_cin_ctr_q[7]
                                                       myTesterFSM/M_cin_ctr_q_5_rstpot
                                                       myTesterFSM/M_cin_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.204ns (1.321ns logic, 3.883ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_12 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_12 to myTesterFSM/M_cin_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_12
    SLICE_X11Y29.D1      net (fanout=2)        1.440   myTesterFSM/M_cin_ctr_q[12]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X11Y26.D5      net (fanout=14)       0.952   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X11Y26.CLK     Tas                   0.373   myTesterFSM/M_cin_ctr_q[7]
                                                       myTesterFSM/M_cin_ctr_q_7_rstpot
                                                       myTesterFSM/M_cin_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.203ns (1.321ns logic, 3.882ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_15 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.316 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_15 to myTesterFSM/M_cin_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.430   myTesterFSM/M_cin_ctr_q[18]
                                                       myTesterFSM/M_cin_ctr_q_15
    SLICE_X9Y30.D1       net (fanout=2)        1.648   myTesterFSM/M_cin_ctr_q[15]
    SLICE_X9Y30.D        Tilo                  0.259   myTesterFSM/M_cin_ctr_q[25]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_023
    SLICE_X13Y27.A3      net (fanout=2)        0.966   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_022
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X11Y26.A2      net (fanout=14)       1.260   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X11Y26.CLK     Tas                   0.373   myTesterFSM/M_cin_ctr_q[7]
                                                       myTesterFSM/M_cin_ctr_q_4_rstpot
                                                       myTesterFSM/M_cin_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (1.321ns logic, 3.874ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_9 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.214ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.618 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_9 to myTesterFSM/M_cin_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.CQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q_9
    SLICE_X11Y29.D3      net (fanout=2)        1.097   myTesterFSM/M_cin_ctr_q[9]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.D3      net (fanout=14)       1.330   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_3_rstpot
                                                       myTesterFSM/M_cin_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.214ns (1.297ns logic, 3.917ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  14.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_13 (FF)
  Destination:          myTesterFSM/M_cin_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.240ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (0.689 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_13 to myTesterFSM/M_cin_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.CQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_13
    SLICE_X12Y27.B1      net (fanout=2)        1.347   myTesterFSM/M_cin_ctr_q[13]
    SLICE_X12Y27.B       Tilo                  0.254   myTesterFSM/N4
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_SW0
    SLICE_X11Y29.B1      net (fanout=2)        1.223   myTesterFSM/N4
    SLICE_X11Y29.B       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X9Y12.A5       net (fanout=14)       1.463   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_0_bdd0
    SLICE_X9Y12.CLK      Tas                   0.264   cin_out_OBUF
                                                       myTesterFSM/M_cin_state_q[0]_M_cin_state_q[0]_MUX_93_o1
                                                       myTesterFSM/M_cin_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.240ns (1.207ns logic, 4.033ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  14.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_20 (FF)
  Destination:          myTesterFSM/M_cin_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.229ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.689 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_20 to myTesterFSM/M_cin_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[22]
                                                       myTesterFSM/M_cin_ctr_q_20
    SLICE_X12Y27.B2      net (fanout=2)        1.336   myTesterFSM/M_cin_ctr_q[20]
    SLICE_X12Y27.B       Tilo                  0.254   myTesterFSM/N4
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_SW0
    SLICE_X11Y29.B1      net (fanout=2)        1.223   myTesterFSM/N4
    SLICE_X11Y29.B       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X9Y12.A5       net (fanout=14)       1.463   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_0_bdd0
    SLICE_X9Y12.CLK      Tas                   0.264   cin_out_OBUF
                                                       myTesterFSM/M_cin_state_q[0]_M_cin_state_q[0]_MUX_93_o1
                                                       myTesterFSM/M_cin_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.229ns (1.207ns logic, 4.022ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  14.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_17 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.141ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.313 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_17 to myTesterFSM/M_cin_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.CQ       Tcko                  0.430   myTesterFSM/M_cin_ctr_q[18]
                                                       myTesterFSM/M_cin_ctr_q_17
    SLICE_X11Y29.D2      net (fanout=2)        0.979   myTesterFSM/M_cin_ctr_q[17]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.C3      net (fanout=14)       1.375   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_2_rstpot
                                                       myTesterFSM/M_cin_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (1.297ns logic, 3.844ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_9 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.621 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_9 to myTesterFSM/M_cin_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.CQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q_9
    SLICE_X11Y29.D3      net (fanout=2)        1.097   myTesterFSM/M_cin_ctr_q[9]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X11Y26.A2      net (fanout=14)       1.260   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X11Y26.CLK     Tas                   0.373   myTesterFSM/M_cin_ctr_q[7]
                                                       myTesterFSM/M_cin_ctr_q_4_rstpot
                                                       myTesterFSM/M_cin_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (1.321ns logic, 3.847ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  14.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_8 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.154ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.618 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_8 to myTesterFSM/M_cin_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q_8
    SLICE_X11Y29.D6      net (fanout=2)        0.992   myTesterFSM/M_cin_ctr_q[8]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.C3      net (fanout=14)       1.375   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_2_rstpot
                                                       myTesterFSM/M_cin_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.154ns (1.297ns logic, 3.857ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_12 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_12 to myTesterFSM/M_cin_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_12
    SLICE_X11Y29.D1      net (fanout=2)        1.440   myTesterFSM/M_cin_ctr_q[12]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X11Y28.C3      net (fanout=14)       0.893   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X11Y28.CLK     Tas                   0.373   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_13_rstpot
                                                       myTesterFSM/M_cin_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (1.321ns logic, 3.823ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  14.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_21 (FF)
  Destination:          myTesterFSM/M_cin_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.177ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.689 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_21 to myTesterFSM/M_cin_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.CQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[22]
                                                       myTesterFSM/M_cin_ctr_q_21
    SLICE_X12Y27.B3      net (fanout=2)        1.284   myTesterFSM/M_cin_ctr_q[21]
    SLICE_X12Y27.B       Tilo                  0.254   myTesterFSM/N4
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_SW0
    SLICE_X11Y29.B1      net (fanout=2)        1.223   myTesterFSM/N4
    SLICE_X11Y29.B       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X9Y12.A5       net (fanout=14)       1.463   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_0_bdd0
    SLICE_X9Y12.CLK      Tas                   0.264   cin_out_OBUF
                                                       myTesterFSM/M_cin_state_q[0]_M_cin_state_q[0]_MUX_93_o1
                                                       myTesterFSM/M_cin_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (1.207ns logic, 3.970ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  14.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_17 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.313 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_17 to myTesterFSM/M_cin_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.CQ       Tcko                  0.430   myTesterFSM/M_cin_ctr_q[18]
                                                       myTesterFSM/M_cin_ctr_q_17
    SLICE_X11Y29.D2      net (fanout=2)        0.979   myTesterFSM/M_cin_ctr_q[17]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.D3      net (fanout=14)       1.330   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_3_rstpot
                                                       myTesterFSM/M_cin_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.096ns (1.297ns logic, 3.799ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  14.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_8 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.109ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.618 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_8 to myTesterFSM/M_cin_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q_8
    SLICE_X11Y29.D6      net (fanout=2)        0.992   myTesterFSM/M_cin_ctr_q[8]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.D3      net (fanout=14)       1.330   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_3_rstpot
                                                       myTesterFSM/M_cin_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (1.297ns logic, 3.812ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_12 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.084ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_12 to myTesterFSM/M_cin_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.BQ      Tcko                  0.430   myTesterFSM/M_cin_ctr_q[14]
                                                       myTesterFSM/M_cin_ctr_q_12
    SLICE_X11Y29.D1      net (fanout=2)        1.440   myTesterFSM/M_cin_ctr_q[12]
    SLICE_X11Y29.D       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[26]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_021
    SLICE_X13Y27.A2      net (fanout=2)        1.490   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_02
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X11Y26.C4      net (fanout=14)       0.833   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X11Y26.CLK     Tas                   0.373   myTesterFSM/M_cin_ctr_q[7]
                                                       myTesterFSM/M_cin_ctr_q_6_rstpot
                                                       myTesterFSM/M_cin_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.084ns (1.321ns logic, 3.763ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  14.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_cin_ctr_q_3 (FF)
  Destination:          myTesterFSM/M_cin_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.096ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_cin_ctr_q_3 to myTesterFSM/M_cin_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_3
    SLICE_X9Y30.D6       net (fanout=7)        1.412   myTesterFSM/M_cin_ctr_q[3]
    SLICE_X9Y30.D        Tilo                  0.259   myTesterFSM/M_cin_ctr_q[25]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_023
    SLICE_X13Y27.A3      net (fanout=2)        0.966   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_022
    SLICE_X13Y27.A       Tilo                  0.259   myTesterFSM/M_cin_ctr_q[10]
                                                       myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027_1
    SLICE_X10Y22.C3      net (fanout=14)       1.375   myTesterFSM/M_cin_ctr_q[26]_PWR_3_o_equal_8_o_027
    SLICE_X10Y22.CLK     Tas                   0.349   myTesterFSM/M_cin_ctr_q[3]
                                                       myTesterFSM/M_cin_ctr_q_2_rstpot
                                                       myTesterFSM/M_cin_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.096ns (1.343ns logic, 3.753ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  14.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myTesterFSM/M_a_ctr_q_20 (FF)
  Destination:          myTesterFSM/M_a_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.123ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.689 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myTesterFSM/M_a_ctr_q_20 to myTesterFSM/M_a_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   myTesterFSM/M_a_ctr_q[23]
                                                       myTesterFSM/M_a_ctr_q_20
    SLICE_X11Y27.A1      net (fanout=2)        1.257   myTesterFSM/M_a_ctr_q[20]
    SLICE_X11Y27.A       Tilo                  0.259   myTesterFSM/M_a_ctr_q[28]_PWR_3_o_equal_2_o_021
                                                       myTesterFSM/M_a_ctr_q[28]_PWR_3_o_equal_2_o_027_SW0
    SLICE_X6Y27.A1       net (fanout=2)        1.059   myTesterFSM/N2
    SLICE_X6Y27.A        Tilo                  0.235   myTesterFSM/M_a_ctr_q[28]
                                                       myTesterFSM/M_a_ctr_q[28]_PWR_3_o_equal_2_o_027
    SLICE_X8Y12.A5       net (fanout=11)       1.498   myTesterFSM/M_a_ctr_q[28]_PWR_3_o_equal_2_o_0_bdd0
    SLICE_X8Y12.CLK      Tas                   0.339   myTesterFSM/M_a_state_q_0
                                                       myTesterFSM/M_a_state_q[0]_M_a_state_q[0]_MUX_34_o1
                                                       myTesterFSM/M_a_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (1.309ns logic, 3.814ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_mosi_reg_q/CLK0
  Logical resource: avr/spi_slave/M_mosi_reg_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_0/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_1/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_2/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_3/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_4/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_5/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_6/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_7/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_8/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_9/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_10/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_11/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_12/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_13/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/spi_slave/M_sck_reg_q[1]/CLK
  Logical resource: avr/spi_slave/M_miso_reg_q/CK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/spi_slave/M_sck_reg_q[1]/CLK
  Logical resource: avr/spi_slave/M_sck_reg_q_1/CK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_spi_slave_done/CLK
  Logical resource: avr/spi_slave/M_done_reg_q/CK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myTesterFSM/M_a_state_q_0/CLK
  Logical resource: myTesterFSM/M_a_state_q_0/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myTesterFSM/M_state_q_1/CLK
  Logical resource: myTesterFSM/M_state_q_1/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/M_spi_slave_data_out[7]/CLK
  Logical resource: avr/spi_slave/M_data_out_reg_q_7/CK
  Location pin: SLICE_X6Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/M_byteCt_q_FSM_FFd2/CLK
  Logical resource: avr/M_byteCt_q_FSM_FFd1/CK
  Location pin: SLICE_X6Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.817|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3828 paths, 0 nets, and 679 connections

Design statistics:
   Minimum period:   5.817ns{1}   (Maximum frequency: 171.910MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct  7 01:19:01 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



