module myModule(
    input wire CLK,
    input wire [7:0] A,
    input wire [7:0] B,
    output reg [7:0] C
);

always @ (posedge CLK) begin
    C <= A + B; // adds A and B inputs and stores result in C
end

endmodule