# Tech Stack (Hardware)

## Languages
- **RTL:** [e.g., SystemVerilog 2012, VHDL-2008]
- **Verification:** [e.g., SystemVerilog (UVM), Python (cocotb), C++]
- **Scripts:** [e.g., TCL, Make, Python]

## EDA Tools
- **Simulation:** [e.g., Verilator v5.x, Vivado XSim, Questasim]
- **Synthesis:** [e.g., Vivado 2024.1, Quartus Prime, Yosys]
- **Linting:** [e.g., Verilator --lint-only, Spyglass]
- **Waveforms:** [e.g., GTKWave, Surfer]

## Environment
- **OS:** [e.g., Linux (RHEL/Ubuntu)]
- **Build System:** [e.g., Make, FuseSoC, Bender]
