Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 16:14:34 2015
| Host              : xsjrdevl13 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : bgm
| Device            : 7vx690t-ffg1927
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a0_add/u1/nan_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a0_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.231     0.720    a0_add/u1/clk
                                                                      r  a0_add/u1/nan_sign_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  a0_add/u1/nan_sign_reg/Q
                         net (fo=1, unplaced)         0.095     0.918    a0_add/nan_sign_d
                                                                      r  a0_add/out_o1[31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.064     0.982 r  a0_add/out_o1[31]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    a0_add/out_o1[31]_i_1_n_22
                         FDRE                                         r  a0_add/out_o1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.243     0.915    a0_add/clk
                                                                      r  a0_add/out_o1_reg[31]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    a0_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a0_add/u0/opb_nan_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a0_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.231     0.720    a0_add/u0/clk
                                                                      r  a0_add/u0/opb_nan_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  a0_add/u0/opb_nan_reg/Q
                         net (fo=1, unplaced)         0.095     0.918    a0_add/u1/opb_nan
                                                                      r  a0_add/u1/nan_sign_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.064     0.982 r  a0_add/u1/nan_sign_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    a0_add/u1/nan_sign_i_1_n_22
                         FDRE                                         r  a0_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.243     0.915    a0_add/u1/clk
                                                                      r  a0_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    a0_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a1_add/u1/nan_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a1_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.231     0.720    a1_add/u1/clk
                                                                      r  a1_add/u1/nan_sign_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  a1_add/u1/nan_sign_reg/Q
                         net (fo=1, unplaced)         0.095     0.918    a1_add/nan_sign_d
                                                                      r  a1_add/out_o1[31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.064     0.982 r  a1_add/out_o1[31]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    a1_add/out_o1[31]_i_1_n_22
                         FDRE                                         r  a1_add/out_o1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.243     0.915    a1_add/clk
                                                                      r  a1_add/out_o1_reg[31]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    a1_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a1_add/u0/opb_nan_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a1_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.231     0.720    a1_add/u0/clk
                                                                      r  a1_add/u0/opb_nan_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  a1_add/u0/opb_nan_reg/Q
                         net (fo=1, unplaced)         0.095     0.918    a1_add/u1/opb_nan
                                                                      r  a1_add/u1/nan_sign_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.064     0.982 r  a1_add/u1/nan_sign_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    a1_add/u1/nan_sign_i_1_n_22
                         FDRE                                         r  a1_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.243     0.915    a1_add/u1/clk
                                                                      r  a1_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    a1_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a2_add/u1/nan_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a2_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.231     0.720    a2_add/u1/clk
                                                                      r  a2_add/u1/nan_sign_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  a2_add/u1/nan_sign_reg/Q
                         net (fo=1, unplaced)         0.095     0.918    a2_add/nan_sign_d
                                                                      r  a2_add/out_o1[31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.064     0.982 r  a2_add/out_o1[31]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    a2_add/out_o1[31]_i_1_n_22
                         FDRE                                         r  a2_add/out_o1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.243     0.915    a2_add/clk
                                                                      r  a2_add/out_o1_reg[31]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    a2_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a2_add/u0/opb_nan_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a2_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.231     0.720    a2_add/u0/clk
                                                                      r  a2_add/u0/opb_nan_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  a2_add/u0/opb_nan_reg/Q
                         net (fo=1, unplaced)         0.095     0.918    a2_add/u1/opb_nan
                                                                      r  a2_add/u1/nan_sign_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.064     0.982 r  a2_add/u1/nan_sign_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    a2_add/u1/nan_sign_i_1_n_22
                         FDRE                                         r  a2_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.243     0.915    a2_add/u1/clk
                                                                      r  a2_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    a2_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a3_add/u1/nan_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a3_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.231     0.720    a3_add/u1/clk
                                                                      r  a3_add/u1/nan_sign_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  a3_add/u1/nan_sign_reg/Q
                         net (fo=1, unplaced)         0.095     0.918    a3_add/nan_sign_d
                                                                      r  a3_add/out_o1[31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.064     0.982 r  a3_add/out_o1[31]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    a3_add/out_o1[31]_i_1_n_22
                         FDRE                                         r  a3_add/out_o1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.243     0.915    a3_add/clk
                                                                      r  a3_add/out_o1_reg[31]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    a3_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a3_add/u0/opb_nan_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a3_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.231     0.720    a3_add/u0/clk
                                                                      r  a3_add/u0/opb_nan_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  a3_add/u0/opb_nan_reg/Q
                         net (fo=1, unplaced)         0.095     0.918    a3_add/u1/opb_nan
                                                                      r  a3_add/u1/nan_sign_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.064     0.982 r  a3_add/u1/nan_sign_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    a3_add/u1/nan_sign_i_1_n_22
                         FDRE                                         r  a3_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.243     0.915    a3_add/u1/clk
                                                                      r  a3_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    a3_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a4_add/u1/nan_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a4_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.231     0.720    a4_add/u1/clk
                                                                      r  a4_add/u1/nan_sign_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  a4_add/u1/nan_sign_reg/Q
                         net (fo=1, unplaced)         0.095     0.918    a4_add/nan_sign_d
                                                                      r  a4_add/out_o1[31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.064     0.982 r  a4_add/out_o1[31]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    a4_add/out_o1[31]_i_1_n_22
                         FDRE                                         r  a4_add/out_o1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.243     0.915    a4_add/clk
                                                                      r  a4_add/out_o1_reg[31]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    a4_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a4_add/u0/opb_nan_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a4_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.231     0.720    a4_add/u0/clk
                                                                      r  a4_add/u0/opb_nan_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  a4_add/u0/opb_nan_reg/Q
                         net (fo=1, unplaced)         0.095     0.918    a4_add/u1/opb_nan
                                                                      r  a4_add/u1/nan_sign_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.064     0.982 r  a4_add/u1/nan_sign_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    a4_add/u1/nan_sign_i_1_n_22
                         FDRE                                         r  a4_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.243     0.915    a4_add/u1/clk
                                                                      r  a4_add/u1/nan_sign_reg/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    a4_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    




