{
  "module_name": "gpucc-sm8450.c",
  "hash_id": "f2c574e0c151f1514270b3f5eab0406c8c50284a49c01360b4d79c3384598d3b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gpucc-sm8450.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,sm8450-gpucc.h>\n#include <dt-bindings/reset/qcom,sm8450-gpucc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"clk-regmap-phy-mux.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tDT_BI_TCXO,\n\tDT_GPLL0_OUT_MAIN,\n\tDT_GPLL0_OUT_MAIN_DIV,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_GPLL0_OUT_MAIN,\n\tP_GPLL0_OUT_MAIN_DIV,\n\tP_GPU_CC_PLL0_OUT_MAIN,\n\tP_GPU_CC_PLL1_OUT_MAIN,\n};\n\nstatic struct pll_vco lucid_evo_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\nstatic struct alpha_pll_config gpu_cc_pll0_config = {\n\t.l = 0x1d,\n\t.alpha = 0xb000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x32aa299c,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000805,\n};\n\nstatic struct clk_alpha_pll gpu_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = lucid_evo_vco,\n\t.num_vco = ARRAY_SIZE(lucid_evo_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic struct alpha_pll_config gpu_cc_pll1_config = {\n\t.l = 0x34,\n\t.alpha = 0x1555,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x32aa299c,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000805,\n};\n\nstatic struct clk_alpha_pll gpu_cc_pll1 = {\n\t.offset = 0x1000,\n\t.vco_table = lucid_evo_vco,\n\t.num_vco = ARRAY_SIZE(lucid_evo_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_pll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gpu_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 5 },\n\t{ P_GPLL0_OUT_MAIN_DIV, 6 },\n};\n\nstatic const struct clk_parent_data gpu_cc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_GPLL0_OUT_MAIN },\n\t{ .index = DT_GPLL0_OUT_MAIN_DIV },\n};\n\nstatic const struct parent_map gpu_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPU_CC_PLL0_OUT_MAIN, 1 },\n\t{ P_GPU_CC_PLL1_OUT_MAIN, 3 },\n\t{ P_GPLL0_OUT_MAIN, 5 },\n\t{ P_GPLL0_OUT_MAIN_DIV, 6 },\n};\n\nstatic const struct clk_parent_data gpu_cc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpu_cc_pll0.clkr.hw },\n\t{ .hw = &gpu_cc_pll1.clkr.hw },\n\t{ .index = DT_GPLL0_OUT_MAIN },\n\t{ .index = DT_GPLL0_OUT_MAIN_DIV },\n};\n\nstatic const struct parent_map gpu_cc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPU_CC_PLL1_OUT_MAIN, 3 },\n\t{ P_GPLL0_OUT_MAIN, 5 },\n\t{ P_GPLL0_OUT_MAIN_DIV, 6 },\n};\n\nstatic const struct clk_parent_data gpu_cc_parent_data_2[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpu_cc_pll1.clkr.hw },\n\t{ .index = DT_GPLL0_OUT_MAIN },\n\t{ .index = DT_GPLL0_OUT_MAIN_DIV },\n};\n\nstatic const struct parent_map gpu_cc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data gpu_cc_parent_data_3[] = {\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct freq_tbl ftbl_gpu_cc_ff_clk_src[] = {\n\tF(200000000, P_GPLL0_OUT_MAIN_DIV, 1.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpu_cc_ff_clk_src = {\n\t.cmd_rcgr = 0x9474,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpu_cc_parent_map_0,\n\t.freq_tbl = ftbl_gpu_cc_ff_clk_src,\n\t.hw_clk_ctrl = true,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_cc_ff_clk_src\",\n\t\t.parent_data = gpu_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gpu_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gpu_cc_gmu_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN_DIV, 1.5, 0, 0),\n\tF(500000000, P_GPU_CC_PLL1_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpu_cc_gmu_clk_src = {\n\t.cmd_rcgr = 0x9318,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpu_cc_parent_map_1,\n\t.freq_tbl = ftbl_gpu_cc_gmu_clk_src,\n\t.hw_clk_ctrl = true,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_cc_gmu_clk_src\",\n\t\t.parent_data = gpu_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gpu_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gpu_cc_hub_clk_src[] = {\n\tF(150000000, P_GPLL0_OUT_MAIN_DIV, 2, 0, 0),\n\tF(240000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\tF(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpu_cc_hub_clk_src = {\n\t.cmd_rcgr = 0x93ec,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpu_cc_parent_map_2,\n\t.freq_tbl = ftbl_gpu_cc_hub_clk_src,\n\t.hw_clk_ctrl = true,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_cc_hub_clk_src\",\n\t\t.parent_data = gpu_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gpu_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gpu_cc_xo_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpu_cc_xo_clk_src = {\n\t.cmd_rcgr = 0x9010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpu_cc_parent_map_3,\n\t.freq_tbl = ftbl_gpu_cc_xo_clk_src,\n\t.hw_clk_ctrl = true,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_cc_xo_clk_src\",\n\t\t.parent_data = gpu_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gpu_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gpu_cc_demet_div_clk_src = {\n\t.reg = 0x9054,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gpu_cc_demet_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpu_cc_xo_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gpu_cc_hub_ahb_div_clk_src = {\n\t.reg = 0x9430,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gpu_cc_hub_ahb_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpu_cc_hub_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gpu_cc_hub_cx_int_div_clk_src = {\n\t.reg = 0x942c,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gpu_cc_hub_cx_int_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpu_cc_hub_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gpu_cc_xo_div_clk_src = {\n\t.reg = 0x9050,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gpu_cc_xo_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpu_cc_xo_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch gpu_cc_ahb_clk = {\n\t.halt_reg = 0x911c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x911c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpu_cc_hub_ahb_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_crc_ahb_clk = {\n\t.halt_reg = 0x9120,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x9120,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_crc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpu_cc_hub_ahb_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_apb_clk = {\n\t.halt_reg = 0x912c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x912c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_apb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_ff_clk = {\n\t.halt_reg = 0x914c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x914c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_ff_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpu_cc_ff_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_gmu_clk = {\n\t.halt_reg = 0x913c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x913c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_gmu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpu_cc_gmu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_snoc_dvm_clk = {\n\t.halt_reg = 0x9130,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x9130,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_snoc_dvm_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cxo_aon_clk = {\n\t.halt_reg = 0x9004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x9004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cxo_aon_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpu_cc_xo_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cxo_clk = {\n\t.halt_reg = 0x9144,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9144,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cxo_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpu_cc_xo_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_demet_clk = {\n\t.halt_reg = 0x900c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x900c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_demet_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpu_cc_demet_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_freq_measure_clk = {\n\t.halt_reg = 0x9008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_freq_measure_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpu_cc_xo_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_gx_ff_clk = {\n\t.halt_reg = 0x90c0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x90c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_gx_ff_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpu_cc_ff_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_gx_gfx3d_clk = {\n\t.halt_reg = 0x90a8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x90a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_gx_gfx3d_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_gx_gfx3d_rdvm_clk = {\n\t.halt_reg = 0x90c8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x90c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_gx_gfx3d_rdvm_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_gx_gmu_clk = {\n\t.halt_reg = 0x90bc,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x90bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_gx_gmu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpu_cc_gmu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_gx_vsense_clk = {\n\t.halt_reg = 0x90b0,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x90b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_gx_vsense_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_hlos1_vote_gpu_smmu_clk = {\n\t.halt_reg = 0x7000,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_hlos1_vote_gpu_smmu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_hub_aon_clk = {\n\t.halt_reg = 0x93e8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x93e8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_hub_aon_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpu_cc_hub_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_hub_cx_int_clk = {\n\t.halt_reg = 0x9148,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9148,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_hub_cx_int_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpu_cc_hub_cx_int_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_memnoc_gfx_clk = {\n\t.halt_reg = 0x9150,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9150,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_memnoc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_mnd1x_0_gfx3d_clk = {\n\t.halt_reg = 0x9288,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9288,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_mnd1x_0_gfx3d_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_mnd1x_1_gfx3d_clk = {\n\t.halt_reg = 0x928c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x928c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_mnd1x_1_gfx3d_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_sleep_clk = {\n\t.halt_reg = 0x9134,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x9134,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc gpu_cx_gdsc = {\n\t.gdscr = 0x9108,\n\t.gds_hw_ctrl = 0x953c,\n\t.clk_dis_wait_val = 8,\n\t.pd = {\n\t\t.name = \"gpu_cx_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc gpu_gx_gdsc = {\n\t.gdscr = 0x905c,\n\t.clamp_io_ctrl = 0x9504,\n\t.resets = (unsigned int []){ GPUCC_GPU_CC_GX_BCR,\n\t\t\t\t     GPUCC_GPU_CC_ACD_BCR,\n\t\t\t\t     GPUCC_GPU_CC_GX_ACD_IROOT_BCR },\n\t.reset_count = 3,\n\t.pd = {\n\t\t.name = \"gpu_gx_gdsc\",\n\t\t.power_on = gdsc_gx_do_nothing_enable,\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = CLAMP_IO | AON_RESET | SW_RESET | POLL_CFG_GDSCR,\n};\n\nstatic struct clk_regmap *gpu_cc_sm8450_clocks[] = {\n\t[GPU_CC_AHB_CLK] = &gpu_cc_ahb_clk.clkr,\n\t[GPU_CC_CRC_AHB_CLK] = &gpu_cc_crc_ahb_clk.clkr,\n\t[GPU_CC_CX_APB_CLK] = &gpu_cc_cx_apb_clk.clkr,\n\t[GPU_CC_CX_FF_CLK] = &gpu_cc_cx_ff_clk.clkr,\n\t[GPU_CC_CX_GMU_CLK] = &gpu_cc_cx_gmu_clk.clkr,\n\t[GPU_CC_CX_SNOC_DVM_CLK] = &gpu_cc_cx_snoc_dvm_clk.clkr,\n\t[GPU_CC_CXO_AON_CLK] = &gpu_cc_cxo_aon_clk.clkr,\n\t[GPU_CC_CXO_CLK] = &gpu_cc_cxo_clk.clkr,\n\t[GPU_CC_DEMET_CLK] = &gpu_cc_demet_clk.clkr,\n\t[GPU_CC_DEMET_DIV_CLK_SRC] = &gpu_cc_demet_div_clk_src.clkr,\n\t[GPU_CC_FF_CLK_SRC] = &gpu_cc_ff_clk_src.clkr,\n\t[GPU_CC_FREQ_MEASURE_CLK] = &gpu_cc_freq_measure_clk.clkr,\n\t[GPU_CC_GMU_CLK_SRC] = &gpu_cc_gmu_clk_src.clkr,\n\t[GPU_CC_GX_FF_CLK] = &gpu_cc_gx_ff_clk.clkr,\n\t[GPU_CC_GX_GFX3D_CLK] = &gpu_cc_gx_gfx3d_clk.clkr,\n\t[GPU_CC_GX_GFX3D_RDVM_CLK] = &gpu_cc_gx_gfx3d_rdvm_clk.clkr,\n\t[GPU_CC_GX_GMU_CLK] = &gpu_cc_gx_gmu_clk.clkr,\n\t[GPU_CC_GX_VSENSE_CLK] = &gpu_cc_gx_vsense_clk.clkr,\n\t[GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK] = &gpu_cc_hlos1_vote_gpu_smmu_clk.clkr,\n\t[GPU_CC_HUB_AHB_DIV_CLK_SRC] = &gpu_cc_hub_ahb_div_clk_src.clkr,\n\t[GPU_CC_HUB_AON_CLK] = &gpu_cc_hub_aon_clk.clkr,\n\t[GPU_CC_HUB_CLK_SRC] = &gpu_cc_hub_clk_src.clkr,\n\t[GPU_CC_HUB_CX_INT_CLK] = &gpu_cc_hub_cx_int_clk.clkr,\n\t[GPU_CC_HUB_CX_INT_DIV_CLK_SRC] = &gpu_cc_hub_cx_int_div_clk_src.clkr,\n\t[GPU_CC_MEMNOC_GFX_CLK] = &gpu_cc_memnoc_gfx_clk.clkr,\n\t[GPU_CC_MND1X_0_GFX3D_CLK] = &gpu_cc_mnd1x_0_gfx3d_clk.clkr,\n\t[GPU_CC_MND1X_1_GFX3D_CLK] = &gpu_cc_mnd1x_1_gfx3d_clk.clkr,\n\t[GPU_CC_PLL0] = &gpu_cc_pll0.clkr,\n\t[GPU_CC_PLL1] = &gpu_cc_pll1.clkr,\n\t[GPU_CC_SLEEP_CLK] = &gpu_cc_sleep_clk.clkr,\n\t[GPU_CC_XO_CLK_SRC] = &gpu_cc_xo_clk_src.clkr,\n\t[GPU_CC_XO_DIV_CLK_SRC] = &gpu_cc_xo_div_clk_src.clkr,\n};\n\nstatic const struct qcom_reset_map gpu_cc_sm8450_resets[] = {\n\t[GPUCC_GPU_CC_XO_BCR] = { 0x9000 },\n\t[GPUCC_GPU_CC_GX_BCR] = { 0x9058 },\n\t[GPUCC_GPU_CC_CX_BCR] = { 0x9104 },\n\t[GPUCC_GPU_CC_GFX3D_AON_BCR] = { 0x9198 },\n\t[GPUCC_GPU_CC_ACD_BCR] = { 0x9358 },\n\t[GPUCC_GPU_CC_FAST_HUB_BCR] = { 0x93e4 },\n\t[GPUCC_GPU_CC_FF_BCR] = { 0x9470 },\n\t[GPUCC_GPU_CC_GMU_BCR] = { 0x9314 },\n\t[GPUCC_GPU_CC_GX_ACD_IROOT_BCR] = { 0x958c },\n};\n\nstatic struct gdsc *gpu_cc_sm8450_gdscs[] = {\n\t[GPU_CX_GDSC] = &gpu_cx_gdsc,\n\t[GPU_GX_GDSC] = &gpu_gx_gdsc,\n};\n\nstatic const struct regmap_config gpu_cc_sm8450_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0xa000,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc gpu_cc_sm8450_desc = {\n\t.config = &gpu_cc_sm8450_regmap_config,\n\t.clks = gpu_cc_sm8450_clocks,\n\t.num_clks = ARRAY_SIZE(gpu_cc_sm8450_clocks),\n\t.resets = gpu_cc_sm8450_resets,\n\t.num_resets = ARRAY_SIZE(gpu_cc_sm8450_resets),\n\t.gdscs = gpu_cc_sm8450_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gpu_cc_sm8450_gdscs),\n};\n\nstatic const struct of_device_id gpu_cc_sm8450_match_table[] = {\n\t{ .compatible = \"qcom,sm8450-gpucc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gpu_cc_sm8450_match_table);\n\nstatic int gpu_cc_sm8450_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &gpu_cc_sm8450_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_lucid_evo_pll_configure(&gpu_cc_pll0, regmap, &gpu_cc_pll0_config);\n\tclk_lucid_evo_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config);\n\n\treturn qcom_cc_really_probe(pdev, &gpu_cc_sm8450_desc, regmap);\n}\n\nstatic struct platform_driver gpu_cc_sm8450_driver = {\n\t.probe = gpu_cc_sm8450_probe,\n\t.driver = {\n\t\t.name = \"sm8450-gpucc\",\n\t\t.of_match_table = gpu_cc_sm8450_match_table,\n\t},\n};\nmodule_platform_driver(gpu_cc_sm8450_driver);\n\nMODULE_DESCRIPTION(\"QTI GPU_CC SM8450 Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}