{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637589414455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637589414455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 21:56:54 2021 " "Processing started: Mon Nov 22 21:56:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637589414455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1637589414455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eda12 -c eda12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off eda12 -c eda12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1637589414455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1637589414738 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "eda11.v " "Can't analyze file -- file eda11.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1637589414770 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eda12.v 10 10 " "Using design file eda12.v, which is not specified as a design file for the current project, but contains definitions for 10 design units and 10 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589414818 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub32 " "Found entity 2: sub32" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589414818 ""} { "Info" "ISGN_ENTITY_NAME" "3 mul16 " "Found entity 3: mul16" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589414818 ""} { "Info" "ISGN_ENTITY_NAME" "4 operateselector " "Found entity 4: operateselector" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589414818 ""} { "Info" "ISGN_ENTITY_NAME" "5 wordtranslator " "Found entity 5: wordtranslator" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589414818 ""} { "Info" "ISGN_ENTITY_NAME" "6 clock " "Found entity 6: clock" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589414818 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter " "Found entity 7: counter" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589414818 ""} { "Info" "ISGN_ENTITY_NAME" "8 gettempword " "Found entity 8: gettempword" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589414818 ""} { "Info" "ISGN_ENTITY_NAME" "9 segselector " "Found entity 9: segselector" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589414818 ""} { "Info" "ISGN_ENTITY_NAME" "10 eda12 " "Found entity 10: eda12" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589414818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637589414818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sign eda12.v(142) " "Verilog HDL Implicit Net warning at eda12.v(142): created implicit net for \"sign\"" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589414819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eda12 " "Elaborating entity \"eda12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1637589414820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 add32:my_add32 " "Elaborating entity \"add32\" for hierarchy \"add32:my_add32\"" {  } { { "eda12.v" "my_add32" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589414829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub32 sub32:my_sub32 " "Elaborating entity \"sub32\" for hierarchy \"sub32:my_sub32\"" {  } { { "eda12.v" "my_sub32" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589414834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul16 mul16:my_mul16 " "Elaborating entity \"mul16\" for hierarchy \"mul16:my_mul16\"" {  } { { "eda12.v" "my_mul16" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589414839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operateselector operateselector:my_operateselector " "Elaborating entity \"operateselector\" for hierarchy \"operateselector:my_operateselector\"" {  } { { "eda12.v" "my_operateselector" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589414844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:my_clock " "Elaborating entity \"clock\" for hierarchy \"clock:my_clock\"" {  } { { "eda12.v" "my_clock" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589414850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 eda12.v(80) " "Verilog HDL assignment warning at eda12.v(80): truncated value with size 32 to match size of target (31)" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1637589414850 "|eda12|clock:my_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:my_counter " "Elaborating entity \"counter\" for hierarchy \"counter:my_counter\"" {  } { { "eda12.v" "my_counter" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589414855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 eda12.v(90) " "Verilog HDL assignment warning at eda12.v(90): truncated value with size 32 to match size of target (3)" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1637589414855 "|eda12|counter:my_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gettempword gettempword:my_gettempword " "Elaborating entity \"gettempword\" for hierarchy \"gettempword:my_gettempword\"" {  } { { "eda12.v" "my_gettempword" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589414860 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a eda12.v(103) " "Verilog HDL Always Construct warning at eda12.v(103): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1637589414860 "|eda12|gettempword:my_gettempword"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eda12.v(104) " "Verilog HDL assignment warning at eda12.v(104): truncated value with size 32 to match size of target (4)" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1637589414861 "|eda12|gettempword:my_gettempword"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eda12.v(105) " "Verilog HDL assignment warning at eda12.v(105): truncated value with size 32 to match size of target (4)" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1637589414861 "|eda12|gettempword:my_gettempword"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eda12.v(106) " "Verilog HDL assignment warning at eda12.v(106): truncated value with size 32 to match size of target (4)" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1637589414861 "|eda12|gettempword:my_gettempword"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordtranslator wordtranslator:my_wordtranslator " "Elaborating entity \"wordtranslator\" for hierarchy \"wordtranslator:my_wordtranslator\"" {  } { { "eda12.v" "my_wordtranslator" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589414866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segselector segselector:my_segselector " "Elaborating entity \"segselector\" for hierarchy \"segselector:my_segselector\"" {  } { { "eda12.v" "my_segselector" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589414871 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mul16:my_mul16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mul16:my_mul16\|Mult0\"" {  } { { "eda12.v" "Mult0" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415036 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gettempword:my_gettempword\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gettempword:my_gettempword\|Div1\"" {  } { { "eda12.v" "Div1" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415036 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gettempword:my_gettempword\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gettempword:my_gettempword\|Mod1\"" {  } { { "eda12.v" "Mod1" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415036 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gettempword:my_gettempword\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gettempword:my_gettempword\|Div0\"" {  } { { "eda12.v" "Div0" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415036 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gettempword:my_gettempword\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gettempword:my_gettempword\|Mod0\"" {  } { { "eda12.v" "Mod0" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415036 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gettempword:my_gettempword\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gettempword:my_gettempword\|Mod2\"" {  } { { "eda12.v" "Mod2" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415036 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1637589415036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul16:my_mul16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mul16:my_mul16\|lpm_mult:Mult0\"" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul16:my_mul16\|lpm_mult:Mult0 " "Instantiated megafunction \"mul16:my_mul16\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415068 ""}  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1637589415068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a7t " "Found entity 1: mult_a7t" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Xsu1023/Desktop/eda12/db/mult_a7t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589415114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637589415114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gettempword:my_gettempword\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"gettempword:my_gettempword\|lpm_divide:Div1\"" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gettempword:my_gettempword\|lpm_divide:Div1 " "Instantiated megafunction \"gettempword:my_gettempword\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415137 ""}  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1637589415137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "C:/Users/Xsu1023/Desktop/eda12/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589415179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637589415179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Xsu1023/Desktop/eda12/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589415191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637589415191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Users/Xsu1023/Desktop/eda12/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589415204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637589415204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Xsu1023/Desktop/eda12/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589415249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637589415249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Xsu1023/Desktop/eda12/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589415293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637589415293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gettempword:my_gettempword\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"gettempword:my_gettempword\|lpm_divide:Mod1\"" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gettempword:my_gettempword\|lpm_divide:Mod1 " "Instantiated megafunction \"gettempword:my_gettempword\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415299 ""}  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1637589415299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d8m " "Found entity 1: lpm_divide_d8m" {  } { { "db/lpm_divide_d8m.tdf" "" { Text "C:/Users/Xsu1023/Desktop/eda12/db/lpm_divide_d8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589415340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637589415340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gettempword:my_gettempword\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"gettempword:my_gettempword\|lpm_divide:Div0\"" {  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gettempword:my_gettempword\|lpm_divide:Div0 " "Instantiated megafunction \"gettempword:my_gettempword\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637589415349 ""}  } { { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1637589415349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dgm " "Found entity 1: lpm_divide_dgm" {  } { { "db/lpm_divide_dgm.tdf" "" { Text "C:/Users/Xsu1023/Desktop/eda12/db/lpm_divide_dgm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589415396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637589415396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/Xsu1023/Desktop/eda12/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589415407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637589415407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_73f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_73f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_73f " "Found entity 1: alt_u_div_73f" {  } { { "db/alt_u_div_73f.tdf" "" { Text "C:/Users/Xsu1023/Desktop/eda12/db/alt_u_div_73f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637589415420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637589415420 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mul16:my_mul16\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\] " "Synthesized away node \"mul16:my_mul16\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/Xsu1023/Desktop/eda12/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 29 -1 0 } } { "eda12.v" "" { Text "C:/Users/Xsu1023/Desktop/eda12/eda12.v" 143 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415466 "|eda12|mul16:my_mul16|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1637589415466 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1637589415466 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1637589415579 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1637589415584 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1637589415584 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1637589415584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1637589415714 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1637589415879 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "gettempword:my_gettempword\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"gettempword:my_gettempword\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/Xsu1023/Desktop/eda12/db/alt_u_div_13f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415881 ""} { "Info" "ISCL_SCL_CELL_NAME" "gettempword:my_gettempword\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"gettempword:my_gettempword\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/Xsu1023/Desktop/eda12/db/alt_u_div_13f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415881 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1637589415881 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1637589415991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637589415991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1637589416023 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1637589416023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "273 " "Implemented 273 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1637589416023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1637589416023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637589416037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 21:56:56 2021 " "Processing ended: Mon Nov 22 21:56:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637589416037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637589416037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637589416037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637589416037 ""}
