LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_signed.ALL;
use ieee.numeric_std.all;

ENTITY SHR IS

 GENERIC (x : INTEGER := 32;
          y : INTEGER := 32);
 
 PORT(input1 : IN STD_LOGIC_VECTOR(x - 1 DOWNTO 0);
      input2 : IN STD_LOGIC_VECTOR(x - 1 DOWNTO 0); -- the number of bits that is shifted by
      output : OUT STD_LOGIC_VECTOR(x - 1 DOWNTO 0)
 ); 
 
END SHR;

ARCHITECTURE behavior OF SHR IS

BEGIN

 PROCESS(input1, input2) 
 begin
 for i in 0 to 31- to_integer(signed(input2)) loop
    output(i) <= input1(i + to_integer(signed(input2)));
 end loop;
 
 for i in 32- to_integer(signed(input2)) to 31 loop
    output(i) <= '0';
 end loop;
 
 END PROCESS;
 
END behavior;