
TP_FREERTOS_POMMERY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a930  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002fc  0800aac0  0800aac0  0000bac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800adbc  0800adbc  0000c06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800adbc  0800adbc  0000bdbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800adc4  0800adc4  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800adc4  0800adc4  0000bdc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800adc8  0800adc8  0000bdc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800adcc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003394  2000006c  0800ae38  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003400  0800ae38  0000c400  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000236d5  00000000  00000000  0000c09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000527d  00000000  00000000  0002f771  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dd8  00000000  00000000  000349f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001730  00000000  00000000  000367c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c8c8  00000000  00000000  00037ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000265ed  00000000  00000000  000647c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105887  00000000  00000000  0008adad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00190634  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000085b0  00000000  00000000  00190678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  00198c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aaa8 	.word	0x0800aaa8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800aaa8 	.word	0x0800aaa8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MCP23S17_WriteRegister>:
MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x0); // Set all GPIOB high
// Alternatively, use OLAT if needed: MCP23S17_WriteRegister(MCP23S17_OLATA, 0xFF);
}

// Write to a register
void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	460a      	mov	r2, r1
 80005a6:	71fb      	strb	r3, [r7, #7]
 80005a8:	4613      	mov	r3, r2
 80005aa:	71bb      	strb	r3, [r7, #6]
uint8_t txData[3] = {MCP23S17_WRITE, reg, value};
 80005ac:	2340      	movs	r3, #64	@ 0x40
 80005ae:	733b      	strb	r3, [r7, #12]
 80005b0:	79fb      	ldrb	r3, [r7, #7]
 80005b2:	737b      	strb	r3, [r7, #13]
 80005b4:	79bb      	ldrb	r3, [r7, #6]
 80005b6:	73bb      	strb	r3, [r7, #14]

HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_RESET);
 80005b8:	2200      	movs	r2, #0
 80005ba:	2180      	movs	r1, #128	@ 0x80
 80005bc:	4809      	ldr	r0, [pc, #36]	@ (80005e4 <MCP23S17_WriteRegister+0x48>)
 80005be:	f001 ffa7 	bl	8002510 <HAL_GPIO_WritePin>
HAL_SPI_Transmit(&hspi3, txData, 3, HAL_MAX_DELAY);
 80005c2:	f107 010c 	add.w	r1, r7, #12
 80005c6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ca:	2203      	movs	r2, #3
 80005cc:	4806      	ldr	r0, [pc, #24]	@ (80005e8 <MCP23S17_WriteRegister+0x4c>)
 80005ce:	f004 fd02 	bl	8004fd6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 80005d2:	2201      	movs	r2, #1
 80005d4:	2180      	movs	r1, #128	@ 0x80
 80005d6:	4803      	ldr	r0, [pc, #12]	@ (80005e4 <MCP23S17_WriteRegister+0x48>)
 80005d8:	f001 ff9a 	bl	8002510 <HAL_GPIO_WritePin>
}
 80005dc:	bf00      	nop
 80005de:	3710      	adds	r7, #16
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	48000400 	.word	0x48000400
 80005e8:	20000910 	.word	0x20000910

080005ec <MCP23S17_ReadRegister>:

// Read from a register (optional, for verification)
uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af02      	add	r7, sp, #8
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
uint8_t txData[3] = {MCP23S17_READ, reg, 0x00};
 80005f6:	2341      	movs	r3, #65	@ 0x41
 80005f8:	733b      	strb	r3, [r7, #12]
 80005fa:	79fb      	ldrb	r3, [r7, #7]
 80005fc:	737b      	strb	r3, [r7, #13]
 80005fe:	2300      	movs	r3, #0
 8000600:	73bb      	strb	r3, [r7, #14]
uint8_t rxData[3];

HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	2180      	movs	r1, #128	@ 0x80
 8000606:	480c      	ldr	r0, [pc, #48]	@ (8000638 <MCP23S17_ReadRegister+0x4c>)
 8000608:	f001 ff82 	bl	8002510 <HAL_GPIO_WritePin>
HAL_SPI_TransmitReceive(&hspi3, txData, rxData, 3, HAL_MAX_DELAY);
 800060c:	f107 0208 	add.w	r2, r7, #8
 8000610:	f107 010c 	add.w	r1, r7, #12
 8000614:	f04f 33ff 	mov.w	r3, #4294967295
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	2303      	movs	r3, #3
 800061c:	4807      	ldr	r0, [pc, #28]	@ (800063c <MCP23S17_ReadRegister+0x50>)
 800061e:	f004 fe50 	bl	80052c2 <HAL_SPI_TransmitReceive>
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 8000622:	2201      	movs	r2, #1
 8000624:	2180      	movs	r1, #128	@ 0x80
 8000626:	4804      	ldr	r0, [pc, #16]	@ (8000638 <MCP23S17_ReadRegister+0x4c>)
 8000628:	f001 ff72 	bl	8002510 <HAL_GPIO_WritePin>

return rxData[2];
 800062c:	7abb      	ldrb	r3, [r7, #10]
}
 800062e:	4618      	mov	r0, r3
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	48000400 	.word	0x48000400
 800063c:	20000910 	.word	0x20000910

08000640 <MCP23S17_SetPin>:

// Set all pins to high



void MCP23S17_SetPin( uint8_t pin, uint8_t state) {
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	460a      	mov	r2, r1
 800064a:	71fb      	strb	r3, [r7, #7]
 800064c:	4613      	mov	r3, r2
 800064e:	71bb      	strb	r3, [r7, #6]
    if (pin > 15) return;
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	2b0f      	cmp	r3, #15
 8000654:	d82b      	bhi.n	80006ae <MCP23S17_SetPin+0x6e>

    uint8_t reg = (pin < 8) ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	2b07      	cmp	r3, #7
 800065a:	d801      	bhi.n	8000660 <MCP23S17_SetPin+0x20>
 800065c:	2312      	movs	r3, #18
 800065e:	e000      	b.n	8000662 <MCP23S17_SetPin+0x22>
 8000660:	2313      	movs	r3, #19
 8000662:	73bb      	strb	r3, [r7, #14]
    uint8_t bit = (pin < 8) ? pin : (pin - 8);
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	2b07      	cmp	r3, #7
 8000668:	d903      	bls.n	8000672 <MCP23S17_SetPin+0x32>
 800066a:	79fb      	ldrb	r3, [r7, #7]
 800066c:	3b08      	subs	r3, #8
 800066e:	b2db      	uxtb	r3, r3
 8000670:	e000      	b.n	8000674 <MCP23S17_SetPin+0x34>
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	737b      	strb	r3, [r7, #13]

    uint8_t current = 0;
 8000676:	2300      	movs	r3, #0
 8000678:	73fb      	strb	r3, [r7, #15]
    // Lire l'état actuel
    current=MCP23S17_ReadRegister(reg);
 800067a:	7bbb      	ldrb	r3, [r7, #14]
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ffb5 	bl	80005ec <MCP23S17_ReadRegister>
 8000682:	4603      	mov	r3, r0
 8000684:	73fb      	strb	r3, [r7, #15]

    if (state)
 8000686:	79bb      	ldrb	r3, [r7, #6]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d007      	beq.n	800069c <MCP23S17_SetPin+0x5c>
        current = ~(1 << bit);
 800068c:	7b7b      	ldrb	r3, [r7, #13]
 800068e:	2201      	movs	r2, #1
 8000690:	fa02 f303 	lsl.w	r3, r2, r3
 8000694:	b2db      	uxtb	r3, r3
 8000696:	43db      	mvns	r3, r3
 8000698:	73fb      	strb	r3, [r7, #15]
 800069a:	e001      	b.n	80006a0 <MCP23S17_SetPin+0x60>
    else
        current = 0xFF;
 800069c:	23ff      	movs	r3, #255	@ 0xff
 800069e:	73fb      	strb	r3, [r7, #15]

    MCP23S17_WriteRegister(reg, current);
 80006a0:	7bfa      	ldrb	r2, [r7, #15]
 80006a2:	7bbb      	ldrb	r3, [r7, #14]
 80006a4:	4611      	mov	r1, r2
 80006a6:	4618      	mov	r0, r3
 80006a8:	f7ff ff78 	bl	800059c <MCP23S17_WriteRegister>
 80006ac:	e000      	b.n	80006b0 <MCP23S17_SetPin+0x70>
    if (pin > 15) return;
 80006ae:	bf00      	nop
}
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <MCP23S17_Init>:

void MCP23S17_Init(void) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
// Set CS high initially
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 80006be:	2201      	movs	r2, #1
 80006c0:	2180      	movs	r1, #128	@ 0x80
 80006c2:	481a      	ldr	r0, [pc, #104]	@ (800072c <MCP23S17_Init+0x74>)
 80006c4:	f001 ff24 	bl	8002510 <HAL_GPIO_WritePin>

// Obligatoire
HAL_GPIO_WritePin(MCP_RESET_GPIO_PORT, MCP_RESET_PIN, GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	2101      	movs	r1, #1
 80006cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d0:	f001 ff1e 	bl	8002510 <HAL_GPIO_WritePin>
HAL_Delay(1);
 80006d4:	2001      	movs	r0, #1
 80006d6:	f001 fa85 	bl	8001be4 <HAL_Delay>
HAL_GPIO_WritePin(MCP_RESET_GPIO_PORT, MCP_RESET_PIN, GPIO_PIN_SET);
 80006da:	2201      	movs	r2, #1
 80006dc:	2101      	movs	r1, #1
 80006de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e2:	f001 ff15 	bl	8002510 <HAL_GPIO_WritePin>
HAL_Delay(1);
 80006e6:	2001      	movs	r0, #1
 80006e8:	f001 fa7c 	bl	8001be4 <HAL_Delay>

// Configure IOCON: Sequential operation disabled, etc. (default is fine, but set explicitly)
MCP23S17_WriteRegister(MCP23S17_IOCONA, 0x20); // BANK=0, SEQOP=0, etc.
 80006ec:	2120      	movs	r1, #32
 80006ee:	200a      	movs	r0, #10
 80006f0:	f7ff ff54 	bl	800059c <MCP23S17_WriteRegister>

// Set all pins as outputs
MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00); // All GPIOA outputs
 80006f4:	2100      	movs	r1, #0
 80006f6:	2000      	movs	r0, #0
 80006f8:	f7ff ff50 	bl	800059c <MCP23S17_WriteRegister>
MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00); // All GPIOB outputs
 80006fc:	2100      	movs	r1, #0
 80006fe:	2001      	movs	r0, #1
 8000700:	f7ff ff4c 	bl	800059c <MCP23S17_WriteRegister>

for(int i=0; i<16;i++){
 8000704:	2300      	movs	r3, #0
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	e008      	b.n	800071c <MCP23S17_Init+0x64>
	MCP23S17_SetPin(i, 0);
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	b2db      	uxtb	r3, r3
 800070e:	2100      	movs	r1, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff ff95 	bl	8000640 <MCP23S17_SetPin>
for(int i=0; i<16;i++){
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	3301      	adds	r3, #1
 800071a:	607b      	str	r3, [r7, #4]
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	2b0f      	cmp	r3, #15
 8000720:	ddf3      	ble.n	800070a <MCP23S17_Init+0x52>

}
}
 8000722:	bf00      	nop
 8000724:	bf00      	nop
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	48000400 	.word	0x48000400

08000730 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000736:	4b10      	ldr	r3, [pc, #64]	@ (8000778 <MX_DMA_Init+0x48>)
 8000738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800073a:	4a0f      	ldr	r2, [pc, #60]	@ (8000778 <MX_DMA_Init+0x48>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6493      	str	r3, [r2, #72]	@ 0x48
 8000742:	4b0d      	ldr	r3, [pc, #52]	@ (8000778 <MX_DMA_Init+0x48>)
 8000744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800074e:	2200      	movs	r2, #0
 8000750:	2105      	movs	r1, #5
 8000752:	2010      	movs	r0, #16
 8000754:	f001 fb22 	bl	8001d9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000758:	2010      	movs	r0, #16
 800075a:	f001 fb3b 	bl	8001dd4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800075e:	2200      	movs	r2, #0
 8000760:	2105      	movs	r1, #5
 8000762:	2011      	movs	r0, #17
 8000764:	f001 fb1a 	bl	8001d9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000768:	2011      	movs	r0, #17
 800076a:	f001 fb33 	bl	8001dd4 <HAL_NVIC_EnableIRQ>

}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	40021000 	.word	0x40021000

0800077c <fonction>:
osThreadId ShellTaskHandle;

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b086      	sub	sp, #24
 8000780:	af00      	add	r7, sp, #0
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	60b9      	str	r1, [r7, #8]
 8000786:	607a      	str	r2, [r7, #4]
	int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800078e:	4a0a      	ldr	r2, [pc, #40]	@ (80007b8 <fonction+0x3c>)
 8000790:	2128      	movs	r1, #40	@ 0x28
 8000792:	4618      	mov	r0, r3
 8000794:	f009 f8e4 	bl	8009960 <sniprintf>
 8000798:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80007a0:	68fa      	ldr	r2, [r7, #12]
 80007a2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80007a6:	6979      	ldr	r1, [r7, #20]
 80007a8:	b289      	uxth	r1, r1
 80007aa:	4610      	mov	r0, r2
 80007ac:	4798      	blx	r3

	return 0;
 80007ae:	2300      	movs	r3, #0
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3718      	adds	r7, #24
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	0800aac0 	.word	0x0800aac0

080007bc <fonction_led>:


int fonction_led(h_shell_t * h_shell, int argc, char ** argv)
{
 80007bc:	b590      	push	{r4, r7, lr}
 80007be:	b08d      	sub	sp, #52	@ 0x34
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
	if(argc==2){
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	2b02      	cmp	r3, #2
 80007cc:	d128      	bne.n	8000820 <fonction_led+0x64>
		int lednum=atoi(argv[0]);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4618      	mov	r0, r3
 80007d4:	f008 ff68 	bl	80096a8 <atoi>
 80007d8:	61f8      	str	r0, [r7, #28]
		int ledstate=atoi(argv[1]);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	3304      	adds	r3, #4
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f008 ff61 	bl	80096a8 <atoi>
 80007e6:	61b8      	str	r0, [r7, #24]
		MCP23S17_SetPin(lednum,ledstate );
 80007e8:	69fb      	ldr	r3, [r7, #28]
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	69ba      	ldr	r2, [r7, #24]
 80007ee:	b2d2      	uxtb	r2, r2
 80007f0:	4611      	mov	r1, r2
 80007f2:	4618      	mov	r0, r3
 80007f4:	f7ff ff24 	bl	8000640 <MCP23S17_SetPin>
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED n°%d\r\n",lednum);
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	4a31      	ldr	r2, [pc, #196]	@ (80008c8 <fonction_led+0x10c>)
 8000802:	2128      	movs	r1, #40	@ 0x28
 8000804:	f009 f8ac 	bl	8009960 <sniprintf>
 8000808:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000810:	68fa      	ldr	r2, [r7, #12]
 8000812:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000816:	6979      	ldr	r1, [r7, #20]
 8000818:	b289      	uxth	r1, r1
 800081a:	4610      	mov	r0, r2
 800081c:	4798      	blx	r3
 800081e:	e04e      	b.n	80008be <fonction_led+0x102>
	}
	else if(argc==3){
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	2b03      	cmp	r3, #3
 8000824:	d136      	bne.n	8000894 <fonction_led+0xd8>
		int lednum=atoi(argv[0])*10+atoi(argv[1]);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4618      	mov	r0, r3
 800082c:	f008 ff3c 	bl	80096a8 <atoi>
 8000830:	4602      	mov	r2, r0
 8000832:	4613      	mov	r3, r2
 8000834:	009b      	lsls	r3, r3, #2
 8000836:	4413      	add	r3, r2
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	461c      	mov	r4, r3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3304      	adds	r3, #4
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	4618      	mov	r0, r3
 8000844:	f008 ff30 	bl	80096a8 <atoi>
 8000848:	4603      	mov	r3, r0
 800084a:	4423      	add	r3, r4
 800084c:	62bb      	str	r3, [r7, #40]	@ 0x28
		int ledstate=atoi(argv[2]);
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	3308      	adds	r3, #8
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4618      	mov	r0, r3
 8000856:	f008 ff27 	bl	80096a8 <atoi>
 800085a:	6278      	str	r0, [r7, #36]	@ 0x24
		MCP23S17_SetPin(lednum,ledstate );
 800085c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800085e:	b2db      	uxtb	r3, r3
 8000860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000862:	b2d2      	uxtb	r2, r2
 8000864:	4611      	mov	r1, r2
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff feea 	bl	8000640 <MCP23S17_SetPin>
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED n°%d\r\n",lednum);
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000874:	4a14      	ldr	r2, [pc, #80]	@ (80008c8 <fonction_led+0x10c>)
 8000876:	2128      	movs	r1, #40	@ 0x28
 8000878:	f009 f872 	bl	8009960 <sniprintf>
 800087c:	6238      	str	r0, [r7, #32]
			h_shell->drv.transmit(h_shell->print_buffer, size);
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000884:	68fa      	ldr	r2, [r7, #12]
 8000886:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800088a:	6a39      	ldr	r1, [r7, #32]
 800088c:	b289      	uxth	r1, r1
 800088e:	4610      	mov	r0, r2
 8000890:	4798      	blx	r3
 8000892:	e014      	b.n	80008be <fonction_led+0x102>

	}
	else{
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "mauvais arg\r\n");
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800089a:	4a0c      	ldr	r2, [pc, #48]	@ (80008cc <fonction_led+0x110>)
 800089c:	2128      	movs	r1, #40	@ 0x28
 800089e:	4618      	mov	r0, r3
 80008a0:	f009 f85e 	bl	8009960 <sniprintf>
 80008a4:	62f8      	str	r0, [r7, #44]	@ 0x2c
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80008ac:	68fa      	ldr	r2, [r7, #12]
 80008ae:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80008b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80008b4:	b289      	uxth	r1, r1
 80008b6:	4610      	mov	r0, r2
 80008b8:	4798      	blx	r3
		return 0;
 80008ba:	2300      	movs	r3, #0
 80008bc:	e000      	b.n	80008c0 <fonction_led+0x104>
	}



	return 1;
 80008be:	2301      	movs	r3, #1
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3734      	adds	r7, #52	@ 0x34
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd90      	pop	{r4, r7, pc}
 80008c8:	0800aae0 	.word	0x0800aae0
 80008cc:	0800aaec 	.word	0x0800aaec

080008d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80008d0:	b480      	push	{r7}
 80008d2:	b085      	sub	sp, #20
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	4a07      	ldr	r2, [pc, #28]	@ (80008fc <vApplicationGetIdleTaskMemory+0x2c>)
 80008e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	4a06      	ldr	r2, [pc, #24]	@ (8000900 <vApplicationGetIdleTaskMemory+0x30>)
 80008e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	2280      	movs	r2, #128	@ 0x80
 80008ec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80008ee:	bf00      	nop
 80008f0:	3714      	adds	r7, #20
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	20000098 	.word	0x20000098
 8000900:	20000138 	.word	0x20000138

08000904 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000904:	b5b0      	push	{r4, r5, r7, lr}
 8000906:	b096      	sub	sp, #88	@ 0x58
 8000908:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	uartRxQueue = xQueueCreate(128, sizeof(uint8_t));
 800090a:	2200      	movs	r2, #0
 800090c:	2101      	movs	r1, #1
 800090e:	2080      	movs	r0, #128	@ 0x80
 8000910:	f007 f8a8 	bl	8007a64 <xQueueGenericCreate>
 8000914:	4603      	mov	r3, r0
 8000916:	4a1e      	ldr	r2, [pc, #120]	@ (8000990 <MX_FREERTOS_Init+0x8c>)
 8000918:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 800091a:	4b1e      	ldr	r3, [pc, #120]	@ (8000994 <MX_FREERTOS_Init+0x90>)
 800091c:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000920:	461d      	mov	r5, r3
 8000922:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000924:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000926:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800092a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800092e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000932:	2100      	movs	r1, #0
 8000934:	4618      	mov	r0, r3
 8000936:	f006 ff16 	bl	8007766 <osThreadCreate>
 800093a:	4603      	mov	r3, r0
 800093c:	4a16      	ldr	r2, [pc, #88]	@ (8000998 <MX_FREERTOS_Init+0x94>)
 800093e:	6013      	str	r3, [r2, #0]

  /* definition and creation of SecondTask */
  osThreadDef(SecondTask, StartTask02, osPriorityNormal, 0, 256);
 8000940:	4b16      	ldr	r3, [pc, #88]	@ (800099c <MX_FREERTOS_Init+0x98>)
 8000942:	f107 0420 	add.w	r4, r7, #32
 8000946:	461d      	mov	r5, r3
 8000948:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800094a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800094c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000950:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SecondTaskHandle = osThreadCreate(osThread(SecondTask), NULL);
 8000954:	f107 0320 	add.w	r3, r7, #32
 8000958:	2100      	movs	r1, #0
 800095a:	4618      	mov	r0, r3
 800095c:	f006 ff03 	bl	8007766 <osThreadCreate>
 8000960:	4603      	mov	r3, r0
 8000962:	4a0f      	ldr	r2, [pc, #60]	@ (80009a0 <MX_FREERTOS_Init+0x9c>)
 8000964:	6013      	str	r3, [r2, #0]

  /* definition and creation of ShellTask */
  osThreadDef(ShellTask, Startshelltask, osPriorityNormal, 0, 256);
 8000966:	4b0f      	ldr	r3, [pc, #60]	@ (80009a4 <MX_FREERTOS_Init+0xa0>)
 8000968:	1d3c      	adds	r4, r7, #4
 800096a:	461d      	mov	r5, r3
 800096c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800096e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000970:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000974:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ShellTaskHandle = osThreadCreate(osThread(ShellTask), NULL);
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	2100      	movs	r1, #0
 800097c:	4618      	mov	r0, r3
 800097e:	f006 fef2 	bl	8007766 <osThreadCreate>
 8000982:	4603      	mov	r3, r0
 8000984:	4a08      	ldr	r2, [pc, #32]	@ (80009a8 <MX_FREERTOS_Init+0xa4>)
 8000986:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000988:	bf00      	nop
 800098a:	3758      	adds	r7, #88	@ 0x58
 800098c:	46bd      	mov	sp, r7
 800098e:	bdb0      	pop	{r4, r5, r7, pc}
 8000990:	20000088 	.word	0x20000088
 8000994:	0800ab08 	.word	0x0800ab08
 8000998:	2000008c 	.word	0x2000008c
 800099c:	0800ab30 	.word	0x0800ab30
 80009a0:	20000090 	.word	0x20000090
 80009a4:	0800ab58 	.word	0x0800ab58
 80009a8:	20000094 	.word	0x20000094

080009ac <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80009b4:	2120      	movs	r1, #32
 80009b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009ba:	f001 fdc1 	bl	8002540 <HAL_GPIO_TogglePin>
    osDelay(100);
 80009be:	2064      	movs	r0, #100	@ 0x64
 80009c0:	f006 ff1d 	bl	80077fe <osDelay>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80009c4:	bf00      	nop
 80009c6:	e7f5      	b.n	80009b4 <StartDefaultTask+0x8>

080009c8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


    osDelay(100);
 80009d0:	2064      	movs	r0, #100	@ 0x64
 80009d2:	f006 ff14 	bl	80077fe <osDelay>
 80009d6:	e7fb      	b.n	80009d0 <StartTask02+0x8>

080009d8 <Startshelltask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Startshelltask */
void Startshelltask(void const * argument)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startshelltask */


	  shell_init(&shellstruct);
 80009e0:	480b      	ldr	r0, [pc, #44]	@ (8000a10 <Startshelltask+0x38>)
 80009e2:	f000 fbef 	bl	80011c4 <shell_init>
	  shell_add(&shellstruct, 'f', fonction, "Une fonction inutile");
 80009e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <Startshelltask+0x3c>)
 80009e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000a18 <Startshelltask+0x40>)
 80009ea:	2166      	movs	r1, #102	@ 0x66
 80009ec:	4808      	ldr	r0, [pc, #32]	@ (8000a10 <Startshelltask+0x38>)
 80009ee:	f000 fc4d 	bl	800128c <shell_add>
	  shell_add(&shellstruct, 'l', fonction_led, "control des led");
 80009f2:	4b0a      	ldr	r3, [pc, #40]	@ (8000a1c <Startshelltask+0x44>)
 80009f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000a20 <Startshelltask+0x48>)
 80009f6:	216c      	movs	r1, #108	@ 0x6c
 80009f8:	4805      	ldr	r0, [pc, #20]	@ (8000a10 <Startshelltask+0x38>)
 80009fa:	f000 fc47 	bl	800128c <shell_add>
  /* Infinite loop */
  for(;;)
  {

	shell_run(&shellstruct);
 80009fe:	4804      	ldr	r0, [pc, #16]	@ (8000a10 <Startshelltask+0x38>)
 8000a00:	f000 fcf0 	bl	80013e4 <shell_run>
    osDelay(100);
 8000a04:	2064      	movs	r0, #100	@ 0x64
 8000a06:	f006 fefa 	bl	80077fe <osDelay>
	shell_run(&shellstruct);
 8000a0a:	bf00      	nop
 8000a0c:	e7f7      	b.n	80009fe <Startshelltask+0x26>
 8000a0e:	bf00      	nop
 8000a10:	2000038c 	.word	0x2000038c
 8000a14:	0800ab74 	.word	0x0800ab74
 8000a18:	0800077d 	.word	0x0800077d
 8000a1c:	0800ab8c 	.word	0x0800ab8c
 8000a20:	080007bd 	.word	0x080007bd

08000a24 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08a      	sub	sp, #40	@ 0x28
 8000a28:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2a:	f107 0314 	add.w	r3, r7, #20
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
 8000a34:	609a      	str	r2, [r3, #8]
 8000a36:	60da      	str	r2, [r3, #12]
 8000a38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3a:	4b35      	ldr	r3, [pc, #212]	@ (8000b10 <MX_GPIO_Init+0xec>)
 8000a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3e:	4a34      	ldr	r2, [pc, #208]	@ (8000b10 <MX_GPIO_Init+0xec>)
 8000a40:	f043 0304 	orr.w	r3, r3, #4
 8000a44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a46:	4b32      	ldr	r3, [pc, #200]	@ (8000b10 <MX_GPIO_Init+0xec>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4a:	f003 0304 	and.w	r3, r3, #4
 8000a4e:	613b      	str	r3, [r7, #16]
 8000a50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a52:	4b2f      	ldr	r3, [pc, #188]	@ (8000b10 <MX_GPIO_Init+0xec>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	4a2e      	ldr	r2, [pc, #184]	@ (8000b10 <MX_GPIO_Init+0xec>)
 8000a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5e:	4b2c      	ldr	r3, [pc, #176]	@ (8000b10 <MX_GPIO_Init+0xec>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	4b29      	ldr	r3, [pc, #164]	@ (8000b10 <MX_GPIO_Init+0xec>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	4a28      	ldr	r2, [pc, #160]	@ (8000b10 <MX_GPIO_Init+0xec>)
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a76:	4b26      	ldr	r3, [pc, #152]	@ (8000b10 <MX_GPIO_Init+0xec>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a82:	4b23      	ldr	r3, [pc, #140]	@ (8000b10 <MX_GPIO_Init+0xec>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a86:	4a22      	ldr	r2, [pc, #136]	@ (8000b10 <MX_GPIO_Init+0xec>)
 8000a88:	f043 0302 	orr.w	r3, r3, #2
 8000a8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8e:	4b20      	ldr	r3, [pc, #128]	@ (8000b10 <MX_GPIO_Init+0xec>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a92:	f003 0302 	and.w	r3, r3, #2
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2121      	movs	r1, #33	@ 0x21
 8000a9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa2:	f001 fd35 	bl	8002510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_CS_GPIO_Port, VU_CS_Pin, GPIO_PIN_RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2180      	movs	r1, #128	@ 0x80
 8000aaa:	481a      	ldr	r0, [pc, #104]	@ (8000b14 <MX_GPIO_Init+0xf0>)
 8000aac:	f001 fd30 	bl	8002510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ab0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ab4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ab6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000aba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ac0:	f107 0314 	add.w	r3, r7, #20
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4814      	ldr	r0, [pc, #80]	@ (8000b18 <MX_GPIO_Init+0xf4>)
 8000ac8:	f001 fb78 	bl	80021bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 8000acc:	2321      	movs	r3, #33	@ 0x21
 8000ace:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ae6:	f001 fb69 	bl	80021bc <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_CS_Pin */
  GPIO_InitStruct.Pin = VU_CS_Pin;
 8000aea:	2380      	movs	r3, #128	@ 0x80
 8000aec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aee:	2301      	movs	r3, #1
 8000af0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af6:	2300      	movs	r3, #0
 8000af8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_CS_GPIO_Port, &GPIO_InitStruct);
 8000afa:	f107 0314 	add.w	r3, r7, #20
 8000afe:	4619      	mov	r1, r3
 8000b00:	4804      	ldr	r0, [pc, #16]	@ (8000b14 <MX_GPIO_Init+0xf0>)
 8000b02:	f001 fb5b 	bl	80021bc <HAL_GPIO_Init>

}
 8000b06:	bf00      	nop
 8000b08:	3728      	adds	r7, #40	@ 0x28
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	40021000 	.word	0x40021000
 8000b14:	48000400 	.word	0x48000400
 8000b18:	48000800 	.word	0x48000800

08000b1c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000b20:	4b1b      	ldr	r3, [pc, #108]	@ (8000b90 <MX_I2C2_Init+0x74>)
 8000b22:	4a1c      	ldr	r2, [pc, #112]	@ (8000b94 <MX_I2C2_Init+0x78>)
 8000b24:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000b26:	4b1a      	ldr	r3, [pc, #104]	@ (8000b90 <MX_I2C2_Init+0x74>)
 8000b28:	4a1b      	ldr	r2, [pc, #108]	@ (8000b98 <MX_I2C2_Init+0x7c>)
 8000b2a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000b2c:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <MX_I2C2_Init+0x74>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b32:	4b17      	ldr	r3, [pc, #92]	@ (8000b90 <MX_I2C2_Init+0x74>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b38:	4b15      	ldr	r3, [pc, #84]	@ (8000b90 <MX_I2C2_Init+0x74>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000b3e:	4b14      	ldr	r3, [pc, #80]	@ (8000b90 <MX_I2C2_Init+0x74>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b44:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <MX_I2C2_Init+0x74>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b4a:	4b11      	ldr	r3, [pc, #68]	@ (8000b90 <MX_I2C2_Init+0x74>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b50:	4b0f      	ldr	r3, [pc, #60]	@ (8000b90 <MX_I2C2_Init+0x74>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b56:	480e      	ldr	r0, [pc, #56]	@ (8000b90 <MX_I2C2_Init+0x74>)
 8000b58:	f001 fd0c 	bl	8002574 <HAL_I2C_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000b62:	f000 f949 	bl	8000df8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b66:	2100      	movs	r1, #0
 8000b68:	4809      	ldr	r0, [pc, #36]	@ (8000b90 <MX_I2C2_Init+0x74>)
 8000b6a:	f001 fd9e 	bl	80026aa <HAL_I2CEx_ConfigAnalogFilter>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000b74:	f000 f940 	bl	8000df8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b78:	2100      	movs	r1, #0
 8000b7a:	4805      	ldr	r0, [pc, #20]	@ (8000b90 <MX_I2C2_Init+0x74>)
 8000b7c:	f001 fde0 	bl	8002740 <HAL_I2CEx_ConfigDigitalFilter>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000b86:	f000 f937 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000338 	.word	0x20000338
 8000b94:	40005800 	.word	0x40005800
 8000b98:	10d19ce4 	.word	0x10d19ce4

08000b9c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b0ac      	sub	sp, #176	@ 0xb0
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
 8000bb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bb4:	f107 0314 	add.w	r3, r7, #20
 8000bb8:	2288      	movs	r2, #136	@ 0x88
 8000bba:	2100      	movs	r1, #0
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f008 ff48 	bl	8009a52 <memset>
  if(i2cHandle->Instance==I2C2)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a21      	ldr	r2, [pc, #132]	@ (8000c4c <HAL_I2C_MspInit+0xb0>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d13b      	bne.n	8000c44 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000bcc:	2380      	movs	r3, #128	@ 0x80
 8000bce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bd4:	f107 0314 	add.w	r3, r7, #20
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f002 fc93 	bl	8003504 <HAL_RCCEx_PeriphCLKConfig>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000be4:	f000 f908 	bl	8000df8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be8:	4b19      	ldr	r3, [pc, #100]	@ (8000c50 <HAL_I2C_MspInit+0xb4>)
 8000bea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bec:	4a18      	ldr	r2, [pc, #96]	@ (8000c50 <HAL_I2C_MspInit+0xb4>)
 8000bee:	f043 0302 	orr.w	r3, r3, #2
 8000bf2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bf4:	4b16      	ldr	r3, [pc, #88]	@ (8000c50 <HAL_I2C_MspInit+0xb4>)
 8000bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf8:	f003 0302 	and.w	r3, r3, #2
 8000bfc:	613b      	str	r3, [r7, #16]
 8000bfe:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c00:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000c04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c08:	2312      	movs	r3, #18
 8000c0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c14:	2303      	movs	r3, #3
 8000c16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000c1a:	2304      	movs	r3, #4
 8000c1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c20:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c24:	4619      	mov	r1, r3
 8000c26:	480b      	ldr	r0, [pc, #44]	@ (8000c54 <HAL_I2C_MspInit+0xb8>)
 8000c28:	f001 fac8 	bl	80021bc <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000c2c:	4b08      	ldr	r3, [pc, #32]	@ (8000c50 <HAL_I2C_MspInit+0xb4>)
 8000c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c30:	4a07      	ldr	r2, [pc, #28]	@ (8000c50 <HAL_I2C_MspInit+0xb4>)
 8000c32:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c36:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c38:	4b05      	ldr	r3, [pc, #20]	@ (8000c50 <HAL_I2C_MspInit+0xb4>)
 8000c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000c44:	bf00      	nop
 8000c46:	37b0      	adds	r7, #176	@ 0xb0
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40005800 	.word	0x40005800
 8000c50:	40021000 	.word	0x40021000
 8000c54:	48000400 	.word	0x48000400

08000c58 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000c60:	1d39      	adds	r1, r7, #4
 8000c62:	f04f 33ff 	mov.w	r3, #4294967295
 8000c66:	2201      	movs	r2, #1
 8000c68:	4803      	ldr	r0, [pc, #12]	@ (8000c78 <__io_putchar+0x20>)
 8000c6a:	f005 f9c1 	bl	8005ff0 <HAL_UART_Transmit>

	return ch;
 8000c6e:	687b      	ldr	r3, [r7, #4]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	200009c4 	.word	0x200009c4

08000c7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c80:	f000 ff70 	bl	8001b64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c84:	f000 f82a 	bl	8000cdc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000c88:	f000 f879 	bl	8000d7e <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c8c:	f7ff feca 	bl	8000a24 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c90:	f7ff fd4e 	bl	8000730 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000c94:	f000 fe94 	bl	80019c0 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8000c98:	f7ff ff40 	bl	8000b1c <MX_I2C2_Init>
  MX_SAI2_Init();
 8000c9c:	f000 f8b2 	bl	8000e04 <MX_SAI2_Init>
  MX_SPI3_Init();
 8000ca0:	f000 fc5e 	bl	8001560 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  __HAL_SAI_ENABLE(&hsai_BlockA2);
 8000ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd4 <main+0x58>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd4 <main+0x58>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000cb2:	601a      	str	r2, [r3, #0]





  printf("test123test\n\r");
 8000cb4:	4808      	ldr	r0, [pc, #32]	@ (8000cd8 <main+0x5c>)
 8000cb6:	f008 fe41 	bl	800993c <iprintf>

  MCP23S17_Init();
 8000cba:	f7ff fcfd 	bl	80006b8 <MCP23S17_Init>

  MCP23S17_SetPin( 3, 1);
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	2003      	movs	r0, #3
 8000cc2:	f7ff fcbd 	bl	8000640 <MCP23S17_SetPin>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000cc6:	f7ff fe1d 	bl	8000904 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000cca:	f006 fd45 	bl	8007758 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cce:	bf00      	nop
 8000cd0:	e7fd      	b.n	8000cce <main+0x52>
 8000cd2:	bf00      	nop
 8000cd4:	20000774 	.word	0x20000774
 8000cd8:	0800ab9c 	.word	0x0800ab9c

08000cdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b096      	sub	sp, #88	@ 0x58
 8000ce0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ce2:	f107 0314 	add.w	r3, r7, #20
 8000ce6:	2244      	movs	r2, #68	@ 0x44
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4618      	mov	r0, r3
 8000cec:	f008 feb1 	bl	8009a52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cf0:	463b      	mov	r3, r7
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]
 8000cfc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000cfe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d02:	f001 fd77 	bl	80027f4 <HAL_PWREx_ControlVoltageScaling>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000d0c:	f000 f874 	bl	8000df8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d10:	2302      	movs	r3, #2
 8000d12:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d18:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d1a:	2310      	movs	r3, #16
 8000d1c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d22:	2302      	movs	r3, #2
 8000d24:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000d26:	2301      	movs	r3, #1
 8000d28:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000d2a:	230a      	movs	r3, #10
 8000d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000d2e:	2307      	movs	r3, #7
 8000d30:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d32:	2302      	movs	r3, #2
 8000d34:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d36:	2302      	movs	r3, #2
 8000d38:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d3a:	f107 0314 	add.w	r3, r7, #20
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f001 fdae 	bl	80028a0 <HAL_RCC_OscConfig>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000d4a:	f000 f855 	bl	8000df8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d4e:	230f      	movs	r3, #15
 8000d50:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d52:	2303      	movs	r3, #3
 8000d54:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d56:	2300      	movs	r3, #0
 8000d58:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d62:	463b      	mov	r3, r7
 8000d64:	2104      	movs	r1, #4
 8000d66:	4618      	mov	r0, r3
 8000d68:	f002 f976 	bl	8003058 <HAL_RCC_ClockConfig>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000d72:	f000 f841 	bl	8000df8 <Error_Handler>
  }
}
 8000d76:	bf00      	nop
 8000d78:	3758      	adds	r7, #88	@ 0x58
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b0a2      	sub	sp, #136	@ 0x88
 8000d82:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d84:	463b      	mov	r3, r7
 8000d86:	2288      	movs	r2, #136	@ 0x88
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f008 fe61 	bl	8009a52 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000d90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d94:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000d96:	2300      	movs	r3, #0
 8000d98:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 8000da2:	230d      	movs	r3, #13
 8000da4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8000da6:	2311      	movs	r3, #17
 8000da8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000daa:	2302      	movs	r3, #2
 8000dac:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000dae:	2302      	movs	r3, #2
 8000db0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000db2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000db6:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000db8:	463b      	mov	r3, r7
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f002 fba2 	bl	8003504 <HAL_RCCEx_PeriphCLKConfig>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 8000dc6:	f000 f817 	bl	8000df8 <Error_Handler>
  }
}
 8000dca:	bf00      	nop
 8000dcc:	3788      	adds	r7, #136	@ 0x88
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
	...

08000dd4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a04      	ldr	r2, [pc, #16]	@ (8000df4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d101      	bne.n	8000dea <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000de6:	f000 fedd 	bl	8001ba4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000dea:	bf00      	nop
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40012c00 	.word	0x40012c00

08000df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dfc:	b672      	cpsid	i
}
 8000dfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <Error_Handler+0x8>

08000e04 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000e08:	4b4e      	ldr	r3, [pc, #312]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e0a:	4a4f      	ldr	r2, [pc, #316]	@ (8000f48 <MX_SAI2_Init+0x144>)
 8000e0c:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 8000e0e:	4b4d      	ldr	r3, [pc, #308]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000e14:	4b4b      	ldr	r3, [pc, #300]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_16;
 8000e1a:	4b4a      	ldr	r3, [pc, #296]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e1c:	2280      	movs	r2, #128	@ 0x80
 8000e1e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000e20:	4b48      	ldr	r3, [pc, #288]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000e26:	4b47      	ldr	r3, [pc, #284]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000e2c:	4b45      	ldr	r3, [pc, #276]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e32:	4b44      	ldr	r3, [pc, #272]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000e38:	4b42      	ldr	r3, [pc, #264]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000e3e:	4b41      	ldr	r3, [pc, #260]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000e44:	4b3f      	ldr	r3, [pc, #252]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e46:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000e4a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000e4c:	4b3d      	ldr	r3, [pc, #244]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000e52:	4b3c      	ldr	r3, [pc, #240]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000e58:	4b3a      	ldr	r3, [pc, #232]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e5e:	4b39      	ldr	r3, [pc, #228]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 16;
 8000e64:	4b37      	ldr	r3, [pc, #220]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e66:	2210      	movs	r2, #16
 8000e68:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8000e6a:	4b36      	ldr	r3, [pc, #216]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000e70:	4b34      	ldr	r3, [pc, #208]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000e76:	4b33      	ldr	r3, [pc, #204]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000e7c:	4b31      	ldr	r3, [pc, #196]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8000e82:	4b30      	ldr	r3, [pc, #192]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000e88:	4b2e      	ldr	r3, [pc, #184]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8000e8e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e90:	2201      	movs	r2, #1
 8000e92:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 8000e94:	4b2b      	ldr	r3, [pc, #172]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8000e9a:	482a      	ldr	r0, [pc, #168]	@ (8000f44 <MX_SAI2_Init+0x140>)
 8000e9c:	f003 fe4c 	bl	8004b38 <HAL_SAI_Init>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_SAI2_Init+0xa6>
  {
    Error_Handler();
 8000ea6:	f7ff ffa7 	bl	8000df8 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000eaa:	4b28      	ldr	r3, [pc, #160]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000eac:	4a28      	ldr	r2, [pc, #160]	@ (8000f50 <MX_SAI2_Init+0x14c>)
 8000eae:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 8000eb0:	4b26      	ldr	r3, [pc, #152]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000eb6:	4b25      	ldr	r3, [pc, #148]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000eb8:	2203      	movs	r2, #3
 8000eba:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_16;
 8000ebc:	4b23      	ldr	r3, [pc, #140]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000ebe:	2280      	movs	r2, #128	@ 0x80
 8000ec0:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000ec2:	4b22      	ldr	r3, [pc, #136]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000ec8:	4b20      	ldr	r3, [pc, #128]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000ece:	4b1f      	ldr	r3, [pc, #124]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000eda:	4b1c      	ldr	r3, [pc, #112]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000ee0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000ee6:	4b19      	ldr	r3, [pc, #100]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000eec:	4b17      	ldr	r3, [pc, #92]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000ef2:	4b16      	ldr	r3, [pc, #88]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.FrameInit.FrameLength = 16;
 8000ef8:	4b14      	ldr	r3, [pc, #80]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000efa:	2210      	movs	r2, #16
 8000efc:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8000efe:	4b13      	ldr	r3, [pc, #76]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000f00:	2201      	movs	r2, #1
 8000f02:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000f04:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000f0a:	4b10      	ldr	r3, [pc, #64]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000f10:	4b0e      	ldr	r3, [pc, #56]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8000f16:	4b0d      	ldr	r3, [pc, #52]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 8000f22:	4b0a      	ldr	r3, [pc, #40]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8000f28:	4b08      	ldr	r3, [pc, #32]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8000f2e:	4807      	ldr	r0, [pc, #28]	@ (8000f4c <MX_SAI2_Init+0x148>)
 8000f30:	f003 fe02 	bl	8004b38 <HAL_SAI_Init>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_SAI2_Init+0x13a>
  {
    Error_Handler();
 8000f3a:	f7ff ff5d 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000f3e:	bf00      	nop
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000774 	.word	0x20000774
 8000f48:	40015804 	.word	0x40015804
 8000f4c:	200007f8 	.word	0x200007f8
 8000f50:	40015824 	.word	0x40015824

08000f54 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b08a      	sub	sp, #40	@ 0x28
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a5c      	ldr	r2, [pc, #368]	@ (80010d4 <HAL_SAI_MspInit+0x180>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d156      	bne.n	8001014 <HAL_SAI_MspInit+0xc0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000f66:	4b5c      	ldr	r3, [pc, #368]	@ (80010d8 <HAL_SAI_MspInit+0x184>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d10b      	bne.n	8000f86 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000f6e:	4b5b      	ldr	r3, [pc, #364]	@ (80010dc <HAL_SAI_MspInit+0x188>)
 8000f70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f72:	4a5a      	ldr	r2, [pc, #360]	@ (80010dc <HAL_SAI_MspInit+0x188>)
 8000f74:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f78:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f7a:	4b58      	ldr	r3, [pc, #352]	@ (80010dc <HAL_SAI_MspInit+0x188>)
 8000f7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8000f86:	4b54      	ldr	r3, [pc, #336]	@ (80010d8 <HAL_SAI_MspInit+0x184>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	4a52      	ldr	r2, [pc, #328]	@ (80010d8 <HAL_SAI_MspInit+0x184>)
 8000f8e:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000f90:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000f94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f96:	2302      	movs	r3, #2
 8000f98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000fa2:	230d      	movs	r3, #13
 8000fa4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa6:	f107 0314 	add.w	r3, r7, #20
 8000faa:	4619      	mov	r1, r3
 8000fac:	484c      	ldr	r0, [pc, #304]	@ (80010e0 <HAL_SAI_MspInit+0x18c>)
 8000fae:	f001 f905 	bl	80021bc <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8000fb2:	4b4c      	ldr	r3, [pc, #304]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8000fb4:	4a4c      	ldr	r2, [pc, #304]	@ (80010e8 <HAL_SAI_MspInit+0x194>)
 8000fb6:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8000fb8:	4b4a      	ldr	r3, [pc, #296]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fbe:	4b49      	ldr	r3, [pc, #292]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8000fc0:	2210      	movs	r2, #16
 8000fc2:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fc4:	4b47      	ldr	r3, [pc, #284]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8000fca:	4b46      	ldr	r3, [pc, #280]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8000fcc:	2280      	movs	r2, #128	@ 0x80
 8000fce:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fd0:	4b44      	ldr	r3, [pc, #272]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8000fd2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fd6:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fd8:	4b42      	ldr	r3, [pc, #264]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8000fda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fde:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8000fe0:	4b40      	ldr	r3, [pc, #256]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8000fe2:	2220      	movs	r2, #32
 8000fe4:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8000fe6:	4b3f      	ldr	r3, [pc, #252]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8000fec:	483d      	ldr	r0, [pc, #244]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8000fee:	f000 feff 	bl	8001df0 <HAL_DMA_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <HAL_SAI_MspInit+0xa8>
    {
      Error_Handler();
 8000ff8:	f7ff fefe 	bl	8000df8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4a39      	ldr	r2, [pc, #228]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8001000:	671a      	str	r2, [r3, #112]	@ 0x70
 8001002:	4a38      	ldr	r2, [pc, #224]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4a36      	ldr	r2, [pc, #216]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 800100c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800100e:	4a35      	ldr	r2, [pc, #212]	@ (80010e4 <HAL_SAI_MspInit+0x190>)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a34      	ldr	r2, [pc, #208]	@ (80010ec <HAL_SAI_MspInit+0x198>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d156      	bne.n	80010cc <HAL_SAI_MspInit+0x178>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 800101e:	4b2e      	ldr	r3, [pc, #184]	@ (80010d8 <HAL_SAI_MspInit+0x184>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d10b      	bne.n	800103e <HAL_SAI_MspInit+0xea>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001026:	4b2d      	ldr	r3, [pc, #180]	@ (80010dc <HAL_SAI_MspInit+0x188>)
 8001028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800102a:	4a2c      	ldr	r2, [pc, #176]	@ (80010dc <HAL_SAI_MspInit+0x188>)
 800102c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001030:	6613      	str	r3, [r2, #96]	@ 0x60
 8001032:	4b2a      	ldr	r3, [pc, #168]	@ (80010dc <HAL_SAI_MspInit+0x188>)
 8001034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 800103e:	4b26      	ldr	r3, [pc, #152]	@ (80010d8 <HAL_SAI_MspInit+0x184>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	3301      	adds	r3, #1
 8001044:	4a24      	ldr	r2, [pc, #144]	@ (80010d8 <HAL_SAI_MspInit+0x184>)
 8001046:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001048:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800104c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104e:	2302      	movs	r3, #2
 8001050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001056:	2300      	movs	r3, #0
 8001058:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800105a:	230d      	movs	r3, #13
 800105c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800105e:	f107 0314 	add.w	r3, r7, #20
 8001062:	4619      	mov	r1, r3
 8001064:	4822      	ldr	r0, [pc, #136]	@ (80010f0 <HAL_SAI_MspInit+0x19c>)
 8001066:	f001 f8a9 	bl	80021bc <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 800106a:	4b22      	ldr	r3, [pc, #136]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 800106c:	4a22      	ldr	r2, [pc, #136]	@ (80010f8 <HAL_SAI_MspInit+0x1a4>)
 800106e:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 8001070:	4b20      	ldr	r3, [pc, #128]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 8001072:	2201      	movs	r2, #1
 8001074:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001076:	4b1f      	ldr	r3, [pc, #124]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 800107c:	4b1d      	ldr	r3, [pc, #116]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8001082:	4b1c      	ldr	r3, [pc, #112]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 8001084:	2280      	movs	r2, #128	@ 0x80
 8001086:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001088:	4b1a      	ldr	r3, [pc, #104]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 800108a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800108e:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001090:	4b18      	ldr	r3, [pc, #96]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 8001092:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001096:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8001098:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 800109a:	2220      	movs	r2, #32
 800109c:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 800109e:	4b15      	ldr	r3, [pc, #84]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 80010a4:	4813      	ldr	r0, [pc, #76]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 80010a6:	f000 fea3 	bl	8001df0 <HAL_DMA_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <HAL_SAI_MspInit+0x160>
    {
      Error_Handler();
 80010b0:	f7ff fea2 	bl	8000df8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a0f      	ldr	r2, [pc, #60]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 80010b8:	671a      	str	r2, [r3, #112]	@ 0x70
 80010ba:	4a0e      	ldr	r2, [pc, #56]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a0c      	ldr	r2, [pc, #48]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 80010c4:	66da      	str	r2, [r3, #108]	@ 0x6c
 80010c6:	4a0b      	ldr	r2, [pc, #44]	@ (80010f4 <HAL_SAI_MspInit+0x1a0>)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 80010cc:	bf00      	nop
 80010ce:	3728      	adds	r7, #40	@ 0x28
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40015804 	.word	0x40015804
 80010d8:	2000090c 	.word	0x2000090c
 80010dc:	40021000 	.word	0x40021000
 80010e0:	48000400 	.word	0x48000400
 80010e4:	2000087c 	.word	0x2000087c
 80010e8:	4002006c 	.word	0x4002006c
 80010ec:	40015824 	.word	0x40015824
 80010f0:	48000800 	.word	0x48000800
 80010f4:	200008c4 	.word	0x200008c4
 80010f8:	40020080 	.word	0x40020080

080010fc <sh_help>:


extern 	QueueHandle_t uartRxQueue;


static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 80010fc:	b590      	push	{r4, r7, lr}
 80010fe:	b089      	sub	sp, #36	@ 0x24
 8001100:	af02      	add	r7, sp, #8
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]
 800110c:	e029      	b.n	8001162 <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001114:	68f9      	ldr	r1, [r7, #12]
 8001116:	697a      	ldr	r2, [r7, #20]
 8001118:	4613      	mov	r3, r2
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	4413      	add	r3, r2
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	440b      	add	r3, r1
 8001122:	3304      	adds	r3, #4
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	461c      	mov	r4, r3
 8001128:	68f9      	ldr	r1, [r7, #12]
 800112a:	697a      	ldr	r2, [r7, #20]
 800112c:	4613      	mov	r3, r2
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	4413      	add	r3, r2
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	440b      	add	r3, r1
 8001136:	330c      	adds	r3, #12
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	9300      	str	r3, [sp, #0]
 800113c:	4623      	mov	r3, r4
 800113e:	4a0e      	ldr	r2, [pc, #56]	@ (8001178 <sh_help+0x7c>)
 8001140:	2128      	movs	r1, #40	@ 0x28
 8001142:	f008 fc0d 	bl	8009960 <sniprintf>
 8001146:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800114e:	68fa      	ldr	r2, [r7, #12]
 8001150:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001154:	6939      	ldr	r1, [r7, #16]
 8001156:	b289      	uxth	r1, r1
 8001158:	4610      	mov	r0, r2
 800115a:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	3301      	adds	r3, #1
 8001160:	617b      	str	r3, [r7, #20]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	429a      	cmp	r2, r3
 800116a:	dbd0      	blt.n	800110e <sh_help+0x12>
	}

	return 0;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	371c      	adds	r7, #28
 8001172:	46bd      	mov	sp, r7
 8001174:	bd90      	pop	{r4, r7, pc}
 8001176:	bf00      	nop
 8001178:	0800abac 	.word	0x0800abac

0800117c <uart2_transmit>:



void uart2_transmit(char * buf, uint16_t size){
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	460b      	mov	r3, r1
 8001186:	807b      	strh	r3, [r7, #2]

	HAL_UART_Transmit(&huart2,(uint8_t *)buf,size,1000);
 8001188:	887a      	ldrh	r2, [r7, #2]
 800118a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800118e:	6879      	ldr	r1, [r7, #4]
 8001190:	4803      	ldr	r0, [pc, #12]	@ (80011a0 <uart2_transmit+0x24>)
 8001192:	f004 ff2d 	bl	8005ff0 <HAL_UART_Transmit>

}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	200009c4 	.word	0x200009c4

080011a4 <uart2_receive>:

void uart2_receive(uint8_t * carac){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2,(uint8_t *)carac,1);
 80011ac:	2201      	movs	r2, #1
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	4803      	ldr	r0, [pc, #12]	@ (80011c0 <uart2_receive+0x1c>)
 80011b2:	f004 ffa7 	bl	8006104 <HAL_UART_Receive_IT>
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200009c4 	.word	0x200009c4

080011c4 <shell_init>:



void shell_init(h_shell_t * h_shell) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
	int size = 0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
	h_shell->drv.uart=huart2;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a25      	ldr	r2, [pc, #148]	@ (8001270 <shell_init+0xac>)
 80011da:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 80011de:	4611      	mov	r1, r2
 80011e0:	2288      	movs	r2, #136	@ 0x88
 80011e2:	4618      	mov	r0, r3
 80011e4:	f008 fd0f 	bl	8009c06 <memcpy>
	h_shell->drv.receive=uart2_receive;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4a22      	ldr	r2, [pc, #136]	@ (8001274 <shell_init+0xb0>)
 80011ec:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
	h_shell->drv.transmit=uart2_transmit;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4a21      	ldr	r2, [pc, #132]	@ (8001278 <shell_init+0xb4>)
 80011f4:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

	h_shell->func_list_size = 0;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001204:	4a1d      	ldr	r2, [pc, #116]	@ (800127c <shell_init+0xb8>)
 8001206:	2128      	movs	r1, #40	@ 0x28
 8001208:	4618      	mov	r0, r3
 800120a:	f008 fba9 	bl	8009960 <sniprintf>
 800120e:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001216:	687a      	ldr	r2, [r7, #4]
 8001218:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800121c:	68f9      	ldr	r1, [r7, #12]
 800121e:	b289      	uxth	r1, r1
 8001220:	4610      	mov	r0, r2
 8001222:	4798      	blx	r3

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800122a:	4a15      	ldr	r2, [pc, #84]	@ (8001280 <shell_init+0xbc>)
 800122c:	2128      	movs	r1, #40	@ 0x28
 800122e:	4618      	mov	r0, r3
 8001230:	f008 fb96 	bl	8009960 <sniprintf>
 8001234:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001242:	68f9      	ldr	r1, [r7, #12]
 8001244:	b289      	uxth	r1, r1
 8001246:	4610      	mov	r0, r2
 8001248:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 800124a:	4b0e      	ldr	r3, [pc, #56]	@ (8001284 <shell_init+0xc0>)
 800124c:	4a0e      	ldr	r2, [pc, #56]	@ (8001288 <shell_init+0xc4>)
 800124e:	2168      	movs	r1, #104	@ 0x68
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f000 f81b 	bl	800128c <shell_add>

	h_shell->drv.receive(&h_shell->receive_car);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	f502 7279 	add.w	r2, r2, #996	@ 0x3e4
 8001262:	4610      	mov	r0, r2
 8001264:	4798      	blx	r3
}
 8001266:	bf00      	nop
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200009c4 	.word	0x200009c4
 8001274:	080011a5 	.word	0x080011a5
 8001278:	0800117d 	.word	0x0800117d
 800127c:	0800abb8 	.word	0x0800abb8
 8001280:	0800abe0 	.word	0x0800abe0
 8001284:	0800ac04 	.word	0x0800ac04
 8001288:	080010fd 	.word	0x080010fd

0800128c <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	607a      	str	r2, [r7, #4]
 8001296:	603b      	str	r3, [r7, #0]
 8001298:	460b      	mov	r3, r1
 800129a:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80012a2:	dc27      	bgt.n	80012f4 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	68f9      	ldr	r1, [r7, #12]
 80012aa:	4613      	mov	r3, r2
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	4413      	add	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	440b      	add	r3, r1
 80012b4:	3304      	adds	r3, #4
 80012b6:	7afa      	ldrb	r2, [r7, #11]
 80012b8:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	68f9      	ldr	r1, [r7, #12]
 80012c0:	4613      	mov	r3, r2
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	4413      	add	r3, r2
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	440b      	add	r3, r1
 80012ca:	3308      	adds	r3, #8
 80012cc:	687a      	ldr	r2, [r7, #4]
 80012ce:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	68f9      	ldr	r1, [r7, #12]
 80012d6:	4613      	mov	r3, r2
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	4413      	add	r3, r2
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	440b      	add	r3, r1
 80012e0:	330c      	adds	r3, #12
 80012e2:	683a      	ldr	r2, [r7, #0]
 80012e4:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	1c5a      	adds	r2, r3, #1
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	601a      	str	r2, [r3, #0]
		return 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	e001      	b.n	80012f8 <shell_add+0x6c>
	}

	return -1;
 80012f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <shell_exec>:




static int shell_exec(h_shell_t * h_shell, char * buf) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b090      	sub	sp, #64	@ 0x40
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001316:	2300      	movs	r3, #0
 8001318:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800131a:	e041      	b.n	80013a0 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 800131c:	6879      	ldr	r1, [r7, #4]
 800131e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001320:	4613      	mov	r3, r2
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	4413      	add	r3, r2
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	440b      	add	r3, r1
 800132a:	3304      	adds	r3, #4
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001332:	429a      	cmp	r2, r3
 8001334:	d131      	bne.n	800139a <shell_exec+0x96>
			argc = 1;
 8001336:	2301      	movs	r3, #1
 8001338:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	637b      	str	r3, [r7, #52]	@ 0x34
 8001342:	e013      	b.n	800136c <shell_exec+0x68>
				if(*p == ' ') {
 8001344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b20      	cmp	r3, #32
 800134a:	d10c      	bne.n	8001366 <shell_exec+0x62>
					*p = '\0';
 800134c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8001352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001354:	1c5a      	adds	r2, r3, #1
 8001356:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001358:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800135a:	3201      	adds	r2, #1
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	3340      	adds	r3, #64	@ 0x40
 8001360:	443b      	add	r3, r7
 8001362:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001368:	3301      	adds	r3, #1
 800136a:	637b      	str	r3, [r7, #52]	@ 0x34
 800136c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d002      	beq.n	800137a <shell_exec+0x76>
 8001374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001376:	2b07      	cmp	r3, #7
 8001378:	dde4      	ble.n	8001344 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 800137a:	6879      	ldr	r1, [r7, #4]
 800137c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800137e:	4613      	mov	r3, r2
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	4413      	add	r3, r2
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	440b      	add	r3, r1
 8001388:	3308      	adds	r3, #8
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f107 020c 	add.w	r2, r7, #12
 8001390:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	4798      	blx	r3
 8001396:	4603      	mov	r3, r0
 8001398:	e01d      	b.n	80013d6 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800139a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800139c:	3301      	adds	r3, #1
 800139e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80013a6:	429a      	cmp	r2, r3
 80013a8:	dbb8      	blt.n	800131c <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80013b0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80013b4:	4a0a      	ldr	r2, [pc, #40]	@ (80013e0 <shell_exec+0xdc>)
 80013b6:	2128      	movs	r1, #40	@ 0x28
 80013b8:	f008 fad2 	bl	8009960 <sniprintf>
 80013bc:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80013ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80013cc:	b289      	uxth	r1, r1
 80013ce:	4610      	mov	r0, r2
 80013d0:	4798      	blx	r3
	return -1;
 80013d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3740      	adds	r7, #64	@ 0x40
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	0800ac0c 	.word	0x0800ac0c

080013e4 <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";


int shell_run(h_shell_t * h_shell) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	int reading = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]
	int pos = 0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80013fa:	2102      	movs	r1, #2
 80013fc:	483d      	ldr	r0, [pc, #244]	@ (80014f4 <shell_run+0x110>)
 80013fe:	4798      	blx	r3
		reading = 1;
 8001400:	2301      	movs	r3, #1
 8001402:	617b      	str	r3, [r7, #20]

		while(reading) {
 8001404:	e06a      	b.n	80014dc <shell_run+0xf8>
			char c;
            if (xQueueReceive(uartRxQueue, &c, 1000) != pdTRUE) {
 8001406:	4b3c      	ldr	r3, [pc, #240]	@ (80014f8 <shell_run+0x114>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f107 010b 	add.w	r1, r7, #11
 800140e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001412:	4618      	mov	r0, r3
 8001414:	f006 fc1e 	bl	8007c54 <xQueueReceive>
 8001418:	4603      	mov	r3, r0
 800141a:	2b01      	cmp	r3, #1
 800141c:	d15b      	bne.n	80014d6 <shell_run+0xf2>
                continue;
            }
			int size;

			switch (c) {
 800141e:	7afb      	ldrb	r3, [r7, #11]
 8001420:	2b08      	cmp	r3, #8
 8001422:	d036      	beq.n	8001492 <shell_run+0xae>
 8001424:	2b0d      	cmp	r3, #13
 8001426:	d141      	bne.n	80014ac <shell_run+0xc8>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800142e:	4a33      	ldr	r2, [pc, #204]	@ (80014fc <shell_run+0x118>)
 8001430:	2128      	movs	r1, #40	@ 0x28
 8001432:	4618      	mov	r0, r3
 8001434:	f008 fa94 	bl	8009960 <sniprintf>
 8001438:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001446:	68f9      	ldr	r1, [r7, #12]
 8001448:	b289      	uxth	r1, r1
 800144a:	4610      	mov	r0, r2
 800144c:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	1c5a      	adds	r2, r3, #1
 8001452:	613a      	str	r2, [r7, #16]
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	4413      	add	r3, r2
 8001458:	2200      	movs	r2, #0
 800145a:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 800146a:	4a25      	ldr	r2, [pc, #148]	@ (8001500 <shell_run+0x11c>)
 800146c:	2128      	movs	r1, #40	@ 0x28
 800146e:	f008 fa77 	bl	8009960 <sniprintf>
 8001472:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001480:	68f9      	ldr	r1, [r7, #12]
 8001482:	b289      	uxth	r1, r1
 8001484:	4610      	mov	r0, r2
 8001486:	4798      	blx	r3
				reading = 0;        //exit read loop
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 800148c:	2300      	movs	r3, #0
 800148e:	613b      	str	r3, [r7, #16]
				break;
 8001490:	e024      	b.n	80014dc <shell_run+0xf8>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	2b00      	cmp	r3, #0
 8001496:	dd20      	ble.n	80014da <shell_run+0xf6>
					pos--;          //remove it in buffer
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	3b01      	subs	r3, #1
 800149c:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80014a4:	2103      	movs	r1, #3
 80014a6:	4817      	ldr	r0, [pc, #92]	@ (8001504 <shell_run+0x120>)
 80014a8:	4798      	blx	r3
				}
				break;
 80014aa:	e016      	b.n	80014da <shell_run+0xf6>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	2b27      	cmp	r3, #39	@ 0x27
 80014b0:	dc14      	bgt.n	80014dc <shell_run+0xf8>
					h_shell->drv.transmit(&c, 1);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80014b8:	f107 020b 	add.w	r2, r7, #11
 80014bc:	2101      	movs	r1, #1
 80014be:	4610      	mov	r0, r2
 80014c0:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	1c5a      	adds	r2, r3, #1
 80014c6:	613a      	str	r2, [r7, #16]
 80014c8:	7af9      	ldrb	r1, [r7, #11]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	4413      	add	r3, r2
 80014ce:	460a      	mov	r2, r1
 80014d0:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 80014d4:	e002      	b.n	80014dc <shell_run+0xf8>
                continue;
 80014d6:	bf00      	nop
 80014d8:	e000      	b.n	80014dc <shell_run+0xf8>
				break;
 80014da:	bf00      	nop
		while(reading) {
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d191      	bne.n	8001406 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80014e8:	4619      	mov	r1, r3
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff ff0a 	bl	8001304 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 80014f0:	e780      	b.n	80013f4 <shell_run+0x10>
 80014f2:	bf00      	nop
 80014f4:	0800ac3c 	.word	0x0800ac3c
 80014f8:	20000088 	.word	0x20000088
 80014fc:	0800ac24 	.word	0x0800ac24
 8001500:	0800ac28 	.word	0x0800ac28
 8001504:	0800ac38 	.word	0x0800ac38

08001508 <shell_uart_isr>:
	}
	return 0;
}


void shell_uart_isr(h_shell_t * h_shell){
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001510:	2300      	movs	r3, #0
 8001512:	60fb      	str	r3, [r7, #12]
	xQueueSendFromISR(uartRxQueue, &h_shell->receive_car, &xHigherPriorityTaskWoken);
 8001514:	4b10      	ldr	r3, [pc, #64]	@ (8001558 <shell_uart_isr+0x50>)
 8001516:	6818      	ldr	r0, [r3, #0]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f503 7179 	add.w	r1, r3, #996	@ 0x3e4
 800151e:	f107 020c 	add.w	r2, r7, #12
 8001522:	2300      	movs	r3, #0
 8001524:	f006 faf8 	bl	8007b18 <xQueueGenericSendFromISR>
	h_shell->drv.receive(&h_shell->receive_car);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	f502 7279 	add.w	r2, r2, #996	@ 0x3e4
 8001534:	4610      	mov	r0, r2
 8001536:	4798      	blx	r3
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d007      	beq.n	800154e <shell_uart_isr+0x46>
 800153e:	4b07      	ldr	r3, [pc, #28]	@ (800155c <shell_uart_isr+0x54>)
 8001540:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	f3bf 8f4f 	dsb	sy
 800154a:	f3bf 8f6f 	isb	sy


}
 800154e:	bf00      	nop
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20000088 	.word	0x20000088
 800155c:	e000ed04 	.word	0xe000ed04

08001560 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001564:	4b1b      	ldr	r3, [pc, #108]	@ (80015d4 <MX_SPI3_Init+0x74>)
 8001566:	4a1c      	ldr	r2, [pc, #112]	@ (80015d8 <MX_SPI3_Init+0x78>)
 8001568:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800156a:	4b1a      	ldr	r3, [pc, #104]	@ (80015d4 <MX_SPI3_Init+0x74>)
 800156c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001570:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001572:	4b18      	ldr	r3, [pc, #96]	@ (80015d4 <MX_SPI3_Init+0x74>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001578:	4b16      	ldr	r3, [pc, #88]	@ (80015d4 <MX_SPI3_Init+0x74>)
 800157a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800157e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001580:	4b14      	ldr	r3, [pc, #80]	@ (80015d4 <MX_SPI3_Init+0x74>)
 8001582:	2200      	movs	r2, #0
 8001584:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001586:	4b13      	ldr	r3, [pc, #76]	@ (80015d4 <MX_SPI3_Init+0x74>)
 8001588:	2200      	movs	r2, #0
 800158a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800158c:	4b11      	ldr	r3, [pc, #68]	@ (80015d4 <MX_SPI3_Init+0x74>)
 800158e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001592:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001594:	4b0f      	ldr	r3, [pc, #60]	@ (80015d4 <MX_SPI3_Init+0x74>)
 8001596:	2218      	movs	r2, #24
 8001598:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800159a:	4b0e      	ldr	r3, [pc, #56]	@ (80015d4 <MX_SPI3_Init+0x74>)
 800159c:	2200      	movs	r2, #0
 800159e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80015a0:	4b0c      	ldr	r3, [pc, #48]	@ (80015d4 <MX_SPI3_Init+0x74>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015a6:	4b0b      	ldr	r3, [pc, #44]	@ (80015d4 <MX_SPI3_Init+0x74>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80015ac:	4b09      	ldr	r3, [pc, #36]	@ (80015d4 <MX_SPI3_Init+0x74>)
 80015ae:	2207      	movs	r2, #7
 80015b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80015b2:	4b08      	ldr	r3, [pc, #32]	@ (80015d4 <MX_SPI3_Init+0x74>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80015b8:	4b06      	ldr	r3, [pc, #24]	@ (80015d4 <MX_SPI3_Init+0x74>)
 80015ba:	2208      	movs	r2, #8
 80015bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80015be:	4805      	ldr	r0, [pc, #20]	@ (80015d4 <MX_SPI3_Init+0x74>)
 80015c0:	f003 fc66 	bl	8004e90 <HAL_SPI_Init>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80015ca:	f7ff fc15 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000910 	.word	0x20000910
 80015d8:	40003c00 	.word	0x40003c00

080015dc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08a      	sub	sp, #40	@ 0x28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a25      	ldr	r2, [pc, #148]	@ (8001690 <HAL_SPI_MspInit+0xb4>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d144      	bne.n	8001688 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80015fe:	4b25      	ldr	r3, [pc, #148]	@ (8001694 <HAL_SPI_MspInit+0xb8>)
 8001600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001602:	4a24      	ldr	r2, [pc, #144]	@ (8001694 <HAL_SPI_MspInit+0xb8>)
 8001604:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001608:	6593      	str	r3, [r2, #88]	@ 0x58
 800160a:	4b22      	ldr	r3, [pc, #136]	@ (8001694 <HAL_SPI_MspInit+0xb8>)
 800160c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800160e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001612:	613b      	str	r3, [r7, #16]
 8001614:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001616:	4b1f      	ldr	r3, [pc, #124]	@ (8001694 <HAL_SPI_MspInit+0xb8>)
 8001618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161a:	4a1e      	ldr	r2, [pc, #120]	@ (8001694 <HAL_SPI_MspInit+0xb8>)
 800161c:	f043 0304 	orr.w	r3, r3, #4
 8001620:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001622:	4b1c      	ldr	r3, [pc, #112]	@ (8001694 <HAL_SPI_MspInit+0xb8>)
 8001624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001626:	f003 0304 	and.w	r3, r3, #4
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800162e:	4b19      	ldr	r3, [pc, #100]	@ (8001694 <HAL_SPI_MspInit+0xb8>)
 8001630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001632:	4a18      	ldr	r2, [pc, #96]	@ (8001694 <HAL_SPI_MspInit+0xb8>)
 8001634:	f043 0302 	orr.w	r3, r3, #2
 8001638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800163a:	4b16      	ldr	r3, [pc, #88]	@ (8001694 <HAL_SPI_MspInit+0xb8>)
 800163c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	60bb      	str	r3, [r7, #8]
 8001644:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001646:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800164a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164c:	2302      	movs	r3, #2
 800164e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001654:	2303      	movs	r3, #3
 8001656:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001658:	2306      	movs	r3, #6
 800165a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	4619      	mov	r1, r3
 8001662:	480d      	ldr	r0, [pc, #52]	@ (8001698 <HAL_SPI_MspInit+0xbc>)
 8001664:	f000 fdaa 	bl	80021bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001668:	2320      	movs	r3, #32
 800166a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166c:	2302      	movs	r3, #2
 800166e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001674:	2303      	movs	r3, #3
 8001676:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001678:	2306      	movs	r3, #6
 800167a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	4619      	mov	r1, r3
 8001682:	4806      	ldr	r0, [pc, #24]	@ (800169c <HAL_SPI_MspInit+0xc0>)
 8001684:	f000 fd9a 	bl	80021bc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001688:	bf00      	nop
 800168a:	3728      	adds	r7, #40	@ 0x28
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40003c00 	.word	0x40003c00
 8001694:	40021000 	.word	0x40021000
 8001698:	48000800 	.word	0x48000800
 800169c:	48000400 	.word	0x48000400

080016a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a6:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <HAL_MspInit+0x4c>)
 80016a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016aa:	4a10      	ldr	r2, [pc, #64]	@ (80016ec <HAL_MspInit+0x4c>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80016b2:	4b0e      	ldr	r3, [pc, #56]	@ (80016ec <HAL_MspInit+0x4c>)
 80016b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016be:	4b0b      	ldr	r3, [pc, #44]	@ (80016ec <HAL_MspInit+0x4c>)
 80016c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c2:	4a0a      	ldr	r2, [pc, #40]	@ (80016ec <HAL_MspInit+0x4c>)
 80016c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ca:	4b08      	ldr	r3, [pc, #32]	@ (80016ec <HAL_MspInit+0x4c>)
 80016cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	210f      	movs	r1, #15
 80016da:	f06f 0001 	mvn.w	r0, #1
 80016de:	f000 fb5d 	bl	8001d9c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40021000 	.word	0x40021000

080016f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08c      	sub	sp, #48	@ 0x30
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80016f8:	2300      	movs	r3, #0
 80016fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80016fe:	4b2e      	ldr	r3, [pc, #184]	@ (80017b8 <HAL_InitTick+0xc8>)
 8001700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001702:	4a2d      	ldr	r2, [pc, #180]	@ (80017b8 <HAL_InitTick+0xc8>)
 8001704:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001708:	6613      	str	r3, [r2, #96]	@ 0x60
 800170a:	4b2b      	ldr	r3, [pc, #172]	@ (80017b8 <HAL_InitTick+0xc8>)
 800170c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800170e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001712:	60bb      	str	r3, [r7, #8]
 8001714:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001716:	f107 020c 	add.w	r2, r7, #12
 800171a:	f107 0310 	add.w	r3, r7, #16
 800171e:	4611      	mov	r1, r2
 8001720:	4618      	mov	r0, r3
 8001722:	f001 fe5d 	bl	80033e0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001726:	f001 fe45 	bl	80033b4 <HAL_RCC_GetPCLK2Freq>
 800172a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800172c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800172e:	4a23      	ldr	r2, [pc, #140]	@ (80017bc <HAL_InitTick+0xcc>)
 8001730:	fba2 2303 	umull	r2, r3, r2, r3
 8001734:	0c9b      	lsrs	r3, r3, #18
 8001736:	3b01      	subs	r3, #1
 8001738:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800173a:	4b21      	ldr	r3, [pc, #132]	@ (80017c0 <HAL_InitTick+0xd0>)
 800173c:	4a21      	ldr	r2, [pc, #132]	@ (80017c4 <HAL_InitTick+0xd4>)
 800173e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001740:	4b1f      	ldr	r3, [pc, #124]	@ (80017c0 <HAL_InitTick+0xd0>)
 8001742:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001746:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001748:	4a1d      	ldr	r2, [pc, #116]	@ (80017c0 <HAL_InitTick+0xd0>)
 800174a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800174e:	4b1c      	ldr	r3, [pc, #112]	@ (80017c0 <HAL_InitTick+0xd0>)
 8001750:	2200      	movs	r2, #0
 8001752:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001754:	4b1a      	ldr	r3, [pc, #104]	@ (80017c0 <HAL_InitTick+0xd0>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800175a:	4b19      	ldr	r3, [pc, #100]	@ (80017c0 <HAL_InitTick+0xd0>)
 800175c:	2200      	movs	r2, #0
 800175e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001760:	4817      	ldr	r0, [pc, #92]	@ (80017c0 <HAL_InitTick+0xd0>)
 8001762:	f004 f931 	bl	80059c8 <HAL_TIM_Base_Init>
 8001766:	4603      	mov	r3, r0
 8001768:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800176c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001770:	2b00      	cmp	r3, #0
 8001772:	d11b      	bne.n	80017ac <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001774:	4812      	ldr	r0, [pc, #72]	@ (80017c0 <HAL_InitTick+0xd0>)
 8001776:	f004 f989 	bl	8005a8c <HAL_TIM_Base_Start_IT>
 800177a:	4603      	mov	r3, r0
 800177c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001780:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001784:	2b00      	cmp	r3, #0
 8001786:	d111      	bne.n	80017ac <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001788:	2019      	movs	r0, #25
 800178a:	f000 fb23 	bl	8001dd4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2b0f      	cmp	r3, #15
 8001792:	d808      	bhi.n	80017a6 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001794:	2200      	movs	r2, #0
 8001796:	6879      	ldr	r1, [r7, #4]
 8001798:	2019      	movs	r0, #25
 800179a:	f000 faff 	bl	8001d9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800179e:	4a0a      	ldr	r2, [pc, #40]	@ (80017c8 <HAL_InitTick+0xd8>)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6013      	str	r3, [r2, #0]
 80017a4:	e002      	b.n	80017ac <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80017ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3730      	adds	r7, #48	@ 0x30
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	40021000 	.word	0x40021000
 80017bc:	431bde83 	.word	0x431bde83
 80017c0:	20000974 	.word	0x20000974
 80017c4:	40012c00 	.word	0x40012c00
 80017c8:	20000004 	.word	0x20000004

080017cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017d0:	bf00      	nop
 80017d2:	e7fd      	b.n	80017d0 <NMI_Handler+0x4>

080017d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <HardFault_Handler+0x4>

080017dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e0:	bf00      	nop
 80017e2:	e7fd      	b.n	80017e0 <MemManage_Handler+0x4>

080017e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017e8:	bf00      	nop
 80017ea:	e7fd      	b.n	80017e8 <BusFault_Handler+0x4>

080017ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <UsageFault_Handler+0x4>

080017f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017f8:	bf00      	nop
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
	...

08001804 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001808:	4802      	ldr	r0, [pc, #8]	@ (8001814 <DMA1_Channel6_IRQHandler+0x10>)
 800180a:	f000 fc28 	bl	800205e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	2000087c 	.word	0x2000087c

08001818 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 800181c:	4802      	ldr	r0, [pc, #8]	@ (8001828 <DMA1_Channel7_IRQHandler+0x10>)
 800181e:	f000 fc1e 	bl	800205e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	200008c4 	.word	0x200008c4

0800182c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001830:	4802      	ldr	r0, [pc, #8]	@ (800183c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001832:	f004 f99b 	bl	8005b6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20000974 	.word	0x20000974

08001840 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001844:	4802      	ldr	r0, [pc, #8]	@ (8001850 <USART2_IRQHandler+0x10>)
 8001846:	f004 fca9 	bl	800619c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	200009c4 	.word	0x200009c4

08001854 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
 8001864:	e00a      	b.n	800187c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001866:	f3af 8000 	nop.w
 800186a:	4601      	mov	r1, r0
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	1c5a      	adds	r2, r3, #1
 8001870:	60ba      	str	r2, [r7, #8]
 8001872:	b2ca      	uxtb	r2, r1
 8001874:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	3301      	adds	r3, #1
 800187a:	617b      	str	r3, [r7, #20]
 800187c:	697a      	ldr	r2, [r7, #20]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	429a      	cmp	r2, r3
 8001882:	dbf0      	blt.n	8001866 <_read+0x12>
  }

  return len;
 8001884:	687b      	ldr	r3, [r7, #4]
}
 8001886:	4618      	mov	r0, r3
 8001888:	3718      	adds	r7, #24
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b086      	sub	sp, #24
 8001892:	af00      	add	r7, sp, #0
 8001894:	60f8      	str	r0, [r7, #12]
 8001896:	60b9      	str	r1, [r7, #8]
 8001898:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
 800189e:	e009      	b.n	80018b4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	1c5a      	adds	r2, r3, #1
 80018a4:	60ba      	str	r2, [r7, #8]
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff f9d5 	bl	8000c58 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	3301      	adds	r3, #1
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	dbf1      	blt.n	80018a0 <_write+0x12>
  }
  return len;
 80018bc:	687b      	ldr	r3, [r7, #4]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <_close>:

int _close(int file)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b083      	sub	sp, #12
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018de:	b480      	push	{r7}
 80018e0:	b083      	sub	sp, #12
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
 80018e6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018ee:	605a      	str	r2, [r3, #4]
  return 0;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <_isatty>:

int _isatty(int file)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001906:	2301      	movs	r3, #1
}
 8001908:	4618      	mov	r0, r3
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3714      	adds	r7, #20
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
	...

08001930 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001938:	4a14      	ldr	r2, [pc, #80]	@ (800198c <_sbrk+0x5c>)
 800193a:	4b15      	ldr	r3, [pc, #84]	@ (8001990 <_sbrk+0x60>)
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001944:	4b13      	ldr	r3, [pc, #76]	@ (8001994 <_sbrk+0x64>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d102      	bne.n	8001952 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800194c:	4b11      	ldr	r3, [pc, #68]	@ (8001994 <_sbrk+0x64>)
 800194e:	4a12      	ldr	r2, [pc, #72]	@ (8001998 <_sbrk+0x68>)
 8001950:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001952:	4b10      	ldr	r3, [pc, #64]	@ (8001994 <_sbrk+0x64>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4413      	add	r3, r2
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	429a      	cmp	r2, r3
 800195e:	d207      	bcs.n	8001970 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001960:	f008 f924 	bl	8009bac <__errno>
 8001964:	4603      	mov	r3, r0
 8001966:	220c      	movs	r2, #12
 8001968:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800196a:	f04f 33ff 	mov.w	r3, #4294967295
 800196e:	e009      	b.n	8001984 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001970:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <_sbrk+0x64>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001976:	4b07      	ldr	r3, [pc, #28]	@ (8001994 <_sbrk+0x64>)
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4413      	add	r3, r2
 800197e:	4a05      	ldr	r2, [pc, #20]	@ (8001994 <_sbrk+0x64>)
 8001980:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001982:	68fb      	ldr	r3, [r7, #12]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3718      	adds	r7, #24
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20018000 	.word	0x20018000
 8001990:	00000400 	.word	0x00000400
 8001994:	200009c0 	.word	0x200009c0
 8001998:	20003400 	.word	0x20003400

0800199c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019a0:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <SystemInit+0x20>)
 80019a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019a6:	4a05      	ldr	r2, [pc, #20]	@ (80019bc <SystemInit+0x20>)
 80019a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80019b0:	bf00      	nop
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019c4:	4b14      	ldr	r3, [pc, #80]	@ (8001a18 <MX_USART2_UART_Init+0x58>)
 80019c6:	4a15      	ldr	r2, [pc, #84]	@ (8001a1c <MX_USART2_UART_Init+0x5c>)
 80019c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019ca:	4b13      	ldr	r3, [pc, #76]	@ (8001a18 <MX_USART2_UART_Init+0x58>)
 80019cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019d2:	4b11      	ldr	r3, [pc, #68]	@ (8001a18 <MX_USART2_UART_Init+0x58>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a18 <MX_USART2_UART_Init+0x58>)
 80019da:	2200      	movs	r2, #0
 80019dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019de:	4b0e      	ldr	r3, [pc, #56]	@ (8001a18 <MX_USART2_UART_Init+0x58>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a18 <MX_USART2_UART_Init+0x58>)
 80019e6:	220c      	movs	r2, #12
 80019e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001a18 <MX_USART2_UART_Init+0x58>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019f0:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <MX_USART2_UART_Init+0x58>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019f6:	4b08      	ldr	r3, [pc, #32]	@ (8001a18 <MX_USART2_UART_Init+0x58>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019fc:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <MX_USART2_UART_Init+0x58>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a02:	4805      	ldr	r0, [pc, #20]	@ (8001a18 <MX_USART2_UART_Init+0x58>)
 8001a04:	f004 faa6 	bl	8005f54 <HAL_UART_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a0e:	f7ff f9f3 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	200009c4 	.word	0x200009c4
 8001a1c:	40004400 	.word	0x40004400

08001a20 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b0ac      	sub	sp, #176	@ 0xb0
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a28:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	605a      	str	r2, [r3, #4]
 8001a32:	609a      	str	r2, [r3, #8]
 8001a34:	60da      	str	r2, [r3, #12]
 8001a36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	2288      	movs	r2, #136	@ 0x88
 8001a3e:	2100      	movs	r1, #0
 8001a40:	4618      	mov	r0, r3
 8001a42:	f008 f806 	bl	8009a52 <memset>
  if(uartHandle->Instance==USART2)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a25      	ldr	r2, [pc, #148]	@ (8001ae0 <HAL_UART_MspInit+0xc0>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d143      	bne.n	8001ad8 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a50:	2302      	movs	r3, #2
 8001a52:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a54:	2300      	movs	r3, #0
 8001a56:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f001 fd51 	bl	8003504 <HAL_RCCEx_PeriphCLKConfig>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a68:	f7ff f9c6 	bl	8000df8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a6c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ae4 <HAL_UART_MspInit+0xc4>)
 8001a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a70:	4a1c      	ldr	r2, [pc, #112]	@ (8001ae4 <HAL_UART_MspInit+0xc4>)
 8001a72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a76:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a78:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <HAL_UART_MspInit+0xc4>)
 8001a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a80:	613b      	str	r3, [r7, #16]
 8001a82:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a84:	4b17      	ldr	r3, [pc, #92]	@ (8001ae4 <HAL_UART_MspInit+0xc4>)
 8001a86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a88:	4a16      	ldr	r2, [pc, #88]	@ (8001ae4 <HAL_UART_MspInit+0xc4>)
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a90:	4b14      	ldr	r3, [pc, #80]	@ (8001ae4 <HAL_UART_MspInit+0xc4>)
 8001a92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a94:	f003 0301 	and.w	r3, r3, #1
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a9c:	230c      	movs	r3, #12
 8001a9e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ab4:	2307      	movs	r3, #7
 8001ab6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aba:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001abe:	4619      	mov	r1, r3
 8001ac0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ac4:	f000 fb7a 	bl	80021bc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2105      	movs	r1, #5
 8001acc:	2026      	movs	r0, #38	@ 0x26
 8001ace:	f000 f965 	bl	8001d9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ad2:	2026      	movs	r0, #38	@ 0x26
 8001ad4:	f000 f97e 	bl	8001dd4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ad8:	bf00      	nop
 8001ada:	37b0      	adds	r7, #176	@ 0xb0
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40004400 	.word	0x40004400
 8001ae4:	40021000 	.word	0x40021000

08001ae8 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a04      	ldr	r2, [pc, #16]	@ (8001b08 <HAL_UART_RxCpltCallback+0x20>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d102      	bne.n	8001b00 <HAL_UART_RxCpltCallback+0x18>
    {
    	shell_uart_isr(&shellstruct);
 8001afa:	4804      	ldr	r0, [pc, #16]	@ (8001b0c <HAL_UART_RxCpltCallback+0x24>)
 8001afc:	f7ff fd04 	bl	8001508 <shell_uart_isr>
    }
}
 8001b00:	bf00      	nop
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40004400 	.word	0x40004400
 8001b0c:	2000038c 	.word	0x2000038c

08001b10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b48 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b14:	f7ff ff42 	bl	800199c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b18:	480c      	ldr	r0, [pc, #48]	@ (8001b4c <LoopForever+0x6>)
  ldr r1, =_edata
 8001b1a:	490d      	ldr	r1, [pc, #52]	@ (8001b50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b54 <LoopForever+0xe>)
  movs r3, #0
 8001b1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b20:	e002      	b.n	8001b28 <LoopCopyDataInit>

08001b22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b26:	3304      	adds	r3, #4

08001b28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b2c:	d3f9      	bcc.n	8001b22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b30:	4c0a      	ldr	r4, [pc, #40]	@ (8001b5c <LoopForever+0x16>)
  movs r3, #0
 8001b32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b34:	e001      	b.n	8001b3a <LoopFillZerobss>

08001b36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b38:	3204      	adds	r2, #4

08001b3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b3c:	d3fb      	bcc.n	8001b36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b3e:	f008 f83b 	bl	8009bb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b42:	f7ff f89b 	bl	8000c7c <main>

08001b46 <LoopForever>:

LoopForever:
    b LoopForever
 8001b46:	e7fe      	b.n	8001b46 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b48:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b50:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001b54:	0800adcc 	.word	0x0800adcc
  ldr r2, =_sbss
 8001b58:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001b5c:	20003400 	.word	0x20003400

08001b60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b60:	e7fe      	b.n	8001b60 <ADC1_2_IRQHandler>
	...

08001b64 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba0 <HAL_Init+0x3c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a0b      	ldr	r2, [pc, #44]	@ (8001ba0 <HAL_Init+0x3c>)
 8001b74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b78:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b7a:	2003      	movs	r0, #3
 8001b7c:	f000 f903 	bl	8001d86 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b80:	200f      	movs	r0, #15
 8001b82:	f7ff fdb5 	bl	80016f0 <HAL_InitTick>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d002      	beq.n	8001b92 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	71fb      	strb	r3, [r7, #7]
 8001b90:	e001      	b.n	8001b96 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b92:	f7ff fd85 	bl	80016a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b96:	79fb      	ldrb	r3, [r7, #7]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40022000 	.word	0x40022000

08001ba4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <HAL_IncTick+0x20>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	461a      	mov	r2, r3
 8001bae:	4b06      	ldr	r3, [pc, #24]	@ (8001bc8 <HAL_IncTick+0x24>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	4a04      	ldr	r2, [pc, #16]	@ (8001bc8 <HAL_IncTick+0x24>)
 8001bb6:	6013      	str	r3, [r2, #0]
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	20000008 	.word	0x20000008
 8001bc8:	20000a4c 	.word	0x20000a4c

08001bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return uwTick;
 8001bd0:	4b03      	ldr	r3, [pc, #12]	@ (8001be0 <HAL_GetTick+0x14>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	20000a4c 	.word	0x20000a4c

08001be4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bec:	f7ff ffee 	bl	8001bcc <HAL_GetTick>
 8001bf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bfc:	d005      	beq.n	8001c0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001c28 <HAL_Delay+0x44>)
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	461a      	mov	r2, r3
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	4413      	add	r3, r2
 8001c08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c0a:	bf00      	nop
 8001c0c:	f7ff ffde 	bl	8001bcc <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d8f7      	bhi.n	8001c0c <HAL_Delay+0x28>
  {
  }
}
 8001c1c:	bf00      	nop
 8001c1e:	bf00      	nop
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	20000008 	.word	0x20000008

08001c2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f003 0307 	and.w	r3, r3, #7
 8001c3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c70 <__NVIC_SetPriorityGrouping+0x44>)
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c48:	4013      	ands	r3, r2
 8001c4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c5e:	4a04      	ldr	r2, [pc, #16]	@ (8001c70 <__NVIC_SetPriorityGrouping+0x44>)
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	60d3      	str	r3, [r2, #12]
}
 8001c64:	bf00      	nop
 8001c66:	3714      	adds	r7, #20
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	e000ed00 	.word	0xe000ed00

08001c74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c78:	4b04      	ldr	r3, [pc, #16]	@ (8001c8c <__NVIC_GetPriorityGrouping+0x18>)
 8001c7a:	68db      	ldr	r3, [r3, #12]
 8001c7c:	0a1b      	lsrs	r3, r3, #8
 8001c7e:	f003 0307 	and.w	r3, r3, #7
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	e000ed00 	.word	0xe000ed00

08001c90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	db0b      	blt.n	8001cba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ca2:	79fb      	ldrb	r3, [r7, #7]
 8001ca4:	f003 021f 	and.w	r2, r3, #31
 8001ca8:	4907      	ldr	r1, [pc, #28]	@ (8001cc8 <__NVIC_EnableIRQ+0x38>)
 8001caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cae:	095b      	lsrs	r3, r3, #5
 8001cb0:	2001      	movs	r0, #1
 8001cb2:	fa00 f202 	lsl.w	r2, r0, r2
 8001cb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	e000e100 	.word	0xe000e100

08001ccc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	6039      	str	r1, [r7, #0]
 8001cd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	db0a      	blt.n	8001cf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	b2da      	uxtb	r2, r3
 8001ce4:	490c      	ldr	r1, [pc, #48]	@ (8001d18 <__NVIC_SetPriority+0x4c>)
 8001ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cea:	0112      	lsls	r2, r2, #4
 8001cec:	b2d2      	uxtb	r2, r2
 8001cee:	440b      	add	r3, r1
 8001cf0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cf4:	e00a      	b.n	8001d0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	b2da      	uxtb	r2, r3
 8001cfa:	4908      	ldr	r1, [pc, #32]	@ (8001d1c <__NVIC_SetPriority+0x50>)
 8001cfc:	79fb      	ldrb	r3, [r7, #7]
 8001cfe:	f003 030f 	and.w	r3, r3, #15
 8001d02:	3b04      	subs	r3, #4
 8001d04:	0112      	lsls	r2, r2, #4
 8001d06:	b2d2      	uxtb	r2, r2
 8001d08:	440b      	add	r3, r1
 8001d0a:	761a      	strb	r2, [r3, #24]
}
 8001d0c:	bf00      	nop
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr
 8001d18:	e000e100 	.word	0xe000e100
 8001d1c:	e000ed00 	.word	0xe000ed00

08001d20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b089      	sub	sp, #36	@ 0x24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f003 0307 	and.w	r3, r3, #7
 8001d32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	f1c3 0307 	rsb	r3, r3, #7
 8001d3a:	2b04      	cmp	r3, #4
 8001d3c:	bf28      	it	cs
 8001d3e:	2304      	movcs	r3, #4
 8001d40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	3304      	adds	r3, #4
 8001d46:	2b06      	cmp	r3, #6
 8001d48:	d902      	bls.n	8001d50 <NVIC_EncodePriority+0x30>
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	3b03      	subs	r3, #3
 8001d4e:	e000      	b.n	8001d52 <NVIC_EncodePriority+0x32>
 8001d50:	2300      	movs	r3, #0
 8001d52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d54:	f04f 32ff 	mov.w	r2, #4294967295
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5e:	43da      	mvns	r2, r3
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	401a      	ands	r2, r3
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d68:	f04f 31ff 	mov.w	r1, #4294967295
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d72:	43d9      	mvns	r1, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d78:	4313      	orrs	r3, r2
         );
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3724      	adds	r7, #36	@ 0x24
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b082      	sub	sp, #8
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7ff ff4c 	bl	8001c2c <__NVIC_SetPriorityGrouping>
}
 8001d94:	bf00      	nop
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
 8001da8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001dae:	f7ff ff61 	bl	8001c74 <__NVIC_GetPriorityGrouping>
 8001db2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	68b9      	ldr	r1, [r7, #8]
 8001db8:	6978      	ldr	r0, [r7, #20]
 8001dba:	f7ff ffb1 	bl	8001d20 <NVIC_EncodePriority>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dc4:	4611      	mov	r1, r2
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff ff80 	bl	8001ccc <__NVIC_SetPriority>
}
 8001dcc:	bf00      	nop
 8001dce:	3718      	adds	r7, #24
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff ff54 	bl	8001c90 <__NVIC_EnableIRQ>
}
 8001de8:	bf00      	nop
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e098      	b.n	8001f34 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	461a      	mov	r2, r3
 8001e08:	4b4d      	ldr	r3, [pc, #308]	@ (8001f40 <HAL_DMA_Init+0x150>)
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d80f      	bhi.n	8001e2e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	461a      	mov	r2, r3
 8001e14:	4b4b      	ldr	r3, [pc, #300]	@ (8001f44 <HAL_DMA_Init+0x154>)
 8001e16:	4413      	add	r3, r2
 8001e18:	4a4b      	ldr	r2, [pc, #300]	@ (8001f48 <HAL_DMA_Init+0x158>)
 8001e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1e:	091b      	lsrs	r3, r3, #4
 8001e20:	009a      	lsls	r2, r3, #2
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a48      	ldr	r2, [pc, #288]	@ (8001f4c <HAL_DMA_Init+0x15c>)
 8001e2a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e2c:	e00e      	b.n	8001e4c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	461a      	mov	r2, r3
 8001e34:	4b46      	ldr	r3, [pc, #280]	@ (8001f50 <HAL_DMA_Init+0x160>)
 8001e36:	4413      	add	r3, r2
 8001e38:	4a43      	ldr	r2, [pc, #268]	@ (8001f48 <HAL_DMA_Init+0x158>)
 8001e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e3e:	091b      	lsrs	r3, r3, #4
 8001e40:	009a      	lsls	r2, r3, #2
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a42      	ldr	r2, [pc, #264]	@ (8001f54 <HAL_DMA_Init+0x164>)
 8001e4a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2202      	movs	r2, #2
 8001e50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001e62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e66:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001e70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
 8001e8e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001e90:	68fa      	ldr	r2, [r7, #12]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ea6:	d039      	beq.n	8001f1c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eac:	4a27      	ldr	r2, [pc, #156]	@ (8001f4c <HAL_DMA_Init+0x15c>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d11a      	bne.n	8001ee8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001eb2:	4b29      	ldr	r3, [pc, #164]	@ (8001f58 <HAL_DMA_Init+0x168>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eba:	f003 031c 	and.w	r3, r3, #28
 8001ebe:	210f      	movs	r1, #15
 8001ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	4924      	ldr	r1, [pc, #144]	@ (8001f58 <HAL_DMA_Init+0x168>)
 8001ec8:	4013      	ands	r3, r2
 8001eca:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ecc:	4b22      	ldr	r3, [pc, #136]	@ (8001f58 <HAL_DMA_Init+0x168>)
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6859      	ldr	r1, [r3, #4]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed8:	f003 031c 	and.w	r3, r3, #28
 8001edc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee0:	491d      	ldr	r1, [pc, #116]	@ (8001f58 <HAL_DMA_Init+0x168>)
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	600b      	str	r3, [r1, #0]
 8001ee6:	e019      	b.n	8001f1c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001ee8:	4b1c      	ldr	r3, [pc, #112]	@ (8001f5c <HAL_DMA_Init+0x16c>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef0:	f003 031c 	and.w	r3, r3, #28
 8001ef4:	210f      	movs	r1, #15
 8001ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8001efa:	43db      	mvns	r3, r3
 8001efc:	4917      	ldr	r1, [pc, #92]	@ (8001f5c <HAL_DMA_Init+0x16c>)
 8001efe:	4013      	ands	r3, r2
 8001f00:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001f02:	4b16      	ldr	r3, [pc, #88]	@ (8001f5c <HAL_DMA_Init+0x16c>)
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6859      	ldr	r1, [r3, #4]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f0e:	f003 031c 	and.w	r3, r3, #28
 8001f12:	fa01 f303 	lsl.w	r3, r1, r3
 8001f16:	4911      	ldr	r1, [pc, #68]	@ (8001f5c <HAL_DMA_Init+0x16c>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2201      	movs	r2, #1
 8001f26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001f32:	2300      	movs	r3, #0
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3714      	adds	r7, #20
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	40020407 	.word	0x40020407
 8001f44:	bffdfff8 	.word	0xbffdfff8
 8001f48:	cccccccd 	.word	0xcccccccd
 8001f4c:	40020000 	.word	0x40020000
 8001f50:	bffdfbf8 	.word	0xbffdfbf8
 8001f54:	40020400 	.word	0x40020400
 8001f58:	400200a8 	.word	0x400200a8
 8001f5c:	400204a8 	.word	0x400204a8

08001f60 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d008      	beq.n	8001f8a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2204      	movs	r2, #4
 8001f7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e022      	b.n	8001fd0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f022 020e 	bic.w	r2, r2, #14
 8001f98:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f022 0201 	bic.w	r2, r2, #1
 8001fa8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fae:	f003 021c 	and.w	r2, r3, #28
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	fa01 f202 	lsl.w	r2, r1, r2
 8001fbc:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001fce:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3714      	adds	r7, #20
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d005      	beq.n	8002000 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2204      	movs	r2, #4
 8001ff8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	73fb      	strb	r3, [r7, #15]
 8001ffe:	e029      	b.n	8002054 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 020e 	bic.w	r2, r2, #14
 800200e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f022 0201 	bic.w	r2, r2, #1
 800201e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002024:	f003 021c 	and.w	r2, r3, #28
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202c:	2101      	movs	r1, #1
 800202e:	fa01 f202 	lsl.w	r2, r1, r2
 8002032:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002048:	2b00      	cmp	r3, #0
 800204a:	d003      	beq.n	8002054 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	4798      	blx	r3
    }
  }
  return status;
 8002054:	7bfb      	ldrb	r3, [r7, #15]
}
 8002056:	4618      	mov	r0, r3
 8002058:	3710      	adds	r7, #16
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b084      	sub	sp, #16
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207a:	f003 031c 	and.w	r3, r3, #28
 800207e:	2204      	movs	r2, #4
 8002080:	409a      	lsls	r2, r3
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	4013      	ands	r3, r2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d026      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x7a>
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	f003 0304 	and.w	r3, r3, #4
 8002090:	2b00      	cmp	r3, #0
 8002092:	d021      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0320 	and.w	r3, r3, #32
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d107      	bne.n	80020b2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f022 0204 	bic.w	r2, r2, #4
 80020b0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b6:	f003 021c 	and.w	r2, r3, #28
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020be:	2104      	movs	r1, #4
 80020c0:	fa01 f202 	lsl.w	r2, r1, r2
 80020c4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d071      	beq.n	80021b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80020d6:	e06c      	b.n	80021b2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020dc:	f003 031c 	and.w	r3, r3, #28
 80020e0:	2202      	movs	r2, #2
 80020e2:	409a      	lsls	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	4013      	ands	r3, r2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d02e      	beq.n	800214a <HAL_DMA_IRQHandler+0xec>
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	f003 0302 	and.w	r3, r3, #2
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d029      	beq.n	800214a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0320 	and.w	r3, r3, #32
 8002100:	2b00      	cmp	r3, #0
 8002102:	d10b      	bne.n	800211c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f022 020a 	bic.w	r2, r2, #10
 8002112:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002120:	f003 021c 	and.w	r2, r3, #28
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002128:	2102      	movs	r1, #2
 800212a:	fa01 f202 	lsl.w	r2, r1, r2
 800212e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800213c:	2b00      	cmp	r3, #0
 800213e:	d038      	beq.n	80021b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002148:	e033      	b.n	80021b2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214e:	f003 031c 	and.w	r3, r3, #28
 8002152:	2208      	movs	r2, #8
 8002154:	409a      	lsls	r2, r3
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	4013      	ands	r3, r2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d02a      	beq.n	80021b4 <HAL_DMA_IRQHandler+0x156>
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	f003 0308 	and.w	r3, r3, #8
 8002164:	2b00      	cmp	r3, #0
 8002166:	d025      	beq.n	80021b4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f022 020e 	bic.w	r2, r2, #14
 8002176:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800217c:	f003 021c 	and.w	r2, r3, #28
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002184:	2101      	movs	r1, #1
 8002186:	fa01 f202 	lsl.w	r2, r1, r2
 800218a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2201      	movs	r2, #1
 8002196:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d004      	beq.n	80021b4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80021b2:	bf00      	nop
 80021b4:	bf00      	nop
}
 80021b6:	3710      	adds	r7, #16
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021bc:	b480      	push	{r7}
 80021be:	b087      	sub	sp, #28
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021c6:	2300      	movs	r3, #0
 80021c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021ca:	e17f      	b.n	80024cc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	2101      	movs	r1, #1
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	fa01 f303 	lsl.w	r3, r1, r3
 80021d8:	4013      	ands	r3, r2
 80021da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	f000 8171 	beq.w	80024c6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f003 0303 	and.w	r3, r3, #3
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d005      	beq.n	80021fc <HAL_GPIO_Init+0x40>
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f003 0303 	and.w	r3, r3, #3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d130      	bne.n	800225e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	2203      	movs	r2, #3
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	43db      	mvns	r3, r3
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	4013      	ands	r3, r2
 8002212:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	68da      	ldr	r2, [r3, #12]
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	4313      	orrs	r3, r2
 8002224:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002232:	2201      	movs	r2, #1
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	43db      	mvns	r3, r3
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	4013      	ands	r3, r2
 8002240:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	091b      	lsrs	r3, r3, #4
 8002248:	f003 0201 	and.w	r2, r3, #1
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	4313      	orrs	r3, r2
 8002256:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	f003 0303 	and.w	r3, r3, #3
 8002266:	2b03      	cmp	r3, #3
 8002268:	d118      	bne.n	800229c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800226e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002270:	2201      	movs	r2, #1
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	43db      	mvns	r3, r3
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	4013      	ands	r3, r2
 800227e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	08db      	lsrs	r3, r3, #3
 8002286:	f003 0201 	and.w	r2, r3, #1
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	4313      	orrs	r3, r2
 8002294:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f003 0303 	and.w	r3, r3, #3
 80022a4:	2b03      	cmp	r3, #3
 80022a6:	d017      	beq.n	80022d8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	2203      	movs	r2, #3
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	43db      	mvns	r3, r3
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	4013      	ands	r3, r2
 80022be:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	689a      	ldr	r2, [r3, #8]
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f003 0303 	and.w	r3, r3, #3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d123      	bne.n	800232c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	08da      	lsrs	r2, r3, #3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3208      	adds	r2, #8
 80022ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	220f      	movs	r2, #15
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	43db      	mvns	r3, r3
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	4013      	ands	r3, r2
 8002306:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	691a      	ldr	r2, [r3, #16]
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	fa02 f303 	lsl.w	r3, r2, r3
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	4313      	orrs	r3, r2
 800231c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	08da      	lsrs	r2, r3, #3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	3208      	adds	r2, #8
 8002326:	6939      	ldr	r1, [r7, #16]
 8002328:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	2203      	movs	r2, #3
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	43db      	mvns	r3, r3
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	4013      	ands	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f003 0203 	and.w	r2, r3, #3
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	4313      	orrs	r3, r2
 8002358:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002368:	2b00      	cmp	r3, #0
 800236a:	f000 80ac 	beq.w	80024c6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800236e:	4b5f      	ldr	r3, [pc, #380]	@ (80024ec <HAL_GPIO_Init+0x330>)
 8002370:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002372:	4a5e      	ldr	r2, [pc, #376]	@ (80024ec <HAL_GPIO_Init+0x330>)
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	6613      	str	r3, [r2, #96]	@ 0x60
 800237a:	4b5c      	ldr	r3, [pc, #368]	@ (80024ec <HAL_GPIO_Init+0x330>)
 800237c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	60bb      	str	r3, [r7, #8]
 8002384:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002386:	4a5a      	ldr	r2, [pc, #360]	@ (80024f0 <HAL_GPIO_Init+0x334>)
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	089b      	lsrs	r3, r3, #2
 800238c:	3302      	adds	r3, #2
 800238e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002392:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	f003 0303 	and.w	r3, r3, #3
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	220f      	movs	r2, #15
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	43db      	mvns	r3, r3
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	4013      	ands	r3, r2
 80023a8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80023b0:	d025      	beq.n	80023fe <HAL_GPIO_Init+0x242>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a4f      	ldr	r2, [pc, #316]	@ (80024f4 <HAL_GPIO_Init+0x338>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d01f      	beq.n	80023fa <HAL_GPIO_Init+0x23e>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a4e      	ldr	r2, [pc, #312]	@ (80024f8 <HAL_GPIO_Init+0x33c>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d019      	beq.n	80023f6 <HAL_GPIO_Init+0x23a>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a4d      	ldr	r2, [pc, #308]	@ (80024fc <HAL_GPIO_Init+0x340>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d013      	beq.n	80023f2 <HAL_GPIO_Init+0x236>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a4c      	ldr	r2, [pc, #304]	@ (8002500 <HAL_GPIO_Init+0x344>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d00d      	beq.n	80023ee <HAL_GPIO_Init+0x232>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a4b      	ldr	r2, [pc, #300]	@ (8002504 <HAL_GPIO_Init+0x348>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d007      	beq.n	80023ea <HAL_GPIO_Init+0x22e>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a4a      	ldr	r2, [pc, #296]	@ (8002508 <HAL_GPIO_Init+0x34c>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d101      	bne.n	80023e6 <HAL_GPIO_Init+0x22a>
 80023e2:	2306      	movs	r3, #6
 80023e4:	e00c      	b.n	8002400 <HAL_GPIO_Init+0x244>
 80023e6:	2307      	movs	r3, #7
 80023e8:	e00a      	b.n	8002400 <HAL_GPIO_Init+0x244>
 80023ea:	2305      	movs	r3, #5
 80023ec:	e008      	b.n	8002400 <HAL_GPIO_Init+0x244>
 80023ee:	2304      	movs	r3, #4
 80023f0:	e006      	b.n	8002400 <HAL_GPIO_Init+0x244>
 80023f2:	2303      	movs	r3, #3
 80023f4:	e004      	b.n	8002400 <HAL_GPIO_Init+0x244>
 80023f6:	2302      	movs	r3, #2
 80023f8:	e002      	b.n	8002400 <HAL_GPIO_Init+0x244>
 80023fa:	2301      	movs	r3, #1
 80023fc:	e000      	b.n	8002400 <HAL_GPIO_Init+0x244>
 80023fe:	2300      	movs	r3, #0
 8002400:	697a      	ldr	r2, [r7, #20]
 8002402:	f002 0203 	and.w	r2, r2, #3
 8002406:	0092      	lsls	r2, r2, #2
 8002408:	4093      	lsls	r3, r2
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	4313      	orrs	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002410:	4937      	ldr	r1, [pc, #220]	@ (80024f0 <HAL_GPIO_Init+0x334>)
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	089b      	lsrs	r3, r3, #2
 8002416:	3302      	adds	r3, #2
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800241e:	4b3b      	ldr	r3, [pc, #236]	@ (800250c <HAL_GPIO_Init+0x350>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	43db      	mvns	r3, r3
 8002428:	693a      	ldr	r2, [r7, #16]
 800242a:	4013      	ands	r3, r2
 800242c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d003      	beq.n	8002442 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	4313      	orrs	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002442:	4a32      	ldr	r2, [pc, #200]	@ (800250c <HAL_GPIO_Init+0x350>)
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002448:	4b30      	ldr	r3, [pc, #192]	@ (800250c <HAL_GPIO_Init+0x350>)
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	43db      	mvns	r3, r3
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	4013      	ands	r3, r2
 8002456:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d003      	beq.n	800246c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	4313      	orrs	r3, r2
 800246a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800246c:	4a27      	ldr	r2, [pc, #156]	@ (800250c <HAL_GPIO_Init+0x350>)
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002472:	4b26      	ldr	r3, [pc, #152]	@ (800250c <HAL_GPIO_Init+0x350>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	43db      	mvns	r3, r3
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	4013      	ands	r3, r2
 8002480:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	4313      	orrs	r3, r2
 8002494:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002496:	4a1d      	ldr	r2, [pc, #116]	@ (800250c <HAL_GPIO_Init+0x350>)
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800249c:	4b1b      	ldr	r3, [pc, #108]	@ (800250c <HAL_GPIO_Init+0x350>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	43db      	mvns	r3, r3
 80024a6:	693a      	ldr	r2, [r7, #16]
 80024a8:	4013      	ands	r3, r2
 80024aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d003      	beq.n	80024c0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80024b8:	693a      	ldr	r2, [r7, #16]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	4313      	orrs	r3, r2
 80024be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80024c0:	4a12      	ldr	r2, [pc, #72]	@ (800250c <HAL_GPIO_Init+0x350>)
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	3301      	adds	r3, #1
 80024ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	fa22 f303 	lsr.w	r3, r2, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	f47f ae78 	bne.w	80021cc <HAL_GPIO_Init+0x10>
  }
}
 80024dc:	bf00      	nop
 80024de:	bf00      	nop
 80024e0:	371c      	adds	r7, #28
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	40021000 	.word	0x40021000
 80024f0:	40010000 	.word	0x40010000
 80024f4:	48000400 	.word	0x48000400
 80024f8:	48000800 	.word	0x48000800
 80024fc:	48000c00 	.word	0x48000c00
 8002500:	48001000 	.word	0x48001000
 8002504:	48001400 	.word	0x48001400
 8002508:	48001800 	.word	0x48001800
 800250c:	40010400 	.word	0x40010400

08002510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	460b      	mov	r3, r1
 800251a:	807b      	strh	r3, [r7, #2]
 800251c:	4613      	mov	r3, r2
 800251e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002520:	787b      	ldrb	r3, [r7, #1]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d003      	beq.n	800252e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002526:	887a      	ldrh	r2, [r7, #2]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800252c:	e002      	b.n	8002534 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800252e:	887a      	ldrh	r2, [r7, #2]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	460b      	mov	r3, r1
 800254a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	695b      	ldr	r3, [r3, #20]
 8002550:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002552:	887a      	ldrh	r2, [r7, #2]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	4013      	ands	r3, r2
 8002558:	041a      	lsls	r2, r3, #16
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	43d9      	mvns	r1, r3
 800255e:	887b      	ldrh	r3, [r7, #2]
 8002560:	400b      	ands	r3, r1
 8002562:	431a      	orrs	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	619a      	str	r2, [r3, #24]
}
 8002568:	bf00      	nop
 800256a:	3714      	adds	r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e08d      	b.n	80026a2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d106      	bne.n	80025a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7fe fafe 	bl	8000b9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2224      	movs	r2, #36	@ 0x24
 80025a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f022 0201 	bic.w	r2, r2, #1
 80025b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	689a      	ldr	r2, [r3, #8]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d107      	bne.n	80025ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	e006      	b.n	80025fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80025fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	2b02      	cmp	r3, #2
 8002602:	d108      	bne.n	8002616 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	685a      	ldr	r2, [r3, #4]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002612:	605a      	str	r2, [r3, #4]
 8002614:	e007      	b.n	8002626 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	685a      	ldr	r2, [r3, #4]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002624:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6812      	ldr	r2, [r2, #0]
 8002630:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002634:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002638:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68da      	ldr	r2, [r3, #12]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002648:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	691a      	ldr	r2, [r3, #16]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	695b      	ldr	r3, [r3, #20]
 8002652:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	430a      	orrs	r2, r1
 8002662:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	69d9      	ldr	r1, [r3, #28]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a1a      	ldr	r2, [r3, #32]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	430a      	orrs	r2, r1
 8002672:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f042 0201 	orr.w	r2, r2, #1
 8002682:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2220      	movs	r2, #32
 800268e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80026aa:	b480      	push	{r7}
 80026ac:	b083      	sub	sp, #12
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
 80026b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	2b20      	cmp	r3, #32
 80026be:	d138      	bne.n	8002732 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d101      	bne.n	80026ce <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80026ca:	2302      	movs	r3, #2
 80026cc:	e032      	b.n	8002734 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2201      	movs	r2, #1
 80026d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2224      	movs	r2, #36	@ 0x24
 80026da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 0201 	bic.w	r2, r2, #1
 80026ec:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80026fc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	6819      	ldr	r1, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	430a      	orrs	r2, r1
 800270c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f042 0201 	orr.w	r2, r2, #1
 800271c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2220      	movs	r2, #32
 8002722:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800272e:	2300      	movs	r3, #0
 8002730:	e000      	b.n	8002734 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002732:	2302      	movs	r3, #2
  }
}
 8002734:	4618      	mov	r0, r3
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b20      	cmp	r3, #32
 8002754:	d139      	bne.n	80027ca <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800275c:	2b01      	cmp	r3, #1
 800275e:	d101      	bne.n	8002764 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002760:	2302      	movs	r3, #2
 8002762:	e033      	b.n	80027cc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2224      	movs	r2, #36	@ 0x24
 8002770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 0201 	bic.w	r2, r2, #1
 8002782:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002792:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	021b      	lsls	r3, r3, #8
 8002798:	68fa      	ldr	r2, [r7, #12]
 800279a:	4313      	orrs	r3, r2
 800279c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f042 0201 	orr.w	r2, r2, #1
 80027b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2220      	movs	r2, #32
 80027ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027c6:	2300      	movs	r3, #0
 80027c8:	e000      	b.n	80027cc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80027ca:	2302      	movs	r3, #2
  }
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3714      	adds	r7, #20
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80027dc:	4b04      	ldr	r3, [pc, #16]	@ (80027f0 <HAL_PWREx_GetVoltageRange+0x18>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	40007000 	.word	0x40007000

080027f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002802:	d130      	bne.n	8002866 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002804:	4b23      	ldr	r3, [pc, #140]	@ (8002894 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800280c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002810:	d038      	beq.n	8002884 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002812:	4b20      	ldr	r3, [pc, #128]	@ (8002894 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800281a:	4a1e      	ldr	r2, [pc, #120]	@ (8002894 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800281c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002820:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002822:	4b1d      	ldr	r3, [pc, #116]	@ (8002898 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2232      	movs	r2, #50	@ 0x32
 8002828:	fb02 f303 	mul.w	r3, r2, r3
 800282c:	4a1b      	ldr	r2, [pc, #108]	@ (800289c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800282e:	fba2 2303 	umull	r2, r3, r2, r3
 8002832:	0c9b      	lsrs	r3, r3, #18
 8002834:	3301      	adds	r3, #1
 8002836:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002838:	e002      	b.n	8002840 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	3b01      	subs	r3, #1
 800283e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002840:	4b14      	ldr	r3, [pc, #80]	@ (8002894 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002842:	695b      	ldr	r3, [r3, #20]
 8002844:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002848:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800284c:	d102      	bne.n	8002854 <HAL_PWREx_ControlVoltageScaling+0x60>
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1f2      	bne.n	800283a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002854:	4b0f      	ldr	r3, [pc, #60]	@ (8002894 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800285c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002860:	d110      	bne.n	8002884 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e00f      	b.n	8002886 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002866:	4b0b      	ldr	r3, [pc, #44]	@ (8002894 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800286e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002872:	d007      	beq.n	8002884 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002874:	4b07      	ldr	r3, [pc, #28]	@ (8002894 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800287c:	4a05      	ldr	r2, [pc, #20]	@ (8002894 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800287e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002882:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3714      	adds	r7, #20
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	40007000 	.word	0x40007000
 8002898:	20000000 	.word	0x20000000
 800289c:	431bde83 	.word	0x431bde83

080028a0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b088      	sub	sp, #32
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e3ca      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028b2:	4b97      	ldr	r3, [pc, #604]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f003 030c 	and.w	r3, r3, #12
 80028ba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028bc:	4b94      	ldr	r3, [pc, #592]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0310 	and.w	r3, r3, #16
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f000 80e4 	beq.w	8002a9c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d007      	beq.n	80028ea <HAL_RCC_OscConfig+0x4a>
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	2b0c      	cmp	r3, #12
 80028de:	f040 808b 	bne.w	80029f8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	f040 8087 	bne.w	80029f8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028ea:	4b89      	ldr	r3, [pc, #548]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d005      	beq.n	8002902 <HAL_RCC_OscConfig+0x62>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e3a2      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a1a      	ldr	r2, [r3, #32]
 8002906:	4b82      	ldr	r3, [pc, #520]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0308 	and.w	r3, r3, #8
 800290e:	2b00      	cmp	r3, #0
 8002910:	d004      	beq.n	800291c <HAL_RCC_OscConfig+0x7c>
 8002912:	4b7f      	ldr	r3, [pc, #508]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800291a:	e005      	b.n	8002928 <HAL_RCC_OscConfig+0x88>
 800291c:	4b7c      	ldr	r3, [pc, #496]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 800291e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002922:	091b      	lsrs	r3, r3, #4
 8002924:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002928:	4293      	cmp	r3, r2
 800292a:	d223      	bcs.n	8002974 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	4618      	mov	r0, r3
 8002932:	f000 fd87 	bl	8003444 <RCC_SetFlashLatencyFromMSIRange>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e383      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002940:	4b73      	ldr	r3, [pc, #460]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a72      	ldr	r2, [pc, #456]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002946:	f043 0308 	orr.w	r3, r3, #8
 800294a:	6013      	str	r3, [r2, #0]
 800294c:	4b70      	ldr	r3, [pc, #448]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6a1b      	ldr	r3, [r3, #32]
 8002958:	496d      	ldr	r1, [pc, #436]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 800295a:	4313      	orrs	r3, r2
 800295c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800295e:	4b6c      	ldr	r3, [pc, #432]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	69db      	ldr	r3, [r3, #28]
 800296a:	021b      	lsls	r3, r3, #8
 800296c:	4968      	ldr	r1, [pc, #416]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 800296e:	4313      	orrs	r3, r2
 8002970:	604b      	str	r3, [r1, #4]
 8002972:	e025      	b.n	80029c0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002974:	4b66      	ldr	r3, [pc, #408]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a65      	ldr	r2, [pc, #404]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 800297a:	f043 0308 	orr.w	r3, r3, #8
 800297e:	6013      	str	r3, [r2, #0]
 8002980:	4b63      	ldr	r3, [pc, #396]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	4960      	ldr	r1, [pc, #384]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 800298e:	4313      	orrs	r3, r2
 8002990:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002992:	4b5f      	ldr	r3, [pc, #380]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	69db      	ldr	r3, [r3, #28]
 800299e:	021b      	lsls	r3, r3, #8
 80029a0:	495b      	ldr	r1, [pc, #364]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d109      	bne.n	80029c0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6a1b      	ldr	r3, [r3, #32]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f000 fd47 	bl	8003444 <RCC_SetFlashLatencyFromMSIRange>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e343      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029c0:	f000 fc4a 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 80029c4:	4602      	mov	r2, r0
 80029c6:	4b52      	ldr	r3, [pc, #328]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	091b      	lsrs	r3, r3, #4
 80029cc:	f003 030f 	and.w	r3, r3, #15
 80029d0:	4950      	ldr	r1, [pc, #320]	@ (8002b14 <HAL_RCC_OscConfig+0x274>)
 80029d2:	5ccb      	ldrb	r3, [r1, r3]
 80029d4:	f003 031f 	and.w	r3, r3, #31
 80029d8:	fa22 f303 	lsr.w	r3, r2, r3
 80029dc:	4a4e      	ldr	r2, [pc, #312]	@ (8002b18 <HAL_RCC_OscConfig+0x278>)
 80029de:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80029e0:	4b4e      	ldr	r3, [pc, #312]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fe fe83 	bl	80016f0 <HAL_InitTick>
 80029ea:	4603      	mov	r3, r0
 80029ec:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80029ee:	7bfb      	ldrb	r3, [r7, #15]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d052      	beq.n	8002a9a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80029f4:	7bfb      	ldrb	r3, [r7, #15]
 80029f6:	e327      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d032      	beq.n	8002a66 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a00:	4b43      	ldr	r3, [pc, #268]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a42      	ldr	r2, [pc, #264]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002a06:	f043 0301 	orr.w	r3, r3, #1
 8002a0a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a0c:	f7ff f8de 	bl	8001bcc <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a14:	f7ff f8da 	bl	8001bcc <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e310      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a26:	4b3a      	ldr	r3, [pc, #232]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d0f0      	beq.n	8002a14 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a32:	4b37      	ldr	r3, [pc, #220]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a36      	ldr	r2, [pc, #216]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002a38:	f043 0308 	orr.w	r3, r3, #8
 8002a3c:	6013      	str	r3, [r2, #0]
 8002a3e:	4b34      	ldr	r3, [pc, #208]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	4931      	ldr	r1, [pc, #196]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a50:	4b2f      	ldr	r3, [pc, #188]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	69db      	ldr	r3, [r3, #28]
 8002a5c:	021b      	lsls	r3, r3, #8
 8002a5e:	492c      	ldr	r1, [pc, #176]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	604b      	str	r3, [r1, #4]
 8002a64:	e01a      	b.n	8002a9c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a66:	4b2a      	ldr	r3, [pc, #168]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a29      	ldr	r2, [pc, #164]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002a6c:	f023 0301 	bic.w	r3, r3, #1
 8002a70:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a72:	f7ff f8ab 	bl	8001bcc <HAL_GetTick>
 8002a76:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a78:	e008      	b.n	8002a8c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a7a:	f7ff f8a7 	bl	8001bcc <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d901      	bls.n	8002a8c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e2dd      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a8c:	4b20      	ldr	r3, [pc, #128]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1f0      	bne.n	8002a7a <HAL_RCC_OscConfig+0x1da>
 8002a98:	e000      	b.n	8002a9c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a9a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d074      	beq.n	8002b92 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	2b08      	cmp	r3, #8
 8002aac:	d005      	beq.n	8002aba <HAL_RCC_OscConfig+0x21a>
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	2b0c      	cmp	r3, #12
 8002ab2:	d10e      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	2b03      	cmp	r3, #3
 8002ab8:	d10b      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aba:	4b15      	ldr	r3, [pc, #84]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d064      	beq.n	8002b90 <HAL_RCC_OscConfig+0x2f0>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d160      	bne.n	8002b90 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e2ba      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ada:	d106      	bne.n	8002aea <HAL_RCC_OscConfig+0x24a>
 8002adc:	4b0c      	ldr	r3, [pc, #48]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a0b      	ldr	r2, [pc, #44]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002ae2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ae6:	6013      	str	r3, [r2, #0]
 8002ae8:	e026      	b.n	8002b38 <HAL_RCC_OscConfig+0x298>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002af2:	d115      	bne.n	8002b20 <HAL_RCC_OscConfig+0x280>
 8002af4:	4b06      	ldr	r3, [pc, #24]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a05      	ldr	r2, [pc, #20]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002afa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002afe:	6013      	str	r3, [r2, #0]
 8002b00:	4b03      	ldr	r3, [pc, #12]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a02      	ldr	r2, [pc, #8]	@ (8002b10 <HAL_RCC_OscConfig+0x270>)
 8002b06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b0a:	6013      	str	r3, [r2, #0]
 8002b0c:	e014      	b.n	8002b38 <HAL_RCC_OscConfig+0x298>
 8002b0e:	bf00      	nop
 8002b10:	40021000 	.word	0x40021000
 8002b14:	0800ac40 	.word	0x0800ac40
 8002b18:	20000000 	.word	0x20000000
 8002b1c:	20000004 	.word	0x20000004
 8002b20:	4ba0      	ldr	r3, [pc, #640]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a9f      	ldr	r2, [pc, #636]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002b26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b2a:	6013      	str	r3, [r2, #0]
 8002b2c:	4b9d      	ldr	r3, [pc, #628]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a9c      	ldr	r2, [pc, #624]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002b32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d013      	beq.n	8002b68 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b40:	f7ff f844 	bl	8001bcc <HAL_GetTick>
 8002b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b46:	e008      	b.n	8002b5a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b48:	f7ff f840 	bl	8001bcc <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	2b64      	cmp	r3, #100	@ 0x64
 8002b54:	d901      	bls.n	8002b5a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e276      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b5a:	4b92      	ldr	r3, [pc, #584]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d0f0      	beq.n	8002b48 <HAL_RCC_OscConfig+0x2a8>
 8002b66:	e014      	b.n	8002b92 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b68:	f7ff f830 	bl	8001bcc <HAL_GetTick>
 8002b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b6e:	e008      	b.n	8002b82 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b70:	f7ff f82c 	bl	8001bcc <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	2b64      	cmp	r3, #100	@ 0x64
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e262      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b82:	4b88      	ldr	r3, [pc, #544]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1f0      	bne.n	8002b70 <HAL_RCC_OscConfig+0x2d0>
 8002b8e:	e000      	b.n	8002b92 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d060      	beq.n	8002c60 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	2b04      	cmp	r3, #4
 8002ba2:	d005      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x310>
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	2b0c      	cmp	r3, #12
 8002ba8:	d119      	bne.n	8002bde <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d116      	bne.n	8002bde <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bb0:	4b7c      	ldr	r3, [pc, #496]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d005      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x328>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d101      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e23f      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bc8:	4b76      	ldr	r3, [pc, #472]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	691b      	ldr	r3, [r3, #16]
 8002bd4:	061b      	lsls	r3, r3, #24
 8002bd6:	4973      	ldr	r1, [pc, #460]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bdc:	e040      	b.n	8002c60 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d023      	beq.n	8002c2e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002be6:	4b6f      	ldr	r3, [pc, #444]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a6e      	ldr	r2, [pc, #440]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002bec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf2:	f7fe ffeb 	bl	8001bcc <HAL_GetTick>
 8002bf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bf8:	e008      	b.n	8002c0c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bfa:	f7fe ffe7 	bl	8001bcc <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d901      	bls.n	8002c0c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e21d      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c0c:	4b65      	ldr	r3, [pc, #404]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d0f0      	beq.n	8002bfa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c18:	4b62      	ldr	r3, [pc, #392]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	061b      	lsls	r3, r3, #24
 8002c26:	495f      	ldr	r1, [pc, #380]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	604b      	str	r3, [r1, #4]
 8002c2c:	e018      	b.n	8002c60 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c2e:	4b5d      	ldr	r3, [pc, #372]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a5c      	ldr	r2, [pc, #368]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002c34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c3a:	f7fe ffc7 	bl	8001bcc <HAL_GetTick>
 8002c3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c40:	e008      	b.n	8002c54 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c42:	f7fe ffc3 	bl	8001bcc <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e1f9      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c54:	4b53      	ldr	r3, [pc, #332]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d1f0      	bne.n	8002c42 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0308 	and.w	r3, r3, #8
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d03c      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	695b      	ldr	r3, [r3, #20]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d01c      	beq.n	8002cae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c74:	4b4b      	ldr	r3, [pc, #300]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002c76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c7a:	4a4a      	ldr	r2, [pc, #296]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002c7c:	f043 0301 	orr.w	r3, r3, #1
 8002c80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c84:	f7fe ffa2 	bl	8001bcc <HAL_GetTick>
 8002c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c8a:	e008      	b.n	8002c9e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c8c:	f7fe ff9e 	bl	8001bcc <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e1d4      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c9e:	4b41      	ldr	r3, [pc, #260]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002ca0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ca4:	f003 0302 	and.w	r3, r3, #2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d0ef      	beq.n	8002c8c <HAL_RCC_OscConfig+0x3ec>
 8002cac:	e01b      	b.n	8002ce6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cae:	4b3d      	ldr	r3, [pc, #244]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002cb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cb4:	4a3b      	ldr	r2, [pc, #236]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002cb6:	f023 0301 	bic.w	r3, r3, #1
 8002cba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cbe:	f7fe ff85 	bl	8001bcc <HAL_GetTick>
 8002cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cc4:	e008      	b.n	8002cd8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cc6:	f7fe ff81 	bl	8001bcc <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d901      	bls.n	8002cd8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e1b7      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cd8:	4b32      	ldr	r3, [pc, #200]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1ef      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0304 	and.w	r3, r3, #4
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 80a6 	beq.w	8002e40 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002cf8:	4b2a      	ldr	r3, [pc, #168]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d10d      	bne.n	8002d20 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d04:	4b27      	ldr	r3, [pc, #156]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d08:	4a26      	ldr	r2, [pc, #152]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002d0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d10:	4b24      	ldr	r3, [pc, #144]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d18:	60bb      	str	r3, [r7, #8]
 8002d1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d20:	4b21      	ldr	r3, [pc, #132]	@ (8002da8 <HAL_RCC_OscConfig+0x508>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d118      	bne.n	8002d5e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d2c:	4b1e      	ldr	r3, [pc, #120]	@ (8002da8 <HAL_RCC_OscConfig+0x508>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a1d      	ldr	r2, [pc, #116]	@ (8002da8 <HAL_RCC_OscConfig+0x508>)
 8002d32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d38:	f7fe ff48 	bl	8001bcc <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d3e:	e008      	b.n	8002d52 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d40:	f7fe ff44 	bl	8001bcc <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e17a      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d52:	4b15      	ldr	r3, [pc, #84]	@ (8002da8 <HAL_RCC_OscConfig+0x508>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d0f0      	beq.n	8002d40 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d108      	bne.n	8002d78 <HAL_RCC_OscConfig+0x4d8>
 8002d66:	4b0f      	ldr	r3, [pc, #60]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002d6e:	f043 0301 	orr.w	r3, r3, #1
 8002d72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d76:	e029      	b.n	8002dcc <HAL_RCC_OscConfig+0x52c>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	2b05      	cmp	r3, #5
 8002d7e:	d115      	bne.n	8002dac <HAL_RCC_OscConfig+0x50c>
 8002d80:	4b08      	ldr	r3, [pc, #32]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d86:	4a07      	ldr	r2, [pc, #28]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002d88:	f043 0304 	orr.w	r3, r3, #4
 8002d8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d90:	4b04      	ldr	r3, [pc, #16]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d96:	4a03      	ldr	r2, [pc, #12]	@ (8002da4 <HAL_RCC_OscConfig+0x504>)
 8002d98:	f043 0301 	orr.w	r3, r3, #1
 8002d9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002da0:	e014      	b.n	8002dcc <HAL_RCC_OscConfig+0x52c>
 8002da2:	bf00      	nop
 8002da4:	40021000 	.word	0x40021000
 8002da8:	40007000 	.word	0x40007000
 8002dac:	4b9c      	ldr	r3, [pc, #624]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002db2:	4a9b      	ldr	r2, [pc, #620]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002db4:	f023 0301 	bic.w	r3, r3, #1
 8002db8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002dbc:	4b98      	ldr	r3, [pc, #608]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dc2:	4a97      	ldr	r2, [pc, #604]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002dc4:	f023 0304 	bic.w	r3, r3, #4
 8002dc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d016      	beq.n	8002e02 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dd4:	f7fe fefa 	bl	8001bcc <HAL_GetTick>
 8002dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dda:	e00a      	b.n	8002df2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ddc:	f7fe fef6 	bl	8001bcc <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e12a      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002df2:	4b8b      	ldr	r3, [pc, #556]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002df8:	f003 0302 	and.w	r3, r3, #2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0ed      	beq.n	8002ddc <HAL_RCC_OscConfig+0x53c>
 8002e00:	e015      	b.n	8002e2e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e02:	f7fe fee3 	bl	8001bcc <HAL_GetTick>
 8002e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e08:	e00a      	b.n	8002e20 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e0a:	f7fe fedf 	bl	8001bcc <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e113      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e20:	4b7f      	ldr	r3, [pc, #508]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1ed      	bne.n	8002e0a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e2e:	7ffb      	ldrb	r3, [r7, #31]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d105      	bne.n	8002e40 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e34:	4b7a      	ldr	r3, [pc, #488]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e38:	4a79      	ldr	r2, [pc, #484]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002e3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e3e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f000 80fe 	beq.w	8003046 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	f040 80d0 	bne.w	8002ff4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002e54:	4b72      	ldr	r3, [pc, #456]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	f003 0203 	and.w	r2, r3, #3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d130      	bne.n	8002eca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e72:	3b01      	subs	r3, #1
 8002e74:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d127      	bne.n	8002eca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e84:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d11f      	bne.n	8002eca <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e94:	2a07      	cmp	r2, #7
 8002e96:	bf14      	ite	ne
 8002e98:	2201      	movne	r2, #1
 8002e9a:	2200      	moveq	r2, #0
 8002e9c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d113      	bne.n	8002eca <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eac:	085b      	lsrs	r3, r3, #1
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d109      	bne.n	8002eca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec0:	085b      	lsrs	r3, r3, #1
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d06e      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	2b0c      	cmp	r3, #12
 8002ece:	d069      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002ed0:	4b53      	ldr	r3, [pc, #332]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d105      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002edc:	4b50      	ldr	r3, [pc, #320]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e0ad      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002eec:	4b4c      	ldr	r3, [pc, #304]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a4b      	ldr	r2, [pc, #300]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002ef2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ef6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ef8:	f7fe fe68 	bl	8001bcc <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f00:	f7fe fe64 	bl	8001bcc <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e09a      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f12:	4b43      	ldr	r3, [pc, #268]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1f0      	bne.n	8002f00 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f1e:	4b40      	ldr	r3, [pc, #256]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002f20:	68da      	ldr	r2, [r3, #12]
 8002f22:	4b40      	ldr	r3, [pc, #256]	@ (8003024 <HAL_RCC_OscConfig+0x784>)
 8002f24:	4013      	ands	r3, r2
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002f2e:	3a01      	subs	r2, #1
 8002f30:	0112      	lsls	r2, r2, #4
 8002f32:	4311      	orrs	r1, r2
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002f38:	0212      	lsls	r2, r2, #8
 8002f3a:	4311      	orrs	r1, r2
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002f40:	0852      	lsrs	r2, r2, #1
 8002f42:	3a01      	subs	r2, #1
 8002f44:	0552      	lsls	r2, r2, #21
 8002f46:	4311      	orrs	r1, r2
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002f4c:	0852      	lsrs	r2, r2, #1
 8002f4e:	3a01      	subs	r2, #1
 8002f50:	0652      	lsls	r2, r2, #25
 8002f52:	4311      	orrs	r1, r2
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002f58:	0912      	lsrs	r2, r2, #4
 8002f5a:	0452      	lsls	r2, r2, #17
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	4930      	ldr	r1, [pc, #192]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002f60:	4313      	orrs	r3, r2
 8002f62:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002f64:	4b2e      	ldr	r3, [pc, #184]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a2d      	ldr	r2, [pc, #180]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002f6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f6e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f70:	4b2b      	ldr	r3, [pc, #172]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	4a2a      	ldr	r2, [pc, #168]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002f76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f7a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f7c:	f7fe fe26 	bl	8001bcc <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f84:	f7fe fe22 	bl	8001bcc <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e058      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f96:	4b22      	ldr	r3, [pc, #136]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0f0      	beq.n	8002f84 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fa2:	e050      	b.n	8003046 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e04f      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d148      	bne.n	8003046 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a19      	ldr	r2, [pc, #100]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002fba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fbe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fc0:	4b17      	ldr	r3, [pc, #92]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	4a16      	ldr	r2, [pc, #88]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002fc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002fcc:	f7fe fdfe 	bl	8001bcc <HAL_GetTick>
 8002fd0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fd2:	e008      	b.n	8002fe6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd4:	f7fe fdfa 	bl	8001bcc <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e030      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d0f0      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x734>
 8002ff2:	e028      	b.n	8003046 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	2b0c      	cmp	r3, #12
 8002ff8:	d023      	beq.n	8003042 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ffa:	4b09      	ldr	r3, [pc, #36]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a08      	ldr	r2, [pc, #32]	@ (8003020 <HAL_RCC_OscConfig+0x780>)
 8003000:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003004:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003006:	f7fe fde1 	bl	8001bcc <HAL_GetTick>
 800300a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800300c:	e00c      	b.n	8003028 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800300e:	f7fe fddd 	bl	8001bcc <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d905      	bls.n	8003028 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e013      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
 8003020:	40021000 	.word	0x40021000
 8003024:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003028:	4b09      	ldr	r3, [pc, #36]	@ (8003050 <HAL_RCC_OscConfig+0x7b0>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1ec      	bne.n	800300e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003034:	4b06      	ldr	r3, [pc, #24]	@ (8003050 <HAL_RCC_OscConfig+0x7b0>)
 8003036:	68da      	ldr	r2, [r3, #12]
 8003038:	4905      	ldr	r1, [pc, #20]	@ (8003050 <HAL_RCC_OscConfig+0x7b0>)
 800303a:	4b06      	ldr	r3, [pc, #24]	@ (8003054 <HAL_RCC_OscConfig+0x7b4>)
 800303c:	4013      	ands	r3, r2
 800303e:	60cb      	str	r3, [r1, #12]
 8003040:	e001      	b.n	8003046 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e000      	b.n	8003048 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003046:	2300      	movs	r3, #0
}
 8003048:	4618      	mov	r0, r3
 800304a:	3720      	adds	r7, #32
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	40021000 	.word	0x40021000
 8003054:	feeefffc 	.word	0xfeeefffc

08003058 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d101      	bne.n	800306c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e0e7      	b.n	800323c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800306c:	4b75      	ldr	r3, [pc, #468]	@ (8003244 <HAL_RCC_ClockConfig+0x1ec>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0307 	and.w	r3, r3, #7
 8003074:	683a      	ldr	r2, [r7, #0]
 8003076:	429a      	cmp	r2, r3
 8003078:	d910      	bls.n	800309c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800307a:	4b72      	ldr	r3, [pc, #456]	@ (8003244 <HAL_RCC_ClockConfig+0x1ec>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f023 0207 	bic.w	r2, r3, #7
 8003082:	4970      	ldr	r1, [pc, #448]	@ (8003244 <HAL_RCC_ClockConfig+0x1ec>)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	4313      	orrs	r3, r2
 8003088:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800308a:	4b6e      	ldr	r3, [pc, #440]	@ (8003244 <HAL_RCC_ClockConfig+0x1ec>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0307 	and.w	r3, r3, #7
 8003092:	683a      	ldr	r2, [r7, #0]
 8003094:	429a      	cmp	r2, r3
 8003096:	d001      	beq.n	800309c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e0cf      	b.n	800323c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d010      	beq.n	80030ca <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	4b66      	ldr	r3, [pc, #408]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d908      	bls.n	80030ca <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030b8:	4b63      	ldr	r3, [pc, #396]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	4960      	ldr	r1, [pc, #384]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d04c      	beq.n	8003170 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	2b03      	cmp	r3, #3
 80030dc:	d107      	bne.n	80030ee <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030de:	4b5a      	ldr	r3, [pc, #360]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d121      	bne.n	800312e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e0a6      	b.n	800323c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d107      	bne.n	8003106 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030f6:	4b54      	ldr	r3, [pc, #336]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d115      	bne.n	800312e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e09a      	b.n	800323c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d107      	bne.n	800311e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800310e:	4b4e      	ldr	r3, [pc, #312]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d109      	bne.n	800312e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e08e      	b.n	800323c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800311e:	4b4a      	ldr	r3, [pc, #296]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003126:	2b00      	cmp	r3, #0
 8003128:	d101      	bne.n	800312e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e086      	b.n	800323c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800312e:	4b46      	ldr	r3, [pc, #280]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f023 0203 	bic.w	r2, r3, #3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	4943      	ldr	r1, [pc, #268]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 800313c:	4313      	orrs	r3, r2
 800313e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003140:	f7fe fd44 	bl	8001bcc <HAL_GetTick>
 8003144:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003146:	e00a      	b.n	800315e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003148:	f7fe fd40 	bl	8001bcc <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003156:	4293      	cmp	r3, r2
 8003158:	d901      	bls.n	800315e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e06e      	b.n	800323c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800315e:	4b3a      	ldr	r3, [pc, #232]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f003 020c 	and.w	r2, r3, #12
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	429a      	cmp	r2, r3
 800316e:	d1eb      	bne.n	8003148 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d010      	beq.n	800319e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689a      	ldr	r2, [r3, #8]
 8003180:	4b31      	ldr	r3, [pc, #196]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003188:	429a      	cmp	r2, r3
 800318a:	d208      	bcs.n	800319e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800318c:	4b2e      	ldr	r3, [pc, #184]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	492b      	ldr	r1, [pc, #172]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 800319a:	4313      	orrs	r3, r2
 800319c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800319e:	4b29      	ldr	r3, [pc, #164]	@ (8003244 <HAL_RCC_ClockConfig+0x1ec>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0307 	and.w	r3, r3, #7
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d210      	bcs.n	80031ce <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ac:	4b25      	ldr	r3, [pc, #148]	@ (8003244 <HAL_RCC_ClockConfig+0x1ec>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f023 0207 	bic.w	r2, r3, #7
 80031b4:	4923      	ldr	r1, [pc, #140]	@ (8003244 <HAL_RCC_ClockConfig+0x1ec>)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031bc:	4b21      	ldr	r3, [pc, #132]	@ (8003244 <HAL_RCC_ClockConfig+0x1ec>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	683a      	ldr	r2, [r7, #0]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d001      	beq.n	80031ce <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e036      	b.n	800323c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0304 	and.w	r3, r3, #4
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d008      	beq.n	80031ec <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031da:	4b1b      	ldr	r3, [pc, #108]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	4918      	ldr	r1, [pc, #96]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0308 	and.w	r3, r3, #8
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d009      	beq.n	800320c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031f8:	4b13      	ldr	r3, [pc, #76]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	00db      	lsls	r3, r3, #3
 8003206:	4910      	ldr	r1, [pc, #64]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 8003208:	4313      	orrs	r3, r2
 800320a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800320c:	f000 f824 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 8003210:	4602      	mov	r2, r0
 8003212:	4b0d      	ldr	r3, [pc, #52]	@ (8003248 <HAL_RCC_ClockConfig+0x1f0>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	091b      	lsrs	r3, r3, #4
 8003218:	f003 030f 	and.w	r3, r3, #15
 800321c:	490b      	ldr	r1, [pc, #44]	@ (800324c <HAL_RCC_ClockConfig+0x1f4>)
 800321e:	5ccb      	ldrb	r3, [r1, r3]
 8003220:	f003 031f 	and.w	r3, r3, #31
 8003224:	fa22 f303 	lsr.w	r3, r2, r3
 8003228:	4a09      	ldr	r2, [pc, #36]	@ (8003250 <HAL_RCC_ClockConfig+0x1f8>)
 800322a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800322c:	4b09      	ldr	r3, [pc, #36]	@ (8003254 <HAL_RCC_ClockConfig+0x1fc>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4618      	mov	r0, r3
 8003232:	f7fe fa5d 	bl	80016f0 <HAL_InitTick>
 8003236:	4603      	mov	r3, r0
 8003238:	72fb      	strb	r3, [r7, #11]

  return status;
 800323a:	7afb      	ldrb	r3, [r7, #11]
}
 800323c:	4618      	mov	r0, r3
 800323e:	3710      	adds	r7, #16
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	40022000 	.word	0x40022000
 8003248:	40021000 	.word	0x40021000
 800324c:	0800ac40 	.word	0x0800ac40
 8003250:	20000000 	.word	0x20000000
 8003254:	20000004 	.word	0x20000004

08003258 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003258:	b480      	push	{r7}
 800325a:	b089      	sub	sp, #36	@ 0x24
 800325c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800325e:	2300      	movs	r3, #0
 8003260:	61fb      	str	r3, [r7, #28]
 8003262:	2300      	movs	r3, #0
 8003264:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003266:	4b3e      	ldr	r3, [pc, #248]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x108>)
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f003 030c 	and.w	r3, r3, #12
 800326e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003270:	4b3b      	ldr	r3, [pc, #236]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x108>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	f003 0303 	and.w	r3, r3, #3
 8003278:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d005      	beq.n	800328c <HAL_RCC_GetSysClockFreq+0x34>
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	2b0c      	cmp	r3, #12
 8003284:	d121      	bne.n	80032ca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d11e      	bne.n	80032ca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800328c:	4b34      	ldr	r3, [pc, #208]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x108>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0308 	and.w	r3, r3, #8
 8003294:	2b00      	cmp	r3, #0
 8003296:	d107      	bne.n	80032a8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003298:	4b31      	ldr	r3, [pc, #196]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x108>)
 800329a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800329e:	0a1b      	lsrs	r3, r3, #8
 80032a0:	f003 030f 	and.w	r3, r3, #15
 80032a4:	61fb      	str	r3, [r7, #28]
 80032a6:	e005      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80032a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x108>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	091b      	lsrs	r3, r3, #4
 80032ae:	f003 030f 	and.w	r3, r3, #15
 80032b2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80032b4:	4a2b      	ldr	r2, [pc, #172]	@ (8003364 <HAL_RCC_GetSysClockFreq+0x10c>)
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032bc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d10d      	bne.n	80032e0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032c8:	e00a      	b.n	80032e0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	2b04      	cmp	r3, #4
 80032ce:	d102      	bne.n	80032d6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80032d0:	4b25      	ldr	r3, [pc, #148]	@ (8003368 <HAL_RCC_GetSysClockFreq+0x110>)
 80032d2:	61bb      	str	r3, [r7, #24]
 80032d4:	e004      	b.n	80032e0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	2b08      	cmp	r3, #8
 80032da:	d101      	bne.n	80032e0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032dc:	4b23      	ldr	r3, [pc, #140]	@ (800336c <HAL_RCC_GetSysClockFreq+0x114>)
 80032de:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	2b0c      	cmp	r3, #12
 80032e4:	d134      	bne.n	8003350 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x108>)
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	f003 0303 	and.w	r3, r3, #3
 80032ee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d003      	beq.n	80032fe <HAL_RCC_GetSysClockFreq+0xa6>
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	2b03      	cmp	r3, #3
 80032fa:	d003      	beq.n	8003304 <HAL_RCC_GetSysClockFreq+0xac>
 80032fc:	e005      	b.n	800330a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80032fe:	4b1a      	ldr	r3, [pc, #104]	@ (8003368 <HAL_RCC_GetSysClockFreq+0x110>)
 8003300:	617b      	str	r3, [r7, #20]
      break;
 8003302:	e005      	b.n	8003310 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003304:	4b19      	ldr	r3, [pc, #100]	@ (800336c <HAL_RCC_GetSysClockFreq+0x114>)
 8003306:	617b      	str	r3, [r7, #20]
      break;
 8003308:	e002      	b.n	8003310 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	617b      	str	r3, [r7, #20]
      break;
 800330e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003310:	4b13      	ldr	r3, [pc, #76]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x108>)
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	091b      	lsrs	r3, r3, #4
 8003316:	f003 0307 	and.w	r3, r3, #7
 800331a:	3301      	adds	r3, #1
 800331c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800331e:	4b10      	ldr	r3, [pc, #64]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x108>)
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	0a1b      	lsrs	r3, r3, #8
 8003324:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003328:	697a      	ldr	r2, [r7, #20]
 800332a:	fb03 f202 	mul.w	r2, r3, r2
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	fbb2 f3f3 	udiv	r3, r2, r3
 8003334:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003336:	4b0a      	ldr	r3, [pc, #40]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x108>)
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	0e5b      	lsrs	r3, r3, #25
 800333c:	f003 0303 	and.w	r3, r3, #3
 8003340:	3301      	adds	r3, #1
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003346:	697a      	ldr	r2, [r7, #20]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	fbb2 f3f3 	udiv	r3, r2, r3
 800334e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003350:	69bb      	ldr	r3, [r7, #24]
}
 8003352:	4618      	mov	r0, r3
 8003354:	3724      	adds	r7, #36	@ 0x24
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	40021000 	.word	0x40021000
 8003364:	0800ac58 	.word	0x0800ac58
 8003368:	00f42400 	.word	0x00f42400
 800336c:	007a1200 	.word	0x007a1200

08003370 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003374:	4b03      	ldr	r3, [pc, #12]	@ (8003384 <HAL_RCC_GetHCLKFreq+0x14>)
 8003376:	681b      	ldr	r3, [r3, #0]
}
 8003378:	4618      	mov	r0, r3
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	20000000 	.word	0x20000000

08003388 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800338c:	f7ff fff0 	bl	8003370 <HAL_RCC_GetHCLKFreq>
 8003390:	4602      	mov	r2, r0
 8003392:	4b06      	ldr	r3, [pc, #24]	@ (80033ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	0a1b      	lsrs	r3, r3, #8
 8003398:	f003 0307 	and.w	r3, r3, #7
 800339c:	4904      	ldr	r1, [pc, #16]	@ (80033b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800339e:	5ccb      	ldrb	r3, [r1, r3]
 80033a0:	f003 031f 	and.w	r3, r3, #31
 80033a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40021000 	.word	0x40021000
 80033b0:	0800ac50 	.word	0x0800ac50

080033b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80033b8:	f7ff ffda 	bl	8003370 <HAL_RCC_GetHCLKFreq>
 80033bc:	4602      	mov	r2, r0
 80033be:	4b06      	ldr	r3, [pc, #24]	@ (80033d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	0adb      	lsrs	r3, r3, #11
 80033c4:	f003 0307 	and.w	r3, r3, #7
 80033c8:	4904      	ldr	r1, [pc, #16]	@ (80033dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80033ca:	5ccb      	ldrb	r3, [r1, r3]
 80033cc:	f003 031f 	and.w	r3, r3, #31
 80033d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	40021000 	.word	0x40021000
 80033dc:	0800ac50 	.word	0x0800ac50

080033e0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	220f      	movs	r2, #15
 80033ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80033f0:	4b12      	ldr	r3, [pc, #72]	@ (800343c <HAL_RCC_GetClockConfig+0x5c>)
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f003 0203 	and.w	r2, r3, #3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80033fc:	4b0f      	ldr	r3, [pc, #60]	@ (800343c <HAL_RCC_GetClockConfig+0x5c>)
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003408:	4b0c      	ldr	r3, [pc, #48]	@ (800343c <HAL_RCC_GetClockConfig+0x5c>)
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003414:	4b09      	ldr	r3, [pc, #36]	@ (800343c <HAL_RCC_GetClockConfig+0x5c>)
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	08db      	lsrs	r3, r3, #3
 800341a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003422:	4b07      	ldr	r3, [pc, #28]	@ (8003440 <HAL_RCC_GetClockConfig+0x60>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0207 	and.w	r2, r3, #7
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	601a      	str	r2, [r3, #0]
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	40021000 	.word	0x40021000
 8003440:	40022000 	.word	0x40022000

08003444 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b086      	sub	sp, #24
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800344c:	2300      	movs	r3, #0
 800344e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003450:	4b2a      	ldr	r3, [pc, #168]	@ (80034fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003454:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d003      	beq.n	8003464 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800345c:	f7ff f9bc 	bl	80027d8 <HAL_PWREx_GetVoltageRange>
 8003460:	6178      	str	r0, [r7, #20]
 8003462:	e014      	b.n	800348e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003464:	4b25      	ldr	r3, [pc, #148]	@ (80034fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003468:	4a24      	ldr	r2, [pc, #144]	@ (80034fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800346a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800346e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003470:	4b22      	ldr	r3, [pc, #136]	@ (80034fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003474:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003478:	60fb      	str	r3, [r7, #12]
 800347a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800347c:	f7ff f9ac 	bl	80027d8 <HAL_PWREx_GetVoltageRange>
 8003480:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003482:	4b1e      	ldr	r3, [pc, #120]	@ (80034fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003486:	4a1d      	ldr	r2, [pc, #116]	@ (80034fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003488:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800348c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003494:	d10b      	bne.n	80034ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b80      	cmp	r3, #128	@ 0x80
 800349a:	d919      	bls.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2ba0      	cmp	r3, #160	@ 0xa0
 80034a0:	d902      	bls.n	80034a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034a2:	2302      	movs	r3, #2
 80034a4:	613b      	str	r3, [r7, #16]
 80034a6:	e013      	b.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034a8:	2301      	movs	r3, #1
 80034aa:	613b      	str	r3, [r7, #16]
 80034ac:	e010      	b.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b80      	cmp	r3, #128	@ 0x80
 80034b2:	d902      	bls.n	80034ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80034b4:	2303      	movs	r3, #3
 80034b6:	613b      	str	r3, [r7, #16]
 80034b8:	e00a      	b.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2b80      	cmp	r3, #128	@ 0x80
 80034be:	d102      	bne.n	80034c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034c0:	2302      	movs	r3, #2
 80034c2:	613b      	str	r3, [r7, #16]
 80034c4:	e004      	b.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b70      	cmp	r3, #112	@ 0x70
 80034ca:	d101      	bne.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034cc:	2301      	movs	r3, #1
 80034ce:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80034d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003500 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f023 0207 	bic.w	r2, r3, #7
 80034d8:	4909      	ldr	r1, [pc, #36]	@ (8003500 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80034e0:	4b07      	ldr	r3, [pc, #28]	@ (8003500 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d001      	beq.n	80034f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e000      	b.n	80034f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3718      	adds	r7, #24
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	40021000 	.word	0x40021000
 8003500:	40022000 	.word	0x40022000

08003504 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b086      	sub	sp, #24
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800350c:	2300      	movs	r3, #0
 800350e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003510:	2300      	movs	r3, #0
 8003512:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800351c:	2b00      	cmp	r3, #0
 800351e:	d041      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003524:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003528:	d02a      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800352a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800352e:	d824      	bhi.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003530:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003534:	d008      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003536:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800353a:	d81e      	bhi.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00a      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003540:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003544:	d010      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003546:	e018      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003548:	4b86      	ldr	r3, [pc, #536]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	4a85      	ldr	r2, [pc, #532]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800354e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003552:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003554:	e015      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	3304      	adds	r3, #4
 800355a:	2100      	movs	r1, #0
 800355c:	4618      	mov	r0, r3
 800355e:	f001 f829 	bl	80045b4 <RCCEx_PLLSAI1_Config>
 8003562:	4603      	mov	r3, r0
 8003564:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003566:	e00c      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	3320      	adds	r3, #32
 800356c:	2100      	movs	r1, #0
 800356e:	4618      	mov	r0, r3
 8003570:	f001 f914 	bl	800479c <RCCEx_PLLSAI2_Config>
 8003574:	4603      	mov	r3, r0
 8003576:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003578:	e003      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	74fb      	strb	r3, [r7, #19]
      break;
 800357e:	e000      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003580:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003582:	7cfb      	ldrb	r3, [r7, #19]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10b      	bne.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003588:	4b76      	ldr	r3, [pc, #472]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800358a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800358e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003596:	4973      	ldr	r1, [pc, #460]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003598:	4313      	orrs	r3, r2
 800359a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800359e:	e001      	b.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035a0:	7cfb      	ldrb	r3, [r7, #19]
 80035a2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d041      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80035b8:	d02a      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80035ba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80035be:	d824      	bhi.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80035c4:	d008      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80035c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80035ca:	d81e      	bhi.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00a      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80035d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035d4:	d010      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80035d6:	e018      	b.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035d8:	4b62      	ldr	r3, [pc, #392]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	4a61      	ldr	r2, [pc, #388]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035e2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035e4:	e015      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	3304      	adds	r3, #4
 80035ea:	2100      	movs	r1, #0
 80035ec:	4618      	mov	r0, r3
 80035ee:	f000 ffe1 	bl	80045b4 <RCCEx_PLLSAI1_Config>
 80035f2:	4603      	mov	r3, r0
 80035f4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035f6:	e00c      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3320      	adds	r3, #32
 80035fc:	2100      	movs	r1, #0
 80035fe:	4618      	mov	r0, r3
 8003600:	f001 f8cc 	bl	800479c <RCCEx_PLLSAI2_Config>
 8003604:	4603      	mov	r3, r0
 8003606:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003608:	e003      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	74fb      	strb	r3, [r7, #19]
      break;
 800360e:	e000      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003610:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003612:	7cfb      	ldrb	r3, [r7, #19]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d10b      	bne.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003618:	4b52      	ldr	r3, [pc, #328]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800361a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800361e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003626:	494f      	ldr	r1, [pc, #316]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003628:	4313      	orrs	r3, r2
 800362a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800362e:	e001      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003630:	7cfb      	ldrb	r3, [r7, #19]
 8003632:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 80a0 	beq.w	8003782 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003642:	2300      	movs	r3, #0
 8003644:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003646:	4b47      	ldr	r3, [pc, #284]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800364a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d101      	bne.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003652:	2301      	movs	r3, #1
 8003654:	e000      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003656:	2300      	movs	r3, #0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00d      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800365c:	4b41      	ldr	r3, [pc, #260]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800365e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003660:	4a40      	ldr	r2, [pc, #256]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003662:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003666:	6593      	str	r3, [r2, #88]	@ 0x58
 8003668:	4b3e      	ldr	r3, [pc, #248]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800366a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800366c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003670:	60bb      	str	r3, [r7, #8]
 8003672:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003674:	2301      	movs	r3, #1
 8003676:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003678:	4b3b      	ldr	r3, [pc, #236]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a3a      	ldr	r2, [pc, #232]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800367e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003682:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003684:	f7fe faa2 	bl	8001bcc <HAL_GetTick>
 8003688:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800368a:	e009      	b.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800368c:	f7fe fa9e 	bl	8001bcc <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d902      	bls.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	74fb      	strb	r3, [r7, #19]
        break;
 800369e:	e005      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036a0:	4b31      	ldr	r3, [pc, #196]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d0ef      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80036ac:	7cfb      	ldrb	r3, [r7, #19]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d15c      	bne.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036b2:	4b2c      	ldr	r3, [pc, #176]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036bc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d01f      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036ca:	697a      	ldr	r2, [r7, #20]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d019      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036d0:	4b24      	ldr	r3, [pc, #144]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036dc:	4b21      	ldr	r3, [pc, #132]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036e2:	4a20      	ldr	r2, [pc, #128]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036f2:	4a1c      	ldr	r2, [pc, #112]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036fc:	4a19      	ldr	r2, [pc, #100]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	2b00      	cmp	r3, #0
 800370c:	d016      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800370e:	f7fe fa5d 	bl	8001bcc <HAL_GetTick>
 8003712:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003714:	e00b      	b.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003716:	f7fe fa59 	bl	8001bcc <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003724:	4293      	cmp	r3, r2
 8003726:	d902      	bls.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	74fb      	strb	r3, [r7, #19]
            break;
 800372c:	e006      	b.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800372e:	4b0d      	ldr	r3, [pc, #52]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003734:	f003 0302 	and.w	r3, r3, #2
 8003738:	2b00      	cmp	r3, #0
 800373a:	d0ec      	beq.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800373c:	7cfb      	ldrb	r3, [r7, #19]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d10c      	bne.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003742:	4b08      	ldr	r3, [pc, #32]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003748:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003752:	4904      	ldr	r1, [pc, #16]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003754:	4313      	orrs	r3, r2
 8003756:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800375a:	e009      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800375c:	7cfb      	ldrb	r3, [r7, #19]
 800375e:	74bb      	strb	r3, [r7, #18]
 8003760:	e006      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003762:	bf00      	nop
 8003764:	40021000 	.word	0x40021000
 8003768:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800376c:	7cfb      	ldrb	r3, [r7, #19]
 800376e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003770:	7c7b      	ldrb	r3, [r7, #17]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d105      	bne.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003776:	4b9e      	ldr	r3, [pc, #632]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800377a:	4a9d      	ldr	r2, [pc, #628]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003780:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00a      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800378e:	4b98      	ldr	r3, [pc, #608]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003790:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003794:	f023 0203 	bic.w	r2, r3, #3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800379c:	4994      	ldr	r1, [pc, #592]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d00a      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037b0:	4b8f      	ldr	r3, [pc, #572]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b6:	f023 020c 	bic.w	r2, r3, #12
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037be:	498c      	ldr	r1, [pc, #560]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0304 	and.w	r3, r3, #4
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00a      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037d2:	4b87      	ldr	r3, [pc, #540]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e0:	4983      	ldr	r1, [pc, #524]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0308 	and.w	r3, r3, #8
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d00a      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037f4:	4b7e      	ldr	r3, [pc, #504]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003802:	497b      	ldr	r1, [pc, #492]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003804:	4313      	orrs	r3, r2
 8003806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0310 	and.w	r3, r3, #16
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003816:	4b76      	ldr	r3, [pc, #472]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003818:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003824:	4972      	ldr	r1, [pc, #456]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003826:	4313      	orrs	r3, r2
 8003828:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0320 	and.w	r3, r3, #32
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00a      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003838:	4b6d      	ldr	r3, [pc, #436]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003846:	496a      	ldr	r1, [pc, #424]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003848:	4313      	orrs	r3, r2
 800384a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00a      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800385a:	4b65      	ldr	r3, [pc, #404]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003860:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003868:	4961      	ldr	r1, [pc, #388]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386a:	4313      	orrs	r3, r2
 800386c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00a      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800387c:	4b5c      	ldr	r3, [pc, #368]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800387e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003882:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800388a:	4959      	ldr	r1, [pc, #356]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800388c:	4313      	orrs	r3, r2
 800388e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00a      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800389e:	4b54      	ldr	r3, [pc, #336]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038ac:	4950      	ldr	r1, [pc, #320]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00a      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038c0:	4b4b      	ldr	r3, [pc, #300]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ce:	4948      	ldr	r1, [pc, #288]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d00a      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038e2:	4b43      	ldr	r3, [pc, #268]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f0:	493f      	ldr	r1, [pc, #252]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d028      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003904:	4b3a      	ldr	r3, [pc, #232]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800390a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003912:	4937      	ldr	r1, [pc, #220]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003914:	4313      	orrs	r3, r2
 8003916:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800391e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003922:	d106      	bne.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003924:	4b32      	ldr	r3, [pc, #200]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	4a31      	ldr	r2, [pc, #196]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800392a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800392e:	60d3      	str	r3, [r2, #12]
 8003930:	e011      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003936:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800393a:	d10c      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	3304      	adds	r3, #4
 8003940:	2101      	movs	r1, #1
 8003942:	4618      	mov	r0, r3
 8003944:	f000 fe36 	bl	80045b4 <RCCEx_PLLSAI1_Config>
 8003948:	4603      	mov	r3, r0
 800394a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800394c:	7cfb      	ldrb	r3, [r7, #19]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003952:	7cfb      	ldrb	r3, [r7, #19]
 8003954:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d028      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003962:	4b23      	ldr	r3, [pc, #140]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003968:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003970:	491f      	ldr	r1, [pc, #124]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003972:	4313      	orrs	r3, r2
 8003974:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800397c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003980:	d106      	bne.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003982:	4b1b      	ldr	r3, [pc, #108]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	4a1a      	ldr	r2, [pc, #104]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003988:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800398c:	60d3      	str	r3, [r2, #12]
 800398e:	e011      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003994:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003998:	d10c      	bne.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	3304      	adds	r3, #4
 800399e:	2101      	movs	r1, #1
 80039a0:	4618      	mov	r0, r3
 80039a2:	f000 fe07 	bl	80045b4 <RCCEx_PLLSAI1_Config>
 80039a6:	4603      	mov	r3, r0
 80039a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039aa:	7cfb      	ldrb	r3, [r7, #19]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d001      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80039b0:	7cfb      	ldrb	r3, [r7, #19]
 80039b2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d02b      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039c0:	4b0b      	ldr	r3, [pc, #44]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039ce:	4908      	ldr	r1, [pc, #32]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039de:	d109      	bne.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039e0:	4b03      	ldr	r3, [pc, #12]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	4a02      	ldr	r2, [pc, #8]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039ea:	60d3      	str	r3, [r2, #12]
 80039ec:	e014      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80039ee:	bf00      	nop
 80039f0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80039fc:	d10c      	bne.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	3304      	adds	r3, #4
 8003a02:	2101      	movs	r1, #1
 8003a04:	4618      	mov	r0, r3
 8003a06:	f000 fdd5 	bl	80045b4 <RCCEx_PLLSAI1_Config>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a0e:	7cfb      	ldrb	r3, [r7, #19]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d001      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003a14:	7cfb      	ldrb	r3, [r7, #19]
 8003a16:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d02f      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a24:	4b2b      	ldr	r3, [pc, #172]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a2a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a32:	4928      	ldr	r1, [pc, #160]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a42:	d10d      	bne.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	3304      	adds	r3, #4
 8003a48:	2102      	movs	r1, #2
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f000 fdb2 	bl	80045b4 <RCCEx_PLLSAI1_Config>
 8003a50:	4603      	mov	r3, r0
 8003a52:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a54:	7cfb      	ldrb	r3, [r7, #19]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d014      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a5a:	7cfb      	ldrb	r3, [r7, #19]
 8003a5c:	74bb      	strb	r3, [r7, #18]
 8003a5e:	e011      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a68:	d10c      	bne.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	3320      	adds	r3, #32
 8003a6e:	2102      	movs	r1, #2
 8003a70:	4618      	mov	r0, r3
 8003a72:	f000 fe93 	bl	800479c <RCCEx_PLLSAI2_Config>
 8003a76:	4603      	mov	r3, r0
 8003a78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a7a:	7cfb      	ldrb	r3, [r7, #19]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d001      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a80:	7cfb      	ldrb	r3, [r7, #19]
 8003a82:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00a      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003a90:	4b10      	ldr	r3, [pc, #64]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a96:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a9e:	490d      	ldr	r1, [pc, #52]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00b      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003ab2:	4b08      	ldr	r3, [pc, #32]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ab8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ac2:	4904      	ldr	r1, [pc, #16]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003aca:	7cbb      	ldrb	r3, [r7, #18]
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3718      	adds	r7, #24
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	40021000 	.word	0x40021000

08003ad8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b088      	sub	sp, #32
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003aea:	d13e      	bne.n	8003b6a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003aec:	4bb2      	ldr	r3, [pc, #712]	@ (8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003af2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003af6:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003afe:	d028      	beq.n	8003b52 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b06:	f200 8542 	bhi.w	800458e <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b10:	d005      	beq.n	8003b1e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b18:	d00e      	beq.n	8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8003b1a:	f000 bd38 	b.w	800458e <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003b1e:	4ba6      	ldr	r3, [pc, #664]	@ (8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b24:	f003 0302 	and.w	r3, r3, #2
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	f040 8532 	bne.w	8004592 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8003b2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b32:	61fb      	str	r3, [r7, #28]
      break;
 8003b34:	f000 bd2d 	b.w	8004592 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003b38:	4b9f      	ldr	r3, [pc, #636]	@ (8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	f040 8527 	bne.w	8004596 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8003b48:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003b4c:	61fb      	str	r3, [r7, #28]
      break;
 8003b4e:	f000 bd22 	b.w	8004596 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003b52:	4b99      	ldr	r3, [pc, #612]	@ (8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b5e:	f040 851c 	bne.w	800459a <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8003b62:	4b96      	ldr	r3, [pc, #600]	@ (8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003b64:	61fb      	str	r3, [r7, #28]
      break;
 8003b66:	f000 bd18 	b.w	800459a <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b6a:	4b93      	ldr	r3, [pc, #588]	@ (8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f003 0303 	and.w	r3, r3, #3
 8003b72:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	2b03      	cmp	r3, #3
 8003b78:	d036      	beq.n	8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	2b03      	cmp	r3, #3
 8003b7e:	d840      	bhi.n	8003c02 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d003      	beq.n	8003b8e <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d020      	beq.n	8003bce <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8003b8c:	e039      	b.n	8003c02 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003b8e:	4b8a      	ldr	r3, [pc, #552]	@ (8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d116      	bne.n	8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003b9a:	4b87      	ldr	r3, [pc, #540]	@ (8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d005      	beq.n	8003bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8003ba6:	4b84      	ldr	r3, [pc, #528]	@ (8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	091b      	lsrs	r3, r3, #4
 8003bac:	f003 030f 	and.w	r3, r3, #15
 8003bb0:	e005      	b.n	8003bbe <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8003bb2:	4b81      	ldr	r3, [pc, #516]	@ (8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003bb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bb8:	0a1b      	lsrs	r3, r3, #8
 8003bba:	f003 030f 	and.w	r3, r3, #15
 8003bbe:	4a80      	ldr	r2, [pc, #512]	@ (8003dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8003bc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003bc6:	e01f      	b.n	8003c08 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	61bb      	str	r3, [r7, #24]
      break;
 8003bcc:	e01c      	b.n	8003c08 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003bce:	4b7a      	ldr	r3, [pc, #488]	@ (8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bda:	d102      	bne.n	8003be2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8003bdc:	4b79      	ldr	r3, [pc, #484]	@ (8003dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8003bde:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003be0:	e012      	b.n	8003c08 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	61bb      	str	r3, [r7, #24]
      break;
 8003be6:	e00f      	b.n	8003c08 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003be8:	4b73      	ldr	r3, [pc, #460]	@ (8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bf0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003bf4:	d102      	bne.n	8003bfc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8003bf6:	4b74      	ldr	r3, [pc, #464]	@ (8003dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003bf8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003bfa:	e005      	b.n	8003c08 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	61bb      	str	r3, [r7, #24]
      break;
 8003c00:	e002      	b.n	8003c08 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61bb      	str	r3, [r7, #24]
      break;
 8003c06:	bf00      	nop
    }

    switch(PeriphClk)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003c0e:	f000 80dd 	beq.w	8003dcc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003c18:	f200 84c1 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c22:	f000 80d3 	beq.w	8003dcc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c2c:	f200 84b7 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c36:	f000 835f 	beq.w	80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c40:	f200 84ad 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c4a:	f000 847e 	beq.w	800454a <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c54:	f200 84a3 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c5e:	f000 82cd 	beq.w	80041fc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c68:	f200 8499 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c72:	f000 80ab 	beq.w	8003dcc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c7c:	f200 848f 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c86:	f000 8090 	beq.w	8003daa <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c90:	f200 8485 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c9a:	d07f      	beq.n	8003d9c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ca2:	f200 847c 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cac:	f000 8403 	beq.w	80044b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cb6:	f200 8472 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cc0:	f000 83af 	beq.w	8004422 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cca:	f200 8468 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cd4:	f000 8379 	beq.w	80043ca <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cde:	f200 845e 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b80      	cmp	r3, #128	@ 0x80
 8003ce6:	f000 8344 	beq.w	8004372 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b80      	cmp	r3, #128	@ 0x80
 8003cee:	f200 8456 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2b20      	cmp	r3, #32
 8003cf6:	d84b      	bhi.n	8003d90 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	f000 844f 	beq.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	3b01      	subs	r3, #1
 8003d04:	2b1f      	cmp	r3, #31
 8003d06:	f200 844a 	bhi.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d10 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8003d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d10:	08003ef9 	.word	0x08003ef9
 8003d14:	08003f67 	.word	0x08003f67
 8003d18:	0800459f 	.word	0x0800459f
 8003d1c:	08003ffb 	.word	0x08003ffb
 8003d20:	0800459f 	.word	0x0800459f
 8003d24:	0800459f 	.word	0x0800459f
 8003d28:	0800459f 	.word	0x0800459f
 8003d2c:	08004081 	.word	0x08004081
 8003d30:	0800459f 	.word	0x0800459f
 8003d34:	0800459f 	.word	0x0800459f
 8003d38:	0800459f 	.word	0x0800459f
 8003d3c:	0800459f 	.word	0x0800459f
 8003d40:	0800459f 	.word	0x0800459f
 8003d44:	0800459f 	.word	0x0800459f
 8003d48:	0800459f 	.word	0x0800459f
 8003d4c:	080040f9 	.word	0x080040f9
 8003d50:	0800459f 	.word	0x0800459f
 8003d54:	0800459f 	.word	0x0800459f
 8003d58:	0800459f 	.word	0x0800459f
 8003d5c:	0800459f 	.word	0x0800459f
 8003d60:	0800459f 	.word	0x0800459f
 8003d64:	0800459f 	.word	0x0800459f
 8003d68:	0800459f 	.word	0x0800459f
 8003d6c:	0800459f 	.word	0x0800459f
 8003d70:	0800459f 	.word	0x0800459f
 8003d74:	0800459f 	.word	0x0800459f
 8003d78:	0800459f 	.word	0x0800459f
 8003d7c:	0800459f 	.word	0x0800459f
 8003d80:	0800459f 	.word	0x0800459f
 8003d84:	0800459f 	.word	0x0800459f
 8003d88:	0800459f 	.word	0x0800459f
 8003d8c:	0800417b 	.word	0x0800417b
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b40      	cmp	r3, #64	@ 0x40
 8003d94:	f000 82c1 	beq.w	800431a <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003d98:	f000 bc01 	b.w	800459e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003d9c:	69b9      	ldr	r1, [r7, #24]
 8003d9e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003da2:	f000 fdd9 	bl	8004958 <RCCEx_GetSAIxPeriphCLKFreq>
 8003da6:	61f8      	str	r0, [r7, #28]
      break;
 8003da8:	e3fa      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8003daa:	69b9      	ldr	r1, [r7, #24]
 8003dac:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003db0:	f000 fdd2 	bl	8004958 <RCCEx_GetSAIxPeriphCLKFreq>
 8003db4:	61f8      	str	r0, [r7, #28]
      break;
 8003db6:	e3f3      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	0003d090 	.word	0x0003d090
 8003dc0:	0800ac58 	.word	0x0800ac58
 8003dc4:	00f42400 	.word	0x00f42400
 8003dc8:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003dcc:	4ba9      	ldr	r3, [pc, #676]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dd2:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003dd6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003dde:	d00c      	beq.n	8003dfa <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003de6:	d87f      	bhi.n	8003ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003dee:	d04e      	beq.n	8003e8e <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003df6:	d01d      	beq.n	8003e34 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8003df8:	e076      	b.n	8003ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003dfa:	4b9e      	ldr	r3, [pc, #632]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0302 	and.w	r3, r3, #2
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d172      	bne.n	8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003e06:	4b9b      	ldr	r3, [pc, #620]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0308 	and.w	r3, r3, #8
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d005      	beq.n	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8003e12:	4b98      	ldr	r3, [pc, #608]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	091b      	lsrs	r3, r3, #4
 8003e18:	f003 030f 	and.w	r3, r3, #15
 8003e1c:	e005      	b.n	8003e2a <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8003e1e:	4b95      	ldr	r3, [pc, #596]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e24:	0a1b      	lsrs	r3, r3, #8
 8003e26:	f003 030f 	and.w	r3, r3, #15
 8003e2a:	4a93      	ldr	r2, [pc, #588]	@ (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8003e2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e30:	61fb      	str	r3, [r7, #28]
          break;
 8003e32:	e05b      	b.n	8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003e34:	4b8f      	ldr	r3, [pc, #572]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e40:	d156      	bne.n	8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003e42:	4b8c      	ldr	r3, [pc, #560]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e4e:	d14f      	bne.n	8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003e50:	4b88      	ldr	r3, [pc, #544]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	0a1b      	lsrs	r3, r3, #8
 8003e56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e5a:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	fb03 f202 	mul.w	r2, r3, r2
 8003e64:	4b83      	ldr	r3, [pc, #524]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	091b      	lsrs	r3, r3, #4
 8003e6a:	f003 0307 	and.w	r3, r3, #7
 8003e6e:	3301      	adds	r3, #1
 8003e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e74:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003e76:	4b7f      	ldr	r3, [pc, #508]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	0d5b      	lsrs	r3, r3, #21
 8003e7c:	f003 0303 	and.w	r3, r3, #3
 8003e80:	3301      	adds	r3, #1
 8003e82:	005b      	lsls	r3, r3, #1
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e8a:	61fb      	str	r3, [r7, #28]
          break;
 8003e8c:	e030      	b.n	8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003e8e:	4b79      	ldr	r3, [pc, #484]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e9a:	d12b      	bne.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003e9c:	4b75      	ldr	r3, [pc, #468]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ea4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ea8:	d124      	bne.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003eaa:	4b72      	ldr	r3, [pc, #456]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003eac:	691b      	ldr	r3, [r3, #16]
 8003eae:	0a1b      	lsrs	r3, r3, #8
 8003eb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003eb4:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	fb03 f202 	mul.w	r2, r3, r2
 8003ebe:	4b6d      	ldr	r3, [pc, #436]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	091b      	lsrs	r3, r3, #4
 8003ec4:	f003 0307 	and.w	r3, r3, #7
 8003ec8:	3301      	adds	r3, #1
 8003eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ece:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003ed0:	4b68      	ldr	r3, [pc, #416]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	0d5b      	lsrs	r3, r3, #21
 8003ed6:	f003 0303 	and.w	r3, r3, #3
 8003eda:	3301      	adds	r3, #1
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	69ba      	ldr	r2, [r7, #24]
 8003ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee4:	61fb      	str	r3, [r7, #28]
          break;
 8003ee6:	e005      	b.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8003ee8:	bf00      	nop
 8003eea:	e359      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003eec:	bf00      	nop
 8003eee:	e357      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ef0:	bf00      	nop
 8003ef2:	e355      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ef4:	bf00      	nop
        break;
 8003ef6:	e353      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003ef8:	4b5e      	ldr	r3, [pc, #376]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003efe:	f003 0303 	and.w	r3, r3, #3
 8003f02:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	2b03      	cmp	r3, #3
 8003f08:	d827      	bhi.n	8003f5a <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8003f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8003f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f10:	08003f21 	.word	0x08003f21
 8003f14:	08003f29 	.word	0x08003f29
 8003f18:	08003f31 	.word	0x08003f31
 8003f1c:	08003f45 	.word	0x08003f45
          frequency = HAL_RCC_GetPCLK2Freq();
 8003f20:	f7ff fa48 	bl	80033b4 <HAL_RCC_GetPCLK2Freq>
 8003f24:	61f8      	str	r0, [r7, #28]
          break;
 8003f26:	e01d      	b.n	8003f64 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f28:	f7ff f996 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 8003f2c:	61f8      	str	r0, [r7, #28]
          break;
 8003f2e:	e019      	b.n	8003f64 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f30:	4b50      	ldr	r3, [pc, #320]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f3c:	d10f      	bne.n	8003f5e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8003f3e:	4b4f      	ldr	r3, [pc, #316]	@ (800407c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003f40:	61fb      	str	r3, [r7, #28]
          break;
 8003f42:	e00c      	b.n	8003f5e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003f44:	4b4b      	ldr	r3, [pc, #300]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d107      	bne.n	8003f62 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8003f52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f56:	61fb      	str	r3, [r7, #28]
          break;
 8003f58:	e003      	b.n	8003f62 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8003f5a:	bf00      	nop
 8003f5c:	e320      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003f5e:	bf00      	nop
 8003f60:	e31e      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003f62:	bf00      	nop
        break;
 8003f64:	e31c      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003f66:	4b43      	ldr	r3, [pc, #268]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f6c:	f003 030c 	and.w	r3, r3, #12
 8003f70:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	2b0c      	cmp	r3, #12
 8003f76:	d83a      	bhi.n	8003fee <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8003f78:	a201      	add	r2, pc, #4	@ (adr r2, 8003f80 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8003f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f7e:	bf00      	nop
 8003f80:	08003fb5 	.word	0x08003fb5
 8003f84:	08003fef 	.word	0x08003fef
 8003f88:	08003fef 	.word	0x08003fef
 8003f8c:	08003fef 	.word	0x08003fef
 8003f90:	08003fbd 	.word	0x08003fbd
 8003f94:	08003fef 	.word	0x08003fef
 8003f98:	08003fef 	.word	0x08003fef
 8003f9c:	08003fef 	.word	0x08003fef
 8003fa0:	08003fc5 	.word	0x08003fc5
 8003fa4:	08003fef 	.word	0x08003fef
 8003fa8:	08003fef 	.word	0x08003fef
 8003fac:	08003fef 	.word	0x08003fef
 8003fb0:	08003fd9 	.word	0x08003fd9
          frequency = HAL_RCC_GetPCLK1Freq();
 8003fb4:	f7ff f9e8 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003fb8:	61f8      	str	r0, [r7, #28]
          break;
 8003fba:	e01d      	b.n	8003ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8003fbc:	f7ff f94c 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 8003fc0:	61f8      	str	r0, [r7, #28]
          break;
 8003fc2:	e019      	b.n	8003ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003fc4:	4b2b      	ldr	r3, [pc, #172]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fd0:	d10f      	bne.n	8003ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8003fd2:	4b2a      	ldr	r3, [pc, #168]	@ (800407c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003fd4:	61fb      	str	r3, [r7, #28]
          break;
 8003fd6:	e00c      	b.n	8003ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003fd8:	4b26      	ldr	r3, [pc, #152]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d107      	bne.n	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8003fe6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fea:	61fb      	str	r3, [r7, #28]
          break;
 8003fec:	e003      	b.n	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8003fee:	bf00      	nop
 8003ff0:	e2d6      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ff2:	bf00      	nop
 8003ff4:	e2d4      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ff6:	bf00      	nop
        break;
 8003ff8:	e2d2      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003ffa:	4b1e      	ldr	r3, [pc, #120]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004000:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004004:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	2b30      	cmp	r3, #48	@ 0x30
 800400a:	d021      	beq.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	2b30      	cmp	r3, #48	@ 0x30
 8004010:	d829      	bhi.n	8004066 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	2b20      	cmp	r3, #32
 8004016:	d011      	beq.n	800403c <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	2b20      	cmp	r3, #32
 800401c:	d823      	bhi.n	8004066 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d003      	beq.n	800402c <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	2b10      	cmp	r3, #16
 8004028:	d004      	beq.n	8004034 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 800402a:	e01c      	b.n	8004066 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800402c:	f7ff f9ac 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8004030:	61f8      	str	r0, [r7, #28]
          break;
 8004032:	e01d      	b.n	8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004034:	f7ff f910 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 8004038:	61f8      	str	r0, [r7, #28]
          break;
 800403a:	e019      	b.n	8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800403c:	4b0d      	ldr	r3, [pc, #52]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004044:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004048:	d10f      	bne.n	800406a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800404a:	4b0c      	ldr	r3, [pc, #48]	@ (800407c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800404c:	61fb      	str	r3, [r7, #28]
          break;
 800404e:	e00c      	b.n	800406a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004050:	4b08      	ldr	r3, [pc, #32]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	2b02      	cmp	r3, #2
 800405c:	d107      	bne.n	800406e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 800405e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004062:	61fb      	str	r3, [r7, #28]
          break;
 8004064:	e003      	b.n	800406e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004066:	bf00      	nop
 8004068:	e29a      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800406a:	bf00      	nop
 800406c:	e298      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800406e:	bf00      	nop
        break;
 8004070:	e296      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004072:	bf00      	nop
 8004074:	40021000 	.word	0x40021000
 8004078:	0800ac58 	.word	0x0800ac58
 800407c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004080:	4b9b      	ldr	r3, [pc, #620]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004086:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800408a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004090:	d021      	beq.n	80040d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	2bc0      	cmp	r3, #192	@ 0xc0
 8004096:	d829      	bhi.n	80040ec <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	2b80      	cmp	r3, #128	@ 0x80
 800409c:	d011      	beq.n	80040c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	2b80      	cmp	r3, #128	@ 0x80
 80040a2:	d823      	bhi.n	80040ec <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	2b40      	cmp	r3, #64	@ 0x40
 80040ae:	d004      	beq.n	80040ba <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80040b0:	e01c      	b.n	80040ec <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80040b2:	f7ff f969 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 80040b6:	61f8      	str	r0, [r7, #28]
          break;
 80040b8:	e01d      	b.n	80040f6 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80040ba:	f7ff f8cd 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 80040be:	61f8      	str	r0, [r7, #28]
          break;
 80040c0:	e019      	b.n	80040f6 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80040c2:	4b8b      	ldr	r3, [pc, #556]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040ce:	d10f      	bne.n	80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80040d0:	4b88      	ldr	r3, [pc, #544]	@ (80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80040d2:	61fb      	str	r3, [r7, #28]
          break;
 80040d4:	e00c      	b.n	80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80040d6:	4b86      	ldr	r3, [pc, #536]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80040d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	d107      	bne.n	80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80040e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040e8:	61fb      	str	r3, [r7, #28]
          break;
 80040ea:	e003      	b.n	80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80040ec:	bf00      	nop
 80040ee:	e257      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80040f0:	bf00      	nop
 80040f2:	e255      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80040f4:	bf00      	nop
        break;
 80040f6:	e253      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80040f8:	4b7d      	ldr	r3, [pc, #500]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80040fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004102:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800410a:	d025      	beq.n	8004158 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004112:	d82c      	bhi.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800411a:	d013      	beq.n	8004144 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004122:	d824      	bhi.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d004      	beq.n	8004134 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004130:	d004      	beq.n	800413c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8004132:	e01c      	b.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004134:	f7ff f928 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8004138:	61f8      	str	r0, [r7, #28]
          break;
 800413a:	e01d      	b.n	8004178 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 800413c:	f7ff f88c 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 8004140:	61f8      	str	r0, [r7, #28]
          break;
 8004142:	e019      	b.n	8004178 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004144:	4b6a      	ldr	r3, [pc, #424]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800414c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004150:	d10f      	bne.n	8004172 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004152:	4b68      	ldr	r3, [pc, #416]	@ (80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004154:	61fb      	str	r3, [r7, #28]
          break;
 8004156:	e00c      	b.n	8004172 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004158:	4b65      	ldr	r3, [pc, #404]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800415a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b02      	cmp	r3, #2
 8004164:	d107      	bne.n	8004176 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004166:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800416a:	61fb      	str	r3, [r7, #28]
          break;
 800416c:	e003      	b.n	8004176 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 800416e:	bf00      	nop
 8004170:	e216      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004172:	bf00      	nop
 8004174:	e214      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004176:	bf00      	nop
        break;
 8004178:	e212      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800417a:	4b5d      	ldr	r3, [pc, #372]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800417c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004180:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004184:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800418c:	d025      	beq.n	80041da <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004194:	d82c      	bhi.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800419c:	d013      	beq.n	80041c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041a4:	d824      	bhi.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d004      	beq.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041b2:	d004      	beq.n	80041be <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 80041b4:	e01c      	b.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 80041b6:	f7ff f8e7 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 80041ba:	61f8      	str	r0, [r7, #28]
          break;
 80041bc:	e01d      	b.n	80041fa <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 80041be:	f7ff f84b 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 80041c2:	61f8      	str	r0, [r7, #28]
          break;
 80041c4:	e019      	b.n	80041fa <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80041c6:	4b4a      	ldr	r3, [pc, #296]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041d2:	d10f      	bne.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 80041d4:	4b47      	ldr	r3, [pc, #284]	@ (80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80041d6:	61fb      	str	r3, [r7, #28]
          break;
 80041d8:	e00c      	b.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80041da:	4b45      	ldr	r3, [pc, #276]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80041dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041e0:	f003 0302 	and.w	r3, r3, #2
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d107      	bne.n	80041f8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80041e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041ec:	61fb      	str	r3, [r7, #28]
          break;
 80041ee:	e003      	b.n	80041f8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 80041f0:	bf00      	nop
 80041f2:	e1d5      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80041f4:	bf00      	nop
 80041f6:	e1d3      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80041f8:	bf00      	nop
        break;
 80041fa:	e1d1      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80041fc:	4b3c      	ldr	r3, [pc, #240]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80041fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004202:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004206:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800420e:	d00c      	beq.n	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004216:	d864      	bhi.n	80042e2 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800421e:	d008      	beq.n	8004232 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004226:	d030      	beq.n	800428a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004228:	e05b      	b.n	80042e2 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 800422a:	f7ff f815 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 800422e:	61f8      	str	r0, [r7, #28]
          break;
 8004230:	e05c      	b.n	80042ec <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004232:	4b2f      	ldr	r3, [pc, #188]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800423a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800423e:	d152      	bne.n	80042e6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004240:	4b2b      	ldr	r3, [pc, #172]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d04c      	beq.n	80042e6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800424c:	4b28      	ldr	r3, [pc, #160]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	0a1b      	lsrs	r3, r3, #8
 8004252:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004256:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004258:	69bb      	ldr	r3, [r7, #24]
 800425a:	68fa      	ldr	r2, [r7, #12]
 800425c:	fb03 f202 	mul.w	r2, r3, r2
 8004260:	4b23      	ldr	r3, [pc, #140]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	091b      	lsrs	r3, r3, #4
 8004266:	f003 0307 	and.w	r3, r3, #7
 800426a:	3301      	adds	r3, #1
 800426c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004270:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004272:	4b1f      	ldr	r3, [pc, #124]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	0e5b      	lsrs	r3, r3, #25
 8004278:	f003 0303 	and.w	r3, r3, #3
 800427c:	3301      	adds	r3, #1
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	fbb2 f3f3 	udiv	r3, r2, r3
 8004286:	61fb      	str	r3, [r7, #28]
          break;
 8004288:	e02d      	b.n	80042e6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800428a:	4b19      	ldr	r3, [pc, #100]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004292:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004296:	d128      	bne.n	80042ea <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004298:	4b15      	ldr	r3, [pc, #84]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d022      	beq.n	80042ea <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80042a4:	4b12      	ldr	r3, [pc, #72]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	0a1b      	lsrs	r3, r3, #8
 80042aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042ae:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	fb03 f202 	mul.w	r2, r3, r2
 80042b8:	4b0d      	ldr	r3, [pc, #52]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	091b      	lsrs	r3, r3, #4
 80042be:	f003 0307 	and.w	r3, r3, #7
 80042c2:	3301      	adds	r3, #1
 80042c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c8:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 80042ca:	4b09      	ldr	r3, [pc, #36]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	0e5b      	lsrs	r3, r3, #25
 80042d0:	f003 0303 	and.w	r3, r3, #3
 80042d4:	3301      	adds	r3, #1
 80042d6:	005b      	lsls	r3, r3, #1
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	fbb2 f3f3 	udiv	r3, r2, r3
 80042de:	61fb      	str	r3, [r7, #28]
          break;
 80042e0:	e003      	b.n	80042ea <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80042e2:	bf00      	nop
 80042e4:	e15c      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80042e6:	bf00      	nop
 80042e8:	e15a      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80042ea:	bf00      	nop
        break;
 80042ec:	e158      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80042ee:	bf00      	nop
 80042f0:	40021000 	.word	0x40021000
 80042f4:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80042f8:	4b9d      	ldr	r3, [pc, #628]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80042fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004302:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d103      	bne.n	8004312 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 800430a:	f7ff f853 	bl	80033b4 <HAL_RCC_GetPCLK2Freq>
 800430e:	61f8      	str	r0, [r7, #28]
        break;
 8004310:	e146      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8004312:	f7fe ffa1 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 8004316:	61f8      	str	r0, [r7, #28]
        break;
 8004318:	e142      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800431a:	4b95      	ldr	r3, [pc, #596]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800431c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004320:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004324:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800432c:	d013      	beq.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004334:	d819      	bhi.n	800436a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d004      	beq.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004342:	d004      	beq.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004344:	e011      	b.n	800436a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004346:	f7ff f81f 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 800434a:	61f8      	str	r0, [r7, #28]
          break;
 800434c:	e010      	b.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 800434e:	f7fe ff83 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 8004352:	61f8      	str	r0, [r7, #28]
          break;
 8004354:	e00c      	b.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004356:	4b86      	ldr	r3, [pc, #536]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800435e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004362:	d104      	bne.n	800436e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004364:	4b83      	ldr	r3, [pc, #524]	@ (8004574 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004366:	61fb      	str	r3, [r7, #28]
          break;
 8004368:	e001      	b.n	800436e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 800436a:	bf00      	nop
 800436c:	e118      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800436e:	bf00      	nop
        break;
 8004370:	e116      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004372:	4b7f      	ldr	r3, [pc, #508]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004378:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800437c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004384:	d013      	beq.n	80043ae <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800438c:	d819      	bhi.n	80043c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d004      	beq.n	800439e <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800439a:	d004      	beq.n	80043a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 800439c:	e011      	b.n	80043c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 800439e:	f7fe fff3 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 80043a2:	61f8      	str	r0, [r7, #28]
          break;
 80043a4:	e010      	b.n	80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80043a6:	f7fe ff57 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 80043aa:	61f8      	str	r0, [r7, #28]
          break;
 80043ac:	e00c      	b.n	80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80043ae:	4b70      	ldr	r3, [pc, #448]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043ba:	d104      	bne.n	80043c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 80043bc:	4b6d      	ldr	r3, [pc, #436]	@ (8004574 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80043be:	61fb      	str	r3, [r7, #28]
          break;
 80043c0:	e001      	b.n	80043c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 80043c2:	bf00      	nop
 80043c4:	e0ec      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80043c6:	bf00      	nop
        break;
 80043c8:	e0ea      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80043ca:	4b69      	ldr	r3, [pc, #420]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80043cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043d4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043dc:	d013      	beq.n	8004406 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043e4:	d819      	bhi.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d004      	beq.n	80043f6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043f2:	d004      	beq.n	80043fe <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 80043f4:	e011      	b.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 80043f6:	f7fe ffc7 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 80043fa:	61f8      	str	r0, [r7, #28]
          break;
 80043fc:	e010      	b.n	8004420 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 80043fe:	f7fe ff2b 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 8004402:	61f8      	str	r0, [r7, #28]
          break;
 8004404:	e00c      	b.n	8004420 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004406:	4b5a      	ldr	r3, [pc, #360]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800440e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004412:	d104      	bne.n	800441e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8004414:	4b57      	ldr	r3, [pc, #348]	@ (8004574 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004416:	61fb      	str	r3, [r7, #28]
          break;
 8004418:	e001      	b.n	800441e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 800441a:	bf00      	nop
 800441c:	e0c0      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800441e:	bf00      	nop
        break;
 8004420:	e0be      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004422:	4b53      	ldr	r3, [pc, #332]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004428:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800442c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004434:	d02c      	beq.n	8004490 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800443c:	d833      	bhi.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004444:	d01a      	beq.n	800447c <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800444c:	d82b      	bhi.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d004      	beq.n	800445e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800445a:	d004      	beq.n	8004466 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 800445c:	e023      	b.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 800445e:	f7fe ff93 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8004462:	61f8      	str	r0, [r7, #28]
          break;
 8004464:	e026      	b.n	80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004466:	4b42      	ldr	r3, [pc, #264]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004468:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800446c:	f003 0302 	and.w	r3, r3, #2
 8004470:	2b02      	cmp	r3, #2
 8004472:	d11a      	bne.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004474:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004478:	61fb      	str	r3, [r7, #28]
          break;
 800447a:	e016      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800447c:	4b3c      	ldr	r3, [pc, #240]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004484:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004488:	d111      	bne.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 800448a:	4b3a      	ldr	r3, [pc, #232]	@ (8004574 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800448c:	61fb      	str	r3, [r7, #28]
          break;
 800448e:	e00e      	b.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004490:	4b37      	ldr	r3, [pc, #220]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b02      	cmp	r3, #2
 800449c:	d109      	bne.n	80044b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 800449e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044a2:	61fb      	str	r3, [r7, #28]
          break;
 80044a4:	e005      	b.n	80044b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 80044a6:	bf00      	nop
 80044a8:	e07a      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80044aa:	bf00      	nop
 80044ac:	e078      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80044ae:	bf00      	nop
 80044b0:	e076      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80044b2:	bf00      	nop
        break;
 80044b4:	e074      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80044b6:	4b2e      	ldr	r3, [pc, #184]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80044b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044bc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80044c0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80044c8:	d02c      	beq.n	8004524 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80044d0:	d833      	bhi.n	800453a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044d8:	d01a      	beq.n	8004510 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044e0:	d82b      	bhi.n	800453a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d004      	beq.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044ee:	d004      	beq.n	80044fa <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 80044f0:	e023      	b.n	800453a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 80044f2:	f7fe ff49 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 80044f6:	61f8      	str	r0, [r7, #28]
          break;
 80044f8:	e026      	b.n	8004548 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80044fa:	4b1d      	ldr	r3, [pc, #116]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80044fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b02      	cmp	r3, #2
 8004506:	d11a      	bne.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8004508:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800450c:	61fb      	str	r3, [r7, #28]
          break;
 800450e:	e016      	b.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004510:	4b17      	ldr	r3, [pc, #92]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004518:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800451c:	d111      	bne.n	8004542 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 800451e:	4b15      	ldr	r3, [pc, #84]	@ (8004574 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004520:	61fb      	str	r3, [r7, #28]
          break;
 8004522:	e00e      	b.n	8004542 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004524:	4b12      	ldr	r3, [pc, #72]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b02      	cmp	r3, #2
 8004530:	d109      	bne.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8004532:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004536:	61fb      	str	r3, [r7, #28]
          break;
 8004538:	e005      	b.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 800453a:	bf00      	nop
 800453c:	e030      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800453e:	bf00      	nop
 8004540:	e02e      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004542:	bf00      	nop
 8004544:	e02c      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004546:	bf00      	nop
        break;
 8004548:	e02a      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800454a:	4b09      	ldr	r3, [pc, #36]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800454c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004550:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004554:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d004      	beq.n	8004566 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004562:	d009      	beq.n	8004578 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8004564:	e012      	b.n	800458c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004566:	f7fe ff0f 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 800456a:	61f8      	str	r0, [r7, #28]
          break;
 800456c:	e00e      	b.n	800458c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 800456e:	bf00      	nop
 8004570:	40021000 	.word	0x40021000
 8004574:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004578:	4b0c      	ldr	r3, [pc, #48]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004580:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004584:	d101      	bne.n	800458a <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8004586:	4b0a      	ldr	r3, [pc, #40]	@ (80045b0 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8004588:	61fb      	str	r3, [r7, #28]
          break;
 800458a:	bf00      	nop
        break;
 800458c:	e008      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800458e:	bf00      	nop
 8004590:	e006      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004592:	bf00      	nop
 8004594:	e004      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004596:	bf00      	nop
 8004598:	e002      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800459a:	bf00      	nop
 800459c:	e000      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800459e:	bf00      	nop
    }
  }

  return(frequency);
 80045a0:	69fb      	ldr	r3, [r7, #28]
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3720      	adds	r7, #32
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	40021000 	.word	0x40021000
 80045b0:	00f42400 	.word	0x00f42400

080045b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045be:	2300      	movs	r3, #0
 80045c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045c2:	4b75      	ldr	r3, [pc, #468]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	f003 0303 	and.w	r3, r3, #3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d018      	beq.n	8004600 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80045ce:	4b72      	ldr	r3, [pc, #456]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f003 0203 	and.w	r2, r3, #3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d10d      	bne.n	80045fa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
       ||
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d009      	beq.n	80045fa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80045e6:	4b6c      	ldr	r3, [pc, #432]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	091b      	lsrs	r3, r3, #4
 80045ec:	f003 0307 	and.w	r3, r3, #7
 80045f0:	1c5a      	adds	r2, r3, #1
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
       ||
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d047      	beq.n	800468a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	73fb      	strb	r3, [r7, #15]
 80045fe:	e044      	b.n	800468a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2b03      	cmp	r3, #3
 8004606:	d018      	beq.n	800463a <RCCEx_PLLSAI1_Config+0x86>
 8004608:	2b03      	cmp	r3, #3
 800460a:	d825      	bhi.n	8004658 <RCCEx_PLLSAI1_Config+0xa4>
 800460c:	2b01      	cmp	r3, #1
 800460e:	d002      	beq.n	8004616 <RCCEx_PLLSAI1_Config+0x62>
 8004610:	2b02      	cmp	r3, #2
 8004612:	d009      	beq.n	8004628 <RCCEx_PLLSAI1_Config+0x74>
 8004614:	e020      	b.n	8004658 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004616:	4b60      	ldr	r3, [pc, #384]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d11d      	bne.n	800465e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004626:	e01a      	b.n	800465e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004628:	4b5b      	ldr	r3, [pc, #364]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004630:	2b00      	cmp	r3, #0
 8004632:	d116      	bne.n	8004662 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004638:	e013      	b.n	8004662 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800463a:	4b57      	ldr	r3, [pc, #348]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10f      	bne.n	8004666 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004646:	4b54      	ldr	r3, [pc, #336]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d109      	bne.n	8004666 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004656:	e006      	b.n	8004666 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	73fb      	strb	r3, [r7, #15]
      break;
 800465c:	e004      	b.n	8004668 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800465e:	bf00      	nop
 8004660:	e002      	b.n	8004668 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004662:	bf00      	nop
 8004664:	e000      	b.n	8004668 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004666:	bf00      	nop
    }

    if(status == HAL_OK)
 8004668:	7bfb      	ldrb	r3, [r7, #15]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10d      	bne.n	800468a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800466e:	4b4a      	ldr	r3, [pc, #296]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6819      	ldr	r1, [r3, #0]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	3b01      	subs	r3, #1
 8004680:	011b      	lsls	r3, r3, #4
 8004682:	430b      	orrs	r3, r1
 8004684:	4944      	ldr	r1, [pc, #272]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004686:	4313      	orrs	r3, r2
 8004688:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800468a:	7bfb      	ldrb	r3, [r7, #15]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d17d      	bne.n	800478c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004690:	4b41      	ldr	r3, [pc, #260]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a40      	ldr	r2, [pc, #256]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004696:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800469a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800469c:	f7fd fa96 	bl	8001bcc <HAL_GetTick>
 80046a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046a2:	e009      	b.n	80046b8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046a4:	f7fd fa92 	bl	8001bcc <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d902      	bls.n	80046b8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	73fb      	strb	r3, [r7, #15]
        break;
 80046b6:	e005      	b.n	80046c4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046b8:	4b37      	ldr	r3, [pc, #220]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d1ef      	bne.n	80046a4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80046c4:	7bfb      	ldrb	r3, [r7, #15]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d160      	bne.n	800478c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d111      	bne.n	80046f4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046d0:	4b31      	ldr	r3, [pc, #196]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046d2:	691b      	ldr	r3, [r3, #16]
 80046d4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80046d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	6892      	ldr	r2, [r2, #8]
 80046e0:	0211      	lsls	r1, r2, #8
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	68d2      	ldr	r2, [r2, #12]
 80046e6:	0912      	lsrs	r2, r2, #4
 80046e8:	0452      	lsls	r2, r2, #17
 80046ea:	430a      	orrs	r2, r1
 80046ec:	492a      	ldr	r1, [pc, #168]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	610b      	str	r3, [r1, #16]
 80046f2:	e027      	b.n	8004744 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d112      	bne.n	8004720 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046fa:	4b27      	ldr	r3, [pc, #156]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004702:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	6892      	ldr	r2, [r2, #8]
 800470a:	0211      	lsls	r1, r2, #8
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	6912      	ldr	r2, [r2, #16]
 8004710:	0852      	lsrs	r2, r2, #1
 8004712:	3a01      	subs	r2, #1
 8004714:	0552      	lsls	r2, r2, #21
 8004716:	430a      	orrs	r2, r1
 8004718:	491f      	ldr	r1, [pc, #124]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 800471a:	4313      	orrs	r3, r2
 800471c:	610b      	str	r3, [r1, #16]
 800471e:	e011      	b.n	8004744 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004720:	4b1d      	ldr	r3, [pc, #116]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004728:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	6892      	ldr	r2, [r2, #8]
 8004730:	0211      	lsls	r1, r2, #8
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6952      	ldr	r2, [r2, #20]
 8004736:	0852      	lsrs	r2, r2, #1
 8004738:	3a01      	subs	r2, #1
 800473a:	0652      	lsls	r2, r2, #25
 800473c:	430a      	orrs	r2, r1
 800473e:	4916      	ldr	r1, [pc, #88]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004740:	4313      	orrs	r3, r2
 8004742:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004744:	4b14      	ldr	r3, [pc, #80]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a13      	ldr	r2, [pc, #76]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 800474a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800474e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004750:	f7fd fa3c 	bl	8001bcc <HAL_GetTick>
 8004754:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004756:	e009      	b.n	800476c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004758:	f7fd fa38 	bl	8001bcc <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b02      	cmp	r3, #2
 8004764:	d902      	bls.n	800476c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	73fb      	strb	r3, [r7, #15]
          break;
 800476a:	e005      	b.n	8004778 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800476c:	4b0a      	ldr	r3, [pc, #40]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d0ef      	beq.n	8004758 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004778:	7bfb      	ldrb	r3, [r7, #15]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d106      	bne.n	800478c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800477e:	4b06      	ldr	r3, [pc, #24]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004780:	691a      	ldr	r2, [r3, #16]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	4904      	ldr	r1, [pc, #16]	@ (8004798 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004788:	4313      	orrs	r3, r2
 800478a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800478c:	7bfb      	ldrb	r3, [r7, #15]
}
 800478e:	4618      	mov	r0, r3
 8004790:	3710      	adds	r7, #16
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	40021000 	.word	0x40021000

0800479c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047a6:	2300      	movs	r3, #0
 80047a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047aa:	4b6a      	ldr	r3, [pc, #424]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	f003 0303 	and.w	r3, r3, #3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d018      	beq.n	80047e8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80047b6:	4b67      	ldr	r3, [pc, #412]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	f003 0203 	and.w	r2, r3, #3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d10d      	bne.n	80047e2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
       ||
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d009      	beq.n	80047e2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80047ce:	4b61      	ldr	r3, [pc, #388]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	091b      	lsrs	r3, r3, #4
 80047d4:	f003 0307 	and.w	r3, r3, #7
 80047d8:	1c5a      	adds	r2, r3, #1
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
       ||
 80047de:	429a      	cmp	r2, r3
 80047e0:	d047      	beq.n	8004872 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	73fb      	strb	r3, [r7, #15]
 80047e6:	e044      	b.n	8004872 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2b03      	cmp	r3, #3
 80047ee:	d018      	beq.n	8004822 <RCCEx_PLLSAI2_Config+0x86>
 80047f0:	2b03      	cmp	r3, #3
 80047f2:	d825      	bhi.n	8004840 <RCCEx_PLLSAI2_Config+0xa4>
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d002      	beq.n	80047fe <RCCEx_PLLSAI2_Config+0x62>
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d009      	beq.n	8004810 <RCCEx_PLLSAI2_Config+0x74>
 80047fc:	e020      	b.n	8004840 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80047fe:	4b55      	ldr	r3, [pc, #340]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0302 	and.w	r3, r3, #2
 8004806:	2b00      	cmp	r3, #0
 8004808:	d11d      	bne.n	8004846 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800480e:	e01a      	b.n	8004846 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004810:	4b50      	ldr	r3, [pc, #320]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004818:	2b00      	cmp	r3, #0
 800481a:	d116      	bne.n	800484a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004820:	e013      	b.n	800484a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004822:	4b4c      	ldr	r3, [pc, #304]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10f      	bne.n	800484e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800482e:	4b49      	ldr	r3, [pc, #292]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d109      	bne.n	800484e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800483e:	e006      	b.n	800484e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	73fb      	strb	r3, [r7, #15]
      break;
 8004844:	e004      	b.n	8004850 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004846:	bf00      	nop
 8004848:	e002      	b.n	8004850 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800484a:	bf00      	nop
 800484c:	e000      	b.n	8004850 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800484e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004850:	7bfb      	ldrb	r3, [r7, #15]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10d      	bne.n	8004872 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004856:	4b3f      	ldr	r3, [pc, #252]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6819      	ldr	r1, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	3b01      	subs	r3, #1
 8004868:	011b      	lsls	r3, r3, #4
 800486a:	430b      	orrs	r3, r1
 800486c:	4939      	ldr	r1, [pc, #228]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 800486e:	4313      	orrs	r3, r2
 8004870:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004872:	7bfb      	ldrb	r3, [r7, #15]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d167      	bne.n	8004948 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004878:	4b36      	ldr	r3, [pc, #216]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a35      	ldr	r2, [pc, #212]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 800487e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004882:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004884:	f7fd f9a2 	bl	8001bcc <HAL_GetTick>
 8004888:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800488a:	e009      	b.n	80048a0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800488c:	f7fd f99e 	bl	8001bcc <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	2b02      	cmp	r3, #2
 8004898:	d902      	bls.n	80048a0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	73fb      	strb	r3, [r7, #15]
        break;
 800489e:	e005      	b.n	80048ac <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048a0:	4b2c      	ldr	r3, [pc, #176]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1ef      	bne.n	800488c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80048ac:	7bfb      	ldrb	r3, [r7, #15]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d14a      	bne.n	8004948 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d111      	bne.n	80048dc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80048b8:	4b26      	ldr	r3, [pc, #152]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ba:	695b      	ldr	r3, [r3, #20]
 80048bc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80048c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	6892      	ldr	r2, [r2, #8]
 80048c8:	0211      	lsls	r1, r2, #8
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	68d2      	ldr	r2, [r2, #12]
 80048ce:	0912      	lsrs	r2, r2, #4
 80048d0:	0452      	lsls	r2, r2, #17
 80048d2:	430a      	orrs	r2, r1
 80048d4:	491f      	ldr	r1, [pc, #124]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	614b      	str	r3, [r1, #20]
 80048da:	e011      	b.n	8004900 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80048dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80048e4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	6892      	ldr	r2, [r2, #8]
 80048ec:	0211      	lsls	r1, r2, #8
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	6912      	ldr	r2, [r2, #16]
 80048f2:	0852      	lsrs	r2, r2, #1
 80048f4:	3a01      	subs	r2, #1
 80048f6:	0652      	lsls	r2, r2, #25
 80048f8:	430a      	orrs	r2, r1
 80048fa:	4916      	ldr	r1, [pc, #88]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048fc:	4313      	orrs	r3, r2
 80048fe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004900:	4b14      	ldr	r3, [pc, #80]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a13      	ldr	r2, [pc, #76]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004906:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800490a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800490c:	f7fd f95e 	bl	8001bcc <HAL_GetTick>
 8004910:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004912:	e009      	b.n	8004928 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004914:	f7fd f95a 	bl	8001bcc <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	2b02      	cmp	r3, #2
 8004920:	d902      	bls.n	8004928 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	73fb      	strb	r3, [r7, #15]
          break;
 8004926:	e005      	b.n	8004934 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004928:	4b0a      	ldr	r3, [pc, #40]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d0ef      	beq.n	8004914 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004934:	7bfb      	ldrb	r3, [r7, #15]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d106      	bne.n	8004948 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800493a:	4b06      	ldr	r3, [pc, #24]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 800493c:	695a      	ldr	r2, [r3, #20]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	695b      	ldr	r3, [r3, #20]
 8004942:	4904      	ldr	r1, [pc, #16]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004944:	4313      	orrs	r3, r2
 8004946:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004948:	7bfb      	ldrb	r3, [r7, #15]
}
 800494a:	4618      	mov	r0, r3
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	40021000 	.word	0x40021000

08004958 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8004958:	b480      	push	{r7}
 800495a:	b089      	sub	sp, #36	@ 0x24
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004962:	2300      	movs	r3, #0
 8004964:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8004966:	2300      	movs	r3, #0
 8004968:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800496a:	2300      	movs	r3, #0
 800496c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004974:	d10c      	bne.n	8004990 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004976:	4b6e      	ldr	r3, [pc, #440]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800497c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004980:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004988:	d112      	bne.n	80049b0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800498a:	4b6a      	ldr	r3, [pc, #424]	@ (8004b34 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800498c:	61fb      	str	r3, [r7, #28]
 800498e:	e00f      	b.n	80049b0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004996:	d10b      	bne.n	80049b0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004998:	4b65      	ldr	r3, [pc, #404]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800499a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800499e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80049a2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049aa:	d101      	bne.n	80049b0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80049ac:	4b61      	ldr	r3, [pc, #388]	@ (8004b34 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80049ae:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	f040 80b4 	bne.w	8004b20 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80049bc:	69bb      	ldr	r3, [r7, #24]
 80049be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80049c2:	d003      	beq.n	80049cc <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049ca:	d135      	bne.n	8004a38 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80049cc:	4b58      	ldr	r3, [pc, #352]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049d8:	f040 80a1 	bne.w	8004b1e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80049dc:	4b54      	ldr	r3, [pc, #336]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f000 809a 	beq.w	8004b1e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80049ea:	4b51      	ldr	r3, [pc, #324]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	091b      	lsrs	r3, r3, #4
 80049f0:	f003 0307 	and.w	r3, r3, #7
 80049f4:	3301      	adds	r3, #1
 80049f6:	693a      	ldr	r2, [r7, #16]
 80049f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049fc:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80049fe:	4b4c      	ldr	r3, [pc, #304]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	0a1b      	lsrs	r3, r3, #8
 8004a04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a08:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d10a      	bne.n	8004a26 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004a10:	4b47      	ldr	r3, [pc, #284]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d002      	beq.n	8004a22 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8004a1c:	2311      	movs	r3, #17
 8004a1e:	617b      	str	r3, [r7, #20]
 8004a20:	e001      	b.n	8004a26 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8004a22:	2307      	movs	r3, #7
 8004a24:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	fb03 f202 	mul.w	r2, r3, r2
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a34:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004a36:	e072      	b.n	8004b1e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004a38:	69bb      	ldr	r3, [r7, #24]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d133      	bne.n	8004aa6 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004a3e:	4b3c      	ldr	r3, [pc, #240]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a4a:	d169      	bne.n	8004b20 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004a4c:	4b38      	ldr	r3, [pc, #224]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d063      	beq.n	8004b20 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004a58:	4b35      	ldr	r3, [pc, #212]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	091b      	lsrs	r3, r3, #4
 8004a5e:	f003 0307 	and.w	r3, r3, #7
 8004a62:	3301      	adds	r3, #1
 8004a64:	693a      	ldr	r2, [r7, #16]
 8004a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a6a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004a6c:	4b30      	ldr	r3, [pc, #192]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004a6e:	691b      	ldr	r3, [r3, #16]
 8004a70:	0a1b      	lsrs	r3, r3, #8
 8004a72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a76:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d10a      	bne.n	8004a94 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004a7e:	4b2c      	ldr	r3, [pc, #176]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d002      	beq.n	8004a90 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8004a8a:	2311      	movs	r3, #17
 8004a8c:	617b      	str	r3, [r7, #20]
 8004a8e:	e001      	b.n	8004a94 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8004a90:	2307      	movs	r3, #7
 8004a92:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	fb03 f202 	mul.w	r2, r3, r2
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa2:	61fb      	str	r3, [r7, #28]
 8004aa4:	e03c      	b.n	8004b20 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004aac:	d003      	beq.n	8004ab6 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8004aae:	69bb      	ldr	r3, [r7, #24]
 8004ab0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ab4:	d134      	bne.n	8004b20 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8004ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004abe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ac2:	d12d      	bne.n	8004b20 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004ac6:	695b      	ldr	r3, [r3, #20]
 8004ac8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d027      	beq.n	8004b20 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004ad0:	4b17      	ldr	r3, [pc, #92]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	091b      	lsrs	r3, r3, #4
 8004ad6:	f003 0307 	and.w	r3, r3, #7
 8004ada:	3301      	adds	r3, #1
 8004adc:	693a      	ldr	r2, [r7, #16]
 8004ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004ae4:	4b12      	ldr	r3, [pc, #72]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	0a1b      	lsrs	r3, r3, #8
 8004aea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004aee:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d10a      	bne.n	8004b0c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004af6:	4b0e      	ldr	r3, [pc, #56]	@ (8004b30 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d002      	beq.n	8004b08 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8004b02:	2311      	movs	r3, #17
 8004b04:	617b      	str	r3, [r7, #20]
 8004b06:	e001      	b.n	8004b0c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8004b08:	2307      	movs	r3, #7
 8004b0a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	fb03 f202 	mul.w	r2, r3, r2
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b1a:	61fb      	str	r3, [r7, #28]
 8004b1c:	e000      	b.n	8004b20 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004b1e:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004b20:	69fb      	ldr	r3, [r7, #28]
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3724      	adds	r7, #36	@ 0x24
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	40021000 	.word	0x40021000
 8004b34:	001fff68 	.word	0x001fff68

08004b38 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b088      	sub	sp, #32
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d101      	bne.n	8004b4a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e155      	b.n	8004df6 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d106      	bne.n	8004b64 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f7fc f9f8 	bl	8000f54 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f000 f959 	bl	8004e1c <SAI_Disable>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e140      	b.n	8004df6 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2202      	movs	r2, #2
 8004b78:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d00c      	beq.n	8004b9e <HAL_SAI_Init+0x66>
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d80d      	bhi.n	8004ba4 <HAL_SAI_Init+0x6c>
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d002      	beq.n	8004b92 <HAL_SAI_Init+0x5a>
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d003      	beq.n	8004b98 <HAL_SAI_Init+0x60>
 8004b90:	e008      	b.n	8004ba4 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004b92:	2300      	movs	r3, #0
 8004b94:	61fb      	str	r3, [r7, #28]
      break;
 8004b96:	e008      	b.n	8004baa <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004b98:	2310      	movs	r3, #16
 8004b9a:	61fb      	str	r3, [r7, #28]
      break;
 8004b9c:	e005      	b.n	8004baa <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004b9e:	2320      	movs	r3, #32
 8004ba0:	61fb      	str	r3, [r7, #28]
      break;
 8004ba2:	e002      	b.n	8004baa <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	61fb      	str	r3, [r7, #28]
      break;
 8004ba8:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	2b03      	cmp	r3, #3
 8004bb0:	d81d      	bhi.n	8004bee <HAL_SAI_Init+0xb6>
 8004bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8004bb8 <HAL_SAI_Init+0x80>)
 8004bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bb8:	08004bc9 	.word	0x08004bc9
 8004bbc:	08004bcf 	.word	0x08004bcf
 8004bc0:	08004bd7 	.word	0x08004bd7
 8004bc4:	08004bdf 	.word	0x08004bdf
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	617b      	str	r3, [r7, #20]
      break;
 8004bcc:	e012      	b.n	8004bf4 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004bce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004bd2:	617b      	str	r3, [r7, #20]
      break;
 8004bd4:	e00e      	b.n	8004bf4 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004bd6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004bda:	617b      	str	r3, [r7, #20]
      break;
 8004bdc:	e00a      	b.n	8004bf4 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004bde:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004be2:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	f043 0301 	orr.w	r3, r3, #1
 8004bea:	61fb      	str	r3, [r7, #28]
      break;
 8004bec:	e002      	b.n	8004bf4 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	617b      	str	r3, [r7, #20]
      break;
 8004bf2:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a81      	ldr	r2, [pc, #516]	@ (8004e00 <HAL_SAI_Init+0x2c8>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d004      	beq.n	8004c08 <HAL_SAI_Init+0xd0>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a80      	ldr	r2, [pc, #512]	@ (8004e04 <HAL_SAI_Init+0x2cc>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d103      	bne.n	8004c10 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8004c08:	4a7f      	ldr	r2, [pc, #508]	@ (8004e08 <HAL_SAI_Init+0x2d0>)
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	6013      	str	r3, [r2, #0]
 8004c0e:	e002      	b.n	8004c16 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004c10:	4a7e      	ldr	r2, [pc, #504]	@ (8004e0c <HAL_SAI_Init+0x2d4>)
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d041      	beq.n	8004ca2 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a77      	ldr	r2, [pc, #476]	@ (8004e00 <HAL_SAI_Init+0x2c8>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d004      	beq.n	8004c32 <HAL_SAI_Init+0xfa>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a75      	ldr	r2, [pc, #468]	@ (8004e04 <HAL_SAI_Init+0x2cc>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d105      	bne.n	8004c3e <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004c32:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004c36:	f7fe ff4f 	bl	8003ad8 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c3a:	6138      	str	r0, [r7, #16]
 8004c3c:	e004      	b.n	8004c48 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004c3e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004c42:	f7fe ff49 	bl	8003ad8 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c46:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	4413      	add	r3, r2
 8004c50:	005b      	lsls	r3, r3, #1
 8004c52:	461a      	mov	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	69db      	ldr	r3, [r3, #28]
 8004c58:	025b      	lsls	r3, r3, #9
 8004c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c5e:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	4a6b      	ldr	r2, [pc, #428]	@ (8004e10 <HAL_SAI_Init+0x2d8>)
 8004c64:	fba2 2303 	umull	r2, r3, r2, r3
 8004c68:	08da      	lsrs	r2, r3, #3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004c6e:	68f9      	ldr	r1, [r7, #12]
 8004c70:	4b67      	ldr	r3, [pc, #412]	@ (8004e10 <HAL_SAI_Init+0x2d8>)
 8004c72:	fba3 2301 	umull	r2, r3, r3, r1
 8004c76:	08da      	lsrs	r2, r3, #3
 8004c78:	4613      	mov	r3, r2
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	4413      	add	r3, r2
 8004c7e:	005b      	lsls	r3, r3, #1
 8004c80:	1aca      	subs	r2, r1, r3
 8004c82:	2a08      	cmp	r2, #8
 8004c84:	d904      	bls.n	8004c90 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a1b      	ldr	r3, [r3, #32]
 8004c8a:	1c5a      	adds	r2, r3, #1
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c94:	2b04      	cmp	r3, #4
 8004c96:	d104      	bne.n	8004ca2 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a1b      	ldr	r3, [r3, #32]
 8004c9c:	085a      	lsrs	r2, r3, #1
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d003      	beq.n	8004cb2 <HAL_SAI_Init+0x17a>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d109      	bne.n	8004cc6 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d101      	bne.n	8004cbe <HAL_SAI_Init+0x186>
 8004cba:	2300      	movs	r3, #0
 8004cbc:	e001      	b.n	8004cc2 <HAL_SAI_Init+0x18a>
 8004cbe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004cc2:	61bb      	str	r3, [r7, #24]
 8004cc4:	e008      	b.n	8004cd8 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d102      	bne.n	8004cd4 <HAL_SAI_Init+0x19c>
 8004cce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004cd2:	e000      	b.n	8004cd6 <HAL_SAI_Init+0x19e>
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6819      	ldr	r1, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	4b4c      	ldr	r3, [pc, #304]	@ (8004e14 <HAL_SAI_Init+0x2dc>)
 8004ce4:	400b      	ands	r3, r1
 8004ce6:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6819      	ldr	r1, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685a      	ldr	r2, [r3, #4]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf6:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004cfc:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d02:	431a      	orrs	r2, r3
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8004d10:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d1c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	051b      	lsls	r3, r3, #20
 8004d24:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6812      	ldr	r2, [r2, #0]
 8004d38:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004d3c:	f023 030f 	bic.w	r3, r3, #15
 8004d40:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	6859      	ldr	r1, [r3, #4]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	699a      	ldr	r2, [r3, #24]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d50:	431a      	orrs	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d56:	431a      	orrs	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	6899      	ldr	r1, [r3, #8]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	4b2b      	ldr	r3, [pc, #172]	@ (8004e18 <HAL_SAI_Init+0x2e0>)
 8004d6c:	400b      	ands	r3, r1
 8004d6e:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	6899      	ldr	r1, [r3, #8]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7a:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004d80:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8004d86:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8004d8c:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d92:	3b01      	subs	r3, #1
 8004d94:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8004d96:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	430a      	orrs	r2, r1
 8004d9e:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68d9      	ldr	r1, [r3, #12]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8004dae:	400b      	ands	r3, r1
 8004db0:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68d9      	ldr	r1, [r3, #12]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dc0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dc6:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004dc8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	021b      	lsls	r3, r3, #8
 8004dd2:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8004df4:	2300      	movs	r3, #0
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3720      	adds	r7, #32
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	40015404 	.word	0x40015404
 8004e04:	40015424 	.word	0x40015424
 8004e08:	40015400 	.word	0x40015400
 8004e0c:	40015800 	.word	0x40015800
 8004e10:	cccccccd 	.word	0xcccccccd
 8004e14:	ff05c010 	.word	0xff05c010
 8004e18:	fff88000 	.word	0xfff88000

08004e1c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b085      	sub	sp, #20
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004e24:	4b18      	ldr	r3, [pc, #96]	@ (8004e88 <SAI_Disable+0x6c>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a18      	ldr	r2, [pc, #96]	@ (8004e8c <SAI_Disable+0x70>)
 8004e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e2e:	0b1b      	lsrs	r3, r3, #12
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004e34:	2300      	movs	r3, #0
 8004e36:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004e46:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d10a      	bne.n	8004e64 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e54:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	72fb      	strb	r3, [r7, #11]
      break;
 8004e62:	e009      	b.n	8004e78 <SAI_Disable+0x5c>
    }
    count--;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	3b01      	subs	r3, #1
 8004e68:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1e7      	bne.n	8004e48 <SAI_Disable+0x2c>

  return status;
 8004e78:	7afb      	ldrb	r3, [r7, #11]
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3714      	adds	r7, #20
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	20000000 	.word	0x20000000
 8004e8c:	95cbec1b 	.word	0x95cbec1b

08004e90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e095      	b.n	8004fce <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d108      	bne.n	8004ebc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004eb2:	d009      	beq.n	8004ec8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	61da      	str	r2, [r3, #28]
 8004eba:	e005      	b.n	8004ec8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d106      	bne.n	8004ee8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f7fc fb7a 	bl	80015dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2202      	movs	r2, #2
 8004eec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004efe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f08:	d902      	bls.n	8004f10 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	60fb      	str	r3, [r7, #12]
 8004f0e:	e002      	b.n	8004f16 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f14:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004f1e:	d007      	beq.n	8004f30 <HAL_SPI_Init+0xa0>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f28:	d002      	beq.n	8004f30 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f40:	431a      	orrs	r2, r3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	f003 0302 	and.w	r3, r3, #2
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	f003 0301 	and.w	r3, r3, #1
 8004f54:	431a      	orrs	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	699b      	ldr	r3, [r3, #24]
 8004f5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f5e:	431a      	orrs	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	69db      	ldr	r3, [r3, #28]
 8004f64:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f68:	431a      	orrs	r2, r3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f72:	ea42 0103 	orr.w	r1, r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f7a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	430a      	orrs	r2, r1
 8004f84:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	0c1b      	lsrs	r3, r3, #16
 8004f8c:	f003 0204 	and.w	r2, r3, #4
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f94:	f003 0310 	and.w	r3, r3, #16
 8004f98:	431a      	orrs	r2, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f9e:	f003 0308 	and.w	r3, r3, #8
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004fac:	ea42 0103 	orr.w	r1, r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b088      	sub	sp, #32
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	60f8      	str	r0, [r7, #12]
 8004fde:	60b9      	str	r1, [r7, #8]
 8004fe0:	603b      	str	r3, [r7, #0]
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fe6:	f7fc fdf1 	bl	8001bcc <HAL_GetTick>
 8004fea:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004fec:	88fb      	ldrh	r3, [r7, #6]
 8004fee:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d001      	beq.n	8005000 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	e15c      	b.n	80052ba <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d002      	beq.n	800500c <HAL_SPI_Transmit+0x36>
 8005006:	88fb      	ldrh	r3, [r7, #6]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d101      	bne.n	8005010 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e154      	b.n	80052ba <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005016:	2b01      	cmp	r3, #1
 8005018:	d101      	bne.n	800501e <HAL_SPI_Transmit+0x48>
 800501a:	2302      	movs	r3, #2
 800501c:	e14d      	b.n	80052ba <HAL_SPI_Transmit+0x2e4>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2201      	movs	r2, #1
 8005022:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2203      	movs	r2, #3
 800502a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	68ba      	ldr	r2, [r7, #8]
 8005038:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	88fa      	ldrh	r2, [r7, #6]
 800503e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	88fa      	ldrh	r2, [r7, #6]
 8005044:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2200      	movs	r2, #0
 800504a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2200      	movs	r2, #0
 8005050:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005070:	d10f      	bne.n	8005092 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005080:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005090:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800509c:	2b40      	cmp	r3, #64	@ 0x40
 800509e:	d007      	beq.n	80050b0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80050b8:	d952      	bls.n	8005160 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d002      	beq.n	80050c8 <HAL_SPI_Transmit+0xf2>
 80050c2:	8b7b      	ldrh	r3, [r7, #26]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d145      	bne.n	8005154 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050cc:	881a      	ldrh	r2, [r3, #0]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d8:	1c9a      	adds	r2, r3, #2
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	3b01      	subs	r3, #1
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80050ec:	e032      	b.n	8005154 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f003 0302 	and.w	r3, r3, #2
 80050f8:	2b02      	cmp	r3, #2
 80050fa:	d112      	bne.n	8005122 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005100:	881a      	ldrh	r2, [r3, #0]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800510c:	1c9a      	adds	r2, r3, #2
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005116:	b29b      	uxth	r3, r3
 8005118:	3b01      	subs	r3, #1
 800511a:	b29a      	uxth	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005120:	e018      	b.n	8005154 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005122:	f7fc fd53 	bl	8001bcc <HAL_GetTick>
 8005126:	4602      	mov	r2, r0
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	1ad3      	subs	r3, r2, r3
 800512c:	683a      	ldr	r2, [r7, #0]
 800512e:	429a      	cmp	r2, r3
 8005130:	d803      	bhi.n	800513a <HAL_SPI_Transmit+0x164>
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005138:	d102      	bne.n	8005140 <HAL_SPI_Transmit+0x16a>
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d109      	bne.n	8005154 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005150:	2303      	movs	r3, #3
 8005152:	e0b2      	b.n	80052ba <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005158:	b29b      	uxth	r3, r3
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1c7      	bne.n	80050ee <HAL_SPI_Transmit+0x118>
 800515e:	e083      	b.n	8005268 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d002      	beq.n	800516e <HAL_SPI_Transmit+0x198>
 8005168:	8b7b      	ldrh	r3, [r7, #26]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d177      	bne.n	800525e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005172:	b29b      	uxth	r3, r3
 8005174:	2b01      	cmp	r3, #1
 8005176:	d912      	bls.n	800519e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800517c:	881a      	ldrh	r2, [r3, #0]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005188:	1c9a      	adds	r2, r3, #2
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005192:	b29b      	uxth	r3, r3
 8005194:	3b02      	subs	r3, #2
 8005196:	b29a      	uxth	r2, r3
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800519c:	e05f      	b.n	800525e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	330c      	adds	r3, #12
 80051a8:	7812      	ldrb	r2, [r2, #0]
 80051aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b0:	1c5a      	adds	r2, r3, #1
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80051c4:	e04b      	b.n	800525e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f003 0302 	and.w	r3, r3, #2
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d12b      	bne.n	800522c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051d8:	b29b      	uxth	r3, r3
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d912      	bls.n	8005204 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e2:	881a      	ldrh	r2, [r3, #0]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ee:	1c9a      	adds	r2, r3, #2
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	3b02      	subs	r3, #2
 80051fc:	b29a      	uxth	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005202:	e02c      	b.n	800525e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	330c      	adds	r3, #12
 800520e:	7812      	ldrb	r2, [r2, #0]
 8005210:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005216:	1c5a      	adds	r2, r3, #1
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005220:	b29b      	uxth	r3, r3
 8005222:	3b01      	subs	r3, #1
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800522a:	e018      	b.n	800525e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800522c:	f7fc fcce 	bl	8001bcc <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	683a      	ldr	r2, [r7, #0]
 8005238:	429a      	cmp	r2, r3
 800523a:	d803      	bhi.n	8005244 <HAL_SPI_Transmit+0x26e>
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005242:	d102      	bne.n	800524a <HAL_SPI_Transmit+0x274>
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d109      	bne.n	800525e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e02d      	b.n	80052ba <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005262:	b29b      	uxth	r3, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1ae      	bne.n	80051c6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005268:	69fa      	ldr	r2, [r7, #28]
 800526a:	6839      	ldr	r1, [r7, #0]
 800526c:	68f8      	ldr	r0, [r7, #12]
 800526e:	f000 fb65 	bl	800593c <SPI_EndRxTxTransaction>
 8005272:	4603      	mov	r3, r0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d002      	beq.n	800527e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2220      	movs	r2, #32
 800527c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d10a      	bne.n	800529c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005286:	2300      	movs	r3, #0
 8005288:	617b      	str	r3, [r7, #20]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	617b      	str	r3, [r7, #20]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	617b      	str	r3, [r7, #20]
 800529a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d001      	beq.n	80052b8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e000      	b.n	80052ba <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80052b8:	2300      	movs	r3, #0
  }
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3720      	adds	r7, #32
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}

080052c2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80052c2:	b580      	push	{r7, lr}
 80052c4:	b08a      	sub	sp, #40	@ 0x28
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	60f8      	str	r0, [r7, #12]
 80052ca:	60b9      	str	r1, [r7, #8]
 80052cc:	607a      	str	r2, [r7, #4]
 80052ce:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80052d0:	2301      	movs	r3, #1
 80052d2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052d4:	f7fc fc7a 	bl	8001bcc <HAL_GetTick>
 80052d8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80052e0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80052e8:	887b      	ldrh	r3, [r7, #2]
 80052ea:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80052ec:	887b      	ldrh	r3, [r7, #2]
 80052ee:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80052f0:	7ffb      	ldrb	r3, [r7, #31]
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d00c      	beq.n	8005310 <HAL_SPI_TransmitReceive+0x4e>
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052fc:	d106      	bne.n	800530c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d102      	bne.n	800530c <HAL_SPI_TransmitReceive+0x4a>
 8005306:	7ffb      	ldrb	r3, [r7, #31]
 8005308:	2b04      	cmp	r3, #4
 800530a:	d001      	beq.n	8005310 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800530c:	2302      	movs	r3, #2
 800530e:	e1f3      	b.n	80056f8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d005      	beq.n	8005322 <HAL_SPI_TransmitReceive+0x60>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d002      	beq.n	8005322 <HAL_SPI_TransmitReceive+0x60>
 800531c:	887b      	ldrh	r3, [r7, #2]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e1e8      	b.n	80056f8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800532c:	2b01      	cmp	r3, #1
 800532e:	d101      	bne.n	8005334 <HAL_SPI_TransmitReceive+0x72>
 8005330:	2302      	movs	r3, #2
 8005332:	e1e1      	b.n	80056f8 <HAL_SPI_TransmitReceive+0x436>
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005342:	b2db      	uxtb	r3, r3
 8005344:	2b04      	cmp	r3, #4
 8005346:	d003      	beq.n	8005350 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2205      	movs	r2, #5
 800534c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	887a      	ldrh	r2, [r7, #2]
 8005360:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	887a      	ldrh	r2, [r7, #2]
 8005368:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	887a      	ldrh	r2, [r7, #2]
 8005376:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	887a      	ldrh	r2, [r7, #2]
 800537c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2200      	movs	r2, #0
 8005382:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005392:	d802      	bhi.n	800539a <HAL_SPI_TransmitReceive+0xd8>
 8005394:	8abb      	ldrh	r3, [r7, #20]
 8005396:	2b01      	cmp	r3, #1
 8005398:	d908      	bls.n	80053ac <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	685a      	ldr	r2, [r3, #4]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80053a8:	605a      	str	r2, [r3, #4]
 80053aa:	e007      	b.n	80053bc <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80053ba:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c6:	2b40      	cmp	r3, #64	@ 0x40
 80053c8:	d007      	beq.n	80053da <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053d8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80053e2:	f240 8083 	bls.w	80054ec <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d002      	beq.n	80053f4 <HAL_SPI_TransmitReceive+0x132>
 80053ee:	8afb      	ldrh	r3, [r7, #22]
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d16f      	bne.n	80054d4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f8:	881a      	ldrh	r2, [r3, #0]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005404:	1c9a      	adds	r2, r3, #2
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800540e:	b29b      	uxth	r3, r3
 8005410:	3b01      	subs	r3, #1
 8005412:	b29a      	uxth	r2, r3
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005418:	e05c      	b.n	80054d4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	f003 0302 	and.w	r3, r3, #2
 8005424:	2b02      	cmp	r3, #2
 8005426:	d11b      	bne.n	8005460 <HAL_SPI_TransmitReceive+0x19e>
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800542c:	b29b      	uxth	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d016      	beq.n	8005460 <HAL_SPI_TransmitReceive+0x19e>
 8005432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005434:	2b01      	cmp	r3, #1
 8005436:	d113      	bne.n	8005460 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800543c:	881a      	ldrh	r2, [r3, #0]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005448:	1c9a      	adds	r2, r3, #2
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005452:	b29b      	uxth	r3, r3
 8005454:	3b01      	subs	r3, #1
 8005456:	b29a      	uxth	r2, r3
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800545c:	2300      	movs	r3, #0
 800545e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f003 0301 	and.w	r3, r3, #1
 800546a:	2b01      	cmp	r3, #1
 800546c:	d11c      	bne.n	80054a8 <HAL_SPI_TransmitReceive+0x1e6>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005474:	b29b      	uxth	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d016      	beq.n	80054a8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68da      	ldr	r2, [r3, #12]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005484:	b292      	uxth	r2, r2
 8005486:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548c:	1c9a      	adds	r2, r3, #2
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005498:	b29b      	uxth	r3, r3
 800549a:	3b01      	subs	r3, #1
 800549c:	b29a      	uxth	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80054a4:	2301      	movs	r3, #1
 80054a6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80054a8:	f7fc fb90 	bl	8001bcc <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	6a3b      	ldr	r3, [r7, #32]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d80d      	bhi.n	80054d4 <HAL_SPI_TransmitReceive+0x212>
 80054b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054be:	d009      	beq.n	80054d4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80054d0:	2303      	movs	r3, #3
 80054d2:	e111      	b.n	80056f8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054d8:	b29b      	uxth	r3, r3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d19d      	bne.n	800541a <HAL_SPI_TransmitReceive+0x158>
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d197      	bne.n	800541a <HAL_SPI_TransmitReceive+0x158>
 80054ea:	e0e5      	b.n	80056b8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d003      	beq.n	80054fc <HAL_SPI_TransmitReceive+0x23a>
 80054f4:	8afb      	ldrh	r3, [r7, #22]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	f040 80d1 	bne.w	800569e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005500:	b29b      	uxth	r3, r3
 8005502:	2b01      	cmp	r3, #1
 8005504:	d912      	bls.n	800552c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800550a:	881a      	ldrh	r2, [r3, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005516:	1c9a      	adds	r2, r3, #2
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005520:	b29b      	uxth	r3, r3
 8005522:	3b02      	subs	r3, #2
 8005524:	b29a      	uxth	r2, r3
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800552a:	e0b8      	b.n	800569e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	330c      	adds	r3, #12
 8005536:	7812      	ldrb	r2, [r2, #0]
 8005538:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800553e:	1c5a      	adds	r2, r3, #1
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005548:	b29b      	uxth	r3, r3
 800554a:	3b01      	subs	r3, #1
 800554c:	b29a      	uxth	r2, r3
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005552:	e0a4      	b.n	800569e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	f003 0302 	and.w	r3, r3, #2
 800555e:	2b02      	cmp	r3, #2
 8005560:	d134      	bne.n	80055cc <HAL_SPI_TransmitReceive+0x30a>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005566:	b29b      	uxth	r3, r3
 8005568:	2b00      	cmp	r3, #0
 800556a:	d02f      	beq.n	80055cc <HAL_SPI_TransmitReceive+0x30a>
 800556c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556e:	2b01      	cmp	r3, #1
 8005570:	d12c      	bne.n	80055cc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005576:	b29b      	uxth	r3, r3
 8005578:	2b01      	cmp	r3, #1
 800557a:	d912      	bls.n	80055a2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005580:	881a      	ldrh	r2, [r3, #0]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558c:	1c9a      	adds	r2, r3, #2
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005596:	b29b      	uxth	r3, r3
 8005598:	3b02      	subs	r3, #2
 800559a:	b29a      	uxth	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80055a0:	e012      	b.n	80055c8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	330c      	adds	r3, #12
 80055ac:	7812      	ldrb	r2, [r2, #0]
 80055ae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b4:	1c5a      	adds	r2, r3, #1
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055be:	b29b      	uxth	r3, r3
 80055c0:	3b01      	subs	r3, #1
 80055c2:	b29a      	uxth	r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055c8:	2300      	movs	r3, #0
 80055ca:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	f003 0301 	and.w	r3, r3, #1
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d148      	bne.n	800566c <HAL_SPI_TransmitReceive+0x3aa>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d042      	beq.n	800566c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d923      	bls.n	800563a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	68da      	ldr	r2, [r3, #12]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fc:	b292      	uxth	r2, r2
 80055fe:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005604:	1c9a      	adds	r2, r3, #2
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005610:	b29b      	uxth	r3, r3
 8005612:	3b02      	subs	r3, #2
 8005614:	b29a      	uxth	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005622:	b29b      	uxth	r3, r3
 8005624:	2b01      	cmp	r3, #1
 8005626:	d81f      	bhi.n	8005668 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	685a      	ldr	r2, [r3, #4]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005636:	605a      	str	r2, [r3, #4]
 8005638:	e016      	b.n	8005668 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f103 020c 	add.w	r2, r3, #12
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005646:	7812      	ldrb	r2, [r2, #0]
 8005648:	b2d2      	uxtb	r2, r2
 800564a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005650:	1c5a      	adds	r2, r3, #1
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800565c:	b29b      	uxth	r3, r3
 800565e:	3b01      	subs	r3, #1
 8005660:	b29a      	uxth	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005668:	2301      	movs	r3, #1
 800566a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800566c:	f7fc faae 	bl	8001bcc <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	6a3b      	ldr	r3, [r7, #32]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005678:	429a      	cmp	r2, r3
 800567a:	d803      	bhi.n	8005684 <HAL_SPI_TransmitReceive+0x3c2>
 800567c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005682:	d102      	bne.n	800568a <HAL_SPI_TransmitReceive+0x3c8>
 8005684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005686:	2b00      	cmp	r3, #0
 8005688:	d109      	bne.n	800569e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	e02c      	b.n	80056f8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f47f af55 	bne.w	8005554 <HAL_SPI_TransmitReceive+0x292>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f47f af4e 	bne.w	8005554 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056b8:	6a3a      	ldr	r2, [r7, #32]
 80056ba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 f93d 	bl	800593c <SPI_EndRxTxTransaction>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d008      	beq.n	80056da <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2220      	movs	r2, #32
 80056cc:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e00e      	b.n	80056f8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e000      	b.n	80056f8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80056f6:	2300      	movs	r3, #0
  }
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3728      	adds	r7, #40	@ 0x28
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}

08005700 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b088      	sub	sp, #32
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	603b      	str	r3, [r7, #0]
 800570c:	4613      	mov	r3, r2
 800570e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005710:	f7fc fa5c 	bl	8001bcc <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005718:	1a9b      	subs	r3, r3, r2
 800571a:	683a      	ldr	r2, [r7, #0]
 800571c:	4413      	add	r3, r2
 800571e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005720:	f7fc fa54 	bl	8001bcc <HAL_GetTick>
 8005724:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005726:	4b39      	ldr	r3, [pc, #228]	@ (800580c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	015b      	lsls	r3, r3, #5
 800572c:	0d1b      	lsrs	r3, r3, #20
 800572e:	69fa      	ldr	r2, [r7, #28]
 8005730:	fb02 f303 	mul.w	r3, r2, r3
 8005734:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005736:	e054      	b.n	80057e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800573e:	d050      	beq.n	80057e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005740:	f7fc fa44 	bl	8001bcc <HAL_GetTick>
 8005744:	4602      	mov	r2, r0
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	69fa      	ldr	r2, [r7, #28]
 800574c:	429a      	cmp	r2, r3
 800574e:	d902      	bls.n	8005756 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d13d      	bne.n	80057d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	685a      	ldr	r2, [r3, #4]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005764:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800576e:	d111      	bne.n	8005794 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005778:	d004      	beq.n	8005784 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005782:	d107      	bne.n	8005794 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005792:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005798:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800579c:	d10f      	bne.n	80057be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2201      	movs	r2, #1
 80057c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e017      	b.n	8005802 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d101      	bne.n	80057dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80057d8:	2300      	movs	r3, #0
 80057da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	3b01      	subs	r3, #1
 80057e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	689a      	ldr	r2, [r3, #8]
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	4013      	ands	r3, r2
 80057ec:	68ba      	ldr	r2, [r7, #8]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	bf0c      	ite	eq
 80057f2:	2301      	moveq	r3, #1
 80057f4:	2300      	movne	r3, #0
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	461a      	mov	r2, r3
 80057fa:	79fb      	ldrb	r3, [r7, #7]
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d19b      	bne.n	8005738 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3720      	adds	r7, #32
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	20000000 	.word	0x20000000

08005810 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b08a      	sub	sp, #40	@ 0x28
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
 800581c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800581e:	2300      	movs	r3, #0
 8005820:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005822:	f7fc f9d3 	bl	8001bcc <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582a:	1a9b      	subs	r3, r3, r2
 800582c:	683a      	ldr	r2, [r7, #0]
 800582e:	4413      	add	r3, r2
 8005830:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005832:	f7fc f9cb 	bl	8001bcc <HAL_GetTick>
 8005836:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	330c      	adds	r3, #12
 800583e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005840:	4b3d      	ldr	r3, [pc, #244]	@ (8005938 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	4613      	mov	r3, r2
 8005846:	009b      	lsls	r3, r3, #2
 8005848:	4413      	add	r3, r2
 800584a:	00da      	lsls	r2, r3, #3
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	0d1b      	lsrs	r3, r3, #20
 8005850:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005852:	fb02 f303 	mul.w	r3, r2, r3
 8005856:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005858:	e060      	b.n	800591c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005860:	d107      	bne.n	8005872 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d104      	bne.n	8005872 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005868:	69fb      	ldr	r3, [r7, #28]
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	b2db      	uxtb	r3, r3
 800586e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005870:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005878:	d050      	beq.n	800591c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800587a:	f7fc f9a7 	bl	8001bcc <HAL_GetTick>
 800587e:	4602      	mov	r2, r0
 8005880:	6a3b      	ldr	r3, [r7, #32]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005886:	429a      	cmp	r2, r3
 8005888:	d902      	bls.n	8005890 <SPI_WaitFifoStateUntilTimeout+0x80>
 800588a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588c:	2b00      	cmp	r3, #0
 800588e:	d13d      	bne.n	800590c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	685a      	ldr	r2, [r3, #4]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800589e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058a8:	d111      	bne.n	80058ce <SPI_WaitFifoStateUntilTimeout+0xbe>
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058b2:	d004      	beq.n	80058be <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058bc:	d107      	bne.n	80058ce <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058d6:	d10f      	bne.n	80058f8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80058e6:	601a      	str	r2, [r3, #0]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80058f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2200      	movs	r2, #0
 8005904:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005908:	2303      	movs	r3, #3
 800590a:	e010      	b.n	800592e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005912:	2300      	movs	r3, #0
 8005914:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	3b01      	subs	r3, #1
 800591a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	689a      	ldr	r2, [r3, #8]
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	4013      	ands	r3, r2
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	429a      	cmp	r2, r3
 800592a:	d196      	bne.n	800585a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	3728      	adds	r7, #40	@ 0x28
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	20000000 	.word	0x20000000

0800593c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b086      	sub	sp, #24
 8005940:	af02      	add	r7, sp, #8
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	9300      	str	r3, [sp, #0]
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	2200      	movs	r2, #0
 8005950:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005954:	68f8      	ldr	r0, [r7, #12]
 8005956:	f7ff ff5b 	bl	8005810 <SPI_WaitFifoStateUntilTimeout>
 800595a:	4603      	mov	r3, r0
 800595c:	2b00      	cmp	r3, #0
 800595e:	d007      	beq.n	8005970 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005964:	f043 0220 	orr.w	r2, r3, #32
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800596c:	2303      	movs	r3, #3
 800596e:	e027      	b.n	80059c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	9300      	str	r3, [sp, #0]
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	2200      	movs	r2, #0
 8005978:	2180      	movs	r1, #128	@ 0x80
 800597a:	68f8      	ldr	r0, [r7, #12]
 800597c:	f7ff fec0 	bl	8005700 <SPI_WaitFlagStateUntilTimeout>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d007      	beq.n	8005996 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800598a:	f043 0220 	orr.w	r2, r3, #32
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e014      	b.n	80059c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	9300      	str	r3, [sp, #0]
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	2200      	movs	r2, #0
 800599e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80059a2:	68f8      	ldr	r0, [r7, #12]
 80059a4:	f7ff ff34 	bl	8005810 <SPI_WaitFifoStateUntilTimeout>
 80059a8:	4603      	mov	r3, r0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d007      	beq.n	80059be <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059b2:	f043 0220 	orr.w	r2, r3, #32
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e000      	b.n	80059c0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3710      	adds	r7, #16
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b082      	sub	sp, #8
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d101      	bne.n	80059da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e049      	b.n	8005a6e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d106      	bne.n	80059f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f841 	bl	8005a76 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2202      	movs	r2, #2
 80059f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	3304      	adds	r3, #4
 8005a04:	4619      	mov	r1, r3
 8005a06:	4610      	mov	r0, r2
 8005a08:	f000 f9e0 	bl	8005dcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3708      	adds	r7, #8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005a76:	b480      	push	{r7}
 8005a78:	b083      	sub	sp, #12
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005a7e:	bf00      	nop
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
	...

08005a8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b085      	sub	sp, #20
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d001      	beq.n	8005aa4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e04f      	b.n	8005b44 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2202      	movs	r2, #2
 8005aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68da      	ldr	r2, [r3, #12]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f042 0201 	orr.w	r2, r2, #1
 8005aba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a23      	ldr	r2, [pc, #140]	@ (8005b50 <HAL_TIM_Base_Start_IT+0xc4>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d01d      	beq.n	8005b02 <HAL_TIM_Base_Start_IT+0x76>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ace:	d018      	beq.n	8005b02 <HAL_TIM_Base_Start_IT+0x76>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a1f      	ldr	r2, [pc, #124]	@ (8005b54 <HAL_TIM_Base_Start_IT+0xc8>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d013      	beq.n	8005b02 <HAL_TIM_Base_Start_IT+0x76>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a1e      	ldr	r2, [pc, #120]	@ (8005b58 <HAL_TIM_Base_Start_IT+0xcc>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d00e      	beq.n	8005b02 <HAL_TIM_Base_Start_IT+0x76>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a1c      	ldr	r2, [pc, #112]	@ (8005b5c <HAL_TIM_Base_Start_IT+0xd0>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d009      	beq.n	8005b02 <HAL_TIM_Base_Start_IT+0x76>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a1b      	ldr	r2, [pc, #108]	@ (8005b60 <HAL_TIM_Base_Start_IT+0xd4>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d004      	beq.n	8005b02 <HAL_TIM_Base_Start_IT+0x76>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a19      	ldr	r2, [pc, #100]	@ (8005b64 <HAL_TIM_Base_Start_IT+0xd8>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d115      	bne.n	8005b2e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	689a      	ldr	r2, [r3, #8]
 8005b08:	4b17      	ldr	r3, [pc, #92]	@ (8005b68 <HAL_TIM_Base_Start_IT+0xdc>)
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2b06      	cmp	r3, #6
 8005b12:	d015      	beq.n	8005b40 <HAL_TIM_Base_Start_IT+0xb4>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b1a:	d011      	beq.n	8005b40 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f042 0201 	orr.w	r2, r2, #1
 8005b2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b2c:	e008      	b.n	8005b40 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f042 0201 	orr.w	r2, r2, #1
 8005b3c:	601a      	str	r2, [r3, #0]
 8005b3e:	e000      	b.n	8005b42 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b40:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b42:	2300      	movs	r3, #0
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3714      	adds	r7, #20
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr
 8005b50:	40012c00 	.word	0x40012c00
 8005b54:	40000400 	.word	0x40000400
 8005b58:	40000800 	.word	0x40000800
 8005b5c:	40000c00 	.word	0x40000c00
 8005b60:	40013400 	.word	0x40013400
 8005b64:	40014000 	.word	0x40014000
 8005b68:	00010007 	.word	0x00010007

08005b6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b084      	sub	sp, #16
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	f003 0302 	and.w	r3, r3, #2
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d020      	beq.n	8005bd0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f003 0302 	and.w	r3, r3, #2
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d01b      	beq.n	8005bd0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f06f 0202 	mvn.w	r2, #2
 8005ba0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	f003 0303 	and.w	r3, r3, #3
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d003      	beq.n	8005bbe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f000 f8e9 	bl	8005d8e <HAL_TIM_IC_CaptureCallback>
 8005bbc:	e005      	b.n	8005bca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f8db 	bl	8005d7a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f000 f8ec 	bl	8005da2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	f003 0304 	and.w	r3, r3, #4
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d020      	beq.n	8005c1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f003 0304 	and.w	r3, r3, #4
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d01b      	beq.n	8005c1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f06f 0204 	mvn.w	r2, #4
 8005bec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2202      	movs	r2, #2
 8005bf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	699b      	ldr	r3, [r3, #24]
 8005bfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d003      	beq.n	8005c0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f000 f8c3 	bl	8005d8e <HAL_TIM_IC_CaptureCallback>
 8005c08:	e005      	b.n	8005c16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f000 f8b5 	bl	8005d7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 f8c6 	bl	8005da2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	f003 0308 	and.w	r3, r3, #8
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d020      	beq.n	8005c68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	f003 0308 	and.w	r3, r3, #8
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d01b      	beq.n	8005c68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f06f 0208 	mvn.w	r2, #8
 8005c38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2204      	movs	r2, #4
 8005c3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	69db      	ldr	r3, [r3, #28]
 8005c46:	f003 0303 	and.w	r3, r3, #3
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d003      	beq.n	8005c56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f000 f89d 	bl	8005d8e <HAL_TIM_IC_CaptureCallback>
 8005c54:	e005      	b.n	8005c62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f000 f88f 	bl	8005d7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f000 f8a0 	bl	8005da2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	f003 0310 	and.w	r3, r3, #16
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d020      	beq.n	8005cb4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f003 0310 	and.w	r3, r3, #16
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d01b      	beq.n	8005cb4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f06f 0210 	mvn.w	r2, #16
 8005c84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2208      	movs	r2, #8
 8005c8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	69db      	ldr	r3, [r3, #28]
 8005c92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d003      	beq.n	8005ca2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 f877 	bl	8005d8e <HAL_TIM_IC_CaptureCallback>
 8005ca0:	e005      	b.n	8005cae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 f869 	bl	8005d7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f000 f87a 	bl	8005da2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	f003 0301 	and.w	r3, r3, #1
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00c      	beq.n	8005cd8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f003 0301 	and.w	r3, r3, #1
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d007      	beq.n	8005cd8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f06f 0201 	mvn.w	r2, #1
 8005cd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f7fb f87e 	bl	8000dd4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d104      	bne.n	8005cec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00c      	beq.n	8005d06 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d007      	beq.n	8005d06 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005cfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 f913 	bl	8005f2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00c      	beq.n	8005d2a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d007      	beq.n	8005d2a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005d22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f000 f90b 	bl	8005f40 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d00c      	beq.n	8005d4e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d007      	beq.n	8005d4e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f000 f834 	bl	8005db6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	f003 0320 	and.w	r3, r3, #32
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d00c      	beq.n	8005d72 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f003 0320 	and.w	r3, r3, #32
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d007      	beq.n	8005d72 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f06f 0220 	mvn.w	r2, #32
 8005d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f000 f8d3 	bl	8005f18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d72:	bf00      	nop
 8005d74:	3710      	adds	r7, #16
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}

08005d7a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d7a:	b480      	push	{r7}
 8005d7c:	b083      	sub	sp, #12
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d82:	bf00      	nop
 8005d84:	370c      	adds	r7, #12
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr

08005d8e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d8e:	b480      	push	{r7}
 8005d90:	b083      	sub	sp, #12
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d96:	bf00      	nop
 8005d98:	370c      	adds	r7, #12
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr

08005da2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005da2:	b480      	push	{r7}
 8005da4:	b083      	sub	sp, #12
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005daa:	bf00      	nop
 8005dac:	370c      	adds	r7, #12
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr

08005db6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005db6:	b480      	push	{r7}
 8005db8:	b083      	sub	sp, #12
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005dbe:	bf00      	nop
 8005dc0:	370c      	adds	r7, #12
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
	...

08005dcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a46      	ldr	r2, [pc, #280]	@ (8005ef8 <TIM_Base_SetConfig+0x12c>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d013      	beq.n	8005e0c <TIM_Base_SetConfig+0x40>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dea:	d00f      	beq.n	8005e0c <TIM_Base_SetConfig+0x40>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a43      	ldr	r2, [pc, #268]	@ (8005efc <TIM_Base_SetConfig+0x130>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d00b      	beq.n	8005e0c <TIM_Base_SetConfig+0x40>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	4a42      	ldr	r2, [pc, #264]	@ (8005f00 <TIM_Base_SetConfig+0x134>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d007      	beq.n	8005e0c <TIM_Base_SetConfig+0x40>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a41      	ldr	r2, [pc, #260]	@ (8005f04 <TIM_Base_SetConfig+0x138>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d003      	beq.n	8005e0c <TIM_Base_SetConfig+0x40>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a40      	ldr	r2, [pc, #256]	@ (8005f08 <TIM_Base_SetConfig+0x13c>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d108      	bne.n	8005e1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	68fa      	ldr	r2, [r7, #12]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a35      	ldr	r2, [pc, #212]	@ (8005ef8 <TIM_Base_SetConfig+0x12c>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d01f      	beq.n	8005e66 <TIM_Base_SetConfig+0x9a>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e2c:	d01b      	beq.n	8005e66 <TIM_Base_SetConfig+0x9a>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a32      	ldr	r2, [pc, #200]	@ (8005efc <TIM_Base_SetConfig+0x130>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d017      	beq.n	8005e66 <TIM_Base_SetConfig+0x9a>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a31      	ldr	r2, [pc, #196]	@ (8005f00 <TIM_Base_SetConfig+0x134>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d013      	beq.n	8005e66 <TIM_Base_SetConfig+0x9a>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a30      	ldr	r2, [pc, #192]	@ (8005f04 <TIM_Base_SetConfig+0x138>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d00f      	beq.n	8005e66 <TIM_Base_SetConfig+0x9a>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a2f      	ldr	r2, [pc, #188]	@ (8005f08 <TIM_Base_SetConfig+0x13c>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00b      	beq.n	8005e66 <TIM_Base_SetConfig+0x9a>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a2e      	ldr	r2, [pc, #184]	@ (8005f0c <TIM_Base_SetConfig+0x140>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d007      	beq.n	8005e66 <TIM_Base_SetConfig+0x9a>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a2d      	ldr	r2, [pc, #180]	@ (8005f10 <TIM_Base_SetConfig+0x144>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d003      	beq.n	8005e66 <TIM_Base_SetConfig+0x9a>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a2c      	ldr	r2, [pc, #176]	@ (8005f14 <TIM_Base_SetConfig+0x148>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d108      	bne.n	8005e78 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	689a      	ldr	r2, [r3, #8]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a16      	ldr	r2, [pc, #88]	@ (8005ef8 <TIM_Base_SetConfig+0x12c>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d00f      	beq.n	8005ec4 <TIM_Base_SetConfig+0xf8>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a18      	ldr	r2, [pc, #96]	@ (8005f08 <TIM_Base_SetConfig+0x13c>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d00b      	beq.n	8005ec4 <TIM_Base_SetConfig+0xf8>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a17      	ldr	r2, [pc, #92]	@ (8005f0c <TIM_Base_SetConfig+0x140>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d007      	beq.n	8005ec4 <TIM_Base_SetConfig+0xf8>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4a16      	ldr	r2, [pc, #88]	@ (8005f10 <TIM_Base_SetConfig+0x144>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d003      	beq.n	8005ec4 <TIM_Base_SetConfig+0xf8>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	4a15      	ldr	r2, [pc, #84]	@ (8005f14 <TIM_Base_SetConfig+0x148>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d103      	bne.n	8005ecc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	691a      	ldr	r2, [r3, #16]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	f003 0301 	and.w	r3, r3, #1
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d105      	bne.n	8005eea <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	f023 0201 	bic.w	r2, r3, #1
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	611a      	str	r2, [r3, #16]
  }
}
 8005eea:	bf00      	nop
 8005eec:	3714      	adds	r7, #20
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	40012c00 	.word	0x40012c00
 8005efc:	40000400 	.word	0x40000400
 8005f00:	40000800 	.word	0x40000800
 8005f04:	40000c00 	.word	0x40000c00
 8005f08:	40013400 	.word	0x40013400
 8005f0c:	40014000 	.word	0x40014000
 8005f10:	40014400 	.word	0x40014400
 8005f14:	40014800 	.word	0x40014800

08005f18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f34:	bf00      	nop
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr

08005f40 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005f48:	bf00      	nop
 8005f4a:	370c      	adds	r7, #12
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b082      	sub	sp, #8
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d101      	bne.n	8005f66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e040      	b.n	8005fe8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d106      	bne.n	8005f7c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f7fb fd52 	bl	8001a20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2224      	movs	r2, #36	@ 0x24
 8005f80:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f022 0201 	bic.w	r2, r2, #1
 8005f90:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d002      	beq.n	8005fa0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 fedc 	bl	8006d58 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 fc21 	bl	80067e8 <UART_SetConfig>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d101      	bne.n	8005fb0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e01b      	b.n	8005fe8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	685a      	ldr	r2, [r3, #4]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fbe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	689a      	ldr	r2, [r3, #8]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005fce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f042 0201 	orr.w	r2, r2, #1
 8005fde:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f000 ff5b 	bl	8006e9c <UART_CheckIdleState>
 8005fe6:	4603      	mov	r3, r0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3708      	adds	r7, #8
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b08a      	sub	sp, #40	@ 0x28
 8005ff4:	af02      	add	r7, sp, #8
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	603b      	str	r3, [r7, #0]
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006004:	2b20      	cmp	r3, #32
 8006006:	d177      	bne.n	80060f8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d002      	beq.n	8006014 <HAL_UART_Transmit+0x24>
 800600e:	88fb      	ldrh	r3, [r7, #6]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d101      	bne.n	8006018 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006014:	2301      	movs	r3, #1
 8006016:	e070      	b.n	80060fa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2221      	movs	r2, #33	@ 0x21
 8006024:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006026:	f7fb fdd1 	bl	8001bcc <HAL_GetTick>
 800602a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	88fa      	ldrh	r2, [r7, #6]
 8006030:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	88fa      	ldrh	r2, [r7, #6]
 8006038:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006044:	d108      	bne.n	8006058 <HAL_UART_Transmit+0x68>
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d104      	bne.n	8006058 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800604e:	2300      	movs	r3, #0
 8006050:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	61bb      	str	r3, [r7, #24]
 8006056:	e003      	b.n	8006060 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800605c:	2300      	movs	r3, #0
 800605e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006060:	e02f      	b.n	80060c2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	9300      	str	r3, [sp, #0]
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	2200      	movs	r2, #0
 800606a:	2180      	movs	r1, #128	@ 0x80
 800606c:	68f8      	ldr	r0, [r7, #12]
 800606e:	f000 ffbd 	bl	8006fec <UART_WaitOnFlagUntilTimeout>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d004      	beq.n	8006082 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2220      	movs	r2, #32
 800607c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800607e:	2303      	movs	r3, #3
 8006080:	e03b      	b.n	80060fa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006082:	69fb      	ldr	r3, [r7, #28]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d10b      	bne.n	80060a0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	881a      	ldrh	r2, [r3, #0]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006094:	b292      	uxth	r2, r2
 8006096:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006098:	69bb      	ldr	r3, [r7, #24]
 800609a:	3302      	adds	r3, #2
 800609c:	61bb      	str	r3, [r7, #24]
 800609e:	e007      	b.n	80060b0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80060a0:	69fb      	ldr	r3, [r7, #28]
 80060a2:	781a      	ldrb	r2, [r3, #0]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	3301      	adds	r3, #1
 80060ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	3b01      	subs	r3, #1
 80060ba:	b29a      	uxth	r2, r3
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d1c9      	bne.n	8006062 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	9300      	str	r3, [sp, #0]
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	2200      	movs	r2, #0
 80060d6:	2140      	movs	r1, #64	@ 0x40
 80060d8:	68f8      	ldr	r0, [r7, #12]
 80060da:	f000 ff87 	bl	8006fec <UART_WaitOnFlagUntilTimeout>
 80060de:	4603      	mov	r3, r0
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d004      	beq.n	80060ee <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2220      	movs	r2, #32
 80060e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80060ea:	2303      	movs	r3, #3
 80060ec:	e005      	b.n	80060fa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2220      	movs	r2, #32
 80060f2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80060f4:	2300      	movs	r3, #0
 80060f6:	e000      	b.n	80060fa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80060f8:	2302      	movs	r3, #2
  }
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3720      	adds	r7, #32
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
	...

08006104 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b08a      	sub	sp, #40	@ 0x28
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	4613      	mov	r3, r2
 8006110:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006118:	2b20      	cmp	r3, #32
 800611a:	d137      	bne.n	800618c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d002      	beq.n	8006128 <HAL_UART_Receive_IT+0x24>
 8006122:	88fb      	ldrh	r3, [r7, #6]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d101      	bne.n	800612c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e030      	b.n	800618e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a18      	ldr	r2, [pc, #96]	@ (8006198 <HAL_UART_Receive_IT+0x94>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d01f      	beq.n	800617c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006146:	2b00      	cmp	r3, #0
 8006148:	d018      	beq.n	800617c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	e853 3f00 	ldrex	r3, [r3]
 8006156:	613b      	str	r3, [r7, #16]
   return(result);
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800615e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	461a      	mov	r2, r3
 8006166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006168:	623b      	str	r3, [r7, #32]
 800616a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800616c:	69f9      	ldr	r1, [r7, #28]
 800616e:	6a3a      	ldr	r2, [r7, #32]
 8006170:	e841 2300 	strex	r3, r2, [r1]
 8006174:	61bb      	str	r3, [r7, #24]
   return(result);
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d1e6      	bne.n	800614a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800617c:	88fb      	ldrh	r3, [r7, #6]
 800617e:	461a      	mov	r2, r3
 8006180:	68b9      	ldr	r1, [r7, #8]
 8006182:	68f8      	ldr	r0, [r7, #12]
 8006184:	f000 ffa0 	bl	80070c8 <UART_Start_Receive_IT>
 8006188:	4603      	mov	r3, r0
 800618a:	e000      	b.n	800618e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800618c:	2302      	movs	r3, #2
  }
}
 800618e:	4618      	mov	r0, r3
 8006190:	3728      	adds	r7, #40	@ 0x28
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
 8006196:	bf00      	nop
 8006198:	40008000 	.word	0x40008000

0800619c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b0ba      	sub	sp, #232	@ 0xe8
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	69db      	ldr	r3, [r3, #28]
 80061aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80061c2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80061c6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80061ca:	4013      	ands	r3, r2
 80061cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80061d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d115      	bne.n	8006204 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80061d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061dc:	f003 0320 	and.w	r3, r3, #32
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00f      	beq.n	8006204 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80061e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061e8:	f003 0320 	and.w	r3, r3, #32
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d009      	beq.n	8006204 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 82ca 	beq.w	800678e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	4798      	blx	r3
      }
      return;
 8006202:	e2c4      	b.n	800678e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006204:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006208:	2b00      	cmp	r3, #0
 800620a:	f000 8117 	beq.w	800643c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800620e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006212:	f003 0301 	and.w	r3, r3, #1
 8006216:	2b00      	cmp	r3, #0
 8006218:	d106      	bne.n	8006228 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800621a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800621e:	4b85      	ldr	r3, [pc, #532]	@ (8006434 <HAL_UART_IRQHandler+0x298>)
 8006220:	4013      	ands	r3, r2
 8006222:	2b00      	cmp	r3, #0
 8006224:	f000 810a 	beq.w	800643c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006228:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800622c:	f003 0301 	and.w	r3, r3, #1
 8006230:	2b00      	cmp	r3, #0
 8006232:	d011      	beq.n	8006258 <HAL_UART_IRQHandler+0xbc>
 8006234:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800623c:	2b00      	cmp	r3, #0
 800623e:	d00b      	beq.n	8006258 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2201      	movs	r2, #1
 8006246:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800624e:	f043 0201 	orr.w	r2, r3, #1
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006258:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800625c:	f003 0302 	and.w	r3, r3, #2
 8006260:	2b00      	cmp	r3, #0
 8006262:	d011      	beq.n	8006288 <HAL_UART_IRQHandler+0xec>
 8006264:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006268:	f003 0301 	and.w	r3, r3, #1
 800626c:	2b00      	cmp	r3, #0
 800626e:	d00b      	beq.n	8006288 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2202      	movs	r2, #2
 8006276:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800627e:	f043 0204 	orr.w	r2, r3, #4
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006288:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800628c:	f003 0304 	and.w	r3, r3, #4
 8006290:	2b00      	cmp	r3, #0
 8006292:	d011      	beq.n	80062b8 <HAL_UART_IRQHandler+0x11c>
 8006294:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006298:	f003 0301 	and.w	r3, r3, #1
 800629c:	2b00      	cmp	r3, #0
 800629e:	d00b      	beq.n	80062b8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2204      	movs	r2, #4
 80062a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062ae:	f043 0202 	orr.w	r2, r3, #2
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80062b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062bc:	f003 0308 	and.w	r3, r3, #8
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d017      	beq.n	80062f4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80062c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062c8:	f003 0320 	and.w	r3, r3, #32
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d105      	bne.n	80062dc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80062d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062d4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00b      	beq.n	80062f4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2208      	movs	r2, #8
 80062e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062ea:	f043 0208 	orr.w	r2, r3, #8
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80062f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d012      	beq.n	8006326 <HAL_UART_IRQHandler+0x18a>
 8006300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006304:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006308:	2b00      	cmp	r3, #0
 800630a:	d00c      	beq.n	8006326 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006314:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800631c:	f043 0220 	orr.w	r2, r3, #32
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800632c:	2b00      	cmp	r3, #0
 800632e:	f000 8230 	beq.w	8006792 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006336:	f003 0320 	and.w	r3, r3, #32
 800633a:	2b00      	cmp	r3, #0
 800633c:	d00d      	beq.n	800635a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800633e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006342:	f003 0320 	and.w	r3, r3, #32
 8006346:	2b00      	cmp	r3, #0
 8006348:	d007      	beq.n	800635a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006360:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800636e:	2b40      	cmp	r3, #64	@ 0x40
 8006370:	d005      	beq.n	800637e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006372:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006376:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800637a:	2b00      	cmp	r3, #0
 800637c:	d04f      	beq.n	800641e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 ff68 	bl	8007254 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800638e:	2b40      	cmp	r3, #64	@ 0x40
 8006390:	d141      	bne.n	8006416 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	3308      	adds	r3, #8
 8006398:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80063a0:	e853 3f00 	ldrex	r3, [r3]
 80063a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80063a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80063ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	3308      	adds	r3, #8
 80063ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80063be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80063c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80063ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80063ce:	e841 2300 	strex	r3, r2, [r1]
 80063d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80063d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1d9      	bne.n	8006392 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d013      	beq.n	800640e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063ea:	4a13      	ldr	r2, [pc, #76]	@ (8006438 <HAL_UART_IRQHandler+0x29c>)
 80063ec:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fb fdf2 	bl	8001fdc <HAL_DMA_Abort_IT>
 80063f8:	4603      	mov	r3, r0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d017      	beq.n	800642e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006408:	4610      	mov	r0, r2
 800640a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800640c:	e00f      	b.n	800642e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 f9d4 	bl	80067bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006414:	e00b      	b.n	800642e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f9d0 	bl	80067bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800641c:	e007      	b.n	800642e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 f9cc 	bl	80067bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800642c:	e1b1      	b.n	8006792 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800642e:	bf00      	nop
    return;
 8006430:	e1af      	b.n	8006792 <HAL_UART_IRQHandler+0x5f6>
 8006432:	bf00      	nop
 8006434:	04000120 	.word	0x04000120
 8006438:	0800731d 	.word	0x0800731d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006440:	2b01      	cmp	r3, #1
 8006442:	f040 816a 	bne.w	800671a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800644a:	f003 0310 	and.w	r3, r3, #16
 800644e:	2b00      	cmp	r3, #0
 8006450:	f000 8163 	beq.w	800671a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006454:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006458:	f003 0310 	and.w	r3, r3, #16
 800645c:	2b00      	cmp	r3, #0
 800645e:	f000 815c 	beq.w	800671a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2210      	movs	r2, #16
 8006468:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006474:	2b40      	cmp	r3, #64	@ 0x40
 8006476:	f040 80d4 	bne.w	8006622 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006486:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800648a:	2b00      	cmp	r3, #0
 800648c:	f000 80ad 	beq.w	80065ea <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006496:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800649a:	429a      	cmp	r2, r3
 800649c:	f080 80a5 	bcs.w	80065ea <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064a6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f003 0320 	and.w	r3, r3, #32
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	f040 8086 	bne.w	80065c8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80064c8:	e853 3f00 	ldrex	r3, [r3]
 80064cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80064d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80064d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	461a      	mov	r2, r3
 80064e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80064e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80064ea:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80064f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80064f6:	e841 2300 	strex	r3, r2, [r1]
 80064fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80064fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006502:	2b00      	cmp	r3, #0
 8006504:	d1da      	bne.n	80064bc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	3308      	adds	r3, #8
 800650c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800650e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006510:	e853 3f00 	ldrex	r3, [r3]
 8006514:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006516:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006518:	f023 0301 	bic.w	r3, r3, #1
 800651c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	3308      	adds	r3, #8
 8006526:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800652a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800652e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006530:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006532:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006536:	e841 2300 	strex	r3, r2, [r1]
 800653a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800653c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1e1      	bne.n	8006506 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	3308      	adds	r3, #8
 8006548:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800654c:	e853 3f00 	ldrex	r3, [r3]
 8006550:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006552:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006554:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006558:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	3308      	adds	r3, #8
 8006562:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006566:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006568:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800656a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800656c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800656e:	e841 2300 	strex	r3, r2, [r1]
 8006572:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006574:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006576:	2b00      	cmp	r3, #0
 8006578:	d1e3      	bne.n	8006542 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2220      	movs	r2, #32
 800657e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006590:	e853 3f00 	ldrex	r3, [r3]
 8006594:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006596:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006598:	f023 0310 	bic.w	r3, r3, #16
 800659c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	461a      	mov	r2, r3
 80065a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80065ac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80065b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80065b2:	e841 2300 	strex	r3, r2, [r1]
 80065b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80065b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1e4      	bne.n	8006588 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7fb fccc 	bl	8001f60 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2202      	movs	r2, #2
 80065cc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80065da:	b29b      	uxth	r3, r3
 80065dc:	1ad3      	subs	r3, r2, r3
 80065de:	b29b      	uxth	r3, r3
 80065e0:	4619      	mov	r1, r3
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 f8f4 	bl	80067d0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80065e8:	e0d5      	b.n	8006796 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80065f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80065f4:	429a      	cmp	r2, r3
 80065f6:	f040 80ce 	bne.w	8006796 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 0320 	and.w	r3, r3, #32
 8006606:	2b20      	cmp	r3, #32
 8006608:	f040 80c5 	bne.w	8006796 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2202      	movs	r2, #2
 8006610:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006618:	4619      	mov	r1, r3
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 f8d8 	bl	80067d0 <HAL_UARTEx_RxEventCallback>
      return;
 8006620:	e0b9      	b.n	8006796 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800662e:	b29b      	uxth	r3, r3
 8006630:	1ad3      	subs	r3, r2, r3
 8006632:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800663c:	b29b      	uxth	r3, r3
 800663e:	2b00      	cmp	r3, #0
 8006640:	f000 80ab 	beq.w	800679a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006644:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006648:	2b00      	cmp	r3, #0
 800664a:	f000 80a6 	beq.w	800679a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006656:	e853 3f00 	ldrex	r3, [r3]
 800665a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800665c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800665e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006662:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	461a      	mov	r2, r3
 800666c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006670:	647b      	str	r3, [r7, #68]	@ 0x44
 8006672:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006674:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006676:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006678:	e841 2300 	strex	r3, r2, [r1]
 800667c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800667e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006680:	2b00      	cmp	r3, #0
 8006682:	d1e4      	bne.n	800664e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	3308      	adds	r3, #8
 800668a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800668c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668e:	e853 3f00 	ldrex	r3, [r3]
 8006692:	623b      	str	r3, [r7, #32]
   return(result);
 8006694:	6a3b      	ldr	r3, [r7, #32]
 8006696:	f023 0301 	bic.w	r3, r3, #1
 800669a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	3308      	adds	r3, #8
 80066a4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80066a8:	633a      	str	r2, [r7, #48]	@ 0x30
 80066aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066b0:	e841 2300 	strex	r3, r2, [r1]
 80066b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1e3      	bne.n	8006684 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2220      	movs	r2, #32
 80066c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	e853 3f00 	ldrex	r3, [r3]
 80066dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f023 0310 	bic.w	r3, r3, #16
 80066e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	461a      	mov	r2, r3
 80066ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80066f2:	61fb      	str	r3, [r7, #28]
 80066f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f6:	69b9      	ldr	r1, [r7, #24]
 80066f8:	69fa      	ldr	r2, [r7, #28]
 80066fa:	e841 2300 	strex	r3, r2, [r1]
 80066fe:	617b      	str	r3, [r7, #20]
   return(result);
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1e4      	bne.n	80066d0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2202      	movs	r2, #2
 800670a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800670c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006710:	4619      	mov	r1, r3
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f85c 	bl	80067d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006718:	e03f      	b.n	800679a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800671a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800671e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006722:	2b00      	cmp	r3, #0
 8006724:	d00e      	beq.n	8006744 <HAL_UART_IRQHandler+0x5a8>
 8006726:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800672a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d008      	beq.n	8006744 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800673a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 ffe9 	bl	8007714 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006742:	e02d      	b.n	80067a0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006748:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800674c:	2b00      	cmp	r3, #0
 800674e:	d00e      	beq.n	800676e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006754:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006758:	2b00      	cmp	r3, #0
 800675a:	d008      	beq.n	800676e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006760:	2b00      	cmp	r3, #0
 8006762:	d01c      	beq.n	800679e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	4798      	blx	r3
    }
    return;
 800676c:	e017      	b.n	800679e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800676e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006772:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006776:	2b00      	cmp	r3, #0
 8006778:	d012      	beq.n	80067a0 <HAL_UART_IRQHandler+0x604>
 800677a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800677e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006782:	2b00      	cmp	r3, #0
 8006784:	d00c      	beq.n	80067a0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f000 fdde 	bl	8007348 <UART_EndTransmit_IT>
    return;
 800678c:	e008      	b.n	80067a0 <HAL_UART_IRQHandler+0x604>
      return;
 800678e:	bf00      	nop
 8006790:	e006      	b.n	80067a0 <HAL_UART_IRQHandler+0x604>
    return;
 8006792:	bf00      	nop
 8006794:	e004      	b.n	80067a0 <HAL_UART_IRQHandler+0x604>
      return;
 8006796:	bf00      	nop
 8006798:	e002      	b.n	80067a0 <HAL_UART_IRQHandler+0x604>
      return;
 800679a:	bf00      	nop
 800679c:	e000      	b.n	80067a0 <HAL_UART_IRQHandler+0x604>
    return;
 800679e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80067a0:	37e8      	adds	r7, #232	@ 0xe8
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	bf00      	nop

080067a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b083      	sub	sp, #12
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80067b0:	bf00      	nop
 80067b2:	370c      	adds	r7, #12
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr

080067bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80067bc:	b480      	push	{r7}
 80067be:	b083      	sub	sp, #12
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80067c4:	bf00      	nop
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr

080067d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b083      	sub	sp, #12
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	460b      	mov	r3, r1
 80067da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067ec:	b08a      	sub	sp, #40	@ 0x28
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80067f2:	2300      	movs	r3, #0
 80067f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	689a      	ldr	r2, [r3, #8]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	431a      	orrs	r2, r3
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	431a      	orrs	r2, r3
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	69db      	ldr	r3, [r3, #28]
 800680c:	4313      	orrs	r3, r2
 800680e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	681a      	ldr	r2, [r3, #0]
 8006816:	4ba4      	ldr	r3, [pc, #656]	@ (8006aa8 <UART_SetConfig+0x2c0>)
 8006818:	4013      	ands	r3, r2
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	6812      	ldr	r2, [r2, #0]
 800681e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006820:	430b      	orrs	r3, r1
 8006822:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	68da      	ldr	r2, [r3, #12]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	430a      	orrs	r2, r1
 8006838:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a99      	ldr	r2, [pc, #612]	@ (8006aac <UART_SetConfig+0x2c4>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d004      	beq.n	8006854 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	6a1b      	ldr	r3, [r3, #32]
 800684e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006850:	4313      	orrs	r3, r2
 8006852:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006864:	430a      	orrs	r2, r1
 8006866:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a90      	ldr	r2, [pc, #576]	@ (8006ab0 <UART_SetConfig+0x2c8>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d126      	bne.n	80068c0 <UART_SetConfig+0xd8>
 8006872:	4b90      	ldr	r3, [pc, #576]	@ (8006ab4 <UART_SetConfig+0x2cc>)
 8006874:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006878:	f003 0303 	and.w	r3, r3, #3
 800687c:	2b03      	cmp	r3, #3
 800687e:	d81b      	bhi.n	80068b8 <UART_SetConfig+0xd0>
 8006880:	a201      	add	r2, pc, #4	@ (adr r2, 8006888 <UART_SetConfig+0xa0>)
 8006882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006886:	bf00      	nop
 8006888:	08006899 	.word	0x08006899
 800688c:	080068a9 	.word	0x080068a9
 8006890:	080068a1 	.word	0x080068a1
 8006894:	080068b1 	.word	0x080068b1
 8006898:	2301      	movs	r3, #1
 800689a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800689e:	e116      	b.n	8006ace <UART_SetConfig+0x2e6>
 80068a0:	2302      	movs	r3, #2
 80068a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068a6:	e112      	b.n	8006ace <UART_SetConfig+0x2e6>
 80068a8:	2304      	movs	r3, #4
 80068aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068ae:	e10e      	b.n	8006ace <UART_SetConfig+0x2e6>
 80068b0:	2308      	movs	r3, #8
 80068b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068b6:	e10a      	b.n	8006ace <UART_SetConfig+0x2e6>
 80068b8:	2310      	movs	r3, #16
 80068ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068be:	e106      	b.n	8006ace <UART_SetConfig+0x2e6>
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a7c      	ldr	r2, [pc, #496]	@ (8006ab8 <UART_SetConfig+0x2d0>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d138      	bne.n	800693c <UART_SetConfig+0x154>
 80068ca:	4b7a      	ldr	r3, [pc, #488]	@ (8006ab4 <UART_SetConfig+0x2cc>)
 80068cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068d0:	f003 030c 	and.w	r3, r3, #12
 80068d4:	2b0c      	cmp	r3, #12
 80068d6:	d82d      	bhi.n	8006934 <UART_SetConfig+0x14c>
 80068d8:	a201      	add	r2, pc, #4	@ (adr r2, 80068e0 <UART_SetConfig+0xf8>)
 80068da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068de:	bf00      	nop
 80068e0:	08006915 	.word	0x08006915
 80068e4:	08006935 	.word	0x08006935
 80068e8:	08006935 	.word	0x08006935
 80068ec:	08006935 	.word	0x08006935
 80068f0:	08006925 	.word	0x08006925
 80068f4:	08006935 	.word	0x08006935
 80068f8:	08006935 	.word	0x08006935
 80068fc:	08006935 	.word	0x08006935
 8006900:	0800691d 	.word	0x0800691d
 8006904:	08006935 	.word	0x08006935
 8006908:	08006935 	.word	0x08006935
 800690c:	08006935 	.word	0x08006935
 8006910:	0800692d 	.word	0x0800692d
 8006914:	2300      	movs	r3, #0
 8006916:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800691a:	e0d8      	b.n	8006ace <UART_SetConfig+0x2e6>
 800691c:	2302      	movs	r3, #2
 800691e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006922:	e0d4      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006924:	2304      	movs	r3, #4
 8006926:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800692a:	e0d0      	b.n	8006ace <UART_SetConfig+0x2e6>
 800692c:	2308      	movs	r3, #8
 800692e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006932:	e0cc      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006934:	2310      	movs	r3, #16
 8006936:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800693a:	e0c8      	b.n	8006ace <UART_SetConfig+0x2e6>
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a5e      	ldr	r2, [pc, #376]	@ (8006abc <UART_SetConfig+0x2d4>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d125      	bne.n	8006992 <UART_SetConfig+0x1aa>
 8006946:	4b5b      	ldr	r3, [pc, #364]	@ (8006ab4 <UART_SetConfig+0x2cc>)
 8006948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800694c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006950:	2b30      	cmp	r3, #48	@ 0x30
 8006952:	d016      	beq.n	8006982 <UART_SetConfig+0x19a>
 8006954:	2b30      	cmp	r3, #48	@ 0x30
 8006956:	d818      	bhi.n	800698a <UART_SetConfig+0x1a2>
 8006958:	2b20      	cmp	r3, #32
 800695a:	d00a      	beq.n	8006972 <UART_SetConfig+0x18a>
 800695c:	2b20      	cmp	r3, #32
 800695e:	d814      	bhi.n	800698a <UART_SetConfig+0x1a2>
 8006960:	2b00      	cmp	r3, #0
 8006962:	d002      	beq.n	800696a <UART_SetConfig+0x182>
 8006964:	2b10      	cmp	r3, #16
 8006966:	d008      	beq.n	800697a <UART_SetConfig+0x192>
 8006968:	e00f      	b.n	800698a <UART_SetConfig+0x1a2>
 800696a:	2300      	movs	r3, #0
 800696c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006970:	e0ad      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006972:	2302      	movs	r3, #2
 8006974:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006978:	e0a9      	b.n	8006ace <UART_SetConfig+0x2e6>
 800697a:	2304      	movs	r3, #4
 800697c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006980:	e0a5      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006982:	2308      	movs	r3, #8
 8006984:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006988:	e0a1      	b.n	8006ace <UART_SetConfig+0x2e6>
 800698a:	2310      	movs	r3, #16
 800698c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006990:	e09d      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a4a      	ldr	r2, [pc, #296]	@ (8006ac0 <UART_SetConfig+0x2d8>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d125      	bne.n	80069e8 <UART_SetConfig+0x200>
 800699c:	4b45      	ldr	r3, [pc, #276]	@ (8006ab4 <UART_SetConfig+0x2cc>)
 800699e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80069a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80069a8:	d016      	beq.n	80069d8 <UART_SetConfig+0x1f0>
 80069aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80069ac:	d818      	bhi.n	80069e0 <UART_SetConfig+0x1f8>
 80069ae:	2b80      	cmp	r3, #128	@ 0x80
 80069b0:	d00a      	beq.n	80069c8 <UART_SetConfig+0x1e0>
 80069b2:	2b80      	cmp	r3, #128	@ 0x80
 80069b4:	d814      	bhi.n	80069e0 <UART_SetConfig+0x1f8>
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d002      	beq.n	80069c0 <UART_SetConfig+0x1d8>
 80069ba:	2b40      	cmp	r3, #64	@ 0x40
 80069bc:	d008      	beq.n	80069d0 <UART_SetConfig+0x1e8>
 80069be:	e00f      	b.n	80069e0 <UART_SetConfig+0x1f8>
 80069c0:	2300      	movs	r3, #0
 80069c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069c6:	e082      	b.n	8006ace <UART_SetConfig+0x2e6>
 80069c8:	2302      	movs	r3, #2
 80069ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069ce:	e07e      	b.n	8006ace <UART_SetConfig+0x2e6>
 80069d0:	2304      	movs	r3, #4
 80069d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069d6:	e07a      	b.n	8006ace <UART_SetConfig+0x2e6>
 80069d8:	2308      	movs	r3, #8
 80069da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069de:	e076      	b.n	8006ace <UART_SetConfig+0x2e6>
 80069e0:	2310      	movs	r3, #16
 80069e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069e6:	e072      	b.n	8006ace <UART_SetConfig+0x2e6>
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a35      	ldr	r2, [pc, #212]	@ (8006ac4 <UART_SetConfig+0x2dc>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d12a      	bne.n	8006a48 <UART_SetConfig+0x260>
 80069f2:	4b30      	ldr	r3, [pc, #192]	@ (8006ab4 <UART_SetConfig+0x2cc>)
 80069f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a00:	d01a      	beq.n	8006a38 <UART_SetConfig+0x250>
 8006a02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a06:	d81b      	bhi.n	8006a40 <UART_SetConfig+0x258>
 8006a08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a0c:	d00c      	beq.n	8006a28 <UART_SetConfig+0x240>
 8006a0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a12:	d815      	bhi.n	8006a40 <UART_SetConfig+0x258>
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d003      	beq.n	8006a20 <UART_SetConfig+0x238>
 8006a18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a1c:	d008      	beq.n	8006a30 <UART_SetConfig+0x248>
 8006a1e:	e00f      	b.n	8006a40 <UART_SetConfig+0x258>
 8006a20:	2300      	movs	r3, #0
 8006a22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a26:	e052      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006a28:	2302      	movs	r3, #2
 8006a2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a2e:	e04e      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006a30:	2304      	movs	r3, #4
 8006a32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a36:	e04a      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006a38:	2308      	movs	r3, #8
 8006a3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a3e:	e046      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006a40:	2310      	movs	r3, #16
 8006a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a46:	e042      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a17      	ldr	r2, [pc, #92]	@ (8006aac <UART_SetConfig+0x2c4>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d13a      	bne.n	8006ac8 <UART_SetConfig+0x2e0>
 8006a52:	4b18      	ldr	r3, [pc, #96]	@ (8006ab4 <UART_SetConfig+0x2cc>)
 8006a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a58:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006a5c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006a60:	d01a      	beq.n	8006a98 <UART_SetConfig+0x2b0>
 8006a62:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006a66:	d81b      	bhi.n	8006aa0 <UART_SetConfig+0x2b8>
 8006a68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a6c:	d00c      	beq.n	8006a88 <UART_SetConfig+0x2a0>
 8006a6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a72:	d815      	bhi.n	8006aa0 <UART_SetConfig+0x2b8>
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d003      	beq.n	8006a80 <UART_SetConfig+0x298>
 8006a78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a7c:	d008      	beq.n	8006a90 <UART_SetConfig+0x2a8>
 8006a7e:	e00f      	b.n	8006aa0 <UART_SetConfig+0x2b8>
 8006a80:	2300      	movs	r3, #0
 8006a82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a86:	e022      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006a88:	2302      	movs	r3, #2
 8006a8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a8e:	e01e      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006a90:	2304      	movs	r3, #4
 8006a92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a96:	e01a      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006a98:	2308      	movs	r3, #8
 8006a9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a9e:	e016      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006aa0:	2310      	movs	r3, #16
 8006aa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006aa6:	e012      	b.n	8006ace <UART_SetConfig+0x2e6>
 8006aa8:	efff69f3 	.word	0xefff69f3
 8006aac:	40008000 	.word	0x40008000
 8006ab0:	40013800 	.word	0x40013800
 8006ab4:	40021000 	.word	0x40021000
 8006ab8:	40004400 	.word	0x40004400
 8006abc:	40004800 	.word	0x40004800
 8006ac0:	40004c00 	.word	0x40004c00
 8006ac4:	40005000 	.word	0x40005000
 8006ac8:	2310      	movs	r3, #16
 8006aca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a9f      	ldr	r2, [pc, #636]	@ (8006d50 <UART_SetConfig+0x568>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d17a      	bne.n	8006bce <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006ad8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006adc:	2b08      	cmp	r3, #8
 8006ade:	d824      	bhi.n	8006b2a <UART_SetConfig+0x342>
 8006ae0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ae8 <UART_SetConfig+0x300>)
 8006ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae6:	bf00      	nop
 8006ae8:	08006b0d 	.word	0x08006b0d
 8006aec:	08006b2b 	.word	0x08006b2b
 8006af0:	08006b15 	.word	0x08006b15
 8006af4:	08006b2b 	.word	0x08006b2b
 8006af8:	08006b1b 	.word	0x08006b1b
 8006afc:	08006b2b 	.word	0x08006b2b
 8006b00:	08006b2b 	.word	0x08006b2b
 8006b04:	08006b2b 	.word	0x08006b2b
 8006b08:	08006b23 	.word	0x08006b23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b0c:	f7fc fc3c 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8006b10:	61f8      	str	r0, [r7, #28]
        break;
 8006b12:	e010      	b.n	8006b36 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b14:	4b8f      	ldr	r3, [pc, #572]	@ (8006d54 <UART_SetConfig+0x56c>)
 8006b16:	61fb      	str	r3, [r7, #28]
        break;
 8006b18:	e00d      	b.n	8006b36 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b1a:	f7fc fb9d 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 8006b1e:	61f8      	str	r0, [r7, #28]
        break;
 8006b20:	e009      	b.n	8006b36 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b26:	61fb      	str	r3, [r7, #28]
        break;
 8006b28:	e005      	b.n	8006b36 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006b34:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	f000 80fb 	beq.w	8006d34 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	685a      	ldr	r2, [r3, #4]
 8006b42:	4613      	mov	r3, r2
 8006b44:	005b      	lsls	r3, r3, #1
 8006b46:	4413      	add	r3, r2
 8006b48:	69fa      	ldr	r2, [r7, #28]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d305      	bcc.n	8006b5a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006b54:	69fa      	ldr	r2, [r7, #28]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d903      	bls.n	8006b62 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006b60:	e0e8      	b.n	8006d34 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006b62:	69fb      	ldr	r3, [r7, #28]
 8006b64:	2200      	movs	r2, #0
 8006b66:	461c      	mov	r4, r3
 8006b68:	4615      	mov	r5, r2
 8006b6a:	f04f 0200 	mov.w	r2, #0
 8006b6e:	f04f 0300 	mov.w	r3, #0
 8006b72:	022b      	lsls	r3, r5, #8
 8006b74:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006b78:	0222      	lsls	r2, r4, #8
 8006b7a:	68f9      	ldr	r1, [r7, #12]
 8006b7c:	6849      	ldr	r1, [r1, #4]
 8006b7e:	0849      	lsrs	r1, r1, #1
 8006b80:	2000      	movs	r0, #0
 8006b82:	4688      	mov	r8, r1
 8006b84:	4681      	mov	r9, r0
 8006b86:	eb12 0a08 	adds.w	sl, r2, r8
 8006b8a:	eb43 0b09 	adc.w	fp, r3, r9
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	603b      	str	r3, [r7, #0]
 8006b96:	607a      	str	r2, [r7, #4]
 8006b98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b9c:	4650      	mov	r0, sl
 8006b9e:	4659      	mov	r1, fp
 8006ba0:	f7f9 fb66 	bl	8000270 <__aeabi_uldivmod>
 8006ba4:	4602      	mov	r2, r0
 8006ba6:	460b      	mov	r3, r1
 8006ba8:	4613      	mov	r3, r2
 8006baa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006bac:	69bb      	ldr	r3, [r7, #24]
 8006bae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bb2:	d308      	bcc.n	8006bc6 <UART_SetConfig+0x3de>
 8006bb4:	69bb      	ldr	r3, [r7, #24]
 8006bb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bba:	d204      	bcs.n	8006bc6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	69ba      	ldr	r2, [r7, #24]
 8006bc2:	60da      	str	r2, [r3, #12]
 8006bc4:	e0b6      	b.n	8006d34 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006bcc:	e0b2      	b.n	8006d34 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	69db      	ldr	r3, [r3, #28]
 8006bd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bd6:	d15e      	bne.n	8006c96 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006bd8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006bdc:	2b08      	cmp	r3, #8
 8006bde:	d828      	bhi.n	8006c32 <UART_SetConfig+0x44a>
 8006be0:	a201      	add	r2, pc, #4	@ (adr r2, 8006be8 <UART_SetConfig+0x400>)
 8006be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006be6:	bf00      	nop
 8006be8:	08006c0d 	.word	0x08006c0d
 8006bec:	08006c15 	.word	0x08006c15
 8006bf0:	08006c1d 	.word	0x08006c1d
 8006bf4:	08006c33 	.word	0x08006c33
 8006bf8:	08006c23 	.word	0x08006c23
 8006bfc:	08006c33 	.word	0x08006c33
 8006c00:	08006c33 	.word	0x08006c33
 8006c04:	08006c33 	.word	0x08006c33
 8006c08:	08006c2b 	.word	0x08006c2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c0c:	f7fc fbbc 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8006c10:	61f8      	str	r0, [r7, #28]
        break;
 8006c12:	e014      	b.n	8006c3e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c14:	f7fc fbce 	bl	80033b4 <HAL_RCC_GetPCLK2Freq>
 8006c18:	61f8      	str	r0, [r7, #28]
        break;
 8006c1a:	e010      	b.n	8006c3e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c1c:	4b4d      	ldr	r3, [pc, #308]	@ (8006d54 <UART_SetConfig+0x56c>)
 8006c1e:	61fb      	str	r3, [r7, #28]
        break;
 8006c20:	e00d      	b.n	8006c3e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c22:	f7fc fb19 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 8006c26:	61f8      	str	r0, [r7, #28]
        break;
 8006c28:	e009      	b.n	8006c3e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c2e:	61fb      	str	r3, [r7, #28]
        break;
 8006c30:	e005      	b.n	8006c3e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006c32:	2300      	movs	r3, #0
 8006c34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006c3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d077      	beq.n	8006d34 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	005a      	lsls	r2, r3, #1
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	085b      	lsrs	r3, r3, #1
 8006c4e:	441a      	add	r2, r3
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c58:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c5a:	69bb      	ldr	r3, [r7, #24]
 8006c5c:	2b0f      	cmp	r3, #15
 8006c5e:	d916      	bls.n	8006c8e <UART_SetConfig+0x4a6>
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c66:	d212      	bcs.n	8006c8e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c68:	69bb      	ldr	r3, [r7, #24]
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	f023 030f 	bic.w	r3, r3, #15
 8006c70:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	085b      	lsrs	r3, r3, #1
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	f003 0307 	and.w	r3, r3, #7
 8006c7c:	b29a      	uxth	r2, r3
 8006c7e:	8afb      	ldrh	r3, [r7, #22]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	8afa      	ldrh	r2, [r7, #22]
 8006c8a:	60da      	str	r2, [r3, #12]
 8006c8c:	e052      	b.n	8006d34 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006c94:	e04e      	b.n	8006d34 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c96:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006c9a:	2b08      	cmp	r3, #8
 8006c9c:	d827      	bhi.n	8006cee <UART_SetConfig+0x506>
 8006c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8006ca4 <UART_SetConfig+0x4bc>)
 8006ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca4:	08006cc9 	.word	0x08006cc9
 8006ca8:	08006cd1 	.word	0x08006cd1
 8006cac:	08006cd9 	.word	0x08006cd9
 8006cb0:	08006cef 	.word	0x08006cef
 8006cb4:	08006cdf 	.word	0x08006cdf
 8006cb8:	08006cef 	.word	0x08006cef
 8006cbc:	08006cef 	.word	0x08006cef
 8006cc0:	08006cef 	.word	0x08006cef
 8006cc4:	08006ce7 	.word	0x08006ce7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cc8:	f7fc fb5e 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8006ccc:	61f8      	str	r0, [r7, #28]
        break;
 8006cce:	e014      	b.n	8006cfa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cd0:	f7fc fb70 	bl	80033b4 <HAL_RCC_GetPCLK2Freq>
 8006cd4:	61f8      	str	r0, [r7, #28]
        break;
 8006cd6:	e010      	b.n	8006cfa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8006d54 <UART_SetConfig+0x56c>)
 8006cda:	61fb      	str	r3, [r7, #28]
        break;
 8006cdc:	e00d      	b.n	8006cfa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cde:	f7fc fabb 	bl	8003258 <HAL_RCC_GetSysClockFreq>
 8006ce2:	61f8      	str	r0, [r7, #28]
        break;
 8006ce4:	e009      	b.n	8006cfa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ce6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006cea:	61fb      	str	r3, [r7, #28]
        break;
 8006cec:	e005      	b.n	8006cfa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006cf8:	bf00      	nop
    }

    if (pclk != 0U)
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d019      	beq.n	8006d34 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	085a      	lsrs	r2, r3, #1
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	441a      	add	r2, r3
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d12:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d14:	69bb      	ldr	r3, [r7, #24]
 8006d16:	2b0f      	cmp	r3, #15
 8006d18:	d909      	bls.n	8006d2e <UART_SetConfig+0x546>
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d20:	d205      	bcs.n	8006d2e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	b29a      	uxth	r2, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	60da      	str	r2, [r3, #12]
 8006d2c:	e002      	b.n	8006d34 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006d40:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3728      	adds	r7, #40	@ 0x28
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d4e:	bf00      	nop
 8006d50:	40008000 	.word	0x40008000
 8006d54:	00f42400 	.word	0x00f42400

08006d58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b083      	sub	sp, #12
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d64:	f003 0308 	and.w	r3, r3, #8
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d00a      	beq.n	8006d82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	430a      	orrs	r2, r1
 8006d80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d86:	f003 0301 	and.w	r3, r3, #1
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00a      	beq.n	8006da4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	430a      	orrs	r2, r1
 8006da2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da8:	f003 0302 	and.w	r3, r3, #2
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d00a      	beq.n	8006dc6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	430a      	orrs	r2, r1
 8006dc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dca:	f003 0304 	and.w	r3, r3, #4
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d00a      	beq.n	8006de8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	430a      	orrs	r2, r1
 8006de6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dec:	f003 0310 	and.w	r3, r3, #16
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d00a      	beq.n	8006e0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	430a      	orrs	r2, r1
 8006e08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e0e:	f003 0320 	and.w	r3, r3, #32
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d00a      	beq.n	8006e2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	430a      	orrs	r2, r1
 8006e2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d01a      	beq.n	8006e6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	430a      	orrs	r2, r1
 8006e4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e56:	d10a      	bne.n	8006e6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	430a      	orrs	r2, r1
 8006e6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d00a      	beq.n	8006e90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	430a      	orrs	r2, r1
 8006e8e:	605a      	str	r2, [r3, #4]
  }
}
 8006e90:	bf00      	nop
 8006e92:	370c      	adds	r7, #12
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b098      	sub	sp, #96	@ 0x60
 8006ea0:	af02      	add	r7, sp, #8
 8006ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006eac:	f7fa fe8e 	bl	8001bcc <HAL_GetTick>
 8006eb0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f003 0308 	and.w	r3, r3, #8
 8006ebc:	2b08      	cmp	r3, #8
 8006ebe:	d12e      	bne.n	8006f1e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ec0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ec4:	9300      	str	r3, [sp, #0]
 8006ec6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ec8:	2200      	movs	r2, #0
 8006eca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 f88c 	bl	8006fec <UART_WaitOnFlagUntilTimeout>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d021      	beq.n	8006f1e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ee2:	e853 3f00 	ldrex	r3, [r3]
 8006ee6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006eee:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	461a      	mov	r2, r3
 8006ef6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ef8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006efa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006efc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006efe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f00:	e841 2300 	strex	r3, r2, [r1]
 8006f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006f06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d1e6      	bne.n	8006eda <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2220      	movs	r2, #32
 8006f10:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	e062      	b.n	8006fe4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f003 0304 	and.w	r3, r3, #4
 8006f28:	2b04      	cmp	r3, #4
 8006f2a:	d149      	bne.n	8006fc0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006f30:	9300      	str	r3, [sp, #0]
 8006f32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f34:	2200      	movs	r2, #0
 8006f36:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 f856 	bl	8006fec <UART_WaitOnFlagUntilTimeout>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d03c      	beq.n	8006fc0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f4e:	e853 3f00 	ldrex	r3, [r3]
 8006f52:	623b      	str	r3, [r7, #32]
   return(result);
 8006f54:	6a3b      	ldr	r3, [r7, #32]
 8006f56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	461a      	mov	r2, r3
 8006f62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f64:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f66:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f6c:	e841 2300 	strex	r3, r2, [r1]
 8006f70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d1e6      	bne.n	8006f46 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	3308      	adds	r3, #8
 8006f7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f80:	693b      	ldr	r3, [r7, #16]
 8006f82:	e853 3f00 	ldrex	r3, [r3]
 8006f86:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f023 0301 	bic.w	r3, r3, #1
 8006f8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	3308      	adds	r3, #8
 8006f96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f98:	61fa      	str	r2, [r7, #28]
 8006f9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9c:	69b9      	ldr	r1, [r7, #24]
 8006f9e:	69fa      	ldr	r2, [r7, #28]
 8006fa0:	e841 2300 	strex	r3, r2, [r1]
 8006fa4:	617b      	str	r3, [r7, #20]
   return(result);
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d1e5      	bne.n	8006f78 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2220      	movs	r2, #32
 8006fb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	e011      	b.n	8006fe4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2220      	movs	r2, #32
 8006fc4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2220      	movs	r2, #32
 8006fca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3758      	adds	r7, #88	@ 0x58
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	603b      	str	r3, [r7, #0]
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ffc:	e04f      	b.n	800709e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ffe:	69bb      	ldr	r3, [r7, #24]
 8007000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007004:	d04b      	beq.n	800709e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007006:	f7fa fde1 	bl	8001bcc <HAL_GetTick>
 800700a:	4602      	mov	r2, r0
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	1ad3      	subs	r3, r2, r3
 8007010:	69ba      	ldr	r2, [r7, #24]
 8007012:	429a      	cmp	r2, r3
 8007014:	d302      	bcc.n	800701c <UART_WaitOnFlagUntilTimeout+0x30>
 8007016:	69bb      	ldr	r3, [r7, #24]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d101      	bne.n	8007020 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800701c:	2303      	movs	r3, #3
 800701e:	e04e      	b.n	80070be <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f003 0304 	and.w	r3, r3, #4
 800702a:	2b00      	cmp	r3, #0
 800702c:	d037      	beq.n	800709e <UART_WaitOnFlagUntilTimeout+0xb2>
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	2b80      	cmp	r3, #128	@ 0x80
 8007032:	d034      	beq.n	800709e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	2b40      	cmp	r3, #64	@ 0x40
 8007038:	d031      	beq.n	800709e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	69db      	ldr	r3, [r3, #28]
 8007040:	f003 0308 	and.w	r3, r3, #8
 8007044:	2b08      	cmp	r3, #8
 8007046:	d110      	bne.n	800706a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	2208      	movs	r2, #8
 800704e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007050:	68f8      	ldr	r0, [r7, #12]
 8007052:	f000 f8ff 	bl	8007254 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2208      	movs	r2, #8
 800705a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2200      	movs	r2, #0
 8007062:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007066:	2301      	movs	r3, #1
 8007068:	e029      	b.n	80070be <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	69db      	ldr	r3, [r3, #28]
 8007070:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007074:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007078:	d111      	bne.n	800709e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007082:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007084:	68f8      	ldr	r0, [r7, #12]
 8007086:	f000 f8e5 	bl	8007254 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2220      	movs	r2, #32
 800708e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2200      	movs	r2, #0
 8007096:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800709a:	2303      	movs	r3, #3
 800709c:	e00f      	b.n	80070be <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	69da      	ldr	r2, [r3, #28]
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	4013      	ands	r3, r2
 80070a8:	68ba      	ldr	r2, [r7, #8]
 80070aa:	429a      	cmp	r2, r3
 80070ac:	bf0c      	ite	eq
 80070ae:	2301      	moveq	r3, #1
 80070b0:	2300      	movne	r3, #0
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	461a      	mov	r2, r3
 80070b6:	79fb      	ldrb	r3, [r7, #7]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d0a0      	beq.n	8006ffe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3710      	adds	r7, #16
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
	...

080070c8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b097      	sub	sp, #92	@ 0x5c
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	4613      	mov	r3, r2
 80070d4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	68ba      	ldr	r2, [r7, #8]
 80070da:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	88fa      	ldrh	r2, [r7, #6]
 80070e0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	88fa      	ldrh	r2, [r7, #6]
 80070e8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2200      	movs	r2, #0
 80070f0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070fa:	d10e      	bne.n	800711a <UART_Start_Receive_IT+0x52>
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	691b      	ldr	r3, [r3, #16]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d105      	bne.n	8007110 <UART_Start_Receive_IT+0x48>
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800710a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800710e:	e02d      	b.n	800716c <UART_Start_Receive_IT+0xa4>
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	22ff      	movs	r2, #255	@ 0xff
 8007114:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007118:	e028      	b.n	800716c <UART_Start_Receive_IT+0xa4>
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d10d      	bne.n	800713e <UART_Start_Receive_IT+0x76>
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	691b      	ldr	r3, [r3, #16]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d104      	bne.n	8007134 <UART_Start_Receive_IT+0x6c>
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	22ff      	movs	r2, #255	@ 0xff
 800712e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007132:	e01b      	b.n	800716c <UART_Start_Receive_IT+0xa4>
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	227f      	movs	r2, #127	@ 0x7f
 8007138:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800713c:	e016      	b.n	800716c <UART_Start_Receive_IT+0xa4>
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007146:	d10d      	bne.n	8007164 <UART_Start_Receive_IT+0x9c>
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	691b      	ldr	r3, [r3, #16]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d104      	bne.n	800715a <UART_Start_Receive_IT+0x92>
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	227f      	movs	r2, #127	@ 0x7f
 8007154:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007158:	e008      	b.n	800716c <UART_Start_Receive_IT+0xa4>
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	223f      	movs	r2, #63	@ 0x3f
 800715e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007162:	e003      	b.n	800716c <UART_Start_Receive_IT+0xa4>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2200      	movs	r2, #0
 8007168:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2200      	movs	r2, #0
 8007170:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2222      	movs	r2, #34	@ 0x22
 8007178:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	3308      	adds	r3, #8
 8007182:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007184:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007186:	e853 3f00 	ldrex	r3, [r3]
 800718a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800718c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800718e:	f043 0301 	orr.w	r3, r3, #1
 8007192:	657b      	str	r3, [r7, #84]	@ 0x54
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	3308      	adds	r3, #8
 800719a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800719c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800719e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80071a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071a4:	e841 2300 	strex	r3, r2, [r1]
 80071a8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80071aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1e5      	bne.n	800717c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071b8:	d107      	bne.n	80071ca <UART_Start_Receive_IT+0x102>
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	691b      	ldr	r3, [r3, #16]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d103      	bne.n	80071ca <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	4a21      	ldr	r2, [pc, #132]	@ (800724c <UART_Start_Receive_IT+0x184>)
 80071c6:	669a      	str	r2, [r3, #104]	@ 0x68
 80071c8:	e002      	b.n	80071d0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	4a20      	ldr	r2, [pc, #128]	@ (8007250 <UART_Start_Receive_IT+0x188>)
 80071ce:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d019      	beq.n	800720c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e0:	e853 3f00 	ldrex	r3, [r3]
 80071e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80071e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80071ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	461a      	mov	r2, r3
 80071f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80071f8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80071fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80071fe:	e841 2300 	strex	r3, r2, [r1]
 8007202:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1e6      	bne.n	80071d8 <UART_Start_Receive_IT+0x110>
 800720a:	e018      	b.n	800723e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	e853 3f00 	ldrex	r3, [r3]
 8007218:	613b      	str	r3, [r7, #16]
   return(result);
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	f043 0320 	orr.w	r3, r3, #32
 8007220:	653b      	str	r3, [r7, #80]	@ 0x50
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	461a      	mov	r2, r3
 8007228:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800722a:	623b      	str	r3, [r7, #32]
 800722c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722e:	69f9      	ldr	r1, [r7, #28]
 8007230:	6a3a      	ldr	r2, [r7, #32]
 8007232:	e841 2300 	strex	r3, r2, [r1]
 8007236:	61bb      	str	r3, [r7, #24]
   return(result);
 8007238:	69bb      	ldr	r3, [r7, #24]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1e6      	bne.n	800720c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	375c      	adds	r7, #92	@ 0x5c
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr
 800724c:	08007559 	.word	0x08007559
 8007250:	0800739d 	.word	0x0800739d

08007254 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007254:	b480      	push	{r7}
 8007256:	b095      	sub	sp, #84	@ 0x54
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007264:	e853 3f00 	ldrex	r3, [r3]
 8007268:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800726a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800726c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007270:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	461a      	mov	r2, r3
 8007278:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800727a:	643b      	str	r3, [r7, #64]	@ 0x40
 800727c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800727e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007280:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007282:	e841 2300 	strex	r3, r2, [r1]
 8007286:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800728a:	2b00      	cmp	r3, #0
 800728c:	d1e6      	bne.n	800725c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	3308      	adds	r3, #8
 8007294:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007296:	6a3b      	ldr	r3, [r7, #32]
 8007298:	e853 3f00 	ldrex	r3, [r3]
 800729c:	61fb      	str	r3, [r7, #28]
   return(result);
 800729e:	69fb      	ldr	r3, [r7, #28]
 80072a0:	f023 0301 	bic.w	r3, r3, #1
 80072a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	3308      	adds	r3, #8
 80072ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80072ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80072b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072b6:	e841 2300 	strex	r3, r2, [r1]
 80072ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80072bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d1e5      	bne.n	800728e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d118      	bne.n	80072fc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	e853 3f00 	ldrex	r3, [r3]
 80072d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	f023 0310 	bic.w	r3, r3, #16
 80072de:	647b      	str	r3, [r7, #68]	@ 0x44
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	461a      	mov	r2, r3
 80072e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072e8:	61bb      	str	r3, [r7, #24]
 80072ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ec:	6979      	ldr	r1, [r7, #20]
 80072ee:	69ba      	ldr	r2, [r7, #24]
 80072f0:	e841 2300 	strex	r3, r2, [r1]
 80072f4:	613b      	str	r3, [r7, #16]
   return(result);
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d1e6      	bne.n	80072ca <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2220      	movs	r2, #32
 8007300:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2200      	movs	r2, #0
 800730e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007310:	bf00      	nop
 8007312:	3754      	adds	r7, #84	@ 0x54
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr

0800731c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b084      	sub	sp, #16
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007328:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2200      	movs	r2, #0
 800732e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2200      	movs	r2, #0
 8007336:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800733a:	68f8      	ldr	r0, [r7, #12]
 800733c:	f7ff fa3e 	bl	80067bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007340:	bf00      	nop
 8007342:	3710      	adds	r7, #16
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}

08007348 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b088      	sub	sp, #32
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	e853 3f00 	ldrex	r3, [r3]
 800735c:	60bb      	str	r3, [r7, #8]
   return(result);
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007364:	61fb      	str	r3, [r7, #28]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	461a      	mov	r2, r3
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	61bb      	str	r3, [r7, #24]
 8007370:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007372:	6979      	ldr	r1, [r7, #20]
 8007374:	69ba      	ldr	r2, [r7, #24]
 8007376:	e841 2300 	strex	r3, r2, [r1]
 800737a:	613b      	str	r3, [r7, #16]
   return(result);
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d1e6      	bne.n	8007350 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2220      	movs	r2, #32
 8007386:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7ff fa0a 	bl	80067a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007394:	bf00      	nop
 8007396:	3720      	adds	r7, #32
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}

0800739c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b09c      	sub	sp, #112	@ 0x70
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073aa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073b4:	2b22      	cmp	r3, #34	@ 0x22
 80073b6:	f040 80be 	bne.w	8007536 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80073c0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80073c4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80073c8:	b2d9      	uxtb	r1, r3
 80073ca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80073ce:	b2da      	uxtb	r2, r3
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073d4:	400a      	ands	r2, r1
 80073d6:	b2d2      	uxtb	r2, r2
 80073d8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073de:	1c5a      	adds	r2, r3, #1
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	3b01      	subs	r3, #1
 80073ee:	b29a      	uxth	r2, r3
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	f040 80a3 	bne.w	800754a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800740c:	e853 3f00 	ldrex	r3, [r3]
 8007410:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007412:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007414:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007418:	66bb      	str	r3, [r7, #104]	@ 0x68
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	461a      	mov	r2, r3
 8007420:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007422:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007424:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007426:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007428:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800742a:	e841 2300 	strex	r3, r2, [r1]
 800742e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007430:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1e6      	bne.n	8007404 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	3308      	adds	r3, #8
 800743c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007440:	e853 3f00 	ldrex	r3, [r3]
 8007444:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007448:	f023 0301 	bic.w	r3, r3, #1
 800744c:	667b      	str	r3, [r7, #100]	@ 0x64
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	3308      	adds	r3, #8
 8007454:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007456:	647a      	str	r2, [r7, #68]	@ 0x44
 8007458:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800745c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800745e:	e841 2300 	strex	r3, r2, [r1]
 8007462:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007464:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007466:	2b00      	cmp	r3, #0
 8007468:	d1e5      	bne.n	8007436 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2220      	movs	r2, #32
 800746e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a34      	ldr	r2, [pc, #208]	@ (8007554 <UART_RxISR_8BIT+0x1b8>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d01f      	beq.n	80074c8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007492:	2b00      	cmp	r3, #0
 8007494:	d018      	beq.n	80074c8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800749e:	e853 3f00 	ldrex	r3, [r3]
 80074a2:	623b      	str	r3, [r7, #32]
   return(result);
 80074a4:	6a3b      	ldr	r3, [r7, #32]
 80074a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80074aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	461a      	mov	r2, r3
 80074b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80074b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074bc:	e841 2300 	strex	r3, r2, [r1]
 80074c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d1e6      	bne.n	8007496 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d12e      	bne.n	800752e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	e853 3f00 	ldrex	r3, [r3]
 80074e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f023 0310 	bic.w	r3, r3, #16
 80074ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	461a      	mov	r2, r3
 80074f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074f4:	61fb      	str	r3, [r7, #28]
 80074f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f8:	69b9      	ldr	r1, [r7, #24]
 80074fa:	69fa      	ldr	r2, [r7, #28]
 80074fc:	e841 2300 	strex	r3, r2, [r1]
 8007500:	617b      	str	r3, [r7, #20]
   return(result);
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1e6      	bne.n	80074d6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	69db      	ldr	r3, [r3, #28]
 800750e:	f003 0310 	and.w	r3, r3, #16
 8007512:	2b10      	cmp	r3, #16
 8007514:	d103      	bne.n	800751e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2210      	movs	r2, #16
 800751c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007524:	4619      	mov	r1, r3
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f7ff f952 	bl	80067d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800752c:	e00d      	b.n	800754a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f7fa fada 	bl	8001ae8 <HAL_UART_RxCpltCallback>
}
 8007534:	e009      	b.n	800754a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	8b1b      	ldrh	r3, [r3, #24]
 800753c:	b29a      	uxth	r2, r3
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f042 0208 	orr.w	r2, r2, #8
 8007546:	b292      	uxth	r2, r2
 8007548:	831a      	strh	r2, [r3, #24]
}
 800754a:	bf00      	nop
 800754c:	3770      	adds	r7, #112	@ 0x70
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}
 8007552:	bf00      	nop
 8007554:	40008000 	.word	0x40008000

08007558 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b09c      	sub	sp, #112	@ 0x70
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007566:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007570:	2b22      	cmp	r3, #34	@ 0x22
 8007572:	f040 80be 	bne.w	80076f2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800757c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007584:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007586:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800758a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800758e:	4013      	ands	r3, r2
 8007590:	b29a      	uxth	r2, r3
 8007592:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007594:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800759a:	1c9a      	adds	r2, r3, #2
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	3b01      	subs	r3, #1
 80075aa:	b29a      	uxth	r2, r3
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80075b8:	b29b      	uxth	r3, r3
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	f040 80a3 	bne.w	8007706 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075c8:	e853 3f00 	ldrex	r3, [r3]
 80075cc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80075ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	461a      	mov	r2, r3
 80075dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075de:	657b      	str	r3, [r7, #84]	@ 0x54
 80075e0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80075e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80075e6:	e841 2300 	strex	r3, r2, [r1]
 80075ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80075ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1e6      	bne.n	80075c0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	3308      	adds	r3, #8
 80075f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075fc:	e853 3f00 	ldrex	r3, [r3]
 8007600:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007604:	f023 0301 	bic.w	r3, r3, #1
 8007608:	663b      	str	r3, [r7, #96]	@ 0x60
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	3308      	adds	r3, #8
 8007610:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007612:	643a      	str	r2, [r7, #64]	@ 0x40
 8007614:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007616:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007618:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800761a:	e841 2300 	strex	r3, r2, [r1]
 800761e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007622:	2b00      	cmp	r3, #0
 8007624:	d1e5      	bne.n	80075f2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2220      	movs	r2, #32
 800762a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2200      	movs	r2, #0
 8007632:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a34      	ldr	r2, [pc, #208]	@ (8007710 <UART_RxISR_16BIT+0x1b8>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d01f      	beq.n	8007684 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800764e:	2b00      	cmp	r3, #0
 8007650:	d018      	beq.n	8007684 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007658:	6a3b      	ldr	r3, [r7, #32]
 800765a:	e853 3f00 	ldrex	r3, [r3]
 800765e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007666:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	461a      	mov	r2, r3
 800766e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007670:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007672:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007674:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007676:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007678:	e841 2300 	strex	r3, r2, [r1]
 800767c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800767e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007680:	2b00      	cmp	r3, #0
 8007682:	d1e6      	bne.n	8007652 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007688:	2b01      	cmp	r3, #1
 800768a:	d12e      	bne.n	80076ea <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	e853 3f00 	ldrex	r3, [r3]
 800769e:	60bb      	str	r3, [r7, #8]
   return(result);
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	f023 0310 	bic.w	r3, r3, #16
 80076a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	461a      	mov	r2, r3
 80076ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076b0:	61bb      	str	r3, [r7, #24]
 80076b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b4:	6979      	ldr	r1, [r7, #20]
 80076b6:	69ba      	ldr	r2, [r7, #24]
 80076b8:	e841 2300 	strex	r3, r2, [r1]
 80076bc:	613b      	str	r3, [r7, #16]
   return(result);
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d1e6      	bne.n	8007692 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	69db      	ldr	r3, [r3, #28]
 80076ca:	f003 0310 	and.w	r3, r3, #16
 80076ce:	2b10      	cmp	r3, #16
 80076d0:	d103      	bne.n	80076da <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2210      	movs	r2, #16
 80076d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80076e0:	4619      	mov	r1, r3
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f7ff f874 	bl	80067d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80076e8:	e00d      	b.n	8007706 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f7fa f9fc 	bl	8001ae8 <HAL_UART_RxCpltCallback>
}
 80076f0:	e009      	b.n	8007706 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	8b1b      	ldrh	r3, [r3, #24]
 80076f8:	b29a      	uxth	r2, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f042 0208 	orr.w	r2, r2, #8
 8007702:	b292      	uxth	r2, r2
 8007704:	831a      	strh	r2, [r3, #24]
}
 8007706:	bf00      	nop
 8007708:	3770      	adds	r7, #112	@ 0x70
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
 800770e:	bf00      	nop
 8007710:	40008000 	.word	0x40008000

08007714 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800771c:	bf00      	nop
 800771e:	370c      	adds	r7, #12
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr

08007728 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007728:	b480      	push	{r7}
 800772a:	b085      	sub	sp, #20
 800772c:	af00      	add	r7, sp, #0
 800772e:	4603      	mov	r3, r0
 8007730:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007732:	2300      	movs	r3, #0
 8007734:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007736:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800773a:	2b84      	cmp	r3, #132	@ 0x84
 800773c:	d005      	beq.n	800774a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800773e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	4413      	add	r3, r2
 8007746:	3303      	adds	r3, #3
 8007748:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800774a:	68fb      	ldr	r3, [r7, #12]
}
 800774c:	4618      	mov	r0, r3
 800774e:	3714      	adds	r7, #20
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr

08007758 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800775c:	f000 fe3a 	bl	80083d4 <vTaskStartScheduler>
  
  return osOK;
 8007760:	2300      	movs	r3, #0
}
 8007762:	4618      	mov	r0, r3
 8007764:	bd80      	pop	{r7, pc}

08007766 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007766:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007768:	b089      	sub	sp, #36	@ 0x24
 800776a:	af04      	add	r7, sp, #16
 800776c:	6078      	str	r0, [r7, #4]
 800776e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	695b      	ldr	r3, [r3, #20]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d020      	beq.n	80077ba <osThreadCreate+0x54>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	699b      	ldr	r3, [r3, #24]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d01c      	beq.n	80077ba <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	685c      	ldr	r4, [r3, #4]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	691e      	ldr	r6, [r3, #16]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007792:	4618      	mov	r0, r3
 8007794:	f7ff ffc8 	bl	8007728 <makeFreeRtosPriority>
 8007798:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	695b      	ldr	r3, [r3, #20]
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80077a2:	9202      	str	r2, [sp, #8]
 80077a4:	9301      	str	r3, [sp, #4]
 80077a6:	9100      	str	r1, [sp, #0]
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	4632      	mov	r2, r6
 80077ac:	4629      	mov	r1, r5
 80077ae:	4620      	mov	r0, r4
 80077b0:	f000 fc2a 	bl	8008008 <xTaskCreateStatic>
 80077b4:	4603      	mov	r3, r0
 80077b6:	60fb      	str	r3, [r7, #12]
 80077b8:	e01c      	b.n	80077f4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	685c      	ldr	r4, [r3, #4]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80077c6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80077ce:	4618      	mov	r0, r3
 80077d0:	f7ff ffaa 	bl	8007728 <makeFreeRtosPriority>
 80077d4:	4602      	mov	r2, r0
 80077d6:	f107 030c 	add.w	r3, r7, #12
 80077da:	9301      	str	r3, [sp, #4]
 80077dc:	9200      	str	r2, [sp, #0]
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	4632      	mov	r2, r6
 80077e2:	4629      	mov	r1, r5
 80077e4:	4620      	mov	r0, r4
 80077e6:	f000 fc6f 	bl	80080c8 <xTaskCreate>
 80077ea:	4603      	mov	r3, r0
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d001      	beq.n	80077f4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80077f0:	2300      	movs	r3, #0
 80077f2:	e000      	b.n	80077f6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80077f4:	68fb      	ldr	r3, [r7, #12]
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3714      	adds	r7, #20
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080077fe <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80077fe:	b580      	push	{r7, lr}
 8007800:	b084      	sub	sp, #16
 8007802:	af00      	add	r7, sp, #0
 8007804:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d001      	beq.n	8007814 <osDelay+0x16>
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	e000      	b.n	8007816 <osDelay+0x18>
 8007814:	2301      	movs	r3, #1
 8007816:	4618      	mov	r0, r3
 8007818:	f000 fda6 	bl	8008368 <vTaskDelay>
  
  return osOK;
 800781c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800781e:	4618      	mov	r0, r3
 8007820:	3710      	adds	r7, #16
 8007822:	46bd      	mov	sp, r7
 8007824:	bd80      	pop	{r7, pc}

08007826 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007826:	b480      	push	{r7}
 8007828:	b083      	sub	sp, #12
 800782a:	af00      	add	r7, sp, #0
 800782c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f103 0208 	add.w	r2, r3, #8
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f04f 32ff 	mov.w	r2, #4294967295
 800783e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f103 0208 	add.w	r2, r3, #8
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f103 0208 	add.w	r2, r3, #8
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800785a:	bf00      	nop
 800785c:	370c      	adds	r7, #12
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr

08007866 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007866:	b480      	push	{r7}
 8007868:	b083      	sub	sp, #12
 800786a:	af00      	add	r7, sp, #0
 800786c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2200      	movs	r2, #0
 8007872:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007874:	bf00      	nop
 8007876:	370c      	adds	r7, #12
 8007878:	46bd      	mov	sp, r7
 800787a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787e:	4770      	bx	lr

08007880 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007880:	b480      	push	{r7}
 8007882:	b085      	sub	sp, #20
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
 8007888:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	68fa      	ldr	r2, [r7, #12]
 8007894:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	689a      	ldr	r2, [r3, #8]
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	689b      	ldr	r3, [r3, #8]
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	683a      	ldr	r2, [r7, #0]
 80078aa:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	687a      	ldr	r2, [r7, #4]
 80078b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	1c5a      	adds	r2, r3, #1
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	601a      	str	r2, [r3, #0]
}
 80078bc:	bf00      	nop
 80078be:	3714      	adds	r7, #20
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr

080078c8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80078c8:	b480      	push	{r7}
 80078ca:	b085      	sub	sp, #20
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078de:	d103      	bne.n	80078e8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	691b      	ldr	r3, [r3, #16]
 80078e4:	60fb      	str	r3, [r7, #12]
 80078e6:	e00c      	b.n	8007902 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	3308      	adds	r3, #8
 80078ec:	60fb      	str	r3, [r7, #12]
 80078ee:	e002      	b.n	80078f6 <vListInsert+0x2e>
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	60fb      	str	r3, [r7, #12]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	68ba      	ldr	r2, [r7, #8]
 80078fe:	429a      	cmp	r2, r3
 8007900:	d2f6      	bcs.n	80078f0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	685a      	ldr	r2, [r3, #4]
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	683a      	ldr	r2, [r7, #0]
 8007910:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	68fa      	ldr	r2, [r7, #12]
 8007916:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	683a      	ldr	r2, [r7, #0]
 800791c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	1c5a      	adds	r2, r3, #1
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	601a      	str	r2, [r3, #0]
}
 800792e:	bf00      	nop
 8007930:	3714      	adds	r7, #20
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr

0800793a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800793a:	b480      	push	{r7}
 800793c:	b085      	sub	sp, #20
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	691b      	ldr	r3, [r3, #16]
 8007946:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	687a      	ldr	r2, [r7, #4]
 800794e:	6892      	ldr	r2, [r2, #8]
 8007950:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	6852      	ldr	r2, [r2, #4]
 800795a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	687a      	ldr	r2, [r7, #4]
 8007962:	429a      	cmp	r2, r3
 8007964:	d103      	bne.n	800796e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	689a      	ldr	r2, [r3, #8]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	1e5a      	subs	r2, r3, #1
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
}
 8007982:	4618      	mov	r0, r3
 8007984:	3714      	adds	r7, #20
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr
	...

08007990 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d10b      	bne.n	80079bc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80079a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a8:	f383 8811 	msr	BASEPRI, r3
 80079ac:	f3bf 8f6f 	isb	sy
 80079b0:	f3bf 8f4f 	dsb	sy
 80079b4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80079b6:	bf00      	nop
 80079b8:	bf00      	nop
 80079ba:	e7fd      	b.n	80079b8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80079bc:	f001 fb64 	bl	8009088 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079c8:	68f9      	ldr	r1, [r7, #12]
 80079ca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80079cc:	fb01 f303 	mul.w	r3, r1, r3
 80079d0:	441a      	add	r2, r3
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2200      	movs	r2, #0
 80079da:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681a      	ldr	r2, [r3, #0]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681a      	ldr	r2, [r3, #0]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079ec:	3b01      	subs	r3, #1
 80079ee:	68f9      	ldr	r1, [r7, #12]
 80079f0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80079f2:	fb01 f303 	mul.w	r3, r1, r3
 80079f6:	441a      	add	r2, r3
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	22ff      	movs	r2, #255	@ 0xff
 8007a00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	22ff      	movs	r2, #255	@ 0xff
 8007a08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d114      	bne.n	8007a3c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	691b      	ldr	r3, [r3, #16]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d01a      	beq.n	8007a50 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	3310      	adds	r3, #16
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f000 ff32 	bl	8008888 <xTaskRemoveFromEventList>
 8007a24:	4603      	mov	r3, r0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d012      	beq.n	8007a50 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8007a60 <xQueueGenericReset+0xd0>)
 8007a2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a30:	601a      	str	r2, [r3, #0]
 8007a32:	f3bf 8f4f 	dsb	sy
 8007a36:	f3bf 8f6f 	isb	sy
 8007a3a:	e009      	b.n	8007a50 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	3310      	adds	r3, #16
 8007a40:	4618      	mov	r0, r3
 8007a42:	f7ff fef0 	bl	8007826 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	3324      	adds	r3, #36	@ 0x24
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f7ff feeb 	bl	8007826 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007a50:	f001 fb4c 	bl	80090ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007a54:	2301      	movs	r3, #1
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3710      	adds	r7, #16
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}
 8007a5e:	bf00      	nop
 8007a60:	e000ed04 	.word	0xe000ed04

08007a64 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b08a      	sub	sp, #40	@ 0x28
 8007a68:	af02      	add	r7, sp, #8
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	60b9      	str	r1, [r7, #8]
 8007a6e:	4613      	mov	r3, r2
 8007a70:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d10b      	bne.n	8007a90 <xQueueGenericCreate+0x2c>
	__asm volatile
 8007a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a7c:	f383 8811 	msr	BASEPRI, r3
 8007a80:	f3bf 8f6f 	isb	sy
 8007a84:	f3bf 8f4f 	dsb	sy
 8007a88:	613b      	str	r3, [r7, #16]
}
 8007a8a:	bf00      	nop
 8007a8c:	bf00      	nop
 8007a8e:	e7fd      	b.n	8007a8c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	fb02 f303 	mul.w	r3, r2, r3
 8007a98:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007a9a:	69fb      	ldr	r3, [r7, #28]
 8007a9c:	3348      	adds	r3, #72	@ 0x48
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f001 fc14 	bl	80092cc <pvPortMalloc>
 8007aa4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007aa6:	69bb      	ldr	r3, [r7, #24]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d011      	beq.n	8007ad0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007aac:	69bb      	ldr	r3, [r7, #24]
 8007aae:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	3348      	adds	r3, #72	@ 0x48
 8007ab4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007ab6:	69bb      	ldr	r3, [r7, #24]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007abe:	79fa      	ldrb	r2, [r7, #7]
 8007ac0:	69bb      	ldr	r3, [r7, #24]
 8007ac2:	9300      	str	r3, [sp, #0]
 8007ac4:	4613      	mov	r3, r2
 8007ac6:	697a      	ldr	r2, [r7, #20]
 8007ac8:	68b9      	ldr	r1, [r7, #8]
 8007aca:	68f8      	ldr	r0, [r7, #12]
 8007acc:	f000 f805 	bl	8007ada <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007ad0:	69bb      	ldr	r3, [r7, #24]
	}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3720      	adds	r7, #32
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}

08007ada <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007ada:	b580      	push	{r7, lr}
 8007adc:	b084      	sub	sp, #16
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	60f8      	str	r0, [r7, #12]
 8007ae2:	60b9      	str	r1, [r7, #8]
 8007ae4:	607a      	str	r2, [r7, #4]
 8007ae6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d103      	bne.n	8007af6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007aee:	69bb      	ldr	r3, [r7, #24]
 8007af0:	69ba      	ldr	r2, [r7, #24]
 8007af2:	601a      	str	r2, [r3, #0]
 8007af4:	e002      	b.n	8007afc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007af6:	69bb      	ldr	r3, [r7, #24]
 8007af8:	687a      	ldr	r2, [r7, #4]
 8007afa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	68fa      	ldr	r2, [r7, #12]
 8007b00:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	68ba      	ldr	r2, [r7, #8]
 8007b06:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007b08:	2101      	movs	r1, #1
 8007b0a:	69b8      	ldr	r0, [r7, #24]
 8007b0c:	f7ff ff40 	bl	8007990 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007b10:	bf00      	nop
 8007b12:	3710      	adds	r7, #16
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b090      	sub	sp, #64	@ 0x40
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	60f8      	str	r0, [r7, #12]
 8007b20:	60b9      	str	r1, [r7, #8]
 8007b22:	607a      	str	r2, [r7, #4]
 8007b24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d10b      	bne.n	8007b48 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b34:	f383 8811 	msr	BASEPRI, r3
 8007b38:	f3bf 8f6f 	isb	sy
 8007b3c:	f3bf 8f4f 	dsb	sy
 8007b40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007b42:	bf00      	nop
 8007b44:	bf00      	nop
 8007b46:	e7fd      	b.n	8007b44 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d103      	bne.n	8007b56 <xQueueGenericSendFromISR+0x3e>
 8007b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d101      	bne.n	8007b5a <xQueueGenericSendFromISR+0x42>
 8007b56:	2301      	movs	r3, #1
 8007b58:	e000      	b.n	8007b5c <xQueueGenericSendFromISR+0x44>
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d10b      	bne.n	8007b78 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b64:	f383 8811 	msr	BASEPRI, r3
 8007b68:	f3bf 8f6f 	isb	sy
 8007b6c:	f3bf 8f4f 	dsb	sy
 8007b70:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007b72:	bf00      	nop
 8007b74:	bf00      	nop
 8007b76:	e7fd      	b.n	8007b74 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	2b02      	cmp	r3, #2
 8007b7c:	d103      	bne.n	8007b86 <xQueueGenericSendFromISR+0x6e>
 8007b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d101      	bne.n	8007b8a <xQueueGenericSendFromISR+0x72>
 8007b86:	2301      	movs	r3, #1
 8007b88:	e000      	b.n	8007b8c <xQueueGenericSendFromISR+0x74>
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d10b      	bne.n	8007ba8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b94:	f383 8811 	msr	BASEPRI, r3
 8007b98:	f3bf 8f6f 	isb	sy
 8007b9c:	f3bf 8f4f 	dsb	sy
 8007ba0:	623b      	str	r3, [r7, #32]
}
 8007ba2:	bf00      	nop
 8007ba4:	bf00      	nop
 8007ba6:	e7fd      	b.n	8007ba4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ba8:	f001 fb4e 	bl	8009248 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007bac:	f3ef 8211 	mrs	r2, BASEPRI
 8007bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb4:	f383 8811 	msr	BASEPRI, r3
 8007bb8:	f3bf 8f6f 	isb	sy
 8007bbc:	f3bf 8f4f 	dsb	sy
 8007bc0:	61fa      	str	r2, [r7, #28]
 8007bc2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007bc4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007bc6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bd0:	429a      	cmp	r2, r3
 8007bd2:	d302      	bcc.n	8007bda <xQueueGenericSendFromISR+0xc2>
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	2b02      	cmp	r3, #2
 8007bd8:	d12f      	bne.n	8007c3a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bdc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007be0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007bea:	683a      	ldr	r2, [r7, #0]
 8007bec:	68b9      	ldr	r1, [r7, #8]
 8007bee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007bf0:	f000 f912 	bl	8007e18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007bf4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bfc:	d112      	bne.n	8007c24 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d016      	beq.n	8007c34 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c08:	3324      	adds	r3, #36	@ 0x24
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f000 fe3c 	bl	8008888 <xTaskRemoveFromEventList>
 8007c10:	4603      	mov	r3, r0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d00e      	beq.n	8007c34 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00b      	beq.n	8007c34 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	601a      	str	r2, [r3, #0]
 8007c22:	e007      	b.n	8007c34 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007c24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007c28:	3301      	adds	r3, #1
 8007c2a:	b2db      	uxtb	r3, r3
 8007c2c:	b25a      	sxtb	r2, r3
 8007c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007c34:	2301      	movs	r3, #1
 8007c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007c38:	e001      	b.n	8007c3e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c40:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007c48:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3740      	adds	r7, #64	@ 0x40
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b08c      	sub	sp, #48	@ 0x30
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	60f8      	str	r0, [r7, #12]
 8007c5c:	60b9      	str	r1, [r7, #8]
 8007c5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007c60:	2300      	movs	r3, #0
 8007c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d10b      	bne.n	8007c86 <xQueueReceive+0x32>
	__asm volatile
 8007c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c72:	f383 8811 	msr	BASEPRI, r3
 8007c76:	f3bf 8f6f 	isb	sy
 8007c7a:	f3bf 8f4f 	dsb	sy
 8007c7e:	623b      	str	r3, [r7, #32]
}
 8007c80:	bf00      	nop
 8007c82:	bf00      	nop
 8007c84:	e7fd      	b.n	8007c82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d103      	bne.n	8007c94 <xQueueReceive+0x40>
 8007c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d101      	bne.n	8007c98 <xQueueReceive+0x44>
 8007c94:	2301      	movs	r3, #1
 8007c96:	e000      	b.n	8007c9a <xQueueReceive+0x46>
 8007c98:	2300      	movs	r3, #0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d10b      	bne.n	8007cb6 <xQueueReceive+0x62>
	__asm volatile
 8007c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ca2:	f383 8811 	msr	BASEPRI, r3
 8007ca6:	f3bf 8f6f 	isb	sy
 8007caa:	f3bf 8f4f 	dsb	sy
 8007cae:	61fb      	str	r3, [r7, #28]
}
 8007cb0:	bf00      	nop
 8007cb2:	bf00      	nop
 8007cb4:	e7fd      	b.n	8007cb2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007cb6:	f000 ffad 	bl	8008c14 <xTaskGetSchedulerState>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d102      	bne.n	8007cc6 <xQueueReceive+0x72>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d101      	bne.n	8007cca <xQueueReceive+0x76>
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e000      	b.n	8007ccc <xQueueReceive+0x78>
 8007cca:	2300      	movs	r3, #0
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d10b      	bne.n	8007ce8 <xQueueReceive+0x94>
	__asm volatile
 8007cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd4:	f383 8811 	msr	BASEPRI, r3
 8007cd8:	f3bf 8f6f 	isb	sy
 8007cdc:	f3bf 8f4f 	dsb	sy
 8007ce0:	61bb      	str	r3, [r7, #24]
}
 8007ce2:	bf00      	nop
 8007ce4:	bf00      	nop
 8007ce6:	e7fd      	b.n	8007ce4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007ce8:	f001 f9ce 	bl	8009088 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d01f      	beq.n	8007d38 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007cf8:	68b9      	ldr	r1, [r7, #8]
 8007cfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007cfc:	f000 f8f6 	bl	8007eec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d02:	1e5a      	subs	r2, r3, #1
 8007d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d06:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d0a:	691b      	ldr	r3, [r3, #16]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d00f      	beq.n	8007d30 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d12:	3310      	adds	r3, #16
 8007d14:	4618      	mov	r0, r3
 8007d16:	f000 fdb7 	bl	8008888 <xTaskRemoveFromEventList>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d007      	beq.n	8007d30 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007d20:	4b3c      	ldr	r3, [pc, #240]	@ (8007e14 <xQueueReceive+0x1c0>)
 8007d22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d26:	601a      	str	r2, [r3, #0]
 8007d28:	f3bf 8f4f 	dsb	sy
 8007d2c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007d30:	f001 f9dc 	bl	80090ec <vPortExitCritical>
				return pdPASS;
 8007d34:	2301      	movs	r3, #1
 8007d36:	e069      	b.n	8007e0c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d103      	bne.n	8007d46 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d3e:	f001 f9d5 	bl	80090ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007d42:	2300      	movs	r3, #0
 8007d44:	e062      	b.n	8007e0c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d106      	bne.n	8007d5a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d4c:	f107 0310 	add.w	r3, r7, #16
 8007d50:	4618      	mov	r0, r3
 8007d52:	f000 fdfd 	bl	8008950 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d56:	2301      	movs	r3, #1
 8007d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d5a:	f001 f9c7 	bl	80090ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d5e:	f000 fba3 	bl	80084a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d62:	f001 f991 	bl	8009088 <vPortEnterCritical>
 8007d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d6c:	b25b      	sxtb	r3, r3
 8007d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d72:	d103      	bne.n	8007d7c <xQueueReceive+0x128>
 8007d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d82:	b25b      	sxtb	r3, r3
 8007d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d88:	d103      	bne.n	8007d92 <xQueueReceive+0x13e>
 8007d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d92:	f001 f9ab 	bl	80090ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d96:	1d3a      	adds	r2, r7, #4
 8007d98:	f107 0310 	add.w	r3, r7, #16
 8007d9c:	4611      	mov	r1, r2
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f000 fdec 	bl	800897c <xTaskCheckForTimeOut>
 8007da4:	4603      	mov	r3, r0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d123      	bne.n	8007df2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007daa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dac:	f000 f916 	bl	8007fdc <prvIsQueueEmpty>
 8007db0:	4603      	mov	r3, r0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d017      	beq.n	8007de6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db8:	3324      	adds	r3, #36	@ 0x24
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	4611      	mov	r1, r2
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f000 fd3c 	bl	800883c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007dc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dc6:	f000 f8b7 	bl	8007f38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007dca:	f000 fb7b 	bl	80084c4 <xTaskResumeAll>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d189      	bne.n	8007ce8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8007e14 <xQueueReceive+0x1c0>)
 8007dd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dda:	601a      	str	r2, [r3, #0]
 8007ddc:	f3bf 8f4f 	dsb	sy
 8007de0:	f3bf 8f6f 	isb	sy
 8007de4:	e780      	b.n	8007ce8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007de6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007de8:	f000 f8a6 	bl	8007f38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007dec:	f000 fb6a 	bl	80084c4 <xTaskResumeAll>
 8007df0:	e77a      	b.n	8007ce8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007df2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007df4:	f000 f8a0 	bl	8007f38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007df8:	f000 fb64 	bl	80084c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007dfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dfe:	f000 f8ed 	bl	8007fdc <prvIsQueueEmpty>
 8007e02:	4603      	mov	r3, r0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f43f af6f 	beq.w	8007ce8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007e0a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3730      	adds	r7, #48	@ 0x30
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}
 8007e14:	e000ed04 	.word	0xe000ed04

08007e18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b086      	sub	sp, #24
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	60f8      	str	r0, [r7, #12]
 8007e20:	60b9      	str	r1, [r7, #8]
 8007e22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007e24:	2300      	movs	r3, #0
 8007e26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d10d      	bne.n	8007e52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d14d      	bne.n	8007eda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	4618      	mov	r0, r3
 8007e44:	f000 ff04 	bl	8008c50 <xTaskPriorityDisinherit>
 8007e48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	609a      	str	r2, [r3, #8]
 8007e50:	e043      	b.n	8007eda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d119      	bne.n	8007e8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	6858      	ldr	r0, [r3, #4]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e60:	461a      	mov	r2, r3
 8007e62:	68b9      	ldr	r1, [r7, #8]
 8007e64:	f001 fecf 	bl	8009c06 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	685a      	ldr	r2, [r3, #4]
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e70:	441a      	add	r2, r3
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	685a      	ldr	r2, [r3, #4]
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	429a      	cmp	r2, r3
 8007e80:	d32b      	bcc.n	8007eda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	605a      	str	r2, [r3, #4]
 8007e8a:	e026      	b.n	8007eda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	68d8      	ldr	r0, [r3, #12]
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e94:	461a      	mov	r2, r3
 8007e96:	68b9      	ldr	r1, [r7, #8]
 8007e98:	f001 feb5 	bl	8009c06 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	68da      	ldr	r2, [r3, #12]
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea4:	425b      	negs	r3, r3
 8007ea6:	441a      	add	r2, r3
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	68da      	ldr	r2, [r3, #12]
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d207      	bcs.n	8007ec8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	689a      	ldr	r2, [r3, #8]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec0:	425b      	negs	r3, r3
 8007ec2:	441a      	add	r2, r3
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2b02      	cmp	r3, #2
 8007ecc:	d105      	bne.n	8007eda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d002      	beq.n	8007eda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	3b01      	subs	r3, #1
 8007ed8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	1c5a      	adds	r2, r3, #1
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007ee2:	697b      	ldr	r3, [r7, #20]
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3718      	adds	r7, #24
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b082      	sub	sp, #8
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
 8007ef4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d018      	beq.n	8007f30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	68da      	ldr	r2, [r3, #12]
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f06:	441a      	add	r2, r3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	68da      	ldr	r2, [r3, #12]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d303      	bcc.n	8007f20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681a      	ldr	r2, [r3, #0]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	68d9      	ldr	r1, [r3, #12]
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f28:	461a      	mov	r2, r3
 8007f2a:	6838      	ldr	r0, [r7, #0]
 8007f2c:	f001 fe6b 	bl	8009c06 <memcpy>
	}
}
 8007f30:	bf00      	nop
 8007f32:	3708      	adds	r7, #8
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b084      	sub	sp, #16
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007f40:	f001 f8a2 	bl	8009088 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007f4c:	e011      	b.n	8007f72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d012      	beq.n	8007f7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	3324      	adds	r3, #36	@ 0x24
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	f000 fc94 	bl	8008888 <xTaskRemoveFromEventList>
 8007f60:	4603      	mov	r3, r0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d001      	beq.n	8007f6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007f66:	f000 fd6d 	bl	8008a44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007f6a:	7bfb      	ldrb	r3, [r7, #15]
 8007f6c:	3b01      	subs	r3, #1
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	dce9      	bgt.n	8007f4e <prvUnlockQueue+0x16>
 8007f7a:	e000      	b.n	8007f7e <prvUnlockQueue+0x46>
					break;
 8007f7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	22ff      	movs	r2, #255	@ 0xff
 8007f82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007f86:	f001 f8b1 	bl	80090ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007f8a:	f001 f87d 	bl	8009088 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f96:	e011      	b.n	8007fbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	691b      	ldr	r3, [r3, #16]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d012      	beq.n	8007fc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	3310      	adds	r3, #16
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	f000 fc6f 	bl	8008888 <xTaskRemoveFromEventList>
 8007faa:	4603      	mov	r3, r0
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d001      	beq.n	8007fb4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007fb0:	f000 fd48 	bl	8008a44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007fb4:	7bbb      	ldrb	r3, [r7, #14]
 8007fb6:	3b01      	subs	r3, #1
 8007fb8:	b2db      	uxtb	r3, r3
 8007fba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007fbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	dce9      	bgt.n	8007f98 <prvUnlockQueue+0x60>
 8007fc4:	e000      	b.n	8007fc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007fc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	22ff      	movs	r2, #255	@ 0xff
 8007fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007fd0:	f001 f88c 	bl	80090ec <vPortExitCritical>
}
 8007fd4:	bf00      	nop
 8007fd6:	3710      	adds	r7, #16
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007fe4:	f001 f850 	bl	8009088 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d102      	bne.n	8007ff6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	60fb      	str	r3, [r7, #12]
 8007ff4:	e001      	b.n	8007ffa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007ffa:	f001 f877 	bl	80090ec <vPortExitCritical>

	return xReturn;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
}
 8008000:	4618      	mov	r0, r3
 8008002:	3710      	adds	r7, #16
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008008:	b580      	push	{r7, lr}
 800800a:	b08e      	sub	sp, #56	@ 0x38
 800800c:	af04      	add	r7, sp, #16
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	60b9      	str	r1, [r7, #8]
 8008012:	607a      	str	r2, [r7, #4]
 8008014:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008018:	2b00      	cmp	r3, #0
 800801a:	d10b      	bne.n	8008034 <xTaskCreateStatic+0x2c>
	__asm volatile
 800801c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008020:	f383 8811 	msr	BASEPRI, r3
 8008024:	f3bf 8f6f 	isb	sy
 8008028:	f3bf 8f4f 	dsb	sy
 800802c:	623b      	str	r3, [r7, #32]
}
 800802e:	bf00      	nop
 8008030:	bf00      	nop
 8008032:	e7fd      	b.n	8008030 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008036:	2b00      	cmp	r3, #0
 8008038:	d10b      	bne.n	8008052 <xTaskCreateStatic+0x4a>
	__asm volatile
 800803a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800803e:	f383 8811 	msr	BASEPRI, r3
 8008042:	f3bf 8f6f 	isb	sy
 8008046:	f3bf 8f4f 	dsb	sy
 800804a:	61fb      	str	r3, [r7, #28]
}
 800804c:	bf00      	nop
 800804e:	bf00      	nop
 8008050:	e7fd      	b.n	800804e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008052:	23a0      	movs	r3, #160	@ 0xa0
 8008054:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	2ba0      	cmp	r3, #160	@ 0xa0
 800805a:	d00b      	beq.n	8008074 <xTaskCreateStatic+0x6c>
	__asm volatile
 800805c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008060:	f383 8811 	msr	BASEPRI, r3
 8008064:	f3bf 8f6f 	isb	sy
 8008068:	f3bf 8f4f 	dsb	sy
 800806c:	61bb      	str	r3, [r7, #24]
}
 800806e:	bf00      	nop
 8008070:	bf00      	nop
 8008072:	e7fd      	b.n	8008070 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008074:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008078:	2b00      	cmp	r3, #0
 800807a:	d01e      	beq.n	80080ba <xTaskCreateStatic+0xb2>
 800807c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800807e:	2b00      	cmp	r3, #0
 8008080:	d01b      	beq.n	80080ba <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008084:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008088:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800808a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800808c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800808e:	2202      	movs	r2, #2
 8008090:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008094:	2300      	movs	r3, #0
 8008096:	9303      	str	r3, [sp, #12]
 8008098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800809a:	9302      	str	r3, [sp, #8]
 800809c:	f107 0314 	add.w	r3, r7, #20
 80080a0:	9301      	str	r3, [sp, #4]
 80080a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a4:	9300      	str	r3, [sp, #0]
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	68b9      	ldr	r1, [r7, #8]
 80080ac:	68f8      	ldr	r0, [r7, #12]
 80080ae:	f000 f851 	bl	8008154 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80080b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80080b4:	f000 f8ee 	bl	8008294 <prvAddNewTaskToReadyList>
 80080b8:	e001      	b.n	80080be <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80080ba:	2300      	movs	r3, #0
 80080bc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80080be:	697b      	ldr	r3, [r7, #20]
	}
 80080c0:	4618      	mov	r0, r3
 80080c2:	3728      	adds	r7, #40	@ 0x28
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}

080080c8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b08c      	sub	sp, #48	@ 0x30
 80080cc:	af04      	add	r7, sp, #16
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	603b      	str	r3, [r7, #0]
 80080d4:	4613      	mov	r3, r2
 80080d6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80080d8:	88fb      	ldrh	r3, [r7, #6]
 80080da:	009b      	lsls	r3, r3, #2
 80080dc:	4618      	mov	r0, r3
 80080de:	f001 f8f5 	bl	80092cc <pvPortMalloc>
 80080e2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d00e      	beq.n	8008108 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80080ea:	20a0      	movs	r0, #160	@ 0xa0
 80080ec:	f001 f8ee 	bl	80092cc <pvPortMalloc>
 80080f0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80080f2:	69fb      	ldr	r3, [r7, #28]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d003      	beq.n	8008100 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80080f8:	69fb      	ldr	r3, [r7, #28]
 80080fa:	697a      	ldr	r2, [r7, #20]
 80080fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80080fe:	e005      	b.n	800810c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008100:	6978      	ldr	r0, [r7, #20]
 8008102:	f001 f9b1 	bl	8009468 <vPortFree>
 8008106:	e001      	b.n	800810c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008108:	2300      	movs	r3, #0
 800810a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d017      	beq.n	8008142 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	2200      	movs	r2, #0
 8008116:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800811a:	88fa      	ldrh	r2, [r7, #6]
 800811c:	2300      	movs	r3, #0
 800811e:	9303      	str	r3, [sp, #12]
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	9302      	str	r3, [sp, #8]
 8008124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008126:	9301      	str	r3, [sp, #4]
 8008128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800812a:	9300      	str	r3, [sp, #0]
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	68b9      	ldr	r1, [r7, #8]
 8008130:	68f8      	ldr	r0, [r7, #12]
 8008132:	f000 f80f 	bl	8008154 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008136:	69f8      	ldr	r0, [r7, #28]
 8008138:	f000 f8ac 	bl	8008294 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800813c:	2301      	movs	r3, #1
 800813e:	61bb      	str	r3, [r7, #24]
 8008140:	e002      	b.n	8008148 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008142:	f04f 33ff 	mov.w	r3, #4294967295
 8008146:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008148:	69bb      	ldr	r3, [r7, #24]
	}
 800814a:	4618      	mov	r0, r3
 800814c:	3720      	adds	r7, #32
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
	...

08008154 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b088      	sub	sp, #32
 8008158:	af00      	add	r7, sp, #0
 800815a:	60f8      	str	r0, [r7, #12]
 800815c:	60b9      	str	r1, [r7, #8]
 800815e:	607a      	str	r2, [r7, #4]
 8008160:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008164:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800816c:	3b01      	subs	r3, #1
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	4413      	add	r3, r2
 8008172:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	f023 0307 	bic.w	r3, r3, #7
 800817a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800817c:	69bb      	ldr	r3, [r7, #24]
 800817e:	f003 0307 	and.w	r3, r3, #7
 8008182:	2b00      	cmp	r3, #0
 8008184:	d00b      	beq.n	800819e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8008186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800818a:	f383 8811 	msr	BASEPRI, r3
 800818e:	f3bf 8f6f 	isb	sy
 8008192:	f3bf 8f4f 	dsb	sy
 8008196:	617b      	str	r3, [r7, #20]
}
 8008198:	bf00      	nop
 800819a:	bf00      	nop
 800819c:	e7fd      	b.n	800819a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d01f      	beq.n	80081e4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80081a4:	2300      	movs	r3, #0
 80081a6:	61fb      	str	r3, [r7, #28]
 80081a8:	e012      	b.n	80081d0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081aa:	68ba      	ldr	r2, [r7, #8]
 80081ac:	69fb      	ldr	r3, [r7, #28]
 80081ae:	4413      	add	r3, r2
 80081b0:	7819      	ldrb	r1, [r3, #0]
 80081b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081b4:	69fb      	ldr	r3, [r7, #28]
 80081b6:	4413      	add	r3, r2
 80081b8:	3334      	adds	r3, #52	@ 0x34
 80081ba:	460a      	mov	r2, r1
 80081bc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80081be:	68ba      	ldr	r2, [r7, #8]
 80081c0:	69fb      	ldr	r3, [r7, #28]
 80081c2:	4413      	add	r3, r2
 80081c4:	781b      	ldrb	r3, [r3, #0]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d006      	beq.n	80081d8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80081ca:	69fb      	ldr	r3, [r7, #28]
 80081cc:	3301      	adds	r3, #1
 80081ce:	61fb      	str	r3, [r7, #28]
 80081d0:	69fb      	ldr	r3, [r7, #28]
 80081d2:	2b0f      	cmp	r3, #15
 80081d4:	d9e9      	bls.n	80081aa <prvInitialiseNewTask+0x56>
 80081d6:	e000      	b.n	80081da <prvInitialiseNewTask+0x86>
			{
				break;
 80081d8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80081da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081dc:	2200      	movs	r2, #0
 80081de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80081e2:	e003      	b.n	80081ec <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80081e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e6:	2200      	movs	r2, #0
 80081e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80081ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ee:	2b06      	cmp	r3, #6
 80081f0:	d901      	bls.n	80081f6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80081f2:	2306      	movs	r3, #6
 80081f4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80081f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081fa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80081fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008200:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008204:	2200      	movs	r2, #0
 8008206:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820a:	3304      	adds	r3, #4
 800820c:	4618      	mov	r0, r3
 800820e:	f7ff fb2a 	bl	8007866 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008214:	3318      	adds	r3, #24
 8008216:	4618      	mov	r0, r3
 8008218:	f7ff fb25 	bl	8007866 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800821c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800821e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008220:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008224:	f1c3 0207 	rsb	r2, r3, #7
 8008228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800822a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800822c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800822e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008230:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008234:	2200      	movs	r2, #0
 8008236:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800823a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800823c:	2200      	movs	r2, #0
 800823e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008244:	334c      	adds	r3, #76	@ 0x4c
 8008246:	224c      	movs	r2, #76	@ 0x4c
 8008248:	2100      	movs	r1, #0
 800824a:	4618      	mov	r0, r3
 800824c:	f001 fc01 	bl	8009a52 <memset>
 8008250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008252:	4a0d      	ldr	r2, [pc, #52]	@ (8008288 <prvInitialiseNewTask+0x134>)
 8008254:	651a      	str	r2, [r3, #80]	@ 0x50
 8008256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008258:	4a0c      	ldr	r2, [pc, #48]	@ (800828c <prvInitialiseNewTask+0x138>)
 800825a:	655a      	str	r2, [r3, #84]	@ 0x54
 800825c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800825e:	4a0c      	ldr	r2, [pc, #48]	@ (8008290 <prvInitialiseNewTask+0x13c>)
 8008260:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008262:	683a      	ldr	r2, [r7, #0]
 8008264:	68f9      	ldr	r1, [r7, #12]
 8008266:	69b8      	ldr	r0, [r7, #24]
 8008268:	f000 fde0 	bl	8008e2c <pxPortInitialiseStack>
 800826c:	4602      	mov	r2, r0
 800826e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008270:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008274:	2b00      	cmp	r3, #0
 8008276:	d002      	beq.n	800827e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800827a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800827c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800827e:	bf00      	nop
 8008280:	3720      	adds	r7, #32
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}
 8008286:	bf00      	nop
 8008288:	200032b4 	.word	0x200032b4
 800828c:	2000331c 	.word	0x2000331c
 8008290:	20003384 	.word	0x20003384

08008294 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800829c:	f000 fef4 	bl	8009088 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80082a0:	4b2a      	ldr	r3, [pc, #168]	@ (800834c <prvAddNewTaskToReadyList+0xb8>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	3301      	adds	r3, #1
 80082a6:	4a29      	ldr	r2, [pc, #164]	@ (800834c <prvAddNewTaskToReadyList+0xb8>)
 80082a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80082aa:	4b29      	ldr	r3, [pc, #164]	@ (8008350 <prvAddNewTaskToReadyList+0xbc>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d109      	bne.n	80082c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80082b2:	4a27      	ldr	r2, [pc, #156]	@ (8008350 <prvAddNewTaskToReadyList+0xbc>)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80082b8:	4b24      	ldr	r3, [pc, #144]	@ (800834c <prvAddNewTaskToReadyList+0xb8>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d110      	bne.n	80082e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80082c0:	f000 fbe4 	bl	8008a8c <prvInitialiseTaskLists>
 80082c4:	e00d      	b.n	80082e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80082c6:	4b23      	ldr	r3, [pc, #140]	@ (8008354 <prvAddNewTaskToReadyList+0xc0>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d109      	bne.n	80082e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80082ce:	4b20      	ldr	r3, [pc, #128]	@ (8008350 <prvAddNewTaskToReadyList+0xbc>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d8:	429a      	cmp	r2, r3
 80082da:	d802      	bhi.n	80082e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80082dc:	4a1c      	ldr	r2, [pc, #112]	@ (8008350 <prvAddNewTaskToReadyList+0xbc>)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80082e2:	4b1d      	ldr	r3, [pc, #116]	@ (8008358 <prvAddNewTaskToReadyList+0xc4>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	3301      	adds	r3, #1
 80082e8:	4a1b      	ldr	r2, [pc, #108]	@ (8008358 <prvAddNewTaskToReadyList+0xc4>)
 80082ea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082f0:	2201      	movs	r2, #1
 80082f2:	409a      	lsls	r2, r3
 80082f4:	4b19      	ldr	r3, [pc, #100]	@ (800835c <prvAddNewTaskToReadyList+0xc8>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	4a18      	ldr	r2, [pc, #96]	@ (800835c <prvAddNewTaskToReadyList+0xc8>)
 80082fc:	6013      	str	r3, [r2, #0]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008302:	4613      	mov	r3, r2
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	4413      	add	r3, r2
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	4a15      	ldr	r2, [pc, #84]	@ (8008360 <prvAddNewTaskToReadyList+0xcc>)
 800830c:	441a      	add	r2, r3
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	3304      	adds	r3, #4
 8008312:	4619      	mov	r1, r3
 8008314:	4610      	mov	r0, r2
 8008316:	f7ff fab3 	bl	8007880 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800831a:	f000 fee7 	bl	80090ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800831e:	4b0d      	ldr	r3, [pc, #52]	@ (8008354 <prvAddNewTaskToReadyList+0xc0>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00e      	beq.n	8008344 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008326:	4b0a      	ldr	r3, [pc, #40]	@ (8008350 <prvAddNewTaskToReadyList+0xbc>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008330:	429a      	cmp	r2, r3
 8008332:	d207      	bcs.n	8008344 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008334:	4b0b      	ldr	r3, [pc, #44]	@ (8008364 <prvAddNewTaskToReadyList+0xd0>)
 8008336:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800833a:	601a      	str	r2, [r3, #0]
 800833c:	f3bf 8f4f 	dsb	sy
 8008340:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008344:	bf00      	nop
 8008346:	3708      	adds	r7, #8
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}
 800834c:	20000b50 	.word	0x20000b50
 8008350:	20000a50 	.word	0x20000a50
 8008354:	20000b5c 	.word	0x20000b5c
 8008358:	20000b6c 	.word	0x20000b6c
 800835c:	20000b58 	.word	0x20000b58
 8008360:	20000a54 	.word	0x20000a54
 8008364:	e000ed04 	.word	0xe000ed04

08008368 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008368:	b580      	push	{r7, lr}
 800836a:	b084      	sub	sp, #16
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008370:	2300      	movs	r3, #0
 8008372:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d018      	beq.n	80083ac <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800837a:	4b14      	ldr	r3, [pc, #80]	@ (80083cc <vTaskDelay+0x64>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d00b      	beq.n	800839a <vTaskDelay+0x32>
	__asm volatile
 8008382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008386:	f383 8811 	msr	BASEPRI, r3
 800838a:	f3bf 8f6f 	isb	sy
 800838e:	f3bf 8f4f 	dsb	sy
 8008392:	60bb      	str	r3, [r7, #8]
}
 8008394:	bf00      	nop
 8008396:	bf00      	nop
 8008398:	e7fd      	b.n	8008396 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800839a:	f000 f885 	bl	80084a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800839e:	2100      	movs	r1, #0
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f000 fcdd 	bl	8008d60 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80083a6:	f000 f88d 	bl	80084c4 <xTaskResumeAll>
 80083aa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d107      	bne.n	80083c2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80083b2:	4b07      	ldr	r3, [pc, #28]	@ (80083d0 <vTaskDelay+0x68>)
 80083b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083b8:	601a      	str	r2, [r3, #0]
 80083ba:	f3bf 8f4f 	dsb	sy
 80083be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80083c2:	bf00      	nop
 80083c4:	3710      	adds	r7, #16
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	20000b78 	.word	0x20000b78
 80083d0:	e000ed04 	.word	0xe000ed04

080083d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b08a      	sub	sp, #40	@ 0x28
 80083d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80083da:	2300      	movs	r3, #0
 80083dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80083de:	2300      	movs	r3, #0
 80083e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80083e2:	463a      	mov	r2, r7
 80083e4:	1d39      	adds	r1, r7, #4
 80083e6:	f107 0308 	add.w	r3, r7, #8
 80083ea:	4618      	mov	r0, r3
 80083ec:	f7f8 fa70 	bl	80008d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80083f0:	6839      	ldr	r1, [r7, #0]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	68ba      	ldr	r2, [r7, #8]
 80083f6:	9202      	str	r2, [sp, #8]
 80083f8:	9301      	str	r3, [sp, #4]
 80083fa:	2300      	movs	r3, #0
 80083fc:	9300      	str	r3, [sp, #0]
 80083fe:	2300      	movs	r3, #0
 8008400:	460a      	mov	r2, r1
 8008402:	4921      	ldr	r1, [pc, #132]	@ (8008488 <vTaskStartScheduler+0xb4>)
 8008404:	4821      	ldr	r0, [pc, #132]	@ (800848c <vTaskStartScheduler+0xb8>)
 8008406:	f7ff fdff 	bl	8008008 <xTaskCreateStatic>
 800840a:	4603      	mov	r3, r0
 800840c:	4a20      	ldr	r2, [pc, #128]	@ (8008490 <vTaskStartScheduler+0xbc>)
 800840e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008410:	4b1f      	ldr	r3, [pc, #124]	@ (8008490 <vTaskStartScheduler+0xbc>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d002      	beq.n	800841e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008418:	2301      	movs	r3, #1
 800841a:	617b      	str	r3, [r7, #20]
 800841c:	e001      	b.n	8008422 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800841e:	2300      	movs	r3, #0
 8008420:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008422:	697b      	ldr	r3, [r7, #20]
 8008424:	2b01      	cmp	r3, #1
 8008426:	d11b      	bne.n	8008460 <vTaskStartScheduler+0x8c>
	__asm volatile
 8008428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800842c:	f383 8811 	msr	BASEPRI, r3
 8008430:	f3bf 8f6f 	isb	sy
 8008434:	f3bf 8f4f 	dsb	sy
 8008438:	613b      	str	r3, [r7, #16]
}
 800843a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800843c:	4b15      	ldr	r3, [pc, #84]	@ (8008494 <vTaskStartScheduler+0xc0>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	334c      	adds	r3, #76	@ 0x4c
 8008442:	4a15      	ldr	r2, [pc, #84]	@ (8008498 <vTaskStartScheduler+0xc4>)
 8008444:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008446:	4b15      	ldr	r3, [pc, #84]	@ (800849c <vTaskStartScheduler+0xc8>)
 8008448:	f04f 32ff 	mov.w	r2, #4294967295
 800844c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800844e:	4b14      	ldr	r3, [pc, #80]	@ (80084a0 <vTaskStartScheduler+0xcc>)
 8008450:	2201      	movs	r2, #1
 8008452:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008454:	4b13      	ldr	r3, [pc, #76]	@ (80084a4 <vTaskStartScheduler+0xd0>)
 8008456:	2200      	movs	r2, #0
 8008458:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800845a:	f000 fd71 	bl	8008f40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800845e:	e00f      	b.n	8008480 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008466:	d10b      	bne.n	8008480 <vTaskStartScheduler+0xac>
	__asm volatile
 8008468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800846c:	f383 8811 	msr	BASEPRI, r3
 8008470:	f3bf 8f6f 	isb	sy
 8008474:	f3bf 8f4f 	dsb	sy
 8008478:	60fb      	str	r3, [r7, #12]
}
 800847a:	bf00      	nop
 800847c:	bf00      	nop
 800847e:	e7fd      	b.n	800847c <vTaskStartScheduler+0xa8>
}
 8008480:	bf00      	nop
 8008482:	3718      	adds	r7, #24
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}
 8008488:	0800ac30 	.word	0x0800ac30
 800848c:	08008a5d 	.word	0x08008a5d
 8008490:	20000b74 	.word	0x20000b74
 8008494:	20000a50 	.word	0x20000a50
 8008498:	2000001c 	.word	0x2000001c
 800849c:	20000b70 	.word	0x20000b70
 80084a0:	20000b5c 	.word	0x20000b5c
 80084a4:	20000b54 	.word	0x20000b54

080084a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80084a8:	b480      	push	{r7}
 80084aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80084ac:	4b04      	ldr	r3, [pc, #16]	@ (80084c0 <vTaskSuspendAll+0x18>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	3301      	adds	r3, #1
 80084b2:	4a03      	ldr	r2, [pc, #12]	@ (80084c0 <vTaskSuspendAll+0x18>)
 80084b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80084b6:	bf00      	nop
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr
 80084c0:	20000b78 	.word	0x20000b78

080084c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80084ca:	2300      	movs	r3, #0
 80084cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80084ce:	2300      	movs	r3, #0
 80084d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80084d2:	4b42      	ldr	r3, [pc, #264]	@ (80085dc <xTaskResumeAll+0x118>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d10b      	bne.n	80084f2 <xTaskResumeAll+0x2e>
	__asm volatile
 80084da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084de:	f383 8811 	msr	BASEPRI, r3
 80084e2:	f3bf 8f6f 	isb	sy
 80084e6:	f3bf 8f4f 	dsb	sy
 80084ea:	603b      	str	r3, [r7, #0]
}
 80084ec:	bf00      	nop
 80084ee:	bf00      	nop
 80084f0:	e7fd      	b.n	80084ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80084f2:	f000 fdc9 	bl	8009088 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80084f6:	4b39      	ldr	r3, [pc, #228]	@ (80085dc <xTaskResumeAll+0x118>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	3b01      	subs	r3, #1
 80084fc:	4a37      	ldr	r2, [pc, #220]	@ (80085dc <xTaskResumeAll+0x118>)
 80084fe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008500:	4b36      	ldr	r3, [pc, #216]	@ (80085dc <xTaskResumeAll+0x118>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d161      	bne.n	80085cc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008508:	4b35      	ldr	r3, [pc, #212]	@ (80085e0 <xTaskResumeAll+0x11c>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d05d      	beq.n	80085cc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008510:	e02e      	b.n	8008570 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008512:	4b34      	ldr	r3, [pc, #208]	@ (80085e4 <xTaskResumeAll+0x120>)
 8008514:	68db      	ldr	r3, [r3, #12]
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	3318      	adds	r3, #24
 800851e:	4618      	mov	r0, r3
 8008520:	f7ff fa0b 	bl	800793a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	3304      	adds	r3, #4
 8008528:	4618      	mov	r0, r3
 800852a:	f7ff fa06 	bl	800793a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008532:	2201      	movs	r2, #1
 8008534:	409a      	lsls	r2, r3
 8008536:	4b2c      	ldr	r3, [pc, #176]	@ (80085e8 <xTaskResumeAll+0x124>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4313      	orrs	r3, r2
 800853c:	4a2a      	ldr	r2, [pc, #168]	@ (80085e8 <xTaskResumeAll+0x124>)
 800853e:	6013      	str	r3, [r2, #0]
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008544:	4613      	mov	r3, r2
 8008546:	009b      	lsls	r3, r3, #2
 8008548:	4413      	add	r3, r2
 800854a:	009b      	lsls	r3, r3, #2
 800854c:	4a27      	ldr	r2, [pc, #156]	@ (80085ec <xTaskResumeAll+0x128>)
 800854e:	441a      	add	r2, r3
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	3304      	adds	r3, #4
 8008554:	4619      	mov	r1, r3
 8008556:	4610      	mov	r0, r2
 8008558:	f7ff f992 	bl	8007880 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008560:	4b23      	ldr	r3, [pc, #140]	@ (80085f0 <xTaskResumeAll+0x12c>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008566:	429a      	cmp	r2, r3
 8008568:	d302      	bcc.n	8008570 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800856a:	4b22      	ldr	r3, [pc, #136]	@ (80085f4 <xTaskResumeAll+0x130>)
 800856c:	2201      	movs	r2, #1
 800856e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008570:	4b1c      	ldr	r3, [pc, #112]	@ (80085e4 <xTaskResumeAll+0x120>)
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d1cc      	bne.n	8008512 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d001      	beq.n	8008582 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800857e:	f000 fb29 	bl	8008bd4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008582:	4b1d      	ldr	r3, [pc, #116]	@ (80085f8 <xTaskResumeAll+0x134>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d010      	beq.n	80085b0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800858e:	f000 f837 	bl	8008600 <xTaskIncrementTick>
 8008592:	4603      	mov	r3, r0
 8008594:	2b00      	cmp	r3, #0
 8008596:	d002      	beq.n	800859e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008598:	4b16      	ldr	r3, [pc, #88]	@ (80085f4 <xTaskResumeAll+0x130>)
 800859a:	2201      	movs	r2, #1
 800859c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	3b01      	subs	r3, #1
 80085a2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d1f1      	bne.n	800858e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80085aa:	4b13      	ldr	r3, [pc, #76]	@ (80085f8 <xTaskResumeAll+0x134>)
 80085ac:	2200      	movs	r2, #0
 80085ae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80085b0:	4b10      	ldr	r3, [pc, #64]	@ (80085f4 <xTaskResumeAll+0x130>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d009      	beq.n	80085cc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80085b8:	2301      	movs	r3, #1
 80085ba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80085bc:	4b0f      	ldr	r3, [pc, #60]	@ (80085fc <xTaskResumeAll+0x138>)
 80085be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085c2:	601a      	str	r2, [r3, #0]
 80085c4:	f3bf 8f4f 	dsb	sy
 80085c8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80085cc:	f000 fd8e 	bl	80090ec <vPortExitCritical>

	return xAlreadyYielded;
 80085d0:	68bb      	ldr	r3, [r7, #8]
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3710      	adds	r7, #16
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	20000b78 	.word	0x20000b78
 80085e0:	20000b50 	.word	0x20000b50
 80085e4:	20000b10 	.word	0x20000b10
 80085e8:	20000b58 	.word	0x20000b58
 80085ec:	20000a54 	.word	0x20000a54
 80085f0:	20000a50 	.word	0x20000a50
 80085f4:	20000b64 	.word	0x20000b64
 80085f8:	20000b60 	.word	0x20000b60
 80085fc:	e000ed04 	.word	0xe000ed04

08008600 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b086      	sub	sp, #24
 8008604:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008606:	2300      	movs	r3, #0
 8008608:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800860a:	4b4f      	ldr	r3, [pc, #316]	@ (8008748 <xTaskIncrementTick+0x148>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	2b00      	cmp	r3, #0
 8008610:	f040 808f 	bne.w	8008732 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008614:	4b4d      	ldr	r3, [pc, #308]	@ (800874c <xTaskIncrementTick+0x14c>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	3301      	adds	r3, #1
 800861a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800861c:	4a4b      	ldr	r2, [pc, #300]	@ (800874c <xTaskIncrementTick+0x14c>)
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d121      	bne.n	800866c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008628:	4b49      	ldr	r3, [pc, #292]	@ (8008750 <xTaskIncrementTick+0x150>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d00b      	beq.n	800864a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008636:	f383 8811 	msr	BASEPRI, r3
 800863a:	f3bf 8f6f 	isb	sy
 800863e:	f3bf 8f4f 	dsb	sy
 8008642:	603b      	str	r3, [r7, #0]
}
 8008644:	bf00      	nop
 8008646:	bf00      	nop
 8008648:	e7fd      	b.n	8008646 <xTaskIncrementTick+0x46>
 800864a:	4b41      	ldr	r3, [pc, #260]	@ (8008750 <xTaskIncrementTick+0x150>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	60fb      	str	r3, [r7, #12]
 8008650:	4b40      	ldr	r3, [pc, #256]	@ (8008754 <xTaskIncrementTick+0x154>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a3e      	ldr	r2, [pc, #248]	@ (8008750 <xTaskIncrementTick+0x150>)
 8008656:	6013      	str	r3, [r2, #0]
 8008658:	4a3e      	ldr	r2, [pc, #248]	@ (8008754 <xTaskIncrementTick+0x154>)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6013      	str	r3, [r2, #0]
 800865e:	4b3e      	ldr	r3, [pc, #248]	@ (8008758 <xTaskIncrementTick+0x158>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	3301      	adds	r3, #1
 8008664:	4a3c      	ldr	r2, [pc, #240]	@ (8008758 <xTaskIncrementTick+0x158>)
 8008666:	6013      	str	r3, [r2, #0]
 8008668:	f000 fab4 	bl	8008bd4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800866c:	4b3b      	ldr	r3, [pc, #236]	@ (800875c <xTaskIncrementTick+0x15c>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	693a      	ldr	r2, [r7, #16]
 8008672:	429a      	cmp	r2, r3
 8008674:	d348      	bcc.n	8008708 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008676:	4b36      	ldr	r3, [pc, #216]	@ (8008750 <xTaskIncrementTick+0x150>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d104      	bne.n	800868a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008680:	4b36      	ldr	r3, [pc, #216]	@ (800875c <xTaskIncrementTick+0x15c>)
 8008682:	f04f 32ff 	mov.w	r2, #4294967295
 8008686:	601a      	str	r2, [r3, #0]
					break;
 8008688:	e03e      	b.n	8008708 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800868a:	4b31      	ldr	r3, [pc, #196]	@ (8008750 <xTaskIncrementTick+0x150>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	68db      	ldr	r3, [r3, #12]
 8008692:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800869a:	693a      	ldr	r2, [r7, #16]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	429a      	cmp	r2, r3
 80086a0:	d203      	bcs.n	80086aa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80086a2:	4a2e      	ldr	r2, [pc, #184]	@ (800875c <xTaskIncrementTick+0x15c>)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80086a8:	e02e      	b.n	8008708 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	3304      	adds	r3, #4
 80086ae:	4618      	mov	r0, r3
 80086b0:	f7ff f943 	bl	800793a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d004      	beq.n	80086c6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	3318      	adds	r3, #24
 80086c0:	4618      	mov	r0, r3
 80086c2:	f7ff f93a 	bl	800793a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ca:	2201      	movs	r2, #1
 80086cc:	409a      	lsls	r2, r3
 80086ce:	4b24      	ldr	r3, [pc, #144]	@ (8008760 <xTaskIncrementTick+0x160>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4313      	orrs	r3, r2
 80086d4:	4a22      	ldr	r2, [pc, #136]	@ (8008760 <xTaskIncrementTick+0x160>)
 80086d6:	6013      	str	r3, [r2, #0]
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086dc:	4613      	mov	r3, r2
 80086de:	009b      	lsls	r3, r3, #2
 80086e0:	4413      	add	r3, r2
 80086e2:	009b      	lsls	r3, r3, #2
 80086e4:	4a1f      	ldr	r2, [pc, #124]	@ (8008764 <xTaskIncrementTick+0x164>)
 80086e6:	441a      	add	r2, r3
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	3304      	adds	r3, #4
 80086ec:	4619      	mov	r1, r3
 80086ee:	4610      	mov	r0, r2
 80086f0:	f7ff f8c6 	bl	8007880 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086f8:	4b1b      	ldr	r3, [pc, #108]	@ (8008768 <xTaskIncrementTick+0x168>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086fe:	429a      	cmp	r2, r3
 8008700:	d3b9      	bcc.n	8008676 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008702:	2301      	movs	r3, #1
 8008704:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008706:	e7b6      	b.n	8008676 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008708:	4b17      	ldr	r3, [pc, #92]	@ (8008768 <xTaskIncrementTick+0x168>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800870e:	4915      	ldr	r1, [pc, #84]	@ (8008764 <xTaskIncrementTick+0x164>)
 8008710:	4613      	mov	r3, r2
 8008712:	009b      	lsls	r3, r3, #2
 8008714:	4413      	add	r3, r2
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	440b      	add	r3, r1
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2b01      	cmp	r3, #1
 800871e:	d901      	bls.n	8008724 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008720:	2301      	movs	r3, #1
 8008722:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008724:	4b11      	ldr	r3, [pc, #68]	@ (800876c <xTaskIncrementTick+0x16c>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d007      	beq.n	800873c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800872c:	2301      	movs	r3, #1
 800872e:	617b      	str	r3, [r7, #20]
 8008730:	e004      	b.n	800873c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008732:	4b0f      	ldr	r3, [pc, #60]	@ (8008770 <xTaskIncrementTick+0x170>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	3301      	adds	r3, #1
 8008738:	4a0d      	ldr	r2, [pc, #52]	@ (8008770 <xTaskIncrementTick+0x170>)
 800873a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800873c:	697b      	ldr	r3, [r7, #20]
}
 800873e:	4618      	mov	r0, r3
 8008740:	3718      	adds	r7, #24
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	20000b78 	.word	0x20000b78
 800874c:	20000b54 	.word	0x20000b54
 8008750:	20000b08 	.word	0x20000b08
 8008754:	20000b0c 	.word	0x20000b0c
 8008758:	20000b68 	.word	0x20000b68
 800875c:	20000b70 	.word	0x20000b70
 8008760:	20000b58 	.word	0x20000b58
 8008764:	20000a54 	.word	0x20000a54
 8008768:	20000a50 	.word	0x20000a50
 800876c:	20000b64 	.word	0x20000b64
 8008770:	20000b60 	.word	0x20000b60

08008774 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008774:	b480      	push	{r7}
 8008776:	b087      	sub	sp, #28
 8008778:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800877a:	4b2a      	ldr	r3, [pc, #168]	@ (8008824 <vTaskSwitchContext+0xb0>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d003      	beq.n	800878a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008782:	4b29      	ldr	r3, [pc, #164]	@ (8008828 <vTaskSwitchContext+0xb4>)
 8008784:	2201      	movs	r2, #1
 8008786:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008788:	e045      	b.n	8008816 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800878a:	4b27      	ldr	r3, [pc, #156]	@ (8008828 <vTaskSwitchContext+0xb4>)
 800878c:	2200      	movs	r2, #0
 800878e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008790:	4b26      	ldr	r3, [pc, #152]	@ (800882c <vTaskSwitchContext+0xb8>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	fab3 f383 	clz	r3, r3
 800879c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800879e:	7afb      	ldrb	r3, [r7, #11]
 80087a0:	f1c3 031f 	rsb	r3, r3, #31
 80087a4:	617b      	str	r3, [r7, #20]
 80087a6:	4922      	ldr	r1, [pc, #136]	@ (8008830 <vTaskSwitchContext+0xbc>)
 80087a8:	697a      	ldr	r2, [r7, #20]
 80087aa:	4613      	mov	r3, r2
 80087ac:	009b      	lsls	r3, r3, #2
 80087ae:	4413      	add	r3, r2
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	440b      	add	r3, r1
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d10b      	bne.n	80087d2 <vTaskSwitchContext+0x5e>
	__asm volatile
 80087ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087be:	f383 8811 	msr	BASEPRI, r3
 80087c2:	f3bf 8f6f 	isb	sy
 80087c6:	f3bf 8f4f 	dsb	sy
 80087ca:	607b      	str	r3, [r7, #4]
}
 80087cc:	bf00      	nop
 80087ce:	bf00      	nop
 80087d0:	e7fd      	b.n	80087ce <vTaskSwitchContext+0x5a>
 80087d2:	697a      	ldr	r2, [r7, #20]
 80087d4:	4613      	mov	r3, r2
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	4413      	add	r3, r2
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	4a14      	ldr	r2, [pc, #80]	@ (8008830 <vTaskSwitchContext+0xbc>)
 80087de:	4413      	add	r3, r2
 80087e0:	613b      	str	r3, [r7, #16]
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	685a      	ldr	r2, [r3, #4]
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	605a      	str	r2, [r3, #4]
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	685a      	ldr	r2, [r3, #4]
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	3308      	adds	r3, #8
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d104      	bne.n	8008802 <vTaskSwitchContext+0x8e>
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	685a      	ldr	r2, [r3, #4]
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	605a      	str	r2, [r3, #4]
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	4a0a      	ldr	r2, [pc, #40]	@ (8008834 <vTaskSwitchContext+0xc0>)
 800880a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800880c:	4b09      	ldr	r3, [pc, #36]	@ (8008834 <vTaskSwitchContext+0xc0>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	334c      	adds	r3, #76	@ 0x4c
 8008812:	4a09      	ldr	r2, [pc, #36]	@ (8008838 <vTaskSwitchContext+0xc4>)
 8008814:	6013      	str	r3, [r2, #0]
}
 8008816:	bf00      	nop
 8008818:	371c      	adds	r7, #28
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr
 8008822:	bf00      	nop
 8008824:	20000b78 	.word	0x20000b78
 8008828:	20000b64 	.word	0x20000b64
 800882c:	20000b58 	.word	0x20000b58
 8008830:	20000a54 	.word	0x20000a54
 8008834:	20000a50 	.word	0x20000a50
 8008838:	2000001c 	.word	0x2000001c

0800883c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b084      	sub	sp, #16
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d10b      	bne.n	8008864 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800884c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008850:	f383 8811 	msr	BASEPRI, r3
 8008854:	f3bf 8f6f 	isb	sy
 8008858:	f3bf 8f4f 	dsb	sy
 800885c:	60fb      	str	r3, [r7, #12]
}
 800885e:	bf00      	nop
 8008860:	bf00      	nop
 8008862:	e7fd      	b.n	8008860 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008864:	4b07      	ldr	r3, [pc, #28]	@ (8008884 <vTaskPlaceOnEventList+0x48>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	3318      	adds	r3, #24
 800886a:	4619      	mov	r1, r3
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f7ff f82b 	bl	80078c8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008872:	2101      	movs	r1, #1
 8008874:	6838      	ldr	r0, [r7, #0]
 8008876:	f000 fa73 	bl	8008d60 <prvAddCurrentTaskToDelayedList>
}
 800887a:	bf00      	nop
 800887c:	3710      	adds	r7, #16
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}
 8008882:	bf00      	nop
 8008884:	20000a50 	.word	0x20000a50

08008888 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b086      	sub	sp, #24
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	68db      	ldr	r3, [r3, #12]
 8008894:	68db      	ldr	r3, [r3, #12]
 8008896:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d10b      	bne.n	80088b6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800889e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088a2:	f383 8811 	msr	BASEPRI, r3
 80088a6:	f3bf 8f6f 	isb	sy
 80088aa:	f3bf 8f4f 	dsb	sy
 80088ae:	60fb      	str	r3, [r7, #12]
}
 80088b0:	bf00      	nop
 80088b2:	bf00      	nop
 80088b4:	e7fd      	b.n	80088b2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	3318      	adds	r3, #24
 80088ba:	4618      	mov	r0, r3
 80088bc:	f7ff f83d 	bl	800793a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088c0:	4b1d      	ldr	r3, [pc, #116]	@ (8008938 <xTaskRemoveFromEventList+0xb0>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d11c      	bne.n	8008902 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	3304      	adds	r3, #4
 80088cc:	4618      	mov	r0, r3
 80088ce:	f7ff f834 	bl	800793a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d6:	2201      	movs	r2, #1
 80088d8:	409a      	lsls	r2, r3
 80088da:	4b18      	ldr	r3, [pc, #96]	@ (800893c <xTaskRemoveFromEventList+0xb4>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4313      	orrs	r3, r2
 80088e0:	4a16      	ldr	r2, [pc, #88]	@ (800893c <xTaskRemoveFromEventList+0xb4>)
 80088e2:	6013      	str	r3, [r2, #0]
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088e8:	4613      	mov	r3, r2
 80088ea:	009b      	lsls	r3, r3, #2
 80088ec:	4413      	add	r3, r2
 80088ee:	009b      	lsls	r3, r3, #2
 80088f0:	4a13      	ldr	r2, [pc, #76]	@ (8008940 <xTaskRemoveFromEventList+0xb8>)
 80088f2:	441a      	add	r2, r3
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	3304      	adds	r3, #4
 80088f8:	4619      	mov	r1, r3
 80088fa:	4610      	mov	r0, r2
 80088fc:	f7fe ffc0 	bl	8007880 <vListInsertEnd>
 8008900:	e005      	b.n	800890e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	3318      	adds	r3, #24
 8008906:	4619      	mov	r1, r3
 8008908:	480e      	ldr	r0, [pc, #56]	@ (8008944 <xTaskRemoveFromEventList+0xbc>)
 800890a:	f7fe ffb9 	bl	8007880 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008912:	4b0d      	ldr	r3, [pc, #52]	@ (8008948 <xTaskRemoveFromEventList+0xc0>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008918:	429a      	cmp	r2, r3
 800891a:	d905      	bls.n	8008928 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800891c:	2301      	movs	r3, #1
 800891e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008920:	4b0a      	ldr	r3, [pc, #40]	@ (800894c <xTaskRemoveFromEventList+0xc4>)
 8008922:	2201      	movs	r2, #1
 8008924:	601a      	str	r2, [r3, #0]
 8008926:	e001      	b.n	800892c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008928:	2300      	movs	r3, #0
 800892a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800892c:	697b      	ldr	r3, [r7, #20]
}
 800892e:	4618      	mov	r0, r3
 8008930:	3718      	adds	r7, #24
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
 8008936:	bf00      	nop
 8008938:	20000b78 	.word	0x20000b78
 800893c:	20000b58 	.word	0x20000b58
 8008940:	20000a54 	.word	0x20000a54
 8008944:	20000b10 	.word	0x20000b10
 8008948:	20000a50 	.word	0x20000a50
 800894c:	20000b64 	.word	0x20000b64

08008950 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008950:	b480      	push	{r7}
 8008952:	b083      	sub	sp, #12
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008958:	4b06      	ldr	r3, [pc, #24]	@ (8008974 <vTaskInternalSetTimeOutState+0x24>)
 800895a:	681a      	ldr	r2, [r3, #0]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008960:	4b05      	ldr	r3, [pc, #20]	@ (8008978 <vTaskInternalSetTimeOutState+0x28>)
 8008962:	681a      	ldr	r2, [r3, #0]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	605a      	str	r2, [r3, #4]
}
 8008968:	bf00      	nop
 800896a:	370c      	adds	r7, #12
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr
 8008974:	20000b68 	.word	0x20000b68
 8008978:	20000b54 	.word	0x20000b54

0800897c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b088      	sub	sp, #32
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d10b      	bne.n	80089a4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800898c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008990:	f383 8811 	msr	BASEPRI, r3
 8008994:	f3bf 8f6f 	isb	sy
 8008998:	f3bf 8f4f 	dsb	sy
 800899c:	613b      	str	r3, [r7, #16]
}
 800899e:	bf00      	nop
 80089a0:	bf00      	nop
 80089a2:	e7fd      	b.n	80089a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d10b      	bne.n	80089c2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80089aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ae:	f383 8811 	msr	BASEPRI, r3
 80089b2:	f3bf 8f6f 	isb	sy
 80089b6:	f3bf 8f4f 	dsb	sy
 80089ba:	60fb      	str	r3, [r7, #12]
}
 80089bc:	bf00      	nop
 80089be:	bf00      	nop
 80089c0:	e7fd      	b.n	80089be <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80089c2:	f000 fb61 	bl	8009088 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80089c6:	4b1d      	ldr	r3, [pc, #116]	@ (8008a3c <xTaskCheckForTimeOut+0xc0>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	69ba      	ldr	r2, [r7, #24]
 80089d2:	1ad3      	subs	r3, r2, r3
 80089d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089de:	d102      	bne.n	80089e6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80089e0:	2300      	movs	r3, #0
 80089e2:	61fb      	str	r3, [r7, #28]
 80089e4:	e023      	b.n	8008a2e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681a      	ldr	r2, [r3, #0]
 80089ea:	4b15      	ldr	r3, [pc, #84]	@ (8008a40 <xTaskCheckForTimeOut+0xc4>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	429a      	cmp	r2, r3
 80089f0:	d007      	beq.n	8008a02 <xTaskCheckForTimeOut+0x86>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	685b      	ldr	r3, [r3, #4]
 80089f6:	69ba      	ldr	r2, [r7, #24]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d302      	bcc.n	8008a02 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80089fc:	2301      	movs	r3, #1
 80089fe:	61fb      	str	r3, [r7, #28]
 8008a00:	e015      	b.n	8008a2e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	697a      	ldr	r2, [r7, #20]
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d20b      	bcs.n	8008a24 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	1ad2      	subs	r2, r2, r3
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f7ff ff99 	bl	8008950 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	61fb      	str	r3, [r7, #28]
 8008a22:	e004      	b.n	8008a2e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	2200      	movs	r2, #0
 8008a28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008a2e:	f000 fb5d 	bl	80090ec <vPortExitCritical>

	return xReturn;
 8008a32:	69fb      	ldr	r3, [r7, #28]
}
 8008a34:	4618      	mov	r0, r3
 8008a36:	3720      	adds	r7, #32
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd80      	pop	{r7, pc}
 8008a3c:	20000b54 	.word	0x20000b54
 8008a40:	20000b68 	.word	0x20000b68

08008a44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008a44:	b480      	push	{r7}
 8008a46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008a48:	4b03      	ldr	r3, [pc, #12]	@ (8008a58 <vTaskMissedYield+0x14>)
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	601a      	str	r2, [r3, #0]
}
 8008a4e:	bf00      	nop
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr
 8008a58:	20000b64 	.word	0x20000b64

08008a5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b082      	sub	sp, #8
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008a64:	f000 f852 	bl	8008b0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008a68:	4b06      	ldr	r3, [pc, #24]	@ (8008a84 <prvIdleTask+0x28>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d9f9      	bls.n	8008a64 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008a70:	4b05      	ldr	r3, [pc, #20]	@ (8008a88 <prvIdleTask+0x2c>)
 8008a72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a76:	601a      	str	r2, [r3, #0]
 8008a78:	f3bf 8f4f 	dsb	sy
 8008a7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008a80:	e7f0      	b.n	8008a64 <prvIdleTask+0x8>
 8008a82:	bf00      	nop
 8008a84:	20000a54 	.word	0x20000a54
 8008a88:	e000ed04 	.word	0xe000ed04

08008a8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b082      	sub	sp, #8
 8008a90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a92:	2300      	movs	r3, #0
 8008a94:	607b      	str	r3, [r7, #4]
 8008a96:	e00c      	b.n	8008ab2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008a98:	687a      	ldr	r2, [r7, #4]
 8008a9a:	4613      	mov	r3, r2
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	4413      	add	r3, r2
 8008aa0:	009b      	lsls	r3, r3, #2
 8008aa2:	4a12      	ldr	r2, [pc, #72]	@ (8008aec <prvInitialiseTaskLists+0x60>)
 8008aa4:	4413      	add	r3, r2
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f7fe febd 	bl	8007826 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	3301      	adds	r3, #1
 8008ab0:	607b      	str	r3, [r7, #4]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2b06      	cmp	r3, #6
 8008ab6:	d9ef      	bls.n	8008a98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008ab8:	480d      	ldr	r0, [pc, #52]	@ (8008af0 <prvInitialiseTaskLists+0x64>)
 8008aba:	f7fe feb4 	bl	8007826 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008abe:	480d      	ldr	r0, [pc, #52]	@ (8008af4 <prvInitialiseTaskLists+0x68>)
 8008ac0:	f7fe feb1 	bl	8007826 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008ac4:	480c      	ldr	r0, [pc, #48]	@ (8008af8 <prvInitialiseTaskLists+0x6c>)
 8008ac6:	f7fe feae 	bl	8007826 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008aca:	480c      	ldr	r0, [pc, #48]	@ (8008afc <prvInitialiseTaskLists+0x70>)
 8008acc:	f7fe feab 	bl	8007826 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008ad0:	480b      	ldr	r0, [pc, #44]	@ (8008b00 <prvInitialiseTaskLists+0x74>)
 8008ad2:	f7fe fea8 	bl	8007826 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8008b04 <prvInitialiseTaskLists+0x78>)
 8008ad8:	4a05      	ldr	r2, [pc, #20]	@ (8008af0 <prvInitialiseTaskLists+0x64>)
 8008ada:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008adc:	4b0a      	ldr	r3, [pc, #40]	@ (8008b08 <prvInitialiseTaskLists+0x7c>)
 8008ade:	4a05      	ldr	r2, [pc, #20]	@ (8008af4 <prvInitialiseTaskLists+0x68>)
 8008ae0:	601a      	str	r2, [r3, #0]
}
 8008ae2:	bf00      	nop
 8008ae4:	3708      	adds	r7, #8
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	bf00      	nop
 8008aec:	20000a54 	.word	0x20000a54
 8008af0:	20000ae0 	.word	0x20000ae0
 8008af4:	20000af4 	.word	0x20000af4
 8008af8:	20000b10 	.word	0x20000b10
 8008afc:	20000b24 	.word	0x20000b24
 8008b00:	20000b3c 	.word	0x20000b3c
 8008b04:	20000b08 	.word	0x20000b08
 8008b08:	20000b0c 	.word	0x20000b0c

08008b0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b082      	sub	sp, #8
 8008b10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b12:	e019      	b.n	8008b48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008b14:	f000 fab8 	bl	8009088 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b18:	4b10      	ldr	r3, [pc, #64]	@ (8008b5c <prvCheckTasksWaitingTermination+0x50>)
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	68db      	ldr	r3, [r3, #12]
 8008b1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	3304      	adds	r3, #4
 8008b24:	4618      	mov	r0, r3
 8008b26:	f7fe ff08 	bl	800793a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008b60 <prvCheckTasksWaitingTermination+0x54>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	3b01      	subs	r3, #1
 8008b30:	4a0b      	ldr	r2, [pc, #44]	@ (8008b60 <prvCheckTasksWaitingTermination+0x54>)
 8008b32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008b34:	4b0b      	ldr	r3, [pc, #44]	@ (8008b64 <prvCheckTasksWaitingTermination+0x58>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	3b01      	subs	r3, #1
 8008b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8008b64 <prvCheckTasksWaitingTermination+0x58>)
 8008b3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008b3e:	f000 fad5 	bl	80090ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 f810 	bl	8008b68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b48:	4b06      	ldr	r3, [pc, #24]	@ (8008b64 <prvCheckTasksWaitingTermination+0x58>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d1e1      	bne.n	8008b14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008b50:	bf00      	nop
 8008b52:	bf00      	nop
 8008b54:	3708      	adds	r7, #8
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}
 8008b5a:	bf00      	nop
 8008b5c:	20000b24 	.word	0x20000b24
 8008b60:	20000b50 	.word	0x20000b50
 8008b64:	20000b38 	.word	0x20000b38

08008b68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b084      	sub	sp, #16
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	334c      	adds	r3, #76	@ 0x4c
 8008b74:	4618      	mov	r0, r3
 8008b76:	f000 ff85 	bl	8009a84 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d108      	bne.n	8008b96 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f000 fc6d 	bl	8009468 <vPortFree>
				vPortFree( pxTCB );
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f000 fc6a 	bl	8009468 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008b94:	e019      	b.n	8008bca <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d103      	bne.n	8008ba8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f000 fc61 	bl	8009468 <vPortFree>
	}
 8008ba6:	e010      	b.n	8008bca <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008bae:	2b02      	cmp	r3, #2
 8008bb0:	d00b      	beq.n	8008bca <prvDeleteTCB+0x62>
	__asm volatile
 8008bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb6:	f383 8811 	msr	BASEPRI, r3
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	60fb      	str	r3, [r7, #12]
}
 8008bc4:	bf00      	nop
 8008bc6:	bf00      	nop
 8008bc8:	e7fd      	b.n	8008bc6 <prvDeleteTCB+0x5e>
	}
 8008bca:	bf00      	nop
 8008bcc:	3710      	adds	r7, #16
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}
	...

08008bd4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b083      	sub	sp, #12
 8008bd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008bda:	4b0c      	ldr	r3, [pc, #48]	@ (8008c0c <prvResetNextTaskUnblockTime+0x38>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d104      	bne.n	8008bee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008be4:	4b0a      	ldr	r3, [pc, #40]	@ (8008c10 <prvResetNextTaskUnblockTime+0x3c>)
 8008be6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008bec:	e008      	b.n	8008c00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bee:	4b07      	ldr	r3, [pc, #28]	@ (8008c0c <prvResetNextTaskUnblockTime+0x38>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	68db      	ldr	r3, [r3, #12]
 8008bf4:	68db      	ldr	r3, [r3, #12]
 8008bf6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	685b      	ldr	r3, [r3, #4]
 8008bfc:	4a04      	ldr	r2, [pc, #16]	@ (8008c10 <prvResetNextTaskUnblockTime+0x3c>)
 8008bfe:	6013      	str	r3, [r2, #0]
}
 8008c00:	bf00      	nop
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr
 8008c0c:	20000b08 	.word	0x20000b08
 8008c10:	20000b70 	.word	0x20000b70

08008c14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008c14:	b480      	push	{r7}
 8008c16:	b083      	sub	sp, #12
 8008c18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8008c48 <xTaskGetSchedulerState+0x34>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d102      	bne.n	8008c28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008c22:	2301      	movs	r3, #1
 8008c24:	607b      	str	r3, [r7, #4]
 8008c26:	e008      	b.n	8008c3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c28:	4b08      	ldr	r3, [pc, #32]	@ (8008c4c <xTaskGetSchedulerState+0x38>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d102      	bne.n	8008c36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008c30:	2302      	movs	r3, #2
 8008c32:	607b      	str	r3, [r7, #4]
 8008c34:	e001      	b.n	8008c3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008c36:	2300      	movs	r3, #0
 8008c38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008c3a:	687b      	ldr	r3, [r7, #4]
	}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	370c      	adds	r7, #12
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr
 8008c48:	20000b5c 	.word	0x20000b5c
 8008c4c:	20000b78 	.word	0x20000b78

08008c50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b086      	sub	sp, #24
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d070      	beq.n	8008d48 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008c66:	4b3b      	ldr	r3, [pc, #236]	@ (8008d54 <xTaskPriorityDisinherit+0x104>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	693a      	ldr	r2, [r7, #16]
 8008c6c:	429a      	cmp	r2, r3
 8008c6e:	d00b      	beq.n	8008c88 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c74:	f383 8811 	msr	BASEPRI, r3
 8008c78:	f3bf 8f6f 	isb	sy
 8008c7c:	f3bf 8f4f 	dsb	sy
 8008c80:	60fb      	str	r3, [r7, #12]
}
 8008c82:	bf00      	nop
 8008c84:	bf00      	nop
 8008c86:	e7fd      	b.n	8008c84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008c88:	693b      	ldr	r3, [r7, #16]
 8008c8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d10b      	bne.n	8008ca8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c94:	f383 8811 	msr	BASEPRI, r3
 8008c98:	f3bf 8f6f 	isb	sy
 8008c9c:	f3bf 8f4f 	dsb	sy
 8008ca0:	60bb      	str	r3, [r7, #8]
}
 8008ca2:	bf00      	nop
 8008ca4:	bf00      	nop
 8008ca6:	e7fd      	b.n	8008ca4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008cac:	1e5a      	subs	r2, r3, #1
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	d044      	beq.n	8008d48 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d140      	bne.n	8008d48 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008cc6:	693b      	ldr	r3, [r7, #16]
 8008cc8:	3304      	adds	r3, #4
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f7fe fe35 	bl	800793a <uxListRemove>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d115      	bne.n	8008d02 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cda:	491f      	ldr	r1, [pc, #124]	@ (8008d58 <xTaskPriorityDisinherit+0x108>)
 8008cdc:	4613      	mov	r3, r2
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	4413      	add	r3, r2
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	440b      	add	r3, r1
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d10a      	bne.n	8008d02 <xTaskPriorityDisinherit+0xb2>
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8008cf6:	43da      	mvns	r2, r3
 8008cf8:	4b18      	ldr	r3, [pc, #96]	@ (8008d5c <xTaskPriorityDisinherit+0x10c>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4013      	ands	r3, r2
 8008cfe:	4a17      	ldr	r2, [pc, #92]	@ (8008d5c <xTaskPriorityDisinherit+0x10c>)
 8008d00:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d0e:	f1c3 0207 	rsb	r2, r3, #7
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	409a      	lsls	r2, r3
 8008d1e:	4b0f      	ldr	r3, [pc, #60]	@ (8008d5c <xTaskPriorityDisinherit+0x10c>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4313      	orrs	r3, r2
 8008d24:	4a0d      	ldr	r2, [pc, #52]	@ (8008d5c <xTaskPriorityDisinherit+0x10c>)
 8008d26:	6013      	str	r3, [r2, #0]
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d2c:	4613      	mov	r3, r2
 8008d2e:	009b      	lsls	r3, r3, #2
 8008d30:	4413      	add	r3, r2
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	4a08      	ldr	r2, [pc, #32]	@ (8008d58 <xTaskPriorityDisinherit+0x108>)
 8008d36:	441a      	add	r2, r3
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	3304      	adds	r3, #4
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	4610      	mov	r0, r2
 8008d40:	f7fe fd9e 	bl	8007880 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008d44:	2301      	movs	r3, #1
 8008d46:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008d48:	697b      	ldr	r3, [r7, #20]
	}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3718      	adds	r7, #24
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}
 8008d52:	bf00      	nop
 8008d54:	20000a50 	.word	0x20000a50
 8008d58:	20000a54 	.word	0x20000a54
 8008d5c:	20000b58 	.word	0x20000b58

08008d60 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b084      	sub	sp, #16
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
 8008d68:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008d6a:	4b29      	ldr	r3, [pc, #164]	@ (8008e10 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d70:	4b28      	ldr	r3, [pc, #160]	@ (8008e14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	3304      	adds	r3, #4
 8008d76:	4618      	mov	r0, r3
 8008d78:	f7fe fddf 	bl	800793a <uxListRemove>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d10b      	bne.n	8008d9a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008d82:	4b24      	ldr	r3, [pc, #144]	@ (8008e14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d88:	2201      	movs	r2, #1
 8008d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d8e:	43da      	mvns	r2, r3
 8008d90:	4b21      	ldr	r3, [pc, #132]	@ (8008e18 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4013      	ands	r3, r2
 8008d96:	4a20      	ldr	r2, [pc, #128]	@ (8008e18 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008d98:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008da0:	d10a      	bne.n	8008db8 <prvAddCurrentTaskToDelayedList+0x58>
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d007      	beq.n	8008db8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008da8:	4b1a      	ldr	r3, [pc, #104]	@ (8008e14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	3304      	adds	r3, #4
 8008dae:	4619      	mov	r1, r3
 8008db0:	481a      	ldr	r0, [pc, #104]	@ (8008e1c <prvAddCurrentTaskToDelayedList+0xbc>)
 8008db2:	f7fe fd65 	bl	8007880 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008db6:	e026      	b.n	8008e06 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008db8:	68fa      	ldr	r2, [r7, #12]
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008dc0:	4b14      	ldr	r3, [pc, #80]	@ (8008e14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	68ba      	ldr	r2, [r7, #8]
 8008dc6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008dc8:	68ba      	ldr	r2, [r7, #8]
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	429a      	cmp	r2, r3
 8008dce:	d209      	bcs.n	8008de4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008dd0:	4b13      	ldr	r3, [pc, #76]	@ (8008e20 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008dd2:	681a      	ldr	r2, [r3, #0]
 8008dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8008e14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	3304      	adds	r3, #4
 8008dda:	4619      	mov	r1, r3
 8008ddc:	4610      	mov	r0, r2
 8008dde:	f7fe fd73 	bl	80078c8 <vListInsert>
}
 8008de2:	e010      	b.n	8008e06 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008de4:	4b0f      	ldr	r3, [pc, #60]	@ (8008e24 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008de6:	681a      	ldr	r2, [r3, #0]
 8008de8:	4b0a      	ldr	r3, [pc, #40]	@ (8008e14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	3304      	adds	r3, #4
 8008dee:	4619      	mov	r1, r3
 8008df0:	4610      	mov	r0, r2
 8008df2:	f7fe fd69 	bl	80078c8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008df6:	4b0c      	ldr	r3, [pc, #48]	@ (8008e28 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	68ba      	ldr	r2, [r7, #8]
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d202      	bcs.n	8008e06 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008e00:	4a09      	ldr	r2, [pc, #36]	@ (8008e28 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	6013      	str	r3, [r2, #0]
}
 8008e06:	bf00      	nop
 8008e08:	3710      	adds	r7, #16
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}
 8008e0e:	bf00      	nop
 8008e10:	20000b54 	.word	0x20000b54
 8008e14:	20000a50 	.word	0x20000a50
 8008e18:	20000b58 	.word	0x20000b58
 8008e1c:	20000b3c 	.word	0x20000b3c
 8008e20:	20000b0c 	.word	0x20000b0c
 8008e24:	20000b08 	.word	0x20000b08
 8008e28:	20000b70 	.word	0x20000b70

08008e2c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b085      	sub	sp, #20
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	3b04      	subs	r3, #4
 8008e3c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008e44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	3b04      	subs	r3, #4
 8008e4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	f023 0201 	bic.w	r2, r3, #1
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	3b04      	subs	r3, #4
 8008e5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8008e90 <pxPortInitialiseStack+0x64>)
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	3b14      	subs	r3, #20
 8008e66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008e68:	687a      	ldr	r2, [r7, #4]
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	3b04      	subs	r3, #4
 8008e72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f06f 0202 	mvn.w	r2, #2
 8008e7a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	3b20      	subs	r3, #32
 8008e80:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008e82:	68fb      	ldr	r3, [r7, #12]
}
 8008e84:	4618      	mov	r0, r3
 8008e86:	3714      	adds	r7, #20
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8e:	4770      	bx	lr
 8008e90:	08008e95 	.word	0x08008e95

08008e94 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008e94:	b480      	push	{r7}
 8008e96:	b085      	sub	sp, #20
 8008e98:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008e9e:	4b13      	ldr	r3, [pc, #76]	@ (8008eec <prvTaskExitError+0x58>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea6:	d00b      	beq.n	8008ec0 <prvTaskExitError+0x2c>
	__asm volatile
 8008ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eac:	f383 8811 	msr	BASEPRI, r3
 8008eb0:	f3bf 8f6f 	isb	sy
 8008eb4:	f3bf 8f4f 	dsb	sy
 8008eb8:	60fb      	str	r3, [r7, #12]
}
 8008eba:	bf00      	nop
 8008ebc:	bf00      	nop
 8008ebe:	e7fd      	b.n	8008ebc <prvTaskExitError+0x28>
	__asm volatile
 8008ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec4:	f383 8811 	msr	BASEPRI, r3
 8008ec8:	f3bf 8f6f 	isb	sy
 8008ecc:	f3bf 8f4f 	dsb	sy
 8008ed0:	60bb      	str	r3, [r7, #8]
}
 8008ed2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008ed4:	bf00      	nop
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d0fc      	beq.n	8008ed6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008edc:	bf00      	nop
 8008ede:	bf00      	nop
 8008ee0:	3714      	adds	r7, #20
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee8:	4770      	bx	lr
 8008eea:	bf00      	nop
 8008eec:	2000000c 	.word	0x2000000c

08008ef0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008ef0:	4b07      	ldr	r3, [pc, #28]	@ (8008f10 <pxCurrentTCBConst2>)
 8008ef2:	6819      	ldr	r1, [r3, #0]
 8008ef4:	6808      	ldr	r0, [r1, #0]
 8008ef6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008efa:	f380 8809 	msr	PSP, r0
 8008efe:	f3bf 8f6f 	isb	sy
 8008f02:	f04f 0000 	mov.w	r0, #0
 8008f06:	f380 8811 	msr	BASEPRI, r0
 8008f0a:	4770      	bx	lr
 8008f0c:	f3af 8000 	nop.w

08008f10 <pxCurrentTCBConst2>:
 8008f10:	20000a50 	.word	0x20000a50
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008f14:	bf00      	nop
 8008f16:	bf00      	nop

08008f18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008f18:	4808      	ldr	r0, [pc, #32]	@ (8008f3c <prvPortStartFirstTask+0x24>)
 8008f1a:	6800      	ldr	r0, [r0, #0]
 8008f1c:	6800      	ldr	r0, [r0, #0]
 8008f1e:	f380 8808 	msr	MSP, r0
 8008f22:	f04f 0000 	mov.w	r0, #0
 8008f26:	f380 8814 	msr	CONTROL, r0
 8008f2a:	b662      	cpsie	i
 8008f2c:	b661      	cpsie	f
 8008f2e:	f3bf 8f4f 	dsb	sy
 8008f32:	f3bf 8f6f 	isb	sy
 8008f36:	df00      	svc	0
 8008f38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008f3a:	bf00      	nop
 8008f3c:	e000ed08 	.word	0xe000ed08

08008f40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b086      	sub	sp, #24
 8008f44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008f46:	4b47      	ldr	r3, [pc, #284]	@ (8009064 <xPortStartScheduler+0x124>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4a47      	ldr	r2, [pc, #284]	@ (8009068 <xPortStartScheduler+0x128>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d10b      	bne.n	8008f68 <xPortStartScheduler+0x28>
	__asm volatile
 8008f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f54:	f383 8811 	msr	BASEPRI, r3
 8008f58:	f3bf 8f6f 	isb	sy
 8008f5c:	f3bf 8f4f 	dsb	sy
 8008f60:	60fb      	str	r3, [r7, #12]
}
 8008f62:	bf00      	nop
 8008f64:	bf00      	nop
 8008f66:	e7fd      	b.n	8008f64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008f68:	4b3e      	ldr	r3, [pc, #248]	@ (8009064 <xPortStartScheduler+0x124>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4a3f      	ldr	r2, [pc, #252]	@ (800906c <xPortStartScheduler+0x12c>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d10b      	bne.n	8008f8a <xPortStartScheduler+0x4a>
	__asm volatile
 8008f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f76:	f383 8811 	msr	BASEPRI, r3
 8008f7a:	f3bf 8f6f 	isb	sy
 8008f7e:	f3bf 8f4f 	dsb	sy
 8008f82:	613b      	str	r3, [r7, #16]
}
 8008f84:	bf00      	nop
 8008f86:	bf00      	nop
 8008f88:	e7fd      	b.n	8008f86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008f8a:	4b39      	ldr	r3, [pc, #228]	@ (8009070 <xPortStartScheduler+0x130>)
 8008f8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	22ff      	movs	r2, #255	@ 0xff
 8008f9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	781b      	ldrb	r3, [r3, #0]
 8008fa0:	b2db      	uxtb	r3, r3
 8008fa2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008fa4:	78fb      	ldrb	r3, [r7, #3]
 8008fa6:	b2db      	uxtb	r3, r3
 8008fa8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008fac:	b2da      	uxtb	r2, r3
 8008fae:	4b31      	ldr	r3, [pc, #196]	@ (8009074 <xPortStartScheduler+0x134>)
 8008fb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008fb2:	4b31      	ldr	r3, [pc, #196]	@ (8009078 <xPortStartScheduler+0x138>)
 8008fb4:	2207      	movs	r2, #7
 8008fb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008fb8:	e009      	b.n	8008fce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008fba:	4b2f      	ldr	r3, [pc, #188]	@ (8009078 <xPortStartScheduler+0x138>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	3b01      	subs	r3, #1
 8008fc0:	4a2d      	ldr	r2, [pc, #180]	@ (8009078 <xPortStartScheduler+0x138>)
 8008fc2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008fc4:	78fb      	ldrb	r3, [r7, #3]
 8008fc6:	b2db      	uxtb	r3, r3
 8008fc8:	005b      	lsls	r3, r3, #1
 8008fca:	b2db      	uxtb	r3, r3
 8008fcc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008fce:	78fb      	ldrb	r3, [r7, #3]
 8008fd0:	b2db      	uxtb	r3, r3
 8008fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fd6:	2b80      	cmp	r3, #128	@ 0x80
 8008fd8:	d0ef      	beq.n	8008fba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008fda:	4b27      	ldr	r3, [pc, #156]	@ (8009078 <xPortStartScheduler+0x138>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f1c3 0307 	rsb	r3, r3, #7
 8008fe2:	2b04      	cmp	r3, #4
 8008fe4:	d00b      	beq.n	8008ffe <xPortStartScheduler+0xbe>
	__asm volatile
 8008fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fea:	f383 8811 	msr	BASEPRI, r3
 8008fee:	f3bf 8f6f 	isb	sy
 8008ff2:	f3bf 8f4f 	dsb	sy
 8008ff6:	60bb      	str	r3, [r7, #8]
}
 8008ff8:	bf00      	nop
 8008ffa:	bf00      	nop
 8008ffc:	e7fd      	b.n	8008ffa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8009078 <xPortStartScheduler+0x138>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	021b      	lsls	r3, r3, #8
 8009004:	4a1c      	ldr	r2, [pc, #112]	@ (8009078 <xPortStartScheduler+0x138>)
 8009006:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009008:	4b1b      	ldr	r3, [pc, #108]	@ (8009078 <xPortStartScheduler+0x138>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009010:	4a19      	ldr	r2, [pc, #100]	@ (8009078 <xPortStartScheduler+0x138>)
 8009012:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	b2da      	uxtb	r2, r3
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800901c:	4b17      	ldr	r3, [pc, #92]	@ (800907c <xPortStartScheduler+0x13c>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	4a16      	ldr	r2, [pc, #88]	@ (800907c <xPortStartScheduler+0x13c>)
 8009022:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009026:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009028:	4b14      	ldr	r3, [pc, #80]	@ (800907c <xPortStartScheduler+0x13c>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a13      	ldr	r2, [pc, #76]	@ (800907c <xPortStartScheduler+0x13c>)
 800902e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009032:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009034:	f000 f8da 	bl	80091ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009038:	4b11      	ldr	r3, [pc, #68]	@ (8009080 <xPortStartScheduler+0x140>)
 800903a:	2200      	movs	r2, #0
 800903c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800903e:	f000 f8f9 	bl	8009234 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009042:	4b10      	ldr	r3, [pc, #64]	@ (8009084 <xPortStartScheduler+0x144>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a0f      	ldr	r2, [pc, #60]	@ (8009084 <xPortStartScheduler+0x144>)
 8009048:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800904c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800904e:	f7ff ff63 	bl	8008f18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009052:	f7ff fb8f 	bl	8008774 <vTaskSwitchContext>
	prvTaskExitError();
 8009056:	f7ff ff1d 	bl	8008e94 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800905a:	2300      	movs	r3, #0
}
 800905c:	4618      	mov	r0, r3
 800905e:	3718      	adds	r7, #24
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}
 8009064:	e000ed00 	.word	0xe000ed00
 8009068:	410fc271 	.word	0x410fc271
 800906c:	410fc270 	.word	0x410fc270
 8009070:	e000e400 	.word	0xe000e400
 8009074:	20000b7c 	.word	0x20000b7c
 8009078:	20000b80 	.word	0x20000b80
 800907c:	e000ed20 	.word	0xe000ed20
 8009080:	2000000c 	.word	0x2000000c
 8009084:	e000ef34 	.word	0xe000ef34

08009088 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009088:	b480      	push	{r7}
 800908a:	b083      	sub	sp, #12
 800908c:	af00      	add	r7, sp, #0
	__asm volatile
 800908e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009092:	f383 8811 	msr	BASEPRI, r3
 8009096:	f3bf 8f6f 	isb	sy
 800909a:	f3bf 8f4f 	dsb	sy
 800909e:	607b      	str	r3, [r7, #4]
}
 80090a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80090a2:	4b10      	ldr	r3, [pc, #64]	@ (80090e4 <vPortEnterCritical+0x5c>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	3301      	adds	r3, #1
 80090a8:	4a0e      	ldr	r2, [pc, #56]	@ (80090e4 <vPortEnterCritical+0x5c>)
 80090aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80090ac:	4b0d      	ldr	r3, [pc, #52]	@ (80090e4 <vPortEnterCritical+0x5c>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d110      	bne.n	80090d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80090b4:	4b0c      	ldr	r3, [pc, #48]	@ (80090e8 <vPortEnterCritical+0x60>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	b2db      	uxtb	r3, r3
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d00b      	beq.n	80090d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80090be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c2:	f383 8811 	msr	BASEPRI, r3
 80090c6:	f3bf 8f6f 	isb	sy
 80090ca:	f3bf 8f4f 	dsb	sy
 80090ce:	603b      	str	r3, [r7, #0]
}
 80090d0:	bf00      	nop
 80090d2:	bf00      	nop
 80090d4:	e7fd      	b.n	80090d2 <vPortEnterCritical+0x4a>
	}
}
 80090d6:	bf00      	nop
 80090d8:	370c      	adds	r7, #12
 80090da:	46bd      	mov	sp, r7
 80090dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e0:	4770      	bx	lr
 80090e2:	bf00      	nop
 80090e4:	2000000c 	.word	0x2000000c
 80090e8:	e000ed04 	.word	0xe000ed04

080090ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80090ec:	b480      	push	{r7}
 80090ee:	b083      	sub	sp, #12
 80090f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80090f2:	4b12      	ldr	r3, [pc, #72]	@ (800913c <vPortExitCritical+0x50>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d10b      	bne.n	8009112 <vPortExitCritical+0x26>
	__asm volatile
 80090fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090fe:	f383 8811 	msr	BASEPRI, r3
 8009102:	f3bf 8f6f 	isb	sy
 8009106:	f3bf 8f4f 	dsb	sy
 800910a:	607b      	str	r3, [r7, #4]
}
 800910c:	bf00      	nop
 800910e:	bf00      	nop
 8009110:	e7fd      	b.n	800910e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009112:	4b0a      	ldr	r3, [pc, #40]	@ (800913c <vPortExitCritical+0x50>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	3b01      	subs	r3, #1
 8009118:	4a08      	ldr	r2, [pc, #32]	@ (800913c <vPortExitCritical+0x50>)
 800911a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800911c:	4b07      	ldr	r3, [pc, #28]	@ (800913c <vPortExitCritical+0x50>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d105      	bne.n	8009130 <vPortExitCritical+0x44>
 8009124:	2300      	movs	r3, #0
 8009126:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	f383 8811 	msr	BASEPRI, r3
}
 800912e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009130:	bf00      	nop
 8009132:	370c      	adds	r7, #12
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr
 800913c:	2000000c 	.word	0x2000000c

08009140 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009140:	f3ef 8009 	mrs	r0, PSP
 8009144:	f3bf 8f6f 	isb	sy
 8009148:	4b15      	ldr	r3, [pc, #84]	@ (80091a0 <pxCurrentTCBConst>)
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	f01e 0f10 	tst.w	lr, #16
 8009150:	bf08      	it	eq
 8009152:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009156:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800915a:	6010      	str	r0, [r2, #0]
 800915c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009160:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009164:	f380 8811 	msr	BASEPRI, r0
 8009168:	f3bf 8f4f 	dsb	sy
 800916c:	f3bf 8f6f 	isb	sy
 8009170:	f7ff fb00 	bl	8008774 <vTaskSwitchContext>
 8009174:	f04f 0000 	mov.w	r0, #0
 8009178:	f380 8811 	msr	BASEPRI, r0
 800917c:	bc09      	pop	{r0, r3}
 800917e:	6819      	ldr	r1, [r3, #0]
 8009180:	6808      	ldr	r0, [r1, #0]
 8009182:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009186:	f01e 0f10 	tst.w	lr, #16
 800918a:	bf08      	it	eq
 800918c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009190:	f380 8809 	msr	PSP, r0
 8009194:	f3bf 8f6f 	isb	sy
 8009198:	4770      	bx	lr
 800919a:	bf00      	nop
 800919c:	f3af 8000 	nop.w

080091a0 <pxCurrentTCBConst>:
 80091a0:	20000a50 	.word	0x20000a50
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80091a4:	bf00      	nop
 80091a6:	bf00      	nop

080091a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b082      	sub	sp, #8
 80091ac:	af00      	add	r7, sp, #0
	__asm volatile
 80091ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b2:	f383 8811 	msr	BASEPRI, r3
 80091b6:	f3bf 8f6f 	isb	sy
 80091ba:	f3bf 8f4f 	dsb	sy
 80091be:	607b      	str	r3, [r7, #4]
}
 80091c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80091c2:	f7ff fa1d 	bl	8008600 <xTaskIncrementTick>
 80091c6:	4603      	mov	r3, r0
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d003      	beq.n	80091d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80091cc:	4b06      	ldr	r3, [pc, #24]	@ (80091e8 <SysTick_Handler+0x40>)
 80091ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091d2:	601a      	str	r2, [r3, #0]
 80091d4:	2300      	movs	r3, #0
 80091d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	f383 8811 	msr	BASEPRI, r3
}
 80091de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80091e0:	bf00      	nop
 80091e2:	3708      	adds	r7, #8
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}
 80091e8:	e000ed04 	.word	0xe000ed04

080091ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80091ec:	b480      	push	{r7}
 80091ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80091f0:	4b0b      	ldr	r3, [pc, #44]	@ (8009220 <vPortSetupTimerInterrupt+0x34>)
 80091f2:	2200      	movs	r2, #0
 80091f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80091f6:	4b0b      	ldr	r3, [pc, #44]	@ (8009224 <vPortSetupTimerInterrupt+0x38>)
 80091f8:	2200      	movs	r2, #0
 80091fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80091fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009228 <vPortSetupTimerInterrupt+0x3c>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a0a      	ldr	r2, [pc, #40]	@ (800922c <vPortSetupTimerInterrupt+0x40>)
 8009202:	fba2 2303 	umull	r2, r3, r2, r3
 8009206:	099b      	lsrs	r3, r3, #6
 8009208:	4a09      	ldr	r2, [pc, #36]	@ (8009230 <vPortSetupTimerInterrupt+0x44>)
 800920a:	3b01      	subs	r3, #1
 800920c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800920e:	4b04      	ldr	r3, [pc, #16]	@ (8009220 <vPortSetupTimerInterrupt+0x34>)
 8009210:	2207      	movs	r2, #7
 8009212:	601a      	str	r2, [r3, #0]
}
 8009214:	bf00      	nop
 8009216:	46bd      	mov	sp, r7
 8009218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921c:	4770      	bx	lr
 800921e:	bf00      	nop
 8009220:	e000e010 	.word	0xe000e010
 8009224:	e000e018 	.word	0xe000e018
 8009228:	20000000 	.word	0x20000000
 800922c:	10624dd3 	.word	0x10624dd3
 8009230:	e000e014 	.word	0xe000e014

08009234 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009234:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009244 <vPortEnableVFP+0x10>
 8009238:	6801      	ldr	r1, [r0, #0]
 800923a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800923e:	6001      	str	r1, [r0, #0]
 8009240:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009242:	bf00      	nop
 8009244:	e000ed88 	.word	0xe000ed88

08009248 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009248:	b480      	push	{r7}
 800924a:	b085      	sub	sp, #20
 800924c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800924e:	f3ef 8305 	mrs	r3, IPSR
 8009252:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	2b0f      	cmp	r3, #15
 8009258:	d915      	bls.n	8009286 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800925a:	4a18      	ldr	r2, [pc, #96]	@ (80092bc <vPortValidateInterruptPriority+0x74>)
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	4413      	add	r3, r2
 8009260:	781b      	ldrb	r3, [r3, #0]
 8009262:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009264:	4b16      	ldr	r3, [pc, #88]	@ (80092c0 <vPortValidateInterruptPriority+0x78>)
 8009266:	781b      	ldrb	r3, [r3, #0]
 8009268:	7afa      	ldrb	r2, [r7, #11]
 800926a:	429a      	cmp	r2, r3
 800926c:	d20b      	bcs.n	8009286 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800926e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009272:	f383 8811 	msr	BASEPRI, r3
 8009276:	f3bf 8f6f 	isb	sy
 800927a:	f3bf 8f4f 	dsb	sy
 800927e:	607b      	str	r3, [r7, #4]
}
 8009280:	bf00      	nop
 8009282:	bf00      	nop
 8009284:	e7fd      	b.n	8009282 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009286:	4b0f      	ldr	r3, [pc, #60]	@ (80092c4 <vPortValidateInterruptPriority+0x7c>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800928e:	4b0e      	ldr	r3, [pc, #56]	@ (80092c8 <vPortValidateInterruptPriority+0x80>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	429a      	cmp	r2, r3
 8009294:	d90b      	bls.n	80092ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800929a:	f383 8811 	msr	BASEPRI, r3
 800929e:	f3bf 8f6f 	isb	sy
 80092a2:	f3bf 8f4f 	dsb	sy
 80092a6:	603b      	str	r3, [r7, #0]
}
 80092a8:	bf00      	nop
 80092aa:	bf00      	nop
 80092ac:	e7fd      	b.n	80092aa <vPortValidateInterruptPriority+0x62>
	}
 80092ae:	bf00      	nop
 80092b0:	3714      	adds	r7, #20
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr
 80092ba:	bf00      	nop
 80092bc:	e000e3f0 	.word	0xe000e3f0
 80092c0:	20000b7c 	.word	0x20000b7c
 80092c4:	e000ed0c 	.word	0xe000ed0c
 80092c8:	20000b80 	.word	0x20000b80

080092cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b08a      	sub	sp, #40	@ 0x28
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80092d4:	2300      	movs	r3, #0
 80092d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80092d8:	f7ff f8e6 	bl	80084a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80092dc:	4b5c      	ldr	r3, [pc, #368]	@ (8009450 <pvPortMalloc+0x184>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d101      	bne.n	80092e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80092e4:	f000 f924 	bl	8009530 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80092e8:	4b5a      	ldr	r3, [pc, #360]	@ (8009454 <pvPortMalloc+0x188>)
 80092ea:	681a      	ldr	r2, [r3, #0]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	4013      	ands	r3, r2
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	f040 8095 	bne.w	8009420 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d01e      	beq.n	800933a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80092fc:	2208      	movs	r2, #8
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	4413      	add	r3, r2
 8009302:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f003 0307 	and.w	r3, r3, #7
 800930a:	2b00      	cmp	r3, #0
 800930c:	d015      	beq.n	800933a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f023 0307 	bic.w	r3, r3, #7
 8009314:	3308      	adds	r3, #8
 8009316:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f003 0307 	and.w	r3, r3, #7
 800931e:	2b00      	cmp	r3, #0
 8009320:	d00b      	beq.n	800933a <pvPortMalloc+0x6e>
	__asm volatile
 8009322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009326:	f383 8811 	msr	BASEPRI, r3
 800932a:	f3bf 8f6f 	isb	sy
 800932e:	f3bf 8f4f 	dsb	sy
 8009332:	617b      	str	r3, [r7, #20]
}
 8009334:	bf00      	nop
 8009336:	bf00      	nop
 8009338:	e7fd      	b.n	8009336 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d06f      	beq.n	8009420 <pvPortMalloc+0x154>
 8009340:	4b45      	ldr	r3, [pc, #276]	@ (8009458 <pvPortMalloc+0x18c>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	687a      	ldr	r2, [r7, #4]
 8009346:	429a      	cmp	r2, r3
 8009348:	d86a      	bhi.n	8009420 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800934a:	4b44      	ldr	r3, [pc, #272]	@ (800945c <pvPortMalloc+0x190>)
 800934c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800934e:	4b43      	ldr	r3, [pc, #268]	@ (800945c <pvPortMalloc+0x190>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009354:	e004      	b.n	8009360 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009358:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800935a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	687a      	ldr	r2, [r7, #4]
 8009366:	429a      	cmp	r2, r3
 8009368:	d903      	bls.n	8009372 <pvPortMalloc+0xa6>
 800936a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d1f1      	bne.n	8009356 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009372:	4b37      	ldr	r3, [pc, #220]	@ (8009450 <pvPortMalloc+0x184>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009378:	429a      	cmp	r2, r3
 800937a:	d051      	beq.n	8009420 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800937c:	6a3b      	ldr	r3, [r7, #32]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	2208      	movs	r2, #8
 8009382:	4413      	add	r3, r2
 8009384:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	6a3b      	ldr	r3, [r7, #32]
 800938c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800938e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009390:	685a      	ldr	r2, [r3, #4]
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	1ad2      	subs	r2, r2, r3
 8009396:	2308      	movs	r3, #8
 8009398:	005b      	lsls	r3, r3, #1
 800939a:	429a      	cmp	r2, r3
 800939c:	d920      	bls.n	80093e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800939e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	4413      	add	r3, r2
 80093a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80093a6:	69bb      	ldr	r3, [r7, #24]
 80093a8:	f003 0307 	and.w	r3, r3, #7
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d00b      	beq.n	80093c8 <pvPortMalloc+0xfc>
	__asm volatile
 80093b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093b4:	f383 8811 	msr	BASEPRI, r3
 80093b8:	f3bf 8f6f 	isb	sy
 80093bc:	f3bf 8f4f 	dsb	sy
 80093c0:	613b      	str	r3, [r7, #16]
}
 80093c2:	bf00      	nop
 80093c4:	bf00      	nop
 80093c6:	e7fd      	b.n	80093c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80093c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ca:	685a      	ldr	r2, [r3, #4]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	1ad2      	subs	r2, r2, r3
 80093d0:	69bb      	ldr	r3, [r7, #24]
 80093d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80093d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80093da:	69b8      	ldr	r0, [r7, #24]
 80093dc:	f000 f90a 	bl	80095f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80093e0:	4b1d      	ldr	r3, [pc, #116]	@ (8009458 <pvPortMalloc+0x18c>)
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	1ad3      	subs	r3, r2, r3
 80093ea:	4a1b      	ldr	r2, [pc, #108]	@ (8009458 <pvPortMalloc+0x18c>)
 80093ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80093ee:	4b1a      	ldr	r3, [pc, #104]	@ (8009458 <pvPortMalloc+0x18c>)
 80093f0:	681a      	ldr	r2, [r3, #0]
 80093f2:	4b1b      	ldr	r3, [pc, #108]	@ (8009460 <pvPortMalloc+0x194>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d203      	bcs.n	8009402 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80093fa:	4b17      	ldr	r3, [pc, #92]	@ (8009458 <pvPortMalloc+0x18c>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	4a18      	ldr	r2, [pc, #96]	@ (8009460 <pvPortMalloc+0x194>)
 8009400:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009404:	685a      	ldr	r2, [r3, #4]
 8009406:	4b13      	ldr	r3, [pc, #76]	@ (8009454 <pvPortMalloc+0x188>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	431a      	orrs	r2, r3
 800940c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800940e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009412:	2200      	movs	r2, #0
 8009414:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009416:	4b13      	ldr	r3, [pc, #76]	@ (8009464 <pvPortMalloc+0x198>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	3301      	adds	r3, #1
 800941c:	4a11      	ldr	r2, [pc, #68]	@ (8009464 <pvPortMalloc+0x198>)
 800941e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009420:	f7ff f850 	bl	80084c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009424:	69fb      	ldr	r3, [r7, #28]
 8009426:	f003 0307 	and.w	r3, r3, #7
 800942a:	2b00      	cmp	r3, #0
 800942c:	d00b      	beq.n	8009446 <pvPortMalloc+0x17a>
	__asm volatile
 800942e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009432:	f383 8811 	msr	BASEPRI, r3
 8009436:	f3bf 8f6f 	isb	sy
 800943a:	f3bf 8f4f 	dsb	sy
 800943e:	60fb      	str	r3, [r7, #12]
}
 8009440:	bf00      	nop
 8009442:	bf00      	nop
 8009444:	e7fd      	b.n	8009442 <pvPortMalloc+0x176>
	return pvReturn;
 8009446:	69fb      	ldr	r3, [r7, #28]
}
 8009448:	4618      	mov	r0, r3
 800944a:	3728      	adds	r7, #40	@ 0x28
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}
 8009450:	2000329c 	.word	0x2000329c
 8009454:	200032b0 	.word	0x200032b0
 8009458:	200032a0 	.word	0x200032a0
 800945c:	20003294 	.word	0x20003294
 8009460:	200032a4 	.word	0x200032a4
 8009464:	200032a8 	.word	0x200032a8

08009468 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b086      	sub	sp, #24
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d04f      	beq.n	800951a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800947a:	2308      	movs	r3, #8
 800947c:	425b      	negs	r3, r3
 800947e:	697a      	ldr	r2, [r7, #20]
 8009480:	4413      	add	r3, r2
 8009482:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	685a      	ldr	r2, [r3, #4]
 800948c:	4b25      	ldr	r3, [pc, #148]	@ (8009524 <vPortFree+0xbc>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4013      	ands	r3, r2
 8009492:	2b00      	cmp	r3, #0
 8009494:	d10b      	bne.n	80094ae <vPortFree+0x46>
	__asm volatile
 8009496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800949a:	f383 8811 	msr	BASEPRI, r3
 800949e:	f3bf 8f6f 	isb	sy
 80094a2:	f3bf 8f4f 	dsb	sy
 80094a6:	60fb      	str	r3, [r7, #12]
}
 80094a8:	bf00      	nop
 80094aa:	bf00      	nop
 80094ac:	e7fd      	b.n	80094aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d00b      	beq.n	80094ce <vPortFree+0x66>
	__asm volatile
 80094b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ba:	f383 8811 	msr	BASEPRI, r3
 80094be:	f3bf 8f6f 	isb	sy
 80094c2:	f3bf 8f4f 	dsb	sy
 80094c6:	60bb      	str	r3, [r7, #8]
}
 80094c8:	bf00      	nop
 80094ca:	bf00      	nop
 80094cc:	e7fd      	b.n	80094ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	685a      	ldr	r2, [r3, #4]
 80094d2:	4b14      	ldr	r3, [pc, #80]	@ (8009524 <vPortFree+0xbc>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4013      	ands	r3, r2
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d01e      	beq.n	800951a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d11a      	bne.n	800951a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	685a      	ldr	r2, [r3, #4]
 80094e8:	4b0e      	ldr	r3, [pc, #56]	@ (8009524 <vPortFree+0xbc>)
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	43db      	mvns	r3, r3
 80094ee:	401a      	ands	r2, r3
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80094f4:	f7fe ffd8 	bl	80084a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80094f8:	693b      	ldr	r3, [r7, #16]
 80094fa:	685a      	ldr	r2, [r3, #4]
 80094fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009528 <vPortFree+0xc0>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	4413      	add	r3, r2
 8009502:	4a09      	ldr	r2, [pc, #36]	@ (8009528 <vPortFree+0xc0>)
 8009504:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009506:	6938      	ldr	r0, [r7, #16]
 8009508:	f000 f874 	bl	80095f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800950c:	4b07      	ldr	r3, [pc, #28]	@ (800952c <vPortFree+0xc4>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	3301      	adds	r3, #1
 8009512:	4a06      	ldr	r2, [pc, #24]	@ (800952c <vPortFree+0xc4>)
 8009514:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009516:	f7fe ffd5 	bl	80084c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800951a:	bf00      	nop
 800951c:	3718      	adds	r7, #24
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	200032b0 	.word	0x200032b0
 8009528:	200032a0 	.word	0x200032a0
 800952c:	200032ac 	.word	0x200032ac

08009530 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009530:	b480      	push	{r7}
 8009532:	b085      	sub	sp, #20
 8009534:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009536:	f242 7310 	movw	r3, #10000	@ 0x2710
 800953a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800953c:	4b27      	ldr	r3, [pc, #156]	@ (80095dc <prvHeapInit+0xac>)
 800953e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f003 0307 	and.w	r3, r3, #7
 8009546:	2b00      	cmp	r3, #0
 8009548:	d00c      	beq.n	8009564 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	3307      	adds	r3, #7
 800954e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f023 0307 	bic.w	r3, r3, #7
 8009556:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009558:	68ba      	ldr	r2, [r7, #8]
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	1ad3      	subs	r3, r2, r3
 800955e:	4a1f      	ldr	r2, [pc, #124]	@ (80095dc <prvHeapInit+0xac>)
 8009560:	4413      	add	r3, r2
 8009562:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009568:	4a1d      	ldr	r2, [pc, #116]	@ (80095e0 <prvHeapInit+0xb0>)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800956e:	4b1c      	ldr	r3, [pc, #112]	@ (80095e0 <prvHeapInit+0xb0>)
 8009570:	2200      	movs	r2, #0
 8009572:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	68ba      	ldr	r2, [r7, #8]
 8009578:	4413      	add	r3, r2
 800957a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800957c:	2208      	movs	r2, #8
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	1a9b      	subs	r3, r3, r2
 8009582:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	f023 0307 	bic.w	r3, r3, #7
 800958a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	4a15      	ldr	r2, [pc, #84]	@ (80095e4 <prvHeapInit+0xb4>)
 8009590:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009592:	4b14      	ldr	r3, [pc, #80]	@ (80095e4 <prvHeapInit+0xb4>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	2200      	movs	r2, #0
 8009598:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800959a:	4b12      	ldr	r3, [pc, #72]	@ (80095e4 <prvHeapInit+0xb4>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	2200      	movs	r2, #0
 80095a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	68fa      	ldr	r2, [r7, #12]
 80095aa:	1ad2      	subs	r2, r2, r3
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80095b0:	4b0c      	ldr	r3, [pc, #48]	@ (80095e4 <prvHeapInit+0xb4>)
 80095b2:	681a      	ldr	r2, [r3, #0]
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	685b      	ldr	r3, [r3, #4]
 80095bc:	4a0a      	ldr	r2, [pc, #40]	@ (80095e8 <prvHeapInit+0xb8>)
 80095be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	685b      	ldr	r3, [r3, #4]
 80095c4:	4a09      	ldr	r2, [pc, #36]	@ (80095ec <prvHeapInit+0xbc>)
 80095c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80095c8:	4b09      	ldr	r3, [pc, #36]	@ (80095f0 <prvHeapInit+0xc0>)
 80095ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80095ce:	601a      	str	r2, [r3, #0]
}
 80095d0:	bf00      	nop
 80095d2:	3714      	adds	r7, #20
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr
 80095dc:	20000b84 	.word	0x20000b84
 80095e0:	20003294 	.word	0x20003294
 80095e4:	2000329c 	.word	0x2000329c
 80095e8:	200032a4 	.word	0x200032a4
 80095ec:	200032a0 	.word	0x200032a0
 80095f0:	200032b0 	.word	0x200032b0

080095f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80095f4:	b480      	push	{r7}
 80095f6:	b085      	sub	sp, #20
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80095fc:	4b28      	ldr	r3, [pc, #160]	@ (80096a0 <prvInsertBlockIntoFreeList+0xac>)
 80095fe:	60fb      	str	r3, [r7, #12]
 8009600:	e002      	b.n	8009608 <prvInsertBlockIntoFreeList+0x14>
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	60fb      	str	r3, [r7, #12]
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	687a      	ldr	r2, [r7, #4]
 800960e:	429a      	cmp	r2, r3
 8009610:	d8f7      	bhi.n	8009602 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	685b      	ldr	r3, [r3, #4]
 800961a:	68ba      	ldr	r2, [r7, #8]
 800961c:	4413      	add	r3, r2
 800961e:	687a      	ldr	r2, [r7, #4]
 8009620:	429a      	cmp	r2, r3
 8009622:	d108      	bne.n	8009636 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	685a      	ldr	r2, [r3, #4]
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	685b      	ldr	r3, [r3, #4]
 800962c:	441a      	add	r2, r3
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	685b      	ldr	r3, [r3, #4]
 800963e:	68ba      	ldr	r2, [r7, #8]
 8009640:	441a      	add	r2, r3
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	429a      	cmp	r2, r3
 8009648:	d118      	bne.n	800967c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681a      	ldr	r2, [r3, #0]
 800964e:	4b15      	ldr	r3, [pc, #84]	@ (80096a4 <prvInsertBlockIntoFreeList+0xb0>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	429a      	cmp	r2, r3
 8009654:	d00d      	beq.n	8009672 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	685a      	ldr	r2, [r3, #4]
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	685b      	ldr	r3, [r3, #4]
 8009660:	441a      	add	r2, r3
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	681a      	ldr	r2, [r3, #0]
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	601a      	str	r2, [r3, #0]
 8009670:	e008      	b.n	8009684 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009672:	4b0c      	ldr	r3, [pc, #48]	@ (80096a4 <prvInsertBlockIntoFreeList+0xb0>)
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	601a      	str	r2, [r3, #0]
 800967a:	e003      	b.n	8009684 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	681a      	ldr	r2, [r3, #0]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009684:	68fa      	ldr	r2, [r7, #12]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	429a      	cmp	r2, r3
 800968a:	d002      	beq.n	8009692 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009692:	bf00      	nop
 8009694:	3714      	adds	r7, #20
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr
 800969e:	bf00      	nop
 80096a0:	20003294 	.word	0x20003294
 80096a4:	2000329c 	.word	0x2000329c

080096a8 <atoi>:
 80096a8:	220a      	movs	r2, #10
 80096aa:	2100      	movs	r1, #0
 80096ac:	f000 b87a 	b.w	80097a4 <strtol>

080096b0 <_strtol_l.isra.0>:
 80096b0:	2b24      	cmp	r3, #36	@ 0x24
 80096b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096b6:	4686      	mov	lr, r0
 80096b8:	4690      	mov	r8, r2
 80096ba:	d801      	bhi.n	80096c0 <_strtol_l.isra.0+0x10>
 80096bc:	2b01      	cmp	r3, #1
 80096be:	d106      	bne.n	80096ce <_strtol_l.isra.0+0x1e>
 80096c0:	f000 fa74 	bl	8009bac <__errno>
 80096c4:	2316      	movs	r3, #22
 80096c6:	6003      	str	r3, [r0, #0]
 80096c8:	2000      	movs	r0, #0
 80096ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096ce:	4834      	ldr	r0, [pc, #208]	@ (80097a0 <_strtol_l.isra.0+0xf0>)
 80096d0:	460d      	mov	r5, r1
 80096d2:	462a      	mov	r2, r5
 80096d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096d8:	5d06      	ldrb	r6, [r0, r4]
 80096da:	f016 0608 	ands.w	r6, r6, #8
 80096de:	d1f8      	bne.n	80096d2 <_strtol_l.isra.0+0x22>
 80096e0:	2c2d      	cmp	r4, #45	@ 0x2d
 80096e2:	d110      	bne.n	8009706 <_strtol_l.isra.0+0x56>
 80096e4:	782c      	ldrb	r4, [r5, #0]
 80096e6:	2601      	movs	r6, #1
 80096e8:	1c95      	adds	r5, r2, #2
 80096ea:	f033 0210 	bics.w	r2, r3, #16
 80096ee:	d115      	bne.n	800971c <_strtol_l.isra.0+0x6c>
 80096f0:	2c30      	cmp	r4, #48	@ 0x30
 80096f2:	d10d      	bne.n	8009710 <_strtol_l.isra.0+0x60>
 80096f4:	782a      	ldrb	r2, [r5, #0]
 80096f6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80096fa:	2a58      	cmp	r2, #88	@ 0x58
 80096fc:	d108      	bne.n	8009710 <_strtol_l.isra.0+0x60>
 80096fe:	786c      	ldrb	r4, [r5, #1]
 8009700:	3502      	adds	r5, #2
 8009702:	2310      	movs	r3, #16
 8009704:	e00a      	b.n	800971c <_strtol_l.isra.0+0x6c>
 8009706:	2c2b      	cmp	r4, #43	@ 0x2b
 8009708:	bf04      	itt	eq
 800970a:	782c      	ldrbeq	r4, [r5, #0]
 800970c:	1c95      	addeq	r5, r2, #2
 800970e:	e7ec      	b.n	80096ea <_strtol_l.isra.0+0x3a>
 8009710:	2b00      	cmp	r3, #0
 8009712:	d1f6      	bne.n	8009702 <_strtol_l.isra.0+0x52>
 8009714:	2c30      	cmp	r4, #48	@ 0x30
 8009716:	bf14      	ite	ne
 8009718:	230a      	movne	r3, #10
 800971a:	2308      	moveq	r3, #8
 800971c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009720:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009724:	2200      	movs	r2, #0
 8009726:	fbbc f9f3 	udiv	r9, ip, r3
 800972a:	4610      	mov	r0, r2
 800972c:	fb03 ca19 	mls	sl, r3, r9, ip
 8009730:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009734:	2f09      	cmp	r7, #9
 8009736:	d80f      	bhi.n	8009758 <_strtol_l.isra.0+0xa8>
 8009738:	463c      	mov	r4, r7
 800973a:	42a3      	cmp	r3, r4
 800973c:	dd1b      	ble.n	8009776 <_strtol_l.isra.0+0xc6>
 800973e:	1c57      	adds	r7, r2, #1
 8009740:	d007      	beq.n	8009752 <_strtol_l.isra.0+0xa2>
 8009742:	4581      	cmp	r9, r0
 8009744:	d314      	bcc.n	8009770 <_strtol_l.isra.0+0xc0>
 8009746:	d101      	bne.n	800974c <_strtol_l.isra.0+0x9c>
 8009748:	45a2      	cmp	sl, r4
 800974a:	db11      	blt.n	8009770 <_strtol_l.isra.0+0xc0>
 800974c:	fb00 4003 	mla	r0, r0, r3, r4
 8009750:	2201      	movs	r2, #1
 8009752:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009756:	e7eb      	b.n	8009730 <_strtol_l.isra.0+0x80>
 8009758:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800975c:	2f19      	cmp	r7, #25
 800975e:	d801      	bhi.n	8009764 <_strtol_l.isra.0+0xb4>
 8009760:	3c37      	subs	r4, #55	@ 0x37
 8009762:	e7ea      	b.n	800973a <_strtol_l.isra.0+0x8a>
 8009764:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009768:	2f19      	cmp	r7, #25
 800976a:	d804      	bhi.n	8009776 <_strtol_l.isra.0+0xc6>
 800976c:	3c57      	subs	r4, #87	@ 0x57
 800976e:	e7e4      	b.n	800973a <_strtol_l.isra.0+0x8a>
 8009770:	f04f 32ff 	mov.w	r2, #4294967295
 8009774:	e7ed      	b.n	8009752 <_strtol_l.isra.0+0xa2>
 8009776:	1c53      	adds	r3, r2, #1
 8009778:	d108      	bne.n	800978c <_strtol_l.isra.0+0xdc>
 800977a:	2322      	movs	r3, #34	@ 0x22
 800977c:	f8ce 3000 	str.w	r3, [lr]
 8009780:	4660      	mov	r0, ip
 8009782:	f1b8 0f00 	cmp.w	r8, #0
 8009786:	d0a0      	beq.n	80096ca <_strtol_l.isra.0+0x1a>
 8009788:	1e69      	subs	r1, r5, #1
 800978a:	e006      	b.n	800979a <_strtol_l.isra.0+0xea>
 800978c:	b106      	cbz	r6, 8009790 <_strtol_l.isra.0+0xe0>
 800978e:	4240      	negs	r0, r0
 8009790:	f1b8 0f00 	cmp.w	r8, #0
 8009794:	d099      	beq.n	80096ca <_strtol_l.isra.0+0x1a>
 8009796:	2a00      	cmp	r2, #0
 8009798:	d1f6      	bne.n	8009788 <_strtol_l.isra.0+0xd8>
 800979a:	f8c8 1000 	str.w	r1, [r8]
 800979e:	e794      	b.n	80096ca <_strtol_l.isra.0+0x1a>
 80097a0:	0800ac89 	.word	0x0800ac89

080097a4 <strtol>:
 80097a4:	4613      	mov	r3, r2
 80097a6:	460a      	mov	r2, r1
 80097a8:	4601      	mov	r1, r0
 80097aa:	4802      	ldr	r0, [pc, #8]	@ (80097b4 <strtol+0x10>)
 80097ac:	6800      	ldr	r0, [r0, #0]
 80097ae:	f7ff bf7f 	b.w	80096b0 <_strtol_l.isra.0>
 80097b2:	bf00      	nop
 80097b4:	2000001c 	.word	0x2000001c

080097b8 <std>:
 80097b8:	2300      	movs	r3, #0
 80097ba:	b510      	push	{r4, lr}
 80097bc:	4604      	mov	r4, r0
 80097be:	e9c0 3300 	strd	r3, r3, [r0]
 80097c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80097c6:	6083      	str	r3, [r0, #8]
 80097c8:	8181      	strh	r1, [r0, #12]
 80097ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80097cc:	81c2      	strh	r2, [r0, #14]
 80097ce:	6183      	str	r3, [r0, #24]
 80097d0:	4619      	mov	r1, r3
 80097d2:	2208      	movs	r2, #8
 80097d4:	305c      	adds	r0, #92	@ 0x5c
 80097d6:	f000 f93c 	bl	8009a52 <memset>
 80097da:	4b0d      	ldr	r3, [pc, #52]	@ (8009810 <std+0x58>)
 80097dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80097de:	4b0d      	ldr	r3, [pc, #52]	@ (8009814 <std+0x5c>)
 80097e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80097e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009818 <std+0x60>)
 80097e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80097e6:	4b0d      	ldr	r3, [pc, #52]	@ (800981c <std+0x64>)
 80097e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80097ea:	4b0d      	ldr	r3, [pc, #52]	@ (8009820 <std+0x68>)
 80097ec:	6224      	str	r4, [r4, #32]
 80097ee:	429c      	cmp	r4, r3
 80097f0:	d006      	beq.n	8009800 <std+0x48>
 80097f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80097f6:	4294      	cmp	r4, r2
 80097f8:	d002      	beq.n	8009800 <std+0x48>
 80097fa:	33d0      	adds	r3, #208	@ 0xd0
 80097fc:	429c      	cmp	r4, r3
 80097fe:	d105      	bne.n	800980c <std+0x54>
 8009800:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009808:	f000 b9fa 	b.w	8009c00 <__retarget_lock_init_recursive>
 800980c:	bd10      	pop	{r4, pc}
 800980e:	bf00      	nop
 8009810:	080099cd 	.word	0x080099cd
 8009814:	080099ef 	.word	0x080099ef
 8009818:	08009a27 	.word	0x08009a27
 800981c:	08009a4b 	.word	0x08009a4b
 8009820:	200032b4 	.word	0x200032b4

08009824 <stdio_exit_handler>:
 8009824:	4a02      	ldr	r2, [pc, #8]	@ (8009830 <stdio_exit_handler+0xc>)
 8009826:	4903      	ldr	r1, [pc, #12]	@ (8009834 <stdio_exit_handler+0x10>)
 8009828:	4803      	ldr	r0, [pc, #12]	@ (8009838 <stdio_exit_handler+0x14>)
 800982a:	f000 b869 	b.w	8009900 <_fwalk_sglue>
 800982e:	bf00      	nop
 8009830:	20000010 	.word	0x20000010
 8009834:	0800a769 	.word	0x0800a769
 8009838:	20000020 	.word	0x20000020

0800983c <cleanup_stdio>:
 800983c:	6841      	ldr	r1, [r0, #4]
 800983e:	4b0c      	ldr	r3, [pc, #48]	@ (8009870 <cleanup_stdio+0x34>)
 8009840:	4299      	cmp	r1, r3
 8009842:	b510      	push	{r4, lr}
 8009844:	4604      	mov	r4, r0
 8009846:	d001      	beq.n	800984c <cleanup_stdio+0x10>
 8009848:	f000 ff8e 	bl	800a768 <_fflush_r>
 800984c:	68a1      	ldr	r1, [r4, #8]
 800984e:	4b09      	ldr	r3, [pc, #36]	@ (8009874 <cleanup_stdio+0x38>)
 8009850:	4299      	cmp	r1, r3
 8009852:	d002      	beq.n	800985a <cleanup_stdio+0x1e>
 8009854:	4620      	mov	r0, r4
 8009856:	f000 ff87 	bl	800a768 <_fflush_r>
 800985a:	68e1      	ldr	r1, [r4, #12]
 800985c:	4b06      	ldr	r3, [pc, #24]	@ (8009878 <cleanup_stdio+0x3c>)
 800985e:	4299      	cmp	r1, r3
 8009860:	d004      	beq.n	800986c <cleanup_stdio+0x30>
 8009862:	4620      	mov	r0, r4
 8009864:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009868:	f000 bf7e 	b.w	800a768 <_fflush_r>
 800986c:	bd10      	pop	{r4, pc}
 800986e:	bf00      	nop
 8009870:	200032b4 	.word	0x200032b4
 8009874:	2000331c 	.word	0x2000331c
 8009878:	20003384 	.word	0x20003384

0800987c <global_stdio_init.part.0>:
 800987c:	b510      	push	{r4, lr}
 800987e:	4b0b      	ldr	r3, [pc, #44]	@ (80098ac <global_stdio_init.part.0+0x30>)
 8009880:	4c0b      	ldr	r4, [pc, #44]	@ (80098b0 <global_stdio_init.part.0+0x34>)
 8009882:	4a0c      	ldr	r2, [pc, #48]	@ (80098b4 <global_stdio_init.part.0+0x38>)
 8009884:	601a      	str	r2, [r3, #0]
 8009886:	4620      	mov	r0, r4
 8009888:	2200      	movs	r2, #0
 800988a:	2104      	movs	r1, #4
 800988c:	f7ff ff94 	bl	80097b8 <std>
 8009890:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009894:	2201      	movs	r2, #1
 8009896:	2109      	movs	r1, #9
 8009898:	f7ff ff8e 	bl	80097b8 <std>
 800989c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80098a0:	2202      	movs	r2, #2
 80098a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098a6:	2112      	movs	r1, #18
 80098a8:	f7ff bf86 	b.w	80097b8 <std>
 80098ac:	200033ec 	.word	0x200033ec
 80098b0:	200032b4 	.word	0x200032b4
 80098b4:	08009825 	.word	0x08009825

080098b8 <__sfp_lock_acquire>:
 80098b8:	4801      	ldr	r0, [pc, #4]	@ (80098c0 <__sfp_lock_acquire+0x8>)
 80098ba:	f000 b9a2 	b.w	8009c02 <__retarget_lock_acquire_recursive>
 80098be:	bf00      	nop
 80098c0:	200033f5 	.word	0x200033f5

080098c4 <__sfp_lock_release>:
 80098c4:	4801      	ldr	r0, [pc, #4]	@ (80098cc <__sfp_lock_release+0x8>)
 80098c6:	f000 b99d 	b.w	8009c04 <__retarget_lock_release_recursive>
 80098ca:	bf00      	nop
 80098cc:	200033f5 	.word	0x200033f5

080098d0 <__sinit>:
 80098d0:	b510      	push	{r4, lr}
 80098d2:	4604      	mov	r4, r0
 80098d4:	f7ff fff0 	bl	80098b8 <__sfp_lock_acquire>
 80098d8:	6a23      	ldr	r3, [r4, #32]
 80098da:	b11b      	cbz	r3, 80098e4 <__sinit+0x14>
 80098dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098e0:	f7ff bff0 	b.w	80098c4 <__sfp_lock_release>
 80098e4:	4b04      	ldr	r3, [pc, #16]	@ (80098f8 <__sinit+0x28>)
 80098e6:	6223      	str	r3, [r4, #32]
 80098e8:	4b04      	ldr	r3, [pc, #16]	@ (80098fc <__sinit+0x2c>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d1f5      	bne.n	80098dc <__sinit+0xc>
 80098f0:	f7ff ffc4 	bl	800987c <global_stdio_init.part.0>
 80098f4:	e7f2      	b.n	80098dc <__sinit+0xc>
 80098f6:	bf00      	nop
 80098f8:	0800983d 	.word	0x0800983d
 80098fc:	200033ec 	.word	0x200033ec

08009900 <_fwalk_sglue>:
 8009900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009904:	4607      	mov	r7, r0
 8009906:	4688      	mov	r8, r1
 8009908:	4614      	mov	r4, r2
 800990a:	2600      	movs	r6, #0
 800990c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009910:	f1b9 0901 	subs.w	r9, r9, #1
 8009914:	d505      	bpl.n	8009922 <_fwalk_sglue+0x22>
 8009916:	6824      	ldr	r4, [r4, #0]
 8009918:	2c00      	cmp	r4, #0
 800991a:	d1f7      	bne.n	800990c <_fwalk_sglue+0xc>
 800991c:	4630      	mov	r0, r6
 800991e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009922:	89ab      	ldrh	r3, [r5, #12]
 8009924:	2b01      	cmp	r3, #1
 8009926:	d907      	bls.n	8009938 <_fwalk_sglue+0x38>
 8009928:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800992c:	3301      	adds	r3, #1
 800992e:	d003      	beq.n	8009938 <_fwalk_sglue+0x38>
 8009930:	4629      	mov	r1, r5
 8009932:	4638      	mov	r0, r7
 8009934:	47c0      	blx	r8
 8009936:	4306      	orrs	r6, r0
 8009938:	3568      	adds	r5, #104	@ 0x68
 800993a:	e7e9      	b.n	8009910 <_fwalk_sglue+0x10>

0800993c <iprintf>:
 800993c:	b40f      	push	{r0, r1, r2, r3}
 800993e:	b507      	push	{r0, r1, r2, lr}
 8009940:	4906      	ldr	r1, [pc, #24]	@ (800995c <iprintf+0x20>)
 8009942:	ab04      	add	r3, sp, #16
 8009944:	6808      	ldr	r0, [r1, #0]
 8009946:	f853 2b04 	ldr.w	r2, [r3], #4
 800994a:	6881      	ldr	r1, [r0, #8]
 800994c:	9301      	str	r3, [sp, #4]
 800994e:	f000 fbe3 	bl	800a118 <_vfiprintf_r>
 8009952:	b003      	add	sp, #12
 8009954:	f85d eb04 	ldr.w	lr, [sp], #4
 8009958:	b004      	add	sp, #16
 800995a:	4770      	bx	lr
 800995c:	2000001c 	.word	0x2000001c

08009960 <sniprintf>:
 8009960:	b40c      	push	{r2, r3}
 8009962:	b530      	push	{r4, r5, lr}
 8009964:	4b18      	ldr	r3, [pc, #96]	@ (80099c8 <sniprintf+0x68>)
 8009966:	1e0c      	subs	r4, r1, #0
 8009968:	681d      	ldr	r5, [r3, #0]
 800996a:	b09d      	sub	sp, #116	@ 0x74
 800996c:	da08      	bge.n	8009980 <sniprintf+0x20>
 800996e:	238b      	movs	r3, #139	@ 0x8b
 8009970:	602b      	str	r3, [r5, #0]
 8009972:	f04f 30ff 	mov.w	r0, #4294967295
 8009976:	b01d      	add	sp, #116	@ 0x74
 8009978:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800997c:	b002      	add	sp, #8
 800997e:	4770      	bx	lr
 8009980:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009984:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009988:	f04f 0300 	mov.w	r3, #0
 800998c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800998e:	bf14      	ite	ne
 8009990:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009994:	4623      	moveq	r3, r4
 8009996:	9304      	str	r3, [sp, #16]
 8009998:	9307      	str	r3, [sp, #28]
 800999a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800999e:	9002      	str	r0, [sp, #8]
 80099a0:	9006      	str	r0, [sp, #24]
 80099a2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80099a6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80099a8:	ab21      	add	r3, sp, #132	@ 0x84
 80099aa:	a902      	add	r1, sp, #8
 80099ac:	4628      	mov	r0, r5
 80099ae:	9301      	str	r3, [sp, #4]
 80099b0:	f000 fa8c 	bl	8009ecc <_svfiprintf_r>
 80099b4:	1c43      	adds	r3, r0, #1
 80099b6:	bfbc      	itt	lt
 80099b8:	238b      	movlt	r3, #139	@ 0x8b
 80099ba:	602b      	strlt	r3, [r5, #0]
 80099bc:	2c00      	cmp	r4, #0
 80099be:	d0da      	beq.n	8009976 <sniprintf+0x16>
 80099c0:	9b02      	ldr	r3, [sp, #8]
 80099c2:	2200      	movs	r2, #0
 80099c4:	701a      	strb	r2, [r3, #0]
 80099c6:	e7d6      	b.n	8009976 <sniprintf+0x16>
 80099c8:	2000001c 	.word	0x2000001c

080099cc <__sread>:
 80099cc:	b510      	push	{r4, lr}
 80099ce:	460c      	mov	r4, r1
 80099d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099d4:	f000 f8c6 	bl	8009b64 <_read_r>
 80099d8:	2800      	cmp	r0, #0
 80099da:	bfab      	itete	ge
 80099dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80099de:	89a3      	ldrhlt	r3, [r4, #12]
 80099e0:	181b      	addge	r3, r3, r0
 80099e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80099e6:	bfac      	ite	ge
 80099e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80099ea:	81a3      	strhlt	r3, [r4, #12]
 80099ec:	bd10      	pop	{r4, pc}

080099ee <__swrite>:
 80099ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099f2:	461f      	mov	r7, r3
 80099f4:	898b      	ldrh	r3, [r1, #12]
 80099f6:	05db      	lsls	r3, r3, #23
 80099f8:	4605      	mov	r5, r0
 80099fa:	460c      	mov	r4, r1
 80099fc:	4616      	mov	r6, r2
 80099fe:	d505      	bpl.n	8009a0c <__swrite+0x1e>
 8009a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a04:	2302      	movs	r3, #2
 8009a06:	2200      	movs	r2, #0
 8009a08:	f000 f89a 	bl	8009b40 <_lseek_r>
 8009a0c:	89a3      	ldrh	r3, [r4, #12]
 8009a0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009a16:	81a3      	strh	r3, [r4, #12]
 8009a18:	4632      	mov	r2, r6
 8009a1a:	463b      	mov	r3, r7
 8009a1c:	4628      	mov	r0, r5
 8009a1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a22:	f000 b8b1 	b.w	8009b88 <_write_r>

08009a26 <__sseek>:
 8009a26:	b510      	push	{r4, lr}
 8009a28:	460c      	mov	r4, r1
 8009a2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a2e:	f000 f887 	bl	8009b40 <_lseek_r>
 8009a32:	1c43      	adds	r3, r0, #1
 8009a34:	89a3      	ldrh	r3, [r4, #12]
 8009a36:	bf15      	itete	ne
 8009a38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009a3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009a3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009a42:	81a3      	strheq	r3, [r4, #12]
 8009a44:	bf18      	it	ne
 8009a46:	81a3      	strhne	r3, [r4, #12]
 8009a48:	bd10      	pop	{r4, pc}

08009a4a <__sclose>:
 8009a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a4e:	f000 b809 	b.w	8009a64 <_close_r>

08009a52 <memset>:
 8009a52:	4402      	add	r2, r0
 8009a54:	4603      	mov	r3, r0
 8009a56:	4293      	cmp	r3, r2
 8009a58:	d100      	bne.n	8009a5c <memset+0xa>
 8009a5a:	4770      	bx	lr
 8009a5c:	f803 1b01 	strb.w	r1, [r3], #1
 8009a60:	e7f9      	b.n	8009a56 <memset+0x4>
	...

08009a64 <_close_r>:
 8009a64:	b538      	push	{r3, r4, r5, lr}
 8009a66:	4d06      	ldr	r5, [pc, #24]	@ (8009a80 <_close_r+0x1c>)
 8009a68:	2300      	movs	r3, #0
 8009a6a:	4604      	mov	r4, r0
 8009a6c:	4608      	mov	r0, r1
 8009a6e:	602b      	str	r3, [r5, #0]
 8009a70:	f7f7 ff29 	bl	80018c6 <_close>
 8009a74:	1c43      	adds	r3, r0, #1
 8009a76:	d102      	bne.n	8009a7e <_close_r+0x1a>
 8009a78:	682b      	ldr	r3, [r5, #0]
 8009a7a:	b103      	cbz	r3, 8009a7e <_close_r+0x1a>
 8009a7c:	6023      	str	r3, [r4, #0]
 8009a7e:	bd38      	pop	{r3, r4, r5, pc}
 8009a80:	200033f0 	.word	0x200033f0

08009a84 <_reclaim_reent>:
 8009a84:	4b2d      	ldr	r3, [pc, #180]	@ (8009b3c <_reclaim_reent+0xb8>)
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	4283      	cmp	r3, r0
 8009a8a:	b570      	push	{r4, r5, r6, lr}
 8009a8c:	4604      	mov	r4, r0
 8009a8e:	d053      	beq.n	8009b38 <_reclaim_reent+0xb4>
 8009a90:	69c3      	ldr	r3, [r0, #28]
 8009a92:	b31b      	cbz	r3, 8009adc <_reclaim_reent+0x58>
 8009a94:	68db      	ldr	r3, [r3, #12]
 8009a96:	b163      	cbz	r3, 8009ab2 <_reclaim_reent+0x2e>
 8009a98:	2500      	movs	r5, #0
 8009a9a:	69e3      	ldr	r3, [r4, #28]
 8009a9c:	68db      	ldr	r3, [r3, #12]
 8009a9e:	5959      	ldr	r1, [r3, r5]
 8009aa0:	b9b1      	cbnz	r1, 8009ad0 <_reclaim_reent+0x4c>
 8009aa2:	3504      	adds	r5, #4
 8009aa4:	2d80      	cmp	r5, #128	@ 0x80
 8009aa6:	d1f8      	bne.n	8009a9a <_reclaim_reent+0x16>
 8009aa8:	69e3      	ldr	r3, [r4, #28]
 8009aaa:	4620      	mov	r0, r4
 8009aac:	68d9      	ldr	r1, [r3, #12]
 8009aae:	f000 f8b9 	bl	8009c24 <_free_r>
 8009ab2:	69e3      	ldr	r3, [r4, #28]
 8009ab4:	6819      	ldr	r1, [r3, #0]
 8009ab6:	b111      	cbz	r1, 8009abe <_reclaim_reent+0x3a>
 8009ab8:	4620      	mov	r0, r4
 8009aba:	f000 f8b3 	bl	8009c24 <_free_r>
 8009abe:	69e3      	ldr	r3, [r4, #28]
 8009ac0:	689d      	ldr	r5, [r3, #8]
 8009ac2:	b15d      	cbz	r5, 8009adc <_reclaim_reent+0x58>
 8009ac4:	4629      	mov	r1, r5
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	682d      	ldr	r5, [r5, #0]
 8009aca:	f000 f8ab 	bl	8009c24 <_free_r>
 8009ace:	e7f8      	b.n	8009ac2 <_reclaim_reent+0x3e>
 8009ad0:	680e      	ldr	r6, [r1, #0]
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	f000 f8a6 	bl	8009c24 <_free_r>
 8009ad8:	4631      	mov	r1, r6
 8009ada:	e7e1      	b.n	8009aa0 <_reclaim_reent+0x1c>
 8009adc:	6961      	ldr	r1, [r4, #20]
 8009ade:	b111      	cbz	r1, 8009ae6 <_reclaim_reent+0x62>
 8009ae0:	4620      	mov	r0, r4
 8009ae2:	f000 f89f 	bl	8009c24 <_free_r>
 8009ae6:	69e1      	ldr	r1, [r4, #28]
 8009ae8:	b111      	cbz	r1, 8009af0 <_reclaim_reent+0x6c>
 8009aea:	4620      	mov	r0, r4
 8009aec:	f000 f89a 	bl	8009c24 <_free_r>
 8009af0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009af2:	b111      	cbz	r1, 8009afa <_reclaim_reent+0x76>
 8009af4:	4620      	mov	r0, r4
 8009af6:	f000 f895 	bl	8009c24 <_free_r>
 8009afa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009afc:	b111      	cbz	r1, 8009b04 <_reclaim_reent+0x80>
 8009afe:	4620      	mov	r0, r4
 8009b00:	f000 f890 	bl	8009c24 <_free_r>
 8009b04:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009b06:	b111      	cbz	r1, 8009b0e <_reclaim_reent+0x8a>
 8009b08:	4620      	mov	r0, r4
 8009b0a:	f000 f88b 	bl	8009c24 <_free_r>
 8009b0e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009b10:	b111      	cbz	r1, 8009b18 <_reclaim_reent+0x94>
 8009b12:	4620      	mov	r0, r4
 8009b14:	f000 f886 	bl	8009c24 <_free_r>
 8009b18:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009b1a:	b111      	cbz	r1, 8009b22 <_reclaim_reent+0x9e>
 8009b1c:	4620      	mov	r0, r4
 8009b1e:	f000 f881 	bl	8009c24 <_free_r>
 8009b22:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009b24:	b111      	cbz	r1, 8009b2c <_reclaim_reent+0xa8>
 8009b26:	4620      	mov	r0, r4
 8009b28:	f000 f87c 	bl	8009c24 <_free_r>
 8009b2c:	6a23      	ldr	r3, [r4, #32]
 8009b2e:	b11b      	cbz	r3, 8009b38 <_reclaim_reent+0xb4>
 8009b30:	4620      	mov	r0, r4
 8009b32:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009b36:	4718      	bx	r3
 8009b38:	bd70      	pop	{r4, r5, r6, pc}
 8009b3a:	bf00      	nop
 8009b3c:	2000001c 	.word	0x2000001c

08009b40 <_lseek_r>:
 8009b40:	b538      	push	{r3, r4, r5, lr}
 8009b42:	4d07      	ldr	r5, [pc, #28]	@ (8009b60 <_lseek_r+0x20>)
 8009b44:	4604      	mov	r4, r0
 8009b46:	4608      	mov	r0, r1
 8009b48:	4611      	mov	r1, r2
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	602a      	str	r2, [r5, #0]
 8009b4e:	461a      	mov	r2, r3
 8009b50:	f7f7 fee0 	bl	8001914 <_lseek>
 8009b54:	1c43      	adds	r3, r0, #1
 8009b56:	d102      	bne.n	8009b5e <_lseek_r+0x1e>
 8009b58:	682b      	ldr	r3, [r5, #0]
 8009b5a:	b103      	cbz	r3, 8009b5e <_lseek_r+0x1e>
 8009b5c:	6023      	str	r3, [r4, #0]
 8009b5e:	bd38      	pop	{r3, r4, r5, pc}
 8009b60:	200033f0 	.word	0x200033f0

08009b64 <_read_r>:
 8009b64:	b538      	push	{r3, r4, r5, lr}
 8009b66:	4d07      	ldr	r5, [pc, #28]	@ (8009b84 <_read_r+0x20>)
 8009b68:	4604      	mov	r4, r0
 8009b6a:	4608      	mov	r0, r1
 8009b6c:	4611      	mov	r1, r2
 8009b6e:	2200      	movs	r2, #0
 8009b70:	602a      	str	r2, [r5, #0]
 8009b72:	461a      	mov	r2, r3
 8009b74:	f7f7 fe6e 	bl	8001854 <_read>
 8009b78:	1c43      	adds	r3, r0, #1
 8009b7a:	d102      	bne.n	8009b82 <_read_r+0x1e>
 8009b7c:	682b      	ldr	r3, [r5, #0]
 8009b7e:	b103      	cbz	r3, 8009b82 <_read_r+0x1e>
 8009b80:	6023      	str	r3, [r4, #0]
 8009b82:	bd38      	pop	{r3, r4, r5, pc}
 8009b84:	200033f0 	.word	0x200033f0

08009b88 <_write_r>:
 8009b88:	b538      	push	{r3, r4, r5, lr}
 8009b8a:	4d07      	ldr	r5, [pc, #28]	@ (8009ba8 <_write_r+0x20>)
 8009b8c:	4604      	mov	r4, r0
 8009b8e:	4608      	mov	r0, r1
 8009b90:	4611      	mov	r1, r2
 8009b92:	2200      	movs	r2, #0
 8009b94:	602a      	str	r2, [r5, #0]
 8009b96:	461a      	mov	r2, r3
 8009b98:	f7f7 fe79 	bl	800188e <_write>
 8009b9c:	1c43      	adds	r3, r0, #1
 8009b9e:	d102      	bne.n	8009ba6 <_write_r+0x1e>
 8009ba0:	682b      	ldr	r3, [r5, #0]
 8009ba2:	b103      	cbz	r3, 8009ba6 <_write_r+0x1e>
 8009ba4:	6023      	str	r3, [r4, #0]
 8009ba6:	bd38      	pop	{r3, r4, r5, pc}
 8009ba8:	200033f0 	.word	0x200033f0

08009bac <__errno>:
 8009bac:	4b01      	ldr	r3, [pc, #4]	@ (8009bb4 <__errno+0x8>)
 8009bae:	6818      	ldr	r0, [r3, #0]
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	2000001c 	.word	0x2000001c

08009bb8 <__libc_init_array>:
 8009bb8:	b570      	push	{r4, r5, r6, lr}
 8009bba:	4d0d      	ldr	r5, [pc, #52]	@ (8009bf0 <__libc_init_array+0x38>)
 8009bbc:	4c0d      	ldr	r4, [pc, #52]	@ (8009bf4 <__libc_init_array+0x3c>)
 8009bbe:	1b64      	subs	r4, r4, r5
 8009bc0:	10a4      	asrs	r4, r4, #2
 8009bc2:	2600      	movs	r6, #0
 8009bc4:	42a6      	cmp	r6, r4
 8009bc6:	d109      	bne.n	8009bdc <__libc_init_array+0x24>
 8009bc8:	4d0b      	ldr	r5, [pc, #44]	@ (8009bf8 <__libc_init_array+0x40>)
 8009bca:	4c0c      	ldr	r4, [pc, #48]	@ (8009bfc <__libc_init_array+0x44>)
 8009bcc:	f000 ff6c 	bl	800aaa8 <_init>
 8009bd0:	1b64      	subs	r4, r4, r5
 8009bd2:	10a4      	asrs	r4, r4, #2
 8009bd4:	2600      	movs	r6, #0
 8009bd6:	42a6      	cmp	r6, r4
 8009bd8:	d105      	bne.n	8009be6 <__libc_init_array+0x2e>
 8009bda:	bd70      	pop	{r4, r5, r6, pc}
 8009bdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009be0:	4798      	blx	r3
 8009be2:	3601      	adds	r6, #1
 8009be4:	e7ee      	b.n	8009bc4 <__libc_init_array+0xc>
 8009be6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bea:	4798      	blx	r3
 8009bec:	3601      	adds	r6, #1
 8009bee:	e7f2      	b.n	8009bd6 <__libc_init_array+0x1e>
 8009bf0:	0800adc4 	.word	0x0800adc4
 8009bf4:	0800adc4 	.word	0x0800adc4
 8009bf8:	0800adc4 	.word	0x0800adc4
 8009bfc:	0800adc8 	.word	0x0800adc8

08009c00 <__retarget_lock_init_recursive>:
 8009c00:	4770      	bx	lr

08009c02 <__retarget_lock_acquire_recursive>:
 8009c02:	4770      	bx	lr

08009c04 <__retarget_lock_release_recursive>:
 8009c04:	4770      	bx	lr

08009c06 <memcpy>:
 8009c06:	440a      	add	r2, r1
 8009c08:	4291      	cmp	r1, r2
 8009c0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c0e:	d100      	bne.n	8009c12 <memcpy+0xc>
 8009c10:	4770      	bx	lr
 8009c12:	b510      	push	{r4, lr}
 8009c14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c1c:	4291      	cmp	r1, r2
 8009c1e:	d1f9      	bne.n	8009c14 <memcpy+0xe>
 8009c20:	bd10      	pop	{r4, pc}
	...

08009c24 <_free_r>:
 8009c24:	b538      	push	{r3, r4, r5, lr}
 8009c26:	4605      	mov	r5, r0
 8009c28:	2900      	cmp	r1, #0
 8009c2a:	d041      	beq.n	8009cb0 <_free_r+0x8c>
 8009c2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c30:	1f0c      	subs	r4, r1, #4
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	bfb8      	it	lt
 8009c36:	18e4      	addlt	r4, r4, r3
 8009c38:	f000 f8e0 	bl	8009dfc <__malloc_lock>
 8009c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8009cb4 <_free_r+0x90>)
 8009c3e:	6813      	ldr	r3, [r2, #0]
 8009c40:	b933      	cbnz	r3, 8009c50 <_free_r+0x2c>
 8009c42:	6063      	str	r3, [r4, #4]
 8009c44:	6014      	str	r4, [r2, #0]
 8009c46:	4628      	mov	r0, r5
 8009c48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c4c:	f000 b8dc 	b.w	8009e08 <__malloc_unlock>
 8009c50:	42a3      	cmp	r3, r4
 8009c52:	d908      	bls.n	8009c66 <_free_r+0x42>
 8009c54:	6820      	ldr	r0, [r4, #0]
 8009c56:	1821      	adds	r1, r4, r0
 8009c58:	428b      	cmp	r3, r1
 8009c5a:	bf01      	itttt	eq
 8009c5c:	6819      	ldreq	r1, [r3, #0]
 8009c5e:	685b      	ldreq	r3, [r3, #4]
 8009c60:	1809      	addeq	r1, r1, r0
 8009c62:	6021      	streq	r1, [r4, #0]
 8009c64:	e7ed      	b.n	8009c42 <_free_r+0x1e>
 8009c66:	461a      	mov	r2, r3
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	b10b      	cbz	r3, 8009c70 <_free_r+0x4c>
 8009c6c:	42a3      	cmp	r3, r4
 8009c6e:	d9fa      	bls.n	8009c66 <_free_r+0x42>
 8009c70:	6811      	ldr	r1, [r2, #0]
 8009c72:	1850      	adds	r0, r2, r1
 8009c74:	42a0      	cmp	r0, r4
 8009c76:	d10b      	bne.n	8009c90 <_free_r+0x6c>
 8009c78:	6820      	ldr	r0, [r4, #0]
 8009c7a:	4401      	add	r1, r0
 8009c7c:	1850      	adds	r0, r2, r1
 8009c7e:	4283      	cmp	r3, r0
 8009c80:	6011      	str	r1, [r2, #0]
 8009c82:	d1e0      	bne.n	8009c46 <_free_r+0x22>
 8009c84:	6818      	ldr	r0, [r3, #0]
 8009c86:	685b      	ldr	r3, [r3, #4]
 8009c88:	6053      	str	r3, [r2, #4]
 8009c8a:	4408      	add	r0, r1
 8009c8c:	6010      	str	r0, [r2, #0]
 8009c8e:	e7da      	b.n	8009c46 <_free_r+0x22>
 8009c90:	d902      	bls.n	8009c98 <_free_r+0x74>
 8009c92:	230c      	movs	r3, #12
 8009c94:	602b      	str	r3, [r5, #0]
 8009c96:	e7d6      	b.n	8009c46 <_free_r+0x22>
 8009c98:	6820      	ldr	r0, [r4, #0]
 8009c9a:	1821      	adds	r1, r4, r0
 8009c9c:	428b      	cmp	r3, r1
 8009c9e:	bf04      	itt	eq
 8009ca0:	6819      	ldreq	r1, [r3, #0]
 8009ca2:	685b      	ldreq	r3, [r3, #4]
 8009ca4:	6063      	str	r3, [r4, #4]
 8009ca6:	bf04      	itt	eq
 8009ca8:	1809      	addeq	r1, r1, r0
 8009caa:	6021      	streq	r1, [r4, #0]
 8009cac:	6054      	str	r4, [r2, #4]
 8009cae:	e7ca      	b.n	8009c46 <_free_r+0x22>
 8009cb0:	bd38      	pop	{r3, r4, r5, pc}
 8009cb2:	bf00      	nop
 8009cb4:	200033fc 	.word	0x200033fc

08009cb8 <sbrk_aligned>:
 8009cb8:	b570      	push	{r4, r5, r6, lr}
 8009cba:	4e0f      	ldr	r6, [pc, #60]	@ (8009cf8 <sbrk_aligned+0x40>)
 8009cbc:	460c      	mov	r4, r1
 8009cbe:	6831      	ldr	r1, [r6, #0]
 8009cc0:	4605      	mov	r5, r0
 8009cc2:	b911      	cbnz	r1, 8009cca <sbrk_aligned+0x12>
 8009cc4:	f000 fe26 	bl	800a914 <_sbrk_r>
 8009cc8:	6030      	str	r0, [r6, #0]
 8009cca:	4621      	mov	r1, r4
 8009ccc:	4628      	mov	r0, r5
 8009cce:	f000 fe21 	bl	800a914 <_sbrk_r>
 8009cd2:	1c43      	adds	r3, r0, #1
 8009cd4:	d103      	bne.n	8009cde <sbrk_aligned+0x26>
 8009cd6:	f04f 34ff 	mov.w	r4, #4294967295
 8009cda:	4620      	mov	r0, r4
 8009cdc:	bd70      	pop	{r4, r5, r6, pc}
 8009cde:	1cc4      	adds	r4, r0, #3
 8009ce0:	f024 0403 	bic.w	r4, r4, #3
 8009ce4:	42a0      	cmp	r0, r4
 8009ce6:	d0f8      	beq.n	8009cda <sbrk_aligned+0x22>
 8009ce8:	1a21      	subs	r1, r4, r0
 8009cea:	4628      	mov	r0, r5
 8009cec:	f000 fe12 	bl	800a914 <_sbrk_r>
 8009cf0:	3001      	adds	r0, #1
 8009cf2:	d1f2      	bne.n	8009cda <sbrk_aligned+0x22>
 8009cf4:	e7ef      	b.n	8009cd6 <sbrk_aligned+0x1e>
 8009cf6:	bf00      	nop
 8009cf8:	200033f8 	.word	0x200033f8

08009cfc <_malloc_r>:
 8009cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d00:	1ccd      	adds	r5, r1, #3
 8009d02:	f025 0503 	bic.w	r5, r5, #3
 8009d06:	3508      	adds	r5, #8
 8009d08:	2d0c      	cmp	r5, #12
 8009d0a:	bf38      	it	cc
 8009d0c:	250c      	movcc	r5, #12
 8009d0e:	2d00      	cmp	r5, #0
 8009d10:	4606      	mov	r6, r0
 8009d12:	db01      	blt.n	8009d18 <_malloc_r+0x1c>
 8009d14:	42a9      	cmp	r1, r5
 8009d16:	d904      	bls.n	8009d22 <_malloc_r+0x26>
 8009d18:	230c      	movs	r3, #12
 8009d1a:	6033      	str	r3, [r6, #0]
 8009d1c:	2000      	movs	r0, #0
 8009d1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009df8 <_malloc_r+0xfc>
 8009d26:	f000 f869 	bl	8009dfc <__malloc_lock>
 8009d2a:	f8d8 3000 	ldr.w	r3, [r8]
 8009d2e:	461c      	mov	r4, r3
 8009d30:	bb44      	cbnz	r4, 8009d84 <_malloc_r+0x88>
 8009d32:	4629      	mov	r1, r5
 8009d34:	4630      	mov	r0, r6
 8009d36:	f7ff ffbf 	bl	8009cb8 <sbrk_aligned>
 8009d3a:	1c43      	adds	r3, r0, #1
 8009d3c:	4604      	mov	r4, r0
 8009d3e:	d158      	bne.n	8009df2 <_malloc_r+0xf6>
 8009d40:	f8d8 4000 	ldr.w	r4, [r8]
 8009d44:	4627      	mov	r7, r4
 8009d46:	2f00      	cmp	r7, #0
 8009d48:	d143      	bne.n	8009dd2 <_malloc_r+0xd6>
 8009d4a:	2c00      	cmp	r4, #0
 8009d4c:	d04b      	beq.n	8009de6 <_malloc_r+0xea>
 8009d4e:	6823      	ldr	r3, [r4, #0]
 8009d50:	4639      	mov	r1, r7
 8009d52:	4630      	mov	r0, r6
 8009d54:	eb04 0903 	add.w	r9, r4, r3
 8009d58:	f000 fddc 	bl	800a914 <_sbrk_r>
 8009d5c:	4581      	cmp	r9, r0
 8009d5e:	d142      	bne.n	8009de6 <_malloc_r+0xea>
 8009d60:	6821      	ldr	r1, [r4, #0]
 8009d62:	1a6d      	subs	r5, r5, r1
 8009d64:	4629      	mov	r1, r5
 8009d66:	4630      	mov	r0, r6
 8009d68:	f7ff ffa6 	bl	8009cb8 <sbrk_aligned>
 8009d6c:	3001      	adds	r0, #1
 8009d6e:	d03a      	beq.n	8009de6 <_malloc_r+0xea>
 8009d70:	6823      	ldr	r3, [r4, #0]
 8009d72:	442b      	add	r3, r5
 8009d74:	6023      	str	r3, [r4, #0]
 8009d76:	f8d8 3000 	ldr.w	r3, [r8]
 8009d7a:	685a      	ldr	r2, [r3, #4]
 8009d7c:	bb62      	cbnz	r2, 8009dd8 <_malloc_r+0xdc>
 8009d7e:	f8c8 7000 	str.w	r7, [r8]
 8009d82:	e00f      	b.n	8009da4 <_malloc_r+0xa8>
 8009d84:	6822      	ldr	r2, [r4, #0]
 8009d86:	1b52      	subs	r2, r2, r5
 8009d88:	d420      	bmi.n	8009dcc <_malloc_r+0xd0>
 8009d8a:	2a0b      	cmp	r2, #11
 8009d8c:	d917      	bls.n	8009dbe <_malloc_r+0xc2>
 8009d8e:	1961      	adds	r1, r4, r5
 8009d90:	42a3      	cmp	r3, r4
 8009d92:	6025      	str	r5, [r4, #0]
 8009d94:	bf18      	it	ne
 8009d96:	6059      	strne	r1, [r3, #4]
 8009d98:	6863      	ldr	r3, [r4, #4]
 8009d9a:	bf08      	it	eq
 8009d9c:	f8c8 1000 	streq.w	r1, [r8]
 8009da0:	5162      	str	r2, [r4, r5]
 8009da2:	604b      	str	r3, [r1, #4]
 8009da4:	4630      	mov	r0, r6
 8009da6:	f000 f82f 	bl	8009e08 <__malloc_unlock>
 8009daa:	f104 000b 	add.w	r0, r4, #11
 8009dae:	1d23      	adds	r3, r4, #4
 8009db0:	f020 0007 	bic.w	r0, r0, #7
 8009db4:	1ac2      	subs	r2, r0, r3
 8009db6:	bf1c      	itt	ne
 8009db8:	1a1b      	subne	r3, r3, r0
 8009dba:	50a3      	strne	r3, [r4, r2]
 8009dbc:	e7af      	b.n	8009d1e <_malloc_r+0x22>
 8009dbe:	6862      	ldr	r2, [r4, #4]
 8009dc0:	42a3      	cmp	r3, r4
 8009dc2:	bf0c      	ite	eq
 8009dc4:	f8c8 2000 	streq.w	r2, [r8]
 8009dc8:	605a      	strne	r2, [r3, #4]
 8009dca:	e7eb      	b.n	8009da4 <_malloc_r+0xa8>
 8009dcc:	4623      	mov	r3, r4
 8009dce:	6864      	ldr	r4, [r4, #4]
 8009dd0:	e7ae      	b.n	8009d30 <_malloc_r+0x34>
 8009dd2:	463c      	mov	r4, r7
 8009dd4:	687f      	ldr	r7, [r7, #4]
 8009dd6:	e7b6      	b.n	8009d46 <_malloc_r+0x4a>
 8009dd8:	461a      	mov	r2, r3
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	42a3      	cmp	r3, r4
 8009dde:	d1fb      	bne.n	8009dd8 <_malloc_r+0xdc>
 8009de0:	2300      	movs	r3, #0
 8009de2:	6053      	str	r3, [r2, #4]
 8009de4:	e7de      	b.n	8009da4 <_malloc_r+0xa8>
 8009de6:	230c      	movs	r3, #12
 8009de8:	6033      	str	r3, [r6, #0]
 8009dea:	4630      	mov	r0, r6
 8009dec:	f000 f80c 	bl	8009e08 <__malloc_unlock>
 8009df0:	e794      	b.n	8009d1c <_malloc_r+0x20>
 8009df2:	6005      	str	r5, [r0, #0]
 8009df4:	e7d6      	b.n	8009da4 <_malloc_r+0xa8>
 8009df6:	bf00      	nop
 8009df8:	200033fc 	.word	0x200033fc

08009dfc <__malloc_lock>:
 8009dfc:	4801      	ldr	r0, [pc, #4]	@ (8009e04 <__malloc_lock+0x8>)
 8009dfe:	f7ff bf00 	b.w	8009c02 <__retarget_lock_acquire_recursive>
 8009e02:	bf00      	nop
 8009e04:	200033f4 	.word	0x200033f4

08009e08 <__malloc_unlock>:
 8009e08:	4801      	ldr	r0, [pc, #4]	@ (8009e10 <__malloc_unlock+0x8>)
 8009e0a:	f7ff befb 	b.w	8009c04 <__retarget_lock_release_recursive>
 8009e0e:	bf00      	nop
 8009e10:	200033f4 	.word	0x200033f4

08009e14 <__ssputs_r>:
 8009e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e18:	688e      	ldr	r6, [r1, #8]
 8009e1a:	461f      	mov	r7, r3
 8009e1c:	42be      	cmp	r6, r7
 8009e1e:	680b      	ldr	r3, [r1, #0]
 8009e20:	4682      	mov	sl, r0
 8009e22:	460c      	mov	r4, r1
 8009e24:	4690      	mov	r8, r2
 8009e26:	d82d      	bhi.n	8009e84 <__ssputs_r+0x70>
 8009e28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009e30:	d026      	beq.n	8009e80 <__ssputs_r+0x6c>
 8009e32:	6965      	ldr	r5, [r4, #20]
 8009e34:	6909      	ldr	r1, [r1, #16]
 8009e36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e3a:	eba3 0901 	sub.w	r9, r3, r1
 8009e3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e42:	1c7b      	adds	r3, r7, #1
 8009e44:	444b      	add	r3, r9
 8009e46:	106d      	asrs	r5, r5, #1
 8009e48:	429d      	cmp	r5, r3
 8009e4a:	bf38      	it	cc
 8009e4c:	461d      	movcc	r5, r3
 8009e4e:	0553      	lsls	r3, r2, #21
 8009e50:	d527      	bpl.n	8009ea2 <__ssputs_r+0x8e>
 8009e52:	4629      	mov	r1, r5
 8009e54:	f7ff ff52 	bl	8009cfc <_malloc_r>
 8009e58:	4606      	mov	r6, r0
 8009e5a:	b360      	cbz	r0, 8009eb6 <__ssputs_r+0xa2>
 8009e5c:	6921      	ldr	r1, [r4, #16]
 8009e5e:	464a      	mov	r2, r9
 8009e60:	f7ff fed1 	bl	8009c06 <memcpy>
 8009e64:	89a3      	ldrh	r3, [r4, #12]
 8009e66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e6e:	81a3      	strh	r3, [r4, #12]
 8009e70:	6126      	str	r6, [r4, #16]
 8009e72:	6165      	str	r5, [r4, #20]
 8009e74:	444e      	add	r6, r9
 8009e76:	eba5 0509 	sub.w	r5, r5, r9
 8009e7a:	6026      	str	r6, [r4, #0]
 8009e7c:	60a5      	str	r5, [r4, #8]
 8009e7e:	463e      	mov	r6, r7
 8009e80:	42be      	cmp	r6, r7
 8009e82:	d900      	bls.n	8009e86 <__ssputs_r+0x72>
 8009e84:	463e      	mov	r6, r7
 8009e86:	6820      	ldr	r0, [r4, #0]
 8009e88:	4632      	mov	r2, r6
 8009e8a:	4641      	mov	r1, r8
 8009e8c:	f000 fd28 	bl	800a8e0 <memmove>
 8009e90:	68a3      	ldr	r3, [r4, #8]
 8009e92:	1b9b      	subs	r3, r3, r6
 8009e94:	60a3      	str	r3, [r4, #8]
 8009e96:	6823      	ldr	r3, [r4, #0]
 8009e98:	4433      	add	r3, r6
 8009e9a:	6023      	str	r3, [r4, #0]
 8009e9c:	2000      	movs	r0, #0
 8009e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ea2:	462a      	mov	r2, r5
 8009ea4:	f000 fd46 	bl	800a934 <_realloc_r>
 8009ea8:	4606      	mov	r6, r0
 8009eaa:	2800      	cmp	r0, #0
 8009eac:	d1e0      	bne.n	8009e70 <__ssputs_r+0x5c>
 8009eae:	6921      	ldr	r1, [r4, #16]
 8009eb0:	4650      	mov	r0, sl
 8009eb2:	f7ff feb7 	bl	8009c24 <_free_r>
 8009eb6:	230c      	movs	r3, #12
 8009eb8:	f8ca 3000 	str.w	r3, [sl]
 8009ebc:	89a3      	ldrh	r3, [r4, #12]
 8009ebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ec2:	81a3      	strh	r3, [r4, #12]
 8009ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ec8:	e7e9      	b.n	8009e9e <__ssputs_r+0x8a>
	...

08009ecc <_svfiprintf_r>:
 8009ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed0:	4698      	mov	r8, r3
 8009ed2:	898b      	ldrh	r3, [r1, #12]
 8009ed4:	061b      	lsls	r3, r3, #24
 8009ed6:	b09d      	sub	sp, #116	@ 0x74
 8009ed8:	4607      	mov	r7, r0
 8009eda:	460d      	mov	r5, r1
 8009edc:	4614      	mov	r4, r2
 8009ede:	d510      	bpl.n	8009f02 <_svfiprintf_r+0x36>
 8009ee0:	690b      	ldr	r3, [r1, #16]
 8009ee2:	b973      	cbnz	r3, 8009f02 <_svfiprintf_r+0x36>
 8009ee4:	2140      	movs	r1, #64	@ 0x40
 8009ee6:	f7ff ff09 	bl	8009cfc <_malloc_r>
 8009eea:	6028      	str	r0, [r5, #0]
 8009eec:	6128      	str	r0, [r5, #16]
 8009eee:	b930      	cbnz	r0, 8009efe <_svfiprintf_r+0x32>
 8009ef0:	230c      	movs	r3, #12
 8009ef2:	603b      	str	r3, [r7, #0]
 8009ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ef8:	b01d      	add	sp, #116	@ 0x74
 8009efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009efe:	2340      	movs	r3, #64	@ 0x40
 8009f00:	616b      	str	r3, [r5, #20]
 8009f02:	2300      	movs	r3, #0
 8009f04:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f06:	2320      	movs	r3, #32
 8009f08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f10:	2330      	movs	r3, #48	@ 0x30
 8009f12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a0b0 <_svfiprintf_r+0x1e4>
 8009f16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f1a:	f04f 0901 	mov.w	r9, #1
 8009f1e:	4623      	mov	r3, r4
 8009f20:	469a      	mov	sl, r3
 8009f22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f26:	b10a      	cbz	r2, 8009f2c <_svfiprintf_r+0x60>
 8009f28:	2a25      	cmp	r2, #37	@ 0x25
 8009f2a:	d1f9      	bne.n	8009f20 <_svfiprintf_r+0x54>
 8009f2c:	ebba 0b04 	subs.w	fp, sl, r4
 8009f30:	d00b      	beq.n	8009f4a <_svfiprintf_r+0x7e>
 8009f32:	465b      	mov	r3, fp
 8009f34:	4622      	mov	r2, r4
 8009f36:	4629      	mov	r1, r5
 8009f38:	4638      	mov	r0, r7
 8009f3a:	f7ff ff6b 	bl	8009e14 <__ssputs_r>
 8009f3e:	3001      	adds	r0, #1
 8009f40:	f000 80a7 	beq.w	800a092 <_svfiprintf_r+0x1c6>
 8009f44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f46:	445a      	add	r2, fp
 8009f48:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f4a:	f89a 3000 	ldrb.w	r3, [sl]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	f000 809f 	beq.w	800a092 <_svfiprintf_r+0x1c6>
 8009f54:	2300      	movs	r3, #0
 8009f56:	f04f 32ff 	mov.w	r2, #4294967295
 8009f5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f5e:	f10a 0a01 	add.w	sl, sl, #1
 8009f62:	9304      	str	r3, [sp, #16]
 8009f64:	9307      	str	r3, [sp, #28]
 8009f66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f6c:	4654      	mov	r4, sl
 8009f6e:	2205      	movs	r2, #5
 8009f70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f74:	484e      	ldr	r0, [pc, #312]	@ (800a0b0 <_svfiprintf_r+0x1e4>)
 8009f76:	f7f6 f92b 	bl	80001d0 <memchr>
 8009f7a:	9a04      	ldr	r2, [sp, #16]
 8009f7c:	b9d8      	cbnz	r0, 8009fb6 <_svfiprintf_r+0xea>
 8009f7e:	06d0      	lsls	r0, r2, #27
 8009f80:	bf44      	itt	mi
 8009f82:	2320      	movmi	r3, #32
 8009f84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f88:	0711      	lsls	r1, r2, #28
 8009f8a:	bf44      	itt	mi
 8009f8c:	232b      	movmi	r3, #43	@ 0x2b
 8009f8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f92:	f89a 3000 	ldrb.w	r3, [sl]
 8009f96:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f98:	d015      	beq.n	8009fc6 <_svfiprintf_r+0xfa>
 8009f9a:	9a07      	ldr	r2, [sp, #28]
 8009f9c:	4654      	mov	r4, sl
 8009f9e:	2000      	movs	r0, #0
 8009fa0:	f04f 0c0a 	mov.w	ip, #10
 8009fa4:	4621      	mov	r1, r4
 8009fa6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009faa:	3b30      	subs	r3, #48	@ 0x30
 8009fac:	2b09      	cmp	r3, #9
 8009fae:	d94b      	bls.n	800a048 <_svfiprintf_r+0x17c>
 8009fb0:	b1b0      	cbz	r0, 8009fe0 <_svfiprintf_r+0x114>
 8009fb2:	9207      	str	r2, [sp, #28]
 8009fb4:	e014      	b.n	8009fe0 <_svfiprintf_r+0x114>
 8009fb6:	eba0 0308 	sub.w	r3, r0, r8
 8009fba:	fa09 f303 	lsl.w	r3, r9, r3
 8009fbe:	4313      	orrs	r3, r2
 8009fc0:	9304      	str	r3, [sp, #16]
 8009fc2:	46a2      	mov	sl, r4
 8009fc4:	e7d2      	b.n	8009f6c <_svfiprintf_r+0xa0>
 8009fc6:	9b03      	ldr	r3, [sp, #12]
 8009fc8:	1d19      	adds	r1, r3, #4
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	9103      	str	r1, [sp, #12]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	bfbb      	ittet	lt
 8009fd2:	425b      	neglt	r3, r3
 8009fd4:	f042 0202 	orrlt.w	r2, r2, #2
 8009fd8:	9307      	strge	r3, [sp, #28]
 8009fda:	9307      	strlt	r3, [sp, #28]
 8009fdc:	bfb8      	it	lt
 8009fde:	9204      	strlt	r2, [sp, #16]
 8009fe0:	7823      	ldrb	r3, [r4, #0]
 8009fe2:	2b2e      	cmp	r3, #46	@ 0x2e
 8009fe4:	d10a      	bne.n	8009ffc <_svfiprintf_r+0x130>
 8009fe6:	7863      	ldrb	r3, [r4, #1]
 8009fe8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fea:	d132      	bne.n	800a052 <_svfiprintf_r+0x186>
 8009fec:	9b03      	ldr	r3, [sp, #12]
 8009fee:	1d1a      	adds	r2, r3, #4
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	9203      	str	r2, [sp, #12]
 8009ff4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009ff8:	3402      	adds	r4, #2
 8009ffa:	9305      	str	r3, [sp, #20]
 8009ffc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a0c0 <_svfiprintf_r+0x1f4>
 800a000:	7821      	ldrb	r1, [r4, #0]
 800a002:	2203      	movs	r2, #3
 800a004:	4650      	mov	r0, sl
 800a006:	f7f6 f8e3 	bl	80001d0 <memchr>
 800a00a:	b138      	cbz	r0, 800a01c <_svfiprintf_r+0x150>
 800a00c:	9b04      	ldr	r3, [sp, #16]
 800a00e:	eba0 000a 	sub.w	r0, r0, sl
 800a012:	2240      	movs	r2, #64	@ 0x40
 800a014:	4082      	lsls	r2, r0
 800a016:	4313      	orrs	r3, r2
 800a018:	3401      	adds	r4, #1
 800a01a:	9304      	str	r3, [sp, #16]
 800a01c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a020:	4824      	ldr	r0, [pc, #144]	@ (800a0b4 <_svfiprintf_r+0x1e8>)
 800a022:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a026:	2206      	movs	r2, #6
 800a028:	f7f6 f8d2 	bl	80001d0 <memchr>
 800a02c:	2800      	cmp	r0, #0
 800a02e:	d036      	beq.n	800a09e <_svfiprintf_r+0x1d2>
 800a030:	4b21      	ldr	r3, [pc, #132]	@ (800a0b8 <_svfiprintf_r+0x1ec>)
 800a032:	bb1b      	cbnz	r3, 800a07c <_svfiprintf_r+0x1b0>
 800a034:	9b03      	ldr	r3, [sp, #12]
 800a036:	3307      	adds	r3, #7
 800a038:	f023 0307 	bic.w	r3, r3, #7
 800a03c:	3308      	adds	r3, #8
 800a03e:	9303      	str	r3, [sp, #12]
 800a040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a042:	4433      	add	r3, r6
 800a044:	9309      	str	r3, [sp, #36]	@ 0x24
 800a046:	e76a      	b.n	8009f1e <_svfiprintf_r+0x52>
 800a048:	fb0c 3202 	mla	r2, ip, r2, r3
 800a04c:	460c      	mov	r4, r1
 800a04e:	2001      	movs	r0, #1
 800a050:	e7a8      	b.n	8009fa4 <_svfiprintf_r+0xd8>
 800a052:	2300      	movs	r3, #0
 800a054:	3401      	adds	r4, #1
 800a056:	9305      	str	r3, [sp, #20]
 800a058:	4619      	mov	r1, r3
 800a05a:	f04f 0c0a 	mov.w	ip, #10
 800a05e:	4620      	mov	r0, r4
 800a060:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a064:	3a30      	subs	r2, #48	@ 0x30
 800a066:	2a09      	cmp	r2, #9
 800a068:	d903      	bls.n	800a072 <_svfiprintf_r+0x1a6>
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d0c6      	beq.n	8009ffc <_svfiprintf_r+0x130>
 800a06e:	9105      	str	r1, [sp, #20]
 800a070:	e7c4      	b.n	8009ffc <_svfiprintf_r+0x130>
 800a072:	fb0c 2101 	mla	r1, ip, r1, r2
 800a076:	4604      	mov	r4, r0
 800a078:	2301      	movs	r3, #1
 800a07a:	e7f0      	b.n	800a05e <_svfiprintf_r+0x192>
 800a07c:	ab03      	add	r3, sp, #12
 800a07e:	9300      	str	r3, [sp, #0]
 800a080:	462a      	mov	r2, r5
 800a082:	4b0e      	ldr	r3, [pc, #56]	@ (800a0bc <_svfiprintf_r+0x1f0>)
 800a084:	a904      	add	r1, sp, #16
 800a086:	4638      	mov	r0, r7
 800a088:	f3af 8000 	nop.w
 800a08c:	1c42      	adds	r2, r0, #1
 800a08e:	4606      	mov	r6, r0
 800a090:	d1d6      	bne.n	800a040 <_svfiprintf_r+0x174>
 800a092:	89ab      	ldrh	r3, [r5, #12]
 800a094:	065b      	lsls	r3, r3, #25
 800a096:	f53f af2d 	bmi.w	8009ef4 <_svfiprintf_r+0x28>
 800a09a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a09c:	e72c      	b.n	8009ef8 <_svfiprintf_r+0x2c>
 800a09e:	ab03      	add	r3, sp, #12
 800a0a0:	9300      	str	r3, [sp, #0]
 800a0a2:	462a      	mov	r2, r5
 800a0a4:	4b05      	ldr	r3, [pc, #20]	@ (800a0bc <_svfiprintf_r+0x1f0>)
 800a0a6:	a904      	add	r1, sp, #16
 800a0a8:	4638      	mov	r0, r7
 800a0aa:	f000 f9bb 	bl	800a424 <_printf_i>
 800a0ae:	e7ed      	b.n	800a08c <_svfiprintf_r+0x1c0>
 800a0b0:	0800ad89 	.word	0x0800ad89
 800a0b4:	0800ad93 	.word	0x0800ad93
 800a0b8:	00000000 	.word	0x00000000
 800a0bc:	08009e15 	.word	0x08009e15
 800a0c0:	0800ad8f 	.word	0x0800ad8f

0800a0c4 <__sfputc_r>:
 800a0c4:	6893      	ldr	r3, [r2, #8]
 800a0c6:	3b01      	subs	r3, #1
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	b410      	push	{r4}
 800a0cc:	6093      	str	r3, [r2, #8]
 800a0ce:	da08      	bge.n	800a0e2 <__sfputc_r+0x1e>
 800a0d0:	6994      	ldr	r4, [r2, #24]
 800a0d2:	42a3      	cmp	r3, r4
 800a0d4:	db01      	blt.n	800a0da <__sfputc_r+0x16>
 800a0d6:	290a      	cmp	r1, #10
 800a0d8:	d103      	bne.n	800a0e2 <__sfputc_r+0x1e>
 800a0da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0de:	f000 bb6b 	b.w	800a7b8 <__swbuf_r>
 800a0e2:	6813      	ldr	r3, [r2, #0]
 800a0e4:	1c58      	adds	r0, r3, #1
 800a0e6:	6010      	str	r0, [r2, #0]
 800a0e8:	7019      	strb	r1, [r3, #0]
 800a0ea:	4608      	mov	r0, r1
 800a0ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0f0:	4770      	bx	lr

0800a0f2 <__sfputs_r>:
 800a0f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0f4:	4606      	mov	r6, r0
 800a0f6:	460f      	mov	r7, r1
 800a0f8:	4614      	mov	r4, r2
 800a0fa:	18d5      	adds	r5, r2, r3
 800a0fc:	42ac      	cmp	r4, r5
 800a0fe:	d101      	bne.n	800a104 <__sfputs_r+0x12>
 800a100:	2000      	movs	r0, #0
 800a102:	e007      	b.n	800a114 <__sfputs_r+0x22>
 800a104:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a108:	463a      	mov	r2, r7
 800a10a:	4630      	mov	r0, r6
 800a10c:	f7ff ffda 	bl	800a0c4 <__sfputc_r>
 800a110:	1c43      	adds	r3, r0, #1
 800a112:	d1f3      	bne.n	800a0fc <__sfputs_r+0xa>
 800a114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a118 <_vfiprintf_r>:
 800a118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a11c:	460d      	mov	r5, r1
 800a11e:	b09d      	sub	sp, #116	@ 0x74
 800a120:	4614      	mov	r4, r2
 800a122:	4698      	mov	r8, r3
 800a124:	4606      	mov	r6, r0
 800a126:	b118      	cbz	r0, 800a130 <_vfiprintf_r+0x18>
 800a128:	6a03      	ldr	r3, [r0, #32]
 800a12a:	b90b      	cbnz	r3, 800a130 <_vfiprintf_r+0x18>
 800a12c:	f7ff fbd0 	bl	80098d0 <__sinit>
 800a130:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a132:	07d9      	lsls	r1, r3, #31
 800a134:	d405      	bmi.n	800a142 <_vfiprintf_r+0x2a>
 800a136:	89ab      	ldrh	r3, [r5, #12]
 800a138:	059a      	lsls	r2, r3, #22
 800a13a:	d402      	bmi.n	800a142 <_vfiprintf_r+0x2a>
 800a13c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a13e:	f7ff fd60 	bl	8009c02 <__retarget_lock_acquire_recursive>
 800a142:	89ab      	ldrh	r3, [r5, #12]
 800a144:	071b      	lsls	r3, r3, #28
 800a146:	d501      	bpl.n	800a14c <_vfiprintf_r+0x34>
 800a148:	692b      	ldr	r3, [r5, #16]
 800a14a:	b99b      	cbnz	r3, 800a174 <_vfiprintf_r+0x5c>
 800a14c:	4629      	mov	r1, r5
 800a14e:	4630      	mov	r0, r6
 800a150:	f000 fb70 	bl	800a834 <__swsetup_r>
 800a154:	b170      	cbz	r0, 800a174 <_vfiprintf_r+0x5c>
 800a156:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a158:	07dc      	lsls	r4, r3, #31
 800a15a:	d504      	bpl.n	800a166 <_vfiprintf_r+0x4e>
 800a15c:	f04f 30ff 	mov.w	r0, #4294967295
 800a160:	b01d      	add	sp, #116	@ 0x74
 800a162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a166:	89ab      	ldrh	r3, [r5, #12]
 800a168:	0598      	lsls	r0, r3, #22
 800a16a:	d4f7      	bmi.n	800a15c <_vfiprintf_r+0x44>
 800a16c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a16e:	f7ff fd49 	bl	8009c04 <__retarget_lock_release_recursive>
 800a172:	e7f3      	b.n	800a15c <_vfiprintf_r+0x44>
 800a174:	2300      	movs	r3, #0
 800a176:	9309      	str	r3, [sp, #36]	@ 0x24
 800a178:	2320      	movs	r3, #32
 800a17a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a17e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a182:	2330      	movs	r3, #48	@ 0x30
 800a184:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a334 <_vfiprintf_r+0x21c>
 800a188:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a18c:	f04f 0901 	mov.w	r9, #1
 800a190:	4623      	mov	r3, r4
 800a192:	469a      	mov	sl, r3
 800a194:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a198:	b10a      	cbz	r2, 800a19e <_vfiprintf_r+0x86>
 800a19a:	2a25      	cmp	r2, #37	@ 0x25
 800a19c:	d1f9      	bne.n	800a192 <_vfiprintf_r+0x7a>
 800a19e:	ebba 0b04 	subs.w	fp, sl, r4
 800a1a2:	d00b      	beq.n	800a1bc <_vfiprintf_r+0xa4>
 800a1a4:	465b      	mov	r3, fp
 800a1a6:	4622      	mov	r2, r4
 800a1a8:	4629      	mov	r1, r5
 800a1aa:	4630      	mov	r0, r6
 800a1ac:	f7ff ffa1 	bl	800a0f2 <__sfputs_r>
 800a1b0:	3001      	adds	r0, #1
 800a1b2:	f000 80a7 	beq.w	800a304 <_vfiprintf_r+0x1ec>
 800a1b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1b8:	445a      	add	r2, fp
 800a1ba:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1bc:	f89a 3000 	ldrb.w	r3, [sl]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	f000 809f 	beq.w	800a304 <_vfiprintf_r+0x1ec>
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	f04f 32ff 	mov.w	r2, #4294967295
 800a1cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1d0:	f10a 0a01 	add.w	sl, sl, #1
 800a1d4:	9304      	str	r3, [sp, #16]
 800a1d6:	9307      	str	r3, [sp, #28]
 800a1d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1dc:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1de:	4654      	mov	r4, sl
 800a1e0:	2205      	movs	r2, #5
 800a1e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1e6:	4853      	ldr	r0, [pc, #332]	@ (800a334 <_vfiprintf_r+0x21c>)
 800a1e8:	f7f5 fff2 	bl	80001d0 <memchr>
 800a1ec:	9a04      	ldr	r2, [sp, #16]
 800a1ee:	b9d8      	cbnz	r0, 800a228 <_vfiprintf_r+0x110>
 800a1f0:	06d1      	lsls	r1, r2, #27
 800a1f2:	bf44      	itt	mi
 800a1f4:	2320      	movmi	r3, #32
 800a1f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1fa:	0713      	lsls	r3, r2, #28
 800a1fc:	bf44      	itt	mi
 800a1fe:	232b      	movmi	r3, #43	@ 0x2b
 800a200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a204:	f89a 3000 	ldrb.w	r3, [sl]
 800a208:	2b2a      	cmp	r3, #42	@ 0x2a
 800a20a:	d015      	beq.n	800a238 <_vfiprintf_r+0x120>
 800a20c:	9a07      	ldr	r2, [sp, #28]
 800a20e:	4654      	mov	r4, sl
 800a210:	2000      	movs	r0, #0
 800a212:	f04f 0c0a 	mov.w	ip, #10
 800a216:	4621      	mov	r1, r4
 800a218:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a21c:	3b30      	subs	r3, #48	@ 0x30
 800a21e:	2b09      	cmp	r3, #9
 800a220:	d94b      	bls.n	800a2ba <_vfiprintf_r+0x1a2>
 800a222:	b1b0      	cbz	r0, 800a252 <_vfiprintf_r+0x13a>
 800a224:	9207      	str	r2, [sp, #28]
 800a226:	e014      	b.n	800a252 <_vfiprintf_r+0x13a>
 800a228:	eba0 0308 	sub.w	r3, r0, r8
 800a22c:	fa09 f303 	lsl.w	r3, r9, r3
 800a230:	4313      	orrs	r3, r2
 800a232:	9304      	str	r3, [sp, #16]
 800a234:	46a2      	mov	sl, r4
 800a236:	e7d2      	b.n	800a1de <_vfiprintf_r+0xc6>
 800a238:	9b03      	ldr	r3, [sp, #12]
 800a23a:	1d19      	adds	r1, r3, #4
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	9103      	str	r1, [sp, #12]
 800a240:	2b00      	cmp	r3, #0
 800a242:	bfbb      	ittet	lt
 800a244:	425b      	neglt	r3, r3
 800a246:	f042 0202 	orrlt.w	r2, r2, #2
 800a24a:	9307      	strge	r3, [sp, #28]
 800a24c:	9307      	strlt	r3, [sp, #28]
 800a24e:	bfb8      	it	lt
 800a250:	9204      	strlt	r2, [sp, #16]
 800a252:	7823      	ldrb	r3, [r4, #0]
 800a254:	2b2e      	cmp	r3, #46	@ 0x2e
 800a256:	d10a      	bne.n	800a26e <_vfiprintf_r+0x156>
 800a258:	7863      	ldrb	r3, [r4, #1]
 800a25a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a25c:	d132      	bne.n	800a2c4 <_vfiprintf_r+0x1ac>
 800a25e:	9b03      	ldr	r3, [sp, #12]
 800a260:	1d1a      	adds	r2, r3, #4
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	9203      	str	r2, [sp, #12]
 800a266:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a26a:	3402      	adds	r4, #2
 800a26c:	9305      	str	r3, [sp, #20]
 800a26e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a344 <_vfiprintf_r+0x22c>
 800a272:	7821      	ldrb	r1, [r4, #0]
 800a274:	2203      	movs	r2, #3
 800a276:	4650      	mov	r0, sl
 800a278:	f7f5 ffaa 	bl	80001d0 <memchr>
 800a27c:	b138      	cbz	r0, 800a28e <_vfiprintf_r+0x176>
 800a27e:	9b04      	ldr	r3, [sp, #16]
 800a280:	eba0 000a 	sub.w	r0, r0, sl
 800a284:	2240      	movs	r2, #64	@ 0x40
 800a286:	4082      	lsls	r2, r0
 800a288:	4313      	orrs	r3, r2
 800a28a:	3401      	adds	r4, #1
 800a28c:	9304      	str	r3, [sp, #16]
 800a28e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a292:	4829      	ldr	r0, [pc, #164]	@ (800a338 <_vfiprintf_r+0x220>)
 800a294:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a298:	2206      	movs	r2, #6
 800a29a:	f7f5 ff99 	bl	80001d0 <memchr>
 800a29e:	2800      	cmp	r0, #0
 800a2a0:	d03f      	beq.n	800a322 <_vfiprintf_r+0x20a>
 800a2a2:	4b26      	ldr	r3, [pc, #152]	@ (800a33c <_vfiprintf_r+0x224>)
 800a2a4:	bb1b      	cbnz	r3, 800a2ee <_vfiprintf_r+0x1d6>
 800a2a6:	9b03      	ldr	r3, [sp, #12]
 800a2a8:	3307      	adds	r3, #7
 800a2aa:	f023 0307 	bic.w	r3, r3, #7
 800a2ae:	3308      	adds	r3, #8
 800a2b0:	9303      	str	r3, [sp, #12]
 800a2b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2b4:	443b      	add	r3, r7
 800a2b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2b8:	e76a      	b.n	800a190 <_vfiprintf_r+0x78>
 800a2ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2be:	460c      	mov	r4, r1
 800a2c0:	2001      	movs	r0, #1
 800a2c2:	e7a8      	b.n	800a216 <_vfiprintf_r+0xfe>
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	3401      	adds	r4, #1
 800a2c8:	9305      	str	r3, [sp, #20]
 800a2ca:	4619      	mov	r1, r3
 800a2cc:	f04f 0c0a 	mov.w	ip, #10
 800a2d0:	4620      	mov	r0, r4
 800a2d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2d6:	3a30      	subs	r2, #48	@ 0x30
 800a2d8:	2a09      	cmp	r2, #9
 800a2da:	d903      	bls.n	800a2e4 <_vfiprintf_r+0x1cc>
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d0c6      	beq.n	800a26e <_vfiprintf_r+0x156>
 800a2e0:	9105      	str	r1, [sp, #20]
 800a2e2:	e7c4      	b.n	800a26e <_vfiprintf_r+0x156>
 800a2e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2e8:	4604      	mov	r4, r0
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	e7f0      	b.n	800a2d0 <_vfiprintf_r+0x1b8>
 800a2ee:	ab03      	add	r3, sp, #12
 800a2f0:	9300      	str	r3, [sp, #0]
 800a2f2:	462a      	mov	r2, r5
 800a2f4:	4b12      	ldr	r3, [pc, #72]	@ (800a340 <_vfiprintf_r+0x228>)
 800a2f6:	a904      	add	r1, sp, #16
 800a2f8:	4630      	mov	r0, r6
 800a2fa:	f3af 8000 	nop.w
 800a2fe:	4607      	mov	r7, r0
 800a300:	1c78      	adds	r0, r7, #1
 800a302:	d1d6      	bne.n	800a2b2 <_vfiprintf_r+0x19a>
 800a304:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a306:	07d9      	lsls	r1, r3, #31
 800a308:	d405      	bmi.n	800a316 <_vfiprintf_r+0x1fe>
 800a30a:	89ab      	ldrh	r3, [r5, #12]
 800a30c:	059a      	lsls	r2, r3, #22
 800a30e:	d402      	bmi.n	800a316 <_vfiprintf_r+0x1fe>
 800a310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a312:	f7ff fc77 	bl	8009c04 <__retarget_lock_release_recursive>
 800a316:	89ab      	ldrh	r3, [r5, #12]
 800a318:	065b      	lsls	r3, r3, #25
 800a31a:	f53f af1f 	bmi.w	800a15c <_vfiprintf_r+0x44>
 800a31e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a320:	e71e      	b.n	800a160 <_vfiprintf_r+0x48>
 800a322:	ab03      	add	r3, sp, #12
 800a324:	9300      	str	r3, [sp, #0]
 800a326:	462a      	mov	r2, r5
 800a328:	4b05      	ldr	r3, [pc, #20]	@ (800a340 <_vfiprintf_r+0x228>)
 800a32a:	a904      	add	r1, sp, #16
 800a32c:	4630      	mov	r0, r6
 800a32e:	f000 f879 	bl	800a424 <_printf_i>
 800a332:	e7e4      	b.n	800a2fe <_vfiprintf_r+0x1e6>
 800a334:	0800ad89 	.word	0x0800ad89
 800a338:	0800ad93 	.word	0x0800ad93
 800a33c:	00000000 	.word	0x00000000
 800a340:	0800a0f3 	.word	0x0800a0f3
 800a344:	0800ad8f 	.word	0x0800ad8f

0800a348 <_printf_common>:
 800a348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a34c:	4616      	mov	r6, r2
 800a34e:	4698      	mov	r8, r3
 800a350:	688a      	ldr	r2, [r1, #8]
 800a352:	690b      	ldr	r3, [r1, #16]
 800a354:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a358:	4293      	cmp	r3, r2
 800a35a:	bfb8      	it	lt
 800a35c:	4613      	movlt	r3, r2
 800a35e:	6033      	str	r3, [r6, #0]
 800a360:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a364:	4607      	mov	r7, r0
 800a366:	460c      	mov	r4, r1
 800a368:	b10a      	cbz	r2, 800a36e <_printf_common+0x26>
 800a36a:	3301      	adds	r3, #1
 800a36c:	6033      	str	r3, [r6, #0]
 800a36e:	6823      	ldr	r3, [r4, #0]
 800a370:	0699      	lsls	r1, r3, #26
 800a372:	bf42      	ittt	mi
 800a374:	6833      	ldrmi	r3, [r6, #0]
 800a376:	3302      	addmi	r3, #2
 800a378:	6033      	strmi	r3, [r6, #0]
 800a37a:	6825      	ldr	r5, [r4, #0]
 800a37c:	f015 0506 	ands.w	r5, r5, #6
 800a380:	d106      	bne.n	800a390 <_printf_common+0x48>
 800a382:	f104 0a19 	add.w	sl, r4, #25
 800a386:	68e3      	ldr	r3, [r4, #12]
 800a388:	6832      	ldr	r2, [r6, #0]
 800a38a:	1a9b      	subs	r3, r3, r2
 800a38c:	42ab      	cmp	r3, r5
 800a38e:	dc26      	bgt.n	800a3de <_printf_common+0x96>
 800a390:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a394:	6822      	ldr	r2, [r4, #0]
 800a396:	3b00      	subs	r3, #0
 800a398:	bf18      	it	ne
 800a39a:	2301      	movne	r3, #1
 800a39c:	0692      	lsls	r2, r2, #26
 800a39e:	d42b      	bmi.n	800a3f8 <_printf_common+0xb0>
 800a3a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a3a4:	4641      	mov	r1, r8
 800a3a6:	4638      	mov	r0, r7
 800a3a8:	47c8      	blx	r9
 800a3aa:	3001      	adds	r0, #1
 800a3ac:	d01e      	beq.n	800a3ec <_printf_common+0xa4>
 800a3ae:	6823      	ldr	r3, [r4, #0]
 800a3b0:	6922      	ldr	r2, [r4, #16]
 800a3b2:	f003 0306 	and.w	r3, r3, #6
 800a3b6:	2b04      	cmp	r3, #4
 800a3b8:	bf02      	ittt	eq
 800a3ba:	68e5      	ldreq	r5, [r4, #12]
 800a3bc:	6833      	ldreq	r3, [r6, #0]
 800a3be:	1aed      	subeq	r5, r5, r3
 800a3c0:	68a3      	ldr	r3, [r4, #8]
 800a3c2:	bf0c      	ite	eq
 800a3c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a3c8:	2500      	movne	r5, #0
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	bfc4      	itt	gt
 800a3ce:	1a9b      	subgt	r3, r3, r2
 800a3d0:	18ed      	addgt	r5, r5, r3
 800a3d2:	2600      	movs	r6, #0
 800a3d4:	341a      	adds	r4, #26
 800a3d6:	42b5      	cmp	r5, r6
 800a3d8:	d11a      	bne.n	800a410 <_printf_common+0xc8>
 800a3da:	2000      	movs	r0, #0
 800a3dc:	e008      	b.n	800a3f0 <_printf_common+0xa8>
 800a3de:	2301      	movs	r3, #1
 800a3e0:	4652      	mov	r2, sl
 800a3e2:	4641      	mov	r1, r8
 800a3e4:	4638      	mov	r0, r7
 800a3e6:	47c8      	blx	r9
 800a3e8:	3001      	adds	r0, #1
 800a3ea:	d103      	bne.n	800a3f4 <_printf_common+0xac>
 800a3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3f4:	3501      	adds	r5, #1
 800a3f6:	e7c6      	b.n	800a386 <_printf_common+0x3e>
 800a3f8:	18e1      	adds	r1, r4, r3
 800a3fa:	1c5a      	adds	r2, r3, #1
 800a3fc:	2030      	movs	r0, #48	@ 0x30
 800a3fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a402:	4422      	add	r2, r4
 800a404:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a408:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a40c:	3302      	adds	r3, #2
 800a40e:	e7c7      	b.n	800a3a0 <_printf_common+0x58>
 800a410:	2301      	movs	r3, #1
 800a412:	4622      	mov	r2, r4
 800a414:	4641      	mov	r1, r8
 800a416:	4638      	mov	r0, r7
 800a418:	47c8      	blx	r9
 800a41a:	3001      	adds	r0, #1
 800a41c:	d0e6      	beq.n	800a3ec <_printf_common+0xa4>
 800a41e:	3601      	adds	r6, #1
 800a420:	e7d9      	b.n	800a3d6 <_printf_common+0x8e>
	...

0800a424 <_printf_i>:
 800a424:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a428:	7e0f      	ldrb	r7, [r1, #24]
 800a42a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a42c:	2f78      	cmp	r7, #120	@ 0x78
 800a42e:	4691      	mov	r9, r2
 800a430:	4680      	mov	r8, r0
 800a432:	460c      	mov	r4, r1
 800a434:	469a      	mov	sl, r3
 800a436:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a43a:	d807      	bhi.n	800a44c <_printf_i+0x28>
 800a43c:	2f62      	cmp	r7, #98	@ 0x62
 800a43e:	d80a      	bhi.n	800a456 <_printf_i+0x32>
 800a440:	2f00      	cmp	r7, #0
 800a442:	f000 80d1 	beq.w	800a5e8 <_printf_i+0x1c4>
 800a446:	2f58      	cmp	r7, #88	@ 0x58
 800a448:	f000 80b8 	beq.w	800a5bc <_printf_i+0x198>
 800a44c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a450:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a454:	e03a      	b.n	800a4cc <_printf_i+0xa8>
 800a456:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a45a:	2b15      	cmp	r3, #21
 800a45c:	d8f6      	bhi.n	800a44c <_printf_i+0x28>
 800a45e:	a101      	add	r1, pc, #4	@ (adr r1, 800a464 <_printf_i+0x40>)
 800a460:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a464:	0800a4bd 	.word	0x0800a4bd
 800a468:	0800a4d1 	.word	0x0800a4d1
 800a46c:	0800a44d 	.word	0x0800a44d
 800a470:	0800a44d 	.word	0x0800a44d
 800a474:	0800a44d 	.word	0x0800a44d
 800a478:	0800a44d 	.word	0x0800a44d
 800a47c:	0800a4d1 	.word	0x0800a4d1
 800a480:	0800a44d 	.word	0x0800a44d
 800a484:	0800a44d 	.word	0x0800a44d
 800a488:	0800a44d 	.word	0x0800a44d
 800a48c:	0800a44d 	.word	0x0800a44d
 800a490:	0800a5cf 	.word	0x0800a5cf
 800a494:	0800a4fb 	.word	0x0800a4fb
 800a498:	0800a589 	.word	0x0800a589
 800a49c:	0800a44d 	.word	0x0800a44d
 800a4a0:	0800a44d 	.word	0x0800a44d
 800a4a4:	0800a5f1 	.word	0x0800a5f1
 800a4a8:	0800a44d 	.word	0x0800a44d
 800a4ac:	0800a4fb 	.word	0x0800a4fb
 800a4b0:	0800a44d 	.word	0x0800a44d
 800a4b4:	0800a44d 	.word	0x0800a44d
 800a4b8:	0800a591 	.word	0x0800a591
 800a4bc:	6833      	ldr	r3, [r6, #0]
 800a4be:	1d1a      	adds	r2, r3, #4
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	6032      	str	r2, [r6, #0]
 800a4c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a4c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a4cc:	2301      	movs	r3, #1
 800a4ce:	e09c      	b.n	800a60a <_printf_i+0x1e6>
 800a4d0:	6833      	ldr	r3, [r6, #0]
 800a4d2:	6820      	ldr	r0, [r4, #0]
 800a4d4:	1d19      	adds	r1, r3, #4
 800a4d6:	6031      	str	r1, [r6, #0]
 800a4d8:	0606      	lsls	r6, r0, #24
 800a4da:	d501      	bpl.n	800a4e0 <_printf_i+0xbc>
 800a4dc:	681d      	ldr	r5, [r3, #0]
 800a4de:	e003      	b.n	800a4e8 <_printf_i+0xc4>
 800a4e0:	0645      	lsls	r5, r0, #25
 800a4e2:	d5fb      	bpl.n	800a4dc <_printf_i+0xb8>
 800a4e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a4e8:	2d00      	cmp	r5, #0
 800a4ea:	da03      	bge.n	800a4f4 <_printf_i+0xd0>
 800a4ec:	232d      	movs	r3, #45	@ 0x2d
 800a4ee:	426d      	negs	r5, r5
 800a4f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4f4:	4858      	ldr	r0, [pc, #352]	@ (800a658 <_printf_i+0x234>)
 800a4f6:	230a      	movs	r3, #10
 800a4f8:	e011      	b.n	800a51e <_printf_i+0xfa>
 800a4fa:	6821      	ldr	r1, [r4, #0]
 800a4fc:	6833      	ldr	r3, [r6, #0]
 800a4fe:	0608      	lsls	r0, r1, #24
 800a500:	f853 5b04 	ldr.w	r5, [r3], #4
 800a504:	d402      	bmi.n	800a50c <_printf_i+0xe8>
 800a506:	0649      	lsls	r1, r1, #25
 800a508:	bf48      	it	mi
 800a50a:	b2ad      	uxthmi	r5, r5
 800a50c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a50e:	4852      	ldr	r0, [pc, #328]	@ (800a658 <_printf_i+0x234>)
 800a510:	6033      	str	r3, [r6, #0]
 800a512:	bf14      	ite	ne
 800a514:	230a      	movne	r3, #10
 800a516:	2308      	moveq	r3, #8
 800a518:	2100      	movs	r1, #0
 800a51a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a51e:	6866      	ldr	r6, [r4, #4]
 800a520:	60a6      	str	r6, [r4, #8]
 800a522:	2e00      	cmp	r6, #0
 800a524:	db05      	blt.n	800a532 <_printf_i+0x10e>
 800a526:	6821      	ldr	r1, [r4, #0]
 800a528:	432e      	orrs	r6, r5
 800a52a:	f021 0104 	bic.w	r1, r1, #4
 800a52e:	6021      	str	r1, [r4, #0]
 800a530:	d04b      	beq.n	800a5ca <_printf_i+0x1a6>
 800a532:	4616      	mov	r6, r2
 800a534:	fbb5 f1f3 	udiv	r1, r5, r3
 800a538:	fb03 5711 	mls	r7, r3, r1, r5
 800a53c:	5dc7      	ldrb	r7, [r0, r7]
 800a53e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a542:	462f      	mov	r7, r5
 800a544:	42bb      	cmp	r3, r7
 800a546:	460d      	mov	r5, r1
 800a548:	d9f4      	bls.n	800a534 <_printf_i+0x110>
 800a54a:	2b08      	cmp	r3, #8
 800a54c:	d10b      	bne.n	800a566 <_printf_i+0x142>
 800a54e:	6823      	ldr	r3, [r4, #0]
 800a550:	07df      	lsls	r7, r3, #31
 800a552:	d508      	bpl.n	800a566 <_printf_i+0x142>
 800a554:	6923      	ldr	r3, [r4, #16]
 800a556:	6861      	ldr	r1, [r4, #4]
 800a558:	4299      	cmp	r1, r3
 800a55a:	bfde      	ittt	le
 800a55c:	2330      	movle	r3, #48	@ 0x30
 800a55e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a562:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a566:	1b92      	subs	r2, r2, r6
 800a568:	6122      	str	r2, [r4, #16]
 800a56a:	f8cd a000 	str.w	sl, [sp]
 800a56e:	464b      	mov	r3, r9
 800a570:	aa03      	add	r2, sp, #12
 800a572:	4621      	mov	r1, r4
 800a574:	4640      	mov	r0, r8
 800a576:	f7ff fee7 	bl	800a348 <_printf_common>
 800a57a:	3001      	adds	r0, #1
 800a57c:	d14a      	bne.n	800a614 <_printf_i+0x1f0>
 800a57e:	f04f 30ff 	mov.w	r0, #4294967295
 800a582:	b004      	add	sp, #16
 800a584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a588:	6823      	ldr	r3, [r4, #0]
 800a58a:	f043 0320 	orr.w	r3, r3, #32
 800a58e:	6023      	str	r3, [r4, #0]
 800a590:	4832      	ldr	r0, [pc, #200]	@ (800a65c <_printf_i+0x238>)
 800a592:	2778      	movs	r7, #120	@ 0x78
 800a594:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a598:	6823      	ldr	r3, [r4, #0]
 800a59a:	6831      	ldr	r1, [r6, #0]
 800a59c:	061f      	lsls	r7, r3, #24
 800a59e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a5a2:	d402      	bmi.n	800a5aa <_printf_i+0x186>
 800a5a4:	065f      	lsls	r7, r3, #25
 800a5a6:	bf48      	it	mi
 800a5a8:	b2ad      	uxthmi	r5, r5
 800a5aa:	6031      	str	r1, [r6, #0]
 800a5ac:	07d9      	lsls	r1, r3, #31
 800a5ae:	bf44      	itt	mi
 800a5b0:	f043 0320 	orrmi.w	r3, r3, #32
 800a5b4:	6023      	strmi	r3, [r4, #0]
 800a5b6:	b11d      	cbz	r5, 800a5c0 <_printf_i+0x19c>
 800a5b8:	2310      	movs	r3, #16
 800a5ba:	e7ad      	b.n	800a518 <_printf_i+0xf4>
 800a5bc:	4826      	ldr	r0, [pc, #152]	@ (800a658 <_printf_i+0x234>)
 800a5be:	e7e9      	b.n	800a594 <_printf_i+0x170>
 800a5c0:	6823      	ldr	r3, [r4, #0]
 800a5c2:	f023 0320 	bic.w	r3, r3, #32
 800a5c6:	6023      	str	r3, [r4, #0]
 800a5c8:	e7f6      	b.n	800a5b8 <_printf_i+0x194>
 800a5ca:	4616      	mov	r6, r2
 800a5cc:	e7bd      	b.n	800a54a <_printf_i+0x126>
 800a5ce:	6833      	ldr	r3, [r6, #0]
 800a5d0:	6825      	ldr	r5, [r4, #0]
 800a5d2:	6961      	ldr	r1, [r4, #20]
 800a5d4:	1d18      	adds	r0, r3, #4
 800a5d6:	6030      	str	r0, [r6, #0]
 800a5d8:	062e      	lsls	r6, r5, #24
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	d501      	bpl.n	800a5e2 <_printf_i+0x1be>
 800a5de:	6019      	str	r1, [r3, #0]
 800a5e0:	e002      	b.n	800a5e8 <_printf_i+0x1c4>
 800a5e2:	0668      	lsls	r0, r5, #25
 800a5e4:	d5fb      	bpl.n	800a5de <_printf_i+0x1ba>
 800a5e6:	8019      	strh	r1, [r3, #0]
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	6123      	str	r3, [r4, #16]
 800a5ec:	4616      	mov	r6, r2
 800a5ee:	e7bc      	b.n	800a56a <_printf_i+0x146>
 800a5f0:	6833      	ldr	r3, [r6, #0]
 800a5f2:	1d1a      	adds	r2, r3, #4
 800a5f4:	6032      	str	r2, [r6, #0]
 800a5f6:	681e      	ldr	r6, [r3, #0]
 800a5f8:	6862      	ldr	r2, [r4, #4]
 800a5fa:	2100      	movs	r1, #0
 800a5fc:	4630      	mov	r0, r6
 800a5fe:	f7f5 fde7 	bl	80001d0 <memchr>
 800a602:	b108      	cbz	r0, 800a608 <_printf_i+0x1e4>
 800a604:	1b80      	subs	r0, r0, r6
 800a606:	6060      	str	r0, [r4, #4]
 800a608:	6863      	ldr	r3, [r4, #4]
 800a60a:	6123      	str	r3, [r4, #16]
 800a60c:	2300      	movs	r3, #0
 800a60e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a612:	e7aa      	b.n	800a56a <_printf_i+0x146>
 800a614:	6923      	ldr	r3, [r4, #16]
 800a616:	4632      	mov	r2, r6
 800a618:	4649      	mov	r1, r9
 800a61a:	4640      	mov	r0, r8
 800a61c:	47d0      	blx	sl
 800a61e:	3001      	adds	r0, #1
 800a620:	d0ad      	beq.n	800a57e <_printf_i+0x15a>
 800a622:	6823      	ldr	r3, [r4, #0]
 800a624:	079b      	lsls	r3, r3, #30
 800a626:	d413      	bmi.n	800a650 <_printf_i+0x22c>
 800a628:	68e0      	ldr	r0, [r4, #12]
 800a62a:	9b03      	ldr	r3, [sp, #12]
 800a62c:	4298      	cmp	r0, r3
 800a62e:	bfb8      	it	lt
 800a630:	4618      	movlt	r0, r3
 800a632:	e7a6      	b.n	800a582 <_printf_i+0x15e>
 800a634:	2301      	movs	r3, #1
 800a636:	4632      	mov	r2, r6
 800a638:	4649      	mov	r1, r9
 800a63a:	4640      	mov	r0, r8
 800a63c:	47d0      	blx	sl
 800a63e:	3001      	adds	r0, #1
 800a640:	d09d      	beq.n	800a57e <_printf_i+0x15a>
 800a642:	3501      	adds	r5, #1
 800a644:	68e3      	ldr	r3, [r4, #12]
 800a646:	9903      	ldr	r1, [sp, #12]
 800a648:	1a5b      	subs	r3, r3, r1
 800a64a:	42ab      	cmp	r3, r5
 800a64c:	dcf2      	bgt.n	800a634 <_printf_i+0x210>
 800a64e:	e7eb      	b.n	800a628 <_printf_i+0x204>
 800a650:	2500      	movs	r5, #0
 800a652:	f104 0619 	add.w	r6, r4, #25
 800a656:	e7f5      	b.n	800a644 <_printf_i+0x220>
 800a658:	0800ad9a 	.word	0x0800ad9a
 800a65c:	0800adab 	.word	0x0800adab

0800a660 <__sflush_r>:
 800a660:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a668:	0716      	lsls	r6, r2, #28
 800a66a:	4605      	mov	r5, r0
 800a66c:	460c      	mov	r4, r1
 800a66e:	d454      	bmi.n	800a71a <__sflush_r+0xba>
 800a670:	684b      	ldr	r3, [r1, #4]
 800a672:	2b00      	cmp	r3, #0
 800a674:	dc02      	bgt.n	800a67c <__sflush_r+0x1c>
 800a676:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a678:	2b00      	cmp	r3, #0
 800a67a:	dd48      	ble.n	800a70e <__sflush_r+0xae>
 800a67c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a67e:	2e00      	cmp	r6, #0
 800a680:	d045      	beq.n	800a70e <__sflush_r+0xae>
 800a682:	2300      	movs	r3, #0
 800a684:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a688:	682f      	ldr	r7, [r5, #0]
 800a68a:	6a21      	ldr	r1, [r4, #32]
 800a68c:	602b      	str	r3, [r5, #0]
 800a68e:	d030      	beq.n	800a6f2 <__sflush_r+0x92>
 800a690:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a692:	89a3      	ldrh	r3, [r4, #12]
 800a694:	0759      	lsls	r1, r3, #29
 800a696:	d505      	bpl.n	800a6a4 <__sflush_r+0x44>
 800a698:	6863      	ldr	r3, [r4, #4]
 800a69a:	1ad2      	subs	r2, r2, r3
 800a69c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a69e:	b10b      	cbz	r3, 800a6a4 <__sflush_r+0x44>
 800a6a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a6a2:	1ad2      	subs	r2, r2, r3
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a6a8:	6a21      	ldr	r1, [r4, #32]
 800a6aa:	4628      	mov	r0, r5
 800a6ac:	47b0      	blx	r6
 800a6ae:	1c43      	adds	r3, r0, #1
 800a6b0:	89a3      	ldrh	r3, [r4, #12]
 800a6b2:	d106      	bne.n	800a6c2 <__sflush_r+0x62>
 800a6b4:	6829      	ldr	r1, [r5, #0]
 800a6b6:	291d      	cmp	r1, #29
 800a6b8:	d82b      	bhi.n	800a712 <__sflush_r+0xb2>
 800a6ba:	4a2a      	ldr	r2, [pc, #168]	@ (800a764 <__sflush_r+0x104>)
 800a6bc:	40ca      	lsrs	r2, r1
 800a6be:	07d6      	lsls	r6, r2, #31
 800a6c0:	d527      	bpl.n	800a712 <__sflush_r+0xb2>
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	6062      	str	r2, [r4, #4]
 800a6c6:	04d9      	lsls	r1, r3, #19
 800a6c8:	6922      	ldr	r2, [r4, #16]
 800a6ca:	6022      	str	r2, [r4, #0]
 800a6cc:	d504      	bpl.n	800a6d8 <__sflush_r+0x78>
 800a6ce:	1c42      	adds	r2, r0, #1
 800a6d0:	d101      	bne.n	800a6d6 <__sflush_r+0x76>
 800a6d2:	682b      	ldr	r3, [r5, #0]
 800a6d4:	b903      	cbnz	r3, 800a6d8 <__sflush_r+0x78>
 800a6d6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a6d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a6da:	602f      	str	r7, [r5, #0]
 800a6dc:	b1b9      	cbz	r1, 800a70e <__sflush_r+0xae>
 800a6de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a6e2:	4299      	cmp	r1, r3
 800a6e4:	d002      	beq.n	800a6ec <__sflush_r+0x8c>
 800a6e6:	4628      	mov	r0, r5
 800a6e8:	f7ff fa9c 	bl	8009c24 <_free_r>
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	6363      	str	r3, [r4, #52]	@ 0x34
 800a6f0:	e00d      	b.n	800a70e <__sflush_r+0xae>
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	4628      	mov	r0, r5
 800a6f6:	47b0      	blx	r6
 800a6f8:	4602      	mov	r2, r0
 800a6fa:	1c50      	adds	r0, r2, #1
 800a6fc:	d1c9      	bne.n	800a692 <__sflush_r+0x32>
 800a6fe:	682b      	ldr	r3, [r5, #0]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d0c6      	beq.n	800a692 <__sflush_r+0x32>
 800a704:	2b1d      	cmp	r3, #29
 800a706:	d001      	beq.n	800a70c <__sflush_r+0xac>
 800a708:	2b16      	cmp	r3, #22
 800a70a:	d11e      	bne.n	800a74a <__sflush_r+0xea>
 800a70c:	602f      	str	r7, [r5, #0]
 800a70e:	2000      	movs	r0, #0
 800a710:	e022      	b.n	800a758 <__sflush_r+0xf8>
 800a712:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a716:	b21b      	sxth	r3, r3
 800a718:	e01b      	b.n	800a752 <__sflush_r+0xf2>
 800a71a:	690f      	ldr	r7, [r1, #16]
 800a71c:	2f00      	cmp	r7, #0
 800a71e:	d0f6      	beq.n	800a70e <__sflush_r+0xae>
 800a720:	0793      	lsls	r3, r2, #30
 800a722:	680e      	ldr	r6, [r1, #0]
 800a724:	bf08      	it	eq
 800a726:	694b      	ldreq	r3, [r1, #20]
 800a728:	600f      	str	r7, [r1, #0]
 800a72a:	bf18      	it	ne
 800a72c:	2300      	movne	r3, #0
 800a72e:	eba6 0807 	sub.w	r8, r6, r7
 800a732:	608b      	str	r3, [r1, #8]
 800a734:	f1b8 0f00 	cmp.w	r8, #0
 800a738:	dde9      	ble.n	800a70e <__sflush_r+0xae>
 800a73a:	6a21      	ldr	r1, [r4, #32]
 800a73c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a73e:	4643      	mov	r3, r8
 800a740:	463a      	mov	r2, r7
 800a742:	4628      	mov	r0, r5
 800a744:	47b0      	blx	r6
 800a746:	2800      	cmp	r0, #0
 800a748:	dc08      	bgt.n	800a75c <__sflush_r+0xfc>
 800a74a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a74e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a752:	81a3      	strh	r3, [r4, #12]
 800a754:	f04f 30ff 	mov.w	r0, #4294967295
 800a758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a75c:	4407      	add	r7, r0
 800a75e:	eba8 0800 	sub.w	r8, r8, r0
 800a762:	e7e7      	b.n	800a734 <__sflush_r+0xd4>
 800a764:	20400001 	.word	0x20400001

0800a768 <_fflush_r>:
 800a768:	b538      	push	{r3, r4, r5, lr}
 800a76a:	690b      	ldr	r3, [r1, #16]
 800a76c:	4605      	mov	r5, r0
 800a76e:	460c      	mov	r4, r1
 800a770:	b913      	cbnz	r3, 800a778 <_fflush_r+0x10>
 800a772:	2500      	movs	r5, #0
 800a774:	4628      	mov	r0, r5
 800a776:	bd38      	pop	{r3, r4, r5, pc}
 800a778:	b118      	cbz	r0, 800a782 <_fflush_r+0x1a>
 800a77a:	6a03      	ldr	r3, [r0, #32]
 800a77c:	b90b      	cbnz	r3, 800a782 <_fflush_r+0x1a>
 800a77e:	f7ff f8a7 	bl	80098d0 <__sinit>
 800a782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d0f3      	beq.n	800a772 <_fflush_r+0xa>
 800a78a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a78c:	07d0      	lsls	r0, r2, #31
 800a78e:	d404      	bmi.n	800a79a <_fflush_r+0x32>
 800a790:	0599      	lsls	r1, r3, #22
 800a792:	d402      	bmi.n	800a79a <_fflush_r+0x32>
 800a794:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a796:	f7ff fa34 	bl	8009c02 <__retarget_lock_acquire_recursive>
 800a79a:	4628      	mov	r0, r5
 800a79c:	4621      	mov	r1, r4
 800a79e:	f7ff ff5f 	bl	800a660 <__sflush_r>
 800a7a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7a4:	07da      	lsls	r2, r3, #31
 800a7a6:	4605      	mov	r5, r0
 800a7a8:	d4e4      	bmi.n	800a774 <_fflush_r+0xc>
 800a7aa:	89a3      	ldrh	r3, [r4, #12]
 800a7ac:	059b      	lsls	r3, r3, #22
 800a7ae:	d4e1      	bmi.n	800a774 <_fflush_r+0xc>
 800a7b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7b2:	f7ff fa27 	bl	8009c04 <__retarget_lock_release_recursive>
 800a7b6:	e7dd      	b.n	800a774 <_fflush_r+0xc>

0800a7b8 <__swbuf_r>:
 800a7b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ba:	460e      	mov	r6, r1
 800a7bc:	4614      	mov	r4, r2
 800a7be:	4605      	mov	r5, r0
 800a7c0:	b118      	cbz	r0, 800a7ca <__swbuf_r+0x12>
 800a7c2:	6a03      	ldr	r3, [r0, #32]
 800a7c4:	b90b      	cbnz	r3, 800a7ca <__swbuf_r+0x12>
 800a7c6:	f7ff f883 	bl	80098d0 <__sinit>
 800a7ca:	69a3      	ldr	r3, [r4, #24]
 800a7cc:	60a3      	str	r3, [r4, #8]
 800a7ce:	89a3      	ldrh	r3, [r4, #12]
 800a7d0:	071a      	lsls	r2, r3, #28
 800a7d2:	d501      	bpl.n	800a7d8 <__swbuf_r+0x20>
 800a7d4:	6923      	ldr	r3, [r4, #16]
 800a7d6:	b943      	cbnz	r3, 800a7ea <__swbuf_r+0x32>
 800a7d8:	4621      	mov	r1, r4
 800a7da:	4628      	mov	r0, r5
 800a7dc:	f000 f82a 	bl	800a834 <__swsetup_r>
 800a7e0:	b118      	cbz	r0, 800a7ea <__swbuf_r+0x32>
 800a7e2:	f04f 37ff 	mov.w	r7, #4294967295
 800a7e6:	4638      	mov	r0, r7
 800a7e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7ea:	6823      	ldr	r3, [r4, #0]
 800a7ec:	6922      	ldr	r2, [r4, #16]
 800a7ee:	1a98      	subs	r0, r3, r2
 800a7f0:	6963      	ldr	r3, [r4, #20]
 800a7f2:	b2f6      	uxtb	r6, r6
 800a7f4:	4283      	cmp	r3, r0
 800a7f6:	4637      	mov	r7, r6
 800a7f8:	dc05      	bgt.n	800a806 <__swbuf_r+0x4e>
 800a7fa:	4621      	mov	r1, r4
 800a7fc:	4628      	mov	r0, r5
 800a7fe:	f7ff ffb3 	bl	800a768 <_fflush_r>
 800a802:	2800      	cmp	r0, #0
 800a804:	d1ed      	bne.n	800a7e2 <__swbuf_r+0x2a>
 800a806:	68a3      	ldr	r3, [r4, #8]
 800a808:	3b01      	subs	r3, #1
 800a80a:	60a3      	str	r3, [r4, #8]
 800a80c:	6823      	ldr	r3, [r4, #0]
 800a80e:	1c5a      	adds	r2, r3, #1
 800a810:	6022      	str	r2, [r4, #0]
 800a812:	701e      	strb	r6, [r3, #0]
 800a814:	6962      	ldr	r2, [r4, #20]
 800a816:	1c43      	adds	r3, r0, #1
 800a818:	429a      	cmp	r2, r3
 800a81a:	d004      	beq.n	800a826 <__swbuf_r+0x6e>
 800a81c:	89a3      	ldrh	r3, [r4, #12]
 800a81e:	07db      	lsls	r3, r3, #31
 800a820:	d5e1      	bpl.n	800a7e6 <__swbuf_r+0x2e>
 800a822:	2e0a      	cmp	r6, #10
 800a824:	d1df      	bne.n	800a7e6 <__swbuf_r+0x2e>
 800a826:	4621      	mov	r1, r4
 800a828:	4628      	mov	r0, r5
 800a82a:	f7ff ff9d 	bl	800a768 <_fflush_r>
 800a82e:	2800      	cmp	r0, #0
 800a830:	d0d9      	beq.n	800a7e6 <__swbuf_r+0x2e>
 800a832:	e7d6      	b.n	800a7e2 <__swbuf_r+0x2a>

0800a834 <__swsetup_r>:
 800a834:	b538      	push	{r3, r4, r5, lr}
 800a836:	4b29      	ldr	r3, [pc, #164]	@ (800a8dc <__swsetup_r+0xa8>)
 800a838:	4605      	mov	r5, r0
 800a83a:	6818      	ldr	r0, [r3, #0]
 800a83c:	460c      	mov	r4, r1
 800a83e:	b118      	cbz	r0, 800a848 <__swsetup_r+0x14>
 800a840:	6a03      	ldr	r3, [r0, #32]
 800a842:	b90b      	cbnz	r3, 800a848 <__swsetup_r+0x14>
 800a844:	f7ff f844 	bl	80098d0 <__sinit>
 800a848:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a84c:	0719      	lsls	r1, r3, #28
 800a84e:	d422      	bmi.n	800a896 <__swsetup_r+0x62>
 800a850:	06da      	lsls	r2, r3, #27
 800a852:	d407      	bmi.n	800a864 <__swsetup_r+0x30>
 800a854:	2209      	movs	r2, #9
 800a856:	602a      	str	r2, [r5, #0]
 800a858:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a85c:	81a3      	strh	r3, [r4, #12]
 800a85e:	f04f 30ff 	mov.w	r0, #4294967295
 800a862:	e033      	b.n	800a8cc <__swsetup_r+0x98>
 800a864:	0758      	lsls	r0, r3, #29
 800a866:	d512      	bpl.n	800a88e <__swsetup_r+0x5a>
 800a868:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a86a:	b141      	cbz	r1, 800a87e <__swsetup_r+0x4a>
 800a86c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a870:	4299      	cmp	r1, r3
 800a872:	d002      	beq.n	800a87a <__swsetup_r+0x46>
 800a874:	4628      	mov	r0, r5
 800a876:	f7ff f9d5 	bl	8009c24 <_free_r>
 800a87a:	2300      	movs	r3, #0
 800a87c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a87e:	89a3      	ldrh	r3, [r4, #12]
 800a880:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a884:	81a3      	strh	r3, [r4, #12]
 800a886:	2300      	movs	r3, #0
 800a888:	6063      	str	r3, [r4, #4]
 800a88a:	6923      	ldr	r3, [r4, #16]
 800a88c:	6023      	str	r3, [r4, #0]
 800a88e:	89a3      	ldrh	r3, [r4, #12]
 800a890:	f043 0308 	orr.w	r3, r3, #8
 800a894:	81a3      	strh	r3, [r4, #12]
 800a896:	6923      	ldr	r3, [r4, #16]
 800a898:	b94b      	cbnz	r3, 800a8ae <__swsetup_r+0x7a>
 800a89a:	89a3      	ldrh	r3, [r4, #12]
 800a89c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a8a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a8a4:	d003      	beq.n	800a8ae <__swsetup_r+0x7a>
 800a8a6:	4621      	mov	r1, r4
 800a8a8:	4628      	mov	r0, r5
 800a8aa:	f000 f897 	bl	800a9dc <__smakebuf_r>
 800a8ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8b2:	f013 0201 	ands.w	r2, r3, #1
 800a8b6:	d00a      	beq.n	800a8ce <__swsetup_r+0x9a>
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	60a2      	str	r2, [r4, #8]
 800a8bc:	6962      	ldr	r2, [r4, #20]
 800a8be:	4252      	negs	r2, r2
 800a8c0:	61a2      	str	r2, [r4, #24]
 800a8c2:	6922      	ldr	r2, [r4, #16]
 800a8c4:	b942      	cbnz	r2, 800a8d8 <__swsetup_r+0xa4>
 800a8c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a8ca:	d1c5      	bne.n	800a858 <__swsetup_r+0x24>
 800a8cc:	bd38      	pop	{r3, r4, r5, pc}
 800a8ce:	0799      	lsls	r1, r3, #30
 800a8d0:	bf58      	it	pl
 800a8d2:	6962      	ldrpl	r2, [r4, #20]
 800a8d4:	60a2      	str	r2, [r4, #8]
 800a8d6:	e7f4      	b.n	800a8c2 <__swsetup_r+0x8e>
 800a8d8:	2000      	movs	r0, #0
 800a8da:	e7f7      	b.n	800a8cc <__swsetup_r+0x98>
 800a8dc:	2000001c 	.word	0x2000001c

0800a8e0 <memmove>:
 800a8e0:	4288      	cmp	r0, r1
 800a8e2:	b510      	push	{r4, lr}
 800a8e4:	eb01 0402 	add.w	r4, r1, r2
 800a8e8:	d902      	bls.n	800a8f0 <memmove+0x10>
 800a8ea:	4284      	cmp	r4, r0
 800a8ec:	4623      	mov	r3, r4
 800a8ee:	d807      	bhi.n	800a900 <memmove+0x20>
 800a8f0:	1e43      	subs	r3, r0, #1
 800a8f2:	42a1      	cmp	r1, r4
 800a8f4:	d008      	beq.n	800a908 <memmove+0x28>
 800a8f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a8fe:	e7f8      	b.n	800a8f2 <memmove+0x12>
 800a900:	4402      	add	r2, r0
 800a902:	4601      	mov	r1, r0
 800a904:	428a      	cmp	r2, r1
 800a906:	d100      	bne.n	800a90a <memmove+0x2a>
 800a908:	bd10      	pop	{r4, pc}
 800a90a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a90e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a912:	e7f7      	b.n	800a904 <memmove+0x24>

0800a914 <_sbrk_r>:
 800a914:	b538      	push	{r3, r4, r5, lr}
 800a916:	4d06      	ldr	r5, [pc, #24]	@ (800a930 <_sbrk_r+0x1c>)
 800a918:	2300      	movs	r3, #0
 800a91a:	4604      	mov	r4, r0
 800a91c:	4608      	mov	r0, r1
 800a91e:	602b      	str	r3, [r5, #0]
 800a920:	f7f7 f806 	bl	8001930 <_sbrk>
 800a924:	1c43      	adds	r3, r0, #1
 800a926:	d102      	bne.n	800a92e <_sbrk_r+0x1a>
 800a928:	682b      	ldr	r3, [r5, #0]
 800a92a:	b103      	cbz	r3, 800a92e <_sbrk_r+0x1a>
 800a92c:	6023      	str	r3, [r4, #0]
 800a92e:	bd38      	pop	{r3, r4, r5, pc}
 800a930:	200033f0 	.word	0x200033f0

0800a934 <_realloc_r>:
 800a934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a938:	4607      	mov	r7, r0
 800a93a:	4614      	mov	r4, r2
 800a93c:	460d      	mov	r5, r1
 800a93e:	b921      	cbnz	r1, 800a94a <_realloc_r+0x16>
 800a940:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a944:	4611      	mov	r1, r2
 800a946:	f7ff b9d9 	b.w	8009cfc <_malloc_r>
 800a94a:	b92a      	cbnz	r2, 800a958 <_realloc_r+0x24>
 800a94c:	f7ff f96a 	bl	8009c24 <_free_r>
 800a950:	4625      	mov	r5, r4
 800a952:	4628      	mov	r0, r5
 800a954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a958:	f000 f89e 	bl	800aa98 <_malloc_usable_size_r>
 800a95c:	4284      	cmp	r4, r0
 800a95e:	4606      	mov	r6, r0
 800a960:	d802      	bhi.n	800a968 <_realloc_r+0x34>
 800a962:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a966:	d8f4      	bhi.n	800a952 <_realloc_r+0x1e>
 800a968:	4621      	mov	r1, r4
 800a96a:	4638      	mov	r0, r7
 800a96c:	f7ff f9c6 	bl	8009cfc <_malloc_r>
 800a970:	4680      	mov	r8, r0
 800a972:	b908      	cbnz	r0, 800a978 <_realloc_r+0x44>
 800a974:	4645      	mov	r5, r8
 800a976:	e7ec      	b.n	800a952 <_realloc_r+0x1e>
 800a978:	42b4      	cmp	r4, r6
 800a97a:	4622      	mov	r2, r4
 800a97c:	4629      	mov	r1, r5
 800a97e:	bf28      	it	cs
 800a980:	4632      	movcs	r2, r6
 800a982:	f7ff f940 	bl	8009c06 <memcpy>
 800a986:	4629      	mov	r1, r5
 800a988:	4638      	mov	r0, r7
 800a98a:	f7ff f94b 	bl	8009c24 <_free_r>
 800a98e:	e7f1      	b.n	800a974 <_realloc_r+0x40>

0800a990 <__swhatbuf_r>:
 800a990:	b570      	push	{r4, r5, r6, lr}
 800a992:	460c      	mov	r4, r1
 800a994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a998:	2900      	cmp	r1, #0
 800a99a:	b096      	sub	sp, #88	@ 0x58
 800a99c:	4615      	mov	r5, r2
 800a99e:	461e      	mov	r6, r3
 800a9a0:	da0d      	bge.n	800a9be <__swhatbuf_r+0x2e>
 800a9a2:	89a3      	ldrh	r3, [r4, #12]
 800a9a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a9a8:	f04f 0100 	mov.w	r1, #0
 800a9ac:	bf14      	ite	ne
 800a9ae:	2340      	movne	r3, #64	@ 0x40
 800a9b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a9b4:	2000      	movs	r0, #0
 800a9b6:	6031      	str	r1, [r6, #0]
 800a9b8:	602b      	str	r3, [r5, #0]
 800a9ba:	b016      	add	sp, #88	@ 0x58
 800a9bc:	bd70      	pop	{r4, r5, r6, pc}
 800a9be:	466a      	mov	r2, sp
 800a9c0:	f000 f848 	bl	800aa54 <_fstat_r>
 800a9c4:	2800      	cmp	r0, #0
 800a9c6:	dbec      	blt.n	800a9a2 <__swhatbuf_r+0x12>
 800a9c8:	9901      	ldr	r1, [sp, #4]
 800a9ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a9ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a9d2:	4259      	negs	r1, r3
 800a9d4:	4159      	adcs	r1, r3
 800a9d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a9da:	e7eb      	b.n	800a9b4 <__swhatbuf_r+0x24>

0800a9dc <__smakebuf_r>:
 800a9dc:	898b      	ldrh	r3, [r1, #12]
 800a9de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a9e0:	079d      	lsls	r5, r3, #30
 800a9e2:	4606      	mov	r6, r0
 800a9e4:	460c      	mov	r4, r1
 800a9e6:	d507      	bpl.n	800a9f8 <__smakebuf_r+0x1c>
 800a9e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a9ec:	6023      	str	r3, [r4, #0]
 800a9ee:	6123      	str	r3, [r4, #16]
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	6163      	str	r3, [r4, #20]
 800a9f4:	b003      	add	sp, #12
 800a9f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9f8:	ab01      	add	r3, sp, #4
 800a9fa:	466a      	mov	r2, sp
 800a9fc:	f7ff ffc8 	bl	800a990 <__swhatbuf_r>
 800aa00:	9f00      	ldr	r7, [sp, #0]
 800aa02:	4605      	mov	r5, r0
 800aa04:	4639      	mov	r1, r7
 800aa06:	4630      	mov	r0, r6
 800aa08:	f7ff f978 	bl	8009cfc <_malloc_r>
 800aa0c:	b948      	cbnz	r0, 800aa22 <__smakebuf_r+0x46>
 800aa0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa12:	059a      	lsls	r2, r3, #22
 800aa14:	d4ee      	bmi.n	800a9f4 <__smakebuf_r+0x18>
 800aa16:	f023 0303 	bic.w	r3, r3, #3
 800aa1a:	f043 0302 	orr.w	r3, r3, #2
 800aa1e:	81a3      	strh	r3, [r4, #12]
 800aa20:	e7e2      	b.n	800a9e8 <__smakebuf_r+0xc>
 800aa22:	89a3      	ldrh	r3, [r4, #12]
 800aa24:	6020      	str	r0, [r4, #0]
 800aa26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa2a:	81a3      	strh	r3, [r4, #12]
 800aa2c:	9b01      	ldr	r3, [sp, #4]
 800aa2e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aa32:	b15b      	cbz	r3, 800aa4c <__smakebuf_r+0x70>
 800aa34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa38:	4630      	mov	r0, r6
 800aa3a:	f000 f81d 	bl	800aa78 <_isatty_r>
 800aa3e:	b128      	cbz	r0, 800aa4c <__smakebuf_r+0x70>
 800aa40:	89a3      	ldrh	r3, [r4, #12]
 800aa42:	f023 0303 	bic.w	r3, r3, #3
 800aa46:	f043 0301 	orr.w	r3, r3, #1
 800aa4a:	81a3      	strh	r3, [r4, #12]
 800aa4c:	89a3      	ldrh	r3, [r4, #12]
 800aa4e:	431d      	orrs	r5, r3
 800aa50:	81a5      	strh	r5, [r4, #12]
 800aa52:	e7cf      	b.n	800a9f4 <__smakebuf_r+0x18>

0800aa54 <_fstat_r>:
 800aa54:	b538      	push	{r3, r4, r5, lr}
 800aa56:	4d07      	ldr	r5, [pc, #28]	@ (800aa74 <_fstat_r+0x20>)
 800aa58:	2300      	movs	r3, #0
 800aa5a:	4604      	mov	r4, r0
 800aa5c:	4608      	mov	r0, r1
 800aa5e:	4611      	mov	r1, r2
 800aa60:	602b      	str	r3, [r5, #0]
 800aa62:	f7f6 ff3c 	bl	80018de <_fstat>
 800aa66:	1c43      	adds	r3, r0, #1
 800aa68:	d102      	bne.n	800aa70 <_fstat_r+0x1c>
 800aa6a:	682b      	ldr	r3, [r5, #0]
 800aa6c:	b103      	cbz	r3, 800aa70 <_fstat_r+0x1c>
 800aa6e:	6023      	str	r3, [r4, #0]
 800aa70:	bd38      	pop	{r3, r4, r5, pc}
 800aa72:	bf00      	nop
 800aa74:	200033f0 	.word	0x200033f0

0800aa78 <_isatty_r>:
 800aa78:	b538      	push	{r3, r4, r5, lr}
 800aa7a:	4d06      	ldr	r5, [pc, #24]	@ (800aa94 <_isatty_r+0x1c>)
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	4604      	mov	r4, r0
 800aa80:	4608      	mov	r0, r1
 800aa82:	602b      	str	r3, [r5, #0]
 800aa84:	f7f6 ff3b 	bl	80018fe <_isatty>
 800aa88:	1c43      	adds	r3, r0, #1
 800aa8a:	d102      	bne.n	800aa92 <_isatty_r+0x1a>
 800aa8c:	682b      	ldr	r3, [r5, #0]
 800aa8e:	b103      	cbz	r3, 800aa92 <_isatty_r+0x1a>
 800aa90:	6023      	str	r3, [r4, #0]
 800aa92:	bd38      	pop	{r3, r4, r5, pc}
 800aa94:	200033f0 	.word	0x200033f0

0800aa98 <_malloc_usable_size_r>:
 800aa98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa9c:	1f18      	subs	r0, r3, #4
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	bfbc      	itt	lt
 800aaa2:	580b      	ldrlt	r3, [r1, r0]
 800aaa4:	18c0      	addlt	r0, r0, r3
 800aaa6:	4770      	bx	lr

0800aaa8 <_init>:
 800aaa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaaa:	bf00      	nop
 800aaac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaae:	bc08      	pop	{r3}
 800aab0:	469e      	mov	lr, r3
 800aab2:	4770      	bx	lr

0800aab4 <_fini>:
 800aab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aab6:	bf00      	nop
 800aab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaba:	bc08      	pop	{r3}
 800aabc:	469e      	mov	lr, r3
 800aabe:	4770      	bx	lr
