{"files":[{"patch":"@@ -9546,0 +9546,17 @@\n+instruct cmovI_cmpUL(iRegINoSp dst, iRegI src, iRegL op1, iRegL op2, cmpOpU cop) %{\n+  match(Set dst (CMoveI (Binary cop (CmpUL op1 op2)) (Binary dst src)));\n+  ins_cost(ALU_COST + BRANCH_COST);\n+\n+  format %{\n+    \"CMove $dst, ($op1 $cop $op2), $dst, $src\\t#@cmovI_cmpUL\\n\\t\"\n+  %}\n+\n+  ins_encode %{\n+    __ enc_cmove($cop$$cmpcode | MacroAssembler::unsigned_branch_mask,\n+                 as_Register($op1$$reg), as_Register($op2$$reg),\n+                 as_Register($dst$$reg), as_Register($src$$reg));\n+  %}\n+\n+  ins_pipe(pipe_class_compare);\n+%}\n+\n@@ -9580,2 +9597,2 @@\n-instruct cmovI_cmpUL(iRegINoSp dst, iRegI src, iRegL op1, iRegL op2, cmpOpU cop) %{\n-  match(Set dst (CMoveI (Binary cop (CmpUL op1 op2)) (Binary dst src)));\n+instruct cmovL_cmpI(iRegLNoSp dst, iRegL src, iRegI op1, iRegI op2, cmpOp cop) %{\n+  match(Set dst (CMoveL (Binary cop (CmpI op1 op2)) (Binary dst src)));\n@@ -9583,0 +9600,1 @@\n+\n@@ -9584,1 +9602,1 @@\n-    \"CMove $dst, ($op1 $cop $op2), $dst, $src\\t#@cmovI_cmpUL\\n\\t\"\n+    \"CMove $dst, ($op1 $cop $op2), $dst, $src\\t#@cmovL_cmpI\\n\\t\"\n@@ -9588,1 +9606,1 @@\n-    __ enc_cmove($cop$$cmpcode | MacroAssembler::unsigned_branch_mask,\n+    __ enc_cmove($cop$$cmpcode,\n@@ -9596,0 +9614,16 @@\n+instruct cmovL_cmpU(iRegLNoSp dst, iRegL src, iRegI op1, iRegI op2, cmpOpU cop) %{\n+  match(Set dst (CMoveL (Binary cop (CmpU op1 op2)) (Binary dst src)));\n+  ins_cost(ALU_COST + BRANCH_COST);\n+\n+  format %{\n+    \"CMove $dst, ($op1 $cop $op2), $dst, $src\\t#@cmovL_cmpU\\n\\t\"\n+  %}\n+\n+  ins_encode %{\n+    __ enc_cmove($cop$$cmpcode | MacroAssembler::unsigned_branch_mask,\n+                 as_Register($op1$$reg), as_Register($op2$$reg),\n+                 as_Register($dst$$reg), as_Register($src$$reg));\n+  %}\n+\n+  ins_pipe(pipe_class_compare);\n+%}\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":38,"deletions":4,"binary":false,"changes":42,"status":"modified"}]}