Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/natu/data/xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto e0283adeb57146e0b1a94210642f9a58 --debug typical --relax --mt 8 -L xbip_utils_v3_0_7 -L xbip_pipe_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/q_add8.v:44]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port RMAX [/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/npu8_top.v:135]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port RMIN [/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/npu8_top.v:136]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port M0VAL [/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/npu8_top.v:142]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port RMAX [/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/npu8_top.v:226]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port RMIN [/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/npu8_top.v:227]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/npu8_top.v" Line 3. Module npu8_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/cpu_if.v" Line 2. Module cpu_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/M0.v" Line 2. Module M0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/local_mem.v" Line 2. Module local_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/local_mem.v" Line 2. Module local_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/local_mem.v" Line 2. Module local_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/lmcnt.v" Line 2. Module lmcnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/npu_core.v" Line 1. Module npu_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/q_inv8.v" Line 2. Module q_inv8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/q_inv8.v" Line 2. Module q_inv8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/q_add8.v" Line 1. Module q_add8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/npu8_top.v" Line 3. Module npu8_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/cpu_if.v" Line 2. Module cpu_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/M0.v" Line 2. Module M0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/local_mem.v" Line 2. Module local_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/local_mem.v" Line 2. Module local_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/local_mem.v" Line 2. Module local_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/lmcnt.v" Line 2. Module lmcnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/npu_core.v" Line 1. Module npu_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/q_inv8.v" Line 2. Module q_inv8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/q_inv8.v" Line 2. Module q_inv8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/q_add8.v" Line 1. Module q_add8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.cpu_if
Compiling module xil_defaultlib.M0
Compiling module xil_defaultlib.local_mem
Compiling module xil_defaultlib.lmcnt
Compiling module xil_defaultlib.q_inv8
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=8,ai_type=1,...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture mul8_16_arch of entity xil_defaultlib.mul8_16 [mul8_16_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=17,ai_type=1...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture mul17_16_arch of entity xil_defaultlib.mul17_16 [mul17_16_default]
Compiling module xil_defaultlib.q_add8
Compiling module xil_defaultlib.npu_core
Compiling module xil_defaultlib.npu8_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
