module test_bench();
reg clock, resetn, start;
reg [3:0] A, B;
wire [7:0] P;
wire done;
signedmultiplier ut(.clock(clock), .resetn(resetn), .start(start), .A(A), .B(B), .P(P), .done(done));
initial
begin
	clock=0;resetn=0; 
	#20; clock=1; 
	A=4'b1100; B= 4'b0111;
	#20 resetn=1; clock=0; start=1'b1;
	#20 clock =1; #20 clock=0;
	#20 clock =1; #20 clock=0;
	#20 clock =1; #20 clock=0;
	#20 clock =1; #20 clock=0;
	#20 clock =1; #20 clock=0;
	#20 clock =1; #20 clock=0;
	#20 clock =1; #20 clock=0;
end
endmodule