ISim log file
Running: D:\svn_work\03.src\par\top_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/svn_work/03.src/par/top_tb_isim_beh.wdb 
ISim P.40xd (signature 0x8ef4fb42)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module top_tb.uut.u0_spi_if.u_spi_cmd.recv_buf.u_ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_mux.\TS_SER_TO_PAR[0].ser2par_ch .u0_asyncram_w8d1024.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_mux.\TS_SER_TO_PAR[1].ser2par_ch .u0_asyncram_w8d1024.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_mux.\TS_SER_TO_PAR[2].ser2par_ch .u0_asyncram_w8d1024.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_filter.u0_pid_lut_ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_filter.u0_pid_filter_dram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
WARNING: at 0 ps: file sbox_rom.mif could not be opened


1465331350153982224147467232072913762988861607380484459110551152183111192004746149403861397757651932798722481622905633130827289426003030588447311599813222195                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           35709777262943486033905150310
Stopped at time : 0 fs : File "D:/Xilinx/14.3/14.3/ISE_DS/ISE/verilog/src/glbl.v" Line 50
ISim P.40xd (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module top_tb.uut.u0_spi_if.u_spi_cmd.recv_buf.u_ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_mux.\TS_SER_TO_PAR[0].ser2par_ch .u0_asyncram_w8d1024.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_mux.\TS_SER_TO_PAR[1].ser2par_ch .u0_asyncram_w8d1024.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_mux.\TS_SER_TO_PAR[2].ser2par_ch .u0_asyncram_w8d1024.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_filter.u0_pid_lut_ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_filter.u0_pid_filter_dram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
WARNING: at 0 ps: file sbox_rom.mif could not be opened


1465331350153982224147467232072913762988861607380484459110551152183111192004746149403861397757651932798722481622905633130827289426003030588447311599813222195                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           35709777262943486033905150310
Stopped at time : 0 fs : File "D:/Xilinx/14.3/14.3/ISE_DS/ISE/verilog/src/glbl.v" Line 50
# run all
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_descramble.u0_dsc3.u0_b_cipher.u0_sbox_rom.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_descramble.u0_cw_ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module top_tb.uut.u0_ts_descramble.u0_descram_dram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module top_tb.uut.u0_encrypt_pro.u0_encrypt_cfg.u0_chacha_bypassdata_ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
WARNING: at 0 ps: file chacha_maskram_tdpw8d128.mif could not be opened


1465331350153982224147467232072913762988861607380484459110551152183111192004746149403861397757651932798722481622905633130827289426003030588447311599813222195                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    10468856490660276803318083809575950828317734037634354547147479542118
Stopped at time : 0 fs : File "D:/Xilinx/14.3/14.3/ISE_DS/ISE/verilog/src/glbl.v" Line 50
# run all
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module top_tb.uut.u0_encrypt_pro.u0_encrypt_cfg.u0_chacha_bypassmask_ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module top_tb.uut.u0_encrypt_pro.u0_encrypt_cfg.u0_chacha_cw_ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module top_tb.uut.u0_encrypt_pro.u0_keyram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module top_tb.uut.u0_encrypt_pro.u0_datram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module top_tb.uut.u0_encrypt_pro.u0_chacha_bypass_counter_ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module top_tb.uut.u0_ca_message_pro.u0_camms_ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module top_tb.uut.u0_security_module.u0_dskmask_ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
WARNING: at 0 ps: file otpram_w8d512.mif could not be opened


1465331350153982224147467232072913762988861607380484459110551152183111192004746149403861397757651932798722481622905633130827289426003030588447311599813222195                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               37926117032897051443585127399615342930278
Stopped at time : 0 fs : File "D:/Xilinx/14.3/14.3/ISE_DS/ISE/verilog/src/glbl.v" Line 50
