
*** Running vivado
    with args -log filter_px.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source filter_px.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source filter_px.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 354.367 ; gain = 80.625
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection4_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection3_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Massive-Programs/Vivado/Vivado/2019.1/data/ip'.
Command: synth_design -top filter_px -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 985.293 ; gain = 176.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filter_px' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:23]
INFO: [Synth 8-3491] module 'filter_applier' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_applier.vhd:5' bound to instance 'f1' of component 'filter_applier' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:119]
INFO: [Synth 8-638] synthesizing module 'filter_applier' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_applier.vhd:14]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_applier.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element sum_reg was removed.  [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_applier.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_applier' (1#1) [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_applier.vhd:14]
INFO: [Synth 8-3491] module 'filter_applier' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_applier.vhd:5' bound to instance 'f2' of component 'filter_applier' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:127]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/reg.vhd:7' bound to instance 'reg1' of component 'reg' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:135]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/reg.vhd:15]
INFO: [Synth 8-256] done synthesizing module '\reg ' (2#1) [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/reg.vhd:15]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/reg.vhd:7' bound to instance 'reg2' of component 'reg' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:141]
INFO: [Synth 8-3491] module 'multiplier' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/multiplier.vhd:7' bound to instance 'multiplier1' of component 'multiplier' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:147]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/multiplier.vhd:16]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/multiplier.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (3#1) [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/multiplier.vhd:16]
INFO: [Synth 8-3491] module 'multiplier' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/multiplier.vhd:7' bound to instance 'multiplier2' of component 'multiplier' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:154]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/reg.vhd:7' bound to instance 'reg3' of component 'reg' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:161]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/reg.vhd:7' bound to instance 'reg4' of component 'reg' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:167]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/adder.vhd:7' bound to instance 'add' of component 'adder' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:173]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/adder.vhd:17]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/adder.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'adder' (4#1) [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/adder.vhd:17]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/reg.vhd:7' bound to instance 'reg5' of component 'reg' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:181]
INFO: [Synth 8-3491] module 'cordic_0' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.runs/synth_1/.Xil/Vivado-14668-Nick/realtime/cordic_0_stub.vhdl:5' bound to instance 'square' of component 'cordic_0' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:189]
INFO: [Synth 8-638] synthesizing module 'cordic_0' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.runs/synth_1/.Xil/Vivado-14668-Nick/realtime/cordic_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CRC' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/CRC.vhd:34' bound to instance 'crc_encoder' of component 'CRC' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:198]
INFO: [Synth 8-638] synthesizing module 'CRC' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/CRC.vhd:44]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/CRC.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'CRC' (5#1) [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/CRC.vhd:44]
INFO: [Synth 8-3491] module 'HECC' declared at 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.runs/synth_1/.Xil/Vivado-14668-Nick/realtime/HECC_stub.vhdl:5' bound to instance 'ecc_gen' of component 'HECC' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:207]
INFO: [Synth 8-638] synthesizing module 'HECC' [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.runs/synth_1/.Xil/Vivado-14668-Nick/realtime/HECC_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'filter_px' (6#1) [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/filter_px.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1048.840 ; gain = 240.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1048.840 ; gain = 240.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1048.840 ; gain = 240.371
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/ip/HECC/HECC/HECC_in_context.xdc] for cell 'ecc_gen'
Finished Parsing XDC File [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/ip/HECC/HECC/HECC_in_context.xdc] for cell 'ecc_gen'
Parsing XDC File [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'square'
Finished Parsing XDC File [c:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'square'
Parsing XDC File [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1175.312 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.312 ; gain = 366.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.312 ; gain = 366.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ecc_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for square. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.312 ; gain = 366.844
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'filter_px'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                initiate |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                  finish |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'filter_px'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1175.312 ; gain = 366.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 10    
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 1x32  Multipliers := 2     
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module filter_px 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module filter_applier 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 1x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module CRC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/multiplier.vhd:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/asus/Desktop/finalFPGA/project_1/project_1.srcs/sources_1/imports/new/multiplier.vhd:23]
DSP Report: Generating DSP multiplier2/mm0, operation Mode is: A''*B''.
DSP Report: register f2/f_reg is absorbed into DSP multiplier2/mm0.
DSP Report: register reg2/q_reg is absorbed into DSP multiplier2/mm0.
DSP Report: register multiplier2/mm0 is absorbed into DSP multiplier2/mm0.
DSP Report: register multiplier2/mm0 is absorbed into DSP multiplier2/mm0.
DSP Report: operator multiplier2/mm0 is absorbed into DSP multiplier2/mm0.
DSP Report: operator multiplier2/mm0 is absorbed into DSP multiplier2/mm0.
DSP Report: Generating DSP multiplier2/mm_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register f2/f_reg is absorbed into DSP multiplier2/mm_reg.
DSP Report: register reg2/q_reg is absorbed into DSP multiplier2/mm_reg.
DSP Report: register f2/f_reg is absorbed into DSP multiplier2/mm_reg.
DSP Report: register reg2/q_reg is absorbed into DSP multiplier2/mm_reg.
DSP Report: register multiplier2/mm_reg is absorbed into DSP multiplier2/mm_reg.
DSP Report: operator multiplier2/mm0 is absorbed into DSP multiplier2/mm_reg.
DSP Report: operator multiplier2/mm0 is absorbed into DSP multiplier2/mm_reg.
DSP Report: Generating DSP multiplier2/mm0, operation Mode is: A''*B''.
DSP Report: register multiplier2/mm0 is absorbed into DSP multiplier2/mm0.
DSP Report: register multiplier2/mm0 is absorbed into DSP multiplier2/mm0.
DSP Report: register multiplier2/mm0 is absorbed into DSP multiplier2/mm0.
DSP Report: register multiplier2/mm0 is absorbed into DSP multiplier2/mm0.
DSP Report: operator multiplier2/mm0 is absorbed into DSP multiplier2/mm0.
DSP Report: operator multiplier2/mm0 is absorbed into DSP multiplier2/mm0.
DSP Report: Generating DSP multiplier2/mm_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register f2/f_reg is absorbed into DSP multiplier2/mm_reg.
DSP Report: register reg2/q_reg is absorbed into DSP multiplier2/mm_reg.
DSP Report: register multiplier2/mm_reg is absorbed into DSP multiplier2/mm_reg.
DSP Report: register multiplier2/mm_reg is absorbed into DSP multiplier2/mm_reg.
DSP Report: register multiplier2/mm_reg is absorbed into DSP multiplier2/mm_reg.
DSP Report: operator multiplier2/mm0 is absorbed into DSP multiplier2/mm_reg.
DSP Report: operator multiplier2/mm0 is absorbed into DSP multiplier2/mm_reg.
DSP Report: Generating DSP multiplier1/mm0, operation Mode is: A''*B''.
DSP Report: register f1/f_reg is absorbed into DSP multiplier1/mm0.
DSP Report: register reg1/q_reg is absorbed into DSP multiplier1/mm0.
DSP Report: register multiplier1/mm0 is absorbed into DSP multiplier1/mm0.
DSP Report: register multiplier1/mm0 is absorbed into DSP multiplier1/mm0.
DSP Report: operator multiplier1/mm0 is absorbed into DSP multiplier1/mm0.
DSP Report: operator multiplier1/mm0 is absorbed into DSP multiplier1/mm0.
DSP Report: Generating DSP multiplier1/mm_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register f1/f_reg is absorbed into DSP multiplier1/mm_reg.
DSP Report: register reg1/q_reg is absorbed into DSP multiplier1/mm_reg.
DSP Report: register f1/f_reg is absorbed into DSP multiplier1/mm_reg.
DSP Report: register reg1/q_reg is absorbed into DSP multiplier1/mm_reg.
DSP Report: register multiplier1/mm_reg is absorbed into DSP multiplier1/mm_reg.
DSP Report: operator multiplier1/mm0 is absorbed into DSP multiplier1/mm_reg.
DSP Report: operator multiplier1/mm0 is absorbed into DSP multiplier1/mm_reg.
DSP Report: Generating DSP multiplier1/mm0, operation Mode is: A''*B''.
DSP Report: register multiplier1/mm0 is absorbed into DSP multiplier1/mm0.
DSP Report: register multiplier1/mm0 is absorbed into DSP multiplier1/mm0.
DSP Report: register multiplier1/mm0 is absorbed into DSP multiplier1/mm0.
DSP Report: register multiplier1/mm0 is absorbed into DSP multiplier1/mm0.
DSP Report: operator multiplier1/mm0 is absorbed into DSP multiplier1/mm0.
DSP Report: operator multiplier1/mm0 is absorbed into DSP multiplier1/mm0.
DSP Report: Generating DSP multiplier1/mm_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register f1/f_reg is absorbed into DSP multiplier1/mm_reg.
DSP Report: register reg1/q_reg is absorbed into DSP multiplier1/mm_reg.
DSP Report: register multiplier1/mm_reg is absorbed into DSP multiplier1/mm_reg.
DSP Report: register multiplier1/mm_reg is absorbed into DSP multiplier1/mm_reg.
DSP Report: register multiplier1/mm_reg is absorbed into DSP multiplier1/mm_reg.
DSP Report: operator multiplier1/mm0 is absorbed into DSP multiplier1/mm_reg.
DSP Report: operator multiplier1/mm0 is absorbed into DSP multiplier1/mm_reg.
WARNING: [Synth 8-3917] design filter_px has port pixel[31] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[30] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[29] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[28] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[27] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[26] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[25] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[24] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[23] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[22] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[21] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[20] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[19] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[18] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[17] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[16] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[15] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[14] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[13] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[12] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[11] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[10] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[9] driven by constant 0
WARNING: [Synth 8-3917] design filter_px has port pixel[8] driven by constant 0
INFO: [Synth 8-3886] merging instance 'enables_reg[2]' (FDRE) to 'enables_reg[3]'
INFO: [Synth 8-3886] merging instance 'enables_reg[0]' (FDRE) to 'enables_reg[1]'
INFO: [Synth 8-3886] merging instance 'enables_reg[7]' (FDRE) to 'enables_reg[6]'
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[47]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[46]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[45]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[44]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[43]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[42]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[41]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[40]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[39]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[38]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[37]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[36]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[35]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[34]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[33]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[32]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[31]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[30]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[29]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[28]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[27]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[26]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[25]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[24]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[23]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[22]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[21]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[20]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[19]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[18]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[17]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[16]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[15]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[47]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[46]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[45]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[44]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[43]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[42]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[41]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[40]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[39]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[38]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[37]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[36]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[35]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[34]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[33]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[32]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[31]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[30]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[29]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[28]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[27]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[26]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[25]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[24]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[23]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[22]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[21]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[20]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[19]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[18]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier2/mm_reg[17]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[47]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[46]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[45]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[44]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[43]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[42]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[41]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[40]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[39]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[38]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[37]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[36]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[35]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[34]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[33]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[32]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[31]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[30]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[29]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[28]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[27]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[26]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[25]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[24]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[23]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[22]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[21]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[20]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[19]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[18]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[17]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[16]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[15]) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[47]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[46]__0) is unused and will be removed from module filter_px.
WARNING: [Synth 8-3332] Sequential element (multiplier1/mm_reg[45]__0) is unused and will be removed from module filter_px.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1175.312 ; gain = 366.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filter_px   | A''*B''            | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|filter_px   | (PCIN>>17)+A''*B'' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|filter_px   | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|filter_px   | (PCIN>>17)+A''*B'' | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|filter_px   | A''*B''            | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|filter_px   | (PCIN>>17)+A''*B'' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|filter_px   | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|filter_px   | (PCIN>>17)+A''*B'' | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 1191.645 ; gain = 383.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1194.152 ; gain = 385.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 1240.984 ; gain = 432.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1243.742 ; gain = 435.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1243.742 ; gain = 435.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1243.742 ; gain = 435.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1243.742 ; gain = 435.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1243.742 ; gain = 435.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1243.742 ; gain = 435.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cordic_0      |         1|
|2     |HECC          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |HECC_bbox_1     |     1|
|2     |cordic_0_bbox_0 |     1|
|3     |BUFG            |     1|
|4     |CARRY4          |   362|
|5     |DSP48E1         |     4|
|6     |DSP48E1_1       |     2|
|7     |LUT1            |    66|
|8     |LUT2            |   930|
|9     |LUT3            |   151|
|10    |LUT4            |   369|
|11    |LUT5            |   116|
|12    |LUT6            |   919|
|13    |FDRE            |   332|
|14    |IBUF            |   253|
|15    |OBUF            |    46|
+------+----------------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |  3573|
|2     |  add         |adder            |    40|
|3     |  crc_encoder |CRC              |    53|
|4     |  f1          |filter_applier   |  1413|
|5     |  f2          |filter_applier_0 |  1413|
|6     |  multiplier1 |multiplier       |    39|
|7     |  multiplier2 |multiplier_1     |    39|
|8     |  reg1        |\reg             |    38|
|9     |  reg2        |reg_2            |    40|
|10    |  reg3        |reg_3            |    74|
|11    |  reg4        |reg_4            |    38|
|12    |  reg5        |reg_5            |    42|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1243.742 ; gain = 435.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1243.742 ; gain = 308.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1243.742 ; gain = 435.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 368 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1243.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:32 . Memory (MB): peak = 1243.742 ; gain = 859.430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1243.742 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/asus/Desktop/finalFPGA/project_1/project_1.runs/synth_1/filter_px.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file filter_px_utilization_synth.rpt -pb filter_px_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 11 19:00:40 2021...
