<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › m528xsim.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>m528xsim.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	m528xsim.h -- ColdFire 5280/5282 System Integration Module support.</span>
<span class="cm"> *</span>
<span class="cm"> *	(C) Copyright 2003, Greg Ungerer (gerg@snapgear.com)</span>
<span class="cm"> */</span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#ifndef	m528xsim_h</span>
<span class="cp">#define	m528xsim_h</span>
<span class="cm">/****************************************************************************/</span>

<span class="cp">#define	CPU_NAME		&quot;COLDFIRE(m528x)&quot;</span>
<span class="cp">#define	CPU_INSTR_PER_JIFFY	3</span>
<span class="cp">#define	MCF_BUSCLK		MCF_CLK</span>

<span class="cp">#include &lt;asm/m52xxacr.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> *	Define the 5280/5282 SIM register set addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFICM_INTC0		(MCF_IPSBAR + 0x0c00)	</span><span class="cm">/* Base for Interrupt Ctrl 0 */</span><span class="cp"></span>
<span class="cp">#define	MCFICM_INTC1		(MCF_IPSBAR + 0x0d00)	</span><span class="cm">/* Base for Interrupt Ctrl 0 */</span><span class="cp"></span>

<span class="cp">#define	MCFINTC_IPRH		0x00		</span><span class="cm">/* Interrupt pending 32-63 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_IPRL		0x04		</span><span class="cm">/* Interrupt pending 1-31 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_IMRH		0x08		</span><span class="cm">/* Interrupt mask 32-63 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_IMRL		0x0c		</span><span class="cm">/* Interrupt mask 1-31 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_INTFRCH		0x10		</span><span class="cm">/* Interrupt force 32-63 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_INTFRCL		0x14		</span><span class="cm">/* Interrupt force 1-31 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_IRLR		0x18		</span><span class="cm">/* */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_IACKL		0x19		</span><span class="cm">/* */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_ICR0		0x40		</span><span class="cm">/* Base ICR register */</span><span class="cp"></span>

<span class="cp">#define	MCFINT_VECBASE		64		</span><span class="cm">/* Vector base number */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_UART0		13		</span><span class="cm">/* Interrupt number for UART0 */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_UART1		14		</span><span class="cm">/* Interrupt number for UART1 */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_UART2		15		</span><span class="cm">/* Interrupt number for UART2 */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_QSPI		18		</span><span class="cm">/* Interrupt number for QSPI */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_FECRX0		23		</span><span class="cm">/* Interrupt number for FEC */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_FECTX0		27		</span><span class="cm">/* Interrupt number for FEC */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_FECENTC0		29		</span><span class="cm">/* Interrupt number for FEC */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_PIT1		55		</span><span class="cm">/* Interrupt number for PIT1 */</span><span class="cp"></span>

<span class="cp">#define	MCF_IRQ_UART0	        (MCFINT_VECBASE + MCFINT_UART0)</span>
<span class="cp">#define	MCF_IRQ_UART1	        (MCFINT_VECBASE + MCFINT_UART1)</span>
<span class="cp">#define	MCF_IRQ_UART2	        (MCFINT_VECBASE + MCFINT_UART2)</span>

<span class="cp">#define	MCF_IRQ_FECRX0		(MCFINT_VECBASE + MCFINT_FECRX0)</span>
<span class="cp">#define	MCF_IRQ_FECTX0		(MCFINT_VECBASE + MCFINT_FECTX0)</span>
<span class="cp">#define	MCF_IRQ_FECENTC0	(MCFINT_VECBASE + MCFINT_FECENTC0)</span>

<span class="cp">#define	MCF_IRQ_QSPI		(MCFINT_VECBASE + MCFINT_QSPI)</span>

<span class="cm">/*</span>
<span class="cm"> *	SDRAM configuration registers.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFSIM_DCR		(MCF_IPSBAR + 0x00000044) </span><span class="cm">/* Control */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DACR0		(MCF_IPSBAR + 0x00000048) </span><span class="cm">/* Base address 0 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMR0		(MCF_IPSBAR + 0x0000004c) </span><span class="cm">/* Address mask 0 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DACR1		(MCF_IPSBAR + 0x00000050) </span><span class="cm">/* Base address 1 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMR1		(MCF_IPSBAR + 0x00000054) </span><span class="cm">/* Address mask 1 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	DMA unit base addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFDMA_BASE0		(MCF_IPSBAR + 0x00000100)</span>
<span class="cp">#define	MCFDMA_BASE1		(MCF_IPSBAR + 0x00000140)</span>
<span class="cp">#define	MCFDMA_BASE2		(MCF_IPSBAR + 0x00000180)</span>
<span class="cp">#define	MCFDMA_BASE3		(MCF_IPSBAR + 0x000001C0)</span>

<span class="cm">/*</span>
<span class="cm"> *	UART module.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFUART_BASE0		(MCF_IPSBAR + 0x00000200)</span>
<span class="cp">#define	MCFUART_BASE1		(MCF_IPSBAR + 0x00000240)</span>
<span class="cp">#define	MCFUART_BASE2		(MCF_IPSBAR + 0x00000280)</span>

<span class="cm">/*</span>
<span class="cm"> *	FEC ethernet module.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFFEC_BASE0		(MCF_IPSBAR + 0x00001000)</span>
<span class="cp">#define	MCFFEC_SIZE0		0x800</span>

<span class="cm">/*</span>
<span class="cm"> *	QSPI module.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFQSPI_BASE		(MCF_IPSBAR + 0x340)</span>
<span class="cp">#define	MCFQSPI_SIZE		0x40</span>

<span class="cp">#define	MCFQSPI_CS0		147</span>
<span class="cp">#define	MCFQSPI_CS1		148</span>
<span class="cp">#define	MCFQSPI_CS2		149</span>
<span class="cp">#define	MCFQSPI_CS3		150</span>

<span class="cm">/*</span>
<span class="cm"> * 	GPIO registers</span>
<span class="cm"> */</span>
<span class="cp">#define MCFGPIO_PODR_A		(MCF_IPSBAR + 0x00100000)</span>
<span class="cp">#define MCFGPIO_PODR_B		(MCF_IPSBAR + 0x00100001)</span>
<span class="cp">#define MCFGPIO_PODR_C		(MCF_IPSBAR + 0x00100002)</span>
<span class="cp">#define MCFGPIO_PODR_D		(MCF_IPSBAR + 0x00100003)</span>
<span class="cp">#define MCFGPIO_PODR_E		(MCF_IPSBAR + 0x00100004)</span>
<span class="cp">#define MCFGPIO_PODR_F		(MCF_IPSBAR + 0x00100005)</span>
<span class="cp">#define MCFGPIO_PODR_G		(MCF_IPSBAR + 0x00100006)</span>
<span class="cp">#define MCFGPIO_PODR_H		(MCF_IPSBAR + 0x00100007)</span>
<span class="cp">#define MCFGPIO_PODR_J		(MCF_IPSBAR + 0x00100008)</span>
<span class="cp">#define MCFGPIO_PODR_DD		(MCF_IPSBAR + 0x00100009)</span>
<span class="cp">#define MCFGPIO_PODR_EH		(MCF_IPSBAR + 0x0010000A)</span>
<span class="cp">#define MCFGPIO_PODR_EL		(MCF_IPSBAR + 0x0010000B)</span>
<span class="cp">#define MCFGPIO_PODR_AS		(MCF_IPSBAR + 0x0010000C)</span>
<span class="cp">#define MCFGPIO_PODR_QS		(MCF_IPSBAR + 0x0010000D)</span>
<span class="cp">#define MCFGPIO_PODR_SD		(MCF_IPSBAR + 0x0010000E)</span>
<span class="cp">#define MCFGPIO_PODR_TC		(MCF_IPSBAR + 0x0010000F)</span>
<span class="cp">#define MCFGPIO_PODR_TD		(MCF_IPSBAR + 0x00100010)</span>
<span class="cp">#define MCFGPIO_PODR_UA		(MCF_IPSBAR + 0x00100011)</span>

<span class="cp">#define MCFGPIO_PDDR_A		(MCF_IPSBAR + 0x00100014)</span>
<span class="cp">#define MCFGPIO_PDDR_B		(MCF_IPSBAR + 0x00100015)</span>
<span class="cp">#define MCFGPIO_PDDR_C		(MCF_IPSBAR + 0x00100016)</span>
<span class="cp">#define MCFGPIO_PDDR_D		(MCF_IPSBAR + 0x00100017)</span>
<span class="cp">#define MCFGPIO_PDDR_E		(MCF_IPSBAR + 0x00100018)</span>
<span class="cp">#define MCFGPIO_PDDR_F		(MCF_IPSBAR + 0x00100019)</span>
<span class="cp">#define MCFGPIO_PDDR_G		(MCF_IPSBAR + 0x0010001A)</span>
<span class="cp">#define MCFGPIO_PDDR_H		(MCF_IPSBAR + 0x0010001B)</span>
<span class="cp">#define MCFGPIO_PDDR_J		(MCF_IPSBAR + 0x0010001C)</span>
<span class="cp">#define MCFGPIO_PDDR_DD		(MCF_IPSBAR + 0x0010001D)</span>
<span class="cp">#define MCFGPIO_PDDR_EH		(MCF_IPSBAR + 0x0010001E)</span>
<span class="cp">#define MCFGPIO_PDDR_EL		(MCF_IPSBAR + 0x0010001F)</span>
<span class="cp">#define MCFGPIO_PDDR_AS		(MCF_IPSBAR + 0x00100020)</span>
<span class="cp">#define MCFGPIO_PDDR_QS		(MCF_IPSBAR + 0x00100021)</span>
<span class="cp">#define MCFGPIO_PDDR_SD		(MCF_IPSBAR + 0x00100022)</span>
<span class="cp">#define MCFGPIO_PDDR_TC		(MCF_IPSBAR + 0x00100023)</span>
<span class="cp">#define MCFGPIO_PDDR_TD		(MCF_IPSBAR + 0x00100024)</span>
<span class="cp">#define MCFGPIO_PDDR_UA		(MCF_IPSBAR + 0x00100025)</span>

<span class="cp">#define MCFGPIO_PPDSDR_A	(MCF_IPSBAR + 0x00100028)</span>
<span class="cp">#define MCFGPIO_PPDSDR_B	(MCF_IPSBAR + 0x00100029)</span>
<span class="cp">#define MCFGPIO_PPDSDR_C	(MCF_IPSBAR + 0x0010002A)</span>
<span class="cp">#define MCFGPIO_PPDSDR_D	(MCF_IPSBAR + 0x0010002B)</span>
<span class="cp">#define MCFGPIO_PPDSDR_E	(MCF_IPSBAR + 0x0010002C)</span>
<span class="cp">#define MCFGPIO_PPDSDR_F	(MCF_IPSBAR + 0x0010002D)</span>
<span class="cp">#define MCFGPIO_PPDSDR_G	(MCF_IPSBAR + 0x0010002E)</span>
<span class="cp">#define MCFGPIO_PPDSDR_H	(MCF_IPSBAR + 0x0010002F)</span>
<span class="cp">#define MCFGPIO_PPDSDR_J	(MCF_IPSBAR + 0x00100030)</span>
<span class="cp">#define MCFGPIO_PPDSDR_DD	(MCF_IPSBAR + 0x00100031)</span>
<span class="cp">#define MCFGPIO_PPDSDR_EH	(MCF_IPSBAR + 0x00100032)</span>
<span class="cp">#define MCFGPIO_PPDSDR_EL	(MCF_IPSBAR + 0x00100033)</span>
<span class="cp">#define MCFGPIO_PPDSDR_AS	(MCF_IPSBAR + 0x00100034)</span>
<span class="cp">#define MCFGPIO_PPDSDR_QS	(MCF_IPSBAR + 0x00100035)</span>
<span class="cp">#define MCFGPIO_PPDSDR_SD	(MCF_IPSBAR + 0x00100036)</span>
<span class="cp">#define MCFGPIO_PPDSDR_TC	(MCF_IPSBAR + 0x00100037)</span>
<span class="cp">#define MCFGPIO_PPDSDR_TD	(MCF_IPSBAR + 0x00100038)</span>
<span class="cp">#define MCFGPIO_PPDSDR_UA	(MCF_IPSBAR + 0x00100039)</span>

<span class="cp">#define MCFGPIO_PCLRR_A		(MCF_IPSBAR + 0x0010003C)</span>
<span class="cp">#define MCFGPIO_PCLRR_B		(MCF_IPSBAR + 0x0010003D)</span>
<span class="cp">#define MCFGPIO_PCLRR_C		(MCF_IPSBAR + 0x0010003E)</span>
<span class="cp">#define MCFGPIO_PCLRR_D		(MCF_IPSBAR + 0x0010003F)</span>
<span class="cp">#define MCFGPIO_PCLRR_E		(MCF_IPSBAR + 0x00100040)</span>
<span class="cp">#define MCFGPIO_PCLRR_F		(MCF_IPSBAR + 0x00100041)</span>
<span class="cp">#define MCFGPIO_PCLRR_G		(MCF_IPSBAR + 0x00100042)</span>
<span class="cp">#define MCFGPIO_PCLRR_H		(MCF_IPSBAR + 0x00100043)</span>
<span class="cp">#define MCFGPIO_PCLRR_J		(MCF_IPSBAR + 0x00100044)</span>
<span class="cp">#define MCFGPIO_PCLRR_DD	(MCF_IPSBAR + 0x00100045)</span>
<span class="cp">#define MCFGPIO_PCLRR_EH	(MCF_IPSBAR + 0x00100046)</span>
<span class="cp">#define MCFGPIO_PCLRR_EL	(MCF_IPSBAR + 0x00100047)</span>
<span class="cp">#define MCFGPIO_PCLRR_AS	(MCF_IPSBAR + 0x00100048)</span>
<span class="cp">#define MCFGPIO_PCLRR_QS	(MCF_IPSBAR + 0x00100049)</span>
<span class="cp">#define MCFGPIO_PCLRR_SD	(MCF_IPSBAR + 0x0010004A)</span>
<span class="cp">#define MCFGPIO_PCLRR_TC	(MCF_IPSBAR + 0x0010004B)</span>
<span class="cp">#define MCFGPIO_PCLRR_TD	(MCF_IPSBAR + 0x0010004C)</span>
<span class="cp">#define MCFGPIO_PCLRR_UA	(MCF_IPSBAR + 0x0010004D)</span>

<span class="cp">#define MCFGPIO_PBCDPAR		(MCF_IPSBAR + 0x00100050)</span>
<span class="cp">#define MCFGPIO_PFPAR		(MCF_IPSBAR + 0x00100051)</span>
<span class="cp">#define MCFGPIO_PEPAR		(MCF_IPSBAR + 0x00100052)</span>
<span class="cp">#define MCFGPIO_PJPAR		(MCF_IPSBAR + 0x00100054)</span>
<span class="cp">#define MCFGPIO_PSDPAR		(MCF_IPSBAR + 0x00100055)</span>
<span class="cp">#define MCFGPIO_PASPAR		(MCF_IPSBAR + 0x00100056)</span>
<span class="cp">#define MCFGPIO_PEHLPAR		(MCF_IPSBAR + 0x00100058)</span>
<span class="cp">#define MCFGPIO_PQSPAR		(MCF_IPSBAR + 0x00100059)</span>
<span class="cp">#define MCFGPIO_PTCPAR		(MCF_IPSBAR + 0x0010005A)</span>
<span class="cp">#define MCFGPIO_PTDPAR		(MCF_IPSBAR + 0x0010005B)</span>
<span class="cp">#define MCFGPIO_PUAPAR		(MCF_IPSBAR + 0x0010005C)</span>

<span class="cm">/*</span>
<span class="cm"> * PIT timer base addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFPIT_BASE1		(MCF_IPSBAR + 0x00150000)</span>
<span class="cp">#define	MCFPIT_BASE2		(MCF_IPSBAR + 0x00160000)</span>
<span class="cp">#define	MCFPIT_BASE3		(MCF_IPSBAR + 0x00170000)</span>
<span class="cp">#define	MCFPIT_BASE4		(MCF_IPSBAR + 0x00180000)</span>

<span class="cm">/*</span>
<span class="cm"> * 	Edge Port registers</span>
<span class="cm"> */</span>
<span class="cp">#define MCFEPORT_EPPAR		(MCF_IPSBAR + 0x00130000)</span>
<span class="cp">#define MCFEPORT_EPDDR		(MCF_IPSBAR + 0x00130002)</span>
<span class="cp">#define MCFEPORT_EPIER		(MCF_IPSBAR + 0x00130003)</span>
<span class="cp">#define MCFEPORT_EPDR		(MCF_IPSBAR + 0x00130004)</span>
<span class="cp">#define MCFEPORT_EPPDR		(MCF_IPSBAR + 0x00130005)</span>
<span class="cp">#define MCFEPORT_EPFR		(MCF_IPSBAR + 0x00130006)</span>

<span class="cm">/*</span>
<span class="cm"> * 	Queued ADC registers</span>
<span class="cm"> */</span>
<span class="cp">#define MCFQADC_PORTQA		(MCF_IPSBAR + 0x00190006)</span>
<span class="cp">#define MCFQADC_PORTQB		(MCF_IPSBAR + 0x00190007)</span>
<span class="cp">#define MCFQADC_DDRQA		(MCF_IPSBAR + 0x00190008)</span>
<span class="cp">#define MCFQADC_DDRQB		(MCF_IPSBAR + 0x00190009)</span>

<span class="cm">/*</span>
<span class="cm"> * 	General Purpose Timers registers</span>
<span class="cm"> */</span>
<span class="cp">#define MCFGPTA_GPTPORT		(MCF_IPSBAR + 0x001A001D)</span>
<span class="cp">#define MCFGPTA_GPTDDR		(MCF_IPSBAR + 0x001A001E)</span>
<span class="cp">#define MCFGPTB_GPTPORT		(MCF_IPSBAR + 0x001B001D)</span>
<span class="cp">#define MCFGPTB_GPTDDR		(MCF_IPSBAR + 0x001B001E)</span>
<span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * definitions for generic gpio support</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define MCFGPIO_PODR		MCFGPIO_PODR_A	</span><span class="cm">/* port output data */</span><span class="cp"></span>
<span class="cp">#define MCFGPIO_PDDR		MCFGPIO_PDDR_A	</span><span class="cm">/* port data direction */</span><span class="cp"></span>
<span class="cp">#define MCFGPIO_PPDR		MCFGPIO_PPDSDR_A</span><span class="cm">/* port pin data */</span><span class="cp"></span>
<span class="cp">#define MCFGPIO_SETR		MCFGPIO_PPDSDR_A</span><span class="cm">/* set output */</span><span class="cp"></span>
<span class="cp">#define MCFGPIO_CLRR		MCFGPIO_PCLRR_A	</span><span class="cm">/* clr output */</span><span class="cp"></span>

<span class="cp">#define MCFGPIO_IRQ_MAX		8</span>
<span class="cp">#define MCFGPIO_IRQ_VECBASE	MCFINT_VECBASE</span>
<span class="cp">#define MCFGPIO_PIN_MAX		180</span>


<span class="cm">/*</span>
<span class="cm"> *	Derek Cheung - 6 Feb 2005</span>
<span class="cm"> *		add I2C and QSPI register definition using Freescale&#39;s MCF5282</span>
<span class="cm"> */</span>
<span class="cm">/* set Port AS pin for I2C or UART */</span>
<span class="cp">#define MCF5282_GPIO_PASPAR     (volatile u16 *) (MCF_IPSBAR + 0x00100056)</span>

<span class="cm">/* Port UA Pin Assignment Register (8 Bit) */</span>
<span class="cp">#define MCF5282_GPIO_PUAPAR	0x10005C</span>

<span class="cm">/* Interrupt Mask Register Register Low */</span> 
<span class="cp">#define MCF5282_INTC0_IMRL      (volatile u32 *) (MCF_IPSBAR + 0x0C0C)</span>
<span class="cm">/* Interrupt Control Register 7 */</span>
<span class="cp">#define MCF5282_INTC0_ICR17     (volatile u8 *) (MCF_IPSBAR + 0x0C51)</span>


<span class="cm">/*</span>
<span class="cm"> *  Reset Control Unit (relative to IPSBAR).</span>
<span class="cm"> */</span>
<span class="cp">#define	MCF_RCR			(MCF_IPSBAR + 0x110000)</span>
<span class="cp">#define	MCF_RSR			(MCF_IPSBAR + 0x110001)</span>

<span class="cp">#define	MCF_RCR_SWRESET		0x80		</span><span class="cm">/* Software reset bit */</span><span class="cp"></span>
<span class="cp">#define	MCF_RCR_FRCSTOUT	0x40		</span><span class="cm">/* Force external reset */</span><span class="cp"></span>

<span class="cm">/*********************************************************************</span>
<span class="cm">*</span>
<span class="cm">* Inter-IC (I2C) Module</span>
<span class="cm">*</span>
<span class="cm">*********************************************************************/</span>
<span class="cm">/* Read/Write access macros for general use */</span>
<span class="cp">#define MCF5282_I2C_I2ADR       (volatile u8 *) (MCF_IPSBAR + 0x0300) </span><span class="c1">// Address </span>
<span class="cp">#define MCF5282_I2C_I2FDR       (volatile u8 *) (MCF_IPSBAR + 0x0304) </span><span class="c1">// Freq Divider</span>
<span class="cp">#define MCF5282_I2C_I2CR        (volatile u8 *) (MCF_IPSBAR + 0x0308) </span><span class="c1">// Control</span>
<span class="cp">#define MCF5282_I2C_I2SR        (volatile u8 *) (MCF_IPSBAR + 0x030C) </span><span class="c1">// Status</span>
<span class="cp">#define MCF5282_I2C_I2DR        (volatile u8 *) (MCF_IPSBAR + 0x0310) </span><span class="c1">// Data I/O</span>

<span class="cm">/* Bit level definitions and macros */</span>
<span class="cp">#define MCF5282_I2C_I2ADR_ADDR(x)                       (((x)&amp;0x7F)&lt;&lt;0x01)</span>

<span class="cp">#define MCF5282_I2C_I2FDR_IC(x)                         (((x)&amp;0x3F))</span>

<span class="cp">#define MCF5282_I2C_I2CR_IEN    (0x80)	</span><span class="c1">// I2C enable</span>
<span class="cp">#define MCF5282_I2C_I2CR_IIEN   (0x40)  </span><span class="c1">// interrupt enable</span>
<span class="cp">#define MCF5282_I2C_I2CR_MSTA   (0x20)  </span><span class="c1">// master/slave mode</span>
<span class="cp">#define MCF5282_I2C_I2CR_MTX    (0x10)  </span><span class="c1">// transmit/receive mode</span>
<span class="cp">#define MCF5282_I2C_I2CR_TXAK   (0x08)  </span><span class="c1">// transmit acknowledge enable</span>
<span class="cp">#define MCF5282_I2C_I2CR_RSTA   (0x04)  </span><span class="c1">// repeat start</span>

<span class="cp">#define MCF5282_I2C_I2SR_ICF    (0x80)  </span><span class="c1">// data transfer bit</span>
<span class="cp">#define MCF5282_I2C_I2SR_IAAS   (0x40)  </span><span class="c1">// I2C addressed as a slave</span>
<span class="cp">#define MCF5282_I2C_I2SR_IBB    (0x20)  </span><span class="c1">// I2C bus busy</span>
<span class="cp">#define MCF5282_I2C_I2SR_IAL    (0x10)  </span><span class="c1">// aribitration lost</span>
<span class="cp">#define MCF5282_I2C_I2SR_SRW    (0x04)  </span><span class="c1">// slave read/write</span>
<span class="cp">#define MCF5282_I2C_I2SR_IIF    (0x02)  </span><span class="c1">// I2C interrupt</span>
<span class="cp">#define MCF5282_I2C_I2SR_RXAK   (0x01)  </span><span class="c1">// received acknowledge</span>


<span class="cp">#endif	</span><span class="cm">/* m528xsim_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
