# DigitalDesign-computerArchitecture

This repository contains the lab assignments of [Digital Designa & Computer Architecture](https://safari.ethz.ch/digitaltechnik/spring2020/doku.php?id=schedule) taught by Dr. Onur Mutlu.  

* Lab1: Mapping Your Circuit to FPGA
* [Lab2: Mapping Your Circuit to FPGA](https://github.com/duyubo/DigitalDesign-computerArchitecture/tree/main/lab2)
* [Lab3: Verilog for Combinatorial Circuits](https://github.com/duyubo/DigitalDesign-computerArchitecture/tree/main/lab3)
* [Lab4: Finite State Machines](https://github.com/duyubo/DigitalDesign-computerArchitecture/tree/main/lab4)
* [Lab5: Implementing an ALU](https://github.com/duyubo/DigitalDesign-computerArchitecture/tree/main/lab5)
* [Lab6: Testing the ALU](https://github.com/duyubo/DigitalDesign-computerArchitecture/tree/main/Lab6)
* [Lab7: Writing Assembly Code](https://github.com/duyubo/DigitalDesign-computerArchitecture/tree/main/lab7)
* Lab8: Full System Integration (Part I and Part II) (Todo)
* Lab9: The Performance of MIPS (Todo)

