
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Sat Aug 17 06:24:05 2024

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
###################################################################
########################### Variables #############################
###################################################################
set SSLIB "/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
set FFLIB "/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
###################################################################
############################ Guidance #############################
###################################################################
# Synopsys setup variable
set synopsys_auto_setup true
true
# Formality Setup File
set_svf "/home/IC/Projects/Full_System/Formality/SYS_TOP.svf"
SVF set to '/home/IC/Projects/Full_System/Formality/SYS_TOP.svf'.
1
###################################################################
###################### Reference Container ########################
###################################################################
# Read Reference Design Verilog Files
read_verilog -container REF "/home/IC/Projects/Full_System/Design/*.v"
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Projects/Full_System/Design/ALU.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/ClkDiv.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/CLK_GATE.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/DATA_SYNC.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/FIFO.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/PULSE_GEN.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/RegFile.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/RST_SYNC.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/SYS_CONTRL.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/TOP.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/UART.v'
Created container 'REF'
Current container set to 'REF'
1
read_verilog -container REF "/home/IC/Projects/Full_System/Design/FIFO/*.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/Full_System/Design/FIFO/F_DATA_SYNC.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/FIFO/FIFO_RAM.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/FIFO/RD_CONTRL.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/FIFO/WR_CONTRL.v'
1
read_verilog -container REF "/home/IC/Projects/Full_System/Design/UART/*.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/Full_System/Design/UART/Configuration.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/UART/Controller.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/UART/FSM_Controller.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/UART/Parity.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/UART/Sampler.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/UART/Sampling_Register.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/UART/Serializer.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/UART/UART_RX.v'
Loading verilog file '/home/IC/Projects/Full_System/Design/UART/UART_TX.v'
1
# Read Reference technology libraries
read_db -container REF [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
1
# set the top Reference Design 
set_reference_design SYS_TOP
Reference design set to 'REF:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'REF:/WORK/SYS_TOP'
Status:   Elaborating design SYS_TOP   ...  
Status:   Elaborating design SYS_CONTRL  DATA_WIDTH=8, ALU_FUNC_WIDTH=4, RegFile_ADDR_WIDTH=4 ...  
Information: Created design named 'SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4'. (FE-LINK-13)
Status:   Elaborating design RegFile  DATA_WIDTH=8, MEM_SIZE=16, ADDR_WIDTH=4 ...  
Information: Created design named 'RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4'. (FE-LINK-13)
Status:   Elaborating design ALU  DATA_WIDTH=8, FUNC_WIDTH=4 ...  
Information: Created design named 'ALU_DATA_WIDTH8_FUNC_WIDTH4'. (FE-LINK-13)
Status:   Elaborating design UART  DATA_WIDTH=8 ...  
Information: Created design named 'UART_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design UART_Tx  Width=8 ...  
Information: Created design named 'UART_Tx_Width8'. (FE-LINK-13)
Status:   Elaborating design serializer  Width=8 ...  
Information: Created design named 'serializer_Width8'. (FE-LINK-13)
Status:   Elaborating design Parity_calc  Width=8 ...  
Information: Created design named 'Parity_calc_Width8'. (FE-LINK-13)
Status:   Elaborating design FSM_controller   ...  
Status:   Elaborating design UART_Rx  Width=8 ...  
Information: Created design named 'UART_Rx_Width8'. (FE-LINK-13)
Status:   Elaborating design Sampling_Register   ...  
Status:   Elaborating design Configuration_block   ...  
Status:   Elaborating design Sampler   ...  
Status:   Elaborating design UART_Rx_Controller   ...  
Status:   Elaborating design PULSE_GEN   ...  
Status:   Elaborating design FIFO  DATA_WIDTH=8, ADDR_WIDTH=5, MEM_SIZE=32 ...  
Information: Created design named 'FIFO_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32'. (FE-LINK-13)
Status:   Elaborating design DUAL_RAM  DATA_WIDTH=8, ADDR_WIDTH=5, MEM_SIZE=32 ...  
Information: Created design named 'DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32'. (FE-LINK-13)
Status:   Elaborating design F_DATA_SYNC  BUS_WIDTH=6 ...  
Information: Created design named 'F_DATA_SYNC_BUS_WIDTH6'. (FE-LINK-13)
Status:   Elaborating design RD_CONTRL  ADDR_WIDTH=5 ...  
Information: Created design named 'RD_CONTRL_ADDR_WIDTH5'. (FE-LINK-13)
Status:   Elaborating design WR_CONTRL  ADDR_WIDTH=5 ...  
Information: Created design named 'WR_CONTRL_ADDR_WIDTH5'. (FE-LINK-13)
Status:   Elaborating design CLK_GATE   ...  
Status:   Elaborating design DATA_SYNC  NUM_STAGES=2, BUS_WIDTH=8 ...  
Information: Created design named 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design ClkDiv  Width=8 ...  
Information: Created design named 'ClkDiv_Width8'. (FE-LINK-13)
Status:   Elaborating design ClkDiv  Width=6 ...  
Information: Created design named 'ClkDiv_Width6'. (FE-LINK-13)
Status:   Elaborating design RST_SYNC  NUM_STAGES=2 ...  
Information: Created design named 'RST_SYNC_NUM_STAGES2'. (FE-LINK-13)
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'REF:/WORK/SYS_TOP'
Reference design set to 'REF:/WORK/SYS_TOP'
1
###################################################################
#################### Implementation Container #####################
###################################################################
# Read Implementation Design Files
read_verilog -netlist -container Imp "/home/IC/Projects/Full_System/Synthesis/Files/SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/Full_System/Synthesis/Files/SYS_TOP.v'
Created container 'Imp'
Current container set to 'Imp'
1
# Read Implementation technology libraries
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
1
# set the top Implementation Design
set_implementation_design SYS_TOP
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Imp:/WORK/SYS_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/SYS_TOP'
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
###################### Matching Compare points ####################
match
Reference design is 'REF:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
Status:  Checking designs...
    Warning: 0 (12) undriven nets found in reference (implementation) design; see formality1.log for list (FM-399)
Status:  Building verification models...
Status:  Processing Guide Commands...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          2          0          0          0          2
instance_map        :         24          0          0          0         24
mark                :         18          0          0          0         18
multiplier          :          4          0          0          0          4
replace             :          2          0          0          0          2
transformation
   map              :         21          0          0          0         21
   share            :          4          0          0          0          4
uniquify            :          3          3          0          0          6

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

SVF files read:
      /home/IC/Projects/Full_System/Formality/SYS_TOP.svf

SVF files produced:
  /home/IC/Projects/Full_System/Formality/formality1_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 604 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 4(0) Unmatched reference(implementation) unread points    
****************************************************************************************

1
######################### Run Verification ########################
set successful [verify]
Reference design is 'REF:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
    
*********************************** Matching Results ***********************************    
 604 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 4(0) Unmatched reference(implementation) unread points    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: REF:/WORK/SYS_TOP
 Implementation design: Imp:/WORK/SYS_TOP
 604 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       3     600       1     604
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
########################### Reporting ############################# 
cd Reports
report_passing_points > "passing_points.rpt"
report_failing_points > "failing_points.rpt"
report_aborted_points > "aborted_points.rpt"
report_unverified_points > "unverified_points.rpt"
cd ..
start_gui
     1  source -echo -verbose fm_script.tcl
1
#exit
fm_shell (verify)> 