// Seed: 3962816374
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  uwire id_2
    , id_5,
    output tri1  id_3
);
  initial begin : LABEL_0
    id_1 = 1'd0;
  end
  logic id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  xnor primCall (id_3, id_2, id_0, id_6, id_5);
  assign id_6 = -1'b0;
endmodule
