read -sv run_verilog_mid/adder_32b_15_62_cff67acc066177994ca5b55c18adbc1a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_15_62_cff67acc066177994ca5b55c18adbc1a_yosys.v
