<stg><name>image_filter_Pipeline_VITIS_LOOP_188_2</name>


<trans_list>

<trans id="938" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %input_r, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %output_r, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %cmp4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp4

]]></Node>
<StgValue><ssdm name="cmp4_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %row_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %row

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %cmp_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp

]]></Node>
<StgValue><ssdm name="cmp_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln184 = store i32 0, i32 %col

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %do.body1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body1:0 %col_3 = load i32 %col

]]></Node>
<StgValue><ssdm name="col_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32">
<![CDATA[
do.body1:1 %trunc_ln189 = trunc i32 %col_3

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32">
<![CDATA[
do.body1:2 %trunc_ln189_1 = trunc i32 %col_3

]]></Node>
<StgValue><ssdm name="trunc_ln189_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body1:5 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %col_3, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
do.body1:7 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i80P0A, i80 %input_r, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
do.body1:8 %br_ln190 = br i1 %tmp_s, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:0 %br_ln200 = br i1 %cmp4_read, void %do.cond, void %if.then5

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i8.exit:0 %icmp_ln65_1 = icmp_sgt  i32 %col_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln65_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i8.exit:1 %br_ln65 = br i1 %icmp_ln65_1, void %_Z14shift_register7ap_uintILi80EEii.3.exit84, void %VITIS_LOOP_67_1.i24

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:0 %cmp4_i13 = icmp_eq  i32 %col_3, i32 1

]]></Node>
<StgValue><ssdm name="cmp4_i13"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:265 %br_ln203 = br i1 %icmp_ln65_1, void %if.end10, void %if.then9

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end10:0 %col_5 = add i32 %col_3, i32 1

]]></Node>
<StgValue><ssdm name="col_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end10:1 %store_ln184 = store i32 %col_5, i32 %col

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
if.end10:2 %br_ln208 = br void %do.cond

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="0">
<![CDATA[
if.then:0 %input_read = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %input_r

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:13 %br_ln871 = br i1 %trunc_ln189, void %arrayidx42.i.i.0.0.013.1.i.case.0, void %arrayidx42.i.i.0.0.013.1.i.case.1

]]></Node>
<StgValue><ssdm name="br_ln871"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i.exit:0 %icmp_ln65 = icmp_sgt  i32 %col_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i.exit:1 %br_ln65 = br i1 %icmp_ln65, void %_Z14shift_register7ap_uintILi80EEii.3.exit, void %VITIS_LOOP_67_1.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:0 %cmp4_i = icmp_eq  i32 %col_3, i32 1

]]></Node>
<StgValue><ssdm name="cmp4_i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_67_1.i:72 %cmp97_i = icmp_eq  i11 %row_read, i11 1

]]></Node>
<StgValue><ssdm name="cmp97_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:265 %and_ln193 = and i1 %cmp_read, i1 %icmp_ln65

]]></Node>
<StgValue><ssdm name="and_ln193"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:266 %br_ln193 = br i1 %and_ln193, void %if.end, void %if.then3

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:0 %col_4 = add i32 %col_3, i32 1

]]></Node>
<StgValue><ssdm name="col_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:1 %store_ln184 = store i32 %col_4, i32 %col

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
if.end:2 %br_ln198 = br void %do.cond

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.cond:0 %col_6 = load i32 %col

]]></Node>
<StgValue><ssdm name="col_6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.cond:1 %icmp_ln210 = icmp_slt  i32 %col_6, i32 240

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
do.cond:2 %br_ln209 = br i1 %icmp_ln210, void %do.end.exitStub, void %do.body1

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
do.body1:3 %specpipeline_ln189 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln189"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
do.body1:4 %specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="7">
<![CDATA[
do.body1:6 %zext_ln184 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then5:0 %linebuf_0_0_addr_1 = getelementptr i80 %linebuf_0_0, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="linebuf_0_0_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then5:1 %linebuf_0_1_addr_1 = getelementptr i80 %linebuf_0_1, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="linebuf_0_1_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then5:2 %linebuf_1_0_addr_1 = getelementptr i80 %linebuf_1_0, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="linebuf_1_0_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then5:3 %linebuf_1_1_addr_1 = getelementptr i80 %linebuf_1_1, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="linebuf_1_1_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then5:4 %linebuf_2_0_addr_1 = getelementptr i80 %linebuf_2_0, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="linebuf_2_0_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then5:5 %linebuf_2_1_addr_1 = getelementptr i80 %linebuf_2_1, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="linebuf_2_1_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="80" op_0_bw="7">
<![CDATA[
if.then5:9 %linebuf_2_0_load_1 = load i7 %linebuf_2_0_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_2_0_load_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="80" op_0_bw="7">
<![CDATA[
if.then5:10 %linebuf_2_1_load_1 = load i7 %linebuf_2_1_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_2_1_load_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then5:12 %br_ln871 = br i1 %trunc_ln189, void %arrayidx42.i.i.0.0.013.1.i8.case.0, void %arrayidx42.i.i.0.0.013.1.i8.case.1

]]></Node>
<StgValue><ssdm name="br_ln871"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="80" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i8.case.0:2 %store_ln908 = store i80 0, i7 %linebuf_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln908"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="80" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i8.case.1:2 %store_ln908 = store i80 0, i7 %linebuf_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln908"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:1 %linebuf_0_0_addr = getelementptr i80 %linebuf_0_0, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="linebuf_0_0_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:2 %linebuf_0_1_addr = getelementptr i80 %linebuf_0_1, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="linebuf_0_1_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:3 %linebuf_1_0_addr = getelementptr i80 %linebuf_1_0, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="linebuf_1_0_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:4 %linebuf_1_1_addr = getelementptr i80 %linebuf_1_1, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="linebuf_1_1_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:5 %linebuf_2_0_addr = getelementptr i80 %linebuf_2_0, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="linebuf_2_0_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:6 %linebuf_2_1_addr = getelementptr i80 %linebuf_2_1, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="linebuf_2_1_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="80" op_0_bw="7">
<![CDATA[
if.then:10 %linebuf_2_0_load = load i7 %linebuf_2_0_addr

]]></Node>
<StgValue><ssdm name="linebuf_2_0_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="80" op_0_bw="7">
<![CDATA[
if.then:11 %linebuf_2_1_load = load i7 %linebuf_2_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_2_1_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="80" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i.case.0:2 %store_ln908 = store i80 %input_read, i7 %linebuf_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln908"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="80" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i.case.1:2 %store_ln908 = store i80 %input_read, i7 %linebuf_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln908"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_67_1.i:1 %col_assign_1 = add i8 %trunc_ln189_1, i8 255

]]></Node>
<StgValue><ssdm name="col_assign_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:2 %tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %col_assign_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:3 %p_cast = zext i7 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_67_1.i:4 %col_assign = add i8 %trunc_ln189_1, i8 254

]]></Node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i:9 %linebuf_2_0_addr_2 = getelementptr i80 %linebuf_2_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="linebuf_2_0_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i:10 %linebuf_2_1_addr_2 = getelementptr i80 %linebuf_2_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="linebuf_2_1_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_67_1.i:35 %select_ln91 = select i1 %cmp4_i, i8 0, i8 %col_assign

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="8">
<![CDATA[
VITIS_LOOP_67_1.i:36 %trunc_ln91 = trunc i8 %select_ln91

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:37 %lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %select_ln91, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:57 %linebuf_2_0_load_3 = load i7 %linebuf_2_0_addr_2

]]></Node>
<StgValue><ssdm name="linebuf_2_0_load_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:58 %linebuf_2_1_load_3 = load i7 %linebuf_2_1_addr_2

]]></Node>
<StgValue><ssdm name="linebuf_2_1_load_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:71 %tmp_25 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %input_read, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="80" op_0_bw="7">
<![CDATA[
if.then5:6 %linebuf_1_0_load_1 = load i7 %linebuf_1_0_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="80" op_0_bw="7">
<![CDATA[
if.then5:7 %linebuf_1_1_load_1 = load i7 %linebuf_1_1_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="80" op_0_bw="7">
<![CDATA[
if.then5:9 %linebuf_2_0_load_1 = load i7 %linebuf_2_0_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_2_0_load_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="80" op_0_bw="7">
<![CDATA[
if.then5:10 %linebuf_2_1_load_1 = load i7 %linebuf_2_1_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_2_1_load_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
if.then5:11 %select_ln871_3 = select i1 %trunc_ln189, i80 %linebuf_2_1_load_1, i80 %linebuf_2_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln871_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="80" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i8.case.0:1 %store_ln871 = store i80 %select_ln871_3, i7 %linebuf_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="80" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i8.case.1:1 %store_ln871 = store i80 %select_ln871_3, i7 %linebuf_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_67_1.i24:1 %col_assign_3 = add i8 %trunc_ln189_1, i8 255

]]></Node>
<StgValue><ssdm name="col_assign_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:2 %tmp_50 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %col_assign_3, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i24:3 %p_cast172 = zext i7 %tmp_50

]]></Node>
<StgValue><ssdm name="p_cast172"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="cmp4_i13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_67_1.i24:4 %col_assign_2 = add i8 %trunc_ln189_1, i8 254

]]></Node>
<StgValue><ssdm name="col_assign_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i24:7 %linebuf_1_0_addr_3 = getelementptr i80 %linebuf_1_0, i64 0, i64 %p_cast172

]]></Node>
<StgValue><ssdm name="linebuf_1_0_addr_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i24:8 %linebuf_1_1_addr_3 = getelementptr i80 %linebuf_1_1, i64 0, i64 %p_cast172

]]></Node>
<StgValue><ssdm name="linebuf_1_1_addr_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i24:21 %linebuf_1_0_load_3 = load i7 %linebuf_1_0_addr_3

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load_3"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i24:22 %linebuf_1_1_load_3 = load i7 %linebuf_1_1_addr_3

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load_3"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:32 %tmp_66 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln871_3, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_67_1.i24:33 %select_ln91_4 = select i1 %cmp4_i13, i8 0, i8 %col_assign_2

]]></Node>
<StgValue><ssdm name="select_ln91_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="8">
<![CDATA[
VITIS_LOOP_67_1.i24:34 %trunc_ln91_7 = trunc i8 %select_ln91_4

]]></Node>
<StgValue><ssdm name="trunc_ln91_7"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:35 %lshr_ln91_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %select_ln91_4, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln91_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="80" op_0_bw="7">
<![CDATA[
if.then:7 %linebuf_1_0_load = load i7 %linebuf_1_0_addr

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="80" op_0_bw="7">
<![CDATA[
if.then:8 %linebuf_1_1_load = load i7 %linebuf_1_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="80" op_0_bw="7">
<![CDATA[
if.then:10 %linebuf_2_0_load = load i7 %linebuf_2_0_addr

]]></Node>
<StgValue><ssdm name="linebuf_2_0_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="80" op_0_bw="7">
<![CDATA[
if.then:11 %linebuf_2_1_load = load i7 %linebuf_2_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_2_1_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
if.then:12 %select_ln871_1 = select i1 %trunc_ln189, i80 %linebuf_2_1_load, i80 %linebuf_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln871_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="80" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i.case.0:1 %store_ln871 = store i80 %select_ln871_1, i7 %linebuf_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="80" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i.case.1:1 %store_ln871 = store i80 %select_ln871_1, i7 %linebuf_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i:7 %linebuf_1_0_addr_2 = getelementptr i80 %linebuf_1_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="linebuf_1_0_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i:8 %linebuf_1_1_addr_2 = getelementptr i80 %linebuf_1_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="linebuf_1_1_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:23 %linebuf_1_0_load_2 = load i7 %linebuf_1_0_addr_2

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:24 %linebuf_1_1_load_2 = load i7 %linebuf_1_1_addr_2

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:34 %tmp_17 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln871_1, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:38 %zext_ln91 = zext i7 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i:53 %linebuf_2_0_addr_3 = getelementptr i80 %linebuf_2_0, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="linebuf_2_0_addr_3"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i:54 %linebuf_2_1_addr_3 = getelementptr i80 %linebuf_2_1, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="linebuf_2_1_addr_3"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:55 %linebuf_2_0_load_2 = load i7 %linebuf_2_0_addr_3

]]></Node>
<StgValue><ssdm name="linebuf_2_0_load_2"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:56 %linebuf_2_1_load_2 = load i7 %linebuf_2_1_addr_3

]]></Node>
<StgValue><ssdm name="linebuf_2_1_load_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:57 %linebuf_2_0_load_3 = load i7 %linebuf_2_0_addr_2

]]></Node>
<StgValue><ssdm name="linebuf_2_0_load_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:58 %linebuf_2_1_load_3 = load i7 %linebuf_2_1_addr_2

]]></Node>
<StgValue><ssdm name="linebuf_2_1_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="80" op_0_bw="7">
<![CDATA[
if.then5:6 %linebuf_1_0_load_1 = load i7 %linebuf_1_0_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="80" op_0_bw="7">
<![CDATA[
if.then5:7 %linebuf_1_1_load_1 = load i7 %linebuf_1_1_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
if.then5:8 %select_ln871_2 = select i1 %trunc_ln189, i80 %linebuf_1_1_load_1, i80 %linebuf_1_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln871_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="80" op_1_bw="7">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i8.case.0:0 %store_ln871 = store i80 %select_ln871_2, i7 %linebuf_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i8.case.0:3 %br_ln908 = br void %arrayidx42.i.i.0.0.013.1.i8.exit

]]></Node>
<StgValue><ssdm name="br_ln908"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="80" op_1_bw="7">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i8.case.1:0 %store_ln871 = store i80 %select_ln871_2, i7 %linebuf_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i8.case.1:3 %br_ln908 = br void %arrayidx42.i.i.0.0.013.1.i8.exit

]]></Node>
<StgValue><ssdm name="br_ln908"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i24:5 %linebuf_0_0_addr_3 = getelementptr i80 %linebuf_0_0, i64 0, i64 %p_cast172

]]></Node>
<StgValue><ssdm name="linebuf_0_0_addr_3"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i24:6 %linebuf_0_1_addr_3 = getelementptr i80 %linebuf_0_1, i64 0, i64 %p_cast172

]]></Node>
<StgValue><ssdm name="linebuf_0_1_addr_3"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i24:9 %linebuf_0_0_load_1 = load i7 %linebuf_0_0_addr_3

]]></Node>
<StgValue><ssdm name="linebuf_0_0_load_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i24:10 %linebuf_0_1_load_1 = load i7 %linebuf_0_1_addr_3

]]></Node>
<StgValue><ssdm name="linebuf_0_1_load_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:20 %tmp_58 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln871_2, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i24:21 %linebuf_1_0_load_3 = load i7 %linebuf_1_0_addr_3

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load_3"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i24:22 %linebuf_1_1_load_3 = load i7 %linebuf_1_1_addr_3

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load_3"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i24:36 %zext_ln91_1 = zext i7 %lshr_ln91_1

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i24:44 %linebuf_1_0_addr_5 = getelementptr i80 %linebuf_1_0, i64 0, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="linebuf_1_0_addr_5"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i24:45 %linebuf_1_1_addr_5 = getelementptr i80 %linebuf_1_1, i64 0, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="linebuf_1_1_addr_5"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i24:46 %linebuf_1_0_load_5 = load i7 %linebuf_1_0_addr_5

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load_5"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i24:47 %linebuf_1_1_load_5 = load i7 %linebuf_1_1_addr_5

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load_5"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="80" op_0_bw="7">
<![CDATA[
if.then:7 %linebuf_1_0_load = load i7 %linebuf_1_0_addr

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="80" op_0_bw="7">
<![CDATA[
if.then:8 %linebuf_1_1_load = load i7 %linebuf_1_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
if.then:9 %select_ln871 = select i1 %trunc_ln189, i80 %linebuf_1_1_load, i80 %linebuf_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln871"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="80" op_1_bw="7">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i.case.0:0 %store_ln871 = store i80 %select_ln871, i7 %linebuf_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i.case.0:3 %br_ln908 = br void %arrayidx42.i.i.0.0.013.1.i.exit

]]></Node>
<StgValue><ssdm name="br_ln908"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="80" op_1_bw="7">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i.case.1:0 %store_ln871 = store i80 %select_ln871, i7 %linebuf_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.i.i.0.0.013.1.i.case.1:3 %br_ln908 = br void %arrayidx42.i.i.0.0.013.1.i.exit

]]></Node>
<StgValue><ssdm name="br_ln908"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i:5 %linebuf_0_0_addr_2 = getelementptr i80 %linebuf_0_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="linebuf_0_0_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i:6 %linebuf_0_1_addr_2 = getelementptr i80 %linebuf_0_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="linebuf_0_1_addr_2"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:11 %linebuf_0_0_load = load i7 %linebuf_0_0_addr_2

]]></Node>
<StgValue><ssdm name="linebuf_0_0_load"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:12 %linebuf_0_1_load = load i7 %linebuf_0_1_addr_2

]]></Node>
<StgValue><ssdm name="linebuf_0_1_load"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:22 %tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln871, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:23 %linebuf_1_0_load_2 = load i7 %linebuf_1_0_addr_2

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load_2"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:24 %linebuf_1_1_load_2 = load i7 %linebuf_1_1_addr_2

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i:46 %linebuf_1_0_addr_4 = getelementptr i80 %linebuf_1_0, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="linebuf_1_0_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i:47 %linebuf_1_1_addr_4 = getelementptr i80 %linebuf_1_1, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="linebuf_1_1_addr_4"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:48 %linebuf_1_0_load_4 = load i7 %linebuf_1_0_addr_4

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load_4"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:49 %linebuf_1_1_load_4 = load i7 %linebuf_1_1_addr_4

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load_4"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:55 %linebuf_2_0_load_2 = load i7 %linebuf_2_0_addr_3

]]></Node>
<StgValue><ssdm name="linebuf_2_0_load_2"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:56 %linebuf_2_1_load_2 = load i7 %linebuf_2_1_addr_3

]]></Node>
<StgValue><ssdm name="linebuf_2_1_load_2"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i:59 %select_ln92_2 = select i1 %trunc_ln189, i80 %linebuf_2_0_load_3, i80 %linebuf_2_1_load_3

]]></Node>
<StgValue><ssdm name="select_ln92_2"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:63 %tmp_18 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_2, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:64 %tmp_19 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_2, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:65 %tmp_20 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_2, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:66 %tmp_21 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_2, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:67 %tmp_22 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_2, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:68 %tmp_23 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_2, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:69 %tmp_24 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_2, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i:70 %trunc_ln105_4 = trunc i80 %select_ln92_2

]]></Node>
<StgValue><ssdm name="trunc_ln105_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="168" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i24:9 %linebuf_0_0_load_1 = load i7 %linebuf_0_0_addr_3

]]></Node>
<StgValue><ssdm name="linebuf_0_0_load_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i24:10 %linebuf_0_1_load_1 = load i7 %linebuf_0_1_addr_3

]]></Node>
<StgValue><ssdm name="linebuf_0_1_load_1"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i24:11 %select_ln92_3 = select i1 %trunc_ln189, i80 %linebuf_0_0_load_1, i80 %linebuf_0_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln92_3"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:12 %tmp_51 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_3, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:13 %tmp_52 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_3, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:14 %tmp_53 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_3, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:15 %tmp_54 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_3, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:16 %tmp_55 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_3, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:17 %tmp_56 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_3, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:18 %tmp_57 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_3, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i24:19 %trunc_ln105_5 = trunc i80 %select_ln92_3

]]></Node>
<StgValue><ssdm name="trunc_ln105_5"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i24:23 %select_ln92_4 = select i1 %trunc_ln189, i80 %linebuf_1_0_load_3, i80 %linebuf_1_1_load_3

]]></Node>
<StgValue><ssdm name="select_ln92_4"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:24 %tmp_59 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_4, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:25 %tmp_60 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_4, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:26 %tmp_61 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_4, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:27 %tmp_62 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_4, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:28 %tmp_63 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_4, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:29 %tmp_64 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_4, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i24:30 %tmp_65 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_4, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i24:31 %trunc_ln105_6 = trunc i80 %select_ln92_4

]]></Node>
<StgValue><ssdm name="trunc_ln105_6"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i24:37 %linebuf_0_0_addr_5 = getelementptr i80 %linebuf_0_0, i64 0, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="linebuf_0_0_addr_5"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i24:38 %linebuf_0_1_addr_5 = getelementptr i80 %linebuf_0_1, i64 0, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="linebuf_0_1_addr_5"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i24:39 %linebuf_0_0_load_3 = load i7 %linebuf_0_0_addr_5

]]></Node>
<StgValue><ssdm name="linebuf_0_0_load_3"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i24:40 %linebuf_0_1_load_3 = load i7 %linebuf_0_1_addr_5

]]></Node>
<StgValue><ssdm name="linebuf_0_1_load_3"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i24:46 %linebuf_1_0_load_5 = load i7 %linebuf_1_0_addr_5

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load_5"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i24:47 %linebuf_1_1_load_5 = load i7 %linebuf_1_1_addr_5

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load_5"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i24:48 %trunc_ln91_10 = trunc i80 %linebuf_1_1_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln91_10"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i24:49 %trunc_ln91_11 = trunc i80 %linebuf_1_0_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln91_11"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:50 %select_ln91_6 = select i1 %trunc_ln91_7, i10 %trunc_ln91_10, i10 %trunc_ln91_11

]]></Node>
<StgValue><ssdm name="select_ln91_6"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:54 %store_ln117 = store i10 %tmp_51, i10 %window_adjust_0_0_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:55 %store_ln118 = store i10 %tmp_59, i10 %window_adjust_1_0_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:56 %store_ln119 = store i10 %tmp_59, i10 %window_adjust_2_0_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:57 %store_ln117 = store i10 %tmp_52, i10 %window_adjust_0_0_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:58 %store_ln118 = store i10 %tmp_60, i10 %window_adjust_1_0_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:59 %store_ln119 = store i10 %tmp_60, i10 %window_adjust_2_0_2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:60 %store_ln117 = store i10 %tmp_53, i10 %window_adjust_0_0_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:61 %store_ln118 = store i10 %tmp_61, i10 %window_adjust_1_0_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:62 %store_ln119 = store i10 %tmp_61, i10 %window_adjust_2_0_3

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:63 %store_ln117 = store i10 %tmp_54, i10 %window_adjust_0_0_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:64 %store_ln118 = store i10 %tmp_62, i10 %window_adjust_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:65 %store_ln119 = store i10 %tmp_62, i10 %window_adjust_2_0_4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:66 %store_ln117 = store i10 %tmp_55, i10 %window_adjust_0_0_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:67 %store_ln118 = store i10 %tmp_63, i10 %window_adjust_1_0_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:68 %store_ln119 = store i10 %tmp_63, i10 %window_adjust_2_0_5

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:69 %store_ln117 = store i10 %tmp_56, i10 %window_adjust_0_0_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:70 %store_ln118 = store i10 %tmp_64, i10 %window_adjust_1_0_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:71 %store_ln119 = store i10 %tmp_64, i10 %window_adjust_2_0_6

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:72 %store_ln117 = store i10 %tmp_57, i10 %window_adjust_0_0_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:73 %store_ln118 = store i10 %tmp_65, i10 %window_adjust_1_0_7

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:74 %store_ln119 = store i10 %tmp_65, i10 %window_adjust_2_0_7

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:75 %store_ln117 = store i10 %tmp_52, i10 %window_adjust_0_2_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:78 %store_ln117 = store i10 %tmp_53, i10 %window_adjust_0_2_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:79 %store_ln118 = store i10 %tmp_61, i10 %window_adjust_1_2_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:80 %store_ln119 = store i10 %tmp_61, i10 %window_adjust_2_2_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:81 %store_ln117 = store i10 %tmp_54, i10 %window_adjust_0_2_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:82 %store_ln118 = store i10 %tmp_62, i10 %window_adjust_1_2_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:83 %store_ln119 = store i10 %tmp_62, i10 %window_adjust_2_2_2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:84 %store_ln117 = store i10 %tmp_55, i10 %window_adjust_0_2_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:85 %store_ln118 = store i10 %tmp_63, i10 %window_adjust_1_2_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:86 %store_ln119 = store i10 %tmp_63, i10 %window_adjust_2_2_3

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:87 %store_ln117 = store i10 %tmp_56, i10 %window_adjust_0_2_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:88 %store_ln118 = store i10 %tmp_64, i10 %window_adjust_1_2_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:89 %store_ln119 = store i10 %tmp_64, i10 %window_adjust_2_2_4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:90 %store_ln117 = store i10 %tmp_57, i10 %window_adjust_0_2_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:91 %store_ln118 = store i10 %tmp_65, i10 %window_adjust_1_2_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:92 %store_ln119 = store i10 %tmp_65, i10 %window_adjust_2_2_5

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:93 %store_ln117 = store i10 %trunc_ln105_5, i10 %window_adjust_0_2_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:94 %store_ln118 = store i10 %trunc_ln105_6, i10 %window_adjust_1_2_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:95 %store_ln119 = store i10 %trunc_ln105_6, i10 %window_adjust_2_2_6

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:96 %store_ln117 = store i10 %tmp_58, i10 %window_adjust_0_2_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:97 %store_ln118 = store i10 %tmp_66, i10 %window_adjust_1_2_7

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:98 %store_ln119 = store i10 %tmp_66, i10 %window_adjust_2_2_7

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:11 %linebuf_0_0_load = load i7 %linebuf_0_0_addr_2

]]></Node>
<StgValue><ssdm name="linebuf_0_0_load"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="trunc_ln189" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="80" op_0_bw="7">
<![CDATA[
VITIS_LOOP_67_1.i:12 %linebuf_0_1_load = load i7 %linebuf_0_1_addr_2

]]></Node>
<StgValue><ssdm name="linebuf_0_1_load"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i:13 %select_ln92 = select i1 %trunc_ln189, i80 %linebuf_0_0_load, i80 %linebuf_0_1_load

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:14 %tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:15 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:16 %tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:17 %tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:18 %tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:19 %tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:20 %tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i:21 %trunc_ln105 = trunc i80 %select_ln92

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i:25 %select_ln92_1 = select i1 %trunc_ln189, i80 %linebuf_1_0_load_2, i80 %linebuf_1_1_load_2

]]></Node>
<StgValue><ssdm name="select_ln92_1"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:26 %tmp_10 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_1, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:27 %tmp_11 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_1, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:28 %tmp_12 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_1, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:29 %tmp_13 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_1, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:30 %tmp_14 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_1, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:31 %tmp_15 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_1, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="10" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_1.i:32 %tmp_16 = partselect i10 @_ssdm_op_PartSelect.i10.i80.i32.i32, i80 %select_ln92_1, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i:33 %trunc_ln105_3 = trunc i80 %select_ln92_1

]]></Node>
<StgValue><ssdm name="trunc_ln105_3"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
<literal name="trunc_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i:39 %linebuf_0_0_addr_4 = getelementptr i80 %linebuf_0_0, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="linebuf_0_0_addr_4"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
<literal name="trunc_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="7" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_1.i:40 %linebuf_0_1_addr_4 = getelementptr i80 %linebuf_0_1, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="linebuf_0_1_addr_4"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
<literal name="trunc_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:41 %linebuf_0_0_load_2 = load i7 %linebuf_0_0_addr_4

]]></Node>
<StgValue><ssdm name="linebuf_0_0_load_2"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
<literal name="trunc_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:42 %linebuf_0_1_load_2 = load i7 %linebuf_0_1_addr_4

]]></Node>
<StgValue><ssdm name="linebuf_0_1_load_2"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:48 %linebuf_1_0_load_4 = load i7 %linebuf_1_0_addr_4

]]></Node>
<StgValue><ssdm name="linebuf_1_0_load_4"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:49 %linebuf_1_1_load_4 = load i7 %linebuf_1_1_addr_4

]]></Node>
<StgValue><ssdm name="linebuf_1_1_load_4"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i:50 %trunc_ln91_3 = trunc i80 %linebuf_1_1_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln91_3"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i:51 %trunc_ln91_4 = trunc i80 %linebuf_1_0_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln91_4"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:52 %select_ln91_2 = select i1 %trunc_ln91, i10 %trunc_ln91_3, i10 %trunc_ln91_4

]]></Node>
<StgValue><ssdm name="select_ln91_2"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i:60 %trunc_ln91_5 = trunc i80 %linebuf_2_1_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln91_5"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i:61 %trunc_ln91_6 = trunc i80 %linebuf_2_0_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln91_6"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="cmp4_read" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:62 %select_ln91_3 = select i1 %trunc_ln91, i10 %trunc_ln91_5, i10 %trunc_ln91_6

]]></Node>
<StgValue><ssdm name="select_ln91_3"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:74 %select_ln117_9 = select i1 %cmp97_i, i10 %tmp_10, i10 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln117_9"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:75 %select_ln117_10 = select i1 %cmp97_i, i10 %tmp_11, i10 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln117_10"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:76 %select_ln117_11 = select i1 %cmp97_i, i10 %tmp_12, i10 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln117_11"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:77 %select_ln117_12 = select i1 %cmp97_i, i10 %tmp_13, i10 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln117_12"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:78 %select_ln117_13 = select i1 %cmp97_i, i10 %tmp_14, i10 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln117_13"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:79 %select_ln117_14 = select i1 %cmp97_i, i10 %tmp_15, i10 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln117_14"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:80 %select_ln117_15 = select i1 %cmp97_i, i10 %tmp_16, i10 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln117_15"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:81 %select_ln117_16 = select i1 %cmp97_i, i10 %trunc_ln105_3, i10 %trunc_ln105

]]></Node>
<StgValue><ssdm name="select_ln117_16"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:82 %select_ln117_17 = select i1 %cmp97_i, i10 %tmp_17, i10 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln117_17"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:83 %select_ln119 = select i1 %cmp4_read, i10 %select_ln91_2, i10 %select_ln91_3

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:84 %select_ln119_9 = select i1 %cmp4_read, i10 %tmp_10, i10 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln119_9"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:85 %select_ln119_10 = select i1 %cmp4_read, i10 %tmp_11, i10 %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln119_10"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:86 %select_ln119_11 = select i1 %cmp4_read, i10 %tmp_12, i10 %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln119_11"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:87 %select_ln119_12 = select i1 %cmp4_read, i10 %tmp_13, i10 %tmp_21

]]></Node>
<StgValue><ssdm name="select_ln119_12"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:88 %select_ln119_13 = select i1 %cmp4_read, i10 %tmp_14, i10 %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln119_13"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:89 %select_ln119_14 = select i1 %cmp4_read, i10 %tmp_15, i10 %tmp_23

]]></Node>
<StgValue><ssdm name="select_ln119_14"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:90 %select_ln119_15 = select i1 %cmp4_read, i10 %tmp_16, i10 %tmp_24

]]></Node>
<StgValue><ssdm name="select_ln119_15"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:91 %select_ln119_16 = select i1 %cmp4_read, i10 %trunc_ln105_3, i10 %trunc_ln105_4

]]></Node>
<StgValue><ssdm name="select_ln119_16"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:92 %select_ln119_17 = select i1 %cmp4_read, i10 %tmp_17, i10 %tmp_25

]]></Node>
<StgValue><ssdm name="select_ln119_17"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:96 %store_ln117 = store i10 %select_ln117_9, i10 %window_adjust_0_0_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:97 %store_ln118 = store i10 %tmp_10, i10 %window_adjust_1_0_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:98 %store_ln119 = store i10 %select_ln119_9, i10 %window_adjust_2_0_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:99 %store_ln117 = store i10 %select_ln117_10, i10 %window_adjust_0_0_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:100 %store_ln118 = store i10 %tmp_11, i10 %window_adjust_1_0_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:101 %store_ln119 = store i10 %select_ln119_10, i10 %window_adjust_2_0_2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:102 %store_ln117 = store i10 %select_ln117_11, i10 %window_adjust_0_0_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:103 %store_ln118 = store i10 %tmp_12, i10 %window_adjust_1_0_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:104 %store_ln119 = store i10 %select_ln119_11, i10 %window_adjust_2_0_3

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:105 %store_ln117 = store i10 %select_ln117_12, i10 %window_adjust_0_0_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:106 %store_ln118 = store i10 %tmp_13, i10 %window_adjust_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:107 %store_ln119 = store i10 %select_ln119_12, i10 %window_adjust_2_0_4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:108 %store_ln117 = store i10 %select_ln117_13, i10 %window_adjust_0_0_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:109 %store_ln118 = store i10 %tmp_14, i10 %window_adjust_1_0_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:110 %store_ln119 = store i10 %select_ln119_13, i10 %window_adjust_2_0_5

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:111 %store_ln117 = store i10 %select_ln117_14, i10 %window_adjust_0_0_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:112 %store_ln118 = store i10 %tmp_15, i10 %window_adjust_1_0_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:113 %store_ln119 = store i10 %select_ln119_14, i10 %window_adjust_2_0_6

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:114 %store_ln117 = store i10 %select_ln117_15, i10 %window_adjust_0_0_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:115 %store_ln118 = store i10 %tmp_16, i10 %window_adjust_1_0_7

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:116 %store_ln119 = store i10 %select_ln119_15, i10 %window_adjust_2_0_7

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:117 %store_ln117 = store i10 %select_ln117_10, i10 %window_adjust_0_2_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:120 %store_ln117 = store i10 %select_ln117_11, i10 %window_adjust_0_2_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:121 %store_ln118 = store i10 %tmp_12, i10 %window_adjust_1_2_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:122 %store_ln119 = store i10 %select_ln119_11, i10 %window_adjust_2_2_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:123 %store_ln117 = store i10 %select_ln117_12, i10 %window_adjust_0_2_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:124 %store_ln118 = store i10 %tmp_13, i10 %window_adjust_1_2_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:125 %store_ln119 = store i10 %select_ln119_12, i10 %window_adjust_2_2_2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:126 %store_ln117 = store i10 %select_ln117_13, i10 %window_adjust_0_2_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:127 %store_ln118 = store i10 %tmp_14, i10 %window_adjust_1_2_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:128 %store_ln119 = store i10 %select_ln119_13, i10 %window_adjust_2_2_3

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:129 %store_ln117 = store i10 %select_ln117_14, i10 %window_adjust_0_2_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:130 %store_ln118 = store i10 %tmp_15, i10 %window_adjust_1_2_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:131 %store_ln119 = store i10 %select_ln119_14, i10 %window_adjust_2_2_4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:132 %store_ln117 = store i10 %select_ln117_15, i10 %window_adjust_0_2_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:133 %store_ln118 = store i10 %tmp_16, i10 %window_adjust_1_2_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:134 %store_ln119 = store i10 %select_ln119_15, i10 %window_adjust_2_2_5

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:135 %store_ln117 = store i10 %select_ln117_16, i10 %window_adjust_0_2_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:136 %store_ln118 = store i10 %trunc_ln105_3, i10 %window_adjust_1_2_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:137 %store_ln119 = store i10 %select_ln119_16, i10 %window_adjust_2_2_6

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:138 %store_ln117 = store i10 %select_ln117_17, i10 %window_adjust_0_2_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:139 %store_ln118 = store i10 %tmp_17, i10 %window_adjust_1_2_7

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:140 %store_ln119 = store i10 %select_ln119_17, i10 %window_adjust_2_2_7

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="334" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i24:39 %linebuf_0_0_load_3 = load i7 %linebuf_0_0_addr_5

]]></Node>
<StgValue><ssdm name="linebuf_0_0_load_3"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i24:40 %linebuf_0_1_load_3 = load i7 %linebuf_0_1_addr_5

]]></Node>
<StgValue><ssdm name="linebuf_0_1_load_3"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i24:41 %trunc_ln91_8 = trunc i80 %linebuf_0_1_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln91_8"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
<literal name="trunc_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i24:42 %trunc_ln91_9 = trunc i80 %linebuf_0_0_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln91_9"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:43 %select_ln91_5 = select i1 %trunc_ln91_7, i10 %trunc_ln91_8, i10 %trunc_ln91_9

]]></Node>
<StgValue><ssdm name="select_ln91_5"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:51 %store_ln117 = store i10 %select_ln91_5, i10 %window_adjust_0_0_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:52 %store_ln118 = store i10 %select_ln91_6, i10 %window_adjust_1_0_0

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:53 %store_ln119 = store i10 %select_ln91_6, i10 %window_adjust_2_0_0

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:76 %store_ln118 = store i10 %tmp_60, i10 %window_adjust_1_2_0

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i24:77 %store_ln119 = store i10 %tmp_60, i10 %window_adjust_2_2_0

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i24:99 %br_ln122 = br void %_Z14shift_register7ap_uintILi80EEii.3.exit84

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:2 %window_adjust_0_2_0_load_1 = load i10 %window_adjust_0_2_0

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_0_load_1"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:33 %window_adjust_0_0_1_load_1 = load i10 %window_adjust_0_0_1

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_1_load_1"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:34 %zext_ln41_84 = zext i10 %window_adjust_0_0_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_84"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:35 %window_adjust_0_2_1_load_1 = load i10 %window_adjust_0_2_1

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_1_load_1"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:36 %zext_ln41_85 = zext i10 %window_adjust_0_2_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_85"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:37 %window_adjust_1_0_1_load_1 = load i10 %window_adjust_1_0_1

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_1_load_1"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:38 %zext_ln41_86 = zext i10 %window_adjust_1_0_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_86"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:39 %window_adjust_1_2_1_load_1 = load i10 %window_adjust_1_2_1

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_1_load_1"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:40 %zext_ln41_87 = zext i10 %window_adjust_1_2_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_87"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:41 %window_adjust_2_0_1_load_1 = load i10 %window_adjust_2_0_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_1_load_1"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:42 %window_adjust_2_0_1_load_1_cast = zext i10 %window_adjust_2_0_1_load_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_1_load_1_cast"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:43 %tmp187 = sub i11 %zext_ln41_87, i11 %zext_ln41_86

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:44 %empty_40 = trunc i11 %tmp187

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:45 %tmp_68 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp187, i1 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:46 %tmp_68_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_40, i1 0

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:47 %sext_ln41_53 = sext i12 %tmp_68

]]></Node>
<StgValue><ssdm name="sext_ln41_53"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:48 %sub_ln41_33 = sub i11 %zext_ln41_85, i11 %zext_ln41_84

]]></Node>
<StgValue><ssdm name="sub_ln41_33"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:49 %sext_ln41_33 = sext i11 %sub_ln41_33

]]></Node>
<StgValue><ssdm name="sext_ln41_33"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:50 %sub_ln41_34 = sub i12 %sext_ln41_33, i12 %window_adjust_2_0_1_load_1_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_34"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:51 %window_adjust_2_2_1_load_1 = load i10 %window_adjust_2_2_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_1_load_1"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:52 %zext_ln41_88 = zext i10 %window_adjust_2_2_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_88"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:53 %add_ln41_33 = add i12 %sub_ln41_34, i12 %zext_ln41_88

]]></Node>
<StgValue><ssdm name="add_ln41_33"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:54 %trunc_ln41_16 = trunc i12 %add_ln41_33

]]></Node>
<StgValue><ssdm name="trunc_ln41_16"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:55 %sext_ln41_54 = sext i12 %add_ln41_33

]]></Node>
<StgValue><ssdm name="sext_ln41_54"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:56 %add_ln44_16 = add i10 %trunc_ln41_16, i10 %tmp_68_cast

]]></Node>
<StgValue><ssdm name="add_ln44_16"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:57 %add_ln41_34 = add i13 %sext_ln41_54, i13 %sext_ln41_53

]]></Node>
<StgValue><ssdm name="add_ln41_34"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:58 %sext_ln44_31 = sext i13 %add_ln41_34

]]></Node>
<StgValue><ssdm name="sext_ln44_31"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:59 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_31, i32 31

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:60 %tmp_78 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_34, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:61 %icmp_ln46_16 = icmp_sgt  i3 %tmp_78, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_16"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:62 %xor_ln44_16 = xor i1 %tmp_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_16"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:63 %select_ln44_32 = select i1 %xor_ln44_16, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_32"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:64 %or_ln44_16 = or i1 %tmp_77, i1 %icmp_ln46_16

]]></Node>
<StgValue><ssdm name="or_ln44_16"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:65 %select_ln44_16 = select i1 %or_ln44_16, i10 %select_ln44_32, i10 %add_ln44_16

]]></Node>
<StgValue><ssdm name="select_ln44_16"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:66 %window_adjust_0_0_2_load_1 = load i10 %window_adjust_0_0_2

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_2_load_1"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:67 %zext_ln41_89 = zext i10 %window_adjust_0_0_2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_89"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:68 %window_adjust_0_2_2_load_1 = load i10 %window_adjust_0_2_2

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_2_load_1"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:69 %zext_ln41_90 = zext i10 %window_adjust_0_2_2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_90"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:70 %window_adjust_1_0_2_load_1 = load i10 %window_adjust_1_0_2

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_2_load_1"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:71 %zext_ln41_91 = zext i10 %window_adjust_1_0_2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_91"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:72 %window_adjust_1_2_2_load_1 = load i10 %window_adjust_1_2_2

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_2_load_1"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:73 %zext_ln41_92 = zext i10 %window_adjust_1_2_2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_92"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:74 %window_adjust_2_0_2_load_1 = load i10 %window_adjust_2_0_2

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_2_load_1"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:75 %window_adjust_2_0_2_load_1_cast = zext i10 %window_adjust_2_0_2_load_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_2_load_1_cast"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:76 %tmp190 = sub i11 %zext_ln41_92, i11 %zext_ln41_91

]]></Node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:77 %empty_41 = trunc i11 %tmp190

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:78 %tmp_69 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp190, i1 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:79 %tmp_69_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_41, i1 0

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:80 %sext_ln41_55 = sext i12 %tmp_69

]]></Node>
<StgValue><ssdm name="sext_ln41_55"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:81 %sub_ln41_35 = sub i11 %zext_ln41_90, i11 %zext_ln41_89

]]></Node>
<StgValue><ssdm name="sub_ln41_35"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:82 %sext_ln41_35 = sext i11 %sub_ln41_35

]]></Node>
<StgValue><ssdm name="sext_ln41_35"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:83 %sub_ln41_36 = sub i12 %sext_ln41_35, i12 %window_adjust_2_0_2_load_1_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_36"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:84 %window_adjust_2_2_2_load_1 = load i10 %window_adjust_2_2_2

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_2_load_1"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:85 %zext_ln41_93 = zext i10 %window_adjust_2_2_2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_93"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:86 %add_ln41_35 = add i12 %sub_ln41_36, i12 %zext_ln41_93

]]></Node>
<StgValue><ssdm name="add_ln41_35"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:87 %trunc_ln41_17 = trunc i12 %add_ln41_35

]]></Node>
<StgValue><ssdm name="trunc_ln41_17"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:88 %sext_ln41_56 = sext i12 %add_ln41_35

]]></Node>
<StgValue><ssdm name="sext_ln41_56"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:89 %add_ln44_17 = add i10 %trunc_ln41_17, i10 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="add_ln44_17"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:90 %add_ln41_36 = add i13 %sext_ln41_56, i13 %sext_ln41_55

]]></Node>
<StgValue><ssdm name="add_ln41_36"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:91 %sext_ln44_32 = sext i13 %add_ln41_36

]]></Node>
<StgValue><ssdm name="sext_ln44_32"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:92 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_32, i32 31

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:93 %tmp_80 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_36, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:94 %icmp_ln46_17 = icmp_sgt  i3 %tmp_80, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_17"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:95 %xor_ln44_17 = xor i1 %tmp_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_17"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:96 %select_ln44_33 = select i1 %xor_ln44_17, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_33"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:97 %or_ln44_17 = or i1 %tmp_79, i1 %icmp_ln46_17

]]></Node>
<StgValue><ssdm name="or_ln44_17"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:98 %select_ln44_17 = select i1 %or_ln44_17, i10 %select_ln44_33, i10 %add_ln44_17

]]></Node>
<StgValue><ssdm name="select_ln44_17"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:99 %window_adjust_0_0_3_load_1 = load i10 %window_adjust_0_0_3

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_3_load_1"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:100 %zext_ln41_94 = zext i10 %window_adjust_0_0_3_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_94"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:101 %window_adjust_0_2_3_load_1 = load i10 %window_adjust_0_2_3

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_3_load_1"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:102 %zext_ln41_95 = zext i10 %window_adjust_0_2_3_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_95"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:103 %window_adjust_1_0_3_load_1 = load i10 %window_adjust_1_0_3

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_3_load_1"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:104 %zext_ln41_96 = zext i10 %window_adjust_1_0_3_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_96"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:105 %window_adjust_1_2_3_load_1 = load i10 %window_adjust_1_2_3

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_3_load_1"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:106 %zext_ln41_97 = zext i10 %window_adjust_1_2_3_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_97"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:107 %window_adjust_2_0_3_load_1 = load i10 %window_adjust_2_0_3

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_3_load_1"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:108 %window_adjust_2_0_3_load_1_cast = zext i10 %window_adjust_2_0_3_load_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_3_load_1_cast"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:109 %tmp193 = sub i11 %zext_ln41_97, i11 %zext_ln41_96

]]></Node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:110 %empty_42 = trunc i11 %tmp193

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:111 %tmp_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp193, i1 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:112 %tmp_70_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_42, i1 0

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:113 %sext_ln41_57 = sext i12 %tmp_70

]]></Node>
<StgValue><ssdm name="sext_ln41_57"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:114 %sub_ln41_37 = sub i11 %zext_ln41_95, i11 %zext_ln41_94

]]></Node>
<StgValue><ssdm name="sub_ln41_37"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:115 %sext_ln41_37 = sext i11 %sub_ln41_37

]]></Node>
<StgValue><ssdm name="sext_ln41_37"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:116 %sub_ln41_38 = sub i12 %sext_ln41_37, i12 %window_adjust_2_0_3_load_1_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_38"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:117 %window_adjust_2_2_3_load_1 = load i10 %window_adjust_2_2_3

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_3_load_1"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:118 %zext_ln41_98 = zext i10 %window_adjust_2_2_3_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_98"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:119 %add_ln41_37 = add i12 %sub_ln41_38, i12 %zext_ln41_98

]]></Node>
<StgValue><ssdm name="add_ln41_37"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:120 %trunc_ln41_18 = trunc i12 %add_ln41_37

]]></Node>
<StgValue><ssdm name="trunc_ln41_18"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:121 %sext_ln41_58 = sext i12 %add_ln41_37

]]></Node>
<StgValue><ssdm name="sext_ln41_58"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:122 %add_ln44_18 = add i10 %trunc_ln41_18, i10 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="add_ln44_18"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:123 %add_ln41_38 = add i13 %sext_ln41_58, i13 %sext_ln41_57

]]></Node>
<StgValue><ssdm name="add_ln41_38"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:124 %sext_ln44_33 = sext i13 %add_ln41_38

]]></Node>
<StgValue><ssdm name="sext_ln44_33"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:125 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_33, i32 31

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:126 %tmp_82 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_38, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:127 %icmp_ln46_18 = icmp_sgt  i3 %tmp_82, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_18"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:128 %xor_ln44_18 = xor i1 %tmp_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_18"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:129 %select_ln44_34 = select i1 %xor_ln44_18, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_34"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:130 %or_ln44_18 = or i1 %tmp_81, i1 %icmp_ln46_18

]]></Node>
<StgValue><ssdm name="or_ln44_18"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:131 %select_ln44_18 = select i1 %or_ln44_18, i10 %select_ln44_34, i10 %add_ln44_18

]]></Node>
<StgValue><ssdm name="select_ln44_18"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:132 %window_adjust_0_0_4_load_1 = load i10 %window_adjust_0_0_4

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_4_load_1"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:133 %zext_ln41_99 = zext i10 %window_adjust_0_0_4_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_99"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:134 %window_adjust_0_2_4_load_1 = load i10 %window_adjust_0_2_4

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_4_load_1"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:135 %zext_ln41_100 = zext i10 %window_adjust_0_2_4_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_100"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:136 %window_adjust_1_0_4_load_1 = load i10 %window_adjust_1_0_4

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_4_load_1"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:137 %zext_ln41_101 = zext i10 %window_adjust_1_0_4_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_101"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:138 %window_adjust_1_2_4_load_1 = load i10 %window_adjust_1_2_4

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_4_load_1"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:139 %zext_ln41_102 = zext i10 %window_adjust_1_2_4_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_102"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:140 %window_adjust_2_0_4_load_1 = load i10 %window_adjust_2_0_4

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_4_load_1"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:141 %window_adjust_2_0_4_load_1_cast = zext i10 %window_adjust_2_0_4_load_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_4_load_1_cast"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:142 %tmp196 = sub i11 %zext_ln41_102, i11 %zext_ln41_101

]]></Node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:143 %empty_43 = trunc i11 %tmp196

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:144 %tmp_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp196, i1 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:145 %tmp_71_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_43, i1 0

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:146 %sext_ln41_59 = sext i12 %tmp_71

]]></Node>
<StgValue><ssdm name="sext_ln41_59"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:147 %sub_ln41_39 = sub i11 %zext_ln41_100, i11 %zext_ln41_99

]]></Node>
<StgValue><ssdm name="sub_ln41_39"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:148 %sext_ln41_39 = sext i11 %sub_ln41_39

]]></Node>
<StgValue><ssdm name="sext_ln41_39"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:149 %sub_ln41_40 = sub i12 %sext_ln41_39, i12 %window_adjust_2_0_4_load_1_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_40"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:150 %window_adjust_2_2_4_load_1 = load i10 %window_adjust_2_2_4

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_4_load_1"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:151 %zext_ln41_103 = zext i10 %window_adjust_2_2_4_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_103"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:152 %add_ln41_39 = add i12 %sub_ln41_40, i12 %zext_ln41_103

]]></Node>
<StgValue><ssdm name="add_ln41_39"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:153 %trunc_ln41_19 = trunc i12 %add_ln41_39

]]></Node>
<StgValue><ssdm name="trunc_ln41_19"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:154 %sext_ln41_60 = sext i12 %add_ln41_39

]]></Node>
<StgValue><ssdm name="sext_ln41_60"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:155 %add_ln44_19 = add i10 %trunc_ln41_19, i10 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="add_ln44_19"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:156 %add_ln41_40 = add i13 %sext_ln41_60, i13 %sext_ln41_59

]]></Node>
<StgValue><ssdm name="add_ln41_40"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:157 %sext_ln44_34 = sext i13 %add_ln41_40

]]></Node>
<StgValue><ssdm name="sext_ln44_34"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:158 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_34, i32 31

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:159 %tmp_84 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_40, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:160 %icmp_ln46_19 = icmp_sgt  i3 %tmp_84, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_19"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:161 %xor_ln44_19 = xor i1 %tmp_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_19"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:162 %select_ln44_35 = select i1 %xor_ln44_19, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_35"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:163 %or_ln44_19 = or i1 %tmp_83, i1 %icmp_ln46_19

]]></Node>
<StgValue><ssdm name="or_ln44_19"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:164 %select_ln44_19 = select i1 %or_ln44_19, i10 %select_ln44_35, i10 %add_ln44_19

]]></Node>
<StgValue><ssdm name="select_ln44_19"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:165 %window_adjust_0_0_5_load_1 = load i10 %window_adjust_0_0_5

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_5_load_1"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:166 %zext_ln41_104 = zext i10 %window_adjust_0_0_5_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_104"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:167 %window_adjust_0_2_5_load_1 = load i10 %window_adjust_0_2_5

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_5_load_1"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:168 %zext_ln41_105 = zext i10 %window_adjust_0_2_5_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_105"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:169 %window_adjust_1_0_5_load_1 = load i10 %window_adjust_1_0_5

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_5_load_1"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:170 %zext_ln41_106 = zext i10 %window_adjust_1_0_5_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_106"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:171 %window_adjust_1_2_5_load_1 = load i10 %window_adjust_1_2_5

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_5_load_1"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:172 %zext_ln41_107 = zext i10 %window_adjust_1_2_5_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_107"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:173 %window_adjust_2_0_5_load_1 = load i10 %window_adjust_2_0_5

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_5_load_1"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:174 %window_adjust_2_0_5_load_1_cast = zext i10 %window_adjust_2_0_5_load_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_5_load_1_cast"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:175 %tmp199 = sub i11 %zext_ln41_107, i11 %zext_ln41_106

]]></Node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:176 %empty_44 = trunc i11 %tmp199

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:177 %tmp_72 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp199, i1 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:178 %tmp_72_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_44, i1 0

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:179 %sext_ln41_61 = sext i12 %tmp_72

]]></Node>
<StgValue><ssdm name="sext_ln41_61"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:180 %sub_ln41_41 = sub i11 %zext_ln41_105, i11 %zext_ln41_104

]]></Node>
<StgValue><ssdm name="sub_ln41_41"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:181 %sext_ln41_41 = sext i11 %sub_ln41_41

]]></Node>
<StgValue><ssdm name="sext_ln41_41"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:182 %sub_ln41_42 = sub i12 %sext_ln41_41, i12 %window_adjust_2_0_5_load_1_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_42"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:183 %window_adjust_2_2_5_load_1 = load i10 %window_adjust_2_2_5

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_5_load_1"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:184 %zext_ln41_108 = zext i10 %window_adjust_2_2_5_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_108"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:185 %add_ln41_41 = add i12 %sub_ln41_42, i12 %zext_ln41_108

]]></Node>
<StgValue><ssdm name="add_ln41_41"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:186 %trunc_ln41_20 = trunc i12 %add_ln41_41

]]></Node>
<StgValue><ssdm name="trunc_ln41_20"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:187 %sext_ln41_62 = sext i12 %add_ln41_41

]]></Node>
<StgValue><ssdm name="sext_ln41_62"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:188 %add_ln44_20 = add i10 %trunc_ln41_20, i10 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="add_ln44_20"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:189 %add_ln41_42 = add i13 %sext_ln41_62, i13 %sext_ln41_61

]]></Node>
<StgValue><ssdm name="add_ln41_42"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:190 %sext_ln44_35 = sext i13 %add_ln41_42

]]></Node>
<StgValue><ssdm name="sext_ln44_35"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:191 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_35, i32 31

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:192 %tmp_86 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_42, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:193 %icmp_ln46_20 = icmp_sgt  i3 %tmp_86, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_20"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:194 %xor_ln44_20 = xor i1 %tmp_85, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_20"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:195 %select_ln44_36 = select i1 %xor_ln44_20, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_36"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:196 %or_ln44_20 = or i1 %tmp_85, i1 %icmp_ln46_20

]]></Node>
<StgValue><ssdm name="or_ln44_20"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:197 %select_ln44_20 = select i1 %or_ln44_20, i10 %select_ln44_36, i10 %add_ln44_20

]]></Node>
<StgValue><ssdm name="select_ln44_20"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:198 %window_adjust_0_0_6_load_1 = load i10 %window_adjust_0_0_6

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_6_load_1"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:199 %zext_ln41_109 = zext i10 %window_adjust_0_0_6_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_109"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:200 %window_adjust_0_2_6_load_1 = load i10 %window_adjust_0_2_6

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_6_load_1"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:201 %zext_ln41_110 = zext i10 %window_adjust_0_2_6_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_110"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:202 %window_adjust_1_0_6_load_1 = load i10 %window_adjust_1_0_6

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_6_load_1"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:203 %zext_ln41_111 = zext i10 %window_adjust_1_0_6_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_111"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:204 %window_adjust_1_2_6_load_1 = load i10 %window_adjust_1_2_6

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_6_load_1"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:205 %zext_ln41_112 = zext i10 %window_adjust_1_2_6_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_112"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:206 %window_adjust_2_0_6_load_1 = load i10 %window_adjust_2_0_6

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_6_load_1"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:207 %window_adjust_2_0_6_load_1_cast = zext i10 %window_adjust_2_0_6_load_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_6_load_1_cast"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:208 %tmp202 = sub i11 %zext_ln41_112, i11 %zext_ln41_111

]]></Node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:209 %empty_45 = trunc i11 %tmp202

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:210 %tmp_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp202, i1 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:211 %tmp_73_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_45, i1 0

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:212 %sext_ln41_63 = sext i12 %tmp_73

]]></Node>
<StgValue><ssdm name="sext_ln41_63"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:213 %sub_ln41_43 = sub i11 %zext_ln41_110, i11 %zext_ln41_109

]]></Node>
<StgValue><ssdm name="sub_ln41_43"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:214 %sext_ln41_43 = sext i11 %sub_ln41_43

]]></Node>
<StgValue><ssdm name="sext_ln41_43"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:215 %sub_ln41_44 = sub i12 %sext_ln41_43, i12 %window_adjust_2_0_6_load_1_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_44"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:216 %window_adjust_2_2_6_load_1 = load i10 %window_adjust_2_2_6

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_6_load_1"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:217 %zext_ln41_113 = zext i10 %window_adjust_2_2_6_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_113"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:218 %add_ln41_43 = add i12 %sub_ln41_44, i12 %zext_ln41_113

]]></Node>
<StgValue><ssdm name="add_ln41_43"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:219 %trunc_ln41_21 = trunc i12 %add_ln41_43

]]></Node>
<StgValue><ssdm name="trunc_ln41_21"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:220 %sext_ln41_64 = sext i12 %add_ln41_43

]]></Node>
<StgValue><ssdm name="sext_ln41_64"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:221 %add_ln44_21 = add i10 %trunc_ln41_21, i10 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="add_ln44_21"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:222 %add_ln41_44 = add i13 %sext_ln41_64, i13 %sext_ln41_63

]]></Node>
<StgValue><ssdm name="add_ln41_44"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:223 %sext_ln44_36 = sext i13 %add_ln41_44

]]></Node>
<StgValue><ssdm name="sext_ln44_36"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:224 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_36, i32 31

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:225 %tmp_88 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_44, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:226 %icmp_ln46_21 = icmp_sgt  i3 %tmp_88, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_21"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:227 %xor_ln44_21 = xor i1 %tmp_87, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_21"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:228 %select_ln44_37 = select i1 %xor_ln44_21, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_37"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:229 %or_ln44_21 = or i1 %tmp_87, i1 %icmp_ln46_21

]]></Node>
<StgValue><ssdm name="or_ln44_21"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:230 %select_ln44_21 = select i1 %or_ln44_21, i10 %select_ln44_37, i10 %add_ln44_21

]]></Node>
<StgValue><ssdm name="select_ln44_21"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:231 %window_adjust_0_0_7_load_1 = load i10 %window_adjust_0_0_7

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_7_load_1"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:232 %zext_ln41_114 = zext i10 %window_adjust_0_0_7_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_114"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:233 %window_adjust_0_2_7_load_1 = load i10 %window_adjust_0_2_7

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_7_load_1"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:234 %zext_ln41_115 = zext i10 %window_adjust_0_2_7_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_115"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:235 %window_adjust_1_0_7_load_1 = load i10 %window_adjust_1_0_7

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_7_load_1"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:236 %zext_ln41_116 = zext i10 %window_adjust_1_0_7_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_116"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:237 %window_adjust_1_2_7_load_1 = load i10 %window_adjust_1_2_7

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_7_load_1"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:238 %zext_ln41_117 = zext i10 %window_adjust_1_2_7_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_117"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:239 %window_adjust_2_0_7_load_1 = load i10 %window_adjust_2_0_7

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_7_load_1"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:240 %window_adjust_2_0_7_load_1_cast = zext i10 %window_adjust_2_0_7_load_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_7_load_1_cast"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:241 %tmp205 = sub i11 %zext_ln41_117, i11 %zext_ln41_116

]]></Node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:242 %empty_46 = trunc i11 %tmp205

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:243 %tmp_74 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp205, i1 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:244 %tmp_74_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_46, i1 0

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:245 %sext_ln41_65 = sext i12 %tmp_74

]]></Node>
<StgValue><ssdm name="sext_ln41_65"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:246 %sub_ln41_45 = sub i11 %zext_ln41_115, i11 %zext_ln41_114

]]></Node>
<StgValue><ssdm name="sub_ln41_45"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:247 %sext_ln41_45 = sext i11 %sub_ln41_45

]]></Node>
<StgValue><ssdm name="sext_ln41_45"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:248 %sub_ln41_46 = sub i12 %sext_ln41_45, i12 %window_adjust_2_0_7_load_1_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_46"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:249 %window_adjust_2_2_7_load_1 = load i10 %window_adjust_2_2_7

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_7_load_1"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:250 %zext_ln41_118 = zext i10 %window_adjust_2_2_7_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_118"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:251 %add_ln41_45 = add i12 %sub_ln41_46, i12 %zext_ln41_118

]]></Node>
<StgValue><ssdm name="add_ln41_45"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:252 %trunc_ln41_22 = trunc i12 %add_ln41_45

]]></Node>
<StgValue><ssdm name="trunc_ln41_22"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:253 %sext_ln41_66 = sext i12 %add_ln41_45

]]></Node>
<StgValue><ssdm name="sext_ln41_66"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:254 %add_ln44_22 = add i10 %trunc_ln41_22, i10 %tmp_74_cast

]]></Node>
<StgValue><ssdm name="add_ln44_22"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:255 %add_ln41_46 = add i13 %sext_ln41_66, i13 %sext_ln41_65

]]></Node>
<StgValue><ssdm name="add_ln41_46"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:256 %sext_ln44_37 = sext i13 %add_ln41_46

]]></Node>
<StgValue><ssdm name="sext_ln44_37"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:257 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_37, i32 31

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:258 %tmp_90 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_46, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:259 %icmp_ln46_22 = icmp_sgt  i3 %tmp_90, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_22"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:260 %xor_ln44_22 = xor i1 %tmp_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_22"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:261 %select_ln44_38 = select i1 %xor_ln44_22, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_38"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:262 %or_ln44_22 = or i1 %tmp_89, i1 %icmp_ln46_22

]]></Node>
<StgValue><ssdm name="or_ln44_22"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:263 %select_ln44_22 = select i1 %or_ln44_22, i10 %select_ln44_38, i10 %add_ln44_22

]]></Node>
<StgValue><ssdm name="select_ln44_22"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
<literal name="trunc_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:41 %linebuf_0_0_load_2 = load i7 %linebuf_0_0_addr_4

]]></Node>
<StgValue><ssdm name="linebuf_0_0_load_2"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
<literal name="trunc_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="80" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:42 %linebuf_0_1_load_2 = load i7 %linebuf_0_1_addr_4

]]></Node>
<StgValue><ssdm name="linebuf_0_1_load_2"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
<literal name="trunc_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i:43 %trunc_ln91_1 = trunc i80 %linebuf_0_1_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln91_1"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
<literal name="trunc_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="80">
<![CDATA[
VITIS_LOOP_67_1.i:44 %trunc_ln91_2 = trunc i80 %linebuf_0_0_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln91_2"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="cmp97_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:45 %select_ln91_1 = select i1 %trunc_ln91, i10 %trunc_ln91_1, i10 %trunc_ln91_2

]]></Node>
<StgValue><ssdm name="select_ln91_1"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:73 %select_ln117 = select i1 %cmp97_i, i10 %select_ln91_2, i10 %select_ln91_1

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:93 %store_ln117 = store i10 %select_ln117, i10 %window_adjust_0_0_0

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:94 %store_ln118 = store i10 %select_ln91_2, i10 %window_adjust_1_0_0

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:95 %store_ln119 = store i10 %select_ln119, i10 %window_adjust_2_0_0

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:118 %store_ln118 = store i10 %tmp_11, i10 %window_adjust_1_2_0

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_67_1.i:119 %store_ln119 = store i10 %select_ln119_10, i10 %window_adjust_2_2_0

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_67_1.i:141 %br_ln122 = br void %_Z14shift_register7ap_uintILi80EEii.3.exit

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:2 %window_adjust_0_2_0_load = load i10 %window_adjust_0_2_0

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_0_load"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:33 %window_adjust_0_0_1_load = load i10 %window_adjust_0_0_1

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_1_load"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:34 %zext_ln41_44 = zext i10 %window_adjust_0_0_1_load

]]></Node>
<StgValue><ssdm name="zext_ln41_44"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:35 %window_adjust_0_2_1_load = load i10 %window_adjust_0_2_1

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_1_load"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:36 %zext_ln41_45 = zext i10 %window_adjust_0_2_1_load

]]></Node>
<StgValue><ssdm name="zext_ln41_45"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:37 %window_adjust_1_0_1_load = load i10 %window_adjust_1_0_1

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_1_load"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:38 %zext_ln41_46 = zext i10 %window_adjust_1_0_1_load

]]></Node>
<StgValue><ssdm name="zext_ln41_46"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:39 %window_adjust_1_2_1_load = load i10 %window_adjust_1_2_1

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_1_load"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:40 %zext_ln41_47 = zext i10 %window_adjust_1_2_1_load

]]></Node>
<StgValue><ssdm name="zext_ln41_47"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:41 %window_adjust_2_0_1_load = load i10 %window_adjust_2_0_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_1_load"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:42 %window_adjust_2_0_1_load_cast = zext i10 %window_adjust_2_0_1_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_1_load_cast"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:43 %tmp163 = sub i11 %zext_ln41_47, i11 %zext_ln41_46

]]></Node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:44 %empty_32 = trunc i11 %tmp163

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:45 %tmp_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp163, i1 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:46 %tmp_59_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_32, i1 0

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:47 %sext_ln41_28 = sext i12 %tmp_29

]]></Node>
<StgValue><ssdm name="sext_ln41_28"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:48 %sub_ln41_17 = sub i11 %zext_ln41_45, i11 %zext_ln41_44

]]></Node>
<StgValue><ssdm name="sub_ln41_17"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:49 %sext_ln41_17 = sext i11 %sub_ln41_17

]]></Node>
<StgValue><ssdm name="sext_ln41_17"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:50 %sub_ln41_18 = sub i12 %sext_ln41_17, i12 %window_adjust_2_0_1_load_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_18"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:51 %window_adjust_2_2_1_load = load i10 %window_adjust_2_2_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_1_load"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:52 %zext_ln41_48 = zext i10 %window_adjust_2_2_1_load

]]></Node>
<StgValue><ssdm name="zext_ln41_48"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:53 %add_ln41_17 = add i12 %sub_ln41_18, i12 %zext_ln41_48

]]></Node>
<StgValue><ssdm name="add_ln41_17"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:54 %trunc_ln41_8 = trunc i12 %add_ln41_17

]]></Node>
<StgValue><ssdm name="trunc_ln41_8"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:55 %sext_ln41_30 = sext i12 %add_ln41_17

]]></Node>
<StgValue><ssdm name="sext_ln41_30"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:56 %add_ln44_8 = add i10 %trunc_ln41_8, i10 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="add_ln44_8"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:57 %add_ln41_18 = add i13 %sext_ln41_30, i13 %sext_ln41_28

]]></Node>
<StgValue><ssdm name="add_ln41_18"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:58 %sext_ln44 = sext i13 %add_ln41_18

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:59 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44, i32 31

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:60 %tmp_31 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_18, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:61 %icmp_ln46_8 = icmp_sgt  i3 %tmp_31, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_8"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:62 %xor_ln44_8 = xor i1 %tmp_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_8"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:63 %select_ln44_24 = select i1 %xor_ln44_8, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_24"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:64 %or_ln44_8 = or i1 %tmp_30, i1 %icmp_ln46_8

]]></Node>
<StgValue><ssdm name="or_ln44_8"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:65 %select_ln44_8 = select i1 %or_ln44_8, i10 %select_ln44_24, i10 %add_ln44_8

]]></Node>
<StgValue><ssdm name="select_ln44_8"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:66 %window_adjust_0_0_2_load = load i10 %window_adjust_0_0_2

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_2_load"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:67 %zext_ln41_49 = zext i10 %window_adjust_0_0_2_load

]]></Node>
<StgValue><ssdm name="zext_ln41_49"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:68 %window_adjust_0_2_2_load = load i10 %window_adjust_0_2_2

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_2_load"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:69 %zext_ln41_50 = zext i10 %window_adjust_0_2_2_load

]]></Node>
<StgValue><ssdm name="zext_ln41_50"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:70 %window_adjust_1_0_2_load = load i10 %window_adjust_1_0_2

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_2_load"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:71 %zext_ln41_51 = zext i10 %window_adjust_1_0_2_load

]]></Node>
<StgValue><ssdm name="zext_ln41_51"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:72 %window_adjust_1_2_2_load = load i10 %window_adjust_1_2_2

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_2_load"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:73 %zext_ln41_52 = zext i10 %window_adjust_1_2_2_load

]]></Node>
<StgValue><ssdm name="zext_ln41_52"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:74 %window_adjust_2_0_2_load = load i10 %window_adjust_2_0_2

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_2_load"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:75 %window_adjust_2_0_2_load_cast = zext i10 %window_adjust_2_0_2_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_2_load_cast"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:76 %tmp166 = sub i11 %zext_ln41_52, i11 %zext_ln41_51

]]></Node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:77 %empty_33 = trunc i11 %tmp166

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:78 %tmp_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp166, i1 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:79 %tmp_60_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_33, i1 0

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:80 %sext_ln41_32 = sext i12 %tmp_32

]]></Node>
<StgValue><ssdm name="sext_ln41_32"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:81 %sub_ln41_19 = sub i11 %zext_ln41_50, i11 %zext_ln41_49

]]></Node>
<StgValue><ssdm name="sub_ln41_19"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:82 %sext_ln41_19 = sext i11 %sub_ln41_19

]]></Node>
<StgValue><ssdm name="sext_ln41_19"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:83 %sub_ln41_20 = sub i12 %sext_ln41_19, i12 %window_adjust_2_0_2_load_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_20"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:84 %window_adjust_2_2_2_load = load i10 %window_adjust_2_2_2

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_2_load"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:85 %zext_ln41_53 = zext i10 %window_adjust_2_2_2_load

]]></Node>
<StgValue><ssdm name="zext_ln41_53"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:86 %add_ln41_19 = add i12 %sub_ln41_20, i12 %zext_ln41_53

]]></Node>
<StgValue><ssdm name="add_ln41_19"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:87 %trunc_ln41_9 = trunc i12 %add_ln41_19

]]></Node>
<StgValue><ssdm name="trunc_ln41_9"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:88 %sext_ln41_34 = sext i12 %add_ln41_19

]]></Node>
<StgValue><ssdm name="sext_ln41_34"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:89 %add_ln44_9 = add i10 %trunc_ln41_9, i10 %tmp_60_cast

]]></Node>
<StgValue><ssdm name="add_ln44_9"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:90 %add_ln41_20 = add i13 %sext_ln41_34, i13 %sext_ln41_32

]]></Node>
<StgValue><ssdm name="add_ln41_20"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:91 %sext_ln44_24 = sext i13 %add_ln41_20

]]></Node>
<StgValue><ssdm name="sext_ln44_24"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:92 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:93 %tmp_34 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_20, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:94 %icmp_ln46_9 = icmp_sgt  i3 %tmp_34, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_9"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:95 %xor_ln44_9 = xor i1 %tmp_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_9"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:96 %select_ln44_25 = select i1 %xor_ln44_9, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_25"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:97 %or_ln44_9 = or i1 %tmp_33, i1 %icmp_ln46_9

]]></Node>
<StgValue><ssdm name="or_ln44_9"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:98 %select_ln44_9 = select i1 %or_ln44_9, i10 %select_ln44_25, i10 %add_ln44_9

]]></Node>
<StgValue><ssdm name="select_ln44_9"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:99 %window_adjust_0_0_3_load = load i10 %window_adjust_0_0_3

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_3_load"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:100 %zext_ln41_54 = zext i10 %window_adjust_0_0_3_load

]]></Node>
<StgValue><ssdm name="zext_ln41_54"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:101 %window_adjust_0_2_3_load = load i10 %window_adjust_0_2_3

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_3_load"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:102 %zext_ln41_55 = zext i10 %window_adjust_0_2_3_load

]]></Node>
<StgValue><ssdm name="zext_ln41_55"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:103 %window_adjust_1_0_3_load = load i10 %window_adjust_1_0_3

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_3_load"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:104 %zext_ln41_56 = zext i10 %window_adjust_1_0_3_load

]]></Node>
<StgValue><ssdm name="zext_ln41_56"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:105 %window_adjust_1_2_3_load = load i10 %window_adjust_1_2_3

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_3_load"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:106 %zext_ln41_57 = zext i10 %window_adjust_1_2_3_load

]]></Node>
<StgValue><ssdm name="zext_ln41_57"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:107 %window_adjust_2_0_3_load = load i10 %window_adjust_2_0_3

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_3_load"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:108 %window_adjust_2_0_3_load_cast = zext i10 %window_adjust_2_0_3_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_3_load_cast"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:109 %tmp169 = sub i11 %zext_ln41_57, i11 %zext_ln41_56

]]></Node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:110 %empty_34 = trunc i11 %tmp169

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:111 %tmp_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp169, i1 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:112 %tmp_61_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_34, i1 0

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:113 %sext_ln41_36 = sext i12 %tmp_35

]]></Node>
<StgValue><ssdm name="sext_ln41_36"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:114 %sub_ln41_21 = sub i11 %zext_ln41_55, i11 %zext_ln41_54

]]></Node>
<StgValue><ssdm name="sub_ln41_21"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:115 %sext_ln41_21 = sext i11 %sub_ln41_21

]]></Node>
<StgValue><ssdm name="sext_ln41_21"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:116 %sub_ln41_22 = sub i12 %sext_ln41_21, i12 %window_adjust_2_0_3_load_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_22"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:117 %window_adjust_2_2_3_load = load i10 %window_adjust_2_2_3

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_3_load"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:118 %zext_ln41_58 = zext i10 %window_adjust_2_2_3_load

]]></Node>
<StgValue><ssdm name="zext_ln41_58"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:119 %add_ln41_21 = add i12 %sub_ln41_22, i12 %zext_ln41_58

]]></Node>
<StgValue><ssdm name="add_ln41_21"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:120 %trunc_ln41_10 = trunc i12 %add_ln41_21

]]></Node>
<StgValue><ssdm name="trunc_ln41_10"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:121 %sext_ln41_38 = sext i12 %add_ln41_21

]]></Node>
<StgValue><ssdm name="sext_ln41_38"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:122 %add_ln44_10 = add i10 %trunc_ln41_10, i10 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="add_ln44_10"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:123 %add_ln41_22 = add i13 %sext_ln41_38, i13 %sext_ln41_36

]]></Node>
<StgValue><ssdm name="add_ln41_22"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:124 %sext_ln44_25 = sext i13 %add_ln41_22

]]></Node>
<StgValue><ssdm name="sext_ln44_25"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:125 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_25, i32 31

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:126 %tmp_37 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_22, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:127 %icmp_ln46_10 = icmp_sgt  i3 %tmp_37, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_10"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:128 %xor_ln44_10 = xor i1 %tmp_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_10"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:129 %select_ln44_26 = select i1 %xor_ln44_10, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_26"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:130 %or_ln44_10 = or i1 %tmp_36, i1 %icmp_ln46_10

]]></Node>
<StgValue><ssdm name="or_ln44_10"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:131 %select_ln44_10 = select i1 %or_ln44_10, i10 %select_ln44_26, i10 %add_ln44_10

]]></Node>
<StgValue><ssdm name="select_ln44_10"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:132 %window_adjust_0_0_4_load = load i10 %window_adjust_0_0_4

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_4_load"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:133 %zext_ln41_59 = zext i10 %window_adjust_0_0_4_load

]]></Node>
<StgValue><ssdm name="zext_ln41_59"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:134 %window_adjust_0_2_4_load = load i10 %window_adjust_0_2_4

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_4_load"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:135 %zext_ln41_60 = zext i10 %window_adjust_0_2_4_load

]]></Node>
<StgValue><ssdm name="zext_ln41_60"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:136 %window_adjust_1_0_4_load = load i10 %window_adjust_1_0_4

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_4_load"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:137 %zext_ln41_61 = zext i10 %window_adjust_1_0_4_load

]]></Node>
<StgValue><ssdm name="zext_ln41_61"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:138 %window_adjust_1_2_4_load = load i10 %window_adjust_1_2_4

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_4_load"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:139 %zext_ln41_62 = zext i10 %window_adjust_1_2_4_load

]]></Node>
<StgValue><ssdm name="zext_ln41_62"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:140 %window_adjust_2_0_4_load = load i10 %window_adjust_2_0_4

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_4_load"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:141 %window_adjust_2_0_4_load_cast = zext i10 %window_adjust_2_0_4_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_4_load_cast"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:142 %tmp172 = sub i11 %zext_ln41_62, i11 %zext_ln41_61

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:143 %empty_35 = trunc i11 %tmp172

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:144 %tmp_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp172, i1 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:145 %tmp_62_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_35, i1 0

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:146 %sext_ln41_40 = sext i12 %tmp_38

]]></Node>
<StgValue><ssdm name="sext_ln41_40"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:147 %sub_ln41_23 = sub i11 %zext_ln41_60, i11 %zext_ln41_59

]]></Node>
<StgValue><ssdm name="sub_ln41_23"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:148 %sext_ln41_23 = sext i11 %sub_ln41_23

]]></Node>
<StgValue><ssdm name="sext_ln41_23"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:149 %sub_ln41_24 = sub i12 %sext_ln41_23, i12 %window_adjust_2_0_4_load_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_24"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:150 %window_adjust_2_2_4_load = load i10 %window_adjust_2_2_4

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_4_load"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:151 %zext_ln41_63 = zext i10 %window_adjust_2_2_4_load

]]></Node>
<StgValue><ssdm name="zext_ln41_63"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:152 %add_ln41_23 = add i12 %sub_ln41_24, i12 %zext_ln41_63

]]></Node>
<StgValue><ssdm name="add_ln41_23"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:153 %trunc_ln41_11 = trunc i12 %add_ln41_23

]]></Node>
<StgValue><ssdm name="trunc_ln41_11"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:154 %sext_ln41_42 = sext i12 %add_ln41_23

]]></Node>
<StgValue><ssdm name="sext_ln41_42"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:155 %add_ln44_11 = add i10 %trunc_ln41_11, i10 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="add_ln44_11"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:156 %add_ln41_24 = add i13 %sext_ln41_42, i13 %sext_ln41_40

]]></Node>
<StgValue><ssdm name="add_ln41_24"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:157 %sext_ln44_26 = sext i13 %add_ln41_24

]]></Node>
<StgValue><ssdm name="sext_ln44_26"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:158 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:159 %tmp_40 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_24, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:160 %icmp_ln46_11 = icmp_sgt  i3 %tmp_40, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_11"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:161 %xor_ln44_11 = xor i1 %tmp_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_11"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:162 %select_ln44_27 = select i1 %xor_ln44_11, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_27"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:163 %or_ln44_11 = or i1 %tmp_39, i1 %icmp_ln46_11

]]></Node>
<StgValue><ssdm name="or_ln44_11"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:164 %select_ln44_11 = select i1 %or_ln44_11, i10 %select_ln44_27, i10 %add_ln44_11

]]></Node>
<StgValue><ssdm name="select_ln44_11"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:165 %window_adjust_0_0_5_load = load i10 %window_adjust_0_0_5

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_5_load"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:166 %zext_ln41_64 = zext i10 %window_adjust_0_0_5_load

]]></Node>
<StgValue><ssdm name="zext_ln41_64"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:167 %window_adjust_0_2_5_load = load i10 %window_adjust_0_2_5

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_5_load"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:168 %zext_ln41_65 = zext i10 %window_adjust_0_2_5_load

]]></Node>
<StgValue><ssdm name="zext_ln41_65"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:169 %window_adjust_1_0_5_load = load i10 %window_adjust_1_0_5

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_5_load"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:170 %zext_ln41_66 = zext i10 %window_adjust_1_0_5_load

]]></Node>
<StgValue><ssdm name="zext_ln41_66"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:171 %window_adjust_1_2_5_load = load i10 %window_adjust_1_2_5

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_5_load"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:172 %zext_ln41_67 = zext i10 %window_adjust_1_2_5_load

]]></Node>
<StgValue><ssdm name="zext_ln41_67"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:173 %window_adjust_2_0_5_load = load i10 %window_adjust_2_0_5

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_5_load"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:174 %window_adjust_2_0_5_load_cast = zext i10 %window_adjust_2_0_5_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_5_load_cast"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:175 %tmp175 = sub i11 %zext_ln41_67, i11 %zext_ln41_66

]]></Node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:176 %empty_36 = trunc i11 %tmp175

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:177 %tmp_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp175, i1 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:178 %tmp_63_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_36, i1 0

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:179 %sext_ln41_44 = sext i12 %tmp_41

]]></Node>
<StgValue><ssdm name="sext_ln41_44"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:180 %sub_ln41_25 = sub i11 %zext_ln41_65, i11 %zext_ln41_64

]]></Node>
<StgValue><ssdm name="sub_ln41_25"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:181 %sext_ln41_25 = sext i11 %sub_ln41_25

]]></Node>
<StgValue><ssdm name="sext_ln41_25"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:182 %sub_ln41_26 = sub i12 %sext_ln41_25, i12 %window_adjust_2_0_5_load_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_26"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:183 %window_adjust_2_2_5_load = load i10 %window_adjust_2_2_5

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_5_load"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:184 %zext_ln41_68 = zext i10 %window_adjust_2_2_5_load

]]></Node>
<StgValue><ssdm name="zext_ln41_68"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:185 %add_ln41_25 = add i12 %sub_ln41_26, i12 %zext_ln41_68

]]></Node>
<StgValue><ssdm name="add_ln41_25"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:186 %trunc_ln41_12 = trunc i12 %add_ln41_25

]]></Node>
<StgValue><ssdm name="trunc_ln41_12"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:187 %sext_ln41_46 = sext i12 %add_ln41_25

]]></Node>
<StgValue><ssdm name="sext_ln41_46"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:188 %add_ln44_12 = add i10 %trunc_ln41_12, i10 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="add_ln44_12"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:189 %add_ln41_26 = add i13 %sext_ln41_46, i13 %sext_ln41_44

]]></Node>
<StgValue><ssdm name="add_ln41_26"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:190 %sext_ln44_27 = sext i13 %add_ln41_26

]]></Node>
<StgValue><ssdm name="sext_ln44_27"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:191 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:192 %tmp_43 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_26, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:193 %icmp_ln46_12 = icmp_sgt  i3 %tmp_43, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_12"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:194 %xor_ln44_12 = xor i1 %tmp_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_12"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:195 %select_ln44_28 = select i1 %xor_ln44_12, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_28"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:196 %or_ln44_12 = or i1 %tmp_42, i1 %icmp_ln46_12

]]></Node>
<StgValue><ssdm name="or_ln44_12"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:197 %select_ln44_12 = select i1 %or_ln44_12, i10 %select_ln44_28, i10 %add_ln44_12

]]></Node>
<StgValue><ssdm name="select_ln44_12"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:198 %window_adjust_0_0_6_load = load i10 %window_adjust_0_0_6

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_6_load"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:199 %zext_ln41_69 = zext i10 %window_adjust_0_0_6_load

]]></Node>
<StgValue><ssdm name="zext_ln41_69"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:200 %window_adjust_0_2_6_load = load i10 %window_adjust_0_2_6

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_6_load"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:201 %zext_ln41_70 = zext i10 %window_adjust_0_2_6_load

]]></Node>
<StgValue><ssdm name="zext_ln41_70"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:202 %window_adjust_1_0_6_load = load i10 %window_adjust_1_0_6

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_6_load"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:203 %zext_ln41_71 = zext i10 %window_adjust_1_0_6_load

]]></Node>
<StgValue><ssdm name="zext_ln41_71"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:204 %window_adjust_1_2_6_load = load i10 %window_adjust_1_2_6

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_6_load"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:205 %zext_ln41_72 = zext i10 %window_adjust_1_2_6_load

]]></Node>
<StgValue><ssdm name="zext_ln41_72"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:206 %window_adjust_2_0_6_load = load i10 %window_adjust_2_0_6

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_6_load"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:207 %window_adjust_2_0_6_load_cast = zext i10 %window_adjust_2_0_6_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_6_load_cast"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:208 %tmp178 = sub i11 %zext_ln41_72, i11 %zext_ln41_71

]]></Node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:209 %empty_37 = trunc i11 %tmp178

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:210 %tmp_44 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp178, i1 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:211 %tmp_64_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_37, i1 0

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:212 %sext_ln41_47 = sext i12 %tmp_44

]]></Node>
<StgValue><ssdm name="sext_ln41_47"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:213 %sub_ln41_27 = sub i11 %zext_ln41_70, i11 %zext_ln41_69

]]></Node>
<StgValue><ssdm name="sub_ln41_27"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:214 %sext_ln41_27 = sext i11 %sub_ln41_27

]]></Node>
<StgValue><ssdm name="sext_ln41_27"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:215 %sub_ln41_28 = sub i12 %sext_ln41_27, i12 %window_adjust_2_0_6_load_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_28"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:216 %window_adjust_2_2_6_load = load i10 %window_adjust_2_2_6

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_6_load"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:217 %zext_ln41_73 = zext i10 %window_adjust_2_2_6_load

]]></Node>
<StgValue><ssdm name="zext_ln41_73"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:218 %add_ln41_27 = add i12 %sub_ln41_28, i12 %zext_ln41_73

]]></Node>
<StgValue><ssdm name="add_ln41_27"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:219 %trunc_ln41_13 = trunc i12 %add_ln41_27

]]></Node>
<StgValue><ssdm name="trunc_ln41_13"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:220 %sext_ln41_48 = sext i12 %add_ln41_27

]]></Node>
<StgValue><ssdm name="sext_ln41_48"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:221 %add_ln44_13 = add i10 %trunc_ln41_13, i10 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="add_ln44_13"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:222 %add_ln41_28 = add i13 %sext_ln41_48, i13 %sext_ln41_47

]]></Node>
<StgValue><ssdm name="add_ln41_28"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:223 %sext_ln44_28 = sext i13 %add_ln41_28

]]></Node>
<StgValue><ssdm name="sext_ln44_28"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:224 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:225 %tmp_46 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_28, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:226 %icmp_ln46_13 = icmp_sgt  i3 %tmp_46, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_13"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:227 %xor_ln44_13 = xor i1 %tmp_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_13"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:228 %select_ln44_29 = select i1 %xor_ln44_13, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_29"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:229 %or_ln44_13 = or i1 %tmp_45, i1 %icmp_ln46_13

]]></Node>
<StgValue><ssdm name="or_ln44_13"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:230 %select_ln44_13 = select i1 %or_ln44_13, i10 %select_ln44_29, i10 %add_ln44_13

]]></Node>
<StgValue><ssdm name="select_ln44_13"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:231 %window_adjust_0_0_7_load = load i10 %window_adjust_0_0_7

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_7_load"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:232 %zext_ln41_74 = zext i10 %window_adjust_0_0_7_load

]]></Node>
<StgValue><ssdm name="zext_ln41_74"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:233 %window_adjust_0_2_7_load = load i10 %window_adjust_0_2_7

]]></Node>
<StgValue><ssdm name="window_adjust_0_2_7_load"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:234 %zext_ln41_75 = zext i10 %window_adjust_0_2_7_load

]]></Node>
<StgValue><ssdm name="zext_ln41_75"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:235 %window_adjust_1_0_7_load = load i10 %window_adjust_1_0_7

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_7_load"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:236 %zext_ln41_76 = zext i10 %window_adjust_1_0_7_load

]]></Node>
<StgValue><ssdm name="zext_ln41_76"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:237 %window_adjust_1_2_7_load = load i10 %window_adjust_1_2_7

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_7_load"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:238 %zext_ln41_77 = zext i10 %window_adjust_1_2_7_load

]]></Node>
<StgValue><ssdm name="zext_ln41_77"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:239 %window_adjust_2_0_7_load = load i10 %window_adjust_2_0_7

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_7_load"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:240 %window_adjust_2_0_7_load_cast = zext i10 %window_adjust_2_0_7_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_7_load_cast"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:241 %tmp181 = sub i11 %zext_ln41_77, i11 %zext_ln41_76

]]></Node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:242 %empty_38 = trunc i11 %tmp181

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:243 %tmp_47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp181, i1 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:244 %tmp_65_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_38, i1 0

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:245 %sext_ln41_49 = sext i12 %tmp_47

]]></Node>
<StgValue><ssdm name="sext_ln41_49"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:246 %sub_ln41_29 = sub i11 %zext_ln41_75, i11 %zext_ln41_74

]]></Node>
<StgValue><ssdm name="sub_ln41_29"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:247 %sext_ln41_29 = sext i11 %sub_ln41_29

]]></Node>
<StgValue><ssdm name="sext_ln41_29"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:248 %sub_ln41_30 = sub i12 %sext_ln41_29, i12 %window_adjust_2_0_7_load_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_30"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:249 %window_adjust_2_2_7_load = load i10 %window_adjust_2_2_7

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_7_load"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:250 %zext_ln41_78 = zext i10 %window_adjust_2_2_7_load

]]></Node>
<StgValue><ssdm name="zext_ln41_78"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:251 %add_ln41_29 = add i12 %sub_ln41_30, i12 %zext_ln41_78

]]></Node>
<StgValue><ssdm name="add_ln41_29"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:252 %trunc_ln41_14 = trunc i12 %add_ln41_29

]]></Node>
<StgValue><ssdm name="trunc_ln41_14"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:253 %sext_ln41_50 = sext i12 %add_ln41_29

]]></Node>
<StgValue><ssdm name="sext_ln41_50"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:254 %add_ln44_14 = add i10 %trunc_ln41_14, i10 %tmp_65_cast

]]></Node>
<StgValue><ssdm name="add_ln44_14"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:255 %add_ln41_30 = add i13 %sext_ln41_50, i13 %sext_ln41_49

]]></Node>
<StgValue><ssdm name="add_ln41_30"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:256 %sext_ln44_29 = sext i13 %add_ln41_30

]]></Node>
<StgValue><ssdm name="sext_ln44_29"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:257 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:258 %tmp_49 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_30, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:259 %icmp_ln46_14 = icmp_sgt  i3 %tmp_49, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_14"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:260 %xor_ln44_14 = xor i1 %tmp_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_14"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:261 %select_ln44_30 = select i1 %xor_ln44_14, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_30"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:262 %or_ln44_14 = or i1 %tmp_48, i1 %icmp_ln46_14

]]></Node>
<StgValue><ssdm name="or_ln44_14"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:263 %select_ln44_14 = select i1 %or_ln44_14, i10 %select_ln44_30, i10 %add_ln44_14

]]></Node>
<StgValue><ssdm name="select_ln44_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="821" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:0 %window_adjust_0_0_0_load_1 = load i10 %window_adjust_0_0_0

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_0_load_1"/></StgValue>
</operation>

<operation id="822" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:1 %zext_ln41_79 = zext i10 %window_adjust_0_0_0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_79"/></StgValue>
</operation>

<operation id="823" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:3 %zext_ln41_80 = zext i10 %window_adjust_0_2_0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_80"/></StgValue>
</operation>

<operation id="824" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:4 %window_adjust_1_0_0_load_1 = load i10 %window_adjust_1_0_0

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_0_load_1"/></StgValue>
</operation>

<operation id="825" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:5 %zext_ln41_81 = zext i10 %window_adjust_1_0_0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_81"/></StgValue>
</operation>

<operation id="826" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:6 %window_adjust_1_2_0_load_1 = load i10 %window_adjust_1_2_0

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_0_load_1"/></StgValue>
</operation>

<operation id="827" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:7 %zext_ln41_82 = zext i10 %window_adjust_1_2_0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_82"/></StgValue>
</operation>

<operation id="828" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:8 %window_adjust_2_0_0_load_1 = load i10 %window_adjust_2_0_0

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_0_load_1"/></StgValue>
</operation>

<operation id="829" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:9 %window_adjust_2_0_0_load_1_cast = zext i10 %window_adjust_2_0_0_load_1

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_0_load_1_cast"/></StgValue>
</operation>

<operation id="830" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:10 %tmp184 = sub i11 %zext_ln41_82, i11 %zext_ln41_81

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="831" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:11 %empty_39 = trunc i11 %tmp184

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="832" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:12 %tmp_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp184, i1 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="833" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:13 %tmp_67_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_39, i1 0

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="834" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:14 %sext_ln41_51 = sext i12 %tmp_67

]]></Node>
<StgValue><ssdm name="sext_ln41_51"/></StgValue>
</operation>

<operation id="835" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:15 %sub_ln41_31 = sub i11 %zext_ln41_80, i11 %zext_ln41_79

]]></Node>
<StgValue><ssdm name="sub_ln41_31"/></StgValue>
</operation>

<operation id="836" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:16 %sext_ln41_31 = sext i11 %sub_ln41_31

]]></Node>
<StgValue><ssdm name="sext_ln41_31"/></StgValue>
</operation>

<operation id="837" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:17 %sub_ln41_32 = sub i12 %sext_ln41_31, i12 %window_adjust_2_0_0_load_1_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_32"/></StgValue>
</operation>

<operation id="838" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:18 %window_adjust_2_2_0_load_1 = load i10 %window_adjust_2_2_0

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_0_load_1"/></StgValue>
</operation>

<operation id="839" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:19 %zext_ln41_83 = zext i10 %window_adjust_2_2_0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln41_83"/></StgValue>
</operation>

<operation id="840" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:20 %add_ln41_31 = add i12 %sub_ln41_32, i12 %zext_ln41_83

]]></Node>
<StgValue><ssdm name="add_ln41_31"/></StgValue>
</operation>

<operation id="841" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:21 %trunc_ln41_15 = trunc i12 %add_ln41_31

]]></Node>
<StgValue><ssdm name="trunc_ln41_15"/></StgValue>
</operation>

<operation id="842" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:22 %sext_ln41_52 = sext i12 %add_ln41_31

]]></Node>
<StgValue><ssdm name="sext_ln41_52"/></StgValue>
</operation>

<operation id="843" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:23 %add_ln44_15 = add i10 %trunc_ln41_15, i10 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="add_ln44_15"/></StgValue>
</operation>

<operation id="844" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:24 %add_ln41_32 = add i13 %sext_ln41_52, i13 %sext_ln41_51

]]></Node>
<StgValue><ssdm name="add_ln41_32"/></StgValue>
</operation>

<operation id="845" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:25 %sext_ln44_30 = sext i13 %add_ln41_32

]]></Node>
<StgValue><ssdm name="sext_ln44_30"/></StgValue>
</operation>

<operation id="846" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:26 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_30, i32 31

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="847" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:27 %tmp_76 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_32, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="848" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:28 %icmp_ln46_15 = icmp_sgt  i3 %tmp_76, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_15"/></StgValue>
</operation>

<operation id="849" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:29 %xor_ln44_15 = xor i1 %tmp_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_15"/></StgValue>
</operation>

<operation id="850" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:30 %select_ln44_31 = select i1 %xor_ln44_15, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_31"/></StgValue>
</operation>

<operation id="851" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:31 %or_ln44_15 = or i1 %tmp_75, i1 %icmp_ln46_15

]]></Node>
<StgValue><ssdm name="or_ln44_15"/></StgValue>
</operation>

<operation id="852" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:32 %select_ln44_15 = select i1 %or_ln44_15, i10 %select_ln44_31, i10 %add_ln44_15

]]></Node>
<StgValue><ssdm name="select_ln44_15"/></StgValue>
</operation>

<operation id="853" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="80" op_0_bw="80" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit84:264 %data_out_1 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i10.i10.i10.i10.i10.i10.i10.i10, i10 %select_ln44_15, i10 %select_ln44_16, i10 %select_ln44_17, i10 %select_ln44_18, i10 %select_ln44_19, i10 %select_ln44_20, i10 %select_ln44_21, i10 %select_ln44_22

]]></Node>
<StgValue><ssdm name="data_out_1"/></StgValue>
</operation>

<operation id="854" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80">
<![CDATA[
if.then9:0 %write_ln205 = write void @_ssdm_op_Write.ap_fifo.volatile.i80P0A, i80 %output_r, i80 %data_out_1

]]></Node>
<StgValue><ssdm name="write_ln205"/></StgValue>
</operation>

<operation id="855" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="cmp4_read" val="1"/>
<literal name="icmp_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
if.then9:1 %br_ln206 = br void %if.end10

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="856" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:0 %window_adjust_0_0_0_load = load i10 %window_adjust_0_0_0

]]></Node>
<StgValue><ssdm name="window_adjust_0_0_0_load"/></StgValue>
</operation>

<operation id="857" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:1 %zext_ln41 = zext i10 %window_adjust_0_0_0_load

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="858" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:3 %zext_ln41_40 = zext i10 %window_adjust_0_2_0_load

]]></Node>
<StgValue><ssdm name="zext_ln41_40"/></StgValue>
</operation>

<operation id="859" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:4 %window_adjust_1_0_0_load = load i10 %window_adjust_1_0_0

]]></Node>
<StgValue><ssdm name="window_adjust_1_0_0_load"/></StgValue>
</operation>

<operation id="860" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:5 %zext_ln41_41 = zext i10 %window_adjust_1_0_0_load

]]></Node>
<StgValue><ssdm name="zext_ln41_41"/></StgValue>
</operation>

<operation id="861" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:6 %window_adjust_1_2_0_load = load i10 %window_adjust_1_2_0

]]></Node>
<StgValue><ssdm name="window_adjust_1_2_0_load"/></StgValue>
</operation>

<operation id="862" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="11" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:7 %zext_ln41_42 = zext i10 %window_adjust_1_2_0_load

]]></Node>
<StgValue><ssdm name="zext_ln41_42"/></StgValue>
</operation>

<operation id="863" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:8 %window_adjust_2_0_0_load = load i10 %window_adjust_2_0_0

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_0_load"/></StgValue>
</operation>

<operation id="864" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:9 %window_adjust_2_0_0_load_cast = zext i10 %window_adjust_2_0_0_load

]]></Node>
<StgValue><ssdm name="window_adjust_2_0_0_load_cast"/></StgValue>
</operation>

<operation id="865" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:10 %tmp = sub i11 %zext_ln41_42, i11 %zext_ln41_41

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="866" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="9" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:11 %empty = trunc i11 %tmp

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="867" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:12 %tmp_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp, i1 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="868" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:13 %tmp_58_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty, i1 0

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="869" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:14 %sext_ln41_24 = sext i12 %tmp_26

]]></Node>
<StgValue><ssdm name="sext_ln41_24"/></StgValue>
</operation>

<operation id="870" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:15 %sub_ln41 = sub i11 %zext_ln41_40, i11 %zext_ln41

]]></Node>
<StgValue><ssdm name="sub_ln41"/></StgValue>
</operation>

<operation id="871" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="11">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:16 %sext_ln41 = sext i11 %sub_ln41

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="872" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:17 %sub_ln41_16 = sub i12 %sext_ln41, i12 %window_adjust_2_0_0_load_cast

]]></Node>
<StgValue><ssdm name="sub_ln41_16"/></StgValue>
</operation>

<operation id="873" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:18 %window_adjust_2_2_0_load = load i10 %window_adjust_2_2_0

]]></Node>
<StgValue><ssdm name="window_adjust_2_2_0_load"/></StgValue>
</operation>

<operation id="874" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="12" op_0_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:19 %zext_ln41_43 = zext i10 %window_adjust_2_2_0_load

]]></Node>
<StgValue><ssdm name="zext_ln41_43"/></StgValue>
</operation>

<operation id="875" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:20 %add_ln41 = add i12 %sub_ln41_16, i12 %zext_ln41_43

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="876" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="10" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:21 %trunc_ln41 = trunc i12 %add_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="877" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="13" op_0_bw="12">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:22 %sext_ln41_26 = sext i12 %add_ln41

]]></Node>
<StgValue><ssdm name="sext_ln41_26"/></StgValue>
</operation>

<operation id="878" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:23 %add_ln44 = add i10 %trunc_ln41, i10 %tmp_58_cast

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="879" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:24 %add_ln41_16 = add i13 %sext_ln41_26, i13 %sext_ln41_24

]]></Node>
<StgValue><ssdm name="add_ln41_16"/></StgValue>
</operation>

<operation id="880" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="13">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:25 %sext_ln44_23 = sext i13 %add_ln41_16

]]></Node>
<StgValue><ssdm name="sext_ln44_23"/></StgValue>
</operation>

<operation id="881" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:26 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_23, i32 31

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="882" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:27 %tmp_28 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_16, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="883" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:28 %icmp_ln46 = icmp_sgt  i3 %tmp_28, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="884" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:29 %xor_ln44 = xor i1 %tmp_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44"/></StgValue>
</operation>

<operation id="885" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:30 %select_ln44_23 = select i1 %xor_ln44, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln44_23"/></StgValue>
</operation>

<operation id="886" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:31 %or_ln44 = or i1 %tmp_27, i1 %icmp_ln46

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="887" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:32 %select_ln44 = select i1 %or_ln44, i10 %select_ln44_23, i10 %add_ln44

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="888" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="80" op_0_bw="80" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10">
<![CDATA[
_Z14shift_register7ap_uintILi80EEii.3.exit:264 %data_out = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i10.i10.i10.i10.i10.i10.i10.i10, i10 %select_ln44, i10 %select_ln44_8, i10 %select_ln44_9, i10 %select_ln44_10, i10 %select_ln44_11, i10 %select_ln44_12, i10 %select_ln44_13, i10 %select_ln44_14

]]></Node>
<StgValue><ssdm name="data_out"/></StgValue>
</operation>

<operation id="889" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="and_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80">
<![CDATA[
if.then3:0 %write_ln195 = write void @_ssdm_op_Write.ap_fifo.volatile.i80P0A, i80 %output_r, i80 %data_out

]]></Node>
<StgValue><ssdm name="write_ln195"/></StgValue>
</operation>

<operation id="890" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="and_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0">
<![CDATA[
if.then3:1 %br_ln196 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="891" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0">
<![CDATA[
do.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
