#[doc = "Register `FLASHCTL_IIDX` reader"]
pub type R = crate::R<FlashctlIidxSpec>;
#[doc = "Indicates which interrupt has fired. 0x0 means no event pending. The priority order is fixed. On each read, only one interrupt is indicated. On a read, the current interrupt (highest priority) is automatically cleared by the hardware and the corresponding interrupt flags in the RIS and MIS are cleared as well. After a read from the CPU (not from the debug interface), the register must be updated with the next highest priority interrupt.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Stat {
    #[doc = "0: No Interrupt Pending"]
    NoIntr = 0,
    #[doc = "1: DONE Interrupt Pending"]
    Done = 1,
}
impl From<Stat> for bool {
    #[inline(always)]
    fn from(variant: Stat) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `STAT` reader - Indicates which interrupt has fired. 0x0 means no event pending. The priority order is fixed. On each read, only one interrupt is indicated. On a read, the current interrupt (highest priority) is automatically cleared by the hardware and the corresponding interrupt flags in the RIS and MIS are cleared as well. After a read from the CPU (not from the debug interface), the register must be updated with the next highest priority interrupt."]
pub type StatR = crate::BitReader<Stat>;
impl StatR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Stat {
        match self.bits {
            false => Stat::NoIntr,
            true => Stat::Done,
        }
    }
    #[doc = "No Interrupt Pending"]
    #[inline(always)]
    pub fn is_no_intr(&self) -> bool {
        *self == Stat::NoIntr
    }
    #[doc = "DONE Interrupt Pending"]
    #[inline(always)]
    pub fn is_done(&self) -> bool {
        *self == Stat::Done
    }
}
impl R {
    #[doc = "Bit 0 - Indicates which interrupt has fired. 0x0 means no event pending. The priority order is fixed. On each read, only one interrupt is indicated. On a read, the current interrupt (highest priority) is automatically cleared by the hardware and the corresponding interrupt flags in the RIS and MIS are cleared as well. After a read from the CPU (not from the debug interface), the register must be updated with the next highest priority interrupt."]
    #[inline(always)]
    pub fn stat(&self) -> StatR {
        StatR::new((self.bits & 1) != 0)
    }
}
#[doc = "Interrupt Index Register\n\nYou can [`read`](crate::Reg::read) this register and get [`flashctl_iidx::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct FlashctlIidxSpec;
impl crate::RegisterSpec for FlashctlIidxSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`flashctl_iidx::R`](R) reader structure"]
impl crate::Readable for FlashctlIidxSpec {}
#[doc = "`reset()` method sets FLASHCTL_IIDX to value 0"]
impl crate::Resettable for FlashctlIidxSpec {}
