// Seed: 3264552144
module module_0;
  logic id_1;
  assign id_1 = -1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd17
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire _id_3;
  input wire id_2;
  output wire id_1;
  logic [id_3 : 1] id_8;
  ;
  assign id_8 = id_8 == id_5;
endmodule
module module_2 #(
    parameter id_1 = 32'd96
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  inout logic [7:0] id_16;
  output tri0 id_15;
  input wire id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_13;
  output wire id_12;
  inout wand id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  assign id_11 = -1 / !1 == id_16[-1];
  assign id_7[id_1] = -1;
  assign id_15 = -1;
  assign id_4 = id_7[id_1];
endmodule
