msgid ""
msgstr ""
"Project-Id-Version: \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-11-01 10:21+0000\n"
"PO-Revision-Date: \n"
"Last-Translator: \n"
"Language-Team: \n"
"Language: es_ES\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Plural-Forms: nplurals=2; plural=(n != 1);\n"
"X-Generator: Poedit 3.0.1\n"
"X-Poedit-Basepath: ..\n"
"X-Poedit-SearchPath-0: translation.js\n"

#: translation.js:10 translation.js:577
msgid "Regs"
msgstr "Regs"

#: translation.js:11 translation.js:578
msgid "Regs-rst"
msgstr "Regs-rst"

#: translation.js:12
msgid "Sys-reg"
msgstr "Sys-reg"

#: translation.js:13
msgid "Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:14 translation.js:77
msgid "Blocks"
msgstr "Blocks"

#: translation.js:15 translation.js:160
msgid "02-Reg"
msgstr "02-Reg"

#: translation.js:16
msgid "02-Reg: 2 bits system register. Verilog implementation"
msgstr ""
"02-Reg: Registro del sistema de 2-bits con reset. Implementación en Verilog"

#: translation.js:17
msgid "03-Reg"
msgstr "03-Reg"

#: translation.js:18
msgid "03-Reg: 3 bits system register. Verilog implementation"
msgstr ""
"03-Reg: Registro del sistema de 3-bits con reset. Implementación en Verilog"

#: translation.js:19 translation.js:163
msgid "04-Reg"
msgstr "04-Reg"

#: translation.js:20
msgid "04-Reg: 4 bits system register. Verilog implementation"
msgstr ""
"04-Reg: Registro del sistema de 4-bits con reset. Implementación en Verilog"

#: translation.js:21
msgid "05-Reg"
msgstr "05-Reg"

#: translation.js:22
msgid "05-Reg: 5 bits system register. Verilog implementation"
msgstr ""
"05-Reg: Registro del sistema de 5-bits con reset. Implementación en Verilog"

#: translation.js:23
msgid "06-Reg"
msgstr "06-Reg"

#: translation.js:24
msgid "06-Reg: 6 bits system register. Verilog implementation"
msgstr ""
"06-Reg: Registro del sistema de 6-bits con reset. Implementación en Verilog"

#: translation.js:25
#, fuzzy
msgid "07-Reg"
msgstr "Sys-Reg"

#: translation.js:26
msgid "07-Reg: 7 bits system register. Verilog implementation"
msgstr ""
"07-Reg: Registro del sistema de 7-bits con reset. Implementación en Verilog"

#: translation.js:27 translation.js:166
#, fuzzy
msgid "08-Reg"
msgstr "Sys-Reg"

#: translation.js:28
msgid "08-Reg: 8 bits system register. Verilog implementation"
msgstr ""
"08-Reg: Registro del sistema de 8-bits con reset. Implementación en Verilog"

#: translation.js:29
#, fuzzy
msgid "09-Reg"
msgstr "Sys-Reg"

#: translation.js:30
msgid "09-Reg: 9 bits system register. Verilog implementation"
msgstr ""
"09-Reg: Registro del sistema de 9-bits con reset. Implementación en Verilog"

#: translation.js:31
#, fuzzy
msgid "10-Reg"
msgstr "Sys-Reg"

#: translation.js:32
msgid "10-Reg: 10 bits system register. Verilog implementation"
msgstr ""
"10-Reg: Registro del sistema de 10-bits con reset. Implementación en Verilog"

#: translation.js:33
#, fuzzy
msgid "11-Reg"
msgstr "Sys-Reg"

#: translation.js:34
msgid "11-Reg: 11 bits system register. Verilog implementation"
msgstr ""
"11-Reg: Registro del sistema de 11-bits con reset. Implementación en Verilog"

#: translation.js:35
#, fuzzy
msgid "12-Reg"
msgstr "Sys-Reg"

#: translation.js:36
msgid "12-Reg: 12 bits system register. Verilog implementation"
msgstr ""
"12-Reg: Registro del sistema de 12-bits con reset. Implementación en Verilog"

#: translation.js:37
#, fuzzy
msgid "13-Reg"
msgstr "Sys-Reg"

#: translation.js:38
msgid "13-Reg: 13 bits system register. Verilog implementation"
msgstr ""
"13-Reg: Registro del sistema de 13-bits con reset. Implementación en Verilog"

#: translation.js:39
#, fuzzy
msgid "14-Reg"
msgstr "Sys-Reg"

#: translation.js:40
#, fuzzy
msgid "14-Reg: 14 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:41
#, fuzzy
msgid "15-Reg"
msgstr "Sys-Reg"

#: translation.js:42
#, fuzzy
msgid "15-Reg: 15 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:43 translation.js:169
#, fuzzy
msgid "16-Reg"
msgstr "Sys-Reg"

#: translation.js:44
#, fuzzy
msgid "16-Reg: 16 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:45
#, fuzzy
msgid "17-Reg"
msgstr "Sys-Reg"

#: translation.js:46
#, fuzzy
msgid "17-Reg: 17 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:47
#, fuzzy
msgid "18-Reg"
msgstr "Sys-Reg"

#: translation.js:48
#, fuzzy
msgid "18-Reg: 18 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:49
#, fuzzy
msgid "19-Reg"
msgstr "Sys-Reg"

#: translation.js:50
#, fuzzy
msgid "19-Reg: 19 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:51
#, fuzzy
msgid "20-Reg"
msgstr "Sys-Reg"

#: translation.js:52
#, fuzzy
msgid "20-Reg: 20 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:53
#, fuzzy
msgid "21-Reg"
msgstr "Sys-Reg"

#: translation.js:54
#, fuzzy
msgid "21-Reg: 21 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:55
#, fuzzy
msgid "22-Reg"
msgstr "Sys-Reg"

#: translation.js:56
#, fuzzy
msgid "22-Reg: 22 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:57
#, fuzzy
msgid "23-Reg"
msgstr "Sys-Reg"

#: translation.js:58
#, fuzzy
msgid "23-Reg: 23 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:59
#, fuzzy
msgid "24-Reg"
msgstr "Sys-Reg"

#: translation.js:60
#, fuzzy
msgid "24-Reg: 24 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:61
#, fuzzy
msgid "25-Reg"
msgstr "Sys-Reg"

#: translation.js:62
#, fuzzy
msgid "25-Reg: 25 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:63
#, fuzzy
msgid "26-Reg"
msgstr "Sys-Reg"

#: translation.js:64
#, fuzzy
msgid "26-Reg: 26 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:65
#, fuzzy
msgid "27-Reg"
msgstr "Sys-Reg"

#: translation.js:66
#, fuzzy
msgid "27-Reg: 27 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:67
#, fuzzy
msgid "28-Reg"
msgstr "Sys-Reg"

#: translation.js:68
#, fuzzy
msgid "28-Reg: 28 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:69
#, fuzzy
msgid "29-Reg"
msgstr "Sys-Reg"

#: translation.js:70
#, fuzzy
msgid "29-Reg: 29 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:71
#, fuzzy
msgid "30-Reg"
msgstr "Sys-Reg"

#: translation.js:72
#, fuzzy
msgid "30-Reg: 30 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:73
#, fuzzy
msgid "31-Reg"
msgstr "Sys-Reg"

#: translation.js:74
#, fuzzy
msgid "31-Reg: 31 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:75 translation.js:172
#, fuzzy
msgid "32-Reg"
msgstr "Sys-Reg"

#: translation.js:76
#, fuzzy
msgid "32-Reg: 32 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:78 translation.js:140
#, fuzzy
msgid "02-Reg-rst"
msgstr "Reg-rst"

#: translation.js:79
#, fuzzy
msgid "02-Reg-rst: 2 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:80
#, fuzzy
msgid "03-Reg-rst"
msgstr "Reg-rst"

#: translation.js:81
#, fuzzy
msgid "03-Reg-rst: 3 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:82 translation.js:144
#, fuzzy
msgid "04-Reg-rst"
msgstr "Reg-rst"

#: translation.js:83
#, fuzzy
msgid "04-Reg-rst: 4 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:84
#, fuzzy
msgid "05-Reg-rst"
msgstr "Reg-rst"

#: translation.js:85
#, fuzzy
msgid "05-Reg-rst: 5 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:86
#, fuzzy
msgid "06-Reg-rst"
msgstr "Reg-rst"

#: translation.js:87
#, fuzzy
msgid "06-Reg-rst: 6 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:88
#, fuzzy
msgid "07-Reg-rst"
msgstr "Reg-rst"

#: translation.js:89
#, fuzzy
msgid "07-Reg-rst: 7 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:90 translation.js:148
#, fuzzy
msgid "08-Reg-rst"
msgstr "Reg-rst"

#: translation.js:91
#, fuzzy
msgid "08-Reg-rst: 8 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:92
#, fuzzy
msgid "09-Reg-rst"
msgstr "Reg-rst"

#: translation.js:93
#, fuzzy
msgid "09-Reg-rst: 9 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:94
#, fuzzy
msgid "10-Reg-rst"
msgstr "Reg-rst"

#: translation.js:95
#, fuzzy
msgid "10-Reg-rst: 10 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:96
#, fuzzy
msgid "11-Reg-rst"
msgstr "Reg-rst"

#: translation.js:97
#, fuzzy
msgid "11-Reg-rst: 11 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:98
#, fuzzy
msgid "12-Reg-rst"
msgstr "Reg-rst"

#: translation.js:99
#, fuzzy
msgid "12-Reg-rst: 12 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:100
#, fuzzy
msgid "13-Reg-rst"
msgstr "Reg-rst"

#: translation.js:101
#, fuzzy
msgid "13-Reg-rst: 13 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:102
#, fuzzy
msgid "14-Reg-rst"
msgstr "Reg-rst"

#: translation.js:103
#, fuzzy
msgid "14-Reg-rst: 14 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:104
#, fuzzy
msgid "15-Reg-rst"
msgstr "Reg-rst"

#: translation.js:105
#, fuzzy
msgid "15-Reg-rst: 15 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:106 translation.js:152
#, fuzzy
msgid "16-Reg-rst"
msgstr "Reg-rst"

#: translation.js:107
#, fuzzy
msgid "16-Reg-rst: 16 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:108
#, fuzzy
msgid "17-Reg-rst"
msgstr "Reg-rst"

#: translation.js:109
#, fuzzy
msgid "17-Reg-rst: 17 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:110
#, fuzzy
msgid "18-Reg-rst"
msgstr "Reg-rst"

#: translation.js:111
#, fuzzy
msgid "18-Reg-rst: 18 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:112
#, fuzzy
msgid "19-Reg-rst"
msgstr "Reg-rst"

#: translation.js:113
#, fuzzy
msgid "19-Reg-rst: 19 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:114
#, fuzzy
msgid "20-Reg-rst"
msgstr "Reg-rst"

#: translation.js:115
#, fuzzy
msgid "20-Reg-rst: 20 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:116
#, fuzzy
msgid "21-Reg-rst"
msgstr "Reg-rst"

#: translation.js:117
#, fuzzy
msgid "21-Reg-rst: 21 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:118
#, fuzzy
msgid "22-Reg-rst"
msgstr "Reg-rst"

#: translation.js:119
#, fuzzy
msgid "22-Reg-rst: 22 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:120
#, fuzzy
msgid "23-Reg-rst"
msgstr "Reg-rst"

#: translation.js:121
#, fuzzy
msgid "23-Reg-rst: 23 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:122
#, fuzzy
msgid "24-Reg-rst"
msgstr "Reg-rst"

#: translation.js:123
#, fuzzy
msgid "24-Reg-rst: 24 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:124
#, fuzzy
msgid "25-Reg-rst"
msgstr "Reg-rst"

#: translation.js:125
#, fuzzy
msgid "25-Reg-rst: 25 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:126
#, fuzzy
msgid "26-Reg-rst"
msgstr "Reg-rst"

#: translation.js:127
#, fuzzy
msgid "26-Reg-rst: 26 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:128
#, fuzzy
msgid "27-Reg-rst"
msgstr "Reg-rst"

#: translation.js:129
#, fuzzy
msgid "27-Reg-rst: 27 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:130
#, fuzzy
msgid "28-Reg-rst"
msgstr "Reg-rst"

#: translation.js:131
#, fuzzy
msgid "28-Reg-rst: 28 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:132
#, fuzzy
msgid "29-Reg-rst"
msgstr "Reg-rst"

#: translation.js:133
#, fuzzy
msgid "29-Reg-rst: 29 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:134
#, fuzzy
msgid "30-Reg-rst"
msgstr "Reg-rst"

#: translation.js:135
#, fuzzy
msgid "30-Reg-rst: 30 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:136
#, fuzzy
msgid "31-Reg-rst"
msgstr "Reg-rst"

#: translation.js:137
#, fuzzy
msgid "31-Reg-rst: 31 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:138 translation.js:156
#, fuzzy
msgid "32-Reg-rst"
msgstr "Reg-rst"

#: translation.js:139
#, fuzzy
msgid "32-Reg-rst: 32 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:141
#, fuzzy
msgid ""
"02-Reg-rst: 2-bits Register with load and reset inputs. Blocks implementation"
msgstr ""
"Reg-rst-02: Registro de 2 bits con entradas de load y reset. Implementación "
"en Verilog"

#: translation.js:142
msgid "2-to-1 Multplexer (2-bit channels). Verilog implementation"
msgstr "Multiplexor 2-1 (canales de 2-bits). Implementación en Verilog"

#: translation.js:143
#, fuzzy
msgid "02-Sys-reg-rst: 2 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:145
#, fuzzy
msgid ""
"04-Reg-rst: 4 bits Register with load and reset inputs. Block implementation"
msgstr ""
"Reg-rst-02: Registro de 2 bits con entradas de load y reset. Implementación "
"en Verilog"

#: translation.js:146
msgid "2-to-1 Multplexer (4-bit channels). Verilog implementation"
msgstr "Multiplexor 2-1 (Canales de 4-bits). Implementación en Verilog"

#: translation.js:147
#, fuzzy
msgid "04-Sys-reg-rst: 4 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:149
#, fuzzy
msgid ""
"08-Reg-rst: 8 bits Register with load and reset inputs. Block implementation"
msgstr ""
"Reg-rst-02: Registro de 2 bits con entradas de load y reset. Implementación "
"en Verilog"

#: translation.js:150
msgid "2-to-1 Multplexer (8-bit channels). Verilog implementation"
msgstr "Multiplexor 2-1 (canales de 8 bits). Implementación en Verilog"

#: translation.js:151
#, fuzzy
msgid "08-Sys-reg-rst: 8 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:153
#, fuzzy
msgid ""
"16-Reg-rst: 16 bits Register with load and reset inputs. Blocks "
"implementation"
msgstr ""
"Reg-rst-02: Registro de 2 bits con entradas de load y reset. Implementación "
"en Verilog"

#: translation.js:154
msgid "2-to-1 Multplexer (16-bit channels). Verilog implementation"
msgstr "Multiplexor 2-1 (canales de 16-bits). Implementación en Verilog"

#: translation.js:155
#, fuzzy
msgid "16-Sys-reg-rst: 16 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:157
#, fuzzy
msgid ""
"32-Reg-rst: 32 bits Register with load and reset inputs. Blocks "
"implementation"
msgstr ""
"Reg-rst-02: Registro de 2 bits con entradas de load y reset. Implementación "
"en Verilog"

#: translation.js:158
msgid "2-to-1 Multplexer (32-bit channels). Verilog implementation"
msgstr "Multiplexor 2-1 (canales de 32-bits). Implementación en Verilog"

#: translation.js:159
#, fuzzy
msgid "32-Sys-reg-rst: 32 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:161
#, fuzzy
msgid "02-Reg-block: 2 bits Register with load input. Blocks implementation"
msgstr ""
"Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:162
#, fuzzy
msgid "02-Sys-reg: 2 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:164
#, fuzzy
msgid "04-Reg: 4 bits Register with load input. Blocks implementation"
msgstr ""
"Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:165
#, fuzzy
msgid "04-Sys-reg: 4 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:167
#, fuzzy
msgid "08-Reg: 8 bits Register with load input. Blocks implementation"
msgstr ""
"Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:168
#, fuzzy
msgid "08-Sys-reg: 8 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:170
#, fuzzy
msgid "16-Reg: 16 bits Register with load input. Block implementation"
msgstr ""
"Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:171
#, fuzzy
msgid "16-Sys-reg: 16 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:173
#, fuzzy
msgid "32-Reg: 32 bits Register with load input. Block implementation"
msgstr ""
"Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:174
#, fuzzy
msgid "32-Sys-reg: 32 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:175 translation.js:233
#, fuzzy
msgid "Block"
msgstr "Blocks"

#: translation.js:176 translation.js:311
#, fuzzy
msgid "02-Sys-reg"
msgstr "Sys-reg"

#: translation.js:177
#, fuzzy
msgid "03-Sys-reg"
msgstr "Sys-reg"

#: translation.js:178
#, fuzzy
msgid "03-Sys-reg: 3 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:179
#, fuzzy
msgid "04-Sys-reg"
msgstr "Sys-reg"

#: translation.js:180
#, fuzzy
msgid "05-Sys-reg"
msgstr "Sys-reg"

#: translation.js:181
#, fuzzy
msgid "05-Sys-reg: 5 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:182
#, fuzzy
msgid "06-Sys-reg"
msgstr "Sys-reg"

#: translation.js:183
#, fuzzy
msgid "06-Sys-reg: 6 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:184
#, fuzzy
msgid "07-Sys-reg"
msgstr "Sys-reg"

#: translation.js:185
#, fuzzy
msgid "07-Sys-reg: 7 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:186
#, fuzzy
msgid "08-Sys-reg"
msgstr "Sys-reg"

#: translation.js:187
#, fuzzy
msgid "09-Sys-reg"
msgstr "Sys-reg"

#: translation.js:188
#, fuzzy
msgid "09-Sys-reg: 9 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:189
#, fuzzy
msgid "10-Sys-reg"
msgstr "Sys-reg"

#: translation.js:190
#, fuzzy
msgid "10-Sys-reg: 10 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:191
#, fuzzy
msgid "11-Sys-reg"
msgstr "Sys-reg"

#: translation.js:192
#, fuzzy
msgid "11-Sys-reg: 11 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:193
#, fuzzy
msgid "12-Sys-reg"
msgstr "Sys-reg"

#: translation.js:194
#, fuzzy
msgid "12-Sys-reg: 12 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:195
#, fuzzy
msgid "13-Sys-reg"
msgstr "Sys-reg"

#: translation.js:196
#, fuzzy
msgid "13-Sys-reg: 13 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:197
#, fuzzy
msgid "14-Sys-reg"
msgstr "Sys-reg"

#: translation.js:198
#, fuzzy
msgid "14-Sys-reg: 14 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:199
#, fuzzy
msgid "15-Sys-reg"
msgstr "Sys-reg"

#: translation.js:200
#, fuzzy
msgid "15-Sys-reg: 15 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:201
#, fuzzy
msgid "16-Sys-reg"
msgstr "Sys-reg"

#: translation.js:202
#, fuzzy
msgid "17-Sys-reg"
msgstr "Sys-reg"

#: translation.js:203
#, fuzzy
msgid "17-Sys-reg: 17 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:204
#, fuzzy
msgid "18-Sys-reg"
msgstr "Sys-reg"

#: translation.js:205
#, fuzzy
msgid "18-Sys-reg: 18 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:206
#, fuzzy
msgid "19-Sys-reg"
msgstr "Sys-reg"

#: translation.js:207
#, fuzzy
msgid "19-Sys-reg: 19 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:208
#, fuzzy
msgid "20-Sys-reg"
msgstr "Sys-reg"

#: translation.js:209
#, fuzzy
msgid "20-Sys-reg: 20 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:210
#, fuzzy
msgid "21-Sys-reg"
msgstr "Sys-reg"

#: translation.js:211
#, fuzzy
msgid "21-Sys-reg: 21 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:212
#, fuzzy
msgid "22-Sys-reg"
msgstr "Sys-reg"

#: translation.js:213
#, fuzzy
msgid "22-Sys-reg: 22 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:214
#, fuzzy
msgid "23-Sys-reg"
msgstr "Sys-reg"

#: translation.js:215
#, fuzzy
msgid "23-Sys-reg: 23 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:216
#, fuzzy
msgid "24-Sys-reg"
msgstr "Sys-reg"

#: translation.js:217
#, fuzzy
msgid "24-Sys-reg: 24 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:218
#, fuzzy
msgid "25-Sys-reg"
msgstr "Sys-reg"

#: translation.js:219
#, fuzzy
msgid "25-Sys-reg: 25 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:220
#, fuzzy
msgid "26-Sys-reg"
msgstr "Sys-reg"

#: translation.js:221
#, fuzzy
msgid "26-Sys-reg: 26 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:222
#, fuzzy
msgid "27-Sys-reg"
msgstr "Sys-reg"

#: translation.js:223
#, fuzzy
msgid "27-Sys-reg: 27 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:224
#, fuzzy
msgid "28-Sys-reg"
msgstr "Sys-reg"

#: translation.js:225
#, fuzzy
msgid "28-Sys-reg: 28 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:226
#, fuzzy
msgid "29-Sys-reg"
msgstr "Sys-reg"

#: translation.js:227
#, fuzzy
msgid "29-Sys-reg: 29 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:228
#, fuzzy
msgid "30-Sys-reg"
msgstr "Sys-reg"

#: translation.js:229
#, fuzzy
msgid "30-Sys-reg: 30 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:230
#, fuzzy
msgid "31-Sys-reg"
msgstr "Sys-reg"

#: translation.js:231
#, fuzzy
msgid "31-Sys-reg: 31 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:232
#, fuzzy
msgid "32-Sys-reg"
msgstr "Sys-reg"

#: translation.js:234 translation.js:296
#, fuzzy
msgid "02-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:235
#, fuzzy
msgid ""
"02-Sys-reg-rst: 2 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:236
#, fuzzy
msgid "03-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:237
#, fuzzy
msgid ""
"03-Sys-reg-rst: 3 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:238 translation.js:299
#, fuzzy
msgid "04-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:239
#, fuzzy
msgid ""
"04-Sys-reg-rst: 4 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:240
#, fuzzy
msgid "05-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:241
#, fuzzy
msgid ""
"05-Sys-reg-rst: 5 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:242
#, fuzzy
msgid "06-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:243
#, fuzzy
msgid ""
"06-Sys-reg-rst: 6 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:244
#, fuzzy
msgid "07-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:245
#, fuzzy
msgid ""
"07-Sys-reg-rst: 7 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:246 translation.js:302
#, fuzzy
msgid "08-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:247
#, fuzzy
msgid ""
"08-Sys-reg-rst: 8 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:248
#, fuzzy
msgid "09-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:249
#, fuzzy
msgid ""
"09-Sys-reg-rst: 9 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:250
#, fuzzy
msgid "10-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:251
#, fuzzy
msgid ""
"10-Sys-reg-rst: 10 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:252
#, fuzzy
msgid "11-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:253
#, fuzzy
msgid ""
"11-Sys-reg-rst: 11 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:254
#, fuzzy
msgid "12-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:255
#, fuzzy
msgid ""
"12-Sys-reg-rst: 12 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:256
#, fuzzy
msgid "13-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:257
#, fuzzy
msgid ""
"13-Sys-reg-rst: 13 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:258
#, fuzzy
msgid "14-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:259
#, fuzzy
msgid ""
"14-Sys-reg-rst: 14 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:260
#, fuzzy
msgid "15-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:261
#, fuzzy
msgid ""
"15-Sys-reg-rst: 15 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:262 translation.js:305
#, fuzzy
msgid "16-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:263
#, fuzzy
msgid ""
"16-Sys-reg-rst: 16 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:264
#, fuzzy
msgid "17-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:265
#, fuzzy
msgid ""
"17-Sys-reg-rst: 17 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:266
#, fuzzy
msgid "18-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:267
#, fuzzy
msgid ""
"18-Sys-reg-rst: 18 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:268
#, fuzzy
msgid "19-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:269
#, fuzzy
msgid ""
"19-Sys-reg-rst: 19 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:270
#, fuzzy
msgid "20-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:271
#, fuzzy
msgid ""
"20-Sys-reg-rst: 20 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:272
#, fuzzy
msgid "21-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:273
#, fuzzy
msgid ""
"21-Sys-reg-rst: 21 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:274
#, fuzzy
msgid "22-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:275
#, fuzzy
msgid ""
"22-Sys-reg-rst: 22 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:276
#, fuzzy
msgid "23-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:277
#, fuzzy
msgid ""
"23-Sys-reg-rst: 23 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:278
#, fuzzy
msgid "24-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:279
#, fuzzy
msgid ""
"24-Sys-reg-rst: 24 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:280
#, fuzzy
msgid "25-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:281
#, fuzzy
msgid ""
"25-Sys-reg-rst: 25 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:282
#, fuzzy
msgid "26-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:283
#, fuzzy
msgid ""
"26-Sys-reg-rst: 26 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:284
#, fuzzy
msgid "27-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:285
#, fuzzy
msgid ""
"27-Sys-reg-rst: 27 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:286
#, fuzzy
msgid "28-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:287
#, fuzzy
msgid ""
"28-Sys-reg-rst: 28 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:288
#, fuzzy
msgid "29-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:289
#, fuzzy
msgid ""
"29-Sys-reg-rst: 29 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:290
#, fuzzy
msgid "30-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:291
#, fuzzy
msgid ""
"30-Sys-reg-rst: 30 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:292
#, fuzzy
msgid "31-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:293
#, fuzzy
msgid ""
"31-Sys-reg-rst: 31 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:294 translation.js:308
#, fuzzy
msgid "32-Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:295
#, fuzzy
msgid ""
"32-Sys-reg-rst: 32 bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:297
#, fuzzy
msgid ""
"02-Sys-reg-rst: 02 bits system register with reset. Block implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:298
msgid "Generic: 2-bits generic constant (0,1,2,3)"
msgstr "Generico: Constnte genérica de 2 bits (0,1,2,3)"

#: translation.js:300
#, fuzzy
msgid "04-Sys-reg-rst: 4 bits system register with reset. Block implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:301
msgid "Generic: 4-bits generic constant (0-15)"
msgstr "Genérico: Constante genérica de 4 bits (0-15)"

#: translation.js:303
#, fuzzy
msgid "8-Sys-reg-rst: 8 bits system register with reset. Block implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:304
msgid "Generic: 8-bits generic constant (0-255)"
msgstr "Genérico: Constante genérica de 8 bits (0-255)"

#: translation.js:306
#, fuzzy
msgid ""
"16-Sys-reg-rst: 16 bits system register with reset. Block implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:307
msgid "Generic: 16-bits generic constant"
msgstr "Genérico: Constante genérica de 16 bits"

#: translation.js:309
#, fuzzy
msgid ""
"32-Sys-reg-rst: 32 bits system register with reset. Block implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:310
msgid "Generic: 32-bits generic constant"
msgstr "Genérico: Constante genérica de 32 bits"

#: translation.js:312
#, fuzzy
msgid "02-Sys-reg-02-block: 2-bits system register. Block implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:313
msgid "Bus2-Split-all: Split the 2-bits bus into two wires"
msgstr "Bus2-Split-all: Separar el bus de 2-bit en dos cables"

#: translation.js:314
msgid "Bus2-Join-all: Joint two wires into a 2-bits Bus"
msgstr "Bus2-Join-all: Agrupar dos cables en un bus de 2-bits"

#: translation.js:315
msgid ""
"System - D Flip-flop. Capture data every system clock cycle. Verilog "
"implementation"
msgstr ""
"Biestable D del sistema. Captura datos en cada ciclo del reloj del sistema. "
"Implementación en Verilog"

#: translation.js:316
msgid "Parameter: Initial value"
msgstr "Parámetro: Valor inicial"

#: translation.js:317
msgid "System clock"
msgstr "Reloj del sistema"

#: translation.js:318
msgid "Input data"
msgstr "Dato de entrada"

#: translation.js:319
msgid "Output"
msgstr "Salida"

#: translation.js:320
msgid ""
"# D Flip-Flop  (system)\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""
"# Biestable D (systema)\n"
"\n"
"Almacena el dato de entrada que llega en el ciclo n  \n"
"Su salida se muestra en el ciclo n+1"

#: translation.js:321
msgid "Not connected"
msgstr "No conectado"

#: translation.js:322 translation.js:370 translation.js:477 translation.js:478
#: translation.js:481 translation.js:482
msgid "01-Sys-Regs-two-values"
msgstr "01-Sys-Regs-two-values"

#: translation.js:323 translation.js:498 translation.js:523 translation.js:527
#: translation.js:528 translation.js:529 translation.js:974
msgid "02-Sys-Regs-four-values"
msgstr "02-Sys-Regs-four-values"

#: translation.js:324 translation.js:535 translation.js:549 translation.js:550
#: translation.js:551 translation.js:552
msgid "03-Sys-Regs-rst-two-values"
msgstr "03-Sys-Regs-rst-two-values"

#: translation.js:325 translation.js:558 translation.js:562 translation.js:563
#: translation.js:564 translation.js:565
msgid "04-Reg-values-on-LEDs"
msgstr "04-Reg-values-on-LEDs"

#: translation.js:326 translation.js:571 translation.js:573 translation.js:574
#: translation.js:575 translation.js:576
msgid "05-Reg-rst-values-on-LEDs"
msgstr "05-Reg-rst-values-on-LEDs"

#: translation.js:327
msgid "TESTs"
msgstr "TESTs"

#: translation.js:328
msgid "00-Index"
msgstr "00-Index"

#: translation.js:329
#, fuzzy
msgid "Sys-reg-dff-02-block: Two bits system register. Block implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:330
msgid "# INDEX: IceRegs Collection"
msgstr "# ÍNDICE: Colección IceRegs"

#: translation.js:331
msgid "### 2-bits"
msgstr "### 2-bits"

#: translation.js:332
msgid "### 3-bits"
msgstr "### 3-bits"

#: translation.js:333
msgid "### 4-bits"
msgstr "### 4-bits"

#: translation.js:334
msgid "### 5-bits"
msgstr "### 5-bits"

#: translation.js:335
msgid "### 6-bits"
msgstr "### 6-bits"

#: translation.js:336
msgid "### 7-bits"
msgstr "### 7-bits"

#: translation.js:337
msgid "### 16-bits"
msgstr "### 16-bits"

#: translation.js:338
msgid "### 8-bits"
msgstr "### 8-bits"

#: translation.js:339
msgid "### 32-bits"
msgstr "### 32-bits"

#: translation.js:340
msgid ""
"Sys-reg-dff  \n"
"(Didactic purposes)"
msgstr ""
"Sys-reg-dff  \n"
"(Propósito didáctico)"

#: translation.js:341
msgid "Reg"
msgstr "Reg"

#: translation.js:342
msgid "Reg-rst"
msgstr "Reg-rst"

#: translation.js:343
msgid "### 12-bits"
msgstr "### 12-bits"

#: translation.js:344
msgid "### 20-bits"
msgstr "### 20-bits"

#: translation.js:345
msgid "### 24-bits"
msgstr "### 24-bits"

#: translation.js:346
msgid "### 28-bits"
msgstr "### 28-bits"

#: translation.js:347
msgid "### 31-bits"
msgstr "### 31-bits"

#: translation.js:348
msgid "### 30-bits"
msgstr "### 30-bits"

#: translation.js:349
msgid "### 29-bits"
msgstr "### 29-bits"

#: translation.js:350
msgid "### 27-bits"
msgstr "### 27-bits"

#: translation.js:351
msgid "### 26-bits"
msgstr "### 26-bits"

#: translation.js:352
msgid "### 25-bits"
msgstr "### 25-bits"

#: translation.js:353
msgid "### 23-bits"
msgstr "### 23-bits"

#: translation.js:354
msgid "### 22-bits"
msgstr "### 22-bits"

#: translation.js:355
msgid "### 21-bits"
msgstr "### 21-bits"

#: translation.js:356
msgid "### 19-bits"
msgstr "### 19-bits"

#: translation.js:357
msgid "### 18-bits"
msgstr "### 18-bits"

#: translation.js:358
msgid "### 17-bits"
msgstr "### 17-bits"

#: translation.js:359
msgid "### 15-bits"
msgstr "### 15-bits"

#: translation.js:360
msgid "### 14-bits"
msgstr "### 14-bits"

#: translation.js:361
msgid "### 13-bits"
msgstr "### 13-bits"

#: translation.js:362
msgid "### 11-bits"
msgstr "### 11-bits"

#: translation.js:363
msgid "### 10-bits"
msgstr "### 10-bits"

#: translation.js:364
msgid "### 9-bits"
msgstr "### 9-bits"

#: translation.js:365 translation.js:493 translation.js:530 translation.js:553
#: translation.js:566 translation.js:596 translation.js:600 translation.js:609
#: translation.js:614 translation.js:620 translation.js:626 translation.js:632
#: translation.js:643 translation.js:652 translation.js:657 translation.js:663
#: translation.js:669 translation.js:675 translation.js:681 translation.js:687
#: translation.js:698 translation.js:707 translation.js:714 translation.js:721
#: translation.js:728 translation.js:735 translation.js:742 translation.js:749
#: translation.js:764 translation.js:770 translation.js:776 translation.js:782
#: translation.js:788 translation.js:794 translation.js:800 translation.js:806
#: translation.js:816 translation.js:819 translation.js:824 translation.js:827
#: translation.js:830 translation.js:833 translation.js:836 translation.js:847
#: translation.js:850 translation.js:853 translation.js:856 translation.js:859
#: translation.js:862 translation.js:865 translation.js:868 translation.js:879
#: translation.js:882 translation.js:885 translation.js:888 translation.js:891
#: translation.js:894 translation.js:897 translation.js:900 translation.js:911
#: translation.js:914 translation.js:917 translation.js:920 translation.js:923
#: translation.js:926 translation.js:929 translation.js:933 translation.js:951
#: translation.js:955 translation.js:970 translation.js:973 translation.js:977
#: translation.js:981 translation.js:985 translation.js:997 translation.js:1001
#: translation.js:1005 translation.js:1009 translation.js:1013
#: translation.js:1017 translation.js:1021 translation.js:1025
#: translation.js:1036 translation.js:1040 translation.js:1044
#: translation.js:1048 translation.js:1052 translation.js:1056
#: translation.js:1060 translation.js:1064 translation.js:1075
#: translation.js:1079 translation.js:1083 translation.js:1087
#: translation.js:1091 translation.js:1095 translation.js:1099
#: translation.js:1109 translation.js:1112 translation.js:1116
#: translation.js:1119 translation.js:1122 translation.js:1125
#: translation.js:1128 translation.js:1139 translation.js:1145
#: translation.js:1148 translation.js:1151 translation.js:1154
#: translation.js:1157 translation.js:1160 translation.js:1163
#: translation.js:1174 translation.js:1182 translation.js:1185
#: translation.js:1188 translation.js:1191 translation.js:1194
#: translation.js:1197 translation.js:1200 translation.js:1211
#: translation.js:1214 translation.js:1217 translation.js:1220
#: translation.js:1223 translation.js:1226 translation.js:1229
#: translation.js:1232
msgid "Alhambra-II"
msgstr "Alhambra-II"

#: translation.js:366 translation.js:494 translation.js:531 translation.js:554
#: translation.js:567
msgid "Nandland-go-board"
msgstr "Nandland-go-board"

#: translation.js:367 translation.js:495 translation.js:532 translation.js:555
#: translation.js:568
msgid "ULX3S-12F"
msgstr "ULX3S-12F"

#: translation.js:368 translation.js:496 translation.js:533 translation.js:556
#: translation.js:569
msgid "iCEBreaker"
msgstr "iCEBreaker"

#: translation.js:369 translation.js:497 translation.js:534 translation.js:557
#: translation.js:570
msgid "iCESugar-1.5"
msgstr "iCESugar-1.5"

#: translation.js:371
msgid "Button-tic: Configurable button that emits a tic when it is pressed"
msgstr "Button-tic: Botón configurable que emite un tic cuando se aprieta"

#: translation.js:372
msgid ""
"Rising-edge detector. It generates a 1-period pulse (tic) when a rising edge "
"is detected on the input"
msgstr ""
"Detector de flanco de subida. Genera un pulso de un ciclo (tic) cuando se "
"detecta un flanco de subida en la entrada"

#: translation.js:373
msgid "D Flip-flop (verilog implementation)"
msgstr "Biestable D (Implementación en Verilog)"

#: translation.js:374
msgid "NOT gate (Verilog implementation)"
msgstr "Puerta NOT (Implementación en verilog)"

#: translation.js:375
msgid "Two bits input And gate"
msgstr "Puerta AND de dos entradas"

#: translation.js:376
msgid "Configurable button (pull-up on/off. Not on/off)"
msgstr "Botón configurable (pull-up on/off. Not on/off)"

#: translation.js:377
msgid "FPGA internal pull-up configuration on the input port"
msgstr "Configuración del Pull-up interno de la FPGA en el puerto de entrada"

#: translation.js:378
msgid "Remove the rebound on a mechanical switch"
msgstr "Eliminar los rebotes del interruptor mecánico"

#: translation.js:379
msgid "1bit register (implemented in verilog)"
msgstr "Registro de 1bit (Implementación en Verilog)"

#: translation.js:380
msgid "16-bits Syscounter with reset"
msgstr "Contador del sistema de 16-bits con reset"

#: translation.js:381
msgid "DFF-rst-x16: 16 D flip-flops in paralell with reset"
msgstr "DFF-rst-x16: 16 Biestables D en paralelo, con reset"

#: translation.js:382
msgid "DFF-rst-x04: Three D flip-flops in paralell with reset"
msgstr "DFF-rst-x04: Tres biestables D en paralelo con reset"

#: translation.js:383
msgid "Bus4-Split-all: Split the 4-bits bus into its wires"
msgstr "Bus4-Split-all: Separar un bus de 4-bits en su cables"

#: translation.js:384
msgid "Bus4-Join-all: Join all the wires into a 4-bits Bus"
msgstr "Bus4-Join-all: Agrupar todos los cables en un bus de 4-bits"

#: translation.js:385
msgid "DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is 0"
msgstr ""
"DFF-rst-x01: Biestable D con entrada de reset. Cuando rst=1, el biestable es "
"0"

#: translation.js:386
msgid ""
"Bus16-Split-quarter: Split the 16-bits bus into four buses of the same size"
msgstr ""
"Bus16-Split-quarter: Dividir el bus de 16-bits en cuatro buses del mismo "
"tamaño"

#: translation.js:387
msgid "Bus16-Join-quarter: Join the four same buses into an 16-bits Bus"
msgstr ""
"Bus16-Join-quarter: Agrupar cuatro buses del mismo tamaño en un bus de 16-"
"bits"

#: translation.js:388
msgid "Inc1-16bit: Increment a 16-bits number by one"
msgstr "Inc1-16bit: Incrementar un número de 16-bits en uno"

#: translation.js:389
msgid "AdderK-16bit: Adder of 16-bit operand and 16-bit constant"
msgstr "AdderK-16bit: Sumador de un operando y una constante de 16-bits"

#: translation.js:390
msgid "Adder-16bits: Adder of two operands of 16 bits"
msgstr "Adder-16bits: Sumador de dos operandos de 16bits"

#: translation.js:391
msgid "Bus16-Split-half: Split the 16-bits bus into two buses of the same size"
msgstr ""
"Bus16-Split-half: Dividir el bus de 16-bits en dos buses del mismo tamaño"

#: translation.js:392
msgid "Adder-8bits: Adder of two operands of 8 bits"
msgstr "Adder-8bits: Sumador de dos operandos de 8 bits"

#: translation.js:393
msgid "Bus8-Split-half: Split the 8-bits bus into two buses of the same size"
msgstr ""
"Bus8-Split-half: Dividir el bus de 8-bits en dos buses del mismo tamaño"

#: translation.js:394
msgid "Adder-4bits: Adder of two operands of 4 bits"
msgstr "Adder-4bits: Sumador de dos operandos de 4-bits"

#: translation.js:395
msgid "Adder-1bit: Adder of two operands of 1 bit"
msgstr "Adder-1bit: Sumador de dos operandos de 1 bit"

#: translation.js:396
msgid "AdderC-1bit: Adder of two operands of 1 bit plus the carry in"
msgstr ""
"AdderC-1bit: Sumador de dos operandos de 1-bit más el acarreo de entrada"

#: translation.js:397
msgid "XOR gate: two bits input xor gate"
msgstr "Puerta XOR: Puerta XOR de dos entradas"

#: translation.js:398
msgid "OR2: Two bits input OR gate"
msgstr "OR2: Puerta O de dos entradas"

#: translation.js:399
msgid "Constant bit 0"
msgstr "Bit 0 constante"

#: translation.js:400
msgid "Bus8-Join-half: Join the two same halves into an 8-bits Bus"
msgstr "Bus8-Join-half: Agrupar dos mitades en un bus de 8-bits"

#: translation.js:401
msgid "AdderC-4bits: Adder of two operands of 4 bits and Carry in"
msgstr "Adder-4bits: Sumador de dos operandos de 4-bits y acarreo de entrada"

#: translation.js:402
msgid "AdderC-8bits: Adder of two operands of 8 bits and Carry in"
msgstr "AdderC-8bits: Sumador de dos operandos de 8-bits y acarreo de entrada"

#: translation.js:403
msgid "Bus16-Join-half: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-half: Agrupar dos mitades en un bus de 16-bits"

#: translation.js:404
msgid ""
"Edges detector. It generates a 1-period pulse (tic) when either a rising "
"edge or a falling edge is detected on the input"
msgstr ""
"Detector de flancos. Se genera un pulso de 1-ciclo (tic) cuando se detecta "
"un flanco de subida o de bajada en la entrada"

#: translation.js:405
msgid "Sync 1-bit input with the system clock domain"
msgstr "Sincronizar la entrada de 1-bit con el dominio del reloj del sistema"

#: translation.js:406
msgid ""
"Select positive or negative logic for the input (0=positive, 1=negative)"
msgstr ""
"Seleccionar lógica positiva o negativa para la entrada (0=positiva, "
"1=negativa)"

#: translation.js:407
msgid "1-bit generic constant (0/1)"
msgstr "Constante genérica de 1-bit (0/1)"

#: translation.js:408
msgid ""
"Data Ledoscope. 2 samples of 2bits data are taken initially, at the system "
"clock rate"
msgstr ""
"Ledoscopio de datos. Se toman inicialmente 2 muestras de 2-bits, a la "
"velocidad del reloj del sistema"

#: translation.js:409
msgid "Generic component with clk input"
msgstr "Componente genérico con entrada de reloj"

#: translation.js:410
msgid "Reg: 1-Bit register"
msgstr "Reg: Registro de 1-bit"

#: translation.js:411
msgid "2-to-1 Multplexer (1-bit channels). Fippled version"
msgstr "Multiplexor 2-1 (canales de 1-bit). Versión invertida"

#: translation.js:412
msgid "2-to-1 Multplexer (1-bit channels)"
msgstr "Multiplexor 2-1 (canales de 1-bit)"

#: translation.js:413
msgid "2-to-1 Multplexer (2-bit channels)"
msgstr "Multiplexor 2-1 (canales de 2-bits)"

#: translation.js:414
msgid ""
"System TFF with toggle input: It toogles on every system cycle if the input "
"is active"
msgstr ""
"Biestable T del sistema con entrada de cambio: Cambia en cada ciclo del "
"sistema si la entrada está activa"

#: translation.js:415
msgid "RS-FF-set. RS Flip-flop with priority set"
msgstr "RS-FF-set: Biestable RS con prioridad en el set"

#: translation.js:416
msgid "Constant bit 1"
msgstr "Bit 1 contante"

#: translation.js:417
msgid "System - D Flip-flop. Capture data every system clock cycle"
msgstr ""
"Biestable D del sistema. Captura datos en cada ciclo del reloj del sistema"

#: translation.js:418
msgid ""
"## Example. Sys-Reg: Two values\n"
"\n"
"This circuit generates two values of 2-bts: 2 and 1. The first value (1)  is "
"generated at cycle 0 and the  \n"
"second value (2) at cycle 1 \n"
"The two captured values can be observed with the Data LEDOscope"
msgstr ""
"## Ejemplo. Sys-Reg: Dos valores\n"
"\n"
"Este circuito genera dos valores de 2-bits: 2 y 2. El primer valor (1) se "
"genera en el ciclo 0 y el  \n"
"segundo valor (2) en el ciclo 1  \n"
"Los dos valores capturados se observan con el Ledoscopio de datos"

#: translation.js:419
msgid "Initial value: cycle 0"
msgstr "Valor inicial: Ciclo 0"

#: translation.js:420
msgid "2-bits Sys-Reg"
msgstr "Sys-Reg de 2-bits"

#: translation.js:421
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores two samples taken at the first two cycles  \n"
"(cycle 0 and cycle 1)"
msgstr ""
"## Medida con el LEDOSCOPIO de datos\n"
"\n"
"Almacena dos muestras tomadas en los primeros dos ciclos  \n"
"(Ciclo 0 y ciclo 1)"

#: translation.js:422
msgid ""
"Select the 2-bit sample to show  \n"
"on the LEDs (sample 0 or sample 1)"
msgstr ""
"Seleccionar la muestra de 2-bits a mostrar  \n"
"en los LEDs (muestra 0 o muestra 1)"

#: translation.js:423
msgid "Showing the sample 0"
msgstr "Mostrando la muestra 0"

#: translation.js:424
msgid "Value for cycles >= 1"
msgstr "Valore para los ciclos >= 1"

#: translation.js:425
msgid "Button state signal"
msgstr "Señal de estado del pulsador"

#: translation.js:426
msgid "Tic: button pressed"
msgstr "Tic: Botón apretado"

#: translation.js:427
msgid "Rising edge detector"
msgstr "Detector de flanco de subida"

#: translation.js:428
msgid "Pull up on/off"
msgstr "Botón configurable (pull-up on/off. Not on/off)"

#: translation.js:429
msgid "Not on/off"
msgstr "Not on/off"

#: translation.js:430
msgid ""
"## Rising edge detector\n"
"\n"
"It generates a 1-period pulse (tic) when a rising edge is detected on the  \n"
"input signal"
msgstr ""
"## Detector de flanco de subida\n"
"\n"
"Genera un pulso de 1-ciclo (tic) cuando se detecta el flanco de subida  \n"
" en la señal de entrada"

#: translation.js:431
msgid "Input signal"
msgstr "Señal de entrada"

#: translation.js:432
msgid ""
"Current signal  \n"
"state"
msgstr ""
"Estado actual  \n"
"de la señal"

#: translation.js:433
msgid ""
"Signal state in the previous  \n"
"clock cycle"
msgstr ""
"Estado de la señal en el  ciclo  \n"
"de reloj previo"

#: translation.js:434
msgid ""
"If the current signal is 1 and its value in  \n"
"the previous clock cycle was 0, it means  \n"
"that a rising edge has been detected!  \n"
"The output es 1\n"
"\n"
"In any other case the output is 0"
msgstr ""
"Si la señal actual es 1 y su valor en  \n"
"el ciclo de reloj previo era 0, significa  \n"
"que se ha detectado un flanco de subida!  \n"
"la salida es 1\n"
"\n"
"En cualquier otro caso la salida es 0"

#: translation.js:435
msgid ""
"**Delay**: 0 clock cycles \n"
"\n"
"There is no delay between the arrival of a rising edge  \n"
"and its detection"
msgstr ""
"**Delay**: 0 ciclos de reloj  \n"
"\n"
"No hay retraso entre la llegada de un flanco de subida  \n"
"y su detección"

#: translation.js:436
msgid ""
"# D Flip-Flop  \n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""
"# Biestable D  \n"
"\n"
"Almacena el dato de entrada que llega en el ciclo n  \n"
"Su salida se muestra en el ciclo n+1"

#: translation.js:437
msgid "Input"
msgstr "Entrada"

#: translation.js:438
msgid ""
"Internal pull-up  \n"
"* 0: OFF\n"
"* 1: ON"
msgstr ""
"Pull-up Interno  \n"
"* 0: OFF\n"
"* 1: ON"

#: translation.js:439
msgid "Synchronization stage"
msgstr "Fase de sincronización"

#: translation.js:440
msgid ""
"Normalization stage\n"
"\n"
"* 0: Wire\n"
"* 1: signal inverted"
msgstr ""
"Etapa de normalización\n"
"\n"
"* 0: Cable\n"
"* 1: Señal invertida"

#: translation.js:441
msgid "Debouncing stage"
msgstr "Etapa antirrebotes"

#: translation.js:442
msgid ""
"### Pull-up parameter:\n"
"\n"
"0: No pull-up  \n"
"1: Pull-up activated"
msgstr ""
"### Parámetro Pull-up:\n"
"\n"
"0: Sin pull-up  \n"
"1: Pull-up activado"

#: translation.js:443
msgid ""
"Only an FPGA pin can  \n"
"be connected here!!!"
msgstr ""
"Sólo se puede conectar  \n"
"aquí un pin de la FPGA!!!"

#: translation.js:444
msgid ""
"The pull-up is connected  \n"
"by default"
msgstr ""
"El pull-up está conectado  \n"
"por defecto"

#: translation.js:445
msgid "Edge detector"
msgstr "Detector de flancos"

#: translation.js:446
msgid ""
"Whenever there is a change in  \n"
"the input, the counter is started"
msgstr ""
"En cuanto hay un cambio en la  \n"
"entrada, el contador arranca"

#: translation.js:447
msgid ""
"If the counter reaches it maximum  \n"
"value, the input is considered stable  \n"
"and it is captured"
msgstr ""
"Si el contador alcanza su valor máximo  \n"
"la entrada se considera estable  \n"
"y se captura"

#: translation.js:448
msgid ""
"### Time calculation\n"
"\n"
"For CLK=12MHZ, a 16-bit counter reaches its  \n"
"maximum every 2 ** 16 * 1/F = 5.5ms aprox  \n"
"IF more time is needed for debouncing,  \n"
"use a counter with more bits (17, 18...)"
msgstr ""
"### Cálculo del tiempo\n"
"\n"
"Para CLK=12MHZ, un contador de 16-bits alcanza  \n"
"su máximo cada 2 ** 16 * 1 / F = 5.5ms aprox  \n"
"Si se necesita más tiempo para el antirrebots,  \n"
"usa un contador con más bits (17, 18...)"

#: translation.js:449
msgid ""
"## Debouncer  \n"
"\n"
"A value is considered stable when  \n"
"there is no changes during 5.5ms  \n"
"aprox. When a value is stable it is  \n"
"captured on the output flip-flop"
msgstr ""
"## Antirrebotes  \n"
"\n"
"Un valor se considera estable cuando  \n"
"no hay cambios durante 5.5ms  aprox.  \n"
"Cuando un valor es estable, se  \n"
"captura en el biestable de salida"

#: translation.js:450
msgid "Stable output"
msgstr "Salida estable"

#: translation.js:451
msgid "Counter"
msgstr "Contador"

#: translation.js:452
msgid "Initial value"
msgstr "Valor inicial"

#: translation.js:453
msgid ""
"Reset input: Active high  \n"
"When rst = 1, the DFF is reset to 0"
msgstr ""
"Entrada Reset: Activa a nivel alto  \n"
"Cuando rst=1, el biestable se resetea a 0"

#: translation.js:454
msgid "Data input"
msgstr "Entrada de datos"

#: translation.js:455
msgid ""
"Initial default  \n"
"value: 0"
msgstr ""
"Valor inicial  \n"
"por defecto"

#: translation.js:456
msgid ""
"## Edges detector\n"
"\n"
"It generates a 1-period pulse (tic) when an edge (Rising or falling) is "
"detected on the  \n"
"input signal"
msgstr ""
"## Detector de flancos\n"
"\n"
"Se genera un pulso de 1-ciclo (tic) cuando un flanco (de subida o bajada) se "
"detecta  \n"
"en la señal de entrada"

#: translation.js:457
msgid ""
"The output is 1 if the current value is 1 and the  \n"
"previous 0, or if the current value is 0 and the  \n"
"previous 1\n"
msgstr ""
"La salida es 1 si el valor actual es 1 y el anterior  \n"
"0, o si el valor actual es 0 y el previo 1\n"

#: translation.js:458
msgid "In any other case the output is 0"
msgstr "En cualquier caso, la salida es 0"

#: translation.js:459
msgid ""
"When k=0, it works like a wire  \n"
"(The output is equal to the input)  \n"
"When k=1, it act as a not gate\n"
"(The output is the inverse of the input)"
msgstr ""
"Cuando k=0,  funciona como un cable  \n"
"(La salida es igual a la entrada)  \n"
"Cuando k=1, Se comporta como una puerta NOT\n"
"(La salida es la inversa de la entrada)"

#: translation.js:460
msgid ""
"### Truth table for XOR\n"
"\n"
"| k | input | output | function |\n"
"|---|-------|--------|----------|\n"
"| 0 | 0     |  0     | wire     |\n"
"| 0 | 1     |  1     | wire     |\n"
"| 1 | 0     |  1     | Not      |\n"
"| 1 | 1     |  0     | Not      |"
msgstr ""
"### Tabla de verdad para el XOR\n"
"\n"
"|k|Entrada|Salida|Función|\n"
"|--|-------------|-----------|------------|\n"
"|0|0               | 0           | cable  |\n"
"|0|1               | 1           | cable |\n"
"|1|0               | 1           | NOT  |\n"
"|1|1               | 0           | NOT |"

#: translation.js:461
msgid ""
"Select which sample is shown  \n"
"on the LEDs"
msgstr ""
"Seleccionar qué muestra se  \n"
"en los LEDs"

#: translation.js:462
msgid "Sample 0"
msgstr "Muestra 0"

#: translation.js:463
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 1)"
msgstr ""
"Las dos primeras muestras en  \n"
"los canales se capturan  \n"
"(Muestras en los ciclos 0 y 1)"

#: translation.js:464
msgid "Enable the capture "
msgstr "Habilitar la captura "

#: translation.js:465
msgid "This signal is 1 initially"
msgstr "Esta señal es 1 inicialmente"

#: translation.js:466
msgid "RS-flip-flop"
msgstr "Flip-flop RS"

#: translation.js:467
msgid "Cycle number: 0-1"
msgstr "Número de ciclo: 0-1"

#: translation.js:468
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 3"
msgstr ""
"El biestable se inicializa  \n"
"al final del ciclo 3"

#: translation.js:469
msgid "4-cycles with pulse"
msgstr "Pulso de 4 ciclos de ancho"

#: translation.js:470
msgid "Sample 1"
msgstr "Muestra 1"

#: translation.js:471
msgid ""
"Sample number currently  \n"
"displayed"
msgstr ""
"Número de muestra actualmente  \n"
"mostrado"

#: translation.js:472
msgid "Mux 2-1"
msgstr "Mux 2-1"

#: translation.js:473
msgid ""
"D Flip-flip\n"
"(System)"
msgstr ""
"Biestable D\n"
"(Sistema)"

#: translation.js:474
msgid "Channel A"
msgstr "Canal A"

#: translation.js:475
msgid "Channel B"
msgstr "Canal B"

#: translation.js:476
msgid "Priority on set"
msgstr "Prioridad en el set"

#: translation.js:479
msgid ""
"Button-tic: Configurable button that emits a tic when it is pressed. ECP5 "
"FPGA Family"
msgstr ""
"Button-tic: Botón configurable que emite un tic cuando se aprieta. Familia "
"de FPGAs ECP5"

#: translation.js:480
msgid "Configurable button (pull-up on/off. Not on/off). ECP5 FPGA family"
msgstr "Botón configurable (pull-up on/off. Not on/off). Familia de FPGA ECP5"

#: translation.js:483
msgid "6bits constant value: 0"
msgstr "Valor constante de 6-bits: 0"

#: translation.js:484
msgid "Generic: 6-bits generic constant (0-63)"
msgstr "Genérico: Constante genérica de 6 bits (0-63)"

#: translation.js:485
msgid "LED0"
msgstr "LED0"

#: translation.js:486
msgid "LED1"
msgstr "LED1"

#: translation.js:487
msgid "LED2"
msgstr "LED2"

#: translation.js:488
msgid "LED3"
msgstr "LED3"

#: translation.js:489
msgid "LED4"
msgstr "LED4"

#: translation.js:490
msgid "LED5"
msgstr "LED5"

#: translation.js:491
msgid "LED6"
msgstr "LED6"

#: translation.js:492
msgid "LED7"
msgstr "LED7"

#: translation.js:499
msgid ""
"Data Ledoscope. 4 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""
"Ledoscopio de datos.Se toman inicialmente cuatro muestras de 8 bits de "
"datos, a la velocidad del reloj del sistema"

#: translation.js:500
msgid "Reg-x08: 8-bits register"
msgstr "Reg-x08: Registro de 8-bits"

#: translation.js:501
msgid "Reg-x04: 4-bits register"
msgstr "Reg-x04: Registro de 4-bits"

#: translation.js:502
msgid "2-bits Syscounter"
msgstr "2-bits Syscounter"

#: translation.js:503
msgid "Inc1-2bit: Increment a 2-bits number by one"
msgstr "Inc1-2bit: Incrementar un número de 2-bits en uno"

#: translation.js:504
msgid "AdderK-2bit: Adder of 2-bit operand and 2-bit constant"
msgstr "AdderK-2bit:  Sumador de un operando con constante de 2-bits"

#: translation.js:505
msgid "Adder-2bits: Adder of two operands of 2 bits"
msgstr "Adder-2bits: Sumador de dos operandos de 2bits"

#: translation.js:506
msgid "DFF-02: Two D flip-flops in paralell"
msgstr "DFF-02: Dos biestables D en paralelo"

#: translation.js:507
msgid "4-to-1 Multplexer (8-bit channels)"
msgstr "Multiplexor 4-1 (canales de 8 bits)"

#: translation.js:508
msgid "2-to-1 Multplexer (8-bit channels)"
msgstr "Multiplexor 2-1 (canales de 8 bits)"

#: translation.js:509
msgid "2-to-1 Multplexer (4-bit channels)"
msgstr "Multiplexor 2-1 (Canales de 4-bits)"

#: translation.js:510
msgid "Counter-x02: 2-bits counter"
msgstr "Counter-x02: Contador de 2-bits"

#: translation.js:511
msgid "OR-BUS2: OR gate with 2-bits bus input"
msgstr "OR-BUS2: Puerta OR de 2 bits de entrada"

#: translation.js:512
msgid ""
"## Example. Sys-Reg: Four values\n"
"\n"
"This circuit generates four values of 8-bts: 0x80, 0x20, 0x08, and 0x02 in "
"the cycles 0,1,2 and 3 respectivelly\n"
"The four captured values can be observed with the Data LEDOscope block"
msgstr ""
"## Ejemplo. Sys-Reg: Cuatro valores\n"
"\n"
"Este circuito genera cuatro valores de 8-bits: 0x80, 0x20, 0x08 y 0x02 en "
"los ciclos 0,1,2 y 3 respectivamente\n"
"Los cuatro valores capturados se pueden observar con el bloque de LEDOscopio "
"de datos"

#: translation.js:513
msgid "8-bits Sys-Reg"
msgstr "8-bits Sys-Reg"

#: translation.js:514
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores four samples taken at the first four cycles  \n"
"(cycle 0 - cycle 3)"
msgstr ""
"## Medir con el LEDOSCOPIO de datos\n"
"\n"
"Almacena cuatro muestras tomadas en los primeros  \n"
"cuatro ciclos (ciclo 0 - ciclo 3)"

#: translation.js:515
msgid ""
"Select the 8-bit sample to show  \n"
"on the LEDs"
msgstr ""
"Seleccionar la muestra de 8-bit a  \n"
"mostrar en los LEDs"

#: translation.js:516
msgid "Value for cycles >= 3"
msgstr "Valor en los ciclos >=3"

#: translation.js:517
msgid ""
"Show the stable value  \n"
"(permanent regime)"
msgstr ""
"Mostrar el valor estable  \n"
"(Régimen permanente)"

#: translation.js:518
msgid ""
"The first four samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 3)"
msgstr ""
"Capturar las primeras cuatro muestras en  \n"
"el canal  \n"
"(Muesttras en los ciclos de 0 a 3)"

#: translation.js:519
msgid "Cycle number: 0-3"
msgstr "Número de ciclo: 0-3"

#: translation.js:520
msgid "Sample 2"
msgstr "Muestra 2"

#: translation.js:521
msgid "Sample 3"
msgstr "Muestra 3"

#: translation.js:522
msgid "Priority for the set"
msgstr "Prioridad en el set"

#: translation.js:524
msgid ""
"LED7\n"
"\n"
msgstr ""
"LED7\n"
"\n"

#: translation.js:525
msgid "LED6\n"
msgstr "LED6\n"

#: translation.js:526
msgid "LED3\n"
msgstr ""
"LED3\n"
"d\n"

#: translation.js:536
msgid ""
"start: Start signal: It goes from 1 to 0 when the system clock starts. 1 "
"cycle pulse witch"
msgstr ""
"start: Señal de start. Transita de 1 a 0 cuando arranca el reloj del "
"sistema. Anchura de 1 ciclo"

#: translation.js:537
msgid ""
"## Example 3: Stream of two 8-bit values with reset\n"
"\n"
"A string of two values, 0x55 and 0xAA is generated. Then the register  \n"
"is **reset** to its initial value (0x55) and the sequence is generated again"
msgstr ""
"## Ejemplo 3:  Flujo de 4 valores de 8 bits, con reset\n"
"\n"
"Se genera un chorro de dos valores: 0x55 y 0xAA.  Después  \n"
"el registro se inicializa a su valor inicial (0x55) y la secuencia se repite"

#: translation.js:538
msgid "Cycle 1"
msgstr "Ciclo 1"

#: translation.js:539
msgid "Cycle 0"
msgstr "Ciclo 0"

#: translation.js:540
msgid "Rst=1 in cycle 1"
msgstr "Rst=1 en el ciclo 1"

#: translation.js:541
msgid ""
"LEDOscope  \n"
"(4 samples)"
msgstr ""
"LEDOscopio  \n"
"(4 muestras)"

#: translation.js:542
msgid ""
"Showing sample 0  \n"
"on the LEDs"
msgstr ""
"Mostrar la muestra 0  \n"
"en los LEDs"

#: translation.js:543
msgid ""
"The sequence is restared  \n"
"in cycle 2"
msgstr ""
"La secuencia se reinicia  \n"
"en el ciclo 2"

#: translation.js:544
msgid ""
"| cycle 0 | cycle 1 | cycle 2 | cycle 3 |\n"
"|---------|---------|---------|---------|\n"
"|  55     |   AA    |   55    |   AA    |"
msgstr ""
"| ciclo 0 | ciclo 1 | ciclo 2 | ciclo 3 |\n"
"|---------|---------|---------|---------|\n"
"|  55     |   AA    |   55    |   AA    |"

#: translation.js:545
msgid "Reset"
msgstr "Reset"

#: translation.js:546
msgid "Initial value: 1"
msgstr "Valor inicial: 1"

#: translation.js:547
msgid "Initial value: 0"
msgstr "Valor inicial: 0"

#: translation.js:548
msgid "Falling edge"
msgstr "Flanco de bajada"

#: translation.js:559
msgid ""
"## Example 4: Showing information on the LEDs\n"
"\n"
"Two different values are shown on the LEDs: 0xAA and 0x55. The first value "
"is  \n"
"shown initially. When the button `SW1` is pressed, the value 0x55 is "
"displayed"
msgstr ""
"## Ejemplo 4: Mostrando información en los LEDs\n"
"\n"
"Dos valores diferentes se muestran en los LEDs: 0xAA y 0x55. El primer "
"valor  \n"
"se muestra inicialmente. Cuando el botón `SW1` se aprieta, se muestra el "
"valor 0x55"

#: translation.js:560
msgid ""
"Value shown when the  \n"
"button is pressed"
msgstr ""
"Mostrar los valores cuando  \n"
"se aprieta el botón"

#: translation.js:561
msgid "8-bit Register"
msgstr "8-bit Register"

#: translation.js:572
msgid ""
"## Example 5: Showing information on the LEDs\n"
"\n"
"Two different values are shown on the LEDs: 0xAA and 0x55. The first value "
"is  \n"
"shown initially. When the button `SW1` is pressed, the value 0x55 is "
"displayed  \n"
"When the `SW2` is pressed, the register is reset and its initial value is "
"displayed"
msgstr ""
"## Ejemplo 5: Mostrando información en los LEDs\n"
"\n"
"Se muestran dos valores diferentes en los LEDs: 0xAA y 0x55. El primer "
"valor  \n"
"se muestra inicialmente. Cuando el botón `SW1` se aprieta, se muestra el "
"valor 0x55  \n"
"Cuando se aprieta `SW2`, el registro se resetea y se muestra el valor inicial"

#: translation.js:579
msgid "Sys-Reg"
msgstr "Sys-Reg"

#: translation.js:580
msgid "Sys-Reg-rst"
msgstr "Sys-Reg"

#: translation.js:581 translation.js:585 translation.js:936 translation.js:940
#, fuzzy
msgid "02-08-bits"
msgstr "08-bits"

#: translation.js:582 translation.js:586 translation.js:937 translation.js:941
#, fuzzy
msgid "09-16-bits"
msgstr "16-bits"

#: translation.js:583 translation.js:587 translation.js:938 translation.js:942
#, fuzzy
msgid "17-24-bits"
msgstr "24-bits"

#: translation.js:584 translation.js:588 translation.js:939 translation.js:943
#, fuzzy
msgid "25-32-bits"
msgstr "32-bits"

#: translation.js:589 translation.js:809 translation.js:944 translation.js:1102
msgid "02-bits"
msgstr "02-bits"

#: translation.js:590 translation.js:810 translation.js:945 translation.js:1103
msgid "03-bits"
msgstr "03-bits"

#: translation.js:591 translation.js:811 translation.js:946 translation.js:1104
msgid "04-bits"
msgstr "04-bits"

#: translation.js:592 translation.js:812 translation.js:947 translation.js:1105
msgid "05-bits"
msgstr "05-bits"

#: translation.js:593 translation.js:813 translation.js:948 translation.js:1106
msgid "06-bits"
msgstr "06-bits"

#: translation.js:594 translation.js:814 translation.js:949 translation.js:1107
msgid "07-bits"
msgstr "07-bits"

#: translation.js:595 translation.js:815 translation.js:950 translation.js:1108
msgid "08-bits"
msgstr "08-bits"

#: translation.js:597 translation.js:601 translation.js:610 translation.js:615
#: translation.js:621 translation.js:627 translation.js:633 translation.js:644
#: translation.js:653 translation.js:658 translation.js:664 translation.js:670
#: translation.js:676 translation.js:682 translation.js:688 translation.js:699
#: translation.js:708 translation.js:715 translation.js:722 translation.js:729
#: translation.js:736 translation.js:743 translation.js:750 translation.js:765
#: translation.js:771 translation.js:777 translation.js:783 translation.js:789
#: translation.js:795 translation.js:801 translation.js:807 translation.js:817
#: translation.js:820 translation.js:825 translation.js:828 translation.js:831
#: translation.js:834 translation.js:837 translation.js:848 translation.js:851
#: translation.js:854 translation.js:857 translation.js:860 translation.js:863
#: translation.js:866 translation.js:869 translation.js:880 translation.js:883
#: translation.js:886 translation.js:889 translation.js:892 translation.js:895
#: translation.js:898 translation.js:901 translation.js:912 translation.js:915
#: translation.js:918 translation.js:921 translation.js:924 translation.js:927
#: translation.js:930 translation.js:934 translation.js:952 translation.js:956
#: translation.js:971 translation.js:978 translation.js:982 translation.js:986
#: translation.js:998 translation.js:1002 translation.js:1006
#: translation.js:1010 translation.js:1014 translation.js:1018
#: translation.js:1022 translation.js:1026 translation.js:1037
#: translation.js:1041 translation.js:1045 translation.js:1049
#: translation.js:1053 translation.js:1057 translation.js:1061
#: translation.js:1065 translation.js:1076 translation.js:1080
#: translation.js:1084 translation.js:1088 translation.js:1092
#: translation.js:1096 translation.js:1100 translation.js:1110
#: translation.js:1113 translation.js:1117 translation.js:1120
#: translation.js:1123 translation.js:1126 translation.js:1129
#: translation.js:1140 translation.js:1146 translation.js:1149
#: translation.js:1152 translation.js:1155 translation.js:1158
#: translation.js:1161 translation.js:1164 translation.js:1175
#: translation.js:1183 translation.js:1186 translation.js:1189
#: translation.js:1192 translation.js:1195 translation.js:1198
#: translation.js:1201 translation.js:1212 translation.js:1215
#: translation.js:1218 translation.js:1221 translation.js:1224
#: translation.js:1227 translation.js:1230 translation.js:1233
msgid "01-manual-test"
msgstr "01-manual-test"

#: translation.js:598
msgid ""
"# TEST: 2-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 2-bits: Prueba manual\n"
"\n"

#: translation.js:599
msgid "Next"
msgstr "Siguiente"

#: translation.js:602
msgid ""
"Direct connection of a button. The button should not have any external "
"circuit"
msgstr ""
"Conexión directa de un botón. El botón no debe tener ningún circuito externo"

#: translation.js:603
msgid "UINT8-3bits:  Extend a 3-bits unsigned integer to 8-bits "
msgstr "UINT8-3bits: Extender un entero sin signo de 3-bits a 8 bits  "

#: translation.js:604
msgid "Bus8-Join-5-3: Join the two buses into an 8-bits Bus"
msgstr "Bus8-Join-5-3: Agrupar dos mitades en un bus de 8-bits"

#: translation.js:605
msgid "5bits constant value: 0"
msgstr "Valor constante de 5-bits: 0"

#: translation.js:606
msgid "Generic: 5-bits generic constant (0-31)"
msgstr "Genérico: Constante genérica de 5 bits (0-31)"

#: translation.js:607
msgid "Generic: 3-bits generic constant (0-7)"
msgstr "Genérico: Constante genérica de 3 bits (0-7)"

#: translation.js:608
msgid ""
"# TEST: 3-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 3-bits: Prueba manual\n"
"\n"

#: translation.js:611
msgid "UINT8-4bits:  Extend a 4-bits unsigned integer to 8-bits "
msgstr "UINT8-4bits: Extender un entero sin signo de 4-bits a 8 bits "

#: translation.js:612
msgid "4bits constant value: 0"
msgstr "Valor constante de 4-bits: 0"

#: translation.js:613
msgid ""
"# TEST: 4-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 4-bits: Prueba manual\n"
"\n"

#: translation.js:616
msgid "UINT8-5bits:  Extend a 5-bits unsigned integer to 8-bits "
msgstr "UINT8-5bits: Extender un entero sin signo de 5-bits a 8 bits "

#: translation.js:617
msgid "Bus8-Join-3-5: Join the two buses into an 8-bits Bus"
msgstr "Bus8-Join-3-5: Agrupar dos buses en un bus de 8-bits"

#: translation.js:618
msgid "3bits constant value: 0"
msgstr "Valor constante de 3-bits: 0"

#: translation.js:619
msgid ""
"# TEST: 5-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 5-bits: Prueba manual\n"
"\n"

#: translation.js:622
msgid "UINT8-6bits:  Extend a 6-bits unsigned integer to 8-bits "
msgstr "UINT8-6bits: Extender un entero sin signo de 6-bits a 8 bits  "

#: translation.js:623
msgid "Bus8-Join-2-6: Join the two buses into an 8-bits Bus"
msgstr "Bus8-Join-2-6: Agrupar dos buses en un bus de 8-bits"

#: translation.js:624
msgid "2bits constant value: 0"
msgstr "Valor constante de 2-bits: 0"

#: translation.js:625
msgid ""
"# TEST: 6-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 6-bits: Prueba manual\n"
"\n"

#: translation.js:628
msgid "UINT8-7bits:  Extend a 7-bits unsigned integer to 8-bits "
msgstr "UINT8-7bits: Extender un entero sin signo de 7-bits a 8 bits  "

#: translation.js:629
msgid "Bus7-Join-1-7: Join the two buses into an 8-bits Bus"
msgstr "Bus8-Join-1-7: Agrupar dos buses en un bus de 8-bits"

#: translation.js:630
msgid "Generic: 7-bits generic constant (0-127)"
msgstr "Genérico: Constante genérica de 7 bits (0-127)"

#: translation.js:631
msgid ""
"# TEST: 7-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 7-bits: Prueba manual\n"
"\n"

#: translation.js:634
msgid ""
"# TEST: 8-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 8-bits: Prueba manual\n"
"\n"

#: translation.js:635 translation.js:839 translation.js:989 translation.js:1131
msgid "09-bits"
msgstr "09-bits"

#: translation.js:636 translation.js:840 translation.js:990 translation.js:1132
msgid "10-bits"
msgstr "10-bits"

#: translation.js:637 translation.js:841 translation.js:991 translation.js:1133
msgid "11-bits"
msgstr "11-bits"

#: translation.js:638 translation.js:842 translation.js:992 translation.js:1134
msgid "12-bits"
msgstr "12-bits"

#: translation.js:639 translation.js:843 translation.js:993 translation.js:1135
msgid "13-bits"
msgstr "13-bits"

#: translation.js:640 translation.js:844 translation.js:994 translation.js:1136
msgid "14-bits"
msgstr "14-bits"

#: translation.js:641 translation.js:845 translation.js:995 translation.js:1137
msgid "15-bits"
msgstr "15-bits"

#: translation.js:642 translation.js:846 translation.js:996 translation.js:1138
msgid "16-bits"
msgstr "16-bits"

#: translation.js:645
msgid ""
"Display16-8: Display a 16-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""
"Display16-8: Mostrar un valor de 16-bits en 8 LEDs. La entrada sel "
"selecciona el byte a mostrar  "

#: translation.js:646
msgid "Generic: 9-bits generic constant"
msgstr "Genérico: Constante genérica de 9 bits"

#: translation.js:647
msgid "UINT16-9bits:  Extend a 9-bits unsigned integer to 16-bits "
msgstr "UINT16-9bits: Extender un entero sin signo de 9 bits a 16-bits  "

#: translation.js:648
msgid "7bits constant value: 0"
msgstr "Valor constante de 7-bits: 0"

#: translation.js:649
msgid "Bus16-Join-7-9: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-7-9: Agrupar dos buses de 7 y 9 bits en uno de 16-bits"

#: translation.js:650
msgid ""
"# TEST: 9-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 9-bits: Prueba manual\n"
"\n"

#: translation.js:651
msgid ""
"Byte 0  \n"
"(least significant)  "
msgstr ""
"Byte 0  \n"
"(Menos significativo)  "

#: translation.js:654
msgid "UINT16-10bits:  Extend a 10-bits unsigned integer to 16-bits "
msgstr "UINT16-10bits: Extender un entero sin signo de 10 bits a 16-bits  "

#: translation.js:655
msgid "Bus16-Join-6-10: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-6-10: Agrupar dos buses de 6 y 10 bits en uno de 16-bits"

#: translation.js:656
msgid ""
"# TEST: 10-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 10-bits: Prueba manual\n"
"\n"

#: translation.js:659
msgid "Generic: 11-bits generic constant"
msgstr "Genérico: Constante genérica de 11 bits"

#: translation.js:660
msgid "UINT16-11bits:  Extend a 11-bits unsigned integer to 16-bits "
msgstr "UINT16-11bits: Extender un entero sin signo de 11 bits a 16-bits  "

#: translation.js:661
msgid "Bus16-Join-5-11: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-5-11: Agrupar dos buses de 5 y 11 bits en uno de 16-bits"

#: translation.js:662
msgid ""
"# TEST: 11-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 11-bits: Prueba manual\n"
"\n"

#: translation.js:665
msgid "Generic: 12-bits generic constant (0-4095)"
msgstr "Genérico: Constante genérica de 12 bits (0-4095)"

#: translation.js:666
msgid "UINT16-12bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr "UINT16-12bits: Extender un entero sin signo de 12 bits a 16-bits  "

#: translation.js:667
msgid "Bus16-Join-4-12: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-4-12: Agrupar dos buses de 4 y 12 bits en uno de 16-bits"

#: translation.js:668
msgid ""
"# TEST: 12-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 12-bits: Prueba manual\n"
"\n"

#: translation.js:671
msgid "Generic: 13-bits generic constant"
msgstr "Genérico: Constante genérica de 13 bits"

#: translation.js:672
msgid "UINT16-13bits:  Extend a 13-bits unsigned integer to 16-bits "
msgstr "UINT16-13bits: Extender un entero sin signo de 13 bits a 16-bits  "

#: translation.js:673
msgid "Bus16-Join-3-13: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-3-13: Agrupar dos buses de 3 y 13 bits en uno de 16-bits"

#: translation.js:674
msgid ""
"# TEST: 13-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 13-bits: Prueba manual\n"
"\n"

#: translation.js:677
msgid "Generic: 14-bits generic constant"
msgstr "Genérico: Constante genérica de 14 bits"

#: translation.js:678
msgid "UINT16-14bits:  Extend a 14-bits unsigned integer to 16-bits "
msgstr "UINT16-14bits: Extender un entero sin signo de 14 bits a 16-bits  "

#: translation.js:679
msgid "Bus16-Join-2-14: Join the two buses into a 16-bits Bus"
msgstr "Bus8-Join-2-14: Agrupar dos buses de 2 y 14 bits en uno de 8-bits"

#: translation.js:680
msgid ""
"# TEST: 14-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 14-bits: Prueba manual\n"
"\n"

#: translation.js:683
msgid "UINT16-15bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr "UINT16-15bits: Extender un entero sin signo de 12 bits a 16-bits  "

#: translation.js:684
msgid "Bus16-Join-1-15: Join the two buses into a 16-bits Bus"
msgstr "Bus8-Join-1-15: Agrupar dos buses de 1 y 15 bits en uno de 16-bits"

#: translation.js:685
msgid "Generic: 15-bits generic constant"
msgstr "Genérico: Constante genérica de 15 bits"

#: translation.js:686
msgid ""
"# TEST: 15-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 15-bits: Prueba manual\n"
"\n"

#: translation.js:689
msgid ""
"# TEST: 16-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 16-bits: Prueba manual\n"
"\n"

#: translation.js:690 translation.js:871 translation.js:1028
#: translation.js:1166
msgid "17-bits"
msgstr "17-bits"

#: translation.js:691 translation.js:872 translation.js:1029
#: translation.js:1167
msgid "18-bits"
msgstr "18-bits"

#: translation.js:692 translation.js:873 translation.js:1030
#: translation.js:1168
msgid "19-bits"
msgstr "19-bits"

#: translation.js:693 translation.js:874 translation.js:1031
#: translation.js:1169
msgid "20-bits"
msgstr "20-bits"

#: translation.js:694 translation.js:875 translation.js:1032
#: translation.js:1170
msgid "21-bits"
msgstr "21-bits"

#: translation.js:695 translation.js:876 translation.js:1033
#: translation.js:1171
msgid "22-bits"
msgstr "22-bits"

#: translation.js:696 translation.js:877 translation.js:1034
#: translation.js:1172
msgid "23-bits"
msgstr "23-bits"

#: translation.js:697 translation.js:878 translation.js:1035
#: translation.js:1173
msgid "24-bits"
msgstr "24-bits"

#: translation.js:700
msgid ""
"Display32-8: Display a 32-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""
"Display32-8: Mostrar un valor de 32-bits en 8 LEDs. La entrada sel "
"selecciona el byte a mostrar  "

#: translation.js:701
msgid "Bus32-Split-quarter: Split the 32-bits bus into four buses of 8 wires"
msgstr "Bus32-Split-quarter: Separar el bus de 32-bits en 4 buses de 8 cables"

#: translation.js:702
msgid "UINT32-17bits:  Extend a 17-bits unsigned integer to 32-bits "
msgstr "UINT32-17bits: Extender un entero sin signo de 17 bits a 32-bits  "

#: translation.js:703
msgid "Bus32-Join-15-17: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-15-17: Agrupar dos buses de 15 y 17 bits en uno de 32-bits"

#: translation.js:704
msgid "15bits constant value: 0"
msgstr "Valor constante de 15-bits: 0"

#: translation.js:705
msgid "Generic: 17-bits generic constant"
msgstr "Genérico: Constante genérica de 17 bits"

#: translation.js:706
msgid ""
"# TEST: 17-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 17-bits: Prueba manual\n"
"\n"

#: translation.js:709
msgid "Generic: 18-bits generic constant"
msgstr "Genérico: Constante genérica de 18 bits"

#: translation.js:710
msgid "UINT32-18bits:  Extend a 18-bits unsigned integer to 32-bits "
msgstr "UINT32-18bits: Extender un entero sin signo de 18 bits a 32-bits  "

#: translation.js:711
msgid "Bus32-Join-14-18: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-14-18: Agrupar dos buses de 14 y 18 bits en uno de 32-bits"

#: translation.js:712
msgid "14bits constant value: 0"
msgstr "Valor constante de 14-bits: 0"

#: translation.js:713
msgid ""
"# TEST: 18-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 18-bits: Prueba manual\n"
"\n"

#: translation.js:716
msgid "UINT32-19bits:  Extend a 19-bits unsigned integer to 32-bits "
msgstr "UINT32-19bits: Extender un entero sin signo de 19 bits a 32-bits  "

#: translation.js:717
msgid "Bus32-Join-13-19: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-13-19: Agrupar dos buses de 13 y 19 bits en uno de 32-bits"

#: translation.js:718
msgid "13bits constant value: 0"
msgstr "Valor constante de 13-bits: 0"

#: translation.js:719
msgid "Generic: 19-bits generic constant"
msgstr "Genérico: Constante genérica de 19 bits"

#: translation.js:720
msgid ""
"# TEST: 19-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 19-bits: Prueba manual\n"
"\n"

#: translation.js:723
msgid "Generic: 20-bits generic constant"
msgstr "Genérico: Constante genérica de 20 bits"

#: translation.js:724
msgid "UINT32-20bits:  Extend a 20-bits unsigned integer to 32-bits "
msgstr "UINT32-20bits: Extender un entero sin signo de 20 bits a 32-bits  "

#: translation.js:725
msgid "Bus32-Join-12-20: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-12-20: Agrupar dos buses de 12 y 20 bits en uno de 32-bits"

#: translation.js:726
msgid "12bits constant value: 0"
msgstr "Valor constante de 12-bits: 0"

#: translation.js:727
msgid ""
"# TEST: 20-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 20-bits: Prueba manual\n"
"\n"

#: translation.js:730
msgid "UINT32-21bits:  Extend a 21-bits unsigned integer to 32-bits "
msgstr "UINT32-21bits: Extender un entero sin signo de 21 bits a 32-bits  "

#: translation.js:731
msgid "Bus32-Join-11-21: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-11-21: Agrupar dos buses de 11 y 21 bits en uno de 32-bits"

#: translation.js:732
msgid "11bits constant value: 0"
msgstr "Valor constante de 11-bits: 0"

#: translation.js:733
msgid "Generic: 21-bits generic constant"
msgstr "Genérico: Constante genérica de 21 bits"

#: translation.js:734
msgid ""
"# TEST: 21-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 21-bits: Prueba manual\n"
"\n"

#: translation.js:737
msgid "Generic: 22-bits generic constant"
msgstr "Genérico: Constante genérica de 22 bits"

#: translation.js:738
msgid "UINT32-22bits:  Extend a 22-bits unsigned integer to 32-bits "
msgstr "UINT32-22bits: Extender un entero sin signo de 22 bits a 32-bits  "

#: translation.js:739
msgid "Bus32-Join-10-22: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-10-22: Agrupar dos buses de 10 y 22 bits en uno de 32-bits"

#: translation.js:740
msgid "10bits constant value: 0"
msgstr "Valor constante de 10-bits: 0"

#: translation.js:741
msgid ""
"# TEST: 22-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 22-bits: Prueba manual\n"
"\n"

#: translation.js:744
msgid "UINT32-23bits:  Extend a 23-bits unsigned integer to 32-bits "
msgstr "UINT32-23bits: Extender un entero sin signo de 23 bits a 32-bits  "

#: translation.js:745
msgid "Bus32-Join-9-23: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-9-23: Agrupar dos buses de 9 y 23 bits en uno de 32-bits"

#: translation.js:746
msgid "9bits constant value: 0"
msgstr "Valor constante de 9-bits: 0"

#: translation.js:747
msgid "Generic: 23-bits generic constant"
msgstr "Genérico: Constante genérica de 23 bits"

#: translation.js:748
msgid ""
"# TEST: 23-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 23-bits: Prueba manual\n"
"\n"

#: translation.js:751
msgid "UINT32-24bits:  Extend a 24-bits unsigned integer to 32-bits "
msgstr "UINT32-24bits: Extender un entero sin signo de 24 bits a 32-bits  "

#: translation.js:752
msgid "Bus32-Join-8-24: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-8-24: Agrupar dos buses de 8 y 24 bits en uno de 32-bits"

#: translation.js:753
msgid "8bits constant value: 0"
msgstr "Valor constante de 8-bits: 0"

#: translation.js:754
msgid "Generic: 24-bits generic constant"
msgstr "Genérico: Constante genérica de 24 bits"

#: translation.js:755
msgid ""
"# TEST: 24-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 24-bits: Prueba manual\n"
"\n"

#: translation.js:756 translation.js:903 translation.js:1068
#: translation.js:1203
msgid "25-bits"
msgstr "25-bits"

#: translation.js:757 translation.js:904 translation.js:1069
#: translation.js:1204
msgid "26-bits"
msgstr "26-bits"

#: translation.js:758 translation.js:905 translation.js:1070
#: translation.js:1205
msgid "27-bits"
msgstr "27-bits"

#: translation.js:759 translation.js:906 translation.js:1071
#: translation.js:1206
msgid "28-bits"
msgstr "28-bits"

#: translation.js:760 translation.js:907 translation.js:1207
msgid "29-bits"
msgstr "29-bits"

#: translation.js:761 translation.js:908 translation.js:1072
#: translation.js:1208
msgid "30-bits"
msgstr "30-bits"

#: translation.js:762 translation.js:909 translation.js:1073
#: translation.js:1209
msgid "31-bits"
msgstr "31-bits"

#: translation.js:763 translation.js:910 translation.js:1074
#: translation.js:1210
msgid "32-bits"
msgstr "32-bits"

#: translation.js:766
msgid "UINT32-25bits:  Extend a 25-bits unsigned integer to 32-bits "
msgstr "UINT32-25bits: Extender un entero sin signo de 25 bits a 32-bits  "

#: translation.js:767
msgid "Bus32-Join-7-25: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-7-25: Agrupar dos buses de 7 y 25 bits en uno de 32-bits"

#: translation.js:768
msgid "Generic: 25-bits generic constant"
msgstr "Genérico: Constante genérica de 25 bits"

#: translation.js:769
msgid ""
"# TEST: 25-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 25-bits: Prueba manual\n"
"\n"

#: translation.js:772
msgid "Generic: 26-bits generic constant"
msgstr "Genérico: Constante genérica de 26 bits"

#: translation.js:773
msgid "UINT32-26bits:  Extend a 26-bits unsigned integer to 32-bits "
msgstr "UINT32-26bits: Extender un entero sin signo de 26 bits a 32-bits  "

#: translation.js:774
msgid "Bus32-Join-6-26: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-6-26: Agrupar dos buses de 6 y 26 bits en uno de 32-bits"

#: translation.js:775
msgid ""
"# TEST: 26-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 26-bits: Prueba manual\n"
"\n"

#: translation.js:778
msgid "Generic: 27-bits generic constant"
msgstr "Genérico: Constante genérica de 27 bits"

#: translation.js:779
msgid "UINT32-27bits:  Extend a 27-bits unsigned integer to 32-bits "
msgstr "UINT32-27bits: Extender un entero sin signo de 27 bits a 32-bits  "

#: translation.js:780
msgid "Bus32-Join-5-27: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-5-27: Agrupar dos buses de 5 y 27 bits en uno de 32-bits"

#: translation.js:781
msgid ""
"# TEST: 27-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 27-bits: Prueba manual\n"
"\n"

#: translation.js:784
msgid "UINT32-28bits:  Extend a 28-bits unsigned integer to 32-bits "
msgstr "UINT32-28bits: Extender un entero sin signo de 28 bits a 32-bits  "

#: translation.js:785
msgid "Bus32-Join-4-28: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-4-28: Agrupar dos buses de 4 y 28 bits en uno de 32-bits"

#: translation.js:786
msgid "Generic: 28-bits generic constant"
msgstr "Genérico: Constante genérica de 28 bits"

#: translation.js:787
msgid ""
"# TEST: 28-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 28-bits: Prueba manual\n"
"\n"

#: translation.js:790
msgid "UINT32-29bits:  Extend a 29-bits unsigned integer to 32-bits "
msgstr "UINT32-29bits: Extender un entero sin signo de 29 bits a 32-bits  "

#: translation.js:791
msgid "Bus32-Join-3-29: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-3-29: Agrupar dos buses de 3 y 29 bits en uno de 32-bits"

#: translation.js:792
msgid "Generic: 29-bits generic constant"
msgstr "Genérico: Constante genérica de 29 bits"

#: translation.js:793
msgid ""
"# TEST: 29-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 29-bits: Prueba manual\n"
"\n"

#: translation.js:796
msgid "UINT32-30bits:  Extend a 30-bits unsigned integer to 32-bits "
msgstr "UINT32-30bits: Extender un entero sin signo de 30 bits a 32-bits  "

#: translation.js:797
msgid "Bus32-Join-2-30: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-2-30: Agrupar dos buses de 2 y 30 bits en uno de 32-bits"

#: translation.js:798
msgid "Generic: 30-bits generic constant"
msgstr "Genérico: Constante genérica de 30 bits"

#: translation.js:799
msgid ""
"# TEST: 30-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 30-bits: Prueba manual\n"
"\n"

#: translation.js:802
msgid "UINT32-31bits:  Extend a 31-bits unsigned integer to 32-bits "
msgstr "UINT32-31bits: Extender un entero sin signo de 31 bits a 32-bits  "

#: translation.js:803
msgid "Bus32-Join-1-31: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-1-31: Agrupar dos buses de 1 y 31 bits en uno de 32-bits"

#: translation.js:804
msgid "Generic: 31-bits generic constant"
msgstr "Genérico: Constante genérica de 31 bits"

#: translation.js:805
msgid ""
"# TEST: 31-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 31-bits: Prueba manual\n"
"\n"

#: translation.js:808
msgid ""
"# TEST: 32-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 32-bits: Prueba manual\n"
"\n"

#: translation.js:818
msgid ""
"# TEST: 2-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 2-bits: Prueba manual\n"
"\n"

#: translation.js:821
msgid "UINT4-3bit:  Extend a 3-bit unsigned integer to 4-bits "
msgstr "UINT4-3bit: Extender un entero sin signo de 3-bits a 4-bits  "

#: translation.js:822
msgid "Bus4-Join-1-3: Join the two buses into a 4-bits Bus"
msgstr "Bus8-Join-1-3: Agrupar dos buses en un bus de 4-bits"

#: translation.js:823
msgid ""
"# TEST: 3-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 3-bits: Prueba manual\n"
"\n"

#: translation.js:826
msgid ""
"# TEST: 4-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 4-bits: Prueba manual\n"
"\n"

#: translation.js:829
msgid ""
"# TEST: 5-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 5-bits: Prueba manual\n"
"\n"

#: translation.js:832
msgid ""
"# TEST: 6-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 6-bits: Prueba manual\n"
"\n"

#: translation.js:835
msgid ""
"# TEST: 7-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 7-bits: Prueba manual\n"
"\n"

#: translation.js:838
msgid ""
"# TEST: 8-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 8-bits: Prueba manual\n"
"\n"

#: translation.js:849
msgid ""
"# TEST: 9-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 9-bits: Prueba manual\n"
"\n"

#: translation.js:852
msgid ""
"# TEST: 10-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 10-bits: Prueba manual\n"
"\n"

#: translation.js:855
msgid ""
"# TEST: 11-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 11-bits: Prueba manual\n"
"\n"

#: translation.js:858
msgid ""
"# TEST: 12-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 12-bits: Prueba manual\n"
"\n"

#: translation.js:861
msgid ""
"# TEST: 13-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 13-bits: Prueba manual\n"
"\n"

#: translation.js:864
msgid ""
"# TEST: 14-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 14-bits: Prueba manual\n"
"\n"

#: translation.js:867
msgid ""
"# TEST: 15-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 15-bits: Prueba manual\n"
"\n"

#: translation.js:870
msgid ""
"# TEST: 16-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 16-bits: Prueba manual\n"
"\n"

#: translation.js:881
msgid ""
"# TEST: 17-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 17-bits: Prueba manual\n"
"\n"

#: translation.js:884
msgid ""
"# TEST: 18-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 18-bits: Prueba manual\n"
"\n"

#: translation.js:887
msgid ""
"# TEST: 19-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 19-bits: Prueba manual\n"
"\n"

#: translation.js:890
msgid ""
"# TEST: 20-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 20-bits: Prueba manual\n"
"\n"

#: translation.js:893
msgid ""
"# TEST: 21-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 21-bits: Prueba manual\n"
"\n"

#: translation.js:896
msgid ""
"# TEST: 22-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 22-bits: Prueba manual\n"
"\n"

#: translation.js:899
msgid ""
"# TEST: 23-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 23-bits: Prueba manual\n"
"\n"

#: translation.js:902
msgid ""
"# TEST: 24-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 24-bits: Prueba manual\n"
"\n"

#: translation.js:913
msgid ""
"# TEST: 25-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 25-bits: Prueba manual\n"
"\n"

#: translation.js:916
msgid ""
"# TEST: 26-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 26-bits: Prueba manual\n"
"\n"

#: translation.js:919
msgid ""
"# TEST: 27-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 27-bits: Prueba manual\n"
"\n"

#: translation.js:922
msgid ""
"# TEST: 28-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 28-bits: Prueba manual\n"
"\n"

#: translation.js:925
msgid ""
"# TEST: 29-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 29-bits: Prueba manual\n"
"\n"

#: translation.js:928
msgid ""
"# TEST: 30-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 30-bits: Prueba manual\n"
"\n"

#: translation.js:931
#, fuzzy
msgid "31-Reg: 2 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:932
msgid ""
"# TEST: 31-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 31-bits: Prueba manual\n"
"\n"

#: translation.js:935
msgid ""
"# TEST: 32-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 32-bits: Prueba manual\n"
"\n"

#: translation.js:953
msgid "2bits constant value: 3"
msgstr "Valor constante de 2-bits: 3"

#: translation.js:954
msgid ""
"# TEST: 2-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 2-bits: Prueba manual\n"
"\n"

#: translation.js:957
msgid ""
"Data Ledoscope. 2 samples of 4bits data are taken initially, at the system "
"clock rate"
msgstr ""
"Ledoscopio de datos. Se toman inicialmente dos muestras de 4 bits, a la "
"velocidad del reloj del sistema"

#: translation.js:958
msgid "System TFF: It toogles its output on every system cycle"
msgstr "Biestable T del sistema: Cambia su salida en cada ciclo del sistema"

#: translation.js:959
msgid "Counter-x01: 1-bit counter"
msgstr "Counter-x01: Contador de 1-bit"

#: translation.js:960
msgid "Reg-4: 4 bits Register with load input"
msgstr "Reg-4: Registro de 4 bits con entrada de load"

#: translation.js:961
msgid "Sys-reg-4: 4 bits system register"
msgstr "Sys-reg-4: Registro del sistema de 4 bits"

#: translation.js:962
msgid "3bits constant value: 7"
msgstr "Valor constante de 3-bits: 7"

#: translation.js:963
#, fuzzy
msgid "03-Sys-reg-rst: 3 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:964
msgid ""
"# TEST: 3-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 3-bits: Prueba manual\n"
"\n"

#: translation.js:965
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 and 1)"
msgstr ""
"Las dos primeras muestras en  \n"
"los canales se capturan  \n"
"(Muestras en los ciclos 0 y 1)"

#: translation.js:966
msgid "T flip-flop"
msgstr "Flip-flop T"

#: translation.js:967
msgid "Cycle number: 0 and 1"
msgstr "Número de ciclo: 0 y 1"

#: translation.js:968
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 1"
msgstr ""
"El biestable se inicializa  \n"
"al final del ciclo 1"

#: translation.js:969
msgid "2-cycles with pulse"
msgstr "Pulso de 2 ciclos de anchura"

#: translation.js:972
msgid ""
"# TEST: 4-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 4-bits: Prueba manual\n"
"\n"

#: translation.js:975
#, fuzzy
msgid "05-Sys-reg-rst: 5 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:976
msgid ""
"# TEST: 5-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 5-bits: Prueba manual\n"
"\n"

#: translation.js:979
#, fuzzy
msgid "06-Sys-reg-rst: 6 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:980
msgid ""
"# TEST: 6-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 6-bits: Prueba manual\n"
"\n"

#: translation.js:983
#, fuzzy
msgid "07-Sys-reg-rst: 7 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:984
msgid ""
"# TEST: 7-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 7-bits: Prueba manual\n"
"\n"

#: translation.js:987
msgid ""
"Data Ledoscope. 2 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""
"Ledoscopio de datos.Se toman inicialmente 2 muestras de 8 bits de datos, a "
"la velocidad del reloj del sistema"

#: translation.js:988
msgid ""
"# TEST: 8-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 8-bits: Prueba manual\n"
"\n"

#: translation.js:999
#, fuzzy
msgid "09-Sys-reg-rst: 9 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1000
msgid ""
"# TEST: 9-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 9-bits: Prueba manual\n"
"\n"

#: translation.js:1003
#, fuzzy
msgid "10-Sys-reg-rst: 10 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1004
msgid ""
"# TEST: 10-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 10-bits: Prueba manual\n"
"\n"

#: translation.js:1007
#, fuzzy
msgid "11-Sys-reg-rst: 11 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1008
msgid ""
"# TEST: 11-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 11-bits: Prueba manual\n"
"\n"

#: translation.js:1011
#, fuzzy
msgid "12-Sys-reg-rst: 12 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1012
msgid ""
"# TEST: 12-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 12-bits: Prueba manual\n"
"\n"

#: translation.js:1015
#, fuzzy
msgid "13-Sys-reg-rst: 13 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1016
msgid ""
"# TEST: 13-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 13-bits: Prueba manual\n"
"\n"

#: translation.js:1019
#, fuzzy
msgid "14-Sys-reg-rst: 14 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1020
msgid ""
"# TEST: 14-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 14-bits: Prueba manual\n"
"\n"

#: translation.js:1023
#, fuzzy
msgid "15-Sys-reg-rst: 15 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1024
msgid ""
"# TEST: 15-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 15-bits: Prueba manual\n"
"\n"

#: translation.js:1027
msgid ""
"# TEST: 16-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 16-bits: Prueba manual\n"
"\n"

#: translation.js:1038
#, fuzzy
msgid "17-Sys-reg-rst: 17 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1039
msgid ""
"# TEST: 17-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 17-bits: Prueba manual\n"
"\n"

#: translation.js:1042
#, fuzzy
msgid "18-Sys-reg-rst: 18 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1043
msgid ""
"# TEST: 18-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 18-bits: Prueba manual\n"
"\n"

#: translation.js:1046
#, fuzzy
msgid "19-Sys-reg-rst: 19 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1047
msgid ""
"# TEST: 19-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 19-bits: Prueba manual\n"
"\n"

#: translation.js:1050
#, fuzzy
msgid "20-Sys-reg-rst: 20 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1051
msgid ""
"# TEST: 20-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 20-bits: Prueba manual\n"
"\n"

#: translation.js:1054
#, fuzzy
msgid "21-Sys-reg-rst: 21 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1055
msgid ""
"# TEST: 21-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 21-bits: Prueba manual\n"
"\n"

#: translation.js:1058
#, fuzzy
msgid "22-Sys-reg-rst: 22 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1059
msgid ""
"# TEST: 22-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 22-bits: Prueba manual\n"
"\n"

#: translation.js:1062
#, fuzzy
msgid ""
"block_name-rst: 2-bits system register with reset. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1063
msgid ""
"# TEST: 23-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 23-bits: Prueba manual\n"
"\n"

#: translation.js:1066
#, fuzzy
msgid "24-Sys-reg-rst: 24 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1067
msgid ""
"# TEST: 24-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 24-bits: Prueba manual\n"
"\n"

#: translation.js:1077
#, fuzzy
msgid "25-Sys-reg-rst: 25 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1078
msgid ""
"# TEST: 25-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 25-bits: Prueba manual\n"
"\n"

#: translation.js:1081
#, fuzzy
msgid "26-Sys-reg-rst: 26 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1082
msgid ""
"# TEST: 26-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 26-bits: Prueba manual\n"
"\n"

#: translation.js:1085
#, fuzzy
msgid "27-Sys-reg-rst: 27 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1086
msgid ""
"# TEST: 27-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 27-bits: Prueba manual\n"
"\n"

#: translation.js:1089
#, fuzzy
msgid "28-Sys-reg-rst: 28 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1090
msgid ""
"# TEST: 28-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 28-bits: Prueba manual\n"
"\n"

#: translation.js:1093
#, fuzzy
msgid "29-Sys-reg-rst: 29 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1094
msgid ""
"# TEST: 29-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 29-bits: Prueba manual\n"
"\n"

#: translation.js:1097
#, fuzzy
msgid "31-Sys-reg-rst: 31 bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:1098
msgid ""
"# TEST: 31-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 31-bits: Prueba manual\n"
"\n"

#: translation.js:1101
msgid ""
"# TEST: 32-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 32-bits: Prueba manual\n"
"\n"

#: translation.js:1111
msgid ""
"# TEST: 2-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 2-bits: Prueba manual\n"
"\n"

#: translation.js:1114
msgid "Bus4-Split-1-3: Split the 4-bits bus into two: 1-bit and 3-bits buses"
msgstr "Bus4-Split-1-3: Separar un bus de 4 bits en dos buses de 1 y 3 bits"

#: translation.js:1115
msgid ""
"# TEST: 3-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 3-bits: Prueba manual\n"
"\n"

#: translation.js:1118
msgid ""
"# TEST: 4-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 4-bits: Prueba manual\n"
"\n"

#: translation.js:1121
msgid ""
"# TEST: 5-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 5-bits: Prueba manual\n"
"\n"

#: translation.js:1124
msgid ""
"# TEST: 6-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 6-bits: Prueba manual\n"
"\n"

#: translation.js:1127
msgid ""
"# TEST: 7-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 7-bits: Prueba manual\n"
"\n"

#: translation.js:1130
msgid ""
"# TEST: 8-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 8-bits: Prueba manual\n"
"\n"

#: translation.js:1141
msgid ""
"Data Ledoscope. 2 samples of 16bits data are taken initially, at the system "
"clock rate"
msgstr ""
"Ledoscopio de datos. Se toman inicialmente dos muestras de 16 bits, a la "
"velocidad del reloj del sistema"

#: translation.js:1142
msgid "Reg-x16: 16bits register"
msgstr "Reg-x16: Registro de 16-bits"

#: translation.js:1143
msgid "2-to-1 Multplexer (16-bit channels)"
msgstr "Multiplexor 2-1 (canales de 16-bits)"

#: translation.js:1144
msgid ""
"# TEST: 9-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 9-bits: Prueba manual\n"
"\n"

#: translation.js:1147
msgid ""
"# TEST: 10-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 10-bits: Prueba manual\n"
"\n"

#: translation.js:1150
msgid ""
"# TEST: 11-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 11-bits: Prueba manual\n"
"\n"

#: translation.js:1153
msgid ""
"# TEST: 12-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 12-bits: Prueba manual\n"
"\n"

#: translation.js:1156
msgid ""
"# TEST: 13-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 13-bits: Prueba manual\n"
"\n"

#: translation.js:1159
msgid ""
"# TEST: 14-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 14-bits: Prueba manual\n"
"\n"

#: translation.js:1162
msgid ""
"# TEST: 15-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 15-bits: Prueba manual\n"
"\n"

#: translation.js:1165
msgid ""
"# TEST: 16-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 16-bits: Prueba manual\n"
"\n"

#: translation.js:1176
msgid ""
"Data Ledoscope. 2 samples of 32bits data are taken initially, at the system "
"clock rate"
msgstr ""
"Ledoscopio de datos. Se toman inicialmente dos muestras de 32 bits, a la "
"velocidad del reloj del sistema"

#: translation.js:1177
msgid "Reg-x32: 32bits register"
msgstr "Reg-x32: Registro de 32-bits"

#: translation.js:1178
msgid "Bus32-Join-quarter: Join the four buses into an 32-bits Bus"
msgstr ""
"Bus32-Join-quarter: Agrupar cuatro buses del mismo tamaño en un bus de 32-"
"bits"

#: translation.js:1179
msgid "2-to-1 Multplexer (32-bit channels)"
msgstr "Multiplexor 2-1 (canales de 32-bits)"

#: translation.js:1180
msgid ""
"# TEST: 17-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 17-bits: Prueba manual\n"
"\n"

#: translation.js:1181
msgid ""
"It is 1 if the sample 0 is  \n"
"the current sample"
msgstr ""
"Vale 1 si la muestra 0  \n"
"es la muestra actual"

#: translation.js:1184
msgid ""
"# TEST: 18-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 18-bits: Prueba manual\n"
"\n"

#: translation.js:1187
msgid ""
"# TEST: 19-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 19-bits: Prueba manual\n"
"\n"

#: translation.js:1190
msgid ""
"# TEST: 20-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 20-bits: Prueba manual\n"
"\n"

#: translation.js:1193
msgid ""
"# TEST: 21-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 21-bits: Prueba manual\n"
"\n"

#: translation.js:1196
msgid ""
"# TEST: 22-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 22-bits: Prueba manual\n"
"\n"

#: translation.js:1199
msgid ""
"# TEST: 23-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 23-bits: Prueba manual\n"
"\n"

#: translation.js:1202
msgid ""
"# TEST: 24-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 24-bits: Prueba manual\n"
"\n"

#: translation.js:1213
msgid ""
"# TEST: 25-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 25-bits: Prueba manual\n"
"\n"

#: translation.js:1216
msgid ""
"# TEST: 26-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 26-bits: Prueba manual\n"
"\n"

#: translation.js:1219
msgid ""
"# TEST: 27-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 27-bits: Prueba manual\n"
"\n"

#: translation.js:1222
msgid ""
"# TEST: 28-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 28-bits: Prueba manual\n"
"\n"

#: translation.js:1225
msgid ""
"# TEST: 29-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 29-bits: Prueba manual\n"
"\n"

#: translation.js:1228
msgid ""
"# TEST: 30-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 30-bits: Prueba manual\n"
"\n"

#: translation.js:1231
msgid ""
"# TEST: 31-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 31-bits: Prueba manual\n"
"\n"

#: translation.js:1234
msgid ""
"# TEST: 32-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 32-bits: Prueba manual\n"
"\n"

#~ msgid "Sys-Regs-rst"
#~ msgstr "Sys-Regs-rst"

#~ msgid "Sys-Regs"
#~ msgstr "Sys-Regs"

#, fuzzy
#~ msgid "block_name: Two bits system register. Verilog implementation"
#~ msgstr ""
#~ "Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "02-Sys-reg-rst-02: Two bits system register with reset. Block "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid "Sys-reg-02: Two bits system register"
#~ msgstr "Sys-reg-02: Registro del sistema de 2 bits"

#~ msgid "Sys-reg-8: 8 bits system register"
#~ msgstr "Sys-reg-8: Registro del sistema de 8 bits"

#~ msgid ""
#~ "Sys-reg-rst-08-verilog: Two bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-08-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-8-verilog: 8 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-8-verilog: Registro de 8 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-8-verilog: 8-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-8-verilog: Registro de 8 bits con entradas de load y reset. "
#~ "Implementacion en verilog"

#, fuzzy
#~ msgid "08-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "08-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid "Sys-reg-3: 3 bits system register"
#~ msgstr "Sys-reg-3: Registro del sistema de 3 bits"

#~ msgid "Sys-reg-16: 16 bits system register"
#~ msgstr "Sys-reg-16: Registro del sistema de 16 bits"

#~ msgid "Sys-reg-32: 32 bits system register"
#~ msgstr "Sys-Reg-32: Registro del sistema de 32-bits"

#~ msgid "Sys-reg-12: 12 bits system register"
#~ msgstr "Sys-reg-12: Registro del sistema de 12 bits"

#~ msgid "Sys-reg-20: 20 bits system register"
#~ msgstr "Sys-reg-20: Registro del sistema de 20 bits"

#~ msgid "Sys-reg-24: 24 bits system register"
#~ msgstr "Sys-reg-24: Registro del sistema de 24 bits"

#~ msgid "Sys-reg-28: 28 bits system register"
#~ msgstr "Sys-reg-28: Registro del sistema de 28 bits"

#~ msgid "Sys-reg-31: 31 bits system register"
#~ msgstr "Sys-reg-31: Registro del sistema de 31 bits"

#~ msgid "Sys-reg-29: 29 bits system register"
#~ msgstr "Sys-reg-29: Registro del sistema de 29 bits"

#~ msgid "Sys-reg-30: 30 bits system register"
#~ msgstr "Sys-reg-30: Registro del sistema de 30 bits"

#~ msgid "Sys-reg-23: 23 bits system register"
#~ msgstr "Sys-reg-23: Registro del sistema de 23 bits"

#~ msgid "Sys-reg-27: 27 bits system register"
#~ msgstr "Sys-reg-27: Registro del sistema de 27 bits"

#~ msgid "Sys-reg-26: 26 bits system register"
#~ msgstr "Sys-reg-26: Registro del sistema de 26 bits"

#~ msgid "Sys-reg-25: 25 bits system register"
#~ msgstr "Sys-reg-25: Registro del sistema de 25 bits"

#~ msgid "Sys-reg-21: 21 bits system register"
#~ msgstr "Sys-reg-21: Registro del sistema de 21 bits"

#~ msgid "Sys-reg-22: 22 bits system register"
#~ msgstr "Sys-reg-22: Registro del sistema de 22 bits"

#~ msgid "Sys-reg-19: 19 bits system register"
#~ msgstr "Sys-reg-19: Registro del sistema de 19 bits"

#~ msgid "Sys-reg-18: 18 bits system register"
#~ msgstr "Sys-reg-18: Registro del sistema de 18 bits"

#~ msgid "Sys-reg-17: 17 bits system register"
#~ msgstr "Sys-reg-17: Registro del sistema de 17 bits"

#~ msgid "Sys-reg-15: 15 bits system register"
#~ msgstr "Sys-reg-15: Registro del sistema de 15 bits"

#~ msgid "Sys-reg-14: 14 bits system register"
#~ msgstr "Sys-reg-14: Registro del sistema de 14 bits"

#~ msgid "Sys-reg-13: 13 bits system register"
#~ msgstr "Sys-reg-13: Registro del sistema de 13 bits"

#~ msgid "Sys-reg-11: 11 bits system register"
#~ msgstr "Sys-reg-11: Registro del sistema de 11 bits"

#~ msgid "Sys-reg-10: 10 bits system register"
#~ msgstr "Sys-reg-10: Registro del sistema de 10 bits"

#~ msgid "Sys-reg-9: 9 bits system register"
#~ msgstr "Sys-reg-9: Registro del sistema de 9 bits"

#~ msgid "Sys-reg-7: 7 bits system register"
#~ msgstr "Sys-reg-7: Registro del sistema de 7 bits"

#~ msgid "Sys-reg-6: 6 bits system register"
#~ msgstr "Sys-reg-6: Registro del sistema de 6 bits"

#~ msgid "Sys-reg-5: 5 bits system register"
#~ msgstr "Sys-reg-5: Registro del sistema de 5 bits"

#~ msgid ""
#~ "Sys-reg-rst-32-verilog: 32 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-32-verilog: Registro del sistema de 32-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-16-verilog: 16 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-16-verilog: Registro del sistema de 16-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-03-verilog: Two bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-03-verilog: Registro del sistema de 2 bits con reset. "
#~ "Implementación en verilog"

#~ msgid ""
#~ "Sys-reg-rst-04-verilog: Two bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-04-verilog: Registro del sistema de 2 bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-5-verilog: 5 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-5-verilog: Registro del sistema de 5-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-6-verilog: 6 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-6-verilog: Registro del sistema de 6-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-7-verilog: 7 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-7-verilog: Registro del sistema de 7-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-9-verilog: 9 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-9-verilog: Registro del sistema de 9-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-10-verilog: 10 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-10-verilog: Registro del sistema de 10-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-11-verilog: 11 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-11-verilog: Registro de 11 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-12-verilog: 12 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-12-verilog: Registro del sistema de 12-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-13-verilog: 13 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-13-verilog: Registro de 13 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-14-verilog: 14 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-14-verilog: Registro del sistema de 14-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-15-verilog: 15 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-15-verilog: Registro del sistema de 15-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-17-verilog: 17 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-17-verilog: Registro del sistema de 17-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-18-verilog: 18 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-18-verilog: Registro del sistema de 18-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-19-verilog: 19 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-19-verilog: Registro del sistema de 19-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-20-verilog: 20 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-20-verilog: Registro del sistema de 20-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-21-verilog: 21 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-21-verilog: Registro del sistema de 21-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-22-verilog: 22 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-22-verilog: Registro del sistema de 22-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-23-verilog: 23 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-23-verilog: Registro del sistema de 23-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-24-verilog: 24 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-24-verilog: Registro del sistema de 24 bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-25-verilog: 25 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-25-verilog: Registro del sistema de 25-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-26-verilog: 26 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-26-verilog: Registro del sistema de 26-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-27-verilog: 27 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-27-verilog: Registro del sistema de 27-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-28-verilog: 28 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-28-verilog: Registro del sistema de 28-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-29-verilog: 29 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-29-verilog: Registro del sistema de 29-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-30-verilog: 30 bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-30-verilog: Registro del sistema de 30-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-3-verilog: 3 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-3-verilog: Registro de 3 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-3-verilog: 3-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-03: Registro de 3 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-4-verilog: 4-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-04-verilog: Registro de 4 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-4-verilog: 4 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-4-verilog: Registro de 4 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-5-verilog: 5-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-5-verilog: Registro de 5 bits con entradas de load y reset. "
#~ "Implementación en verilog"

#~ msgid ""
#~ "Reg-5-verilog: 5 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-5-verilog: Registro de 5 bits con entradas de load y reset. "
#~ "Implementacion en verilog"

#~ msgid ""
#~ "Reg-rst-6-verilog: 6-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-06-verilog: Registro de 6 bits con entradas de load y reset. "
#~ "Implementación en verilog"

#~ msgid ""
#~ "Reg-6-verilog: 6 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-6-verilog: Registro de 6 bits con entradas de load y reset. "
#~ "Implementación en verilog"

#~ msgid ""
#~ "Reg-rst-7-verilog: 7-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-07-verilog: Registro de 7 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-7-verilog: 7 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-7-verilog: Registro de 7 bits con entradas de load y reset. "
#~ "Implementacion en Verilog"

#~ msgid ""
#~ "Reg-rst-9-verilog: 9-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-9-verilog: Registro de 9 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-9-verilog: 9 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-9-verilog: Registro de 9 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-10-verilog: 10-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-10-verilog: Registro de 10 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-10-verilog: 10 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-10-verilog: Registro de 10 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-11-verilog: 11-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-11-verilog: Registro de 11 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-11-verilog: 11 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-11-verilog: Registro de 11 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-12-verilog: 12-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-12-verilog: Registro de 12 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-12-verilog: 12 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-12-verilog: Registro de 12 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-13-verilog: 13-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-13-verilog: Registro de 13 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-13-verilog: 13 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-13-verilog: Registro de 13 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-14-verilog: 14-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-14-verilog: Registro de 14 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-14-verilog: 14 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-14-verilog: Registro de 14 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-15-verilog: 15-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-15-verilog: Registro de 15 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-16-verilog: 16-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-16-verilog: Registro de 16 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-17-verilog: 17-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-17-verilog: Registro de 17 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-17-verilog: 17 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-17-verilog: Registro de 17 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-18-verilog: 18-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-18-verilog: Registro de 18 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-18-verilog: 18 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-18-verilog: Registro de 18 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-19-verilog: 19-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-19-verilog: Registro de 19 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-19-verilog: 19 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-19-verilog: Registro de 19 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-20-verilog: 20-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-20-verilog: Registro de 20 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-20-verilog: 20 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-20-verilog: Registro de 20 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-21-verilog: 21-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-21-verilog: Registro de 21 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-21-verilog: 21 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-21-verilog: Registro de 21 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-22-verilog: 22-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-22-verilog: Registro de 22 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-22-verilog: 22 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-22-verilog: Registro de 22 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-23-verilog: 23-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-23-verilog: Registro de 23 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-23-verilog: 23 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-23-verilog: Registro de 23 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-24-verilog: 24-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-24-verilog: Registro de 24 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-24-verilog: 24 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-24-verilog: Registro de 24 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-25-verilog: 25-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-25-verilog: Registro de 25 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-25-verilog: 25 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-25-verilog: Registro de 25 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-26-verilog: 26-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-26-verilog: Registro de 26 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-26-verilog: 26 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-26-verilog: Registro de 26 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-27-verilog: 27-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-27-verilog: Registro de 27 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-27-verilog: 27 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-27-verilog: Registro de 27 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-28-verilog: 28-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-28-verilog: Registro de 28 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-28-verilog: 28 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-28-verilog: Registro de 28 bits con entradas de load y reset. "
#~ "Implementacion en Verilog"

#~ msgid ""
#~ "Reg-rst-29-verilog: 29-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-29-verilog: Registro de 29 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-29-verilog: 29 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-29-verilog: Registro de 29 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-30-verilog: 30-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-30: Registro de 30 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-30-verilog: 30 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-30-verilog: Registro de 30 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-31-verilog: 31-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-31-verilog: Registro de 31 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-31-verilog: 31 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-31-verilog: Registro de 31 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-rst-32-verilog: 32-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-32-verilog: Registro de 32 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-03-verilog: 32 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-32-verilog: Registro de 32 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-16-verilog: 16 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-16-verilog: Registro de 16 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "Sys-reg-02: Two bits system register. Verilog implementation"
#~ msgstr ""
#~ "Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Sys-reg-rst-02-verilog: Two bits system register with reset. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "02-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid "02-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "02-Reg: Registro de 2 bits con entradas de load y reset. Implementación "
#~ "en Verilog"

#, fuzzy
#~ msgid ""
#~ "29-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "30-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "31-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "32-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "25-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "26-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "27-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "28-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "21-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "22-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "23-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "24-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "17-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "18-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "19-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "20-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "13-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "14-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "15-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "16-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "09-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "10-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "11-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "12-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "05-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "06-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "07-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "29-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "30-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "32-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "25-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "26-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "27-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "28-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "21-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "22-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "23-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "24-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "17-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "18-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "19-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "20-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "13-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "14-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "15-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "16-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "09-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "10-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "11-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "12-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "05-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "06-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid "07-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "04-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#, fuzzy
#~ msgid ""
#~ "03-Reg-rst: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid "03-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "03-Reg: Registro de 2 bits con entradas de load y reset. Implementación "
#~ "en Verilog"

#~ msgid "04-Reg: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "04-Reg: Registro de 2 bits con entradas de load y reset. Implementación "
#~ "en Verilog"

#~ msgid ""
#~ "Reg-rst-02-verilog: 2-bits Register with load and reset inputs. Verilog "
#~ "implementation"
#~ msgstr ""
#~ "Reg-rst-02: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid ""
#~ "Reg-2-verilog: 2 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid "Alhamb ra-II"
#~ msgstr "Alhambra-II"

#~ msgid "Reg-rst-02: 2-bits Register with load and reset inputs"
#~ msgstr "Reg-rst-02: Registro de 2 bits con entradas de load y reset"

#~ msgid "Reg-02: Two bits Register with load input"
#~ msgstr "Reg-02: Registro de 2 bits con entrada de load"

#~ msgid "Reg-rst-4: 4 bits Register with load and reset inputs"
#~ msgstr "Reg-rst-04: Registro de 4 bits con entradas de load y reset"

#~ msgid "Reg-rst-8: 8 bits Register with load and reset inputs"
#~ msgstr "Reg-rst-8: Registro de 8 bits con entradas de load y reset"

#~ msgid "Reg-8: 8 bits Register with load input"
#~ msgstr "Reg-8: Registro de 8 bits con entrada de load"

#~ msgid ""
#~ "Reg-15-verilog: 15 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-15-verilog: Registro de 15 bits con entradas de load y reset. "
#~ "Implementación en Verilog"

#~ msgid "Reg-rst-16: 16 bits Register with load and reset inputs"
#~ msgstr "Reg-rst-16: Registro de 16 bits con entradas de load y reset"

#~ msgid "Reg-16: 16 bits Register with load input"
#~ msgstr "Reg-16-: Registro de 16 bits con entradas de load y reset"

#~ msgid "Reg-rst-32: 32 bits Register with load and reset inputs"
#~ msgstr "Reg-rst-32: Registro de 32 bits con entradas de load y reset"

#~ msgid "Reg-32: 32 bits Register with load input"
#~ msgstr "Reg-32: Registro de 32 bits con entrada de load"

#, fuzzy
#~ msgid "Sys-Regs-old"
#~ msgstr "Sys-Regs"

#~ msgid "Sys-reg-rst-02: Two bits system register with reset"
#~ msgstr "Sys-reg-rst-02: Registro del sistema de 2 bits con reset"

#~ msgid "Sys-reg-rst-04: Two bits system register with reset"
#~ msgstr "Sys-reg-rst-04-verilog: Registro del sistema de 2-bits con reset"

#~ msgid "Sys-reg-rst-8: 8 bits system register with reset"
#~ msgstr "Sys-reg-rst-8: Registro del sistema de 8-bits con reset"

#~ msgid "Sys-reg-rst-16: 16 bits system register with reset"
#~ msgstr "Sys-reg-rst-16: Registro del sistema de 16-bits con reset"

#~ msgid "Sys-reg-rst-32: 32 bits system register with reset"
#~ msgstr "Sys-reg-rst-32: Registro del sistema de 32-bits con reset"

#~ msgid "Sys-reg-dff"
#~ msgstr "Sys-reg-dff"

#~ msgid ""
#~ "Sys-reg-dff-02: Two bits system register implemented directly from two D "
#~ "Flip-Flops"
#~ msgstr ""
#~ "Sys-reg-dff-92: Registro del sistema de 2-bits implementado directamente "
#~ "a partir de dos biestables D"

#~ msgid ""
#~ "# TEST: 2-bits Sys-reg-dff: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-dff de 2-bits: Prueba manual\n"
#~ "\n"

#~ msgid "Sys-Reg-Rst"
#~ msgstr "Sys-Reg-Rst"

#~ msgid "Reg-rst-02: Two bits Register with load and reset inputs"
#~ msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#~ msgid "SRegs"
#~ msgstr "SRegs"

#~ msgid "SRegs-ld"
#~ msgstr "SRegs-ld"

#~ msgid "Verilog"
#~ msgstr "Verilog"
