

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 255 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 8677 clock pin(s) of sequential element(s)
0 instances converted, 8677 sequential instances remain driven by gated/generated clocks

================================================================================ Non-Gated/Non-Generated Clocks ================================================================================
Clock Tree ID     Driving Element                                     Drive Element Type                   Fanout     Sample Instance                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0005       INBUF_DIFF_0_0                                      INBUF_DIFF                           2          Synchronizer_0.Chain[0]                                                   
@K:CKID0006       FTDI_CLK                                            clock definition on port             251        Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer[18]
@K:CKID0007       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160     clock definition on OSC_RC160MHZ     2          Clock_Reset_0.PF_CCC_C3_0.PF_CCC_C3_0.pll_inst_0                          
================================================================================================================================================================================================
================================================================================================================================ Gated/Generated Clocks =================================================================================================================================
Clock Tree ID     Driving Element                                                                      Drive Element Type     Fanout     Sample Instance                                                                          Explanation                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                     PLL                    7628       Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5                                  No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                     PLL                    1047       Clock_Reset_0.Synchronizer_0.Chain[0]                                                    No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0003       Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0_0.un1_WR_INDEX_3_2_1.m72     CFG4                   1          Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0_0.RD_Enable_Vector_Encoded_0     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0004       Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.un1_WR_INDEX_3_2_1.m72       CFG4                   1          Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0       No gated clock conversion method for cell cell:ACG4.SLE
=========================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

