Vivado Simulator 2018.3
Time resolution is 1 ps
=====================================
 Starting Pipelined RTL Simulation 
=====================================
RTL Verification: Test 3 | Inputs(a= 99, b= 13, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 4 | Inputs(a=101, b= 18, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 5 | Inputs(a= 13, b=118, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 6 | Inputs(a=237, b=140, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 7 | Inputs(a=198, b=197, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 8 | Inputs(a=229, b=119, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 9 | Inputs(a=143, b=242, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 10 | Inputs(a=232, b=197, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 11 | Inputs(a=189, b= 45, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 12 | Inputs(a= 99, b= 10, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 13 | Inputs(a= 32, b=170, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 14 | Inputs(a=150, b= 19, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 15 | Inputs(a= 83, b=107, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 16 | Inputs(a=  2, b=174, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 17 | Inputs(a=207, b= 35, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 18 | Inputs(a=202, b= 60, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 19 | Inputs(a=138, b= 65, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 20 | Inputs(a=120, b=137, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 21 | Inputs(a=182, b=198, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 22 | Inputs(a=188, b= 42, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 23 | Inputs(a=113, b=133, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 24 | Inputs(a= 59, b= 58, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 25 | Inputs(a= 21, b=241, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 26 | Inputs(a= 98, b= 76, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 27 | Inputs(a=143, b=248, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 28 | Inputs(a=159, b= 92, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 29 | Inputs(a=137, b= 73, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 30 | Inputs(a=215, b= 81, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 31 | Inputs(a= 12, b=194, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 32 | Inputs(a=119, b= 61, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 33 | Inputs(a=126, b=109, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 34 | Inputs(a= 31, b=211, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 35 | Inputs(a=120, b= 91, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 36 | Inputs(a= 63, b= 42, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 37 | Inputs(a=134, b=142, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 38 | Inputs(a=250, b= 38, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 39 | Inputs(a=163, b= 47, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 40 | Inputs(a= 95, b= 68, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 41 | Inputs(a=203, b=230, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 42 | Inputs(a= 41, b=237, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 43 | Inputs(a=101, b=181, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 44 | Inputs(a=121, b= 68, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 45 | Inputs(a= 42, b=171, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 46 | Inputs(a=220, b=154, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 47 | Inputs(a=195, b= 86, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 48 | Inputs(a=103, b= 10, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 49 | Inputs(a= 56, b=121, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 50 | Inputs(a=148, b=147, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 51 | Inputs(a= 89, b=219, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 52 | Inputs(a=217, b=109, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 53 | Inputs(a=202, b=182, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 54 | Inputs(a= 70, b=  4, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 55 | Inputs(a=105, b=180, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 56 | Inputs(a= 40, b= 45, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 57 | Inputs(a= 46, b=  8, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 58 | Inputs(a=253, b= 41, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 59 | Inputs(a=134, b=218, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 60 | Inputs(a=102, b=112, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 61 | Inputs(a=186, b= 94, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 62 | Inputs(a=213, b= 26, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 63 | Inputs(a= 55, b=150, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 64 | Inputs(a= 38, b=182, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 65 | Inputs(a=220, b=134, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 66 | Inputs(a=126, b=219, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 67 | Inputs(a=121, b=250, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 68 | Inputs(a= 23, b=161, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 69 | Inputs(a= 80, b=245, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 70 | Inputs(a= 41, b=193, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 71 | Inputs(a=152, b= 75, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 72 | Inputs(a=236, b=138, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 73 | Inputs(a=168, b=169, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 74 | Inputs(a= 14, b=230, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 75 | Inputs(a= 42, b= 42, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 76 | Inputs(a=158, b= 56, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 77 | Inputs(a=200, b=202, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 78 | Inputs(a=107, b=199, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 79 | Inputs(a=186, b=196, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 80 | Inputs(a=146, b=180, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 81 | Inputs(a=134, b=250, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 82 | Inputs(a= 50, b=189, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 83 | Inputs(a=228, b=202, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 84 | Inputs(a=161, b=142, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 85 | Inputs(a= 11, b=239, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 86 | Inputs(a= 54, b=117, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 87 | Inputs(a=107, b=136, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 88 | Inputs(a=155, b=146, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 89 | Inputs(a= 45, b= 75, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 90 | Inputs(a= 30, b= 13, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 91 | Inputs(a= 24, b=209, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 92 | Inputs(a= 65, b= 59, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 93 | Inputs(a= 83, b= 86, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 94 | Inputs(a=226, b=  4, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 95 | Inputs(a=216, b= 18, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 96 | Inputs(a= 57, b=229, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 97 | Inputs(a= 43, b=129, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 98 | Inputs(a= 39, b=161, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 99 | Inputs(a=  4, b= 88, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 100 | Inputs(a= 20, b= 18, c=  0, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 101 | Inputs(a=177, b= 85, c=  0, s=1) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 102 | Inputs(a= 43, b=245, c= 39, s=1) -> Output d=11232, Expected=11232, Status: PASS
RTL Verification: Test 103 | Inputs(a=132, b=167, c=185, s=1) -> Output d=55315, Expected=55315, Status: PASS
RTL Verification: Test 104 | Inputs(a= 73, b=219, c= 81, s=1) -> Output d=23652, Expected=23652, Status: PASS
RTL Verification: Test 105 | Inputs(a=161, b= 42, c= 69, s=0) -> Output d= 8211, Expected= 8211, Status: PASS
RTL Verification: Test 106 | Inputs(a=131, b=124, c=254, s=0) -> Output d= 1778, Expected= 1778, Status: PASS
RTL Verification: Test 107 | Inputs(a=104, b=111, c=240, s=0) -> Output d=55664, Expected=55664, Status: PASS
RTL Verification: Test 108 | Inputs(a= 56, b= 64, c=246, s=0) -> Output d=58448, Expected=58448, Status: PASS
RTL Verification: Test 109 | Inputs(a=197, b=192, c= 57, s=0) -> Output d=  285, Expected=  285, Status: PASS
RTL Verification: Test 110 | Inputs(a=176, b= 60, c= 98, s=0) -> Output d=11368, Expected=11368, Status: PASS
RTL Verification: Test 111 | Inputs(a= 21, b=225, c= 67, s=1) -> Output d=16482, Expected=16482, Status: PASS
RTL Verification: Test 112 | Inputs(a=201, b=134, c=193, s=1) -> Output d=64655, Expected=64655, Status: PASS
RTL Verification: Test 113 | Inputs(a=141, b= 90, c= 44, s=1) -> Output d=10164, Expected=10164, Status: PASS
RTL Verification: Test 114 | Inputs(a= 12, b=113, c=182, s=1) -> Output d=22750, Expected=22750, Status: PASS
RTL Verification: Test 115 | Inputs(a=247, b=158, c= 85, s=0) -> Output d= 7565, Expected= 7565, Status: PASS
RTL Verification: Test 116 | Inputs(a= 32, b=160, c=180, s=0) -> Output d= 3584, Expected= 3584, Status: PASS
RTL Verification: Test 117 | Inputs(a=221, b= 13, c=121, s=1) -> Output d=28314, Expected=28314, Status: PASS
RTL Verification: Test 118 | Inputs(a=158, b=253, c=143, s=1) -> Output d=58773, Expected=58773, Status: PASS
RTL Verification: Test 119 | Inputs(a=  3, b=227, c=177, s=1) -> Output d=40710, Expected=40710, Status: PASS
RTL Verification: Test 120 | Inputs(a= 68, b=149, c=237, s=0) -> Output d=36611, Expected=36611, Status: PASS
RTL Verification: Test 121 | Inputs(a= 82, b=248, c= 82, s=1) -> Output d=27060, Expected=27060, Status: PASS
RTL Verification: Test 122 | Inputs(a=132, b= 70, c=144, s=0) -> Output d= 8928, Expected= 8928, Status: PASS
RTL Verification: Test 123 | Inputs(a= 23, b=106, c=170, s=0) -> Output d= 7394, Expected= 7394, Status: PASS
RTL Verification: Test 124 | Inputs(a=124, b= 96, c=139, s=0) -> Output d= 3892, Expected= 3892, Status: PASS
RTL Verification: Test 125 | Inputs(a=166, b= 37, c=162, s=0) -> Output d=20898, Expected=20898, Status: PASS
RTL Verification: Test 126 | Inputs(a= 73, b= 20, c= 75, s=1) -> Output d= 6975, Expected= 6975, Status: PASS
RTL Verification: Test 127 | Inputs(a= 92, b= 71, c= 57, s=0) -> Output d= 1197, Expected= 1197, Status: PASS
RTL Verification: Test 128 | Inputs(a=180, b=208, c=140, s=0) -> Output d= 2224, Expected= 2224, Status: PASS
RTL Verification: Test 129 | Inputs(a=  7, b=106, c=232, s=1) -> Output d=26216, Expected=26216, Status: PASS
RTL Verification: Test 130 | Inputs(a= 75, b=115, c= 35, s=0) -> Output d=16520, Expected=16520, Status: PASS
RTL Verification: Test 131 | Inputs(a=164, b=201, c=223, s=1) -> Output d=15859, Expected=15859, Status: PASS
RTL Verification: Test 132 | Inputs(a=212, b=103, c=176, s=1) -> Output d=55440, Expected=55440, Status: PASS
RTL Verification: Test 133 | Inputs(a=130, b= 73, c= 32, s=1) -> Output d= 6496, Expected= 6496, Status: PASS
RTL Verification: Test 134 | Inputs(a= 28, b=147, c= 42, s=1) -> Output d= 7350, Expected= 7350, Status: PASS
RTL Verification: Test 135 | Inputs(a=200, b= 93, c=132, s=0) -> Output d=14124, Expected=14124, Status: PASS
RTL Verification: Test 136 | Inputs(a= 43, b= 57, c= 82, s=0) -> Output d=40836, Expected=40836, Status: PASS
RTL Verification: Test 137 | Inputs(a= 89, b=208, c=151, s=0) -> Output d=59343, Expected=59343, Status: PASS
RTL Verification: Test 138 | Inputs(a=219, b=166, c= 15, s=1) -> Output d= 5775, Expected= 5775, Status: PASS
RTL Verification: Test 139 | Inputs(a=105, b= 12, c=197, s=1) -> Output d=23049, Expected=23049, Status: PASS
RTL Verification: Test 140 | Inputs(a=207, b=144, c=105, s=1) -> Output d=36855, Expected=36855, Status: PASS
RTL Verification: Test 141 | Inputs(a=119, b= 74, c=155, s=0) -> Output d= 6975, Expected= 6975, Status: PASS
RTL Verification: Test 142 | Inputs(a=196, b=184, c=134, s=1) -> Output d=50920, Expected=50920, Status: PASS
RTL Verification: Test 143 | Inputs(a= 48, b=119, c=212, s=1) -> Output d=35404, Expected=35404, Status: PASS
RTL Verification: Test 144 | Inputs(a=  7, b=118, c=139, s=1) -> Output d=17375, Expected=17375, Status: PASS
RTL Verification: Test 145 | Inputs(a=  1, b=219, c=194, s=0) -> Output d=57036, Expected=57036, Status: PASS
RTL Verification: Test 146 | Inputs(a=197, b= 48, c=102, s=1) -> Output d=24990, Expected=24990, Status: PASS
RTL Verification: Test 147 | Inputs(a=175, b=233, c=  6, s=0) -> Output d= 2724, Expected= 2724, Status: PASS
RTL Verification: Test 148 | Inputs(a=239, b=225, c=238, s=1) -> Output d=44896, Expected=44896, Status: PASS
RTL Verification: Test 149 | Inputs(a= 96, b=229, c=100, s=0) -> Output d=37900, Expected=37900, Status: PASS
RTL Verification: Test 150 | Inputs(a= 41, b=225, c=110, s=1) -> Output d=29260, Expected=29260, Status: PASS
RTL Verification: Test 151 | Inputs(a=129, b=213, c=240, s=0) -> Output d=37184, Expected=37184, Status: PASS
RTL Verification: Test 152 | Inputs(a=170, b= 15, c=125, s=1) -> Output d=23125, Expected=23125, Status: PASS
RTL Verification: Test 153 | Inputs(a=142, b=226, c=169, s=0) -> Output d= 6796, Expected= 6796, Status: PASS
RTL Verification: Test 154 | Inputs(a=239, b= 91, c= 74, s=1) -> Output d=24420, Expected=24420, Status: PASS
RTL Verification: Test 155 | Inputs(a=185, b= 19, c=101, s=1) -> Output d=20604, Expected=20604, Status: PASS
RTL Verification: Test 156 | Inputs(a= 81, b=183, c= 58, s=1) -> Output d=15312, Expected=15312, Status: PASS
RTL Verification: Test 157 | Inputs(a=113, b= 98, c= 42, s=0) -> Output d=  630, Expected=  630, Status: PASS
RTL Verification: Test 158 | Inputs(a=125, b= 89, c=237, s=1) -> Output d=50718, Expected=50718, Status: PASS
RTL Verification: Test 159 | Inputs(a=201, b= 65, c=219, s=1) -> Output d=58254, Expected=58254, Status: PASS
RTL Verification: Test 160 | Inputs(a=205, b=112, c=162, s=0) -> Output d=15066, Expected=15066, Status: PASS
RTL Verification: Test 161 | Inputs(a=189, b=106, c= 80, s=0) -> Output d= 6640, Expected= 6640, Status: PASS
RTL Verification: Test 162 | Inputs(a=123, b= 37, c=246, s=0) -> Output d=21156, Expected=21156, Status: PASS
RTL Verification: Test 163 | Inputs(a= 92, b= 35, c=200, s=1) -> Output d=25400, Expected=25400, Status: PASS
RTL Verification: Test 164 | Inputs(a=187, b= 14, c= 12, s=1) -> Output d= 2412, Expected= 2412, Status: PASS
RTL Verification: Test 165 | Inputs(a=206, b=212, c=185, s=1) -> Output d=11794, Expected=11794, Status: PASS
RTL Verification: Test 166 | Inputs(a=179, b=244, c= 12, s=1) -> Output d= 5076, Expected= 5076, Status: PASS
RTL Verification: Test 167 | Inputs(a= 57, b=  2, c=  5, s=1) -> Output d=  295, Expected=  295, Status: PASS
RTL Verification: Test 168 | Inputs(a= 78, b=  2, c=  8, s=0) -> Output d=  608, Expected=  608, Status: PASS
RTL Verification: Test 169 | Inputs(a=141, b=175, c=144, s=0) -> Output d= 3296, Expected= 3296, Status: PASS
RTL Verification: Test 170 | Inputs(a=245, b= 76, c= 64, s=1) -> Output d=20544, Expected=20544, Status: PASS
RTL Verification: Test 171 | Inputs(a= 37, b= 13, c= 45, s=0) -> Output d= 1080, Expected= 1080, Status: PASS
RTL Verification: Test 172 | Inputs(a= 41, b=188, c=192, s=0) -> Output d= 4544, Expected= 4544, Status: PASS
RTL Verification: Test 173 | Inputs(a= 80, b=161, c=245, s=1) -> Output d=59045, Expected=59045, Status: PASS
RTL Verification: Test 174 | Inputs(a=245, b= 93, c=106, s=0) -> Output d=16112, Expected=16112, Status: PASS
RTL Verification: Test 175 | Inputs(a=188, b=184, c=250, s=0) -> Output d= 1000, Expected= 1000, Status: PASS
RTL Verification: Test 176 | Inputs(a= 70, b=  7, c= 85, s=1) -> Output d= 6545, Expected= 6545, Status: PASS
RTL Verification: Test 177 | Inputs(a=183, b= 69, c= 89, s=1) -> Output d=22428, Expected=22428, Status: PASS
RTL Verification: Test 178 | Inputs(a= 38, b=104, c=144, s=0) -> Output d=64224, Expected=64224, Status: PASS
RTL Verification: Test 179 | Inputs(a= 90, b= 28, c=171, s=1) -> Output d=20178, Expected=20178, Status: PASS
RTL Verification: Test 180 | Inputs(a=208, b=111, c= 69, s=0) -> Output d= 6693, Expected= 6693, Status: PASS
RTL Verification: Test 181 | Inputs(a=141, b=139, c=220, s=0) -> Output d=  440, Expected=  440, Status: PASS
RTL Verification: Test 182 | Inputs(a=164, b= 25, c= 62, s=1) -> Output d=11718, Expected=11718, Status: PASS
RTL Verification: Test 183 | Inputs(a=243, b= 88, c= 92, s=0) -> Output d=14260, Expected=14260, Status: PASS
RTL Verification: Test 184 | Inputs(a=  6, b=154, c=197, s=0) -> Output d= 6172, Expected= 6172, Status: PASS
RTL Verification: Test 185 | Inputs(a=170, b= 26, c=178, s=1) -> Output d=34888, Expected=34888, Status: PASS
RTL Verification: Test 186 | Inputs(a= 12, b=233, c=235, s=1) -> Output d=57575, Expected=57575, Status: PASS
RTL Verification: Test 187 | Inputs(a=248, b=242, c=111, s=1) -> Output d=54390, Expected=54390, Status: PASS
RTL Verification: Test 188 | Inputs(a= 27, b=173, c= 37, s=0) -> Output d=13542, Expected=13542, Status: PASS
RTL Verification: Test 189 | Inputs(a=207, b=171, c=128, s=1) -> Output d=48384, Expected=48384, Status: PASS
RTL Verification: Test 190 | Inputs(a= 93, b=130, c= 87, s=0) -> Output d=41325, Expected=41325, Status: PASS
RTL Verification: Test 191 | Inputs(a= 54, b= 50, c=228, s=1) -> Output d=23712, Expected=23712, Status: PASS
RTL Verification: Test 192 | Inputs(a= 22, b=170, c= 46, s=0) -> Output d=16744, Expected=16744, Status: PASS
RTL Verification: Test 193 | Inputs(a=140, b=113, c=188, s=1) -> Output d=47564, Expected=47564, Status: PASS
RTL Verification: Test 194 | Inputs(a=220, b= 23, c=235, s=1) -> Output d=57105, Expected=57105, Status: PASS
RTL Verification: Test 195 | Inputs(a=181, b=137, c=191, s=1) -> Output d=60738, Expected=60738, Status: PASS
RTL Verification: Test 196 | Inputs(a=176, b=211, c=130, s=0) -> Output d=62010, Expected=62010, Status: PASS
RTL Verification: Test 197 | Inputs(a= 26, b=113, c= 14, s=1) -> Output d= 1946, Expected= 1946, Status: PASS
RTL Verification: Test 198 | Inputs(a=241, b=205, c= 28, s=1) -> Output d=12488, Expected=12488, Status: PASS
RTL Verification: Test 199 | Inputs(a=152, b=236, c=101, s=0) -> Output d=43228, Expected=43228, Status: PASS
RTL Verification: Test 200 | Inputs(a= 55, b=  3, c=253, s=0) -> Output d=13156, Expected=13156, Status: PASS
RTL Verification: Test 201 | Inputs(a= 62, b=232, c=176, s=0) -> Output d=60192, Expected=60192, Status: PASS
RTL Verification: Test 202 | Inputs(a=  6, b= 18, c=197, s=0) -> Output d=32964, Expected=32964, Status: PASS
RTL Verification: Test 203 | Inputs(a=254, b= 54, c=251, s=1) -> Output d=11772, Expected=11772, Status: PASS
RTL Verification: Test 204 | Inputs(a=107, b= 23, c= 20, s=1) -> Output d= 2600, Expected= 2600, Status: PASS
RTL Verification: Test 205 | Inputs(a= 42, b=166, c=203, s=0) -> Output d=13228, Expected=13228, Status: PASS
RTL Verification: Test 206 | Inputs(a=107, b=  4, c=141, s=0) -> Output d=14523, Expected=14523, Status: PASS
RTL Verification: Test 207 | Inputs(a=225, b=133, c=201, s=1) -> Output d= 6422, Expected= 6422, Status: PASS
RTL Verification: Test 208 | Inputs(a= 96, b= 70, c= 55, s=0) -> Output d= 1430, Expected= 1430, Status: PASS
RTL Verification: Test 209 | Inputs(a= 88, b=115, c=220, s=0) -> Output d=41164, Expected=41164, Status: PASS
RTL Verification: Test 210 | Inputs(a= 48, b=208, c= 67, s=0) -> Output d=23584, Expected=23584, Status: PASS
RTL Verification: Test 211 | Inputs(a=248, b=161, c=152, s=1) -> Output d=62168, Expected=62168, Status: PASS
RTL Verification: Test 212 | Inputs(a= 95, b=135, c= 45, s=0) -> Output d=21240, Expected=21240, Status: PASS
RTL Verification: Test 213 | Inputs(a=112, b=107, c= 18, s=1) -> Output d= 3942, Expected= 3942, Status: PASS
RTL Verification: Test 214 | Inputs(a= 12, b= 13, c= 64, s=1) -> Output d= 1600, Expected= 1600, Status: PASS
RTL Verification: Test 215 | Inputs(a=148, b= 84, c= 19, s=0) -> Output d= 1216, Expected= 1216, Status: PASS
RTL Verification: Test 216 | Inputs(a=195, b=237, c=120, s=0) -> Output d=56400, Expected=56400, Status: PASS
RTL Verification: Test 217 | Inputs(a= 39, b= 95, c=171, s=1) -> Output d=22914, Expected=22914, Status: PASS
RTL Verification: Test 218 | Inputs(a= 56, b= 34, c=199, s=1) -> Output d=17910, Expected=17910, Status: PASS
RTL Verification: Test 219 | Inputs(a=130, b=206, c= 36, s=1) -> Output d=12096, Expected=12096, Status: PASS
RTL Verification: Test 220 | Inputs(a=219, b=  8, c=181, s=1) -> Output d=41087, Expected=41087, Status: PASS
RTL Verification: Test 221 | Inputs(a= 26, b= 56, c= 88, s=0) -> Output d=42416, Expected=42416, Status: PASS
RTL Verification: Test 222 | Inputs(a= 80, b=163, c=101, s=0) -> Output d=43329, Expected=43329, Status: PASS
RTL Verification: Test 223 | Inputs(a=234, b=  6, c= 91, s=0) -> Output d=20748, Expected=20748, Status: PASS
RTL Verification: Test 224 | Inputs(a=200, b= 72, c=248, s=1) -> Output d= 1920, Expected= 1920, Status: PASS
RTL Verification: Test 225 | Inputs(a=181, b= 81, c=155, s=1) -> Output d=40610, Expected=40610, Status: PASS
RTL Verification: Test 226 | Inputs(a= 53, b=176, c= 79, s=1) -> Output d=18091, Expected=18091, Status: PASS
RTL Verification: Test 227 | Inputs(a= 48, b= 24, c= 70, s=1) -> Output d= 5040, Expected= 5040, Status: PASS
RTL Verification: Test 228 | Inputs(a= 97, b= 89, c= 47, s=1) -> Output d= 8742, Expected= 8742, Status: PASS
RTL Verification: Test 229 | Inputs(a= 11, b=222, c= 40, s=1) -> Output d= 9320, Expected= 9320, Status: PASS
RTL Verification: Test 230 | Inputs(a=233, b= 88, c=195, s=1) -> Output d=62595, Expected=62595, Status: PASS
RTL Verification: Test 231 | Inputs(a=212, b=164, c=214, s=0) -> Output d=10272, Expected=10272, Status: PASS
RTL Verification: Test 232 | Inputs(a= 15, b=131, c=130, s=0) -> Output d=51480, Expected=51480, Status: PASS
RTL Verification: Test 233 | Inputs(a=191, b= 69, c= 69, s=1) -> Output d=17940, Expected=17940, Status: PASS
RTL Verification: Test 234 | Inputs(a=117, b=248, c=108, s=0) -> Output d=41148, Expected=41148, Status: PASS
RTL Verification: Test 235 | Inputs(a= 80, b= 49, c=188, s=0) -> Output d= 5828, Expected= 5828, Status: PASS
RTL Verification: Test 236 | Inputs(a=175, b= 14, c=178, s=1) -> Output d=33642, Expected=33642, Status: PASS
RTL Verification: Test 237 | Inputs(a=222, b=133, c= 40, s=0) -> Output d= 3560, Expected= 3560, Status: PASS
RTL Verification: Test 238 | Inputs(a=194, b=154, c=186, s=1) -> Output d=64728, Expected=64728, Status: PASS
RTL Verification: Test 239 | Inputs(a=251, b=139, c=204, s=0) -> Output d=22848, Expected=22848, Status: PASS
RTL Verification: Test 240 | Inputs(a=113, b=158, c=123, s=1) -> Output d=33333, Expected=33333, Status: PASS
RTL Verification: Test 241 | Inputs(a=191, b=145, c= 89, s=0) -> Output d= 4094, Expected= 4094, Status: PASS
RTL Verification: Test 242 | Inputs(a=126, b= 84, c= 73, s=1) -> Output d=15330, Expected=15330, Status: PASS
RTL Verification: Test 243 | Inputs(a=231, b= 36, c= 91, s=1) -> Output d=24297, Expected=24297, Status: PASS
RTL Verification: Test 244 | Inputs(a=185, b=149, c=241, s=1) -> Output d=14958, Expected=14958, Status: PASS
RTL Verification: Test 245 | Inputs(a=230, b=175, c= 18, s=0) -> Output d=  990, Expected=  990, Status: PASS
RTL Verification: Test 246 | Inputs(a=252, b=171, c= 63, s=0) -> Output d= 5103, Expected= 5103, Status: PASS
RTL Verification: Test 247 | Inputs(a=194, b=115, c=160, s=0) -> Output d=12640, Expected=12640, Status: PASS
RTL Verification: Test 248 | Inputs(a=254, b=116, c=226, s=1) -> Output d=18084, Expected=18084, Status: PASS
RTL Verification: Test 249 | Inputs(a=226, b=223, c=159, s=0) -> Output d=  477, Expected=  477, Status: PASS
RTL Verification: Test 250 | Inputs(a= 16, b=242, c=171, s=1) -> Output d=44118, Expected=44118, Status: PASS
RTL Verification: Test 251 | Inputs(a=180, b= 84, c= 19, s=1) -> Output d= 5016, Expected= 5016, Status: PASS
RTL Verification: Test 252 | Inputs(a=172, b= 53, c= 53, s=1) -> Output d=11925, Expected=11925, Status: PASS
RTL Verification: Test 253 | Inputs(a= 47, b= 52, c=188, s=1) -> Output d=18612, Expected=18612, Status: PASS
RTL Verification: Test 254 | Inputs(a=242, b=167, c=228, s=1) -> Output d=27716, Expected=27716, Status: PASS
RTL Verification: Test 255 | Inputs(a= 65, b=105, c=205, s=0) -> Output d=31224, Expected=31224, Status: PASS
RTL Verification: Test 256 | Inputs(a=255, b=181, c= 75, s=0) -> Output d= 5550, Expected= 5550, Status: PASS
RTL Verification: Test 257 | Inputs(a= 18, b= 55, c=248, s=0) -> Output d=52264, Expected=52264, Status: PASS
RTL Verification: Test 258 | Inputs(a= 32, b=218, c=236, s=0) -> Output d=11400, Expected=11400, Status: PASS
RTL Verification: Test 259 | Inputs(a= 42, b=122, c=233, s=0) -> Output d=35120, Expected=35120, Status: PASS
RTL Verification: Test 260 | Inputs(a=235, b= 11, c= 94, s=0) -> Output d=21056, Expected=21056, Status: PASS
RTL Verification: Test 261 | Inputs(a=124, b= 69, c= 18, s=1) -> Output d= 3474, Expected= 3474, Status: PASS
RTL Verification: Test 262 | Inputs(a= 55, b=131, c=206, s=1) -> Output d=38316, Expected=38316, Status: PASS
RTL Verification: Test 263 | Inputs(a= 74, b=213, c=228, s=1) -> Output d=65436, Expected=65436, Status: PASS
RTL Verification: Test 264 | Inputs(a=244, b=236, c=227, s=0) -> Output d= 1816, Expected= 1816, Status: PASS
RTL Verification: Test 265 | Inputs(a=236, b=243, c= 92, s=1) -> Output d=44068, Expected=44068, Status: PASS
RTL Verification: Test 266 | Inputs(a=221, b=236, c=255, s=1) -> Output d=50999, Expected=50999, Status: PASS
RTL Verification: Test 267 | Inputs(a=120, b=171, c=251, s=1) -> Output d= 7505, Expected= 7505, Status: PASS
RTL Verification: Test 268 | Inputs(a= 19, b= 12, c=230, s=1) -> Output d= 7130, Expected= 7130, Status: PASS
RTL Verification: Test 269 | Inputs(a= 73, b=106, c= 24, s=0) -> Output d=11496, Expected=11496, Status: PASS
RTL Verification: Test 270 | Inputs(a=150, b=  9, c=189, s=0) -> Output d=26649, Expected=26649, Status: PASS
RTL Verification: Test 271 | Inputs(a=102, b=118, c=143, s=1) -> Output d=31460, Expected=31460, Status: PASS
RTL Verification: Test 272 | Inputs(a=149, b=123, c=111, s=0) -> Output d= 2886, Expected= 2886, Status: PASS
RTL Verification: Test 273 | Inputs(a=201, b=201, c=218, s=0) -> Output d=    0, Expected=    0, Status: PASS
RTL Verification: Test 274 | Inputs(a=173, b=223, c=112, s=1) -> Output d=44352, Expected=44352, Status: PASS
RTL Verification: Test 275 | Inputs(a=131, b= 81, c=128, s=0) -> Output d= 6400, Expected= 6400, Status: PASS
RTL Verification: Test 276 | Inputs(a=249, b=  6, c=223, s=0) -> Output d=54189, Expected=54189, Status: PASS
RTL Verification: Test 277 | Inputs(a=201, b=132, c=233, s=0) -> Output d=16077, Expected=16077, Status: PASS
RTL Verification: Test 278 | Inputs(a= 16, b=222, c=  9, s=0) -> Output d= 2754, Expected= 2754, Status: PASS
RTL Verification: Test 279 | Inputs(a=215, b= 97, c=145, s=1) -> Output d=45240, Expected=45240, Status: PASS
RTL Verification: Test 280 | Inputs(a=211, b=154, c= 78, s=1) -> Output d=28470, Expected=28470, Status: PASS
RTL Verification: Test 281 | Inputs(a=183, b=198, c=156, s=1) -> Output d=59436, Expected=59436, Status: PASS
RTL Verification: Test 282 | Inputs(a= 47, b= 68, c= 98, s=1) -> Output d=11270, Expected=11270, Status: PASS
RTL Verification: Test 283 | Inputs(a=233, b= 46, c=198, s=1) -> Output d=55242, Expected=55242, Status: PASS
RTL Verification: Test 284 | Inputs(a=170, b=160, c=240, s=1) -> Output d=13664, Expected=13664, Status: PASS
RTL Verification: Test 285 | Inputs(a=232, b=205, c=187, s=1) -> Output d=16183, Expected=16183, Status: PASS
RTL Verification: Test 286 | Inputs(a=223, b=125, c=159, s=0) -> Output d=15582, Expected=15582, Status: PASS
RTL Verification: Test 287 | Inputs(a=151, b=  6, c=196, s=1) -> Output d=30772, Expected=30772, Status: PASS
RTL Verification: Test 288 | Inputs(a=215, b= 93, c=115, s=1) -> Output d=35420, Expected=35420, Status: PASS
RTL Verification: Test 289 | Inputs(a=127, b= 78, c=224, s=1) -> Output d=45920, Expected=45920, Status: PASS
RTL Verification: Test 290 | Inputs(a= 57, b=129, c=143, s=1) -> Output d=26598, Expected=26598, Status: PASS
RTL Verification: Test 291 | Inputs(a=254, b= 93, c= 51, s=1) -> Output d=17697, Expected=17697, Status: PASS
RTL Verification: Test 292 | Inputs(a=105, b= 86, c= 92, s=0) -> Output d= 1748, Expected= 1748, Status: PASS
RTL Verification: Test 293 | Inputs(a= 73, b=211, c=216, s=0) -> Output d=15248, Expected=15248, Status: PASS
RTL Verification: Test 294 | Inputs(a=120, b= 57, c=  9, s=1) -> Output d= 1593, Expected= 1593, Status: PASS
RTL Verification: Test 295 | Inputs(a= 86, b= 44, c= 26, s=1) -> Output d= 3380, Expected= 3380, Status: PASS
RTL Verification: Test 296 | Inputs(a=  0, b=172, c=108, s=0) -> Output d=36720, Expected=36720, Status: PASS
RTL Verification: Test 297 | Inputs(a=160, b= 29, c=218, s=1) -> Output d=41202, Expected=41202, Status: PASS
RTL Verification: Test 298 | Inputs(a=216, b=192, c=209, s=0) -> Output d= 5016, Expected= 5016, Status: PASS
RTL Verification: Test 299 | Inputs(a= 81, b= 81, c=179, s=1) -> Output d=28998, Expected=28998, Status: PASS
RTL Verification: Test 300 | Inputs(a=126, b=128, c= 72, s=0) -> Output d=36720, Expected=36720, Status: PASS

=====================================
 SIMULATION PASSED! All 300 test cases are correct. 
=====================================
$finish called at time : 3037 ns : File "C:/Users/airlab/Documents/HDL/HW_2/VivodoUsed/pipelined/testbench.v" Line 99
