
*** Running vivado
    with args -log poker_uart.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source poker_uart.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source poker_uart.tcl -notrace
Command: link_design -top poker_uart -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4055 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/constrs_1/new/basys3_contraints.xdc]
Finished Parsing XDC File [C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.srcs/constrs_1/new/basys3_contraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 623.758 ; gain = 374.520
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.599 . Memory (MB): peak = 629.398 ; gain = 5.641

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20da7a672

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1187.312 ; gain = 557.914

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e08da8cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1187.312 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e82aca9c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1187.312 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1959 cells and removed 3178 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1573c36d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.312 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1573c36d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1187.312 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18dfd70d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1187.312 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 171755474

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1187.312 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1187.312 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 171755474

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1187.312 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 171755474

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1187.312 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 171755474

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1187.312 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1187.312 ; gain = 563.555
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1187.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file poker_uart_drc_opted.rpt -pb poker_uart_drc_opted.pb -rpx poker_uart_drc_opted.rpx
Command: report_drc -file poker_uart_drc_opted.rpt -pb poker_uart_drc_opted.pb -rpx poker_uart_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1187.312 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb8f9d32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1187.312 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1187.312 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ed30bbf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1191.105 ; gain = 3.793

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1158f8fae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1158f8fae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1264.977 ; gain = 77.664
Phase 1 Placer Initialization | Checksum: 1158f8fae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b30fdd17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1264.977 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a367dfd3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1264.977 ; gain = 77.664
Phase 2 Global Placement | Checksum: 12c3fc9ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12c3fc9ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f381e5ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bfe8bf0c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bfe8bf0c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1bfe8bf0c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 218952a86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1bf1c22dd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1ddbf5b9b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1ddbf5b9b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1adecc40c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 1264.977 ; gain = 77.664
Phase 3 Detail Placement | Checksum: 1adecc40c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 1264.977 ; gain = 77.664

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12e9f87cc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12e9f87cc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1308.805 ; gain = 121.492
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.310. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14f3ff497

Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1311.336 ; gain = 124.023
Phase 4.1 Post Commit Optimization | Checksum: 14f3ff497

Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1311.336 ; gain = 124.023

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14f3ff497

Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1311.336 ; gain = 124.023

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14f3ff497

Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1311.336 ; gain = 124.023

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 111302d34

Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1311.336 ; gain = 124.023
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 111302d34

Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 1311.336 ; gain = 124.023
Ending Placer Task | Checksum: 61e1040a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 1311.336 ; gain = 124.023
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1311.336 ; gain = 124.023
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1314.531 ; gain = 3.195
INFO: [Common 17-1381] The checkpoint 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1314.531 ; gain = 3.195
INFO: [runtcl-4] Executing : report_io -file poker_uart_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1314.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file poker_uart_utilization_placed.rpt -pb poker_uart_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1314.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file poker_uart_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1314.531 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7b07b46 ConstDB: 0 ShapeSum: 5a3088c4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a142d6d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.633 ; gain = 76.102
Post Restoration Checksum: NetGraph: fd5263f4 NumContArr: a3f072e0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a142d6d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1391.523 ; gain = 76.992

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a142d6d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1398.699 ; gain = 84.168

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a142d6d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1398.699 ; gain = 84.168
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 928d3b5a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.523 ; gain = 124.992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.084 | TNS=-917.054| WHS=-0.156 | THS=-13.977|

Phase 2 Router Initialization | Checksum: 955090af

Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1460.195 ; gain = 145.664

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12d2e67c2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1461.793 ; gain = 147.262

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3615
 Number of Nodes with overlaps = 890
 Number of Nodes with overlaps = 413
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.597 | TNS=-1332.968| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fe32b404

Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 1461.793 ; gain = 147.262

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 678
 Number of Nodes with overlaps = 196
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.414 | TNS=-1307.100| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24a4396a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:49 . Memory (MB): peak = 1461.793 ; gain = 147.262

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 847
 Number of Nodes with overlaps = 442
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.481 | TNS=-1294.021| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c0ac56c1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:56 . Memory (MB): peak = 1461.793 ; gain = 147.262
Phase 4 Rip-up And Reroute | Checksum: 1c0ac56c1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:56 . Memory (MB): peak = 1461.793 ; gain = 147.262

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d42b9a76

Time (s): cpu = 00:00:22 ; elapsed = 00:00:56 . Memory (MB): peak = 1461.793 ; gain = 147.262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.414 | TNS=-1289.891| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19c4719dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 1470.820 ; gain = 156.289

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19c4719dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 1470.820 ; gain = 156.289
Phase 5 Delay and Skew Optimization | Checksum: 19c4719dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 1470.820 ; gain = 156.289

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 128b70768

Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 1470.820 ; gain = 156.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.389 | TNS=-1196.047| WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 128b70768

Time (s): cpu = 00:00:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1470.820 ; gain = 156.289
Phase 6 Post Hold Fix | Checksum: 128b70768

Time (s): cpu = 00:00:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1470.820 ; gain = 156.289

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.19038 %
  Global Horizontal Routing Utilization  = 6.97046 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f0d84c13

Time (s): cpu = 00:00:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1470.820 ; gain = 156.289

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f0d84c13

Time (s): cpu = 00:00:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1470.820 ; gain = 156.289

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14eb79c7e

Time (s): cpu = 00:00:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1470.820 ; gain = 156.289

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.389 | TNS=-1196.047| WHS=0.082  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14eb79c7e

Time (s): cpu = 00:00:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1470.820 ; gain = 156.289
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1470.820 ; gain = 156.289

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:02 . Memory (MB): peak = 1470.820 ; gain = 156.289
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1470.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1470.820 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file poker_uart_drc_routed.rpt -pb poker_uart_drc_routed.pb -rpx poker_uart_drc_routed.rpx
Command: report_drc -file poker_uart_drc_routed.rpt -pb poker_uart_drc_routed.pb -rpx poker_uart_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file poker_uart_methodology_drc_routed.rpt -pb poker_uart_methodology_drc_routed.pb -rpx poker_uart_methodology_drc_routed.rpx
Command: report_methodology -file poker_uart_methodology_drc_routed.rpt -pb poker_uart_methodology_drc_routed.pb -rpx poker_uart_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/puach/Documents/Y2S2/EE2026/poker_uart/poker_uart.runs/impl_1/poker_uart_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file poker_uart_power_routed.rpt -pb poker_uart_power_summary_routed.pb -rpx poker_uart_power_routed.rpx
Command: report_power -file poker_uart_power_routed.rpt -pb poker_uart_power_summary_routed.pb -rpx poker_uart_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.676 ; gain = 56.855
INFO: [runtcl-4] Executing : report_route_status -file poker_uart_route_status.rpt -pb poker_uart_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file poker_uart_timing_summary_routed.rpt -pb poker_uart_timing_summary_routed.pb -rpx poker_uart_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file poker_uart_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file poker_uart_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file poker_uart_bus_skew_routed.rpt -pb poker_uart_bus_skew_routed.pb -rpx poker_uart_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force poker_uart.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 5547776 bits.
Writing bitstream ./poker_uart.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1969.930 ; gain = 437.691
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 03:08:32 2024...
