verilog work "../rtl/fpga_spi.v"
