/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [6:0] _06_;
  wire [8:0] _07_;
  wire [8:0] _08_;
  wire [39:0] _09_;
  wire [8:0] _10_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [29:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [18:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [15:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_61z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [6:0] celloutsig_0_72z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire celloutsig_0_95z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire [30:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = !(celloutsig_0_34z ? celloutsig_0_24z : celloutsig_0_26z);
  assign celloutsig_0_21z = !(celloutsig_0_1z ? celloutsig_0_7z[1] : celloutsig_0_15z);
  assign celloutsig_0_40z = ~(celloutsig_0_37z[5] | _00_);
  assign celloutsig_0_41z = ~(celloutsig_0_32z | celloutsig_0_22z);
  assign celloutsig_0_94z = ~(celloutsig_0_72z[6] | celloutsig_0_40z);
  assign celloutsig_1_0z = ~(in_data[119] | in_data[179]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z | celloutsig_1_0z);
  assign celloutsig_1_14z = ~(celloutsig_1_11z | celloutsig_1_10z);
  assign celloutsig_0_3z = ~celloutsig_0_1z;
  assign celloutsig_0_4z = ~_01_;
  assign celloutsig_0_70z = ~celloutsig_0_31z[0];
  assign celloutsig_0_82z = ~celloutsig_0_26z;
  assign celloutsig_1_2z = ~celloutsig_1_1z[5];
  assign celloutsig_1_11z = ~celloutsig_1_1z[1];
  assign celloutsig_0_17z = ~_02_;
  assign celloutsig_0_25z = ~celloutsig_0_14z[29];
  assign celloutsig_0_32z = ~((celloutsig_0_31z[1] | celloutsig_0_31z[2]) & celloutsig_0_8z);
  assign celloutsig_0_34z = ~((celloutsig_0_31z[0] | celloutsig_0_6z[1]) & celloutsig_0_33z[2]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_1z[1]) & celloutsig_1_2z);
  assign celloutsig_0_10z = ~((celloutsig_0_8z | celloutsig_0_3z) & (_04_ | celloutsig_0_9z[7]));
  assign celloutsig_0_29z = _05_ | ~(celloutsig_0_11z);
  assign celloutsig_0_5z = { _06_[6:5], _00_, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } + in_data[12:6];
  assign celloutsig_1_1z = { in_data[165:164], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } + in_data[150:145];
  assign celloutsig_0_23z = celloutsig_0_7z + { celloutsig_0_18z[7:6], celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_26z, _03_, _07_[6:5], celloutsig_0_22z, celloutsig_0_15z, _03_, _07_[6:5] } + { _01_, _08_[7:5], _06_[6:5], _00_, _08_[1:0] };
  reg [9:0] _36_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _36_ <= 10'h000;
    else _36_ <= in_data[26:17];
  assign { _01_, _08_[7:5], _06_[6:5], _00_, _08_[1:0], _04_ } = _36_;
  reg [8:0] _37_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _37_ <= 9'h000;
    else _37_ <= { celloutsig_0_6z[0], celloutsig_0_10z, celloutsig_0_6z };
  assign { _10_[8], _05_, _02_, _09_[37:32] } = _37_;
  reg [2:0] _38_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _38_ <= 3'h0;
    else _38_ <= celloutsig_0_5z[4:2];
  assign { _03_, _07_[6:5] } = _38_;
  assign celloutsig_0_9z = { _08_[5], _06_[6:5], _00_, _08_[1:0], _04_, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z } / { 1'h1, celloutsig_0_6z[5:3], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_28z = celloutsig_0_18z[6:0] / { 1'h1, _02_, _09_[37:33] };
  assign celloutsig_0_36z = celloutsig_0_7z === { _01_, _08_[7], celloutsig_0_34z };
  assign celloutsig_1_10z = celloutsig_1_9z[3:1] >= celloutsig_1_1z[5:3];
  assign celloutsig_0_71z = celloutsig_0_14z[26:18] > { celloutsig_0_41z, celloutsig_0_15z, celloutsig_0_33z };
  assign celloutsig_0_8z = { in_data[64:61], celloutsig_0_3z } > in_data[69:65];
  assign celloutsig_0_13z = { _04_, celloutsig_0_2z, celloutsig_0_2z } > { _02_, _09_[37:36] };
  assign celloutsig_0_15z = { _05_, _02_, _09_[37:34] } > { celloutsig_0_14z[16], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_95z = { celloutsig_0_43z[13:10], celloutsig_0_71z } <= { celloutsig_0_37z[4:2], celloutsig_0_82z, celloutsig_0_24z };
  assign celloutsig_1_4z = { in_data[124:118], celloutsig_1_0z, celloutsig_1_3z } <= { in_data[137], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_24z = celloutsig_0_13z & ~(celloutsig_0_17z);
  assign celloutsig_0_2z = _04_ & ~(celloutsig_0_1z);
  assign celloutsig_0_31z = { _10_[8], _05_, _02_ } % { 1'h1, celloutsig_0_19z[4:3] };
  assign celloutsig_0_37z = celloutsig_0_5z % { 1'h1, celloutsig_0_6z[5:1], celloutsig_0_8z };
  assign celloutsig_0_61z = { celloutsig_0_39z[2:0], celloutsig_0_4z } % { 1'h1, celloutsig_0_28z[4:2] };
  assign celloutsig_1_8z = in_data[185:182] % { 1'h1, celloutsig_1_1z[3:1] };
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_39z = celloutsig_0_9z[10:7] % { 1'h1, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_16z };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, _00_, _08_[1] };
  assign celloutsig_1_15z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_14z } % { 1'h1, in_data[124:120], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_6z = in_data[188:173] !== { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_9z[11:8], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z } !== { _08_[6:5], _06_[6:5], _00_, celloutsig_0_3z, _01_, _08_[7:5], _06_[6:5], _00_, _08_[1:0], _04_, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[39:31] !== { _08_[7:5], _06_[6:5], _00_, _08_[1:0], _04_ };
  assign celloutsig_0_27z = { celloutsig_0_21z, celloutsig_0_18z, _03_, _07_[6:5], _07_[5] } !== { in_data[82:64], celloutsig_0_23z, celloutsig_0_23z[2], celloutsig_0_22z };
  assign celloutsig_1_7z = ~^ in_data[138:130];
  assign celloutsig_0_22z = ^ celloutsig_0_14z[16:9];
  assign celloutsig_0_33z = { celloutsig_0_30z[6:1], celloutsig_0_21z } << { celloutsig_0_14z[24:20], celloutsig_0_22z, celloutsig_0_29z };
  assign celloutsig_0_14z = in_data[59:30] << { in_data[85:57], celloutsig_0_3z };
  assign celloutsig_0_6z = { _08_[5], _06_[6:5], _00_, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z } - { celloutsig_0_5z[6:1], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_1z[5:1], celloutsig_1_10z } - in_data[144:139];
  assign celloutsig_0_18z = { _09_[37:32], _01_, _08_[7:5], _06_[6:5], _00_, _08_[1:0], _04_, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_2z } - { celloutsig_0_5z[5:1], celloutsig_0_3z, celloutsig_0_15z, _01_, _08_[7:5], _06_[6:5], _00_, _08_[1:0], _04_, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_43z = { _05_, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_41z, celloutsig_0_13z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_15z } ^ { celloutsig_0_18z[9:7], celloutsig_0_17z, celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_36z };
  assign celloutsig_0_72z = { _08_[5], _06_[6:5], _00_, _08_[1:0], celloutsig_0_22z } ^ { celloutsig_0_39z[2], celloutsig_0_4z, celloutsig_0_61z, celloutsig_0_70z };
  assign celloutsig_1_19z = { in_data[135:114], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_10z } ^ { in_data[190:183], celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_15z };
  assign celloutsig_0_19z = { celloutsig_0_18z[13:7], celloutsig_0_4z } ^ { celloutsig_0_18z[5:2], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_16z = ~((celloutsig_0_6z[5] & celloutsig_0_3z) | celloutsig_0_15z);
  assign celloutsig_0_26z = ~((celloutsig_0_15z & celloutsig_0_11z) | celloutsig_0_5z[3]);
  assign _06_[4:0] = { _00_, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _07_[8:7], _07_[4:0] } = { celloutsig_0_26z, _03_, celloutsig_0_22z, celloutsig_0_15z, _03_, _07_[6:5] };
  assign { _08_[8], _08_[4:2] } = { _01_, _06_[6:5], _00_ };
  assign { _09_[39:38], _09_[31:25], _09_[22:21], _09_[19:0] } = { _05_, _02_, celloutsig_0_6z, celloutsig_0_34z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_31z, _01_, _08_[7:5], _06_[6:5], _00_, _08_[1:0], _04_ };
  assign _10_[7:0] = { _05_, _02_, _09_[37:32] };
  assign { out_data[133:128], out_data[126:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
