// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/19/2020 17:50:37"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DigitalLife (
	reset,
	clock,
	natural_out_hex,
	natural_out,
	even_out,
	odd_out,
	natural_out_encoded,
	even_out_encoded,
	odd_out_encoded);
input 	reset;
input 	clock;
output 	[3:0] natural_out_hex;
output 	[3:0] natural_out;
output 	[3:0] even_out;
output 	[3:0] odd_out;
output 	[6:0] natural_out_encoded;
output 	[6:0] even_out_encoded;
output 	[6:0] odd_out_encoded;

// Design Ports Information
// clock	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// natural_out_hex[0]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_hex[1]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_hex[2]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_hex[3]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out[0]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out[1]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out[2]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out[3]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// even_out[0]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// even_out[1]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// even_out[2]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// even_out[3]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// odd_out[0]	=>  Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// odd_out[1]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// odd_out[2]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// odd_out[3]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded[0]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded[1]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded[2]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded[3]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded[4]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded[5]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded[6]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// even_out_encoded[0]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// even_out_encoded[1]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// even_out_encoded[2]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// even_out_encoded[3]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// even_out_encoded[4]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// even_out_encoded[5]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// even_out_encoded[6]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// odd_out_encoded[0]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// odd_out_encoded[1]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// odd_out_encoded[2]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// odd_out_encoded[3]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// odd_out_encoded[4]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// odd_out_encoded[5]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// odd_out_encoded[6]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock~combout ;
wire \reset~combout ;
wire \Add4~0_combout ;
wire \Add4~2 ;
wire \Add4~155_combout ;
wire \Add4~157 ;
wire \Add4~157COUT1_186 ;
wire \Add4~150_combout ;
wire \Add4~152 ;
wire \Add4~152COUT1_188 ;
wire \Add4~145_combout ;
wire \Add4~147 ;
wire \Add4~147COUT1_190 ;
wire \Add4~140_combout ;
wire \Add4~142 ;
wire \Add4~142COUT1_192 ;
wire \Add4~135_combout ;
wire \Add4~137 ;
wire \Add4~130_combout ;
wire \Add4~132 ;
wire \Add4~132COUT1_194 ;
wire \Add4~125_combout ;
wire \Add4~127 ;
wire \Add4~127COUT1_196 ;
wire \Add4~120_combout ;
wire \Equal0~8 ;
wire \Equal0~9 ;
wire \Add4~122 ;
wire \Add4~122COUT1_198 ;
wire \Add4~105_combout ;
wire \Add4~107 ;
wire \Add4~107COUT1_200 ;
wire \Add4~100_combout ;
wire \Add4~102 ;
wire \Add4~95_combout ;
wire \Add4~97 ;
wire \Add4~97COUT1_202 ;
wire \Add4~90_combout ;
wire \Add4~92 ;
wire \Add4~92COUT1_204 ;
wire \Add4~115_combout ;
wire \Equal0~6 ;
wire \Add4~117 ;
wire \Add4~117COUT1_206 ;
wire \Add4~112 ;
wire \Add4~112COUT1_208 ;
wire \Add4~85_combout ;
wire \Add4~87 ;
wire \Add4~80_combout ;
wire \Equal0~5 ;
wire \Add4~110_combout ;
wire \Equal0~7 ;
wire \Add4~82 ;
wire \Add4~82COUT1_210 ;
wire \Add4~75_combout ;
wire \Add4~77 ;
wire \Add4~77COUT1_212 ;
wire \Add4~70_combout ;
wire \Add4~72 ;
wire \Add4~72COUT1_214 ;
wire \Add4~65_combout ;
wire \Add4~67 ;
wire \Add4~67COUT1_216 ;
wire \Add4~60_combout ;
wire \Add4~62 ;
wire \Add4~55_combout ;
wire \Add4~57 ;
wire \Add4~57COUT1_218 ;
wire \Add4~50_combout ;
wire \Add4~52 ;
wire \Add4~52COUT1_220 ;
wire \Add4~45_combout ;
wire \Add4~47 ;
wire \Add4~47COUT1_222 ;
wire \Add4~40_combout ;
wire \Equal0~2 ;
wire \Add4~42 ;
wire \Add4~42COUT1_224 ;
wire \Add4~35_combout ;
wire \Add4~37 ;
wire \Add4~30_combout ;
wire \Add4~32 ;
wire \Add4~32COUT1_226 ;
wire \Add4~25_combout ;
wire \Add4~27 ;
wire \Add4~27COUT1_228 ;
wire \Add4~20_combout ;
wire \Equal0~1 ;
wire \Add4~22 ;
wire \Add4~22COUT1_230 ;
wire \Add4~15_combout ;
wire \Add4~17 ;
wire \Add4~17COUT1_232 ;
wire \Add4~10_combout ;
wire \Add4~12 ;
wire \Add4~5_combout ;
wire \Equal0~0 ;
wire \Equal0~3 ;
wire \Equal0~4_combout ;
wire \Equal0~10_combout ;
wire \natural_out_hex[0]~reg0_regout ;
wire \natural_out_hex[1]~reg0_regout ;
wire \natural_out_hex[2]~reg0_regout ;
wire \natural_seq_hex[1]~2_combout ;
wire \natural_out_hex[3]~reg0_regout ;
wire \natural_out[0]~reg0_regout ;
wire \natural_out[1]~reg0_regout ;
wire \natural_out[2]~reg0_regout ;
wire \natural_out[3]~reg0_regout ;
wire \even_out[1]~reg0_regout ;
wire \even_out[2]~reg0_regout ;
wire \even_out[3]~reg0_regout ;
wire \odd_out[1]~reg0_regout ;
wire \odd_out[2]~reg0_regout ;
wire \odd_out[3]~reg0_regout ;
wire \natural_out_encoded[0]~reg0_regout ;
wire \Mux5~0_combout ;
wire \natural_out_encoded[1]~reg0_regout ;
wire \Mux4~0_combout ;
wire \natural_out_encoded[2]~reg0_regout ;
wire \Mux3~0_combout ;
wire \natural_out_encoded[3]~reg0_regout ;
wire \Mux2~0_combout ;
wire \natural_out_encoded[4]~reg0_regout ;
wire \Mux1~0_combout ;
wire \natural_out_encoded[5]~reg0_regout ;
wire \Mux0~0_combout ;
wire \natural_out_encoded[6]~reg0_regout ;
wire \even_out_encoded[0]~reg0_regout ;
wire \Mux14~0_combout ;
wire \even_out_encoded[1]~reg0_regout ;
wire \Mux12~0_combout ;
wire \even_out_encoded[2]~reg0_regout ;
wire \even_out_encoded[3]~reg0_regout ;
wire \even_out_encoded[4]~reg0_regout ;
wire \even_out_encoded[5]~reg0_regout ;
wire \even_out_encoded[6]~reg0_regout ;
wire \odd_out_encoded[0]~reg0_regout ;
wire \odd_out_encoded[1]~reg0_regout ;
wire \Mux10~0 ;
wire \odd_out_encoded[3]~reg0_regout ;
wire \odd_out_encoded[4]~reg0_regout ;
wire \odd_out_encoded[5]~reg0_regout ;
wire \Mux15~0 ;
wire \odd_out_encoded[6]~reg0_regout ;
wire [3:0] natural_seq;
wire [3:0] even_seq;
wire [3:0] natural_seq_hex;
wire [31:0] clock_cycle;


// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clock~combout ),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reset~combout ),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxii_lcell \Add4~0 (
// Equation(s):
// \Add4~0_combout  = ((!clock_cycle[0]))
// \Add4~2  = CARRY(((clock_cycle[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~0_combout ),
	.regout(),
	.cout(\Add4~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~0 .lut_mask = "33cc";
defparam \Add4~0 .operation_mode = "arithmetic";
defparam \Add4~0 .output_mode = "comb_only";
defparam \Add4~0 .register_cascade_mode = "off";
defparam \Add4~0 .sum_lutc_input = "datac";
defparam \Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxii_lcell \clock_cycle[0] (
// Equation(s):
// clock_cycle[0] = DFFEAS((((!\Equal0~10_combout  & \Add4~0_combout ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~10_combout ),
	.datad(\Add4~0_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[0] .lut_mask = "0f00";
defparam \clock_cycle[0] .operation_mode = "normal";
defparam \clock_cycle[0] .output_mode = "reg_only";
defparam \clock_cycle[0] .register_cascade_mode = "off";
defparam \clock_cycle[0] .sum_lutc_input = "datac";
defparam \clock_cycle[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxii_lcell \Add4~155 (
// Equation(s):
// \Add4~155_combout  = clock_cycle[1] $ ((((\Add4~2 ))))
// \Add4~157  = CARRY(((!\Add4~2 )) # (!clock_cycle[1]))
// \Add4~157COUT1_186  = CARRY(((!\Add4~2 )) # (!clock_cycle[1]))

	.clk(gnd),
	.dataa(clock_cycle[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~155_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~157 ),
	.cout1(\Add4~157COUT1_186 ));
// synopsys translate_off
defparam \Add4~155 .cin_used = "true";
defparam \Add4~155 .lut_mask = "5a5f";
defparam \Add4~155 .operation_mode = "arithmetic";
defparam \Add4~155 .output_mode = "comb_only";
defparam \Add4~155 .register_cascade_mode = "off";
defparam \Add4~155 .sum_lutc_input = "cin";
defparam \Add4~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N3
maxii_lcell \clock_cycle[1] (
// Equation(s):
// clock_cycle[1] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~155_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~155_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[1] .lut_mask = "0000";
defparam \clock_cycle[1] .operation_mode = "normal";
defparam \clock_cycle[1] .output_mode = "reg_only";
defparam \clock_cycle[1] .register_cascade_mode = "off";
defparam \clock_cycle[1] .sum_lutc_input = "datac";
defparam \clock_cycle[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxii_lcell \Add4~150 (
// Equation(s):
// \Add4~150_combout  = (clock_cycle[2] $ ((!(!\Add4~2  & \Add4~157 ) # (\Add4~2  & \Add4~157COUT1_186 ))))
// \Add4~152  = CARRY(((clock_cycle[2] & !\Add4~157 )))
// \Add4~152COUT1_188  = CARRY(((clock_cycle[2] & !\Add4~157COUT1_186 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~2 ),
	.cin0(\Add4~157 ),
	.cin1(\Add4~157COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~150_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~152 ),
	.cout1(\Add4~152COUT1_188 ));
// synopsys translate_off
defparam \Add4~150 .cin0_used = "true";
defparam \Add4~150 .cin1_used = "true";
defparam \Add4~150 .cin_used = "true";
defparam \Add4~150 .lut_mask = "c30c";
defparam \Add4~150 .operation_mode = "arithmetic";
defparam \Add4~150 .output_mode = "comb_only";
defparam \Add4~150 .register_cascade_mode = "off";
defparam \Add4~150 .sum_lutc_input = "cin";
defparam \Add4~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N0
maxii_lcell \clock_cycle[2] (
// Equation(s):
// clock_cycle[2] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~150_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~150_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[2] .lut_mask = "0000";
defparam \clock_cycle[2] .operation_mode = "normal";
defparam \clock_cycle[2] .output_mode = "reg_only";
defparam \clock_cycle[2] .register_cascade_mode = "off";
defparam \clock_cycle[2] .sum_lutc_input = "datac";
defparam \clock_cycle[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxii_lcell \Add4~145 (
// Equation(s):
// \Add4~145_combout  = (clock_cycle[3] $ (((!\Add4~2  & \Add4~152 ) # (\Add4~2  & \Add4~152COUT1_188 ))))
// \Add4~147  = CARRY(((!\Add4~152 ) # (!clock_cycle[3])))
// \Add4~147COUT1_190  = CARRY(((!\Add4~152COUT1_188 ) # (!clock_cycle[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~2 ),
	.cin0(\Add4~152 ),
	.cin1(\Add4~152COUT1_188 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~145_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~147 ),
	.cout1(\Add4~147COUT1_190 ));
// synopsys translate_off
defparam \Add4~145 .cin0_used = "true";
defparam \Add4~145 .cin1_used = "true";
defparam \Add4~145 .cin_used = "true";
defparam \Add4~145 .lut_mask = "3c3f";
defparam \Add4~145 .operation_mode = "arithmetic";
defparam \Add4~145 .output_mode = "comb_only";
defparam \Add4~145 .register_cascade_mode = "off";
defparam \Add4~145 .sum_lutc_input = "cin";
defparam \Add4~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \clock_cycle[3] (
// Equation(s):
// clock_cycle[3] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~145_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~145_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[3] .lut_mask = "0000";
defparam \clock_cycle[3] .operation_mode = "normal";
defparam \clock_cycle[3] .output_mode = "reg_only";
defparam \clock_cycle[3] .register_cascade_mode = "off";
defparam \clock_cycle[3] .sum_lutc_input = "datac";
defparam \clock_cycle[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxii_lcell \Add4~140 (
// Equation(s):
// \Add4~140_combout  = (clock_cycle[4] $ ((!(!\Add4~2  & \Add4~147 ) # (\Add4~2  & \Add4~147COUT1_190 ))))
// \Add4~142  = CARRY(((clock_cycle[4] & !\Add4~147 )))
// \Add4~142COUT1_192  = CARRY(((clock_cycle[4] & !\Add4~147COUT1_190 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~2 ),
	.cin0(\Add4~147 ),
	.cin1(\Add4~147COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~140_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~142 ),
	.cout1(\Add4~142COUT1_192 ));
// synopsys translate_off
defparam \Add4~140 .cin0_used = "true";
defparam \Add4~140 .cin1_used = "true";
defparam \Add4~140 .cin_used = "true";
defparam \Add4~140 .lut_mask = "c30c";
defparam \Add4~140 .operation_mode = "arithmetic";
defparam \Add4~140 .output_mode = "comb_only";
defparam \Add4~140 .register_cascade_mode = "off";
defparam \Add4~140 .sum_lutc_input = "cin";
defparam \Add4~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N1
maxii_lcell \clock_cycle[4] (
// Equation(s):
// \Equal0~9  = (!clock_cycle[1] & (!clock_cycle[3] & (!clock_cycle[4] & !clock_cycle[2])))
// clock_cycle[4] = DFFEAS(\Equal0~9 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~140_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[1]),
	.datab(clock_cycle[3]),
	.datac(\Add4~140_combout ),
	.datad(clock_cycle[2]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~9 ),
	.regout(clock_cycle[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[4] .lut_mask = "0001";
defparam \clock_cycle[4] .operation_mode = "normal";
defparam \clock_cycle[4] .output_mode = "reg_and_comb";
defparam \clock_cycle[4] .register_cascade_mode = "off";
defparam \clock_cycle[4] .sum_lutc_input = "qfbk";
defparam \clock_cycle[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxii_lcell \Add4~135 (
// Equation(s):
// \Add4~135_combout  = (clock_cycle[5] $ (((!\Add4~2  & \Add4~142 ) # (\Add4~2  & \Add4~142COUT1_192 ))))
// \Add4~137  = CARRY(((!\Add4~142COUT1_192 ) # (!clock_cycle[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~2 ),
	.cin0(\Add4~142 ),
	.cin1(\Add4~142COUT1_192 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~135_combout ),
	.regout(),
	.cout(\Add4~137 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~135 .cin0_used = "true";
defparam \Add4~135 .cin1_used = "true";
defparam \Add4~135 .cin_used = "true";
defparam \Add4~135 .lut_mask = "3c3f";
defparam \Add4~135 .operation_mode = "arithmetic";
defparam \Add4~135 .output_mode = "comb_only";
defparam \Add4~135 .register_cascade_mode = "off";
defparam \Add4~135 .sum_lutc_input = "cin";
defparam \Add4~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \clock_cycle[5] (
// Equation(s):
// clock_cycle[5] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~135_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~135_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[5] .lut_mask = "0000";
defparam \clock_cycle[5] .operation_mode = "normal";
defparam \clock_cycle[5] .output_mode = "reg_only";
defparam \clock_cycle[5] .register_cascade_mode = "off";
defparam \clock_cycle[5] .sum_lutc_input = "datac";
defparam \clock_cycle[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \Add4~130 (
// Equation(s):
// \Add4~130_combout  = (clock_cycle[6] $ ((!\Add4~137 )))
// \Add4~132  = CARRY(((clock_cycle[6] & !\Add4~137 )))
// \Add4~132COUT1_194  = CARRY(((clock_cycle[6] & !\Add4~137 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~137 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~130_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~132 ),
	.cout1(\Add4~132COUT1_194 ));
// synopsys translate_off
defparam \Add4~130 .cin_used = "true";
defparam \Add4~130 .lut_mask = "c30c";
defparam \Add4~130 .operation_mode = "arithmetic";
defparam \Add4~130 .output_mode = "comb_only";
defparam \Add4~130 .register_cascade_mode = "off";
defparam \Add4~130 .sum_lutc_input = "cin";
defparam \Add4~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \clock_cycle[6] (
// Equation(s):
// clock_cycle[6] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~130_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~130_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[6] .lut_mask = "0000";
defparam \clock_cycle[6] .operation_mode = "normal";
defparam \clock_cycle[6] .output_mode = "reg_only";
defparam \clock_cycle[6] .register_cascade_mode = "off";
defparam \clock_cycle[6] .sum_lutc_input = "datac";
defparam \clock_cycle[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxii_lcell \Add4~125 (
// Equation(s):
// \Add4~125_combout  = (clock_cycle[7] $ (((!\Add4~137  & \Add4~132 ) # (\Add4~137  & \Add4~132COUT1_194 ))))
// \Add4~127  = CARRY(((!\Add4~132 ) # (!clock_cycle[7])))
// \Add4~127COUT1_196  = CARRY(((!\Add4~132COUT1_194 ) # (!clock_cycle[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~137 ),
	.cin0(\Add4~132 ),
	.cin1(\Add4~132COUT1_194 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~125_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~127 ),
	.cout1(\Add4~127COUT1_196 ));
// synopsys translate_off
defparam \Add4~125 .cin0_used = "true";
defparam \Add4~125 .cin1_used = "true";
defparam \Add4~125 .cin_used = "true";
defparam \Add4~125 .lut_mask = "3c3f";
defparam \Add4~125 .operation_mode = "arithmetic";
defparam \Add4~125 .output_mode = "comb_only";
defparam \Add4~125 .register_cascade_mode = "off";
defparam \Add4~125 .sum_lutc_input = "cin";
defparam \Add4~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxii_lcell \clock_cycle[7] (
// Equation(s):
// clock_cycle[7] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~125_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~125_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[7] .lut_mask = "0000";
defparam \clock_cycle[7] .operation_mode = "normal";
defparam \clock_cycle[7] .output_mode = "reg_only";
defparam \clock_cycle[7] .register_cascade_mode = "off";
defparam \clock_cycle[7] .sum_lutc_input = "datac";
defparam \clock_cycle[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxii_lcell \clock_cycle[8] (
// Equation(s):
// \Equal0~8  = (!clock_cycle[7] & (!clock_cycle[6] & (!clock_cycle[8] & !clock_cycle[5])))
// clock_cycle[8] = DFFEAS(\Equal0~8 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~120_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[7]),
	.datab(clock_cycle[6]),
	.datac(\Add4~120_combout ),
	.datad(clock_cycle[5]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~8 ),
	.regout(clock_cycle[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[8] .lut_mask = "0001";
defparam \clock_cycle[8] .operation_mode = "normal";
defparam \clock_cycle[8] .output_mode = "reg_and_comb";
defparam \clock_cycle[8] .register_cascade_mode = "off";
defparam \clock_cycle[8] .sum_lutc_input = "qfbk";
defparam \clock_cycle[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \Add4~120 (
// Equation(s):
// \Add4~120_combout  = clock_cycle[8] $ ((((!(!\Add4~137  & \Add4~127 ) # (\Add4~137  & \Add4~127COUT1_196 )))))
// \Add4~122  = CARRY((clock_cycle[8] & ((!\Add4~127 ))))
// \Add4~122COUT1_198  = CARRY((clock_cycle[8] & ((!\Add4~127COUT1_196 ))))

	.clk(gnd),
	.dataa(clock_cycle[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~137 ),
	.cin0(\Add4~127 ),
	.cin1(\Add4~127COUT1_196 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~122 ),
	.cout1(\Add4~122COUT1_198 ));
// synopsys translate_off
defparam \Add4~120 .cin0_used = "true";
defparam \Add4~120 .cin1_used = "true";
defparam \Add4~120 .cin_used = "true";
defparam \Add4~120 .lut_mask = "a50a";
defparam \Add4~120 .operation_mode = "arithmetic";
defparam \Add4~120 .output_mode = "comb_only";
defparam \Add4~120 .register_cascade_mode = "off";
defparam \Add4~120 .sum_lutc_input = "cin";
defparam \Add4~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \Add4~105 (
// Equation(s):
// \Add4~105_combout  = (clock_cycle[9] $ (((!\Add4~137  & \Add4~122 ) # (\Add4~137  & \Add4~122COUT1_198 ))))
// \Add4~107  = CARRY(((!\Add4~122 ) # (!clock_cycle[9])))
// \Add4~107COUT1_200  = CARRY(((!\Add4~122COUT1_198 ) # (!clock_cycle[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~137 ),
	.cin0(\Add4~122 ),
	.cin1(\Add4~122COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~107 ),
	.cout1(\Add4~107COUT1_200 ));
// synopsys translate_off
defparam \Add4~105 .cin0_used = "true";
defparam \Add4~105 .cin1_used = "true";
defparam \Add4~105 .cin_used = "true";
defparam \Add4~105 .lut_mask = "3c3f";
defparam \Add4~105 .operation_mode = "arithmetic";
defparam \Add4~105 .output_mode = "comb_only";
defparam \Add4~105 .register_cascade_mode = "off";
defparam \Add4~105 .sum_lutc_input = "cin";
defparam \Add4~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxii_lcell \clock_cycle[9] (
// Equation(s):
// clock_cycle[9] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~105_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~105_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[9] .lut_mask = "0000";
defparam \clock_cycle[9] .operation_mode = "normal";
defparam \clock_cycle[9] .output_mode = "reg_only";
defparam \clock_cycle[9] .register_cascade_mode = "off";
defparam \clock_cycle[9] .sum_lutc_input = "datac";
defparam \clock_cycle[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \Add4~100 (
// Equation(s):
// \Add4~100_combout  = (clock_cycle[10] $ ((!(!\Add4~137  & \Add4~107 ) # (\Add4~137  & \Add4~107COUT1_200 ))))
// \Add4~102  = CARRY(((clock_cycle[10] & !\Add4~107COUT1_200 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~137 ),
	.cin0(\Add4~107 ),
	.cin1(\Add4~107COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~100_combout ),
	.regout(),
	.cout(\Add4~102 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~100 .cin0_used = "true";
defparam \Add4~100 .cin1_used = "true";
defparam \Add4~100 .cin_used = "true";
defparam \Add4~100 .lut_mask = "c30c";
defparam \Add4~100 .operation_mode = "arithmetic";
defparam \Add4~100 .output_mode = "comb_only";
defparam \Add4~100 .register_cascade_mode = "off";
defparam \Add4~100 .sum_lutc_input = "cin";
defparam \Add4~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N3
maxii_lcell \clock_cycle[10] (
// Equation(s):
// clock_cycle[10] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~100_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~100_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[10] .lut_mask = "0000";
defparam \clock_cycle[10] .operation_mode = "normal";
defparam \clock_cycle[10] .output_mode = "reg_only";
defparam \clock_cycle[10] .register_cascade_mode = "off";
defparam \clock_cycle[10] .sum_lutc_input = "datac";
defparam \clock_cycle[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \Add4~95 (
// Equation(s):
// \Add4~95_combout  = (clock_cycle[11] $ ((\Add4~102 )))
// \Add4~97  = CARRY(((!\Add4~102 ) # (!clock_cycle[11])))
// \Add4~97COUT1_202  = CARRY(((!\Add4~102 ) # (!clock_cycle[11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~102 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~97 ),
	.cout1(\Add4~97COUT1_202 ));
// synopsys translate_off
defparam \Add4~95 .cin_used = "true";
defparam \Add4~95 .lut_mask = "3c3f";
defparam \Add4~95 .operation_mode = "arithmetic";
defparam \Add4~95 .output_mode = "comb_only";
defparam \Add4~95 .register_cascade_mode = "off";
defparam \Add4~95 .sum_lutc_input = "cin";
defparam \Add4~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
maxii_lcell \clock_cycle[11] (
// Equation(s):
// clock_cycle[11] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~95_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~95_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[11] .lut_mask = "0000";
defparam \clock_cycle[11] .operation_mode = "normal";
defparam \clock_cycle[11] .output_mode = "reg_only";
defparam \clock_cycle[11] .register_cascade_mode = "off";
defparam \clock_cycle[11] .sum_lutc_input = "datac";
defparam \clock_cycle[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \Add4~90 (
// Equation(s):
// \Add4~90_combout  = (clock_cycle[12] $ ((!(!\Add4~102  & \Add4~97 ) # (\Add4~102  & \Add4~97COUT1_202 ))))
// \Add4~92  = CARRY(((clock_cycle[12] & !\Add4~97 )))
// \Add4~92COUT1_204  = CARRY(((clock_cycle[12] & !\Add4~97COUT1_202 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~102 ),
	.cin0(\Add4~97 ),
	.cin1(\Add4~97COUT1_202 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~92 ),
	.cout1(\Add4~92COUT1_204 ));
// synopsys translate_off
defparam \Add4~90 .cin0_used = "true";
defparam \Add4~90 .cin1_used = "true";
defparam \Add4~90 .cin_used = "true";
defparam \Add4~90 .lut_mask = "c30c";
defparam \Add4~90 .operation_mode = "arithmetic";
defparam \Add4~90 .output_mode = "comb_only";
defparam \Add4~90 .register_cascade_mode = "off";
defparam \Add4~90 .sum_lutc_input = "cin";
defparam \Add4~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N5
maxii_lcell \clock_cycle[12] (
// Equation(s):
// \Equal0~6  = (!clock_cycle[9] & (!clock_cycle[11] & (!clock_cycle[12] & !clock_cycle[10])))
// clock_cycle[12] = DFFEAS(\Equal0~6 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~90_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[9]),
	.datab(clock_cycle[11]),
	.datac(\Add4~90_combout ),
	.datad(clock_cycle[10]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~6 ),
	.regout(clock_cycle[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[12] .lut_mask = "0001";
defparam \clock_cycle[12] .operation_mode = "normal";
defparam \clock_cycle[12] .output_mode = "reg_and_comb";
defparam \clock_cycle[12] .register_cascade_mode = "off";
defparam \clock_cycle[12] .sum_lutc_input = "qfbk";
defparam \clock_cycle[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \Add4~115 (
// Equation(s):
// \Add4~115_combout  = (clock_cycle[13] $ (((!\Add4~102  & \Add4~92 ) # (\Add4~102  & \Add4~92COUT1_204 ))))
// \Add4~117  = CARRY(((!\Add4~92 ) # (!clock_cycle[13])))
// \Add4~117COUT1_206  = CARRY(((!\Add4~92COUT1_204 ) # (!clock_cycle[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~102 ),
	.cin0(\Add4~92 ),
	.cin1(\Add4~92COUT1_204 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~117 ),
	.cout1(\Add4~117COUT1_206 ));
// synopsys translate_off
defparam \Add4~115 .cin0_used = "true";
defparam \Add4~115 .cin1_used = "true";
defparam \Add4~115 .cin_used = "true";
defparam \Add4~115 .lut_mask = "3c3f";
defparam \Add4~115 .operation_mode = "arithmetic";
defparam \Add4~115 .output_mode = "comb_only";
defparam \Add4~115 .register_cascade_mode = "off";
defparam \Add4~115 .sum_lutc_input = "cin";
defparam \Add4~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \clock_cycle[13] (
// Equation(s):
// clock_cycle[13] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~115_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~115_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[13] .lut_mask = "0000";
defparam \clock_cycle[13] .operation_mode = "normal";
defparam \clock_cycle[13] .output_mode = "reg_only";
defparam \clock_cycle[13] .register_cascade_mode = "off";
defparam \clock_cycle[13] .sum_lutc_input = "datac";
defparam \clock_cycle[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \Add4~110 (
// Equation(s):
// \Add4~110_combout  = (clock_cycle[14] $ ((!(!\Add4~102  & \Add4~117 ) # (\Add4~102  & \Add4~117COUT1_206 ))))
// \Add4~112  = CARRY(((clock_cycle[14] & !\Add4~117 )))
// \Add4~112COUT1_208  = CARRY(((clock_cycle[14] & !\Add4~117COUT1_206 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~102 ),
	.cin0(\Add4~117 ),
	.cin1(\Add4~117COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~112 ),
	.cout1(\Add4~112COUT1_208 ));
// synopsys translate_off
defparam \Add4~110 .cin0_used = "true";
defparam \Add4~110 .cin1_used = "true";
defparam \Add4~110 .cin_used = "true";
defparam \Add4~110 .lut_mask = "c30c";
defparam \Add4~110 .operation_mode = "arithmetic";
defparam \Add4~110 .output_mode = "comb_only";
defparam \Add4~110 .register_cascade_mode = "off";
defparam \Add4~110 .sum_lutc_input = "cin";
defparam \Add4~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \Add4~85 (
// Equation(s):
// \Add4~85_combout  = (clock_cycle[15] $ (((!\Add4~102  & \Add4~112 ) # (\Add4~102  & \Add4~112COUT1_208 ))))
// \Add4~87  = CARRY(((!\Add4~112COUT1_208 ) # (!clock_cycle[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~102 ),
	.cin0(\Add4~112 ),
	.cin1(\Add4~112COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~85_combout ),
	.regout(),
	.cout(\Add4~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~85 .cin0_used = "true";
defparam \Add4~85 .cin1_used = "true";
defparam \Add4~85 .cin_used = "true";
defparam \Add4~85 .lut_mask = "3c3f";
defparam \Add4~85 .operation_mode = "arithmetic";
defparam \Add4~85 .output_mode = "comb_only";
defparam \Add4~85 .register_cascade_mode = "off";
defparam \Add4~85 .sum_lutc_input = "cin";
defparam \Add4~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N8
maxii_lcell \clock_cycle[15] (
// Equation(s):
// clock_cycle[15] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~85_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~85_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[15] .lut_mask = "0000";
defparam \clock_cycle[15] .operation_mode = "normal";
defparam \clock_cycle[15] .output_mode = "reg_only";
defparam \clock_cycle[15] .register_cascade_mode = "off";
defparam \clock_cycle[15] .sum_lutc_input = "datac";
defparam \clock_cycle[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \clock_cycle[16] (
// Equation(s):
// \Equal0~5  = (((!clock_cycle[16] & !clock_cycle[15])))
// clock_cycle[16] = DFFEAS(\Equal0~5 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~80_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~80_combout ),
	.datad(clock_cycle[15]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~5 ),
	.regout(clock_cycle[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[16] .lut_mask = "000f";
defparam \clock_cycle[16] .operation_mode = "normal";
defparam \clock_cycle[16] .output_mode = "reg_and_comb";
defparam \clock_cycle[16] .register_cascade_mode = "off";
defparam \clock_cycle[16] .sum_lutc_input = "qfbk";
defparam \clock_cycle[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \Add4~80 (
// Equation(s):
// \Add4~80_combout  = (clock_cycle[16] $ ((!\Add4~87 )))
// \Add4~82  = CARRY(((clock_cycle[16] & !\Add4~87 )))
// \Add4~82COUT1_210  = CARRY(((clock_cycle[16] & !\Add4~87 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~82 ),
	.cout1(\Add4~82COUT1_210 ));
// synopsys translate_off
defparam \Add4~80 .cin_used = "true";
defparam \Add4~80 .lut_mask = "c30c";
defparam \Add4~80 .operation_mode = "arithmetic";
defparam \Add4~80 .output_mode = "comb_only";
defparam \Add4~80 .register_cascade_mode = "off";
defparam \Add4~80 .sum_lutc_input = "cin";
defparam \Add4~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \clock_cycle[14] (
// Equation(s):
// \Equal0~7  = (!clock_cycle[13] & (\Equal0~6  & (!clock_cycle[14] & \Equal0~5 )))
// clock_cycle[14] = DFFEAS(\Equal0~7 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~110_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[13]),
	.datab(\Equal0~6 ),
	.datac(\Add4~110_combout ),
	.datad(\Equal0~5 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~7 ),
	.regout(clock_cycle[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[14] .lut_mask = "0400";
defparam \clock_cycle[14] .operation_mode = "normal";
defparam \clock_cycle[14] .output_mode = "reg_and_comb";
defparam \clock_cycle[14] .register_cascade_mode = "off";
defparam \clock_cycle[14] .sum_lutc_input = "qfbk";
defparam \clock_cycle[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \Add4~75 (
// Equation(s):
// \Add4~75_combout  = clock_cycle[17] $ (((((!\Add4~87  & \Add4~82 ) # (\Add4~87  & \Add4~82COUT1_210 )))))
// \Add4~77  = CARRY(((!\Add4~82 )) # (!clock_cycle[17]))
// \Add4~77COUT1_212  = CARRY(((!\Add4~82COUT1_210 )) # (!clock_cycle[17]))

	.clk(gnd),
	.dataa(clock_cycle[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~87 ),
	.cin0(\Add4~82 ),
	.cin1(\Add4~82COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~77 ),
	.cout1(\Add4~77COUT1_212 ));
// synopsys translate_off
defparam \Add4~75 .cin0_used = "true";
defparam \Add4~75 .cin1_used = "true";
defparam \Add4~75 .cin_used = "true";
defparam \Add4~75 .lut_mask = "5a5f";
defparam \Add4~75 .operation_mode = "arithmetic";
defparam \Add4~75 .output_mode = "comb_only";
defparam \Add4~75 .register_cascade_mode = "off";
defparam \Add4~75 .sum_lutc_input = "cin";
defparam \Add4~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxii_lcell \clock_cycle[17] (
// Equation(s):
// clock_cycle[17] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~75_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~75_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[17] .lut_mask = "0000";
defparam \clock_cycle[17] .operation_mode = "normal";
defparam \clock_cycle[17] .output_mode = "reg_only";
defparam \clock_cycle[17] .register_cascade_mode = "off";
defparam \clock_cycle[17] .sum_lutc_input = "datac";
defparam \clock_cycle[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \Add4~70 (
// Equation(s):
// \Add4~70_combout  = (clock_cycle[18] $ ((!(!\Add4~87  & \Add4~77 ) # (\Add4~87  & \Add4~77COUT1_212 ))))
// \Add4~72  = CARRY(((clock_cycle[18] & !\Add4~77 )))
// \Add4~72COUT1_214  = CARRY(((clock_cycle[18] & !\Add4~77COUT1_212 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~87 ),
	.cin0(\Add4~77 ),
	.cin1(\Add4~77COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~72 ),
	.cout1(\Add4~72COUT1_214 ));
// synopsys translate_off
defparam \Add4~70 .cin0_used = "true";
defparam \Add4~70 .cin1_used = "true";
defparam \Add4~70 .cin_used = "true";
defparam \Add4~70 .lut_mask = "c30c";
defparam \Add4~70 .operation_mode = "arithmetic";
defparam \Add4~70 .output_mode = "comb_only";
defparam \Add4~70 .register_cascade_mode = "off";
defparam \Add4~70 .sum_lutc_input = "cin";
defparam \Add4~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxii_lcell \clock_cycle[18] (
// Equation(s):
// clock_cycle[18] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~70_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~70_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[18] .lut_mask = "0000";
defparam \clock_cycle[18] .operation_mode = "normal";
defparam \clock_cycle[18] .output_mode = "reg_only";
defparam \clock_cycle[18] .register_cascade_mode = "off";
defparam \clock_cycle[18] .sum_lutc_input = "datac";
defparam \clock_cycle[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \Add4~65 (
// Equation(s):
// \Add4~65_combout  = clock_cycle[19] $ (((((!\Add4~87  & \Add4~72 ) # (\Add4~87  & \Add4~72COUT1_214 )))))
// \Add4~67  = CARRY(((!\Add4~72 )) # (!clock_cycle[19]))
// \Add4~67COUT1_216  = CARRY(((!\Add4~72COUT1_214 )) # (!clock_cycle[19]))

	.clk(gnd),
	.dataa(clock_cycle[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~87 ),
	.cin0(\Add4~72 ),
	.cin1(\Add4~72COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~67 ),
	.cout1(\Add4~67COUT1_216 ));
// synopsys translate_off
defparam \Add4~65 .cin0_used = "true";
defparam \Add4~65 .cin1_used = "true";
defparam \Add4~65 .cin_used = "true";
defparam \Add4~65 .lut_mask = "5a5f";
defparam \Add4~65 .operation_mode = "arithmetic";
defparam \Add4~65 .output_mode = "comb_only";
defparam \Add4~65 .register_cascade_mode = "off";
defparam \Add4~65 .sum_lutc_input = "cin";
defparam \Add4~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N1
maxii_lcell \clock_cycle[19] (
// Equation(s):
// clock_cycle[19] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~65_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~65_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[19] .lut_mask = "0000";
defparam \clock_cycle[19] .operation_mode = "normal";
defparam \clock_cycle[19] .output_mode = "reg_only";
defparam \clock_cycle[19] .register_cascade_mode = "off";
defparam \clock_cycle[19] .sum_lutc_input = "datac";
defparam \clock_cycle[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \Add4~60 (
// Equation(s):
// \Add4~60_combout  = (clock_cycle[20] $ ((!(!\Add4~87  & \Add4~67 ) # (\Add4~87  & \Add4~67COUT1_216 ))))
// \Add4~62  = CARRY(((clock_cycle[20] & !\Add4~67COUT1_216 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~87 ),
	.cin0(\Add4~67 ),
	.cin1(\Add4~67COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~60_combout ),
	.regout(),
	.cout(\Add4~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~60 .cin0_used = "true";
defparam \Add4~60 .cin1_used = "true";
defparam \Add4~60 .cin_used = "true";
defparam \Add4~60 .lut_mask = "c30c";
defparam \Add4~60 .operation_mode = "arithmetic";
defparam \Add4~60 .output_mode = "comb_only";
defparam \Add4~60 .register_cascade_mode = "off";
defparam \Add4~60 .sum_lutc_input = "cin";
defparam \Add4~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \clock_cycle[20] (
// Equation(s):
// \Equal0~3  = (!clock_cycle[19] & (!clock_cycle[18] & (!clock_cycle[20] & !clock_cycle[17])))
// clock_cycle[20] = DFFEAS(\Equal0~3 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~60_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[19]),
	.datab(clock_cycle[18]),
	.datac(\Add4~60_combout ),
	.datad(clock_cycle[17]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~3 ),
	.regout(clock_cycle[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[20] .lut_mask = "0001";
defparam \clock_cycle[20] .operation_mode = "normal";
defparam \clock_cycle[20] .output_mode = "reg_and_comb";
defparam \clock_cycle[20] .register_cascade_mode = "off";
defparam \clock_cycle[20] .sum_lutc_input = "qfbk";
defparam \clock_cycle[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \Add4~55 (
// Equation(s):
// \Add4~55_combout  = (clock_cycle[21] $ ((\Add4~62 )))
// \Add4~57  = CARRY(((!\Add4~62 ) # (!clock_cycle[21])))
// \Add4~57COUT1_218  = CARRY(((!\Add4~62 ) # (!clock_cycle[21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~57 ),
	.cout1(\Add4~57COUT1_218 ));
// synopsys translate_off
defparam \Add4~55 .cin_used = "true";
defparam \Add4~55 .lut_mask = "3c3f";
defparam \Add4~55 .operation_mode = "arithmetic";
defparam \Add4~55 .output_mode = "comb_only";
defparam \Add4~55 .register_cascade_mode = "off";
defparam \Add4~55 .sum_lutc_input = "cin";
defparam \Add4~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
maxii_lcell \clock_cycle[21] (
// Equation(s):
// clock_cycle[21] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~55_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~55_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[21] .lut_mask = "0000";
defparam \clock_cycle[21] .operation_mode = "normal";
defparam \clock_cycle[21] .output_mode = "reg_only";
defparam \clock_cycle[21] .register_cascade_mode = "off";
defparam \clock_cycle[21] .sum_lutc_input = "datac";
defparam \clock_cycle[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \Add4~50 (
// Equation(s):
// \Add4~50_combout  = (clock_cycle[22] $ ((!(!\Add4~62  & \Add4~57 ) # (\Add4~62  & \Add4~57COUT1_218 ))))
// \Add4~52  = CARRY(((clock_cycle[22] & !\Add4~57 )))
// \Add4~52COUT1_220  = CARRY(((clock_cycle[22] & !\Add4~57COUT1_218 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~62 ),
	.cin0(\Add4~57 ),
	.cin1(\Add4~57COUT1_218 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~52 ),
	.cout1(\Add4~52COUT1_220 ));
// synopsys translate_off
defparam \Add4~50 .cin0_used = "true";
defparam \Add4~50 .cin1_used = "true";
defparam \Add4~50 .cin_used = "true";
defparam \Add4~50 .lut_mask = "c30c";
defparam \Add4~50 .operation_mode = "arithmetic";
defparam \Add4~50 .output_mode = "comb_only";
defparam \Add4~50 .register_cascade_mode = "off";
defparam \Add4~50 .sum_lutc_input = "cin";
defparam \Add4~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \clock_cycle[22] (
// Equation(s):
// clock_cycle[22] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~50_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~50_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[22] .lut_mask = "0000";
defparam \clock_cycle[22] .operation_mode = "normal";
defparam \clock_cycle[22] .output_mode = "reg_only";
defparam \clock_cycle[22] .register_cascade_mode = "off";
defparam \clock_cycle[22] .sum_lutc_input = "datac";
defparam \clock_cycle[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \Add4~45 (
// Equation(s):
// \Add4~45_combout  = (clock_cycle[23] $ (((!\Add4~62  & \Add4~52 ) # (\Add4~62  & \Add4~52COUT1_220 ))))
// \Add4~47  = CARRY(((!\Add4~52 ) # (!clock_cycle[23])))
// \Add4~47COUT1_222  = CARRY(((!\Add4~52COUT1_220 ) # (!clock_cycle[23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~62 ),
	.cin0(\Add4~52 ),
	.cin1(\Add4~52COUT1_220 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~47 ),
	.cout1(\Add4~47COUT1_222 ));
// synopsys translate_off
defparam \Add4~45 .cin0_used = "true";
defparam \Add4~45 .cin1_used = "true";
defparam \Add4~45 .cin_used = "true";
defparam \Add4~45 .lut_mask = "3c3f";
defparam \Add4~45 .operation_mode = "arithmetic";
defparam \Add4~45 .output_mode = "comb_only";
defparam \Add4~45 .register_cascade_mode = "off";
defparam \Add4~45 .sum_lutc_input = "cin";
defparam \Add4~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \clock_cycle[23] (
// Equation(s):
// clock_cycle[23] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~45_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~45_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[23] .lut_mask = "0000";
defparam \clock_cycle[23] .operation_mode = "normal";
defparam \clock_cycle[23] .output_mode = "reg_only";
defparam \clock_cycle[23] .register_cascade_mode = "off";
defparam \clock_cycle[23] .sum_lutc_input = "datac";
defparam \clock_cycle[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \clock_cycle[24] (
// Equation(s):
// \Equal0~2  = (!clock_cycle[21] & (!clock_cycle[23] & (!clock_cycle[24] & !clock_cycle[22])))
// clock_cycle[24] = DFFEAS(\Equal0~2 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~40_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[21]),
	.datab(clock_cycle[23]),
	.datac(\Add4~40_combout ),
	.datad(clock_cycle[22]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(clock_cycle[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[24] .lut_mask = "0001";
defparam \clock_cycle[24] .operation_mode = "normal";
defparam \clock_cycle[24] .output_mode = "reg_and_comb";
defparam \clock_cycle[24] .register_cascade_mode = "off";
defparam \clock_cycle[24] .sum_lutc_input = "qfbk";
defparam \clock_cycle[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \Add4~40 (
// Equation(s):
// \Add4~40_combout  = (clock_cycle[24] $ ((!(!\Add4~62  & \Add4~47 ) # (\Add4~62  & \Add4~47COUT1_222 ))))
// \Add4~42  = CARRY(((clock_cycle[24] & !\Add4~47 )))
// \Add4~42COUT1_224  = CARRY(((clock_cycle[24] & !\Add4~47COUT1_222 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~62 ),
	.cin0(\Add4~47 ),
	.cin1(\Add4~47COUT1_222 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~42 ),
	.cout1(\Add4~42COUT1_224 ));
// synopsys translate_off
defparam \Add4~40 .cin0_used = "true";
defparam \Add4~40 .cin1_used = "true";
defparam \Add4~40 .cin_used = "true";
defparam \Add4~40 .lut_mask = "c30c";
defparam \Add4~40 .operation_mode = "arithmetic";
defparam \Add4~40 .output_mode = "comb_only";
defparam \Add4~40 .register_cascade_mode = "off";
defparam \Add4~40 .sum_lutc_input = "cin";
defparam \Add4~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \Add4~35 (
// Equation(s):
// \Add4~35_combout  = clock_cycle[25] $ (((((!\Add4~62  & \Add4~42 ) # (\Add4~62  & \Add4~42COUT1_224 )))))
// \Add4~37  = CARRY(((!\Add4~42COUT1_224 )) # (!clock_cycle[25]))

	.clk(gnd),
	.dataa(clock_cycle[25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~62 ),
	.cin0(\Add4~42 ),
	.cin1(\Add4~42COUT1_224 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~35_combout ),
	.regout(),
	.cout(\Add4~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~35 .cin0_used = "true";
defparam \Add4~35 .cin1_used = "true";
defparam \Add4~35 .cin_used = "true";
defparam \Add4~35 .lut_mask = "5a5f";
defparam \Add4~35 .operation_mode = "arithmetic";
defparam \Add4~35 .output_mode = "comb_only";
defparam \Add4~35 .register_cascade_mode = "off";
defparam \Add4~35 .sum_lutc_input = "cin";
defparam \Add4~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxii_lcell \clock_cycle[25] (
// Equation(s):
// clock_cycle[25] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~35_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~35_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[25] .lut_mask = "0000";
defparam \clock_cycle[25] .operation_mode = "normal";
defparam \clock_cycle[25] .output_mode = "reg_only";
defparam \clock_cycle[25] .register_cascade_mode = "off";
defparam \clock_cycle[25] .sum_lutc_input = "datac";
defparam \clock_cycle[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \Add4~30 (
// Equation(s):
// \Add4~30_combout  = (clock_cycle[26] $ ((!\Add4~37 )))
// \Add4~32  = CARRY(((clock_cycle[26] & !\Add4~37 )))
// \Add4~32COUT1_226  = CARRY(((clock_cycle[26] & !\Add4~37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~32 ),
	.cout1(\Add4~32COUT1_226 ));
// synopsys translate_off
defparam \Add4~30 .cin_used = "true";
defparam \Add4~30 .lut_mask = "c30c";
defparam \Add4~30 .operation_mode = "arithmetic";
defparam \Add4~30 .output_mode = "comb_only";
defparam \Add4~30 .register_cascade_mode = "off";
defparam \Add4~30 .sum_lutc_input = "cin";
defparam \Add4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \clock_cycle[26] (
// Equation(s):
// clock_cycle[26] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~30_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~30_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[26] .lut_mask = "0000";
defparam \clock_cycle[26] .operation_mode = "normal";
defparam \clock_cycle[26] .output_mode = "reg_only";
defparam \clock_cycle[26] .register_cascade_mode = "off";
defparam \clock_cycle[26] .sum_lutc_input = "datac";
defparam \clock_cycle[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \Add4~25 (
// Equation(s):
// \Add4~25_combout  = (clock_cycle[27] $ (((!\Add4~37  & \Add4~32 ) # (\Add4~37  & \Add4~32COUT1_226 ))))
// \Add4~27  = CARRY(((!\Add4~32 ) # (!clock_cycle[27])))
// \Add4~27COUT1_228  = CARRY(((!\Add4~32COUT1_226 ) # (!clock_cycle[27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~37 ),
	.cin0(\Add4~32 ),
	.cin1(\Add4~32COUT1_226 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~27 ),
	.cout1(\Add4~27COUT1_228 ));
// synopsys translate_off
defparam \Add4~25 .cin0_used = "true";
defparam \Add4~25 .cin1_used = "true";
defparam \Add4~25 .cin_used = "true";
defparam \Add4~25 .lut_mask = "3c3f";
defparam \Add4~25 .operation_mode = "arithmetic";
defparam \Add4~25 .output_mode = "comb_only";
defparam \Add4~25 .register_cascade_mode = "off";
defparam \Add4~25 .sum_lutc_input = "cin";
defparam \Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \clock_cycle[27] (
// Equation(s):
// clock_cycle[27] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~25_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~25_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[27] .lut_mask = "0000";
defparam \clock_cycle[27] .operation_mode = "normal";
defparam \clock_cycle[27] .output_mode = "reg_only";
defparam \clock_cycle[27] .register_cascade_mode = "off";
defparam \clock_cycle[27] .sum_lutc_input = "datac";
defparam \clock_cycle[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \clock_cycle[28] (
// Equation(s):
// \Equal0~1  = (!clock_cycle[27] & (!clock_cycle[26] & (!clock_cycle[28] & !clock_cycle[25])))
// clock_cycle[28] = DFFEAS(\Equal0~1 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~20_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[27]),
	.datab(clock_cycle[26]),
	.datac(\Add4~20_combout ),
	.datad(clock_cycle[25]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(clock_cycle[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[28] .lut_mask = "0001";
defparam \clock_cycle[28] .operation_mode = "normal";
defparam \clock_cycle[28] .output_mode = "reg_and_comb";
defparam \clock_cycle[28] .register_cascade_mode = "off";
defparam \clock_cycle[28] .sum_lutc_input = "qfbk";
defparam \clock_cycle[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \Add4~20 (
// Equation(s):
// \Add4~20_combout  = clock_cycle[28] $ ((((!(!\Add4~37  & \Add4~27 ) # (\Add4~37  & \Add4~27COUT1_228 )))))
// \Add4~22  = CARRY((clock_cycle[28] & ((!\Add4~27 ))))
// \Add4~22COUT1_230  = CARRY((clock_cycle[28] & ((!\Add4~27COUT1_228 ))))

	.clk(gnd),
	.dataa(clock_cycle[28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~37 ),
	.cin0(\Add4~27 ),
	.cin1(\Add4~27COUT1_228 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~22 ),
	.cout1(\Add4~22COUT1_230 ));
// synopsys translate_off
defparam \Add4~20 .cin0_used = "true";
defparam \Add4~20 .cin1_used = "true";
defparam \Add4~20 .cin_used = "true";
defparam \Add4~20 .lut_mask = "a50a";
defparam \Add4~20 .operation_mode = "arithmetic";
defparam \Add4~20 .output_mode = "comb_only";
defparam \Add4~20 .register_cascade_mode = "off";
defparam \Add4~20 .sum_lutc_input = "cin";
defparam \Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \Add4~15 (
// Equation(s):
// \Add4~15_combout  = (clock_cycle[29] $ (((!\Add4~37  & \Add4~22 ) # (\Add4~37  & \Add4~22COUT1_230 ))))
// \Add4~17  = CARRY(((!\Add4~22 ) # (!clock_cycle[29])))
// \Add4~17COUT1_232  = CARRY(((!\Add4~22COUT1_230 ) # (!clock_cycle[29])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~37 ),
	.cin0(\Add4~22 ),
	.cin1(\Add4~22COUT1_230 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~17 ),
	.cout1(\Add4~17COUT1_232 ));
// synopsys translate_off
defparam \Add4~15 .cin0_used = "true";
defparam \Add4~15 .cin1_used = "true";
defparam \Add4~15 .cin_used = "true";
defparam \Add4~15 .lut_mask = "3c3f";
defparam \Add4~15 .operation_mode = "arithmetic";
defparam \Add4~15 .output_mode = "comb_only";
defparam \Add4~15 .register_cascade_mode = "off";
defparam \Add4~15 .sum_lutc_input = "cin";
defparam \Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \clock_cycle[29] (
// Equation(s):
// clock_cycle[29] = DFFEAS((((\Add4~15_combout ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add4~15_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[29] .lut_mask = "ff00";
defparam \clock_cycle[29] .operation_mode = "normal";
defparam \clock_cycle[29] .output_mode = "reg_only";
defparam \clock_cycle[29] .register_cascade_mode = "off";
defparam \clock_cycle[29] .sum_lutc_input = "datac";
defparam \clock_cycle[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \Add4~10 (
// Equation(s):
// \Add4~10_combout  = clock_cycle[30] $ ((((!(!\Add4~37  & \Add4~17 ) # (\Add4~37  & \Add4~17COUT1_232 )))))
// \Add4~12  = CARRY((clock_cycle[30] & ((!\Add4~17COUT1_232 ))))

	.clk(gnd),
	.dataa(clock_cycle[30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~37 ),
	.cin0(\Add4~17 ),
	.cin1(\Add4~17COUT1_232 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~10_combout ),
	.regout(),
	.cout(\Add4~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~10 .cin0_used = "true";
defparam \Add4~10 .cin1_used = "true";
defparam \Add4~10 .cin_used = "true";
defparam \Add4~10 .lut_mask = "a50a";
defparam \Add4~10 .operation_mode = "arithmetic";
defparam \Add4~10 .output_mode = "comb_only";
defparam \Add4~10 .register_cascade_mode = "off";
defparam \Add4~10 .sum_lutc_input = "cin";
defparam \Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \clock_cycle[30] (
// Equation(s):
// clock_cycle[30] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~10_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~10_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[30] .lut_mask = "0000";
defparam \clock_cycle[30] .operation_mode = "normal";
defparam \clock_cycle[30] .output_mode = "reg_only";
defparam \clock_cycle[30] .register_cascade_mode = "off";
defparam \clock_cycle[30] .sum_lutc_input = "datac";
defparam \clock_cycle[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \clock_cycle[31] (
// Equation(s):
// \Equal0~0  = (!clock_cycle[30] & (!clock_cycle[29] & (!clock_cycle[31] & !clock_cycle[0])))
// clock_cycle[31] = DFFEAS(\Equal0~0 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add4~5_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[30]),
	.datab(clock_cycle[29]),
	.datac(\Add4~5_combout ),
	.datad(clock_cycle[0]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(clock_cycle[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[31] .lut_mask = "0001";
defparam \clock_cycle[31] .operation_mode = "normal";
defparam \clock_cycle[31] .output_mode = "reg_and_comb";
defparam \clock_cycle[31] .register_cascade_mode = "off";
defparam \clock_cycle[31] .sum_lutc_input = "qfbk";
defparam \clock_cycle[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \Add4~5 (
// Equation(s):
// \Add4~5_combout  = ((\Add4~12  $ (clock_cycle[31])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(clock_cycle[31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~5 .cin_used = "true";
defparam \Add4~5 .lut_mask = "0ff0";
defparam \Add4~5 .operation_mode = "normal";
defparam \Add4~5 .output_mode = "comb_only";
defparam \Add4~5 .register_cascade_mode = "off";
defparam \Add4~5 .sum_lutc_input = "cin";
defparam \Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2  & (\Equal0~1  & (\Equal0~0  & \Equal0~3 )))

	.clk(gnd),
	.dataa(\Equal0~2 ),
	.datab(\Equal0~1 ),
	.datac(\Equal0~0 ),
	.datad(\Equal0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = "8000";
defparam \Equal0~4 .operation_mode = "normal";
defparam \Equal0~4 .output_mode = "comb_only";
defparam \Equal0~4 .register_cascade_mode = "off";
defparam \Equal0~4 .sum_lutc_input = "datac";
defparam \Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~8  & (\Equal0~9  & (\Equal0~7  & \Equal0~4_combout )))

	.clk(gnd),
	.dataa(\Equal0~8 ),
	.datab(\Equal0~9 ),
	.datac(\Equal0~7 ),
	.datad(\Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = "8000";
defparam \Equal0~10 .operation_mode = "normal";
defparam \Equal0~10 .output_mode = "comb_only";
defparam \Equal0~10 .register_cascade_mode = "off";
defparam \Equal0~10 .sum_lutc_input = "datac";
defparam \Equal0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxii_lcell \natural_seq_hex[0] (
// Equation(s):
// natural_seq_hex[0] = DFFEAS((((!natural_seq_hex[0]))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(natural_seq_hex[0]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq_hex[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex[0] .lut_mask = "00ff";
defparam \natural_seq_hex[0] .operation_mode = "normal";
defparam \natural_seq_hex[0] .output_mode = "reg_only";
defparam \natural_seq_hex[0] .register_cascade_mode = "off";
defparam \natural_seq_hex[0] .sum_lutc_input = "datac";
defparam \natural_seq_hex[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \natural_out_hex[0]~reg0 (
// Equation(s):
// \natural_out_hex[0]~reg0_regout  = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , natural_seq_hex[0], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(natural_seq_hex[0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_hex[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_hex[0]~reg0 .lut_mask = "0000";
defparam \natural_out_hex[0]~reg0 .operation_mode = "normal";
defparam \natural_out_hex[0]~reg0 .output_mode = "reg_only";
defparam \natural_out_hex[0]~reg0 .register_cascade_mode = "off";
defparam \natural_out_hex[0]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_hex[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxii_lcell \natural_seq_hex[1] (
// Equation(s):
// natural_seq_hex[1] = DFFEAS(natural_seq_hex[1] $ (((natural_seq_hex[0] & ((\Equal0~10_combout ))))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex[1]),
	.datab(natural_seq_hex[0]),
	.datac(vcc),
	.datad(\Equal0~10_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq_hex[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex[1] .lut_mask = "66aa";
defparam \natural_seq_hex[1] .operation_mode = "normal";
defparam \natural_seq_hex[1] .output_mode = "reg_only";
defparam \natural_seq_hex[1] .register_cascade_mode = "off";
defparam \natural_seq_hex[1] .sum_lutc_input = "datac";
defparam \natural_seq_hex[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \natural_out_hex[1]~reg0 (
// Equation(s):
// \natural_out_hex[1]~reg0_regout  = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , natural_seq_hex[1], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(natural_seq_hex[1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_hex[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_hex[1]~reg0 .lut_mask = "0000";
defparam \natural_out_hex[1]~reg0 .operation_mode = "normal";
defparam \natural_out_hex[1]~reg0 .output_mode = "reg_only";
defparam \natural_out_hex[1]~reg0 .register_cascade_mode = "off";
defparam \natural_out_hex[1]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_hex[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxii_lcell \natural_seq_hex[2] (
// Equation(s):
// natural_seq_hex[2] = DFFEAS(natural_seq_hex[2] $ (((natural_seq_hex[0] & (natural_seq_hex[1] & \Equal0~10_combout )))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex[2]),
	.datab(natural_seq_hex[0]),
	.datac(natural_seq_hex[1]),
	.datad(\Equal0~10_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq_hex[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex[2] .lut_mask = "6aaa";
defparam \natural_seq_hex[2] .operation_mode = "normal";
defparam \natural_seq_hex[2] .output_mode = "reg_only";
defparam \natural_seq_hex[2] .register_cascade_mode = "off";
defparam \natural_seq_hex[2] .sum_lutc_input = "datac";
defparam \natural_seq_hex[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxii_lcell \natural_out_hex[2]~reg0 (
// Equation(s):
// \natural_out_hex[2]~reg0_regout  = DFFEAS((((natural_seq_hex[2]))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(natural_seq_hex[2]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_hex[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_hex[2]~reg0 .lut_mask = "ff00";
defparam \natural_out_hex[2]~reg0 .operation_mode = "normal";
defparam \natural_out_hex[2]~reg0 .output_mode = "reg_only";
defparam \natural_out_hex[2]~reg0 .register_cascade_mode = "off";
defparam \natural_out_hex[2]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_hex[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxii_lcell \natural_seq_hex[1]~2 (
// Equation(s):
// \natural_seq_hex[1]~2_combout  = ((natural_seq_hex[0] & ((\Equal0~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(natural_seq_hex[0]),
	.datac(vcc),
	.datad(\Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\natural_seq_hex[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex[1]~2 .lut_mask = "cc00";
defparam \natural_seq_hex[1]~2 .operation_mode = "normal";
defparam \natural_seq_hex[1]~2 .output_mode = "comb_only";
defparam \natural_seq_hex[1]~2 .register_cascade_mode = "off";
defparam \natural_seq_hex[1]~2 .sum_lutc_input = "datac";
defparam \natural_seq_hex[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxii_lcell \natural_seq_hex[3] (
// Equation(s):
// natural_seq_hex[3] = DFFEAS(natural_seq_hex[3] $ (((natural_seq_hex[1] & (natural_seq_hex[2] & \natural_seq_hex[1]~2_combout )))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex[1]),
	.datab(natural_seq_hex[2]),
	.datac(natural_seq_hex[3]),
	.datad(\natural_seq_hex[1]~2_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq_hex[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex[3] .lut_mask = "78f0";
defparam \natural_seq_hex[3] .operation_mode = "normal";
defparam \natural_seq_hex[3] .output_mode = "reg_only";
defparam \natural_seq_hex[3] .register_cascade_mode = "off";
defparam \natural_seq_hex[3] .sum_lutc_input = "datac";
defparam \natural_seq_hex[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxii_lcell \natural_out_hex[3]~reg0 (
// Equation(s):
// \natural_out_hex[3]~reg0_regout  = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , natural_seq_hex[3], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(natural_seq_hex[3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_hex[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_hex[3]~reg0 .lut_mask = "0000";
defparam \natural_out_hex[3]~reg0 .operation_mode = "normal";
defparam \natural_out_hex[3]~reg0 .output_mode = "reg_only";
defparam \natural_out_hex[3]~reg0 .register_cascade_mode = "off";
defparam \natural_out_hex[3]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_hex[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \natural_out[0]~reg0 (
// Equation(s):
// \natural_out[0]~reg0_regout  = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , natural_seq_hex[0], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(natural_seq_hex[0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out[0]~reg0 .lut_mask = "0000";
defparam \natural_out[0]~reg0 .operation_mode = "normal";
defparam \natural_out[0]~reg0 .output_mode = "reg_only";
defparam \natural_out[0]~reg0 .register_cascade_mode = "off";
defparam \natural_out[0]~reg0 .sum_lutc_input = "datac";
defparam \natural_out[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \natural_seq[2] (
// Equation(s):
// natural_seq[2] = DFFEAS(natural_seq[2] $ (((natural_seq_hex[0] & (natural_seq[1] & \Equal0~10_combout )))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq[2]),
	.datab(natural_seq_hex[0]),
	.datac(natural_seq[1]),
	.datad(\Equal0~10_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq[2] .lut_mask = "6aaa";
defparam \natural_seq[2] .operation_mode = "normal";
defparam \natural_seq[2] .output_mode = "reg_only";
defparam \natural_seq[2] .register_cascade_mode = "off";
defparam \natural_seq[2] .sum_lutc_input = "datac";
defparam \natural_seq[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \natural_seq[3] (
// Equation(s):
// natural_seq[3] = DFFEAS((natural_seq[2] & (natural_seq[3] $ (((natural_seq[1] & natural_seq_hex[0]))))) # (!natural_seq[2] & (natural_seq[3] & ((natural_seq[1]) # (!natural_seq_hex[0])))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , 
// \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq[2]),
	.datab(natural_seq[3]),
	.datac(natural_seq[1]),
	.datad(natural_seq_hex[0]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq[3] .lut_mask = "68cc";
defparam \natural_seq[3] .operation_mode = "normal";
defparam \natural_seq[3] .output_mode = "reg_only";
defparam \natural_seq[3] .register_cascade_mode = "off";
defparam \natural_seq[3] .sum_lutc_input = "datac";
defparam \natural_seq[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \natural_seq[1] (
// Equation(s):
// natural_seq[1] = DFFEAS((natural_seq[1] & (((!natural_seq_hex[0])))) # (!natural_seq[1] & (natural_seq_hex[0] & ((natural_seq[2]) # (!natural_seq[3])))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq[2]),
	.datab(natural_seq[3]),
	.datac(natural_seq[1]),
	.datad(natural_seq_hex[0]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq[1] .lut_mask = "0bf0";
defparam \natural_seq[1] .operation_mode = "normal";
defparam \natural_seq[1] .output_mode = "reg_only";
defparam \natural_seq[1] .register_cascade_mode = "off";
defparam \natural_seq[1] .sum_lutc_input = "datac";
defparam \natural_seq[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \natural_out[1]~reg0 (
// Equation(s):
// \natural_out[1]~reg0_regout  = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , natural_seq[1], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(natural_seq[1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out[1]~reg0 .lut_mask = "0000";
defparam \natural_out[1]~reg0 .operation_mode = "normal";
defparam \natural_out[1]~reg0 .output_mode = "reg_only";
defparam \natural_out[1]~reg0 .register_cascade_mode = "off";
defparam \natural_out[1]~reg0 .sum_lutc_input = "datac";
defparam \natural_out[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \natural_out[2]~reg0 (
// Equation(s):
// \natural_out[2]~reg0_regout  = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , natural_seq[2], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(natural_seq[2]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out[2]~reg0 .lut_mask = "0000";
defparam \natural_out[2]~reg0 .operation_mode = "normal";
defparam \natural_out[2]~reg0 .output_mode = "reg_only";
defparam \natural_out[2]~reg0 .register_cascade_mode = "off";
defparam \natural_out[2]~reg0 .sum_lutc_input = "datac";
defparam \natural_out[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \natural_out[3]~reg0 (
// Equation(s):
// \natural_out[3]~reg0_regout  = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , natural_seq[3], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(natural_seq[3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out[3]~reg0 .lut_mask = "0000";
defparam \natural_out[3]~reg0 .operation_mode = "normal";
defparam \natural_out[3]~reg0 .output_mode = "reg_only";
defparam \natural_out[3]~reg0 .register_cascade_mode = "off";
defparam \natural_out[3]~reg0 .sum_lutc_input = "datac";
defparam \natural_out[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N1
maxii_lcell \even_seq[2] (
// Equation(s):
// even_seq[2] = DFFEAS((even_seq[2] $ ((even_seq[1]))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(even_seq[2]),
	.datac(even_seq[1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(even_seq[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_seq[2] .lut_mask = "3c3c";
defparam \even_seq[2] .operation_mode = "normal";
defparam \even_seq[2] .output_mode = "reg_only";
defparam \even_seq[2] .register_cascade_mode = "off";
defparam \even_seq[2] .sum_lutc_input = "datac";
defparam \even_seq[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N2
maxii_lcell \even_seq[3] (
// Equation(s):
// even_seq[3] = DFFEAS(((even_seq[3] & (even_seq[1] $ (even_seq[2]))) # (!even_seq[3] & (even_seq[1] & even_seq[2]))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(even_seq[3]),
	.datac(even_seq[1]),
	.datad(even_seq[2]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(even_seq[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_seq[3] .lut_mask = "3cc0";
defparam \even_seq[3] .operation_mode = "normal";
defparam \even_seq[3] .output_mode = "reg_only";
defparam \even_seq[3] .register_cascade_mode = "off";
defparam \even_seq[3] .sum_lutc_input = "datac";
defparam \even_seq[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N0
maxii_lcell \even_seq[1] (
// Equation(s):
// even_seq[1] = DFFEAS(((!even_seq[1] & ((even_seq[2]) # (!even_seq[3])))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(even_seq[3]),
	.datac(even_seq[1]),
	.datad(even_seq[2]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(even_seq[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_seq[1] .lut_mask = "0f03";
defparam \even_seq[1] .operation_mode = "normal";
defparam \even_seq[1] .output_mode = "reg_only";
defparam \even_seq[1] .register_cascade_mode = "off";
defparam \even_seq[1] .sum_lutc_input = "datac";
defparam \even_seq[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N9
maxii_lcell \even_out[1]~reg0 (
// Equation(s):
// \even_out[1]~reg0_regout  = DFFEAS((((even_seq[1]))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(even_seq[1]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\even_out[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_out[1]~reg0 .lut_mask = "ff00";
defparam \even_out[1]~reg0 .operation_mode = "normal";
defparam \even_out[1]~reg0 .output_mode = "reg_only";
defparam \even_out[1]~reg0 .register_cascade_mode = "off";
defparam \even_out[1]~reg0 .sum_lutc_input = "datac";
defparam \even_out[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N3
maxii_lcell \even_out[2]~reg0 (
// Equation(s):
// \even_out[2]~reg0_regout  = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , even_seq[2], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(even_seq[2]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\even_out[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_out[2]~reg0 .lut_mask = "0000";
defparam \even_out[2]~reg0 .operation_mode = "normal";
defparam \even_out[2]~reg0 .output_mode = "reg_only";
defparam \even_out[2]~reg0 .register_cascade_mode = "off";
defparam \even_out[2]~reg0 .sum_lutc_input = "datac";
defparam \even_out[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N4
maxii_lcell \even_out[3]~reg0 (
// Equation(s):
// \even_out[3]~reg0_regout  = DFFEAS((((even_seq[3]))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(even_seq[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\even_out[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_out[3]~reg0 .lut_mask = "ff00";
defparam \even_out[3]~reg0 .operation_mode = "normal";
defparam \even_out[3]~reg0 .output_mode = "reg_only";
defparam \even_out[3]~reg0 .register_cascade_mode = "off";
defparam \even_out[3]~reg0 .sum_lutc_input = "datac";
defparam \even_out[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \odd_out[1]~reg0 (
// Equation(s):
// \odd_out[1]~reg0_regout  = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , even_seq[1], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(even_seq[1]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\odd_out[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \odd_out[1]~reg0 .lut_mask = "0000";
defparam \odd_out[1]~reg0 .operation_mode = "normal";
defparam \odd_out[1]~reg0 .output_mode = "reg_only";
defparam \odd_out[1]~reg0 .register_cascade_mode = "off";
defparam \odd_out[1]~reg0 .sum_lutc_input = "datac";
defparam \odd_out[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N7
maxii_lcell \odd_out[2]~reg0 (
// Equation(s):
// \odd_out[2]~reg0_regout  = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , even_seq[2], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(even_seq[2]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\odd_out[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \odd_out[2]~reg0 .lut_mask = "0000";
defparam \odd_out[2]~reg0 .operation_mode = "normal";
defparam \odd_out[2]~reg0 .output_mode = "reg_only";
defparam \odd_out[2]~reg0 .register_cascade_mode = "off";
defparam \odd_out[2]~reg0 .sum_lutc_input = "datac";
defparam \odd_out[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N6
maxii_lcell \odd_out[3]~reg0 (
// Equation(s):
// \odd_out[3]~reg0_regout  = DFFEAS((((even_seq[3]))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(even_seq[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\odd_out[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \odd_out[3]~reg0 .lut_mask = "ff00";
defparam \odd_out[3]~reg0 .operation_mode = "normal";
defparam \odd_out[3]~reg0 .output_mode = "reg_only";
defparam \odd_out[3]~reg0 .register_cascade_mode = "off";
defparam \odd_out[3]~reg0 .sum_lutc_input = "datac";
defparam \odd_out[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N9
maxii_lcell \natural_out_encoded[0]~reg0 (
// Equation(s):
// \natural_out_encoded[0]~reg0_regout  = DFFEAS((natural_seq_hex[0] & ((natural_seq_hex[3]) # (natural_seq_hex[1] $ (natural_seq_hex[2])))) # (!natural_seq_hex[0] & ((natural_seq_hex[1]) # (natural_seq_hex[2] $ (natural_seq_hex[3])))), GLOBAL(\clock~combout 
// ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex[1]),
	.datab(natural_seq_hex[0]),
	.datac(natural_seq_hex[2]),
	.datad(natural_seq_hex[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded[0]~reg0 .lut_mask = "ef7a";
defparam \natural_out_encoded[0]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded[0]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded[0]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded[0]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (natural_seq_hex[2] & (natural_seq_hex[0] & (natural_seq_hex[1] $ (natural_seq_hex[3])))) # (!natural_seq_hex[2] & (!natural_seq_hex[3] & ((natural_seq_hex[1]) # (natural_seq_hex[0]))))

	.clk(gnd),
	.dataa(natural_seq_hex[2]),
	.datab(natural_seq_hex[1]),
	.datac(natural_seq_hex[3]),
	.datad(natural_seq_hex[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = "2d04";
defparam \Mux5~0 .operation_mode = "normal";
defparam \Mux5~0 .output_mode = "comb_only";
defparam \Mux5~0 .register_cascade_mode = "off";
defparam \Mux5~0 .sum_lutc_input = "datac";
defparam \Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \natural_out_encoded[1]~reg0 (
// Equation(s):
// \natural_out_encoded[1]~reg0_regout  = DFFEAS((((!\Mux5~0_combout ))), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux5~0_combout ),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded[1]~reg0 .lut_mask = "00ff";
defparam \natural_out_encoded[1]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded[1]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded[1]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded[1]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (natural_seq_hex[1] & (((!natural_seq_hex[3] & natural_seq_hex[0])))) # (!natural_seq_hex[1] & ((natural_seq_hex[2] & (!natural_seq_hex[3])) # (!natural_seq_hex[2] & ((natural_seq_hex[0])))))

	.clk(gnd),
	.dataa(natural_seq_hex[2]),
	.datab(natural_seq_hex[1]),
	.datac(natural_seq_hex[3]),
	.datad(natural_seq_hex[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = "1f02";
defparam \Mux4~0 .operation_mode = "normal";
defparam \Mux4~0 .output_mode = "comb_only";
defparam \Mux4~0 .register_cascade_mode = "off";
defparam \Mux4~0 .sum_lutc_input = "datac";
defparam \Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \natural_out_encoded[2]~reg0 (
// Equation(s):
// \natural_out_encoded[2]~reg0_regout  = DFFEAS((((!\Mux4~0_combout ))), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux4~0_combout ),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded[2]~reg0 .lut_mask = "00ff";
defparam \natural_out_encoded[2]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded[2]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded[2]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded[2]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (natural_seq_hex[0] & (natural_seq_hex[2] $ ((!natural_seq_hex[1])))) # (!natural_seq_hex[0] & ((natural_seq_hex[2] & (!natural_seq_hex[1] & !natural_seq_hex[3])) # (!natural_seq_hex[2] & (natural_seq_hex[1] & natural_seq_hex[3]))))

	.clk(gnd),
	.dataa(natural_seq_hex[2]),
	.datab(natural_seq_hex[1]),
	.datac(natural_seq_hex[3]),
	.datad(natural_seq_hex[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = "9942";
defparam \Mux3~0 .operation_mode = "normal";
defparam \Mux3~0 .output_mode = "comb_only";
defparam \Mux3~0 .register_cascade_mode = "off";
defparam \Mux3~0 .sum_lutc_input = "datac";
defparam \Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \natural_out_encoded[3]~reg0 (
// Equation(s):
// \natural_out_encoded[3]~reg0_regout  = DFFEAS((((!\Mux3~0_combout ))), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux3~0_combout ),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded[3]~reg0 .lut_mask = "00ff";
defparam \natural_out_encoded[3]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded[3]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded[3]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded[3]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N0
maxii_lcell \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (natural_seq_hex[2] & (natural_seq_hex[3] & ((natural_seq_hex[1]) # (!natural_seq_hex[0])))) # (!natural_seq_hex[2] & (natural_seq_hex[1] & (!natural_seq_hex[0] & !natural_seq_hex[3])))

	.clk(gnd),
	.dataa(natural_seq_hex[1]),
	.datab(natural_seq_hex[0]),
	.datac(natural_seq_hex[2]),
	.datad(natural_seq_hex[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = "b002";
defparam \Mux2~0 .operation_mode = "normal";
defparam \Mux2~0 .output_mode = "comb_only";
defparam \Mux2~0 .register_cascade_mode = "off";
defparam \Mux2~0 .sum_lutc_input = "datac";
defparam \Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxii_lcell \natural_out_encoded[4]~reg0 (
// Equation(s):
// \natural_out_encoded[4]~reg0_regout  = DFFEAS(((!\Mux2~0_combout )), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\Mux2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded[4]~reg0 .lut_mask = "3333";
defparam \natural_out_encoded[4]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded[4]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded[4]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded[4]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (natural_seq_hex[1] & ((natural_seq_hex[0] & ((natural_seq_hex[3]))) # (!natural_seq_hex[0] & (natural_seq_hex[2])))) # (!natural_seq_hex[1] & (natural_seq_hex[2] & (natural_seq_hex[3] $ (natural_seq_hex[0]))))

	.clk(gnd),
	.dataa(natural_seq_hex[2]),
	.datab(natural_seq_hex[1]),
	.datac(natural_seq_hex[3]),
	.datad(natural_seq_hex[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = "c2a8";
defparam \Mux1~0 .operation_mode = "normal";
defparam \Mux1~0 .output_mode = "comb_only";
defparam \Mux1~0 .register_cascade_mode = "off";
defparam \Mux1~0 .sum_lutc_input = "datac";
defparam \Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \natural_out_encoded[5]~reg0 (
// Equation(s):
// \natural_out_encoded[5]~reg0_regout  = DFFEAS((((!\Mux1~0_combout ))), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux1~0_combout ),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded[5]~reg0 .lut_mask = "00ff";
defparam \natural_out_encoded[5]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded[5]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded[5]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded[5]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (natural_seq_hex[2] & (!natural_seq_hex[1] & (natural_seq_hex[3] $ (!natural_seq_hex[0])))) # (!natural_seq_hex[2] & (natural_seq_hex[0] & (natural_seq_hex[1] $ (!natural_seq_hex[3]))))

	.clk(gnd),
	.dataa(natural_seq_hex[2]),
	.datab(natural_seq_hex[1]),
	.datac(natural_seq_hex[3]),
	.datad(natural_seq_hex[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = "6102";
defparam \Mux0~0 .operation_mode = "normal";
defparam \Mux0~0 .output_mode = "comb_only";
defparam \Mux0~0 .register_cascade_mode = "off";
defparam \Mux0~0 .sum_lutc_input = "datac";
defparam \Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \natural_out_encoded[6]~reg0 (
// Equation(s):
// \natural_out_encoded[6]~reg0_regout  = DFFEAS((((!\Mux0~0_combout ))), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux0~0_combout ),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded[6]~reg0 .lut_mask = "00ff";
defparam \natural_out_encoded[6]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded[6]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded[6]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded[6]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N0
maxii_lcell \even_out_encoded[0]~reg0 (
// Equation(s):
// \Mux15~0  = (even_seq[3] $ (((even_seq[2]) # (even_seq[1]))))
// \even_out_encoded[0]~reg0_regout  = DFFEAS(\Mux15~0 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(even_seq[2]),
	.datac(even_seq[3]),
	.datad(even_seq[1]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~0 ),
	.regout(\even_out_encoded[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_out_encoded[0]~reg0 .lut_mask = "0f3c";
defparam \even_out_encoded[0]~reg0 .operation_mode = "normal";
defparam \even_out_encoded[0]~reg0 .output_mode = "reg_and_comb";
defparam \even_out_encoded[0]~reg0 .register_cascade_mode = "off";
defparam \even_out_encoded[0]~reg0 .sum_lutc_input = "datac";
defparam \even_out_encoded[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (even_seq[2] & (((even_seq[3])))) # (!even_seq[2] & (even_seq[1]))

	.clk(gnd),
	.dataa(even_seq[1]),
	.datab(even_seq[2]),
	.datac(even_seq[3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = "e2e2";
defparam \Mux14~0 .operation_mode = "normal";
defparam \Mux14~0 .output_mode = "comb_only";
defparam \Mux14~0 .register_cascade_mode = "off";
defparam \Mux14~0 .sum_lutc_input = "datac";
defparam \Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxii_lcell \even_out_encoded[1]~reg0 (
// Equation(s):
// \even_out_encoded[1]~reg0_regout  = DFFEAS((((!\Mux14~0_combout ))), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux14~0_combout ),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\even_out_encoded[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_out_encoded[1]~reg0 .lut_mask = "00ff";
defparam \even_out_encoded[1]~reg0 .operation_mode = "normal";
defparam \even_out_encoded[1]~reg0 .output_mode = "reg_only";
defparam \even_out_encoded[1]~reg0 .register_cascade_mode = "off";
defparam \even_out_encoded[1]~reg0 .sum_lutc_input = "datac";
defparam \even_out_encoded[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N0
maxii_lcell \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ((even_seq[1] & (even_seq[3])) # (!even_seq[1] & ((even_seq[2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(even_seq[3]),
	.datac(even_seq[2]),
	.datad(even_seq[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = "ccf0";
defparam \Mux12~0 .operation_mode = "normal";
defparam \Mux12~0 .output_mode = "comb_only";
defparam \Mux12~0 .register_cascade_mode = "off";
defparam \Mux12~0 .sum_lutc_input = "datac";
defparam \Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N8
maxii_lcell \even_out_encoded[2]~reg0 (
// Equation(s):
// \even_out_encoded[2]~reg0_regout  = DFFEAS(((!\Mux12~0_combout )), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\Mux12~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\even_out_encoded[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_out_encoded[2]~reg0 .lut_mask = "3333";
defparam \even_out_encoded[2]~reg0 .operation_mode = "normal";
defparam \even_out_encoded[2]~reg0 .output_mode = "reg_only";
defparam \even_out_encoded[2]~reg0 .register_cascade_mode = "off";
defparam \even_out_encoded[2]~reg0 .sum_lutc_input = "datac";
defparam \even_out_encoded[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N6
maxii_lcell \even_out_encoded[3]~reg0 (
// Equation(s):
// \even_out_encoded[3]~reg0_regout  = DFFEAS((((!\Mux12~0_combout ))), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux12~0_combout ),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\even_out_encoded[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_out_encoded[3]~reg0 .lut_mask = "00ff";
defparam \even_out_encoded[3]~reg0 .operation_mode = "normal";
defparam \even_out_encoded[3]~reg0 .output_mode = "reg_only";
defparam \even_out_encoded[3]~reg0 .register_cascade_mode = "off";
defparam \even_out_encoded[3]~reg0 .sum_lutc_input = "datac";
defparam \even_out_encoded[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxii_lcell \even_out_encoded[4]~reg0 (
// Equation(s):
// \even_out_encoded[4]~reg0_regout  = DFFEAS((((!\Mux14~0_combout ))), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux14~0_combout ),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\even_out_encoded[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_out_encoded[4]~reg0 .lut_mask = "00ff";
defparam \even_out_encoded[4]~reg0 .operation_mode = "normal";
defparam \even_out_encoded[4]~reg0 .output_mode = "reg_only";
defparam \even_out_encoded[4]~reg0 .register_cascade_mode = "off";
defparam \even_out_encoded[4]~reg0 .sum_lutc_input = "datac";
defparam \even_out_encoded[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxii_lcell \even_out_encoded[5]~reg0 (
// Equation(s):
// \even_out_encoded[5]~reg0_regout  = DFFEAS((even_seq[3] & (!even_seq[1] & ((!even_seq[2])))) # (!even_seq[3] & (((!even_seq[2])) # (!even_seq[1]))), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(even_seq[3]),
	.datab(even_seq[1]),
	.datac(vcc),
	.datad(even_seq[2]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\even_out_encoded[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_out_encoded[5]~reg0 .lut_mask = "1177";
defparam \even_out_encoded[5]~reg0 .operation_mode = "normal";
defparam \even_out_encoded[5]~reg0 .output_mode = "reg_only";
defparam \even_out_encoded[5]~reg0 .register_cascade_mode = "off";
defparam \even_out_encoded[5]~reg0 .sum_lutc_input = "datac";
defparam \even_out_encoded[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N2
maxii_lcell \even_out_encoded[6]~reg0 (
// Equation(s):
// \even_out_encoded[6]~reg0_regout  = DFFEAS((((!\Mux12~0_combout ))), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux12~0_combout ),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\even_out_encoded[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \even_out_encoded[6]~reg0 .lut_mask = "00ff";
defparam \even_out_encoded[6]~reg0 .operation_mode = "normal";
defparam \even_out_encoded[6]~reg0 .output_mode = "reg_only";
defparam \even_out_encoded[6]~reg0 .register_cascade_mode = "off";
defparam \even_out_encoded[6]~reg0 .sum_lutc_input = "datac";
defparam \even_out_encoded[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxii_lcell \odd_out_encoded[0]~reg0 (
// Equation(s):
// \Mux10~0  = ((even_seq[3] & (!even_seq[1] & !even_seq[2])) # (!even_seq[3] & (even_seq[1] $ (even_seq[2]))))
// \odd_out_encoded[0]~reg0_regout  = DFFEAS(\Mux10~0 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(even_seq[3]),
	.datac(even_seq[1]),
	.datad(even_seq[2]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~0 ),
	.regout(\odd_out_encoded[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \odd_out_encoded[0]~reg0 .lut_mask = "033c";
defparam \odd_out_encoded[0]~reg0 .operation_mode = "normal";
defparam \odd_out_encoded[0]~reg0 .output_mode = "reg_and_comb";
defparam \odd_out_encoded[0]~reg0 .register_cascade_mode = "off";
defparam \odd_out_encoded[0]~reg0 .sum_lutc_input = "datac";
defparam \odd_out_encoded[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxii_lcell \odd_out_encoded[1]~reg0 (
// Equation(s):
// \odd_out_encoded[1]~reg0_regout  = DFFEAS((!even_seq[1] & (even_seq[2] $ ((even_seq[3])))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(even_seq[1]),
	.datab(even_seq[2]),
	.datac(even_seq[3]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\odd_out_encoded[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \odd_out_encoded[1]~reg0 .lut_mask = "1414";
defparam \odd_out_encoded[1]~reg0 .operation_mode = "normal";
defparam \odd_out_encoded[1]~reg0 .output_mode = "reg_only";
defparam \odd_out_encoded[1]~reg0 .register_cascade_mode = "off";
defparam \odd_out_encoded[1]~reg0 .sum_lutc_input = "datac";
defparam \odd_out_encoded[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxii_lcell \odd_out_encoded[3]~reg0 (
// Equation(s):
// \odd_out_encoded[3]~reg0_regout  = DFFEAS((((\Mux10~0 ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux10~0 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\odd_out_encoded[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \odd_out_encoded[3]~reg0 .lut_mask = "ff00";
defparam \odd_out_encoded[3]~reg0 .operation_mode = "normal";
defparam \odd_out_encoded[3]~reg0 .output_mode = "reg_only";
defparam \odd_out_encoded[3]~reg0 .register_cascade_mode = "off";
defparam \odd_out_encoded[3]~reg0 .sum_lutc_input = "datac";
defparam \odd_out_encoded[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N2
maxii_lcell \odd_out_encoded[4]~reg0 (
// Equation(s):
// \odd_out_encoded[4]~reg0_regout  = DFFEAS(((!even_seq[2] & ((!even_seq[1])))) # (!even_seq[3]), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(even_seq[2]),
	.datab(even_seq[3]),
	.datac(vcc),
	.datad(even_seq[1]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\odd_out_encoded[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \odd_out_encoded[4]~reg0 .lut_mask = "3377";
defparam \odd_out_encoded[4]~reg0 .operation_mode = "normal";
defparam \odd_out_encoded[4]~reg0 .output_mode = "reg_only";
defparam \odd_out_encoded[4]~reg0 .register_cascade_mode = "off";
defparam \odd_out_encoded[4]~reg0 .sum_lutc_input = "datac";
defparam \odd_out_encoded[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N1
maxii_lcell \odd_out_encoded[5]~reg0 (
// Equation(s):
// \odd_out_encoded[5]~reg0_regout  = DFFEAS((((!\Mux12~0_combout ))), GLOBAL(\clock~combout ), VCC, , \Equal0~10_combout , VCC, GLOBAL(\reset~combout ), , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux12~0_combout ),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\odd_out_encoded[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \odd_out_encoded[5]~reg0 .lut_mask = "00ff";
defparam \odd_out_encoded[5]~reg0 .operation_mode = "normal";
defparam \odd_out_encoded[5]~reg0 .output_mode = "reg_only";
defparam \odd_out_encoded[5]~reg0 .register_cascade_mode = "off";
defparam \odd_out_encoded[5]~reg0 .sum_lutc_input = "datac";
defparam \odd_out_encoded[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N5
maxii_lcell \odd_out_encoded[6]~reg0 (
// Equation(s):
// \odd_out_encoded[6]~reg0_regout  = DFFEAS((((\Mux15~0 ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux15~0 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\odd_out_encoded[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \odd_out_encoded[6]~reg0 .lut_mask = "ff00";
defparam \odd_out_encoded[6]~reg0 .operation_mode = "normal";
defparam \odd_out_encoded[6]~reg0 .output_mode = "reg_only";
defparam \odd_out_encoded[6]~reg0 .register_cascade_mode = "off";
defparam \odd_out_encoded[6]~reg0 .sum_lutc_input = "datac";
defparam \odd_out_encoded[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_hex[0]~I (
	.datain(\natural_out_hex[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_hex[0]));
// synopsys translate_off
defparam \natural_out_hex[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_hex[1]~I (
	.datain(\natural_out_hex[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_hex[1]));
// synopsys translate_off
defparam \natural_out_hex[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_hex[2]~I (
	.datain(\natural_out_hex[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_hex[2]));
// synopsys translate_off
defparam \natural_out_hex[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_hex[3]~I (
	.datain(\natural_out_hex[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_hex[3]));
// synopsys translate_off
defparam \natural_out_hex[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out[0]~I (
	.datain(\natural_out[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out[0]));
// synopsys translate_off
defparam \natural_out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out[1]~I (
	.datain(\natural_out[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out[1]));
// synopsys translate_off
defparam \natural_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out[2]~I (
	.datain(\natural_out[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out[2]));
// synopsys translate_off
defparam \natural_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out[3]~I (
	.datain(\natural_out[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out[3]));
// synopsys translate_off
defparam \natural_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \even_out[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(even_out[0]));
// synopsys translate_off
defparam \even_out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \even_out[1]~I (
	.datain(\even_out[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(even_out[1]));
// synopsys translate_off
defparam \even_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \even_out[2]~I (
	.datain(\even_out[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(even_out[2]));
// synopsys translate_off
defparam \even_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \even_out[3]~I (
	.datain(\even_out[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(even_out[3]));
// synopsys translate_off
defparam \even_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \odd_out[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(odd_out[0]));
// synopsys translate_off
defparam \odd_out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \odd_out[1]~I (
	.datain(\odd_out[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(odd_out[1]));
// synopsys translate_off
defparam \odd_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \odd_out[2]~I (
	.datain(\odd_out[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(odd_out[2]));
// synopsys translate_off
defparam \odd_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \odd_out[3]~I (
	.datain(\odd_out[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(odd_out[3]));
// synopsys translate_off
defparam \odd_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded[0]~I (
	.datain(\natural_out_encoded[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded[0]));
// synopsys translate_off
defparam \natural_out_encoded[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded[1]~I (
	.datain(\natural_out_encoded[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded[1]));
// synopsys translate_off
defparam \natural_out_encoded[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded[2]~I (
	.datain(\natural_out_encoded[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded[2]));
// synopsys translate_off
defparam \natural_out_encoded[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded[3]~I (
	.datain(\natural_out_encoded[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded[3]));
// synopsys translate_off
defparam \natural_out_encoded[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded[4]~I (
	.datain(\natural_out_encoded[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded[4]));
// synopsys translate_off
defparam \natural_out_encoded[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded[5]~I (
	.datain(\natural_out_encoded[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded[5]));
// synopsys translate_off
defparam \natural_out_encoded[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded[6]~I (
	.datain(\natural_out_encoded[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded[6]));
// synopsys translate_off
defparam \natural_out_encoded[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \even_out_encoded[0]~I (
	.datain(\even_out_encoded[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(even_out_encoded[0]));
// synopsys translate_off
defparam \even_out_encoded[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \even_out_encoded[1]~I (
	.datain(\even_out_encoded[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(even_out_encoded[1]));
// synopsys translate_off
defparam \even_out_encoded[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \even_out_encoded[2]~I (
	.datain(\even_out_encoded[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(even_out_encoded[2]));
// synopsys translate_off
defparam \even_out_encoded[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \even_out_encoded[3]~I (
	.datain(\even_out_encoded[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(even_out_encoded[3]));
// synopsys translate_off
defparam \even_out_encoded[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \even_out_encoded[4]~I (
	.datain(\even_out_encoded[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(even_out_encoded[4]));
// synopsys translate_off
defparam \even_out_encoded[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \even_out_encoded[5]~I (
	.datain(\even_out_encoded[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(even_out_encoded[5]));
// synopsys translate_off
defparam \even_out_encoded[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \even_out_encoded[6]~I (
	.datain(\even_out_encoded[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(even_out_encoded[6]));
// synopsys translate_off
defparam \even_out_encoded[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \odd_out_encoded[0]~I (
	.datain(\odd_out_encoded[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(odd_out_encoded[0]));
// synopsys translate_off
defparam \odd_out_encoded[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \odd_out_encoded[1]~I (
	.datain(\odd_out_encoded[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(odd_out_encoded[1]));
// synopsys translate_off
defparam \odd_out_encoded[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \odd_out_encoded[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(odd_out_encoded[2]));
// synopsys translate_off
defparam \odd_out_encoded[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \odd_out_encoded[3]~I (
	.datain(\odd_out_encoded[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(odd_out_encoded[3]));
// synopsys translate_off
defparam \odd_out_encoded[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \odd_out_encoded[4]~I (
	.datain(\odd_out_encoded[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(odd_out_encoded[4]));
// synopsys translate_off
defparam \odd_out_encoded[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \odd_out_encoded[5]~I (
	.datain(\odd_out_encoded[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(odd_out_encoded[5]));
// synopsys translate_off
defparam \odd_out_encoded[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \odd_out_encoded[6]~I (
	.datain(\odd_out_encoded[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(odd_out_encoded[6]));
// synopsys translate_off
defparam \odd_out_encoded[6]~I .operation_mode = "output";
// synopsys translate_on

endmodule
