
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000570                       # Number of seconds simulated
sim_ticks                                   569862500                       # Number of ticks simulated
final_tick                                  569862500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88598                       # Simulator instruction rate (inst/s)
host_op_rate                                   166764                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              116638504                       # Simulator tick rate (ticks/s)
host_mem_usage                                 706952                       # Number of bytes of host memory used
host_seconds                                     4.89                       # Real time elapsed on the host
sim_insts                                      432865                       # Number of instructions simulated
sim_ops                                        814759                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           99200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           34816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              134016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        99200                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          99200                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1550                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              544                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2094                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          174077080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           61095440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              235172520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     174077080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         174077080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         174077080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          61095440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             235172520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1550.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       544.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4245                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2094                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2094                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  134016                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   134016                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                247                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                229                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                283                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                118                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 80                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               155                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                53                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      569771000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2094                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1516                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      478                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       87                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          487                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     273.084189                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    174.823792                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    276.378950                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           166     34.09%     34.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          141     28.95%     63.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           54     11.09%     74.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           38      7.80%     81.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           20      4.11%     86.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           18      3.70%     89.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      3.08%     92.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      1.85%     94.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           26      5.34%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           487                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        99200                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        34816                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 174077079.997367769480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 61095439.689398758113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1550                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          544                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     55886250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     22700000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36055.65                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     41727.94                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      39323750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 78586250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    10470000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      18779.25                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 37529.25                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        235.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     235.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.84                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.84                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.14                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1602                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.50                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      272096.94                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.50                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2163420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1134705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9160620                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              20850600                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1429920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        106891530                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         36213600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          50425020                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               257772135                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             452.340933                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             520276500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2454500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       12480000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     191696500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     94303500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       34509000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    234419000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1349460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    713460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  5790540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              16384080                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2044800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        112435350                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         47237760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          44792580                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               262709310                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             461.004734                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             528597000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3982000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       13520000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     159026250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    123020500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       23715250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    246598500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  158752                       # Number of BP lookups
system.cpu.branchPred.condPredicted            158752                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             26420                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                97953                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   56447                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              11061                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           97953                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              30595                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            67358                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        14366                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      162890                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      119596                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           702                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           183                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      137923                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           228                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       569862500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1139726                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             129768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         808009                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      158752                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              87042                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        900760                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   53546                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           904                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    137816                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1160                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1058300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.501679                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.822894                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   226030     21.36%     21.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75313      7.12%     28.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   756957     71.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1058300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.139290                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.708950                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   173555                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 79596                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    759385                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 18991                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  26773                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1418306                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 91692                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  26773                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   255756                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   28322                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1663                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    694709                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 51077                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1324726                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 45011                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    33                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   6742                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  34516                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1459                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1238034                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3150986                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2275028                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4089                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                756326                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   481708                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 33                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     28081                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               223546                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              139164                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             21868                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7985                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1231401                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 564                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1023384                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             16274                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          417205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       647276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            548                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1058300                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.967007                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.901807                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              448368     42.37%     42.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              196480     18.57%     60.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              413452     39.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1058300                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    469      0.55%      0.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     30      0.04%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    20      0.02%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  55834     65.62%     66.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 28732     33.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6997      0.68%      0.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                716428     70.01%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  876      0.09%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    58      0.01%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  742      0.07%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  285      0.03%     70.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 278      0.03%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               172908     16.90%     87.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              123194     12.04%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1071      0.10%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            529      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1023384                       # Type of FU issued
system.cpu.iq.rate                           0.897921                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       85087                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.083143                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3199956                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1644932                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       935916                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6473                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4582                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2536                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1098022                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3452                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            52281                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        87082                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          401                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        26808                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            22                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  26773                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   12617                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4828                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1231965                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             29175                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                223546                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               139164                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                213                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     30                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4735                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            346                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          11659                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        16752                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                28411                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                957645                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                162815                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             65739                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       282377                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    84792                       # Number of branches executed
system.cpu.iew.exec_stores                     119562                       # Number of stores executed
system.cpu.iew.exec_rate                     0.840241                       # Inst execution rate
system.cpu.iew.wb_sent                         945030                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        938452                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    639053                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1084572                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.823401                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.589221                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          370774                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             26485                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1021366                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.797715                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.909906                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       547009     53.56%     53.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       133955     13.12%     66.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       340402     33.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1021366                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               432865                       # Number of instructions committed
system.cpu.commit.committedOps                 814759                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         248820                       # Number of memory references committed
system.cpu.commit.loads                        136464                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      78475                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2370                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    806026                       # Number of committed integer instructions.
system.cpu.commit.function_calls                25463                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3570      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           560161     68.75%     69.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             840      0.10%     69.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.01%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.09%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.03%     69.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.03%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135866     16.68%     86.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111904     13.73%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          598      0.07%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          452      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            814759                       # Class of committed instruction
system.cpu.commit.bw_lim_events                340402                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1866497                       # The number of ROB reads
system.cpu.rob.rob_writes                     2408027                       # The number of ROB writes
system.cpu.timesIdled                             931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      432865                       # Number of Instructions Simulated
system.cpu.committedOps                        814759                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.632983                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.632983                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.379797                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.379797                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1622460                       # number of integer regfile reads
system.cpu.int_regfile_writes                  723196                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3166                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1796                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    186923                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   154649                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  441016                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           421.183655                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              222090                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               567                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            391.693122                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   421.183655                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.822624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.822624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          462                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1778727                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1778727                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       109480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          109480                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       112043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         112043                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       221523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           221523                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       221523                       # number of overall hits
system.cpu.dcache.overall_hits::total          221523                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          407                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           407                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          340                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          747                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          747                       # number of overall misses
system.cpu.dcache.overall_misses::total           747                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33080500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33080500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32669000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32669000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     65749500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     65749500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     65749500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     65749500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       109887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       109887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       222270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       222270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       222270                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       222270                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003704                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003704                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003025                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003361                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003361                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003361                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003361                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81278.869779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81278.869779                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96085.294118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96085.294118                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88018.072289                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88018.072289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88018.072289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88018.072289                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          544                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           40                       # number of writebacks
system.cpu.dcache.writebacks::total                40                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          177                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          180                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          180                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          230                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          337                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          567                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          567                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18506000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18506000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31529000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31529000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     50035000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50035000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     50035000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50035000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002999                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002999                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002551                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002551                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002551                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80460.869565                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80460.869565                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93557.863501                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93557.863501                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88245.149912                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88245.149912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88245.149912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88245.149912                       # average overall mshr miss latency
system.cpu.dcache.replacements                     83                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           484.360019                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              137371                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2109                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.135609                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   484.360019                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.946016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.946016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1104637                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1104637                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       135262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          135262                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       135262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           135262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       135262                       # number of overall hits
system.cpu.icache.overall_hits::total          135262                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2554                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2554                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2554                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2554                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2554                       # number of overall misses
system.cpu.icache.overall_misses::total          2554                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    163289000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163289000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    163289000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163289000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    163289000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163289000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       137816                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       137816                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       137816                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       137816                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       137816                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       137816                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018532                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018532                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018532                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018532                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018532                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018532                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63934.612373                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63934.612373                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63934.612373                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63934.612373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63934.612373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63934.612373                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          444                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          444                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          444                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          444                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          444                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          444                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2110                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2110                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2110                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2110                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2110                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    139401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    139401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    139401500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139401500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015310                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015310                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015310                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015310                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66067.061611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66067.061611                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66067.061611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66067.061611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66067.061611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66067.061611                       # average overall mshr miss latency
system.cpu.icache.replacements                   1597                       # number of replacements
system.l2bus.snoop_filter.tot_requests           4357                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2336                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            40                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1646                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                340                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               340                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2337                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5816                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1217                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    7033                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       134976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        38848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   173824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 6                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2683                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014536                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119708                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2644     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                       39      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2683                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              2258500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             5272999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1418498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1649.127416                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2716                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2094                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.297039                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1192.876540                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   456.250876                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.291230                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.111389                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.402619                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2088                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1959                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.509766                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                23830                       # Number of tag accesses
system.l2cache.tags.data_accesses               23830                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks           40                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           40                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          559                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           22                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          581                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             559                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              23                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 582                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            559                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             23                       # number of overall hits
system.l2cache.overall_hits::total                582                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          339                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            339                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1551                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          205                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1756                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1551                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           544                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2095                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1551                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          544                       # number of overall misses
system.l2cache.overall_misses::total             2095                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     31786500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     31786500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    130618500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     17134000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    147752500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    130618500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     48920500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    179539000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    130618500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     48920500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    179539000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks           40                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           40                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          340                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          340                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2110                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          227                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2337                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2110                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          567                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2677                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2110                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          567                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2677                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.997059                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.997059                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.735071                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.903084                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.751391                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.735071                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.959436                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.782592                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.735071                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.959436                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.782592                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 93765.486726                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 93765.486726                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84215.667311                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83580.487805                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84141.514806                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 84215.667311                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 89927.389706                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 85698.806683                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 84215.667311                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 89927.389706                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 85698.806683                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          339                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          339                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1551                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          205                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1756                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1551                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          544                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2095                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1551                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          544                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2095                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     31108500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     31108500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    127518500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16724000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    144242500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    127518500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     47832500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    175351000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    127518500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     47832500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    175351000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.997059                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.997059                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.735071                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.903084                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.751391                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.735071                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.959436                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.782592                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.735071                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.959436                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.782592                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 91765.486726                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 91765.486726                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82216.956802                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81580.487805                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82142.653759                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82216.956802                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 87927.389706                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 83699.761337                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82216.956802                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 87927.389706                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 83699.761337                       # average overall mshr miss latency
system.l2cache.replacements                         6                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2100                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1755                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 6                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                339                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               339                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1755                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4194                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       134016                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2094                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2094    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2094                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1050000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5235000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1651.261491                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2094                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2094                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1194.441765                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   456.819726                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.036451                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.013941                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.050393                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2094                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1965                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.063904                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                35598                       # Number of tag accesses
system.l3cache.tags.data_accesses               35598                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          339                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            339                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1550                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          205                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1755                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1550                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           544                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2094                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1550                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          544                       # number of overall misses
system.l3cache.overall_misses::total             2094                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     28057500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     28057500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    113568500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     14879000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    128447500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    113568500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     42936500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    156505000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    113568500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     42936500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    156505000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          339                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          339                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1550                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          205                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1755                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1550                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          544                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2094                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1550                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          544                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2094                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 82765.486726                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 82765.486726                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst        73270                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 72580.487805                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 73189.458689                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst        73270                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 78927.389706                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 74739.732569                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst        73270                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 78927.389706                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 74739.732569                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          339                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          339                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1550                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          205                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1755                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1550                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          544                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2094                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1550                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          544                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2094                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     27379500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     27379500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    110468500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     14469000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    124937500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    110468500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     41848500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    152317000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    110468500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     41848500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    152317000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80765.486726                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 80765.486726                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        71270                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70580.487805                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71189.458689                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst        71270                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 76927.389706                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 72739.732569                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst        71270                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 76927.389706                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 72739.732569                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2094                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    569862500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1755                       # Transaction distribution
system.membus.trans_dist::ReadExReq               339                       # Transaction distribution
system.membus.trans_dist::ReadExResp              339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1755                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       134016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       134016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  134016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2094                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2094    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2094                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1047000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5675750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
