-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "12/03/2020 13:09:55"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	FDMIPS IS
    PORT (
	clk : IN std_logic;
	ULAout : BUFFER std_logic_vector(31 DOWNTO 0);
	PCout : BUFFER std_logic_vector(31 DOWNTO 0);
	MuxBEQout : BUFFER std_logic_vector(31 DOWNTO 0);
	flagZeroOut : BUFFER std_logic;
	BEQOut : BUFFER std_logic;
	andOut : BUFFER std_logic;
	UlaAout : BUFFER std_logic_vector(31 DOWNTO 0);
	UlaBOut : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END FDMIPS;

ARCHITECTURE structure OF FDMIPS IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_ULAout : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PCout : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MuxBEQout : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_flagZeroOut : std_logic;
SIGNAL ww_BEQOut : std_logic;
SIGNAL ww_andOut : std_logic;
SIGNAL ww_UlaAout : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_UlaBOut : std_logic_vector(31 DOWNTO 0);
SIGNAL \ULAout[0]~output_o\ : std_logic;
SIGNAL \ULAout[1]~output_o\ : std_logic;
SIGNAL \ULAout[2]~output_o\ : std_logic;
SIGNAL \ULAout[3]~output_o\ : std_logic;
SIGNAL \ULAout[4]~output_o\ : std_logic;
SIGNAL \ULAout[5]~output_o\ : std_logic;
SIGNAL \ULAout[6]~output_o\ : std_logic;
SIGNAL \ULAout[7]~output_o\ : std_logic;
SIGNAL \ULAout[8]~output_o\ : std_logic;
SIGNAL \ULAout[9]~output_o\ : std_logic;
SIGNAL \ULAout[10]~output_o\ : std_logic;
SIGNAL \ULAout[11]~output_o\ : std_logic;
SIGNAL \ULAout[12]~output_o\ : std_logic;
SIGNAL \ULAout[13]~output_o\ : std_logic;
SIGNAL \ULAout[14]~output_o\ : std_logic;
SIGNAL \ULAout[15]~output_o\ : std_logic;
SIGNAL \ULAout[16]~output_o\ : std_logic;
SIGNAL \ULAout[17]~output_o\ : std_logic;
SIGNAL \ULAout[18]~output_o\ : std_logic;
SIGNAL \ULAout[19]~output_o\ : std_logic;
SIGNAL \ULAout[20]~output_o\ : std_logic;
SIGNAL \ULAout[21]~output_o\ : std_logic;
SIGNAL \ULAout[22]~output_o\ : std_logic;
SIGNAL \ULAout[23]~output_o\ : std_logic;
SIGNAL \ULAout[24]~output_o\ : std_logic;
SIGNAL \ULAout[25]~output_o\ : std_logic;
SIGNAL \ULAout[26]~output_o\ : std_logic;
SIGNAL \ULAout[27]~output_o\ : std_logic;
SIGNAL \ULAout[28]~output_o\ : std_logic;
SIGNAL \ULAout[29]~output_o\ : std_logic;
SIGNAL \ULAout[30]~output_o\ : std_logic;
SIGNAL \ULAout[31]~output_o\ : std_logic;
SIGNAL \PCout[0]~output_o\ : std_logic;
SIGNAL \PCout[1]~output_o\ : std_logic;
SIGNAL \PCout[2]~output_o\ : std_logic;
SIGNAL \PCout[3]~output_o\ : std_logic;
SIGNAL \PCout[4]~output_o\ : std_logic;
SIGNAL \PCout[5]~output_o\ : std_logic;
SIGNAL \PCout[6]~output_o\ : std_logic;
SIGNAL \PCout[7]~output_o\ : std_logic;
SIGNAL \PCout[8]~output_o\ : std_logic;
SIGNAL \PCout[9]~output_o\ : std_logic;
SIGNAL \PCout[10]~output_o\ : std_logic;
SIGNAL \PCout[11]~output_o\ : std_logic;
SIGNAL \PCout[12]~output_o\ : std_logic;
SIGNAL \PCout[13]~output_o\ : std_logic;
SIGNAL \PCout[14]~output_o\ : std_logic;
SIGNAL \PCout[15]~output_o\ : std_logic;
SIGNAL \PCout[16]~output_o\ : std_logic;
SIGNAL \PCout[17]~output_o\ : std_logic;
SIGNAL \PCout[18]~output_o\ : std_logic;
SIGNAL \PCout[19]~output_o\ : std_logic;
SIGNAL \PCout[20]~output_o\ : std_logic;
SIGNAL \PCout[21]~output_o\ : std_logic;
SIGNAL \PCout[22]~output_o\ : std_logic;
SIGNAL \PCout[23]~output_o\ : std_logic;
SIGNAL \PCout[24]~output_o\ : std_logic;
SIGNAL \PCout[25]~output_o\ : std_logic;
SIGNAL \PCout[26]~output_o\ : std_logic;
SIGNAL \PCout[27]~output_o\ : std_logic;
SIGNAL \PCout[28]~output_o\ : std_logic;
SIGNAL \PCout[29]~output_o\ : std_logic;
SIGNAL \PCout[30]~output_o\ : std_logic;
SIGNAL \PCout[31]~output_o\ : std_logic;
SIGNAL \MuxBEQout[0]~output_o\ : std_logic;
SIGNAL \MuxBEQout[1]~output_o\ : std_logic;
SIGNAL \MuxBEQout[2]~output_o\ : std_logic;
SIGNAL \MuxBEQout[3]~output_o\ : std_logic;
SIGNAL \MuxBEQout[4]~output_o\ : std_logic;
SIGNAL \MuxBEQout[5]~output_o\ : std_logic;
SIGNAL \MuxBEQout[6]~output_o\ : std_logic;
SIGNAL \MuxBEQout[7]~output_o\ : std_logic;
SIGNAL \MuxBEQout[8]~output_o\ : std_logic;
SIGNAL \MuxBEQout[9]~output_o\ : std_logic;
SIGNAL \MuxBEQout[10]~output_o\ : std_logic;
SIGNAL \MuxBEQout[11]~output_o\ : std_logic;
SIGNAL \MuxBEQout[12]~output_o\ : std_logic;
SIGNAL \MuxBEQout[13]~output_o\ : std_logic;
SIGNAL \MuxBEQout[14]~output_o\ : std_logic;
SIGNAL \MuxBEQout[15]~output_o\ : std_logic;
SIGNAL \MuxBEQout[16]~output_o\ : std_logic;
SIGNAL \MuxBEQout[17]~output_o\ : std_logic;
SIGNAL \MuxBEQout[18]~output_o\ : std_logic;
SIGNAL \MuxBEQout[19]~output_o\ : std_logic;
SIGNAL \MuxBEQout[20]~output_o\ : std_logic;
SIGNAL \MuxBEQout[21]~output_o\ : std_logic;
SIGNAL \MuxBEQout[22]~output_o\ : std_logic;
SIGNAL \MuxBEQout[23]~output_o\ : std_logic;
SIGNAL \MuxBEQout[24]~output_o\ : std_logic;
SIGNAL \MuxBEQout[25]~output_o\ : std_logic;
SIGNAL \MuxBEQout[26]~output_o\ : std_logic;
SIGNAL \MuxBEQout[27]~output_o\ : std_logic;
SIGNAL \MuxBEQout[28]~output_o\ : std_logic;
SIGNAL \MuxBEQout[29]~output_o\ : std_logic;
SIGNAL \MuxBEQout[30]~output_o\ : std_logic;
SIGNAL \MuxBEQout[31]~output_o\ : std_logic;
SIGNAL \flagZeroOut~output_o\ : std_logic;
SIGNAL \BEQOut~output_o\ : std_logic;
SIGNAL \andOut~output_o\ : std_logic;
SIGNAL \UlaAout[0]~output_o\ : std_logic;
SIGNAL \UlaAout[1]~output_o\ : std_logic;
SIGNAL \UlaAout[2]~output_o\ : std_logic;
SIGNAL \UlaAout[3]~output_o\ : std_logic;
SIGNAL \UlaAout[4]~output_o\ : std_logic;
SIGNAL \UlaAout[5]~output_o\ : std_logic;
SIGNAL \UlaAout[6]~output_o\ : std_logic;
SIGNAL \UlaAout[7]~output_o\ : std_logic;
SIGNAL \UlaAout[8]~output_o\ : std_logic;
SIGNAL \UlaAout[9]~output_o\ : std_logic;
SIGNAL \UlaAout[10]~output_o\ : std_logic;
SIGNAL \UlaAout[11]~output_o\ : std_logic;
SIGNAL \UlaAout[12]~output_o\ : std_logic;
SIGNAL \UlaAout[13]~output_o\ : std_logic;
SIGNAL \UlaAout[14]~output_o\ : std_logic;
SIGNAL \UlaAout[15]~output_o\ : std_logic;
SIGNAL \UlaAout[16]~output_o\ : std_logic;
SIGNAL \UlaAout[17]~output_o\ : std_logic;
SIGNAL \UlaAout[18]~output_o\ : std_logic;
SIGNAL \UlaAout[19]~output_o\ : std_logic;
SIGNAL \UlaAout[20]~output_o\ : std_logic;
SIGNAL \UlaAout[21]~output_o\ : std_logic;
SIGNAL \UlaAout[22]~output_o\ : std_logic;
SIGNAL \UlaAout[23]~output_o\ : std_logic;
SIGNAL \UlaAout[24]~output_o\ : std_logic;
SIGNAL \UlaAout[25]~output_o\ : std_logic;
SIGNAL \UlaAout[26]~output_o\ : std_logic;
SIGNAL \UlaAout[27]~output_o\ : std_logic;
SIGNAL \UlaAout[28]~output_o\ : std_logic;
SIGNAL \UlaAout[29]~output_o\ : std_logic;
SIGNAL \UlaAout[30]~output_o\ : std_logic;
SIGNAL \UlaAout[31]~output_o\ : std_logic;
SIGNAL \UlaBOut[0]~output_o\ : std_logic;
SIGNAL \UlaBOut[1]~output_o\ : std_logic;
SIGNAL \UlaBOut[2]~output_o\ : std_logic;
SIGNAL \UlaBOut[3]~output_o\ : std_logic;
SIGNAL \UlaBOut[4]~output_o\ : std_logic;
SIGNAL \UlaBOut[5]~output_o\ : std_logic;
SIGNAL \UlaBOut[6]~output_o\ : std_logic;
SIGNAL \UlaBOut[7]~output_o\ : std_logic;
SIGNAL \UlaBOut[8]~output_o\ : std_logic;
SIGNAL \UlaBOut[9]~output_o\ : std_logic;
SIGNAL \UlaBOut[10]~output_o\ : std_logic;
SIGNAL \UlaBOut[11]~output_o\ : std_logic;
SIGNAL \UlaBOut[12]~output_o\ : std_logic;
SIGNAL \UlaBOut[13]~output_o\ : std_logic;
SIGNAL \UlaBOut[14]~output_o\ : std_logic;
SIGNAL \UlaBOut[15]~output_o\ : std_logic;
SIGNAL \UlaBOut[16]~output_o\ : std_logic;
SIGNAL \UlaBOut[17]~output_o\ : std_logic;
SIGNAL \UlaBOut[18]~output_o\ : std_logic;
SIGNAL \UlaBOut[19]~output_o\ : std_logic;
SIGNAL \UlaBOut[20]~output_o\ : std_logic;
SIGNAL \UlaBOut[21]~output_o\ : std_logic;
SIGNAL \UlaBOut[22]~output_o\ : std_logic;
SIGNAL \UlaBOut[23]~output_o\ : std_logic;
SIGNAL \UlaBOut[24]~output_o\ : std_logic;
SIGNAL \UlaBOut[25]~output_o\ : std_logic;
SIGNAL \UlaBOut[26]~output_o\ : std_logic;
SIGNAL \UlaBOut[27]~output_o\ : std_logic;
SIGNAL \UlaBOut[28]~output_o\ : std_logic;
SIGNAL \UlaBOut[29]~output_o\ : std_logic;
SIGNAL \UlaBOut[30]~output_o\ : std_logic;
SIGNAL \UlaBOut[31]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \somaQuatro|Add0~1_sumout\ : std_logic;
SIGNAL \ROM|memROM~2_combout\ : std_logic;
SIGNAL \somaSHIFT|Add0~1_sumout\ : std_logic;
SIGNAL \ROM|memROM~6_combout\ : std_logic;
SIGNAL \ROM|memROM~7_combout\ : std_logic;
SIGNAL \ROM|memROM~8_combout\ : std_logic;
SIGNAL \ROM|memROM~9_combout\ : std_logic;
SIGNAL \ROM|memROM~10_combout\ : std_logic;
SIGNAL \UC|Equal10~0_combout\ : std_logic;
SIGNAL \UC|palavraControle[3]~0_combout\ : std_logic;
SIGNAL \UC|palavraControle[2]~1_combout\ : std_logic;
SIGNAL \UC|palavraControle[4]~2_combout\ : std_logic;
SIGNAL \ROM|memROM~0_combout\ : std_logic;
SIGNAL \ROM|memROM~3_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp[2]~0_combout\ : std_logic;
SIGNAL \ROM|memROM~4_combout\ : std_logic;
SIGNAL \ROM|memROM~5_combout\ : std_logic;
SIGNAL \ulaUC|selJMPR~0_combout\ : std_logic;
SIGNAL \ROM|memROM~11_combout\ : std_logic;
SIGNAL \ROM|memROM~12_combout\ : std_logic;
SIGNAL \ulaUC|selJMPR~1_combout\ : std_logic;
SIGNAL \ulaUC|selJMPR~combout\ : std_logic;
SIGNAL \ROM|memROM~13_combout\ : std_logic;
SIGNAL \ROM|memROM~14_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp~1_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp~2_combout\ : std_logic;
SIGNAL \ULA|Equal6~0_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp~4_combout\ : std_logic;
SIGNAL \ulaUC|Equal13~0_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp[2]~12_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp[2]~7_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp[2]~8_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp~11_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp[0]~10_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp[0]~9_combout\ : std_logic;
SIGNAL \ULA|saida[4]~3_combout\ : std_logic;
SIGNAL \ULA|saida[4]~4_combout\ : std_logic;
SIGNAL \ULA|saida[8]~5_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp~13_combout\ : std_logic;
SIGNAL \ULA|saida[4]~6_combout\ : std_logic;
SIGNAL \ULA|saida[3]~7_combout\ : std_logic;
SIGNAL \ROM|memROM~19_combout\ : std_logic;
SIGNAL \ROM|memROM~20_combout\ : std_logic;
SIGNAL \ROM|memROM~21_combout\ : std_logic;
SIGNAL \ROM|memROM~22_combout\ : std_logic;
SIGNAL \BancoRegistradores|Equal0~0_combout\ : std_logic;
SIGNAL \ROM|memROM~25_combout\ : std_logic;
SIGNAL \UC|Equal12~0_combout\ : std_logic;
SIGNAL \ROM|memROM~26_combout\ : std_logic;
SIGNAL \ROM|memROM~27_combout\ : std_logic;
SIGNAL \MUX31|saida_MUX[2]~0_combout\ : std_logic;
SIGNAL \MUX31|saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \ROM|memROM~28_combout\ : std_logic;
SIGNAL \ROM|memROM~29_combout\ : std_logic;
SIGNAL \ROM|memROM~30_combout\ : std_logic;
SIGNAL \UC|palavraControle[5]~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1768_combout\ : std_logic;
SIGNAL \MUX31|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \MUX31|saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1769_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1770_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~328_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1771_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1772_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~296_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1773_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~360_q\ : std_logic;
SIGNAL \ROM|memROM~23_combout\ : std_logic;
SIGNAL \ROM|memROM~24_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1106_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1774_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~72_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1775_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~40_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1776_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~104_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1107_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~1_wirecell_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[2]~0_wirecell_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1777_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~456_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1778_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1779_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~424_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1780_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~488_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1108_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1781_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~200_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1782_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~168_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1783_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~232_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1109_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1110_combout\ : std_logic;
SIGNAL \BancoRegistradores|Equal1~0_combout\ : std_logic;
SIGNAL \ROM|memROM~31_combout\ : std_logic;
SIGNAL \ROM|memROM~16_combout\ : std_logic;
SIGNAL \ROM|memROM~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1800_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1111_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1804_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1115_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2280_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2281_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~712_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2282_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2283_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~776_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2284_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2287_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~744_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1808_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2285_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2286_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~680_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1119_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2288_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~968_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2289_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1032_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2291_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1000_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1812_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2290_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~936_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1123_combout\ : std_logic;
SIGNAL \ROM|memROM~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1127_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[2]~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~967_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1031_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~999_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1796_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~935_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1101_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~711_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~775_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~743_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1792_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~679_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1097_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[1]~7_wirecell_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~455_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~487_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~423_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~359_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~295_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1788_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1093_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~199_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~231_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~167_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~71_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~103_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~39_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1784_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1089_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[1]~31_combout\ : std_logic;
SIGNAL \ROM|memROM~18_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp[1]~3_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp[2]~5_combout\ : std_logic;
SIGNAL \ulaUC|ulaOp[0]~6_combout\ : std_logic;
SIGNAL \ULA|saida[0]~0_combout\ : std_logic;
SIGNAL \ULA|saidaSignal~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~326_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~294_q\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[0]~6_wirecell_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~358_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1079_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~70_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~38_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~102_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1080_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~454_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~422_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~486_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1081_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~166_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~230_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1082_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1083_combout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA|saidaSignal~1_combout\ : std_logic;
SIGNAL \ULA|Add0~1_sumout\ : std_logic;
SIGNAL \ULA|Add1~130_cout\ : std_logic;
SIGNAL \ULA|Add1~5_sumout\ : std_logic;
SIGNAL \ULA|saida[0]~1_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[0]~6_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[0]~6_combout\ : std_logic;
SIGNAL \PC|DOUT[18]~0_combout\ : std_logic;
SIGNAL \PC|DOUT[18]~2_combout\ : std_logic;
SIGNAL \PC|DOUT[0]~_wirecell_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~198_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1752_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1062_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1756_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1066_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~710_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~774_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~742_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1760_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~678_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1070_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~966_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1030_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~998_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1764_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~934_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1074_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1078_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[0]~0_combout\ : std_logic;
SIGNAL \ULA|Add0~2\ : std_logic;
SIGNAL \ULA|Add0~5_sumout\ : std_logic;
SIGNAL \ULA|Add1~6\ : std_logic;
SIGNAL \ULA|Add1~9_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \ULA|saida[3]~8_combout\ : std_logic;
SIGNAL \ULA|saida[3]~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1105_combout\ : std_logic;
SIGNAL \ULA|Equal0~0_combout\ : std_logic;
SIGNAL \ULA|saida[4]~10_combout\ : std_logic;
SIGNAL \ULA|saida[4]~11_combout\ : std_logic;
SIGNAL \ULA|saida[1]~12_combout\ : std_logic;
SIGNAL \ULA|saida[1]~13_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[1]~7_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[1]~7_combout\ : std_logic;
SIGNAL \PC|DOUT[1]~_wirecell_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~327_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1084_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1085_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1086_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1087_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1088_combout\ : std_logic;
SIGNAL \ULA|Add0~6\ : std_logic;
SIGNAL \ULA|Add0~9_sumout\ : std_logic;
SIGNAL \ULA|Add1~10\ : std_logic;
SIGNAL \ULA|Add1~13_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \ULA|saida[2]~15_combout\ : std_logic;
SIGNAL \ULA|saida[2]~16_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[2]~0_combout\ : std_logic;
SIGNAL \UC|Equal8~0_combout\ : std_logic;
SIGNAL \UC|Equal9~0_combout\ : std_logic;
SIGNAL \ULA|Equal7~0_combout\ : std_logic;
SIGNAL \ULA|saida[16]~57_combout\ : std_logic;
SIGNAL \ROM|memROM~32_combout\ : std_logic;
SIGNAL \somaSHIFT|Add0~2\ : std_logic;
SIGNAL \somaSHIFT|Add0~6\ : std_logic;
SIGNAL \somaSHIFT|Add0~10\ : std_logic;
SIGNAL \somaSHIFT|Add0~14\ : std_logic;
SIGNAL \somaSHIFT|Add0~18\ : std_logic;
SIGNAL \somaSHIFT|Add0~22\ : std_logic;
SIGNAL \somaSHIFT|Add0~25_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~334_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~302_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~366_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1253_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~78_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~46_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~110_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1254_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~462_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~430_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~494_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1255_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~206_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~174_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~238_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1256_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1257_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1896_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1236_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1900_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1240_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~718_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~782_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~750_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1904_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~686_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1244_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~974_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1038_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1006_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1908_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~942_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1248_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1252_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[8]~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~205_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~237_q\ : std_logic;
SIGNAL \somaQuatro|Add0~17_wirecell_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[7]~4_wirecell_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~173_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~77_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~109_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~45_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1880_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1219_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~461_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~493_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~429_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~365_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~301_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1884_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1223_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~717_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~781_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~749_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1888_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~685_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1227_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~973_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1037_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1005_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1892_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~941_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1231_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1235_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[7]~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~204_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~236_q\ : std_logic;
SIGNAL \somaQuatro|Add0~21_wirecell_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[6]~5_wirecell_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~172_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~76_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~108_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~44_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1864_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1198_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~460_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~492_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~428_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~364_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~300_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1868_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1202_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~716_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~780_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~748_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1872_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~684_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1206_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~972_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1036_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1004_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1876_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~940_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1210_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1214_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[6]~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~203_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~235_q\ : std_logic;
SIGNAL \somaQuatro|Add0~13_wirecell_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[5]~3_wirecell_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~171_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~75_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~107_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~43_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1848_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1171_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~459_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~491_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~427_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~363_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~299_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1852_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1175_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~715_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~779_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~747_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1856_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~683_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1179_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~971_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1035_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1003_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1860_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~939_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1183_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1187_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[5]~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~202_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~234_q\ : std_logic;
SIGNAL \somaQuatro|Add0~9_wirecell_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[4]~2_wirecell_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~170_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~74_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~106_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~42_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1832_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1154_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~458_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~490_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~426_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~362_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~298_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1836_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1158_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~714_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~778_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~746_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1840_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~682_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1162_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~970_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1034_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1002_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1844_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~938_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1166_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1170_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[4]~3_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~5_wirecell_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~201_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~233_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~169_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~73_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~105_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~41_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1816_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1132_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~457_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~489_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~425_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~361_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~297_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1820_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1136_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~713_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~777_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~745_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1824_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~681_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1140_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~969_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1033_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1001_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1828_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~937_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1144_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1148_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[3]~2_combout\ : std_logic;
SIGNAL \ULA|Add0~10\ : std_logic;
SIGNAL \ULA|Add0~13_sumout\ : std_logic;
SIGNAL \ULA|Add1~14\ : std_logic;
SIGNAL \ULA|Add1~17_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \ULA|saida[3]~18_combout\ : std_logic;
SIGNAL \ULA|saida[3]~19_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[3]~1_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[3]~1_wirecell_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~329_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1128_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1129_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1130_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1131_combout\ : std_logic;
SIGNAL \ULA|Add0~14\ : std_logic;
SIGNAL \ULA|Add0~17_sumout\ : std_logic;
SIGNAL \ULA|Add1~18\ : std_logic;
SIGNAL \ULA|Add1~21_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[4]~4_combout\ : std_logic;
SIGNAL \ULA|saida[4]~21_combout\ : std_logic;
SIGNAL \ULA|saida[4]~22_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[4]~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~330_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1149_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1150_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1151_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1152_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1153_combout\ : std_logic;
SIGNAL \ULA|Add1~22\ : std_logic;
SIGNAL \ULA|Add1~25_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[5]~5_combout\ : std_logic;
SIGNAL \ULA|saida[5]~24_combout\ : std_logic;
SIGNAL \ULA|Add0~18\ : std_logic;
SIGNAL \ULA|Add0~21_sumout\ : std_logic;
SIGNAL \ULA|saida[5]~25_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[5]~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~331_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1188_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1189_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1190_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1191_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1192_combout\ : std_logic;
SIGNAL \ULA|Add0~22\ : std_logic;
SIGNAL \ULA|Add0~25_sumout\ : std_logic;
SIGNAL \ULA|Add1~26\ : std_logic;
SIGNAL \ULA|Add1~29_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[6]~6_combout\ : std_logic;
SIGNAL \ULA|saida[6]~27_combout\ : std_logic;
SIGNAL \ULA|saida[6]~28_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[6]~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~332_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1193_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1194_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1195_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1196_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1197_combout\ : std_logic;
SIGNAL \ULA|Add0~26\ : std_logic;
SIGNAL \ULA|Add0~29_sumout\ : std_logic;
SIGNAL \ULA|Add1~30\ : std_logic;
SIGNAL \ULA|Add1~33_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[7]~7_combout\ : std_logic;
SIGNAL \ULA|saida[7]~30_combout\ : std_logic;
SIGNAL \ULA|saida[7]~31_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[7]~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~333_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1215_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1216_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1217_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1218_combout\ : std_logic;
SIGNAL \ULA|Add1~34\ : std_logic;
SIGNAL \ULA|Add1~37_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \ULA|saida[8]~33_combout\ : std_logic;
SIGNAL \ULA|Add0~30\ : std_logic;
SIGNAL \ULA|Add0~33_sumout\ : std_logic;
SIGNAL \ULA|saida[8]~34_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~18\ : std_logic;
SIGNAL \somaQuatro|Add0~25_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~26\ : std_logic;
SIGNAL \somaSHIFT|Add0~29_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~335_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~79_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~463_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~207_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1275_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~303_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~47_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~431_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~175_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1276_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~367_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~111_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~495_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~239_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1277_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1278_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1912_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1258_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1916_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1262_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~719_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~783_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~751_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1920_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~687_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1266_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~975_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1039_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1007_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1924_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~943_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1270_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1274_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[9]~8_combout\ : std_logic;
SIGNAL \ULA|Add1~38\ : std_logic;
SIGNAL \ULA|Add1~41_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \ULA|saida[9]~36_combout\ : std_logic;
SIGNAL \ULA|Add0~34\ : std_logic;
SIGNAL \ULA|Add0~37_sumout\ : std_logic;
SIGNAL \ULA|saida[9]~37_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~26\ : std_logic;
SIGNAL \somaQuatro|Add0~29_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~30\ : std_logic;
SIGNAL \somaSHIFT|Add0~33_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~336_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~304_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~368_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1296_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~80_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~48_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~112_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1297_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~464_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~432_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~496_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1298_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~208_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~176_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~240_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1299_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1300_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1928_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1279_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1932_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1283_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~720_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~784_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~752_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1936_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~688_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1287_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~976_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1040_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1008_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1940_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~944_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1291_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1295_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[10]~9_combout\ : std_logic;
SIGNAL \ULA|Add1~42\ : std_logic;
SIGNAL \ULA|Add1~45_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \ULA|saida[10]~39_combout\ : std_logic;
SIGNAL \ULA|Add0~38\ : std_logic;
SIGNAL \ULA|Add0~41_sumout\ : std_logic;
SIGNAL \ULA|saida[10]~40_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~30\ : std_logic;
SIGNAL \somaQuatro|Add0~33_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~34\ : std_logic;
SIGNAL \somaSHIFT|Add0~37_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~337_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~81_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~465_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~209_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1318_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~305_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~49_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~433_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~177_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1319_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~369_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~113_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~497_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~241_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1320_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1321_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1944_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1301_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1948_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1305_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~721_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~785_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~753_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1952_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~689_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1309_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~977_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1041_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1009_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1956_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~945_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1313_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1317_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[11]~10_combout\ : std_logic;
SIGNAL \ULA|Add1~46\ : std_logic;
SIGNAL \ULA|Add1~49_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \ULA|saida[11]~42_combout\ : std_logic;
SIGNAL \ULA|Add0~42\ : std_logic;
SIGNAL \ULA|Add0~45_sumout\ : std_logic;
SIGNAL \ULA|saida[11]~43_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~34\ : std_logic;
SIGNAL \somaQuatro|Add0~37_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~38\ : std_logic;
SIGNAL \somaSHIFT|Add0~41_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~338_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~306_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~370_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1339_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~82_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~50_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~114_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1340_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~466_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~434_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~498_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1341_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~210_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~178_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~242_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1342_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1343_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1960_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1322_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1964_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1326_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~722_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~786_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~754_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1968_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~690_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1330_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~978_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1042_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1010_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1972_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~946_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1334_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1338_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[12]~11_combout\ : std_logic;
SIGNAL \ULA|Add1~50\ : std_logic;
SIGNAL \ULA|Add1~53_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \ULA|saida[12]~45_combout\ : std_logic;
SIGNAL \ULA|Add0~46\ : std_logic;
SIGNAL \ULA|Add0~49_sumout\ : std_logic;
SIGNAL \ULA|saida[12]~46_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~38\ : std_logic;
SIGNAL \somaQuatro|Add0~41_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~42\ : std_logic;
SIGNAL \somaSHIFT|Add0~45_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~339_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~83_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~467_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~211_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1361_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~307_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~51_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~435_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~179_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1362_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~371_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~115_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~499_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~243_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1363_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1364_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1976_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1344_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1980_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1348_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~723_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~787_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~755_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1984_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~691_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1352_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~979_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1043_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1011_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1988_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~947_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1356_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1360_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[13]~12_combout\ : std_logic;
SIGNAL \ULA|Add1~54\ : std_logic;
SIGNAL \ULA|Add1~57_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \ULA|saida[13]~48_combout\ : std_logic;
SIGNAL \ULA|Add0~50\ : std_logic;
SIGNAL \ULA|Add0~53_sumout\ : std_logic;
SIGNAL \ULA|saida[13]~49_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~42\ : std_logic;
SIGNAL \somaQuatro|Add0~45_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~46\ : std_logic;
SIGNAL \somaSHIFT|Add0~49_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~340_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~308_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~372_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1382_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~84_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~52_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~116_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1383_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~468_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~436_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~500_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1384_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~212_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~180_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~244_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1385_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1386_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1992_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1365_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1996_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1369_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~724_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~788_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~756_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2000_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~692_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1373_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~980_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1044_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1012_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2004_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~948_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1377_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1381_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[14]~13_combout\ : std_logic;
SIGNAL \ULA|Add1~58\ : std_logic;
SIGNAL \ULA|Add1~61_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \ULA|saida[14]~51_combout\ : std_logic;
SIGNAL \ULA|Add0~54\ : std_logic;
SIGNAL \ULA|Add0~57_sumout\ : std_logic;
SIGNAL \ULA|saida[14]~52_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~46\ : std_logic;
SIGNAL \somaQuatro|Add0~49_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~50\ : std_logic;
SIGNAL \somaSHIFT|Add0~53_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~341_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~85_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~469_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~213_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1404_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~309_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~53_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~437_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~181_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1405_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~373_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~117_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~501_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~245_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1406_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1407_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2008_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1387_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2012_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1391_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~725_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~789_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~757_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2016_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~693_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1395_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~981_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1045_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1013_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2020_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~949_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1399_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1403_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[15]~14_combout\ : std_logic;
SIGNAL \ULA|Add1~62\ : std_logic;
SIGNAL \ULA|Add1~65_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \ULA|saida[15]~54_combout\ : std_logic;
SIGNAL \ULA|Add0~58\ : std_logic;
SIGNAL \ULA|Add0~61_sumout\ : std_logic;
SIGNAL \ULA|saida[15]~55_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~50\ : std_logic;
SIGNAL \somaQuatro|Add0~53_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~54\ : std_logic;
SIGNAL \somaSHIFT|Add0~57_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~342_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~310_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~374_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1408_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~86_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~54_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~118_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1409_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~470_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~438_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~502_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1410_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~214_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~182_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~246_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1411_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1412_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2024_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1413_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2028_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1417_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~726_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~790_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~758_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2032_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~694_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1421_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~982_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1046_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1014_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2036_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~950_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1425_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1429_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[16]~15_combout\ : std_logic;
SIGNAL \ULA|Add0~62\ : std_logic;
SIGNAL \ULA|Add0~65_sumout\ : std_logic;
SIGNAL \ULA|Add1~66\ : std_logic;
SIGNAL \ULA|Add1~69_sumout\ : std_logic;
SIGNAL \ULA|saida[16]~58_combout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \ULA|saida[16]~59_combout\ : std_logic;
SIGNAL \ULA|saida[16]~60_combout\ : std_logic;
SIGNAL \ULA|saida[16]~61_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~54\ : std_logic;
SIGNAL \somaQuatro|Add0~57_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~58\ : std_logic;
SIGNAL \somaSHIFT|Add0~61_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~343_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~87_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~471_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~215_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1430_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~311_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~55_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~439_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~183_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1431_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~375_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~119_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~503_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~247_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1432_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1433_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2040_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1434_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2044_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1438_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~727_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~791_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~759_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2048_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~695_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1442_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~983_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1047_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1015_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2052_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~951_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1446_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1450_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[17]~16_combout\ : std_logic;
SIGNAL \ULA|Add0~66\ : std_logic;
SIGNAL \ULA|Add0~69_sumout\ : std_logic;
SIGNAL \ULA|Add1~70\ : std_logic;
SIGNAL \ULA|Add1~73_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \ULA|saida[17]~63_combout\ : std_logic;
SIGNAL \ULA|saida[17]~64_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~58\ : std_logic;
SIGNAL \somaQuatro|Add0~61_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~62\ : std_logic;
SIGNAL \somaSHIFT|Add0~65_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~344_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~312_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~376_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1451_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~88_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~56_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~120_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1452_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~472_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~440_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~504_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1453_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~216_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~184_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~248_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1454_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1455_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2056_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1456_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2060_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1460_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~728_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~792_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~760_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2064_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~696_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1464_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~984_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1048_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1016_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2068_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~952_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1468_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1472_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[18]~17_combout\ : std_logic;
SIGNAL \ULA|Add0~70\ : std_logic;
SIGNAL \ULA|Add0~73_sumout\ : std_logic;
SIGNAL \ULA|Add1~74\ : std_logic;
SIGNAL \ULA|Add1~77_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \ULA|saida[18]~66_combout\ : std_logic;
SIGNAL \ULA|saida[18]~67_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~62\ : std_logic;
SIGNAL \somaQuatro|Add0~65_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~66\ : std_logic;
SIGNAL \somaSHIFT|Add0~69_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~345_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~89_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~473_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~217_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1473_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~313_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~57_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~441_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~185_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1474_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~377_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~121_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~505_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~249_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1475_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1476_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2072_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1477_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2076_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1481_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~729_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~793_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~761_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2080_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~697_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1485_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~985_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1049_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1017_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2084_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~953_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1489_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1493_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[19]~18_combout\ : std_logic;
SIGNAL \ULA|Add0~74\ : std_logic;
SIGNAL \ULA|Add0~77_sumout\ : std_logic;
SIGNAL \ULA|Add1~78\ : std_logic;
SIGNAL \ULA|Add1~81_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \ULA|saida[19]~69_combout\ : std_logic;
SIGNAL \ULA|saida[19]~70_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~66\ : std_logic;
SIGNAL \somaQuatro|Add0~69_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~70\ : std_logic;
SIGNAL \somaSHIFT|Add0~73_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~346_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~314_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~378_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1494_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~90_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~58_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~122_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1495_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~474_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~442_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~506_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1496_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~218_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~186_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~250_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1497_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1498_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2088_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1499_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2092_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1503_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~730_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~794_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~762_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2096_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~698_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1507_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~986_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1050_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1018_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2100_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~954_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1511_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1515_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[20]~19_combout\ : std_logic;
SIGNAL \ULA|Add0~78\ : std_logic;
SIGNAL \ULA|Add0~81_sumout\ : std_logic;
SIGNAL \ULA|Add1~82\ : std_logic;
SIGNAL \ULA|Add1~85_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \ULA|saida[20]~72_combout\ : std_logic;
SIGNAL \ULA|saida[20]~73_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~70\ : std_logic;
SIGNAL \somaQuatro|Add0~73_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~74\ : std_logic;
SIGNAL \somaSHIFT|Add0~77_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~347_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~91_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~475_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~219_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1516_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~315_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~59_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~443_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~187_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1517_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~379_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~123_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~507_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~251_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1518_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1519_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2104_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1520_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2108_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1524_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~731_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~795_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~763_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2112_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~699_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1528_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~987_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1051_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1019_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2116_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~955_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1532_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1536_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[21]~20_combout\ : std_logic;
SIGNAL \ULA|Add0~82\ : std_logic;
SIGNAL \ULA|Add0~85_sumout\ : std_logic;
SIGNAL \ULA|Add1~86\ : std_logic;
SIGNAL \ULA|Add1~89_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \ULA|saida[21]~75_combout\ : std_logic;
SIGNAL \ULA|saida[21]~76_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~74\ : std_logic;
SIGNAL \somaQuatro|Add0~77_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~78\ : std_logic;
SIGNAL \somaSHIFT|Add0~81_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~226_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~258_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~194_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~98_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~130_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~66_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2216_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1671_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~482_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~514_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~450_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~386_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~322_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2220_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1675_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~738_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~802_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~770_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2224_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~706_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1679_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~994_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1058_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1026_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2228_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~962_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1683_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1687_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[28]~27_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~225_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~257_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~193_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~97_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~129_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~65_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2200_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1649_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~481_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~513_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~449_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~385_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~321_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2204_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1653_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~737_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~801_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~769_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2208_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~705_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1657_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~993_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1057_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1025_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2212_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~961_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1661_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1665_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[27]~26_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~224_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~256_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~192_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~96_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~128_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~64_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2184_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1628_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~480_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~512_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~448_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~384_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~320_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2188_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1632_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~736_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~800_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~768_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2192_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~704_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1636_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~992_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1056_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1024_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2196_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~960_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1640_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1644_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[26]~25_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~223_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~255_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~191_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~95_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~127_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~63_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2168_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1606_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~479_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~511_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~447_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~383_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~319_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2172_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1610_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~735_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~799_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~767_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2176_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~703_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1614_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~991_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1055_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1023_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2180_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~959_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1618_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1622_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[25]~24_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~222_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~254_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~190_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~94_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~126_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~62_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2152_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1585_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~478_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~510_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~446_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~382_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~318_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2156_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1589_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~734_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~798_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~766_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2160_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~702_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1593_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~990_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1054_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1022_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2164_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~958_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1597_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1601_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[24]~23_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~221_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~253_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~189_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~93_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~125_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~61_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2136_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1563_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~477_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~509_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~445_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~381_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~317_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2140_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1567_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~733_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~797_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~765_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2144_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~701_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1571_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~989_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1053_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1021_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2148_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~957_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1575_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1579_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[23]~22_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~220_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~252_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~188_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~92_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~124_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~60_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2120_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1542_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~476_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~508_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~444_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~380_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~316_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2124_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1546_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~732_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~796_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~764_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2128_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~700_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1550_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~988_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1052_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1020_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2132_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~956_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1554_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1558_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[22]~21_combout\ : std_logic;
SIGNAL \ULA|Add0~86\ : std_logic;
SIGNAL \ULA|Add0~89_sumout\ : std_logic;
SIGNAL \ULA|Add1~90\ : std_logic;
SIGNAL \ULA|Add1~93_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \ULA|saida[22]~78_combout\ : std_logic;
SIGNAL \ULA|saida[22]~79_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~348_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1537_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1538_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1539_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1540_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1541_combout\ : std_logic;
SIGNAL \ULA|Add0~90\ : std_logic;
SIGNAL \ULA|Add0~93_sumout\ : std_logic;
SIGNAL \ULA|Add1~94\ : std_logic;
SIGNAL \ULA|Add1~97_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[23]~23_combout\ : std_logic;
SIGNAL \ULA|saida[23]~81_combout\ : std_logic;
SIGNAL \ULA|saida[23]~82_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[23]~23_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~349_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1559_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1560_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1561_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1562_combout\ : std_logic;
SIGNAL \ULA|Add0~94\ : std_logic;
SIGNAL \ULA|Add0~97_sumout\ : std_logic;
SIGNAL \ULA|Add1~98\ : std_logic;
SIGNAL \ULA|Add1~101_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \ULA|saida[24]~84_combout\ : std_logic;
SIGNAL \ULA|saida[24]~85_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~350_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1580_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1581_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1582_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1583_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1584_combout\ : std_logic;
SIGNAL \ULA|Add0~98\ : std_logic;
SIGNAL \ULA|Add0~101_sumout\ : std_logic;
SIGNAL \ULA|Add1~102\ : std_logic;
SIGNAL \ULA|Add1~105_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[25]~25_combout\ : std_logic;
SIGNAL \ULA|saida[25]~87_combout\ : std_logic;
SIGNAL \ULA|saida[25]~88_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[25]~25_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~351_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1602_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1603_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1604_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1605_combout\ : std_logic;
SIGNAL \ULA|Add0~102\ : std_logic;
SIGNAL \ULA|Add0~105_sumout\ : std_logic;
SIGNAL \ULA|Add1~106\ : std_logic;
SIGNAL \ULA|Add1~109_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[26]~26_combout\ : std_logic;
SIGNAL \ULA|saida[26]~90_combout\ : std_logic;
SIGNAL \ULA|saida[26]~91_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[26]~26_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~352_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1623_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1624_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1625_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1626_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1627_combout\ : std_logic;
SIGNAL \ULA|Add0~106\ : std_logic;
SIGNAL \ULA|Add0~109_sumout\ : std_logic;
SIGNAL \ULA|Add1~110\ : std_logic;
SIGNAL \ULA|Add1~113_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[27]~27_combout\ : std_logic;
SIGNAL \ULA|saida[27]~93_combout\ : std_logic;
SIGNAL \ULA|saida[27]~94_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[27]~27_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~353_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1645_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1646_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1647_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1648_combout\ : std_logic;
SIGNAL \ULA|Add1~114\ : std_logic;
SIGNAL \ULA|Add1~117_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[28]~28_combout\ : std_logic;
SIGNAL \ULA|saida[28]~96_combout\ : std_logic;
SIGNAL \ULA|saida[28]~97_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[28]~28_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~354_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1666_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1667_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1668_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1669_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1670_combout\ : std_logic;
SIGNAL \ULA|Add0~110\ : std_logic;
SIGNAL \ULA|Add0~113_sumout\ : std_logic;
SIGNAL \ULA|saida[28]~98_combout\ : std_logic;
SIGNAL \ULA|saida[27]~95_combout\ : std_logic;
SIGNAL \ULA|saida[23]~83_combout\ : std_logic;
SIGNAL \ULA|saida[22]~80_combout\ : std_logic;
SIGNAL \ULA|saida[13]~114_combout\ : std_logic;
SIGNAL \ULA|saida[17]~65_combout\ : std_logic;
SIGNAL \ULA|saida[16]~62_combout\ : std_logic;
SIGNAL \ULA|saida[5]~115_combout\ : std_logic;
SIGNAL \ULA|saida[2]~17_combout\ : std_logic;
SIGNAL \ULA|saida[6]~29_combout\ : std_logic;
SIGNAL \ULA|saida[1]~14_combout\ : std_logic;
SIGNAL \ULA|saida[4]~23_combout\ : std_logic;
SIGNAL \ULA|Equal8~5_combout\ : std_logic;
SIGNAL \ULA|Equal8~6_combout\ : std_logic;
SIGNAL \ULA|Equal8~7_combout\ : std_logic;
SIGNAL \somaSHIFT|Add0~110\ : std_logic;
SIGNAL \somaSHIFT|Add0~113_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~228_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~260_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~196_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~100_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~132_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~68_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2248_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1714_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~484_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~516_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~452_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~388_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~324_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2252_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1718_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~740_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~804_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~772_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2256_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~708_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1722_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~996_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1060_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1028_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2260_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~964_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1726_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1730_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[30]~29_combout\ : std_logic;
SIGNAL \ULA|Add1~118\ : std_logic;
SIGNAL \ULA|Add1~121_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[29]~29_combout\ : std_logic;
SIGNAL \ULA|saida[29]~99_combout\ : std_logic;
SIGNAL \ULA|saida[29]~100_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[29]~29_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~227_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~259_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~195_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~99_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~131_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~67_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2232_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1692_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~483_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~515_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~451_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~387_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~323_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2236_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1696_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~739_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~803_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~771_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2240_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~707_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1700_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~995_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1059_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1027_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2244_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~963_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1704_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1708_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[29]~28_combout\ : std_logic;
SIGNAL \ULA|Add1~122\ : std_logic;
SIGNAL \ULA|Add1~125_sumout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[30]~30_combout\ : std_logic;
SIGNAL \ULA|saida[30]~102_combout\ : std_logic;
SIGNAL \ULA|saida[30]~103_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[30]~30_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[30]~30_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~78\ : std_logic;
SIGNAL \somaQuatro|Add0~82\ : std_logic;
SIGNAL \somaQuatro|Add0~86\ : std_logic;
SIGNAL \somaQuatro|Add0~90\ : std_logic;
SIGNAL \somaQuatro|Add0~94\ : std_logic;
SIGNAL \somaQuatro|Add0~98\ : std_logic;
SIGNAL \somaQuatro|Add0~102\ : std_logic;
SIGNAL \somaQuatro|Add0~106\ : std_logic;
SIGNAL \somaQuatro|Add0~110\ : std_logic;
SIGNAL \somaQuatro|Add0~113_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~356_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1709_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1710_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1711_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1712_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1713_combout\ : std_logic;
SIGNAL \ULA|Add0~114\ : std_logic;
SIGNAL \ULA|Add0~118\ : std_logic;
SIGNAL \ULA|Add0~121_sumout\ : std_logic;
SIGNAL \ULA|saida[30]~104_combout\ : std_logic;
SIGNAL \ULA|saida[26]~116_combout\ : std_logic;
SIGNAL \ULA|saida[25]~89_combout\ : std_logic;
SIGNAL \ULA|saida[20]~74_combout\ : std_logic;
SIGNAL \ULA|saida[14]~117_combout\ : std_logic;
SIGNAL \ULA|saida[15]~118_combout\ : std_logic;
SIGNAL \ULA|Equal8~8_combout\ : std_logic;
SIGNAL \ULA|Equal8~9_combout\ : std_logic;
SIGNAL \seletorBranchSignal~0_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~81_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~82\ : std_logic;
SIGNAL \somaSHIFT|Add0~85_sumout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[23]~23_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~85_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~86\ : std_logic;
SIGNAL \somaSHIFT|Add0~89_sumout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~89_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~90\ : std_logic;
SIGNAL \somaSHIFT|Add0~93_sumout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[25]~25_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~93_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~94\ : std_logic;
SIGNAL \somaSHIFT|Add0~97_sumout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[26]~26_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~97_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~98\ : std_logic;
SIGNAL \somaSHIFT|Add0~101_sumout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[27]~27_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~101_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~102\ : std_logic;
SIGNAL \somaSHIFT|Add0~105_sumout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[28]~28_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~105_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~106\ : std_logic;
SIGNAL \somaSHIFT|Add0~109_sumout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[29]~29_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~109_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~355_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1688_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1689_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1690_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1691_combout\ : std_logic;
SIGNAL \ULA|Add0~117_sumout\ : std_logic;
SIGNAL \ULA|saida[29]~101_combout\ : std_logic;
SIGNAL \ULA|saida[24]~86_combout\ : std_logic;
SIGNAL \ULA|saida[10]~109_combout\ : std_logic;
SIGNAL \ULA|saida[11]~110_combout\ : std_logic;
SIGNAL \ULA|saida[12]~111_combout\ : std_logic;
SIGNAL \ULA|Equal8~0_combout\ : std_logic;
SIGNAL \ULA|saida[19]~112_combout\ : std_logic;
SIGNAL \ULA|saida[18]~68_combout\ : std_logic;
SIGNAL \ULA|saida[9]~123_combout\ : std_logic;
SIGNAL \ULA|saida[9]~38_combout\ : std_logic;
SIGNAL \ULA|saida[8]~113_combout\ : std_logic;
SIGNAL \ULA|saida[3]~20_combout\ : std_logic;
SIGNAL \ULA|saida[7]~32_combout\ : std_logic;
SIGNAL \ULA|Equal8~1_combout\ : std_logic;
SIGNAL \ULA|Equal8~2_combout\ : std_logic;
SIGNAL \somaSHIFT|Add0~114\ : std_logic;
SIGNAL \somaSHIFT|Add0~117_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~229_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~261_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~197_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~101_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~133_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~69_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2264_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1735_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~485_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~517_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~453_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~389_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~325_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2268_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1739_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~741_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~805_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~773_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2272_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~709_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1743_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~997_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1061_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1029_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~2276_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~965_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1747_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1751_combout\ : std_logic;
SIGNAL \MUXRegImed|saida_MUX[31]~31_combout\ : std_logic;
SIGNAL \ULA|saida[31]~105_combout\ : std_logic;
SIGNAL \ULA|saida[31]~106_combout\ : std_logic;
SIGNAL \MUXUlaRam|saida_MUX[31]~31_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[31]~31_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~114\ : std_logic;
SIGNAL \somaQuatro|Add0~117_sumout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~357_q\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1731_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1732_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1733_combout\ : std_logic;
SIGNAL \BancoRegistradores|registrador~1734_combout\ : std_logic;
SIGNAL \BancoRegistradores|saidaA[31]~30_combout\ : std_logic;
SIGNAL \ULA|Add0~122\ : std_logic;
SIGNAL \ULA|Add0~125_sumout\ : std_logic;
SIGNAL \ULA|saida[31]~107_combout\ : std_logic;
SIGNAL \ULA|saida[21]~77_combout\ : std_logic;
SIGNAL \ULA|Equal8~4_combout\ : std_logic;
SIGNAL \ULA|Equal8~11_combout\ : std_logic;
SIGNAL \ULA|saida[13]~120_combout\ : std_logic;
SIGNAL \ULA|saida[13]~50_combout\ : std_logic;
SIGNAL \ULA|Equal8~12_combout\ : std_logic;
SIGNAL \ULA|saida[26]~92_combout\ : std_logic;
SIGNAL \ULA|saida[25]~119_combout\ : std_logic;
SIGNAL \ULA|saida[14]~121_combout\ : std_logic;
SIGNAL \ULA|saida[14]~53_combout\ : std_logic;
SIGNAL \ULA|saida[15]~122_combout\ : std_logic;
SIGNAL \ULA|saida[15]~56_combout\ : std_logic;
SIGNAL \ULA|Equal8~13_combout\ : std_logic;
SIGNAL \ULA|Equal8~14_combout\ : std_logic;
SIGNAL \PC|DOUT[18]~1_combout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[2]~0_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~2\ : std_logic;
SIGNAL \somaQuatro|Add0~5_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~5_sumout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[3]~1_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~6\ : std_logic;
SIGNAL \somaQuatro|Add0~9_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~9_sumout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[4]~2_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~10\ : std_logic;
SIGNAL \somaQuatro|Add0~13_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~13_sumout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[5]~3_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~14\ : std_logic;
SIGNAL \somaQuatro|Add0~21_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~17_sumout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[6]~5_combout\ : std_logic;
SIGNAL \somaQuatro|Add0~22\ : std_logic;
SIGNAL \somaQuatro|Add0~17_sumout\ : std_logic;
SIGNAL \somaSHIFT|Add0~21_sumout\ : std_logic;
SIGNAL \MUXJMPR|saida_MUX[7]~4_combout\ : std_logic;
SIGNAL \ROM|memROM~1_combout\ : std_logic;
SIGNAL \UC|palavraControle[7]~3_combout\ : std_logic;
SIGNAL \ULA|Add1~126\ : std_logic;
SIGNAL \ULA|Add1~1_sumout\ : std_logic;
SIGNAL \ULA|saida[0]~2_combout\ : std_logic;
SIGNAL \ULA|saida[5]~26_combout\ : std_logic;
SIGNAL \ULA|saida[8]~35_combout\ : std_logic;
SIGNAL \ULA|saida[10]~41_combout\ : std_logic;
SIGNAL \ULA|saida[11]~44_combout\ : std_logic;
SIGNAL \ULA|saida[12]~47_combout\ : std_logic;
SIGNAL \ULA|saida[19]~71_combout\ : std_logic;
SIGNAL \ULA|saida[29]~108_combout\ : std_logic;
SIGNAL \ULA|Equal8~3_combout\ : std_logic;
SIGNAL \ULA|Equal8~10_combout\ : std_logic;
SIGNAL \PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ULA|ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1489_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1485_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1481_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1477_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~249_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~505_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~121_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~377_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~185_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~441_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~57_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~313_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~217_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~473_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~89_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~345_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1468_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1464_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1460_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1456_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~248_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~184_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~216_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~504_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~440_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~472_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~120_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~56_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~88_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~376_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~312_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~344_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1446_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1442_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1438_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1434_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~247_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~503_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~119_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~375_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~183_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~439_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~55_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~311_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~215_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~471_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~87_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~343_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1425_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1421_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1417_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1413_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~246_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~182_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~214_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~502_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~438_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~470_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~118_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~54_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~86_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~374_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~310_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~342_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~245_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~501_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~117_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~373_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~181_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~437_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~53_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~309_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~213_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~469_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~85_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~341_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1399_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1395_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1391_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1387_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~244_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~180_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~212_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~500_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~436_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~468_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~116_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~52_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~84_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~372_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~308_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~340_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1377_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1373_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1369_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1365_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~243_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~499_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~230_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~166_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~198_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~486_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~422_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~454_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~102_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~38_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~70_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~358_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~294_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~326_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1074_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1070_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1066_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1062_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~301_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~205_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~461_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~77_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~333_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1210_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1206_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1202_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1198_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~236_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~172_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~204_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~492_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~428_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~460_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~108_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~44_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~76_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~364_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~300_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~332_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~235_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~491_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~107_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~363_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~171_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~427_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~43_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~299_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~203_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~459_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~75_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~331_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1183_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1179_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1175_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1171_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1166_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1162_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1158_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1154_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~234_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~170_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~202_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~490_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~426_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~458_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~106_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~42_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~74_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~362_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~298_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~330_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1144_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1140_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1136_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1132_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~233_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~489_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~105_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~361_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~169_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~425_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~41_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~297_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~201_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~457_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~73_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~329_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1123_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1119_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1115_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1111_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~232_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~168_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~200_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~488_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~424_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~456_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~104_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~40_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~72_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~360_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~296_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~328_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1101_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1097_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1093_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1089_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~231_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~487_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~103_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~359_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~167_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~423_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~39_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~295_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~199_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~455_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~71_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~327_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~115_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~371_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~179_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~435_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~51_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~307_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~211_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~467_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~83_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~339_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1356_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1352_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1348_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1344_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~242_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~178_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~210_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~498_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~434_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~466_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~114_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~50_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~82_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~370_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~306_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~338_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1334_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1330_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1326_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1322_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~241_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~497_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~113_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~369_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~177_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~433_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~49_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~305_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~209_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~465_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~81_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~337_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1313_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1309_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1305_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1301_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~240_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~176_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~208_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~496_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~432_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~464_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~112_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~48_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~80_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~368_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~304_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~336_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1291_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1287_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1283_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1279_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~239_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~495_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~111_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~367_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~175_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~431_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~47_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~303_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~207_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~463_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~79_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~335_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1270_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1266_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1262_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1258_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~238_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~174_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~206_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~494_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~430_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~462_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~110_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~46_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~78_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~366_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~302_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~334_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1248_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1244_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1240_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1236_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1231_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1227_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1223_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1219_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~237_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~493_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~109_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~365_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~173_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~429_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~45_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~128_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~64_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~96_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~384_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~320_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~352_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1618_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1614_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1610_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1606_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~255_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~511_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~127_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~383_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~191_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~447_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~63_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~319_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~223_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~479_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~95_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~351_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1597_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1593_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1589_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1585_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~254_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~190_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~222_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~510_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~446_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~478_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~126_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~62_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~94_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~382_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~318_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~350_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1575_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1571_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1567_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1563_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~253_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~509_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~125_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~381_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~189_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~445_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~61_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~317_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~221_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~477_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~93_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~349_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1554_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1550_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1546_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1542_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~252_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~188_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~220_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~508_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~444_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~476_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~124_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~60_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~92_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~380_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~316_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~348_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1532_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1528_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1524_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1520_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~251_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~507_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~123_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~379_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~187_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~443_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~59_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~315_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~219_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~475_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~91_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~347_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1511_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1507_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1503_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1499_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~250_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~186_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~218_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~506_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~442_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~474_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~122_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~58_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~90_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~378_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~314_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~346_q\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1747_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1743_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1739_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1735_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~261_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~517_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~133_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~389_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~197_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~453_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~69_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~325_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~229_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~485_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~101_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~357_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1726_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1722_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1718_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1714_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~260_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~196_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~228_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~516_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~452_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~484_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~132_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~68_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~100_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~388_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~324_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~356_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~125_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1704_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1700_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1696_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1692_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~259_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~515_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~131_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~387_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~195_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~451_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~67_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~323_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~227_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~483_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~99_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~355_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~121_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1683_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1679_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1675_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1671_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~258_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~194_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~226_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~514_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~450_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~482_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~130_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~66_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~98_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~386_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~322_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~354_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1661_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1657_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1653_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1649_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~257_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~513_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~129_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~385_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~193_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~449_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~65_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~321_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~225_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~481_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~97_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~353_q\ : std_logic;
SIGNAL \ULA|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1640_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1636_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1632_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1628_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~256_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~192_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~224_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~512_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~448_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~480_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~716_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1868_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1864_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1003_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1860_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~939_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1035_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~971_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~747_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1856_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~683_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~779_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~715_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1852_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1848_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1002_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1844_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~938_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1034_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~970_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~746_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1840_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~682_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~778_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~714_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1836_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1832_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1001_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1828_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~937_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1033_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~969_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~745_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1824_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~681_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~777_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~713_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1820_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1816_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1000_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1812_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~936_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1032_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~968_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~744_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1808_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~680_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~776_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~712_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1804_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1800_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~999_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1796_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~935_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1031_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~967_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~743_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1792_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~679_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~775_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~711_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1788_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1784_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~998_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1764_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~934_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1030_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~966_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~742_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1760_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~678_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~774_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~710_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1756_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1752_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \somaSHIFT|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~981_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~757_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2016_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~693_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~789_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~725_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2012_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2008_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1012_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2004_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~948_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1044_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~980_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~756_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2000_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~692_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~788_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~724_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1996_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1992_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1011_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1988_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~947_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1043_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~979_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~755_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1984_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~691_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~787_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~723_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1980_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1976_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1010_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1972_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~946_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1042_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~978_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~754_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1968_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~690_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~786_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~722_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1964_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1960_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1009_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1956_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~945_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1041_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~977_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~753_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1952_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~689_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~785_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~721_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1948_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1944_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1008_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1940_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~944_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1040_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~976_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~752_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1936_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~688_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~784_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~720_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1932_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1928_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1007_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1924_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~943_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1039_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~975_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~751_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1920_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~687_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~783_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~719_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1916_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1912_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1006_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1908_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~942_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1038_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~974_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~750_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1904_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~686_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~782_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~718_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1900_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1896_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1005_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1892_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~941_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1037_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~973_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~749_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1888_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~685_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~781_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~717_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1884_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1880_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1004_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1876_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~940_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1036_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~972_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~748_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1872_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~684_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~780_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~766_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2160_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~702_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~798_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~734_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2156_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2152_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1021_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2148_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~957_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1053_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~989_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~765_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2144_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~701_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~797_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~733_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2140_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2136_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1020_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2132_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~956_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1052_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~988_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~764_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2128_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~700_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~796_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~732_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2124_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2120_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1019_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2116_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~955_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1051_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~987_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~763_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2112_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~699_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~795_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~731_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2108_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2104_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1018_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2100_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~954_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1050_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~986_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~762_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2096_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~698_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~794_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~730_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2092_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2088_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1017_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2084_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~953_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1049_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~985_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~761_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2080_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~697_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~793_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~729_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2076_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2072_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1016_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2068_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~952_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1048_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~984_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~760_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2064_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~696_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~792_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~728_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2060_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2056_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1015_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2052_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~951_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1047_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~983_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~759_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2048_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~695_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~791_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~727_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2044_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2040_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1014_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2036_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~950_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1046_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~982_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~758_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2032_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~694_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~790_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~726_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2028_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2024_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1013_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2020_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~949_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1045_q\ : std_logic;
SIGNAL \UC|ALT_INV_palavraControle[3]~0_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_selJMPR~1_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~12_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~11_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_selJMPR~0_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~10_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~9_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~8_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~7_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~6_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~5_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~4_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp[2]~0_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~3_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~2_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~1_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~0_combout\ : std_logic;
SIGNAL \PC|ALT_INV_DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \BancoRegistradores|ALT_INV_saidaA[1]~31_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1029_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2276_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~965_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1061_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~997_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~773_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2272_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~709_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~805_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~741_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2268_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2264_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1028_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2260_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~964_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1060_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~996_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~772_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2256_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~708_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~804_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~740_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2252_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2248_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1027_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2244_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~963_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1059_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~995_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~771_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2240_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~707_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~803_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~739_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2236_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2232_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1026_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2228_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~962_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1058_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~994_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~770_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2224_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~706_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~802_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~738_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2220_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2216_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1025_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2212_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~961_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1057_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~993_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~769_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2208_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~705_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~801_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~737_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2204_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2200_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1024_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2196_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~960_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1056_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~992_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~768_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2192_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~704_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~800_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~736_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2188_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2184_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1023_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2180_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~959_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1055_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~991_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~767_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2176_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~703_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~799_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~735_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2172_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2168_combout\ : std_logic;
SIGNAL \somaQuatro|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1022_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2164_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~958_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1054_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~990_q\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1256_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1255_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1254_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1253_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1252_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[7]~32_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[7]~31_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[7]~30_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1235_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[7]~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1218_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1217_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1216_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1215_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[6]~29_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[6]~28_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[6]~27_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1214_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[6]~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1197_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1196_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1195_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1194_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1193_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~27_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~26_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[5]~25_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[5]~24_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[5]~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1192_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1191_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1190_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1189_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1188_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1187_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[4]~23_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[4]~22_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[4]~21_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1170_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[4]~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1153_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1152_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1151_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1150_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1149_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[3]~20_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[3]~19_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[3]~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1148_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1131_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1130_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1129_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1128_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[2]~17_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[2]~16_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[2]~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1127_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1110_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1109_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1108_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1107_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1106_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~25_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[1]~14_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[1]~13_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[1]~12_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[4]~11_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[4]~10_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1105_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[3]~9_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[3]~8_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1088_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1087_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1086_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1085_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1084_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[3]~7_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[4]~6_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[8]~5_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[4]~4_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[4]~3_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp[0]~9_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp[2]~8_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp[2]~7_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[0]~1_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_selJMPR~combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saidaSignal~1_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1083_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1082_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1081_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1080_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1079_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~24_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~23_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~22_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~21_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~20_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~19_combout\ : std_logic;
SIGNAL \UC|ALT_INV_palavraControle[7]~3_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[0]~0_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1078_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~16_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~15_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saidaSignal~0_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[0]~0_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp[0]~6_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_Equal13~0_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp[2]~5_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp~4_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp[1]~3_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp~2_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp~1_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~14_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~13_combout\ : std_logic;
SIGNAL \UC|ALT_INV_palavraControle[4]~2_combout\ : std_logic;
SIGNAL \UC|ALT_INV_palavraControle[2]~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1519_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1518_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1517_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1516_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[20]~74_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[20]~73_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[20]~72_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1515_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1498_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1497_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1496_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1495_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1494_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[19]~70_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[19]~69_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1493_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1476_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1475_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1474_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1473_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[18]~68_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[18]~67_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[18]~66_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1472_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1455_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1454_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1453_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1452_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1451_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[17]~65_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[17]~64_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[17]~63_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1450_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1433_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1432_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1431_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1430_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[16]~62_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[16]~61_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[16]~60_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[16]~59_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1429_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[16]~58_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1412_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1411_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1410_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1409_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1408_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[16]~57_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[15]~56_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[15]~55_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[15]~54_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1407_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1406_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1405_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1404_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1403_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[14]~53_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[14]~52_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[14]~51_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1386_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1385_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1384_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1383_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1382_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1381_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[13]~50_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[13]~49_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[13]~48_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1364_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1363_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1362_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1361_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1360_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[12]~46_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[12]~45_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1343_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1342_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1341_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1340_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1339_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1338_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[11]~43_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[11]~42_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1321_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1320_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1319_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1318_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1317_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[10]~40_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[10]~39_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1300_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1299_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1298_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1297_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1296_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1295_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[9]~38_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[9]~37_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[9]~36_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1278_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1277_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1276_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1275_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1274_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[8]~34_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[8]~33_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1257_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[29]~108_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[31]~107_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[31]~106_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[31]~105_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1751_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[31]~31_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1734_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1733_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1732_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1731_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[30]~104_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[30]~103_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[30]~102_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1730_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[30]~30_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1713_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1712_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1711_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1710_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1709_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[29]~101_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[29]~100_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[29]~99_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1708_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[29]~29_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1691_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1690_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1689_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1688_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[28]~98_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[28]~97_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[28]~96_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1687_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[28]~28_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1670_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1669_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1668_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1667_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1666_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[27]~95_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[27]~94_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[27]~93_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1665_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[27]~27_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1648_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1647_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1646_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1645_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[26]~92_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[26]~91_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[26]~90_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1644_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[26]~26_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1627_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1626_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1625_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1624_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1623_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[25]~89_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[25]~88_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[25]~87_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1622_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[25]~25_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1605_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1604_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1603_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1602_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[24]~86_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[24]~85_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[24]~84_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1601_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1584_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1583_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1582_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1581_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1580_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[23]~83_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[23]~82_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[23]~81_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1579_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[23]~23_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1562_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1561_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1560_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1559_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[22]~80_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[22]~79_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[22]~78_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1558_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1541_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1540_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1539_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1538_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1537_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[21]~77_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[21]~76_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[21]~75_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1536_combout\ : std_logic;
SIGNAL \MUXRegImed|ALT_INV_saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[31]~31_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[30]~30_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[29]~29_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[28]~28_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[27]~27_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[26]~26_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[25]~25_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[23]~23_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[1]~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1778_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1771_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1769_combout\ : std_logic;
SIGNAL \MUX31|ALT_INV_saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \MUX31|ALT_INV_saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~1768_combout\ : std_logic;
SIGNAL \UC|ALT_INV_palavraControle[5]~4_combout\ : std_logic;
SIGNAL \MUX31|ALT_INV_saida_MUX[2]~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_Equal12~0_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[0]~6_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~31_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[6]~5_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[7]~4_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[5]~3_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[4]~2_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[3]~1_combout\ : std_logic;
SIGNAL \PC|ALT_INV_DOUT[18]~2_combout\ : std_logic;
SIGNAL \PC|ALT_INV_DOUT[18]~1_combout\ : std_logic;
SIGNAL \PC|ALT_INV_DOUT[18]~0_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~14_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~13_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[25]~119_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~12_combout\ : std_logic;
SIGNAL \MUXUlaRam|ALT_INV_saida_MUX[2]~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[31]~30_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[30]~29_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[29]~28_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[28]~27_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[27]~26_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[26]~25_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[25]~24_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[24]~23_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[23]~22_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[22]~21_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[21]~20_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[20]~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[19]~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[18]~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[17]~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[16]~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[15]~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[14]~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[13]~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[12]~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[11]~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[10]~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[9]~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[8]~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[7]~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[6]~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[5]~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[4]~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[3]~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_saidaA[2]~1_combout\ : std_logic;
SIGNAL \ALT_INV_seletorBranchSignal~0_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~11_combout\ : std_logic;
SIGNAL \UC|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~30_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~29_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~28_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~9_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~8_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[15]~118_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[14]~117_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[26]~116_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~7_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~6_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~5_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[5]~115_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[13]~114_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~4_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~3_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~2_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~1_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[8]~113_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[19]~112_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[12]~111_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[11]~110_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[10]~109_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp~13_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp[2]~12_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp~11_combout\ : std_logic;
SIGNAL \ulaUC|ALT_INV_ulaOp[0]~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \MUX31|ALT_INV_saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[9]~123_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[15]~122_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[14]~121_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[13]~120_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2285_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2284_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2282_combout\ : std_logic;
SIGNAL \BancoRegistradores|ALT_INV_registrador~2280_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_memROM~32_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ULAout <= ww_ULAout;
PCout <= ww_PCout;
MuxBEQout <= ww_MuxBEQout;
flagZeroOut <= ww_flagZeroOut;
BEQOut <= ww_BEQOut;
andOut <= ww_andOut;
UlaAout <= ww_UlaAout;
UlaBOut <= ww_UlaBOut;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ULA|ALT_INV_Add1~85_sumout\ <= NOT \ULA|Add1~85_sumout\;
\ULA|ALT_INV_Add0~81_sumout\ <= NOT \ULA|Add0~81_sumout\;
\BancoRegistradores|ALT_INV_registrador~1489_combout\ <= NOT \BancoRegistradores|registrador~1489_combout\;
\BancoRegistradores|ALT_INV_registrador~1485_combout\ <= NOT \BancoRegistradores|registrador~1485_combout\;
\BancoRegistradores|ALT_INV_registrador~1481_combout\ <= NOT \BancoRegistradores|registrador~1481_combout\;
\BancoRegistradores|ALT_INV_registrador~1477_combout\ <= NOT \BancoRegistradores|registrador~1477_combout\;
\BancoRegistradores|ALT_INV_registrador~249_q\ <= NOT \BancoRegistradores|registrador~249_q\;
\BancoRegistradores|ALT_INV_registrador~505_q\ <= NOT \BancoRegistradores|registrador~505_q\;
\BancoRegistradores|ALT_INV_registrador~121_q\ <= NOT \BancoRegistradores|registrador~121_q\;
\BancoRegistradores|ALT_INV_registrador~377_q\ <= NOT \BancoRegistradores|registrador~377_q\;
\BancoRegistradores|ALT_INV_registrador~185_q\ <= NOT \BancoRegistradores|registrador~185_q\;
\BancoRegistradores|ALT_INV_registrador~441_q\ <= NOT \BancoRegistradores|registrador~441_q\;
\BancoRegistradores|ALT_INV_registrador~57_q\ <= NOT \BancoRegistradores|registrador~57_q\;
\BancoRegistradores|ALT_INV_registrador~313_q\ <= NOT \BancoRegistradores|registrador~313_q\;
\BancoRegistradores|ALT_INV_registrador~217_q\ <= NOT \BancoRegistradores|registrador~217_q\;
\BancoRegistradores|ALT_INV_registrador~473_q\ <= NOT \BancoRegistradores|registrador~473_q\;
\BancoRegistradores|ALT_INV_registrador~89_q\ <= NOT \BancoRegistradores|registrador~89_q\;
\BancoRegistradores|ALT_INV_registrador~345_q\ <= NOT \BancoRegistradores|registrador~345_q\;
\ULA|ALT_INV_Add1~81_sumout\ <= NOT \ULA|Add1~81_sumout\;
\ULA|ALT_INV_Add0~77_sumout\ <= NOT \ULA|Add0~77_sumout\;
\BancoRegistradores|ALT_INV_registrador~1468_combout\ <= NOT \BancoRegistradores|registrador~1468_combout\;
\BancoRegistradores|ALT_INV_registrador~1464_combout\ <= NOT \BancoRegistradores|registrador~1464_combout\;
\BancoRegistradores|ALT_INV_registrador~1460_combout\ <= NOT \BancoRegistradores|registrador~1460_combout\;
\BancoRegistradores|ALT_INV_registrador~1456_combout\ <= NOT \BancoRegistradores|registrador~1456_combout\;
\BancoRegistradores|ALT_INV_registrador~248_q\ <= NOT \BancoRegistradores|registrador~248_q\;
\BancoRegistradores|ALT_INV_registrador~184_q\ <= NOT \BancoRegistradores|registrador~184_q\;
\BancoRegistradores|ALT_INV_registrador~216_q\ <= NOT \BancoRegistradores|registrador~216_q\;
\BancoRegistradores|ALT_INV_registrador~504_q\ <= NOT \BancoRegistradores|registrador~504_q\;
\BancoRegistradores|ALT_INV_registrador~440_q\ <= NOT \BancoRegistradores|registrador~440_q\;
\BancoRegistradores|ALT_INV_registrador~472_q\ <= NOT \BancoRegistradores|registrador~472_q\;
\BancoRegistradores|ALT_INV_registrador~120_q\ <= NOT \BancoRegistradores|registrador~120_q\;
\BancoRegistradores|ALT_INV_registrador~56_q\ <= NOT \BancoRegistradores|registrador~56_q\;
\BancoRegistradores|ALT_INV_registrador~88_q\ <= NOT \BancoRegistradores|registrador~88_q\;
\BancoRegistradores|ALT_INV_registrador~376_q\ <= NOT \BancoRegistradores|registrador~376_q\;
\BancoRegistradores|ALT_INV_registrador~312_q\ <= NOT \BancoRegistradores|registrador~312_q\;
\BancoRegistradores|ALT_INV_registrador~344_q\ <= NOT \BancoRegistradores|registrador~344_q\;
\ULA|ALT_INV_Add1~77_sumout\ <= NOT \ULA|Add1~77_sumout\;
\ULA|ALT_INV_Add0~73_sumout\ <= NOT \ULA|Add0~73_sumout\;
\BancoRegistradores|ALT_INV_registrador~1446_combout\ <= NOT \BancoRegistradores|registrador~1446_combout\;
\BancoRegistradores|ALT_INV_registrador~1442_combout\ <= NOT \BancoRegistradores|registrador~1442_combout\;
\BancoRegistradores|ALT_INV_registrador~1438_combout\ <= NOT \BancoRegistradores|registrador~1438_combout\;
\BancoRegistradores|ALT_INV_registrador~1434_combout\ <= NOT \BancoRegistradores|registrador~1434_combout\;
\BancoRegistradores|ALT_INV_registrador~247_q\ <= NOT \BancoRegistradores|registrador~247_q\;
\BancoRegistradores|ALT_INV_registrador~503_q\ <= NOT \BancoRegistradores|registrador~503_q\;
\BancoRegistradores|ALT_INV_registrador~119_q\ <= NOT \BancoRegistradores|registrador~119_q\;
\BancoRegistradores|ALT_INV_registrador~375_q\ <= NOT \BancoRegistradores|registrador~375_q\;
\BancoRegistradores|ALT_INV_registrador~183_q\ <= NOT \BancoRegistradores|registrador~183_q\;
\BancoRegistradores|ALT_INV_registrador~439_q\ <= NOT \BancoRegistradores|registrador~439_q\;
\BancoRegistradores|ALT_INV_registrador~55_q\ <= NOT \BancoRegistradores|registrador~55_q\;
\BancoRegistradores|ALT_INV_registrador~311_q\ <= NOT \BancoRegistradores|registrador~311_q\;
\BancoRegistradores|ALT_INV_registrador~215_q\ <= NOT \BancoRegistradores|registrador~215_q\;
\BancoRegistradores|ALT_INV_registrador~471_q\ <= NOT \BancoRegistradores|registrador~471_q\;
\BancoRegistradores|ALT_INV_registrador~87_q\ <= NOT \BancoRegistradores|registrador~87_q\;
\BancoRegistradores|ALT_INV_registrador~343_q\ <= NOT \BancoRegistradores|registrador~343_q\;
\ULA|ALT_INV_Add1~73_sumout\ <= NOT \ULA|Add1~73_sumout\;
\ULA|ALT_INV_Add0~69_sumout\ <= NOT \ULA|Add0~69_sumout\;
\BancoRegistradores|ALT_INV_registrador~1425_combout\ <= NOT \BancoRegistradores|registrador~1425_combout\;
\BancoRegistradores|ALT_INV_registrador~1421_combout\ <= NOT \BancoRegistradores|registrador~1421_combout\;
\BancoRegistradores|ALT_INV_registrador~1417_combout\ <= NOT \BancoRegistradores|registrador~1417_combout\;
\BancoRegistradores|ALT_INV_registrador~1413_combout\ <= NOT \BancoRegistradores|registrador~1413_combout\;
\BancoRegistradores|ALT_INV_registrador~246_q\ <= NOT \BancoRegistradores|registrador~246_q\;
\BancoRegistradores|ALT_INV_registrador~182_q\ <= NOT \BancoRegistradores|registrador~182_q\;
\BancoRegistradores|ALT_INV_registrador~214_q\ <= NOT \BancoRegistradores|registrador~214_q\;
\BancoRegistradores|ALT_INV_registrador~502_q\ <= NOT \BancoRegistradores|registrador~502_q\;
\BancoRegistradores|ALT_INV_registrador~438_q\ <= NOT \BancoRegistradores|registrador~438_q\;
\BancoRegistradores|ALT_INV_registrador~470_q\ <= NOT \BancoRegistradores|registrador~470_q\;
\BancoRegistradores|ALT_INV_registrador~118_q\ <= NOT \BancoRegistradores|registrador~118_q\;
\BancoRegistradores|ALT_INV_registrador~54_q\ <= NOT \BancoRegistradores|registrador~54_q\;
\BancoRegistradores|ALT_INV_registrador~86_q\ <= NOT \BancoRegistradores|registrador~86_q\;
\BancoRegistradores|ALT_INV_registrador~374_q\ <= NOT \BancoRegistradores|registrador~374_q\;
\BancoRegistradores|ALT_INV_registrador~310_q\ <= NOT \BancoRegistradores|registrador~310_q\;
\BancoRegistradores|ALT_INV_registrador~342_q\ <= NOT \BancoRegistradores|registrador~342_q\;
\ULA|ALT_INV_Add1~69_sumout\ <= NOT \ULA|Add1~69_sumout\;
\ULA|ALT_INV_Add0~65_sumout\ <= NOT \ULA|Add0~65_sumout\;
\ULA|ALT_INV_Add0~61_sumout\ <= NOT \ULA|Add0~61_sumout\;
\BancoRegistradores|ALT_INV_registrador~245_q\ <= NOT \BancoRegistradores|registrador~245_q\;
\BancoRegistradores|ALT_INV_registrador~501_q\ <= NOT \BancoRegistradores|registrador~501_q\;
\BancoRegistradores|ALT_INV_registrador~117_q\ <= NOT \BancoRegistradores|registrador~117_q\;
\BancoRegistradores|ALT_INV_registrador~373_q\ <= NOT \BancoRegistradores|registrador~373_q\;
\BancoRegistradores|ALT_INV_registrador~181_q\ <= NOT \BancoRegistradores|registrador~181_q\;
\BancoRegistradores|ALT_INV_registrador~437_q\ <= NOT \BancoRegistradores|registrador~437_q\;
\BancoRegistradores|ALT_INV_registrador~53_q\ <= NOT \BancoRegistradores|registrador~53_q\;
\BancoRegistradores|ALT_INV_registrador~309_q\ <= NOT \BancoRegistradores|registrador~309_q\;
\BancoRegistradores|ALT_INV_registrador~213_q\ <= NOT \BancoRegistradores|registrador~213_q\;
\BancoRegistradores|ALT_INV_registrador~469_q\ <= NOT \BancoRegistradores|registrador~469_q\;
\BancoRegistradores|ALT_INV_registrador~85_q\ <= NOT \BancoRegistradores|registrador~85_q\;
\BancoRegistradores|ALT_INV_registrador~341_q\ <= NOT \BancoRegistradores|registrador~341_q\;
\BancoRegistradores|ALT_INV_registrador~1399_combout\ <= NOT \BancoRegistradores|registrador~1399_combout\;
\BancoRegistradores|ALT_INV_registrador~1395_combout\ <= NOT \BancoRegistradores|registrador~1395_combout\;
\BancoRegistradores|ALT_INV_registrador~1391_combout\ <= NOT \BancoRegistradores|registrador~1391_combout\;
\BancoRegistradores|ALT_INV_registrador~1387_combout\ <= NOT \BancoRegistradores|registrador~1387_combout\;
\ULA|ALT_INV_Add1~65_sumout\ <= NOT \ULA|Add1~65_sumout\;
\ULA|ALT_INV_Add0~57_sumout\ <= NOT \ULA|Add0~57_sumout\;
\BancoRegistradores|ALT_INV_registrador~244_q\ <= NOT \BancoRegistradores|registrador~244_q\;
\BancoRegistradores|ALT_INV_registrador~180_q\ <= NOT \BancoRegistradores|registrador~180_q\;
\BancoRegistradores|ALT_INV_registrador~212_q\ <= NOT \BancoRegistradores|registrador~212_q\;
\BancoRegistradores|ALT_INV_registrador~500_q\ <= NOT \BancoRegistradores|registrador~500_q\;
\BancoRegistradores|ALT_INV_registrador~436_q\ <= NOT \BancoRegistradores|registrador~436_q\;
\BancoRegistradores|ALT_INV_registrador~468_q\ <= NOT \BancoRegistradores|registrador~468_q\;
\BancoRegistradores|ALT_INV_registrador~116_q\ <= NOT \BancoRegistradores|registrador~116_q\;
\BancoRegistradores|ALT_INV_registrador~52_q\ <= NOT \BancoRegistradores|registrador~52_q\;
\BancoRegistradores|ALT_INV_registrador~84_q\ <= NOT \BancoRegistradores|registrador~84_q\;
\BancoRegistradores|ALT_INV_registrador~372_q\ <= NOT \BancoRegistradores|registrador~372_q\;
\BancoRegistradores|ALT_INV_registrador~308_q\ <= NOT \BancoRegistradores|registrador~308_q\;
\BancoRegistradores|ALT_INV_registrador~340_q\ <= NOT \BancoRegistradores|registrador~340_q\;
\BancoRegistradores|ALT_INV_registrador~1377_combout\ <= NOT \BancoRegistradores|registrador~1377_combout\;
\BancoRegistradores|ALT_INV_registrador~1373_combout\ <= NOT \BancoRegistradores|registrador~1373_combout\;
\BancoRegistradores|ALT_INV_registrador~1369_combout\ <= NOT \BancoRegistradores|registrador~1369_combout\;
\BancoRegistradores|ALT_INV_registrador~1365_combout\ <= NOT \BancoRegistradores|registrador~1365_combout\;
\ULA|ALT_INV_Add1~61_sumout\ <= NOT \ULA|Add1~61_sumout\;
\ULA|ALT_INV_Add0~53_sumout\ <= NOT \ULA|Add0~53_sumout\;
\BancoRegistradores|ALT_INV_registrador~243_q\ <= NOT \BancoRegistradores|registrador~243_q\;
\BancoRegistradores|ALT_INV_registrador~499_q\ <= NOT \BancoRegistradores|registrador~499_q\;
\ULA|ALT_INV_Add0~5_sumout\ <= NOT \ULA|Add0~5_sumout\;
\ULA|ALT_INV_Add1~5_sumout\ <= NOT \ULA|Add1~5_sumout\;
\ULA|ALT_INV_Add0~1_sumout\ <= NOT \ULA|Add0~1_sumout\;
\BancoRegistradores|ALT_INV_registrador~230_q\ <= NOT \BancoRegistradores|registrador~230_q\;
\BancoRegistradores|ALT_INV_registrador~166_q\ <= NOT \BancoRegistradores|registrador~166_q\;
\BancoRegistradores|ALT_INV_registrador~198_q\ <= NOT \BancoRegistradores|registrador~198_q\;
\BancoRegistradores|ALT_INV_registrador~486_q\ <= NOT \BancoRegistradores|registrador~486_q\;
\BancoRegistradores|ALT_INV_registrador~422_q\ <= NOT \BancoRegistradores|registrador~422_q\;
\BancoRegistradores|ALT_INV_registrador~454_q\ <= NOT \BancoRegistradores|registrador~454_q\;
\BancoRegistradores|ALT_INV_registrador~102_q\ <= NOT \BancoRegistradores|registrador~102_q\;
\BancoRegistradores|ALT_INV_registrador~38_q\ <= NOT \BancoRegistradores|registrador~38_q\;
\BancoRegistradores|ALT_INV_registrador~70_q\ <= NOT \BancoRegistradores|registrador~70_q\;
\BancoRegistradores|ALT_INV_registrador~358_q\ <= NOT \BancoRegistradores|registrador~358_q\;
\BancoRegistradores|ALT_INV_registrador~294_q\ <= NOT \BancoRegistradores|registrador~294_q\;
\BancoRegistradores|ALT_INV_registrador~326_q\ <= NOT \BancoRegistradores|registrador~326_q\;
\BancoRegistradores|ALT_INV_registrador~1074_combout\ <= NOT \BancoRegistradores|registrador~1074_combout\;
\BancoRegistradores|ALT_INV_registrador~1070_combout\ <= NOT \BancoRegistradores|registrador~1070_combout\;
\BancoRegistradores|ALT_INV_registrador~1066_combout\ <= NOT \BancoRegistradores|registrador~1066_combout\;
\BancoRegistradores|ALT_INV_registrador~1062_combout\ <= NOT \BancoRegistradores|registrador~1062_combout\;
\ULA|ALT_INV_Add1~1_sumout\ <= NOT \ULA|Add1~1_sumout\;
\BancoRegistradores|ALT_INV_registrador~301_q\ <= NOT \BancoRegistradores|registrador~301_q\;
\BancoRegistradores|ALT_INV_registrador~205_q\ <= NOT \BancoRegistradores|registrador~205_q\;
\BancoRegistradores|ALT_INV_registrador~461_q\ <= NOT \BancoRegistradores|registrador~461_q\;
\BancoRegistradores|ALT_INV_registrador~77_q\ <= NOT \BancoRegistradores|registrador~77_q\;
\BancoRegistradores|ALT_INV_registrador~333_q\ <= NOT \BancoRegistradores|registrador~333_q\;
\ULA|ALT_INV_Add1~33_sumout\ <= NOT \ULA|Add1~33_sumout\;
\ULA|ALT_INV_Add0~29_sumout\ <= NOT \ULA|Add0~29_sumout\;
\BancoRegistradores|ALT_INV_registrador~1210_combout\ <= NOT \BancoRegistradores|registrador~1210_combout\;
\BancoRegistradores|ALT_INV_registrador~1206_combout\ <= NOT \BancoRegistradores|registrador~1206_combout\;
\BancoRegistradores|ALT_INV_registrador~1202_combout\ <= NOT \BancoRegistradores|registrador~1202_combout\;
\BancoRegistradores|ALT_INV_registrador~1198_combout\ <= NOT \BancoRegistradores|registrador~1198_combout\;
\BancoRegistradores|ALT_INV_registrador~236_q\ <= NOT \BancoRegistradores|registrador~236_q\;
\BancoRegistradores|ALT_INV_registrador~172_q\ <= NOT \BancoRegistradores|registrador~172_q\;
\BancoRegistradores|ALT_INV_registrador~204_q\ <= NOT \BancoRegistradores|registrador~204_q\;
\BancoRegistradores|ALT_INV_registrador~492_q\ <= NOT \BancoRegistradores|registrador~492_q\;
\BancoRegistradores|ALT_INV_registrador~428_q\ <= NOT \BancoRegistradores|registrador~428_q\;
\BancoRegistradores|ALT_INV_registrador~460_q\ <= NOT \BancoRegistradores|registrador~460_q\;
\BancoRegistradores|ALT_INV_registrador~108_q\ <= NOT \BancoRegistradores|registrador~108_q\;
\BancoRegistradores|ALT_INV_registrador~44_q\ <= NOT \BancoRegistradores|registrador~44_q\;
\BancoRegistradores|ALT_INV_registrador~76_q\ <= NOT \BancoRegistradores|registrador~76_q\;
\BancoRegistradores|ALT_INV_registrador~364_q\ <= NOT \BancoRegistradores|registrador~364_q\;
\BancoRegistradores|ALT_INV_registrador~300_q\ <= NOT \BancoRegistradores|registrador~300_q\;
\BancoRegistradores|ALT_INV_registrador~332_q\ <= NOT \BancoRegistradores|registrador~332_q\;
\ULA|ALT_INV_Add1~29_sumout\ <= NOT \ULA|Add1~29_sumout\;
\ULA|ALT_INV_Add0~25_sumout\ <= NOT \ULA|Add0~25_sumout\;
\ULA|ALT_INV_Add0~21_sumout\ <= NOT \ULA|Add0~21_sumout\;
\BancoRegistradores|ALT_INV_registrador~235_q\ <= NOT \BancoRegistradores|registrador~235_q\;
\BancoRegistradores|ALT_INV_registrador~491_q\ <= NOT \BancoRegistradores|registrador~491_q\;
\BancoRegistradores|ALT_INV_registrador~107_q\ <= NOT \BancoRegistradores|registrador~107_q\;
\BancoRegistradores|ALT_INV_registrador~363_q\ <= NOT \BancoRegistradores|registrador~363_q\;
\BancoRegistradores|ALT_INV_registrador~171_q\ <= NOT \BancoRegistradores|registrador~171_q\;
\BancoRegistradores|ALT_INV_registrador~427_q\ <= NOT \BancoRegistradores|registrador~427_q\;
\BancoRegistradores|ALT_INV_registrador~43_q\ <= NOT \BancoRegistradores|registrador~43_q\;
\BancoRegistradores|ALT_INV_registrador~299_q\ <= NOT \BancoRegistradores|registrador~299_q\;
\BancoRegistradores|ALT_INV_registrador~203_q\ <= NOT \BancoRegistradores|registrador~203_q\;
\BancoRegistradores|ALT_INV_registrador~459_q\ <= NOT \BancoRegistradores|registrador~459_q\;
\BancoRegistradores|ALT_INV_registrador~75_q\ <= NOT \BancoRegistradores|registrador~75_q\;
\BancoRegistradores|ALT_INV_registrador~331_q\ <= NOT \BancoRegistradores|registrador~331_q\;
\BancoRegistradores|ALT_INV_registrador~1183_combout\ <= NOT \BancoRegistradores|registrador~1183_combout\;
\BancoRegistradores|ALT_INV_registrador~1179_combout\ <= NOT \BancoRegistradores|registrador~1179_combout\;
\BancoRegistradores|ALT_INV_registrador~1175_combout\ <= NOT \BancoRegistradores|registrador~1175_combout\;
\BancoRegistradores|ALT_INV_registrador~1171_combout\ <= NOT \BancoRegistradores|registrador~1171_combout\;
\ULA|ALT_INV_Add1~25_sumout\ <= NOT \ULA|Add1~25_sumout\;
\BancoRegistradores|ALT_INV_registrador~1166_combout\ <= NOT \BancoRegistradores|registrador~1166_combout\;
\BancoRegistradores|ALT_INV_registrador~1162_combout\ <= NOT \BancoRegistradores|registrador~1162_combout\;
\BancoRegistradores|ALT_INV_registrador~1158_combout\ <= NOT \BancoRegistradores|registrador~1158_combout\;
\BancoRegistradores|ALT_INV_registrador~1154_combout\ <= NOT \BancoRegistradores|registrador~1154_combout\;
\BancoRegistradores|ALT_INV_registrador~234_q\ <= NOT \BancoRegistradores|registrador~234_q\;
\BancoRegistradores|ALT_INV_registrador~170_q\ <= NOT \BancoRegistradores|registrador~170_q\;
\BancoRegistradores|ALT_INV_registrador~202_q\ <= NOT \BancoRegistradores|registrador~202_q\;
\BancoRegistradores|ALT_INV_registrador~490_q\ <= NOT \BancoRegistradores|registrador~490_q\;
\BancoRegistradores|ALT_INV_registrador~426_q\ <= NOT \BancoRegistradores|registrador~426_q\;
\BancoRegistradores|ALT_INV_registrador~458_q\ <= NOT \BancoRegistradores|registrador~458_q\;
\BancoRegistradores|ALT_INV_registrador~106_q\ <= NOT \BancoRegistradores|registrador~106_q\;
\BancoRegistradores|ALT_INV_registrador~42_q\ <= NOT \BancoRegistradores|registrador~42_q\;
\BancoRegistradores|ALT_INV_registrador~74_q\ <= NOT \BancoRegistradores|registrador~74_q\;
\BancoRegistradores|ALT_INV_registrador~362_q\ <= NOT \BancoRegistradores|registrador~362_q\;
\BancoRegistradores|ALT_INV_registrador~298_q\ <= NOT \BancoRegistradores|registrador~298_q\;
\BancoRegistradores|ALT_INV_registrador~330_q\ <= NOT \BancoRegistradores|registrador~330_q\;
\ULA|ALT_INV_Add1~21_sumout\ <= NOT \ULA|Add1~21_sumout\;
\ULA|ALT_INV_Add0~17_sumout\ <= NOT \ULA|Add0~17_sumout\;
\BancoRegistradores|ALT_INV_registrador~1144_combout\ <= NOT \BancoRegistradores|registrador~1144_combout\;
\BancoRegistradores|ALT_INV_registrador~1140_combout\ <= NOT \BancoRegistradores|registrador~1140_combout\;
\BancoRegistradores|ALT_INV_registrador~1136_combout\ <= NOT \BancoRegistradores|registrador~1136_combout\;
\BancoRegistradores|ALT_INV_registrador~1132_combout\ <= NOT \BancoRegistradores|registrador~1132_combout\;
\BancoRegistradores|ALT_INV_registrador~233_q\ <= NOT \BancoRegistradores|registrador~233_q\;
\BancoRegistradores|ALT_INV_registrador~489_q\ <= NOT \BancoRegistradores|registrador~489_q\;
\BancoRegistradores|ALT_INV_registrador~105_q\ <= NOT \BancoRegistradores|registrador~105_q\;
\BancoRegistradores|ALT_INV_registrador~361_q\ <= NOT \BancoRegistradores|registrador~361_q\;
\BancoRegistradores|ALT_INV_registrador~169_q\ <= NOT \BancoRegistradores|registrador~169_q\;
\BancoRegistradores|ALT_INV_registrador~425_q\ <= NOT \BancoRegistradores|registrador~425_q\;
\BancoRegistradores|ALT_INV_registrador~41_q\ <= NOT \BancoRegistradores|registrador~41_q\;
\BancoRegistradores|ALT_INV_registrador~297_q\ <= NOT \BancoRegistradores|registrador~297_q\;
\BancoRegistradores|ALT_INV_registrador~201_q\ <= NOT \BancoRegistradores|registrador~201_q\;
\BancoRegistradores|ALT_INV_registrador~457_q\ <= NOT \BancoRegistradores|registrador~457_q\;
\BancoRegistradores|ALT_INV_registrador~73_q\ <= NOT \BancoRegistradores|registrador~73_q\;
\BancoRegistradores|ALT_INV_registrador~329_q\ <= NOT \BancoRegistradores|registrador~329_q\;
\ULA|ALT_INV_Add1~17_sumout\ <= NOT \ULA|Add1~17_sumout\;
\ULA|ALT_INV_Add0~13_sumout\ <= NOT \ULA|Add0~13_sumout\;
\BancoRegistradores|ALT_INV_registrador~1123_combout\ <= NOT \BancoRegistradores|registrador~1123_combout\;
\BancoRegistradores|ALT_INV_registrador~1119_combout\ <= NOT \BancoRegistradores|registrador~1119_combout\;
\BancoRegistradores|ALT_INV_registrador~1115_combout\ <= NOT \BancoRegistradores|registrador~1115_combout\;
\BancoRegistradores|ALT_INV_registrador~1111_combout\ <= NOT \BancoRegistradores|registrador~1111_combout\;
\BancoRegistradores|ALT_INV_registrador~232_q\ <= NOT \BancoRegistradores|registrador~232_q\;
\BancoRegistradores|ALT_INV_registrador~168_q\ <= NOT \BancoRegistradores|registrador~168_q\;
\BancoRegistradores|ALT_INV_registrador~200_q\ <= NOT \BancoRegistradores|registrador~200_q\;
\BancoRegistradores|ALT_INV_registrador~488_q\ <= NOT \BancoRegistradores|registrador~488_q\;
\BancoRegistradores|ALT_INV_registrador~424_q\ <= NOT \BancoRegistradores|registrador~424_q\;
\BancoRegistradores|ALT_INV_registrador~456_q\ <= NOT \BancoRegistradores|registrador~456_q\;
\BancoRegistradores|ALT_INV_registrador~104_q\ <= NOT \BancoRegistradores|registrador~104_q\;
\BancoRegistradores|ALT_INV_registrador~40_q\ <= NOT \BancoRegistradores|registrador~40_q\;
\BancoRegistradores|ALT_INV_registrador~72_q\ <= NOT \BancoRegistradores|registrador~72_q\;
\BancoRegistradores|ALT_INV_registrador~360_q\ <= NOT \BancoRegistradores|registrador~360_q\;
\BancoRegistradores|ALT_INV_registrador~296_q\ <= NOT \BancoRegistradores|registrador~296_q\;
\BancoRegistradores|ALT_INV_registrador~328_q\ <= NOT \BancoRegistradores|registrador~328_q\;
\ULA|ALT_INV_Add1~13_sumout\ <= NOT \ULA|Add1~13_sumout\;
\ULA|ALT_INV_Add0~9_sumout\ <= NOT \ULA|Add0~9_sumout\;
\BancoRegistradores|ALT_INV_registrador~1101_combout\ <= NOT \BancoRegistradores|registrador~1101_combout\;
\BancoRegistradores|ALT_INV_registrador~1097_combout\ <= NOT \BancoRegistradores|registrador~1097_combout\;
\BancoRegistradores|ALT_INV_registrador~1093_combout\ <= NOT \BancoRegistradores|registrador~1093_combout\;
\BancoRegistradores|ALT_INV_registrador~1089_combout\ <= NOT \BancoRegistradores|registrador~1089_combout\;
\BancoRegistradores|ALT_INV_registrador~231_q\ <= NOT \BancoRegistradores|registrador~231_q\;
\BancoRegistradores|ALT_INV_registrador~487_q\ <= NOT \BancoRegistradores|registrador~487_q\;
\BancoRegistradores|ALT_INV_registrador~103_q\ <= NOT \BancoRegistradores|registrador~103_q\;
\BancoRegistradores|ALT_INV_registrador~359_q\ <= NOT \BancoRegistradores|registrador~359_q\;
\BancoRegistradores|ALT_INV_registrador~167_q\ <= NOT \BancoRegistradores|registrador~167_q\;
\BancoRegistradores|ALT_INV_registrador~423_q\ <= NOT \BancoRegistradores|registrador~423_q\;
\BancoRegistradores|ALT_INV_registrador~39_q\ <= NOT \BancoRegistradores|registrador~39_q\;
\BancoRegistradores|ALT_INV_registrador~295_q\ <= NOT \BancoRegistradores|registrador~295_q\;
\BancoRegistradores|ALT_INV_registrador~199_q\ <= NOT \BancoRegistradores|registrador~199_q\;
\BancoRegistradores|ALT_INV_registrador~455_q\ <= NOT \BancoRegistradores|registrador~455_q\;
\BancoRegistradores|ALT_INV_registrador~71_q\ <= NOT \BancoRegistradores|registrador~71_q\;
\BancoRegistradores|ALT_INV_registrador~327_q\ <= NOT \BancoRegistradores|registrador~327_q\;
\ULA|ALT_INV_Add1~9_sumout\ <= NOT \ULA|Add1~9_sumout\;
\BancoRegistradores|ALT_INV_registrador~115_q\ <= NOT \BancoRegistradores|registrador~115_q\;
\BancoRegistradores|ALT_INV_registrador~371_q\ <= NOT \BancoRegistradores|registrador~371_q\;
\BancoRegistradores|ALT_INV_registrador~179_q\ <= NOT \BancoRegistradores|registrador~179_q\;
\BancoRegistradores|ALT_INV_registrador~435_q\ <= NOT \BancoRegistradores|registrador~435_q\;
\BancoRegistradores|ALT_INV_registrador~51_q\ <= NOT \BancoRegistradores|registrador~51_q\;
\BancoRegistradores|ALT_INV_registrador~307_q\ <= NOT \BancoRegistradores|registrador~307_q\;
\BancoRegistradores|ALT_INV_registrador~211_q\ <= NOT \BancoRegistradores|registrador~211_q\;
\BancoRegistradores|ALT_INV_registrador~467_q\ <= NOT \BancoRegistradores|registrador~467_q\;
\BancoRegistradores|ALT_INV_registrador~83_q\ <= NOT \BancoRegistradores|registrador~83_q\;
\BancoRegistradores|ALT_INV_registrador~339_q\ <= NOT \BancoRegistradores|registrador~339_q\;
\BancoRegistradores|ALT_INV_registrador~1356_combout\ <= NOT \BancoRegistradores|registrador~1356_combout\;
\BancoRegistradores|ALT_INV_registrador~1352_combout\ <= NOT \BancoRegistradores|registrador~1352_combout\;
\BancoRegistradores|ALT_INV_registrador~1348_combout\ <= NOT \BancoRegistradores|registrador~1348_combout\;
\BancoRegistradores|ALT_INV_registrador~1344_combout\ <= NOT \BancoRegistradores|registrador~1344_combout\;
\ULA|ALT_INV_Add1~57_sumout\ <= NOT \ULA|Add1~57_sumout\;
\ULA|ALT_INV_Add0~49_sumout\ <= NOT \ULA|Add0~49_sumout\;
\BancoRegistradores|ALT_INV_registrador~242_q\ <= NOT \BancoRegistradores|registrador~242_q\;
\BancoRegistradores|ALT_INV_registrador~178_q\ <= NOT \BancoRegistradores|registrador~178_q\;
\BancoRegistradores|ALT_INV_registrador~210_q\ <= NOT \BancoRegistradores|registrador~210_q\;
\BancoRegistradores|ALT_INV_registrador~498_q\ <= NOT \BancoRegistradores|registrador~498_q\;
\BancoRegistradores|ALT_INV_registrador~434_q\ <= NOT \BancoRegistradores|registrador~434_q\;
\BancoRegistradores|ALT_INV_registrador~466_q\ <= NOT \BancoRegistradores|registrador~466_q\;
\BancoRegistradores|ALT_INV_registrador~114_q\ <= NOT \BancoRegistradores|registrador~114_q\;
\BancoRegistradores|ALT_INV_registrador~50_q\ <= NOT \BancoRegistradores|registrador~50_q\;
\BancoRegistradores|ALT_INV_registrador~82_q\ <= NOT \BancoRegistradores|registrador~82_q\;
\BancoRegistradores|ALT_INV_registrador~370_q\ <= NOT \BancoRegistradores|registrador~370_q\;
\BancoRegistradores|ALT_INV_registrador~306_q\ <= NOT \BancoRegistradores|registrador~306_q\;
\BancoRegistradores|ALT_INV_registrador~338_q\ <= NOT \BancoRegistradores|registrador~338_q\;
\BancoRegistradores|ALT_INV_registrador~1334_combout\ <= NOT \BancoRegistradores|registrador~1334_combout\;
\BancoRegistradores|ALT_INV_registrador~1330_combout\ <= NOT \BancoRegistradores|registrador~1330_combout\;
\BancoRegistradores|ALT_INV_registrador~1326_combout\ <= NOT \BancoRegistradores|registrador~1326_combout\;
\BancoRegistradores|ALT_INV_registrador~1322_combout\ <= NOT \BancoRegistradores|registrador~1322_combout\;
\ULA|ALT_INV_Add1~53_sumout\ <= NOT \ULA|Add1~53_sumout\;
\ULA|ALT_INV_Add0~45_sumout\ <= NOT \ULA|Add0~45_sumout\;
\BancoRegistradores|ALT_INV_registrador~241_q\ <= NOT \BancoRegistradores|registrador~241_q\;
\BancoRegistradores|ALT_INV_registrador~497_q\ <= NOT \BancoRegistradores|registrador~497_q\;
\BancoRegistradores|ALT_INV_registrador~113_q\ <= NOT \BancoRegistradores|registrador~113_q\;
\BancoRegistradores|ALT_INV_registrador~369_q\ <= NOT \BancoRegistradores|registrador~369_q\;
\BancoRegistradores|ALT_INV_registrador~177_q\ <= NOT \BancoRegistradores|registrador~177_q\;
\BancoRegistradores|ALT_INV_registrador~433_q\ <= NOT \BancoRegistradores|registrador~433_q\;
\BancoRegistradores|ALT_INV_registrador~49_q\ <= NOT \BancoRegistradores|registrador~49_q\;
\BancoRegistradores|ALT_INV_registrador~305_q\ <= NOT \BancoRegistradores|registrador~305_q\;
\BancoRegistradores|ALT_INV_registrador~209_q\ <= NOT \BancoRegistradores|registrador~209_q\;
\BancoRegistradores|ALT_INV_registrador~465_q\ <= NOT \BancoRegistradores|registrador~465_q\;
\BancoRegistradores|ALT_INV_registrador~81_q\ <= NOT \BancoRegistradores|registrador~81_q\;
\BancoRegistradores|ALT_INV_registrador~337_q\ <= NOT \BancoRegistradores|registrador~337_q\;
\BancoRegistradores|ALT_INV_registrador~1313_combout\ <= NOT \BancoRegistradores|registrador~1313_combout\;
\BancoRegistradores|ALT_INV_registrador~1309_combout\ <= NOT \BancoRegistradores|registrador~1309_combout\;
\BancoRegistradores|ALT_INV_registrador~1305_combout\ <= NOT \BancoRegistradores|registrador~1305_combout\;
\BancoRegistradores|ALT_INV_registrador~1301_combout\ <= NOT \BancoRegistradores|registrador~1301_combout\;
\ULA|ALT_INV_Add1~49_sumout\ <= NOT \ULA|Add1~49_sumout\;
\ULA|ALT_INV_Add0~41_sumout\ <= NOT \ULA|Add0~41_sumout\;
\BancoRegistradores|ALT_INV_registrador~240_q\ <= NOT \BancoRegistradores|registrador~240_q\;
\BancoRegistradores|ALT_INV_registrador~176_q\ <= NOT \BancoRegistradores|registrador~176_q\;
\BancoRegistradores|ALT_INV_registrador~208_q\ <= NOT \BancoRegistradores|registrador~208_q\;
\BancoRegistradores|ALT_INV_registrador~496_q\ <= NOT \BancoRegistradores|registrador~496_q\;
\BancoRegistradores|ALT_INV_registrador~432_q\ <= NOT \BancoRegistradores|registrador~432_q\;
\BancoRegistradores|ALT_INV_registrador~464_q\ <= NOT \BancoRegistradores|registrador~464_q\;
\BancoRegistradores|ALT_INV_registrador~112_q\ <= NOT \BancoRegistradores|registrador~112_q\;
\BancoRegistradores|ALT_INV_registrador~48_q\ <= NOT \BancoRegistradores|registrador~48_q\;
\BancoRegistradores|ALT_INV_registrador~80_q\ <= NOT \BancoRegistradores|registrador~80_q\;
\BancoRegistradores|ALT_INV_registrador~368_q\ <= NOT \BancoRegistradores|registrador~368_q\;
\BancoRegistradores|ALT_INV_registrador~304_q\ <= NOT \BancoRegistradores|registrador~304_q\;
\BancoRegistradores|ALT_INV_registrador~336_q\ <= NOT \BancoRegistradores|registrador~336_q\;
\BancoRegistradores|ALT_INV_registrador~1291_combout\ <= NOT \BancoRegistradores|registrador~1291_combout\;
\BancoRegistradores|ALT_INV_registrador~1287_combout\ <= NOT \BancoRegistradores|registrador~1287_combout\;
\BancoRegistradores|ALT_INV_registrador~1283_combout\ <= NOT \BancoRegistradores|registrador~1283_combout\;
\BancoRegistradores|ALT_INV_registrador~1279_combout\ <= NOT \BancoRegistradores|registrador~1279_combout\;
\ULA|ALT_INV_Add1~45_sumout\ <= NOT \ULA|Add1~45_sumout\;
\ULA|ALT_INV_Add0~37_sumout\ <= NOT \ULA|Add0~37_sumout\;
\BancoRegistradores|ALT_INV_registrador~239_q\ <= NOT \BancoRegistradores|registrador~239_q\;
\BancoRegistradores|ALT_INV_registrador~495_q\ <= NOT \BancoRegistradores|registrador~495_q\;
\BancoRegistradores|ALT_INV_registrador~111_q\ <= NOT \BancoRegistradores|registrador~111_q\;
\BancoRegistradores|ALT_INV_registrador~367_q\ <= NOT \BancoRegistradores|registrador~367_q\;
\BancoRegistradores|ALT_INV_registrador~175_q\ <= NOT \BancoRegistradores|registrador~175_q\;
\BancoRegistradores|ALT_INV_registrador~431_q\ <= NOT \BancoRegistradores|registrador~431_q\;
\BancoRegistradores|ALT_INV_registrador~47_q\ <= NOT \BancoRegistradores|registrador~47_q\;
\BancoRegistradores|ALT_INV_registrador~303_q\ <= NOT \BancoRegistradores|registrador~303_q\;
\BancoRegistradores|ALT_INV_registrador~207_q\ <= NOT \BancoRegistradores|registrador~207_q\;
\BancoRegistradores|ALT_INV_registrador~463_q\ <= NOT \BancoRegistradores|registrador~463_q\;
\BancoRegistradores|ALT_INV_registrador~79_q\ <= NOT \BancoRegistradores|registrador~79_q\;
\BancoRegistradores|ALT_INV_registrador~335_q\ <= NOT \BancoRegistradores|registrador~335_q\;
\BancoRegistradores|ALT_INV_registrador~1270_combout\ <= NOT \BancoRegistradores|registrador~1270_combout\;
\BancoRegistradores|ALT_INV_registrador~1266_combout\ <= NOT \BancoRegistradores|registrador~1266_combout\;
\BancoRegistradores|ALT_INV_registrador~1262_combout\ <= NOT \BancoRegistradores|registrador~1262_combout\;
\BancoRegistradores|ALT_INV_registrador~1258_combout\ <= NOT \BancoRegistradores|registrador~1258_combout\;
\ULA|ALT_INV_Add1~41_sumout\ <= NOT \ULA|Add1~41_sumout\;
\ULA|ALT_INV_Add0~33_sumout\ <= NOT \ULA|Add0~33_sumout\;
\BancoRegistradores|ALT_INV_registrador~238_q\ <= NOT \BancoRegistradores|registrador~238_q\;
\BancoRegistradores|ALT_INV_registrador~174_q\ <= NOT \BancoRegistradores|registrador~174_q\;
\BancoRegistradores|ALT_INV_registrador~206_q\ <= NOT \BancoRegistradores|registrador~206_q\;
\BancoRegistradores|ALT_INV_registrador~494_q\ <= NOT \BancoRegistradores|registrador~494_q\;
\BancoRegistradores|ALT_INV_registrador~430_q\ <= NOT \BancoRegistradores|registrador~430_q\;
\BancoRegistradores|ALT_INV_registrador~462_q\ <= NOT \BancoRegistradores|registrador~462_q\;
\BancoRegistradores|ALT_INV_registrador~110_q\ <= NOT \BancoRegistradores|registrador~110_q\;
\BancoRegistradores|ALT_INV_registrador~46_q\ <= NOT \BancoRegistradores|registrador~46_q\;
\BancoRegistradores|ALT_INV_registrador~78_q\ <= NOT \BancoRegistradores|registrador~78_q\;
\BancoRegistradores|ALT_INV_registrador~366_q\ <= NOT \BancoRegistradores|registrador~366_q\;
\BancoRegistradores|ALT_INV_registrador~302_q\ <= NOT \BancoRegistradores|registrador~302_q\;
\BancoRegistradores|ALT_INV_registrador~334_q\ <= NOT \BancoRegistradores|registrador~334_q\;
\BancoRegistradores|ALT_INV_registrador~1248_combout\ <= NOT \BancoRegistradores|registrador~1248_combout\;
\BancoRegistradores|ALT_INV_registrador~1244_combout\ <= NOT \BancoRegistradores|registrador~1244_combout\;
\BancoRegistradores|ALT_INV_registrador~1240_combout\ <= NOT \BancoRegistradores|registrador~1240_combout\;
\BancoRegistradores|ALT_INV_registrador~1236_combout\ <= NOT \BancoRegistradores|registrador~1236_combout\;
\ULA|ALT_INV_Add1~37_sumout\ <= NOT \ULA|Add1~37_sumout\;
\BancoRegistradores|ALT_INV_registrador~1231_combout\ <= NOT \BancoRegistradores|registrador~1231_combout\;
\BancoRegistradores|ALT_INV_registrador~1227_combout\ <= NOT \BancoRegistradores|registrador~1227_combout\;
\BancoRegistradores|ALT_INV_registrador~1223_combout\ <= NOT \BancoRegistradores|registrador~1223_combout\;
\BancoRegistradores|ALT_INV_registrador~1219_combout\ <= NOT \BancoRegistradores|registrador~1219_combout\;
\BancoRegistradores|ALT_INV_registrador~237_q\ <= NOT \BancoRegistradores|registrador~237_q\;
\BancoRegistradores|ALT_INV_registrador~493_q\ <= NOT \BancoRegistradores|registrador~493_q\;
\BancoRegistradores|ALT_INV_registrador~109_q\ <= NOT \BancoRegistradores|registrador~109_q\;
\BancoRegistradores|ALT_INV_registrador~365_q\ <= NOT \BancoRegistradores|registrador~365_q\;
\BancoRegistradores|ALT_INV_registrador~173_q\ <= NOT \BancoRegistradores|registrador~173_q\;
\BancoRegistradores|ALT_INV_registrador~429_q\ <= NOT \BancoRegistradores|registrador~429_q\;
\BancoRegistradores|ALT_INV_registrador~45_q\ <= NOT \BancoRegistradores|registrador~45_q\;
\BancoRegistradores|ALT_INV_registrador~128_q\ <= NOT \BancoRegistradores|registrador~128_q\;
\BancoRegistradores|ALT_INV_registrador~64_q\ <= NOT \BancoRegistradores|registrador~64_q\;
\BancoRegistradores|ALT_INV_registrador~96_q\ <= NOT \BancoRegistradores|registrador~96_q\;
\BancoRegistradores|ALT_INV_registrador~384_q\ <= NOT \BancoRegistradores|registrador~384_q\;
\BancoRegistradores|ALT_INV_registrador~320_q\ <= NOT \BancoRegistradores|registrador~320_q\;
\BancoRegistradores|ALT_INV_registrador~352_q\ <= NOT \BancoRegistradores|registrador~352_q\;
\ULA|ALT_INV_Add1~109_sumout\ <= NOT \ULA|Add1~109_sumout\;
\ULA|ALT_INV_Add0~105_sumout\ <= NOT \ULA|Add0~105_sumout\;
\BancoRegistradores|ALT_INV_registrador~1618_combout\ <= NOT \BancoRegistradores|registrador~1618_combout\;
\BancoRegistradores|ALT_INV_registrador~1614_combout\ <= NOT \BancoRegistradores|registrador~1614_combout\;
\BancoRegistradores|ALT_INV_registrador~1610_combout\ <= NOT \BancoRegistradores|registrador~1610_combout\;
\BancoRegistradores|ALT_INV_registrador~1606_combout\ <= NOT \BancoRegistradores|registrador~1606_combout\;
\BancoRegistradores|ALT_INV_registrador~255_q\ <= NOT \BancoRegistradores|registrador~255_q\;
\BancoRegistradores|ALT_INV_registrador~511_q\ <= NOT \BancoRegistradores|registrador~511_q\;
\BancoRegistradores|ALT_INV_registrador~127_q\ <= NOT \BancoRegistradores|registrador~127_q\;
\BancoRegistradores|ALT_INV_registrador~383_q\ <= NOT \BancoRegistradores|registrador~383_q\;
\BancoRegistradores|ALT_INV_registrador~191_q\ <= NOT \BancoRegistradores|registrador~191_q\;
\BancoRegistradores|ALT_INV_registrador~447_q\ <= NOT \BancoRegistradores|registrador~447_q\;
\BancoRegistradores|ALT_INV_registrador~63_q\ <= NOT \BancoRegistradores|registrador~63_q\;
\BancoRegistradores|ALT_INV_registrador~319_q\ <= NOT \BancoRegistradores|registrador~319_q\;
\BancoRegistradores|ALT_INV_registrador~223_q\ <= NOT \BancoRegistradores|registrador~223_q\;
\BancoRegistradores|ALT_INV_registrador~479_q\ <= NOT \BancoRegistradores|registrador~479_q\;
\BancoRegistradores|ALT_INV_registrador~95_q\ <= NOT \BancoRegistradores|registrador~95_q\;
\BancoRegistradores|ALT_INV_registrador~351_q\ <= NOT \BancoRegistradores|registrador~351_q\;
\ULA|ALT_INV_Add1~105_sumout\ <= NOT \ULA|Add1~105_sumout\;
\ULA|ALT_INV_Add0~101_sumout\ <= NOT \ULA|Add0~101_sumout\;
\BancoRegistradores|ALT_INV_registrador~1597_combout\ <= NOT \BancoRegistradores|registrador~1597_combout\;
\BancoRegistradores|ALT_INV_registrador~1593_combout\ <= NOT \BancoRegistradores|registrador~1593_combout\;
\BancoRegistradores|ALT_INV_registrador~1589_combout\ <= NOT \BancoRegistradores|registrador~1589_combout\;
\BancoRegistradores|ALT_INV_registrador~1585_combout\ <= NOT \BancoRegistradores|registrador~1585_combout\;
\BancoRegistradores|ALT_INV_registrador~254_q\ <= NOT \BancoRegistradores|registrador~254_q\;
\BancoRegistradores|ALT_INV_registrador~190_q\ <= NOT \BancoRegistradores|registrador~190_q\;
\BancoRegistradores|ALT_INV_registrador~222_q\ <= NOT \BancoRegistradores|registrador~222_q\;
\BancoRegistradores|ALT_INV_registrador~510_q\ <= NOT \BancoRegistradores|registrador~510_q\;
\BancoRegistradores|ALT_INV_registrador~446_q\ <= NOT \BancoRegistradores|registrador~446_q\;
\BancoRegistradores|ALT_INV_registrador~478_q\ <= NOT \BancoRegistradores|registrador~478_q\;
\BancoRegistradores|ALT_INV_registrador~126_q\ <= NOT \BancoRegistradores|registrador~126_q\;
\BancoRegistradores|ALT_INV_registrador~62_q\ <= NOT \BancoRegistradores|registrador~62_q\;
\BancoRegistradores|ALT_INV_registrador~94_q\ <= NOT \BancoRegistradores|registrador~94_q\;
\BancoRegistradores|ALT_INV_registrador~382_q\ <= NOT \BancoRegistradores|registrador~382_q\;
\BancoRegistradores|ALT_INV_registrador~318_q\ <= NOT \BancoRegistradores|registrador~318_q\;
\BancoRegistradores|ALT_INV_registrador~350_q\ <= NOT \BancoRegistradores|registrador~350_q\;
\ULA|ALT_INV_Add1~101_sumout\ <= NOT \ULA|Add1~101_sumout\;
\ULA|ALT_INV_Add0~97_sumout\ <= NOT \ULA|Add0~97_sumout\;
\BancoRegistradores|ALT_INV_registrador~1575_combout\ <= NOT \BancoRegistradores|registrador~1575_combout\;
\BancoRegistradores|ALT_INV_registrador~1571_combout\ <= NOT \BancoRegistradores|registrador~1571_combout\;
\BancoRegistradores|ALT_INV_registrador~1567_combout\ <= NOT \BancoRegistradores|registrador~1567_combout\;
\BancoRegistradores|ALT_INV_registrador~1563_combout\ <= NOT \BancoRegistradores|registrador~1563_combout\;
\BancoRegistradores|ALT_INV_registrador~253_q\ <= NOT \BancoRegistradores|registrador~253_q\;
\BancoRegistradores|ALT_INV_registrador~509_q\ <= NOT \BancoRegistradores|registrador~509_q\;
\BancoRegistradores|ALT_INV_registrador~125_q\ <= NOT \BancoRegistradores|registrador~125_q\;
\BancoRegistradores|ALT_INV_registrador~381_q\ <= NOT \BancoRegistradores|registrador~381_q\;
\BancoRegistradores|ALT_INV_registrador~189_q\ <= NOT \BancoRegistradores|registrador~189_q\;
\BancoRegistradores|ALT_INV_registrador~445_q\ <= NOT \BancoRegistradores|registrador~445_q\;
\BancoRegistradores|ALT_INV_registrador~61_q\ <= NOT \BancoRegistradores|registrador~61_q\;
\BancoRegistradores|ALT_INV_registrador~317_q\ <= NOT \BancoRegistradores|registrador~317_q\;
\BancoRegistradores|ALT_INV_registrador~221_q\ <= NOT \BancoRegistradores|registrador~221_q\;
\BancoRegistradores|ALT_INV_registrador~477_q\ <= NOT \BancoRegistradores|registrador~477_q\;
\BancoRegistradores|ALT_INV_registrador~93_q\ <= NOT \BancoRegistradores|registrador~93_q\;
\BancoRegistradores|ALT_INV_registrador~349_q\ <= NOT \BancoRegistradores|registrador~349_q\;
\ULA|ALT_INV_Add1~97_sumout\ <= NOT \ULA|Add1~97_sumout\;
\ULA|ALT_INV_Add0~93_sumout\ <= NOT \ULA|Add0~93_sumout\;
\BancoRegistradores|ALT_INV_registrador~1554_combout\ <= NOT \BancoRegistradores|registrador~1554_combout\;
\BancoRegistradores|ALT_INV_registrador~1550_combout\ <= NOT \BancoRegistradores|registrador~1550_combout\;
\BancoRegistradores|ALT_INV_registrador~1546_combout\ <= NOT \BancoRegistradores|registrador~1546_combout\;
\BancoRegistradores|ALT_INV_registrador~1542_combout\ <= NOT \BancoRegistradores|registrador~1542_combout\;
\BancoRegistradores|ALT_INV_registrador~252_q\ <= NOT \BancoRegistradores|registrador~252_q\;
\BancoRegistradores|ALT_INV_registrador~188_q\ <= NOT \BancoRegistradores|registrador~188_q\;
\BancoRegistradores|ALT_INV_registrador~220_q\ <= NOT \BancoRegistradores|registrador~220_q\;
\BancoRegistradores|ALT_INV_registrador~508_q\ <= NOT \BancoRegistradores|registrador~508_q\;
\BancoRegistradores|ALT_INV_registrador~444_q\ <= NOT \BancoRegistradores|registrador~444_q\;
\BancoRegistradores|ALT_INV_registrador~476_q\ <= NOT \BancoRegistradores|registrador~476_q\;
\BancoRegistradores|ALT_INV_registrador~124_q\ <= NOT \BancoRegistradores|registrador~124_q\;
\BancoRegistradores|ALT_INV_registrador~60_q\ <= NOT \BancoRegistradores|registrador~60_q\;
\BancoRegistradores|ALT_INV_registrador~92_q\ <= NOT \BancoRegistradores|registrador~92_q\;
\BancoRegistradores|ALT_INV_registrador~380_q\ <= NOT \BancoRegistradores|registrador~380_q\;
\BancoRegistradores|ALT_INV_registrador~316_q\ <= NOT \BancoRegistradores|registrador~316_q\;
\BancoRegistradores|ALT_INV_registrador~348_q\ <= NOT \BancoRegistradores|registrador~348_q\;
\ULA|ALT_INV_Add1~93_sumout\ <= NOT \ULA|Add1~93_sumout\;
\ULA|ALT_INV_Add0~89_sumout\ <= NOT \ULA|Add0~89_sumout\;
\BancoRegistradores|ALT_INV_registrador~1532_combout\ <= NOT \BancoRegistradores|registrador~1532_combout\;
\BancoRegistradores|ALT_INV_registrador~1528_combout\ <= NOT \BancoRegistradores|registrador~1528_combout\;
\BancoRegistradores|ALT_INV_registrador~1524_combout\ <= NOT \BancoRegistradores|registrador~1524_combout\;
\BancoRegistradores|ALT_INV_registrador~1520_combout\ <= NOT \BancoRegistradores|registrador~1520_combout\;
\BancoRegistradores|ALT_INV_registrador~251_q\ <= NOT \BancoRegistradores|registrador~251_q\;
\BancoRegistradores|ALT_INV_registrador~507_q\ <= NOT \BancoRegistradores|registrador~507_q\;
\BancoRegistradores|ALT_INV_registrador~123_q\ <= NOT \BancoRegistradores|registrador~123_q\;
\BancoRegistradores|ALT_INV_registrador~379_q\ <= NOT \BancoRegistradores|registrador~379_q\;
\BancoRegistradores|ALT_INV_registrador~187_q\ <= NOT \BancoRegistradores|registrador~187_q\;
\BancoRegistradores|ALT_INV_registrador~443_q\ <= NOT \BancoRegistradores|registrador~443_q\;
\BancoRegistradores|ALT_INV_registrador~59_q\ <= NOT \BancoRegistradores|registrador~59_q\;
\BancoRegistradores|ALT_INV_registrador~315_q\ <= NOT \BancoRegistradores|registrador~315_q\;
\BancoRegistradores|ALT_INV_registrador~219_q\ <= NOT \BancoRegistradores|registrador~219_q\;
\BancoRegistradores|ALT_INV_registrador~475_q\ <= NOT \BancoRegistradores|registrador~475_q\;
\BancoRegistradores|ALT_INV_registrador~91_q\ <= NOT \BancoRegistradores|registrador~91_q\;
\BancoRegistradores|ALT_INV_registrador~347_q\ <= NOT \BancoRegistradores|registrador~347_q\;
\ULA|ALT_INV_Add1~89_sumout\ <= NOT \ULA|Add1~89_sumout\;
\ULA|ALT_INV_Add0~85_sumout\ <= NOT \ULA|Add0~85_sumout\;
\BancoRegistradores|ALT_INV_registrador~1511_combout\ <= NOT \BancoRegistradores|registrador~1511_combout\;
\BancoRegistradores|ALT_INV_registrador~1507_combout\ <= NOT \BancoRegistradores|registrador~1507_combout\;
\BancoRegistradores|ALT_INV_registrador~1503_combout\ <= NOT \BancoRegistradores|registrador~1503_combout\;
\BancoRegistradores|ALT_INV_registrador~1499_combout\ <= NOT \BancoRegistradores|registrador~1499_combout\;
\BancoRegistradores|ALT_INV_registrador~250_q\ <= NOT \BancoRegistradores|registrador~250_q\;
\BancoRegistradores|ALT_INV_registrador~186_q\ <= NOT \BancoRegistradores|registrador~186_q\;
\BancoRegistradores|ALT_INV_registrador~218_q\ <= NOT \BancoRegistradores|registrador~218_q\;
\BancoRegistradores|ALT_INV_registrador~506_q\ <= NOT \BancoRegistradores|registrador~506_q\;
\BancoRegistradores|ALT_INV_registrador~442_q\ <= NOT \BancoRegistradores|registrador~442_q\;
\BancoRegistradores|ALT_INV_registrador~474_q\ <= NOT \BancoRegistradores|registrador~474_q\;
\BancoRegistradores|ALT_INV_registrador~122_q\ <= NOT \BancoRegistradores|registrador~122_q\;
\BancoRegistradores|ALT_INV_registrador~58_q\ <= NOT \BancoRegistradores|registrador~58_q\;
\BancoRegistradores|ALT_INV_registrador~90_q\ <= NOT \BancoRegistradores|registrador~90_q\;
\BancoRegistradores|ALT_INV_registrador~378_q\ <= NOT \BancoRegistradores|registrador~378_q\;
\BancoRegistradores|ALT_INV_registrador~314_q\ <= NOT \BancoRegistradores|registrador~314_q\;
\BancoRegistradores|ALT_INV_registrador~346_q\ <= NOT \BancoRegistradores|registrador~346_q\;
\somaSHIFT|ALT_INV_Add0~37_sumout\ <= NOT \somaSHIFT|Add0~37_sumout\;
\somaSHIFT|ALT_INV_Add0~33_sumout\ <= NOT \somaSHIFT|Add0~33_sumout\;
\somaSHIFT|ALT_INV_Add0~29_sumout\ <= NOT \somaSHIFT|Add0~29_sumout\;
\somaSHIFT|ALT_INV_Add0~25_sumout\ <= NOT \somaSHIFT|Add0~25_sumout\;
\somaSHIFT|ALT_INV_Add0~21_sumout\ <= NOT \somaSHIFT|Add0~21_sumout\;
\somaSHIFT|ALT_INV_Add0~17_sumout\ <= NOT \somaSHIFT|Add0~17_sumout\;
\somaSHIFT|ALT_INV_Add0~13_sumout\ <= NOT \somaSHIFT|Add0~13_sumout\;
\somaSHIFT|ALT_INV_Add0~9_sumout\ <= NOT \somaSHIFT|Add0~9_sumout\;
\somaSHIFT|ALT_INV_Add0~5_sumout\ <= NOT \somaSHIFT|Add0~5_sumout\;
\somaSHIFT|ALT_INV_Add0~1_sumout\ <= NOT \somaSHIFT|Add0~1_sumout\;
\BancoRegistradores|ALT_INV_registrador~1747_combout\ <= NOT \BancoRegistradores|registrador~1747_combout\;
\BancoRegistradores|ALT_INV_registrador~1743_combout\ <= NOT \BancoRegistradores|registrador~1743_combout\;
\BancoRegistradores|ALT_INV_registrador~1739_combout\ <= NOT \BancoRegistradores|registrador~1739_combout\;
\BancoRegistradores|ALT_INV_registrador~1735_combout\ <= NOT \BancoRegistradores|registrador~1735_combout\;
\BancoRegistradores|ALT_INV_registrador~261_q\ <= NOT \BancoRegistradores|registrador~261_q\;
\BancoRegistradores|ALT_INV_registrador~517_q\ <= NOT \BancoRegistradores|registrador~517_q\;
\BancoRegistradores|ALT_INV_registrador~133_q\ <= NOT \BancoRegistradores|registrador~133_q\;
\BancoRegistradores|ALT_INV_registrador~389_q\ <= NOT \BancoRegistradores|registrador~389_q\;
\BancoRegistradores|ALT_INV_registrador~197_q\ <= NOT \BancoRegistradores|registrador~197_q\;
\BancoRegistradores|ALT_INV_registrador~453_q\ <= NOT \BancoRegistradores|registrador~453_q\;
\BancoRegistradores|ALT_INV_registrador~69_q\ <= NOT \BancoRegistradores|registrador~69_q\;
\BancoRegistradores|ALT_INV_registrador~325_q\ <= NOT \BancoRegistradores|registrador~325_q\;
\BancoRegistradores|ALT_INV_registrador~229_q\ <= NOT \BancoRegistradores|registrador~229_q\;
\BancoRegistradores|ALT_INV_registrador~485_q\ <= NOT \BancoRegistradores|registrador~485_q\;
\BancoRegistradores|ALT_INV_registrador~101_q\ <= NOT \BancoRegistradores|registrador~101_q\;
\BancoRegistradores|ALT_INV_registrador~357_q\ <= NOT \BancoRegistradores|registrador~357_q\;
\ULA|ALT_INV_Add0~125_sumout\ <= NOT \ULA|Add0~125_sumout\;
\BancoRegistradores|ALT_INV_registrador~1726_combout\ <= NOT \BancoRegistradores|registrador~1726_combout\;
\BancoRegistradores|ALT_INV_registrador~1722_combout\ <= NOT \BancoRegistradores|registrador~1722_combout\;
\BancoRegistradores|ALT_INV_registrador~1718_combout\ <= NOT \BancoRegistradores|registrador~1718_combout\;
\BancoRegistradores|ALT_INV_registrador~1714_combout\ <= NOT \BancoRegistradores|registrador~1714_combout\;
\BancoRegistradores|ALT_INV_registrador~260_q\ <= NOT \BancoRegistradores|registrador~260_q\;
\BancoRegistradores|ALT_INV_registrador~196_q\ <= NOT \BancoRegistradores|registrador~196_q\;
\BancoRegistradores|ALT_INV_registrador~228_q\ <= NOT \BancoRegistradores|registrador~228_q\;
\BancoRegistradores|ALT_INV_registrador~516_q\ <= NOT \BancoRegistradores|registrador~516_q\;
\BancoRegistradores|ALT_INV_registrador~452_q\ <= NOT \BancoRegistradores|registrador~452_q\;
\BancoRegistradores|ALT_INV_registrador~484_q\ <= NOT \BancoRegistradores|registrador~484_q\;
\BancoRegistradores|ALT_INV_registrador~132_q\ <= NOT \BancoRegistradores|registrador~132_q\;
\BancoRegistradores|ALT_INV_registrador~68_q\ <= NOT \BancoRegistradores|registrador~68_q\;
\BancoRegistradores|ALT_INV_registrador~100_q\ <= NOT \BancoRegistradores|registrador~100_q\;
\BancoRegistradores|ALT_INV_registrador~388_q\ <= NOT \BancoRegistradores|registrador~388_q\;
\BancoRegistradores|ALT_INV_registrador~324_q\ <= NOT \BancoRegistradores|registrador~324_q\;
\BancoRegistradores|ALT_INV_registrador~356_q\ <= NOT \BancoRegistradores|registrador~356_q\;
\ULA|ALT_INV_Add1~125_sumout\ <= NOT \ULA|Add1~125_sumout\;
\ULA|ALT_INV_Add0~121_sumout\ <= NOT \ULA|Add0~121_sumout\;
\BancoRegistradores|ALT_INV_registrador~1704_combout\ <= NOT \BancoRegistradores|registrador~1704_combout\;
\BancoRegistradores|ALT_INV_registrador~1700_combout\ <= NOT \BancoRegistradores|registrador~1700_combout\;
\BancoRegistradores|ALT_INV_registrador~1696_combout\ <= NOT \BancoRegistradores|registrador~1696_combout\;
\BancoRegistradores|ALT_INV_registrador~1692_combout\ <= NOT \BancoRegistradores|registrador~1692_combout\;
\BancoRegistradores|ALT_INV_registrador~259_q\ <= NOT \BancoRegistradores|registrador~259_q\;
\BancoRegistradores|ALT_INV_registrador~515_q\ <= NOT \BancoRegistradores|registrador~515_q\;
\BancoRegistradores|ALT_INV_registrador~131_q\ <= NOT \BancoRegistradores|registrador~131_q\;
\BancoRegistradores|ALT_INV_registrador~387_q\ <= NOT \BancoRegistradores|registrador~387_q\;
\BancoRegistradores|ALT_INV_registrador~195_q\ <= NOT \BancoRegistradores|registrador~195_q\;
\BancoRegistradores|ALT_INV_registrador~451_q\ <= NOT \BancoRegistradores|registrador~451_q\;
\BancoRegistradores|ALT_INV_registrador~67_q\ <= NOT \BancoRegistradores|registrador~67_q\;
\BancoRegistradores|ALT_INV_registrador~323_q\ <= NOT \BancoRegistradores|registrador~323_q\;
\BancoRegistradores|ALT_INV_registrador~227_q\ <= NOT \BancoRegistradores|registrador~227_q\;
\BancoRegistradores|ALT_INV_registrador~483_q\ <= NOT \BancoRegistradores|registrador~483_q\;
\BancoRegistradores|ALT_INV_registrador~99_q\ <= NOT \BancoRegistradores|registrador~99_q\;
\BancoRegistradores|ALT_INV_registrador~355_q\ <= NOT \BancoRegistradores|registrador~355_q\;
\ULA|ALT_INV_Add1~121_sumout\ <= NOT \ULA|Add1~121_sumout\;
\ULA|ALT_INV_Add0~117_sumout\ <= NOT \ULA|Add0~117_sumout\;
\BancoRegistradores|ALT_INV_registrador~1683_combout\ <= NOT \BancoRegistradores|registrador~1683_combout\;
\BancoRegistradores|ALT_INV_registrador~1679_combout\ <= NOT \BancoRegistradores|registrador~1679_combout\;
\BancoRegistradores|ALT_INV_registrador~1675_combout\ <= NOT \BancoRegistradores|registrador~1675_combout\;
\BancoRegistradores|ALT_INV_registrador~1671_combout\ <= NOT \BancoRegistradores|registrador~1671_combout\;
\BancoRegistradores|ALT_INV_registrador~258_q\ <= NOT \BancoRegistradores|registrador~258_q\;
\BancoRegistradores|ALT_INV_registrador~194_q\ <= NOT \BancoRegistradores|registrador~194_q\;
\BancoRegistradores|ALT_INV_registrador~226_q\ <= NOT \BancoRegistradores|registrador~226_q\;
\BancoRegistradores|ALT_INV_registrador~514_q\ <= NOT \BancoRegistradores|registrador~514_q\;
\BancoRegistradores|ALT_INV_registrador~450_q\ <= NOT \BancoRegistradores|registrador~450_q\;
\BancoRegistradores|ALT_INV_registrador~482_q\ <= NOT \BancoRegistradores|registrador~482_q\;
\BancoRegistradores|ALT_INV_registrador~130_q\ <= NOT \BancoRegistradores|registrador~130_q\;
\BancoRegistradores|ALT_INV_registrador~66_q\ <= NOT \BancoRegistradores|registrador~66_q\;
\BancoRegistradores|ALT_INV_registrador~98_q\ <= NOT \BancoRegistradores|registrador~98_q\;
\BancoRegistradores|ALT_INV_registrador~386_q\ <= NOT \BancoRegistradores|registrador~386_q\;
\BancoRegistradores|ALT_INV_registrador~322_q\ <= NOT \BancoRegistradores|registrador~322_q\;
\BancoRegistradores|ALT_INV_registrador~354_q\ <= NOT \BancoRegistradores|registrador~354_q\;
\ULA|ALT_INV_Add1~117_sumout\ <= NOT \ULA|Add1~117_sumout\;
\ULA|ALT_INV_Add0~113_sumout\ <= NOT \ULA|Add0~113_sumout\;
\BancoRegistradores|ALT_INV_registrador~1661_combout\ <= NOT \BancoRegistradores|registrador~1661_combout\;
\BancoRegistradores|ALT_INV_registrador~1657_combout\ <= NOT \BancoRegistradores|registrador~1657_combout\;
\BancoRegistradores|ALT_INV_registrador~1653_combout\ <= NOT \BancoRegistradores|registrador~1653_combout\;
\BancoRegistradores|ALT_INV_registrador~1649_combout\ <= NOT \BancoRegistradores|registrador~1649_combout\;
\BancoRegistradores|ALT_INV_registrador~257_q\ <= NOT \BancoRegistradores|registrador~257_q\;
\BancoRegistradores|ALT_INV_registrador~513_q\ <= NOT \BancoRegistradores|registrador~513_q\;
\BancoRegistradores|ALT_INV_registrador~129_q\ <= NOT \BancoRegistradores|registrador~129_q\;
\BancoRegistradores|ALT_INV_registrador~385_q\ <= NOT \BancoRegistradores|registrador~385_q\;
\BancoRegistradores|ALT_INV_registrador~193_q\ <= NOT \BancoRegistradores|registrador~193_q\;
\BancoRegistradores|ALT_INV_registrador~449_q\ <= NOT \BancoRegistradores|registrador~449_q\;
\BancoRegistradores|ALT_INV_registrador~65_q\ <= NOT \BancoRegistradores|registrador~65_q\;
\BancoRegistradores|ALT_INV_registrador~321_q\ <= NOT \BancoRegistradores|registrador~321_q\;
\BancoRegistradores|ALT_INV_registrador~225_q\ <= NOT \BancoRegistradores|registrador~225_q\;
\BancoRegistradores|ALT_INV_registrador~481_q\ <= NOT \BancoRegistradores|registrador~481_q\;
\BancoRegistradores|ALT_INV_registrador~97_q\ <= NOT \BancoRegistradores|registrador~97_q\;
\BancoRegistradores|ALT_INV_registrador~353_q\ <= NOT \BancoRegistradores|registrador~353_q\;
\ULA|ALT_INV_Add1~113_sumout\ <= NOT \ULA|Add1~113_sumout\;
\ULA|ALT_INV_Add0~109_sumout\ <= NOT \ULA|Add0~109_sumout\;
\BancoRegistradores|ALT_INV_registrador~1640_combout\ <= NOT \BancoRegistradores|registrador~1640_combout\;
\BancoRegistradores|ALT_INV_registrador~1636_combout\ <= NOT \BancoRegistradores|registrador~1636_combout\;
\BancoRegistradores|ALT_INV_registrador~1632_combout\ <= NOT \BancoRegistradores|registrador~1632_combout\;
\BancoRegistradores|ALT_INV_registrador~1628_combout\ <= NOT \BancoRegistradores|registrador~1628_combout\;
\BancoRegistradores|ALT_INV_registrador~256_q\ <= NOT \BancoRegistradores|registrador~256_q\;
\BancoRegistradores|ALT_INV_registrador~192_q\ <= NOT \BancoRegistradores|registrador~192_q\;
\BancoRegistradores|ALT_INV_registrador~224_q\ <= NOT \BancoRegistradores|registrador~224_q\;
\BancoRegistradores|ALT_INV_registrador~512_q\ <= NOT \BancoRegistradores|registrador~512_q\;
\BancoRegistradores|ALT_INV_registrador~448_q\ <= NOT \BancoRegistradores|registrador~448_q\;
\BancoRegistradores|ALT_INV_registrador~480_q\ <= NOT \BancoRegistradores|registrador~480_q\;
\BancoRegistradores|ALT_INV_registrador~716_q\ <= NOT \BancoRegistradores|registrador~716_q\;
\BancoRegistradores|ALT_INV_registrador~1868_combout\ <= NOT \BancoRegistradores|registrador~1868_combout\;
\BancoRegistradores|ALT_INV_registrador~1864_combout\ <= NOT \BancoRegistradores|registrador~1864_combout\;
\BancoRegistradores|ALT_INV_registrador~1003_q\ <= NOT \BancoRegistradores|registrador~1003_q\;
\BancoRegistradores|ALT_INV_registrador~1860_combout\ <= NOT \BancoRegistradores|registrador~1860_combout\;
\BancoRegistradores|ALT_INV_registrador~939_q\ <= NOT \BancoRegistradores|registrador~939_q\;
\BancoRegistradores|ALT_INV_registrador~1035_q\ <= NOT \BancoRegistradores|registrador~1035_q\;
\BancoRegistradores|ALT_INV_registrador~971_q\ <= NOT \BancoRegistradores|registrador~971_q\;
\BancoRegistradores|ALT_INV_registrador~747_q\ <= NOT \BancoRegistradores|registrador~747_q\;
\BancoRegistradores|ALT_INV_registrador~1856_combout\ <= NOT \BancoRegistradores|registrador~1856_combout\;
\BancoRegistradores|ALT_INV_registrador~683_q\ <= NOT \BancoRegistradores|registrador~683_q\;
\BancoRegistradores|ALT_INV_registrador~779_q\ <= NOT \BancoRegistradores|registrador~779_q\;
\BancoRegistradores|ALT_INV_registrador~715_q\ <= NOT \BancoRegistradores|registrador~715_q\;
\BancoRegistradores|ALT_INV_registrador~1852_combout\ <= NOT \BancoRegistradores|registrador~1852_combout\;
\BancoRegistradores|ALT_INV_registrador~1848_combout\ <= NOT \BancoRegistradores|registrador~1848_combout\;
\BancoRegistradores|ALT_INV_registrador~1002_q\ <= NOT \BancoRegistradores|registrador~1002_q\;
\BancoRegistradores|ALT_INV_registrador~1844_combout\ <= NOT \BancoRegistradores|registrador~1844_combout\;
\BancoRegistradores|ALT_INV_registrador~938_q\ <= NOT \BancoRegistradores|registrador~938_q\;
\BancoRegistradores|ALT_INV_registrador~1034_q\ <= NOT \BancoRegistradores|registrador~1034_q\;
\BancoRegistradores|ALT_INV_registrador~970_q\ <= NOT \BancoRegistradores|registrador~970_q\;
\BancoRegistradores|ALT_INV_registrador~746_q\ <= NOT \BancoRegistradores|registrador~746_q\;
\BancoRegistradores|ALT_INV_registrador~1840_combout\ <= NOT \BancoRegistradores|registrador~1840_combout\;
\BancoRegistradores|ALT_INV_registrador~682_q\ <= NOT \BancoRegistradores|registrador~682_q\;
\BancoRegistradores|ALT_INV_registrador~778_q\ <= NOT \BancoRegistradores|registrador~778_q\;
\BancoRegistradores|ALT_INV_registrador~714_q\ <= NOT \BancoRegistradores|registrador~714_q\;
\BancoRegistradores|ALT_INV_registrador~1836_combout\ <= NOT \BancoRegistradores|registrador~1836_combout\;
\BancoRegistradores|ALT_INV_registrador~1832_combout\ <= NOT \BancoRegistradores|registrador~1832_combout\;
\BancoRegistradores|ALT_INV_registrador~1001_q\ <= NOT \BancoRegistradores|registrador~1001_q\;
\BancoRegistradores|ALT_INV_registrador~1828_combout\ <= NOT \BancoRegistradores|registrador~1828_combout\;
\BancoRegistradores|ALT_INV_registrador~937_q\ <= NOT \BancoRegistradores|registrador~937_q\;
\BancoRegistradores|ALT_INV_registrador~1033_q\ <= NOT \BancoRegistradores|registrador~1033_q\;
\BancoRegistradores|ALT_INV_registrador~969_q\ <= NOT \BancoRegistradores|registrador~969_q\;
\BancoRegistradores|ALT_INV_registrador~745_q\ <= NOT \BancoRegistradores|registrador~745_q\;
\BancoRegistradores|ALT_INV_registrador~1824_combout\ <= NOT \BancoRegistradores|registrador~1824_combout\;
\BancoRegistradores|ALT_INV_registrador~681_q\ <= NOT \BancoRegistradores|registrador~681_q\;
\BancoRegistradores|ALT_INV_registrador~777_q\ <= NOT \BancoRegistradores|registrador~777_q\;
\BancoRegistradores|ALT_INV_registrador~713_q\ <= NOT \BancoRegistradores|registrador~713_q\;
\BancoRegistradores|ALT_INV_registrador~1820_combout\ <= NOT \BancoRegistradores|registrador~1820_combout\;
\BancoRegistradores|ALT_INV_registrador~1816_combout\ <= NOT \BancoRegistradores|registrador~1816_combout\;
\BancoRegistradores|ALT_INV_registrador~1000_q\ <= NOT \BancoRegistradores|registrador~1000_q\;
\BancoRegistradores|ALT_INV_registrador~1812_combout\ <= NOT \BancoRegistradores|registrador~1812_combout\;
\BancoRegistradores|ALT_INV_registrador~936_q\ <= NOT \BancoRegistradores|registrador~936_q\;
\BancoRegistradores|ALT_INV_registrador~1032_q\ <= NOT \BancoRegistradores|registrador~1032_q\;
\BancoRegistradores|ALT_INV_registrador~968_q\ <= NOT \BancoRegistradores|registrador~968_q\;
\BancoRegistradores|ALT_INV_registrador~744_q\ <= NOT \BancoRegistradores|registrador~744_q\;
\BancoRegistradores|ALT_INV_registrador~1808_combout\ <= NOT \BancoRegistradores|registrador~1808_combout\;
\BancoRegistradores|ALT_INV_registrador~680_q\ <= NOT \BancoRegistradores|registrador~680_q\;
\BancoRegistradores|ALT_INV_registrador~776_q\ <= NOT \BancoRegistradores|registrador~776_q\;
\BancoRegistradores|ALT_INV_registrador~712_q\ <= NOT \BancoRegistradores|registrador~712_q\;
\BancoRegistradores|ALT_INV_registrador~1804_combout\ <= NOT \BancoRegistradores|registrador~1804_combout\;
\BancoRegistradores|ALT_INV_registrador~1800_combout\ <= NOT \BancoRegistradores|registrador~1800_combout\;
\BancoRegistradores|ALT_INV_registrador~999_q\ <= NOT \BancoRegistradores|registrador~999_q\;
\BancoRegistradores|ALT_INV_registrador~1796_combout\ <= NOT \BancoRegistradores|registrador~1796_combout\;
\BancoRegistradores|ALT_INV_registrador~935_q\ <= NOT \BancoRegistradores|registrador~935_q\;
\BancoRegistradores|ALT_INV_registrador~1031_q\ <= NOT \BancoRegistradores|registrador~1031_q\;
\BancoRegistradores|ALT_INV_registrador~967_q\ <= NOT \BancoRegistradores|registrador~967_q\;
\BancoRegistradores|ALT_INV_registrador~743_q\ <= NOT \BancoRegistradores|registrador~743_q\;
\BancoRegistradores|ALT_INV_registrador~1792_combout\ <= NOT \BancoRegistradores|registrador~1792_combout\;
\BancoRegistradores|ALT_INV_registrador~679_q\ <= NOT \BancoRegistradores|registrador~679_q\;
\BancoRegistradores|ALT_INV_registrador~775_q\ <= NOT \BancoRegistradores|registrador~775_q\;
\BancoRegistradores|ALT_INV_registrador~711_q\ <= NOT \BancoRegistradores|registrador~711_q\;
\BancoRegistradores|ALT_INV_registrador~1788_combout\ <= NOT \BancoRegistradores|registrador~1788_combout\;
\BancoRegistradores|ALT_INV_registrador~1784_combout\ <= NOT \BancoRegistradores|registrador~1784_combout\;
\BancoRegistradores|ALT_INV_registrador~998_q\ <= NOT \BancoRegistradores|registrador~998_q\;
\BancoRegistradores|ALT_INV_registrador~1764_combout\ <= NOT \BancoRegistradores|registrador~1764_combout\;
\BancoRegistradores|ALT_INV_registrador~934_q\ <= NOT \BancoRegistradores|registrador~934_q\;
\BancoRegistradores|ALT_INV_registrador~1030_q\ <= NOT \BancoRegistradores|registrador~1030_q\;
\BancoRegistradores|ALT_INV_registrador~966_q\ <= NOT \BancoRegistradores|registrador~966_q\;
\BancoRegistradores|ALT_INV_registrador~742_q\ <= NOT \BancoRegistradores|registrador~742_q\;
\BancoRegistradores|ALT_INV_registrador~1760_combout\ <= NOT \BancoRegistradores|registrador~1760_combout\;
\BancoRegistradores|ALT_INV_registrador~678_q\ <= NOT \BancoRegistradores|registrador~678_q\;
\BancoRegistradores|ALT_INV_registrador~774_q\ <= NOT \BancoRegistradores|registrador~774_q\;
\BancoRegistradores|ALT_INV_registrador~710_q\ <= NOT \BancoRegistradores|registrador~710_q\;
\BancoRegistradores|ALT_INV_registrador~1756_combout\ <= NOT \BancoRegistradores|registrador~1756_combout\;
\BancoRegistradores|ALT_INV_registrador~1752_combout\ <= NOT \BancoRegistradores|registrador~1752_combout\;
\somaQuatro|ALT_INV_Add0~21_sumout\ <= NOT \somaQuatro|Add0~21_sumout\;
\somaQuatro|ALT_INV_Add0~17_sumout\ <= NOT \somaQuatro|Add0~17_sumout\;
\somaQuatro|ALT_INV_Add0~13_sumout\ <= NOT \somaQuatro|Add0~13_sumout\;
\somaQuatro|ALT_INV_Add0~9_sumout\ <= NOT \somaQuatro|Add0~9_sumout\;
\somaQuatro|ALT_INV_Add0~5_sumout\ <= NOT \somaQuatro|Add0~5_sumout\;
\somaQuatro|ALT_INV_Add0~1_sumout\ <= NOT \somaQuatro|Add0~1_sumout\;
\somaSHIFT|ALT_INV_Add0~117_sumout\ <= NOT \somaSHIFT|Add0~117_sumout\;
\somaSHIFT|ALT_INV_Add0~113_sumout\ <= NOT \somaSHIFT|Add0~113_sumout\;
\somaSHIFT|ALT_INV_Add0~109_sumout\ <= NOT \somaSHIFT|Add0~109_sumout\;
\somaSHIFT|ALT_INV_Add0~105_sumout\ <= NOT \somaSHIFT|Add0~105_sumout\;
\somaSHIFT|ALT_INV_Add0~101_sumout\ <= NOT \somaSHIFT|Add0~101_sumout\;
\somaSHIFT|ALT_INV_Add0~97_sumout\ <= NOT \somaSHIFT|Add0~97_sumout\;
\somaSHIFT|ALT_INV_Add0~93_sumout\ <= NOT \somaSHIFT|Add0~93_sumout\;
\somaSHIFT|ALT_INV_Add0~89_sumout\ <= NOT \somaSHIFT|Add0~89_sumout\;
\somaSHIFT|ALT_INV_Add0~85_sumout\ <= NOT \somaSHIFT|Add0~85_sumout\;
\somaSHIFT|ALT_INV_Add0~81_sumout\ <= NOT \somaSHIFT|Add0~81_sumout\;
\somaSHIFT|ALT_INV_Add0~77_sumout\ <= NOT \somaSHIFT|Add0~77_sumout\;
\somaSHIFT|ALT_INV_Add0~73_sumout\ <= NOT \somaSHIFT|Add0~73_sumout\;
\somaSHIFT|ALT_INV_Add0~69_sumout\ <= NOT \somaSHIFT|Add0~69_sumout\;
\somaSHIFT|ALT_INV_Add0~65_sumout\ <= NOT \somaSHIFT|Add0~65_sumout\;
\somaSHIFT|ALT_INV_Add0~61_sumout\ <= NOT \somaSHIFT|Add0~61_sumout\;
\somaSHIFT|ALT_INV_Add0~57_sumout\ <= NOT \somaSHIFT|Add0~57_sumout\;
\somaSHIFT|ALT_INV_Add0~53_sumout\ <= NOT \somaSHIFT|Add0~53_sumout\;
\somaSHIFT|ALT_INV_Add0~49_sumout\ <= NOT \somaSHIFT|Add0~49_sumout\;
\somaSHIFT|ALT_INV_Add0~45_sumout\ <= NOT \somaSHIFT|Add0~45_sumout\;
\somaSHIFT|ALT_INV_Add0~41_sumout\ <= NOT \somaSHIFT|Add0~41_sumout\;
\BancoRegistradores|ALT_INV_registrador~981_q\ <= NOT \BancoRegistradores|registrador~981_q\;
\BancoRegistradores|ALT_INV_registrador~757_q\ <= NOT \BancoRegistradores|registrador~757_q\;
\BancoRegistradores|ALT_INV_registrador~2016_combout\ <= NOT \BancoRegistradores|registrador~2016_combout\;
\BancoRegistradores|ALT_INV_registrador~693_q\ <= NOT \BancoRegistradores|registrador~693_q\;
\BancoRegistradores|ALT_INV_registrador~789_q\ <= NOT \BancoRegistradores|registrador~789_q\;
\BancoRegistradores|ALT_INV_registrador~725_q\ <= NOT \BancoRegistradores|registrador~725_q\;
\BancoRegistradores|ALT_INV_registrador~2012_combout\ <= NOT \BancoRegistradores|registrador~2012_combout\;
\BancoRegistradores|ALT_INV_registrador~2008_combout\ <= NOT \BancoRegistradores|registrador~2008_combout\;
\somaQuatro|ALT_INV_Add0~49_sumout\ <= NOT \somaQuatro|Add0~49_sumout\;
\BancoRegistradores|ALT_INV_registrador~1012_q\ <= NOT \BancoRegistradores|registrador~1012_q\;
\BancoRegistradores|ALT_INV_registrador~2004_combout\ <= NOT \BancoRegistradores|registrador~2004_combout\;
\BancoRegistradores|ALT_INV_registrador~948_q\ <= NOT \BancoRegistradores|registrador~948_q\;
\BancoRegistradores|ALT_INV_registrador~1044_q\ <= NOT \BancoRegistradores|registrador~1044_q\;
\BancoRegistradores|ALT_INV_registrador~980_q\ <= NOT \BancoRegistradores|registrador~980_q\;
\BancoRegistradores|ALT_INV_registrador~756_q\ <= NOT \BancoRegistradores|registrador~756_q\;
\BancoRegistradores|ALT_INV_registrador~2000_combout\ <= NOT \BancoRegistradores|registrador~2000_combout\;
\BancoRegistradores|ALT_INV_registrador~692_q\ <= NOT \BancoRegistradores|registrador~692_q\;
\BancoRegistradores|ALT_INV_registrador~788_q\ <= NOT \BancoRegistradores|registrador~788_q\;
\BancoRegistradores|ALT_INV_registrador~724_q\ <= NOT \BancoRegistradores|registrador~724_q\;
\BancoRegistradores|ALT_INV_registrador~1996_combout\ <= NOT \BancoRegistradores|registrador~1996_combout\;
\BancoRegistradores|ALT_INV_registrador~1992_combout\ <= NOT \BancoRegistradores|registrador~1992_combout\;
\somaQuatro|ALT_INV_Add0~45_sumout\ <= NOT \somaQuatro|Add0~45_sumout\;
\BancoRegistradores|ALT_INV_registrador~1011_q\ <= NOT \BancoRegistradores|registrador~1011_q\;
\BancoRegistradores|ALT_INV_registrador~1988_combout\ <= NOT \BancoRegistradores|registrador~1988_combout\;
\BancoRegistradores|ALT_INV_registrador~947_q\ <= NOT \BancoRegistradores|registrador~947_q\;
\BancoRegistradores|ALT_INV_registrador~1043_q\ <= NOT \BancoRegistradores|registrador~1043_q\;
\BancoRegistradores|ALT_INV_registrador~979_q\ <= NOT \BancoRegistradores|registrador~979_q\;
\BancoRegistradores|ALT_INV_registrador~755_q\ <= NOT \BancoRegistradores|registrador~755_q\;
\BancoRegistradores|ALT_INV_registrador~1984_combout\ <= NOT \BancoRegistradores|registrador~1984_combout\;
\BancoRegistradores|ALT_INV_registrador~691_q\ <= NOT \BancoRegistradores|registrador~691_q\;
\BancoRegistradores|ALT_INV_registrador~787_q\ <= NOT \BancoRegistradores|registrador~787_q\;
\BancoRegistradores|ALT_INV_registrador~723_q\ <= NOT \BancoRegistradores|registrador~723_q\;
\BancoRegistradores|ALT_INV_registrador~1980_combout\ <= NOT \BancoRegistradores|registrador~1980_combout\;
\BancoRegistradores|ALT_INV_registrador~1976_combout\ <= NOT \BancoRegistradores|registrador~1976_combout\;
\somaQuatro|ALT_INV_Add0~41_sumout\ <= NOT \somaQuatro|Add0~41_sumout\;
\BancoRegistradores|ALT_INV_registrador~1010_q\ <= NOT \BancoRegistradores|registrador~1010_q\;
\BancoRegistradores|ALT_INV_registrador~1972_combout\ <= NOT \BancoRegistradores|registrador~1972_combout\;
\BancoRegistradores|ALT_INV_registrador~946_q\ <= NOT \BancoRegistradores|registrador~946_q\;
\BancoRegistradores|ALT_INV_registrador~1042_q\ <= NOT \BancoRegistradores|registrador~1042_q\;
\BancoRegistradores|ALT_INV_registrador~978_q\ <= NOT \BancoRegistradores|registrador~978_q\;
\BancoRegistradores|ALT_INV_registrador~754_q\ <= NOT \BancoRegistradores|registrador~754_q\;
\BancoRegistradores|ALT_INV_registrador~1968_combout\ <= NOT \BancoRegistradores|registrador~1968_combout\;
\BancoRegistradores|ALT_INV_registrador~690_q\ <= NOT \BancoRegistradores|registrador~690_q\;
\BancoRegistradores|ALT_INV_registrador~786_q\ <= NOT \BancoRegistradores|registrador~786_q\;
\BancoRegistradores|ALT_INV_registrador~722_q\ <= NOT \BancoRegistradores|registrador~722_q\;
\BancoRegistradores|ALT_INV_registrador~1964_combout\ <= NOT \BancoRegistradores|registrador~1964_combout\;
\BancoRegistradores|ALT_INV_registrador~1960_combout\ <= NOT \BancoRegistradores|registrador~1960_combout\;
\somaQuatro|ALT_INV_Add0~37_sumout\ <= NOT \somaQuatro|Add0~37_sumout\;
\BancoRegistradores|ALT_INV_registrador~1009_q\ <= NOT \BancoRegistradores|registrador~1009_q\;
\BancoRegistradores|ALT_INV_registrador~1956_combout\ <= NOT \BancoRegistradores|registrador~1956_combout\;
\BancoRegistradores|ALT_INV_registrador~945_q\ <= NOT \BancoRegistradores|registrador~945_q\;
\BancoRegistradores|ALT_INV_registrador~1041_q\ <= NOT \BancoRegistradores|registrador~1041_q\;
\BancoRegistradores|ALT_INV_registrador~977_q\ <= NOT \BancoRegistradores|registrador~977_q\;
\BancoRegistradores|ALT_INV_registrador~753_q\ <= NOT \BancoRegistradores|registrador~753_q\;
\BancoRegistradores|ALT_INV_registrador~1952_combout\ <= NOT \BancoRegistradores|registrador~1952_combout\;
\BancoRegistradores|ALT_INV_registrador~689_q\ <= NOT \BancoRegistradores|registrador~689_q\;
\BancoRegistradores|ALT_INV_registrador~785_q\ <= NOT \BancoRegistradores|registrador~785_q\;
\BancoRegistradores|ALT_INV_registrador~721_q\ <= NOT \BancoRegistradores|registrador~721_q\;
\BancoRegistradores|ALT_INV_registrador~1948_combout\ <= NOT \BancoRegistradores|registrador~1948_combout\;
\BancoRegistradores|ALT_INV_registrador~1944_combout\ <= NOT \BancoRegistradores|registrador~1944_combout\;
\somaQuatro|ALT_INV_Add0~33_sumout\ <= NOT \somaQuatro|Add0~33_sumout\;
\BancoRegistradores|ALT_INV_registrador~1008_q\ <= NOT \BancoRegistradores|registrador~1008_q\;
\BancoRegistradores|ALT_INV_registrador~1940_combout\ <= NOT \BancoRegistradores|registrador~1940_combout\;
\BancoRegistradores|ALT_INV_registrador~944_q\ <= NOT \BancoRegistradores|registrador~944_q\;
\BancoRegistradores|ALT_INV_registrador~1040_q\ <= NOT \BancoRegistradores|registrador~1040_q\;
\BancoRegistradores|ALT_INV_registrador~976_q\ <= NOT \BancoRegistradores|registrador~976_q\;
\BancoRegistradores|ALT_INV_registrador~752_q\ <= NOT \BancoRegistradores|registrador~752_q\;
\BancoRegistradores|ALT_INV_registrador~1936_combout\ <= NOT \BancoRegistradores|registrador~1936_combout\;
\BancoRegistradores|ALT_INV_registrador~688_q\ <= NOT \BancoRegistradores|registrador~688_q\;
\BancoRegistradores|ALT_INV_registrador~784_q\ <= NOT \BancoRegistradores|registrador~784_q\;
\BancoRegistradores|ALT_INV_registrador~720_q\ <= NOT \BancoRegistradores|registrador~720_q\;
\BancoRegistradores|ALT_INV_registrador~1932_combout\ <= NOT \BancoRegistradores|registrador~1932_combout\;
\BancoRegistradores|ALT_INV_registrador~1928_combout\ <= NOT \BancoRegistradores|registrador~1928_combout\;
\somaQuatro|ALT_INV_Add0~29_sumout\ <= NOT \somaQuatro|Add0~29_sumout\;
\BancoRegistradores|ALT_INV_registrador~1007_q\ <= NOT \BancoRegistradores|registrador~1007_q\;
\BancoRegistradores|ALT_INV_registrador~1924_combout\ <= NOT \BancoRegistradores|registrador~1924_combout\;
\BancoRegistradores|ALT_INV_registrador~943_q\ <= NOT \BancoRegistradores|registrador~943_q\;
\BancoRegistradores|ALT_INV_registrador~1039_q\ <= NOT \BancoRegistradores|registrador~1039_q\;
\BancoRegistradores|ALT_INV_registrador~975_q\ <= NOT \BancoRegistradores|registrador~975_q\;
\BancoRegistradores|ALT_INV_registrador~751_q\ <= NOT \BancoRegistradores|registrador~751_q\;
\BancoRegistradores|ALT_INV_registrador~1920_combout\ <= NOT \BancoRegistradores|registrador~1920_combout\;
\BancoRegistradores|ALT_INV_registrador~687_q\ <= NOT \BancoRegistradores|registrador~687_q\;
\BancoRegistradores|ALT_INV_registrador~783_q\ <= NOT \BancoRegistradores|registrador~783_q\;
\BancoRegistradores|ALT_INV_registrador~719_q\ <= NOT \BancoRegistradores|registrador~719_q\;
\BancoRegistradores|ALT_INV_registrador~1916_combout\ <= NOT \BancoRegistradores|registrador~1916_combout\;
\BancoRegistradores|ALT_INV_registrador~1912_combout\ <= NOT \BancoRegistradores|registrador~1912_combout\;
\somaQuatro|ALT_INV_Add0~25_sumout\ <= NOT \somaQuatro|Add0~25_sumout\;
\BancoRegistradores|ALT_INV_registrador~1006_q\ <= NOT \BancoRegistradores|registrador~1006_q\;
\BancoRegistradores|ALT_INV_registrador~1908_combout\ <= NOT \BancoRegistradores|registrador~1908_combout\;
\BancoRegistradores|ALT_INV_registrador~942_q\ <= NOT \BancoRegistradores|registrador~942_q\;
\BancoRegistradores|ALT_INV_registrador~1038_q\ <= NOT \BancoRegistradores|registrador~1038_q\;
\BancoRegistradores|ALT_INV_registrador~974_q\ <= NOT \BancoRegistradores|registrador~974_q\;
\BancoRegistradores|ALT_INV_registrador~750_q\ <= NOT \BancoRegistradores|registrador~750_q\;
\BancoRegistradores|ALT_INV_registrador~1904_combout\ <= NOT \BancoRegistradores|registrador~1904_combout\;
\BancoRegistradores|ALT_INV_registrador~686_q\ <= NOT \BancoRegistradores|registrador~686_q\;
\BancoRegistradores|ALT_INV_registrador~782_q\ <= NOT \BancoRegistradores|registrador~782_q\;
\BancoRegistradores|ALT_INV_registrador~718_q\ <= NOT \BancoRegistradores|registrador~718_q\;
\BancoRegistradores|ALT_INV_registrador~1900_combout\ <= NOT \BancoRegistradores|registrador~1900_combout\;
\BancoRegistradores|ALT_INV_registrador~1896_combout\ <= NOT \BancoRegistradores|registrador~1896_combout\;
\BancoRegistradores|ALT_INV_registrador~1005_q\ <= NOT \BancoRegistradores|registrador~1005_q\;
\BancoRegistradores|ALT_INV_registrador~1892_combout\ <= NOT \BancoRegistradores|registrador~1892_combout\;
\BancoRegistradores|ALT_INV_registrador~941_q\ <= NOT \BancoRegistradores|registrador~941_q\;
\BancoRegistradores|ALT_INV_registrador~1037_q\ <= NOT \BancoRegistradores|registrador~1037_q\;
\BancoRegistradores|ALT_INV_registrador~973_q\ <= NOT \BancoRegistradores|registrador~973_q\;
\BancoRegistradores|ALT_INV_registrador~749_q\ <= NOT \BancoRegistradores|registrador~749_q\;
\BancoRegistradores|ALT_INV_registrador~1888_combout\ <= NOT \BancoRegistradores|registrador~1888_combout\;
\BancoRegistradores|ALT_INV_registrador~685_q\ <= NOT \BancoRegistradores|registrador~685_q\;
\BancoRegistradores|ALT_INV_registrador~781_q\ <= NOT \BancoRegistradores|registrador~781_q\;
\BancoRegistradores|ALT_INV_registrador~717_q\ <= NOT \BancoRegistradores|registrador~717_q\;
\BancoRegistradores|ALT_INV_registrador~1884_combout\ <= NOT \BancoRegistradores|registrador~1884_combout\;
\BancoRegistradores|ALT_INV_registrador~1880_combout\ <= NOT \BancoRegistradores|registrador~1880_combout\;
\BancoRegistradores|ALT_INV_registrador~1004_q\ <= NOT \BancoRegistradores|registrador~1004_q\;
\BancoRegistradores|ALT_INV_registrador~1876_combout\ <= NOT \BancoRegistradores|registrador~1876_combout\;
\BancoRegistradores|ALT_INV_registrador~940_q\ <= NOT \BancoRegistradores|registrador~940_q\;
\BancoRegistradores|ALT_INV_registrador~1036_q\ <= NOT \BancoRegistradores|registrador~1036_q\;
\BancoRegistradores|ALT_INV_registrador~972_q\ <= NOT \BancoRegistradores|registrador~972_q\;
\BancoRegistradores|ALT_INV_registrador~748_q\ <= NOT \BancoRegistradores|registrador~748_q\;
\BancoRegistradores|ALT_INV_registrador~1872_combout\ <= NOT \BancoRegistradores|registrador~1872_combout\;
\BancoRegistradores|ALT_INV_registrador~684_q\ <= NOT \BancoRegistradores|registrador~684_q\;
\BancoRegistradores|ALT_INV_registrador~780_q\ <= NOT \BancoRegistradores|registrador~780_q\;
\BancoRegistradores|ALT_INV_registrador~766_q\ <= NOT \BancoRegistradores|registrador~766_q\;
\BancoRegistradores|ALT_INV_registrador~2160_combout\ <= NOT \BancoRegistradores|registrador~2160_combout\;
\BancoRegistradores|ALT_INV_registrador~702_q\ <= NOT \BancoRegistradores|registrador~702_q\;
\BancoRegistradores|ALT_INV_registrador~798_q\ <= NOT \BancoRegistradores|registrador~798_q\;
\BancoRegistradores|ALT_INV_registrador~734_q\ <= NOT \BancoRegistradores|registrador~734_q\;
\BancoRegistradores|ALT_INV_registrador~2156_combout\ <= NOT \BancoRegistradores|registrador~2156_combout\;
\BancoRegistradores|ALT_INV_registrador~2152_combout\ <= NOT \BancoRegistradores|registrador~2152_combout\;
\somaQuatro|ALT_INV_Add0~89_sumout\ <= NOT \somaQuatro|Add0~89_sumout\;
\BancoRegistradores|ALT_INV_registrador~1021_q\ <= NOT \BancoRegistradores|registrador~1021_q\;
\BancoRegistradores|ALT_INV_registrador~2148_combout\ <= NOT \BancoRegistradores|registrador~2148_combout\;
\BancoRegistradores|ALT_INV_registrador~957_q\ <= NOT \BancoRegistradores|registrador~957_q\;
\BancoRegistradores|ALT_INV_registrador~1053_q\ <= NOT \BancoRegistradores|registrador~1053_q\;
\BancoRegistradores|ALT_INV_registrador~989_q\ <= NOT \BancoRegistradores|registrador~989_q\;
\BancoRegistradores|ALT_INV_registrador~765_q\ <= NOT \BancoRegistradores|registrador~765_q\;
\BancoRegistradores|ALT_INV_registrador~2144_combout\ <= NOT \BancoRegistradores|registrador~2144_combout\;
\BancoRegistradores|ALT_INV_registrador~701_q\ <= NOT \BancoRegistradores|registrador~701_q\;
\BancoRegistradores|ALT_INV_registrador~797_q\ <= NOT \BancoRegistradores|registrador~797_q\;
\BancoRegistradores|ALT_INV_registrador~733_q\ <= NOT \BancoRegistradores|registrador~733_q\;
\BancoRegistradores|ALT_INV_registrador~2140_combout\ <= NOT \BancoRegistradores|registrador~2140_combout\;
\BancoRegistradores|ALT_INV_registrador~2136_combout\ <= NOT \BancoRegistradores|registrador~2136_combout\;
\somaQuatro|ALT_INV_Add0~85_sumout\ <= NOT \somaQuatro|Add0~85_sumout\;
\BancoRegistradores|ALT_INV_registrador~1020_q\ <= NOT \BancoRegistradores|registrador~1020_q\;
\BancoRegistradores|ALT_INV_registrador~2132_combout\ <= NOT \BancoRegistradores|registrador~2132_combout\;
\BancoRegistradores|ALT_INV_registrador~956_q\ <= NOT \BancoRegistradores|registrador~956_q\;
\BancoRegistradores|ALT_INV_registrador~1052_q\ <= NOT \BancoRegistradores|registrador~1052_q\;
\BancoRegistradores|ALT_INV_registrador~988_q\ <= NOT \BancoRegistradores|registrador~988_q\;
\BancoRegistradores|ALT_INV_registrador~764_q\ <= NOT \BancoRegistradores|registrador~764_q\;
\BancoRegistradores|ALT_INV_registrador~2128_combout\ <= NOT \BancoRegistradores|registrador~2128_combout\;
\BancoRegistradores|ALT_INV_registrador~700_q\ <= NOT \BancoRegistradores|registrador~700_q\;
\BancoRegistradores|ALT_INV_registrador~796_q\ <= NOT \BancoRegistradores|registrador~796_q\;
\BancoRegistradores|ALT_INV_registrador~732_q\ <= NOT \BancoRegistradores|registrador~732_q\;
\BancoRegistradores|ALT_INV_registrador~2124_combout\ <= NOT \BancoRegistradores|registrador~2124_combout\;
\BancoRegistradores|ALT_INV_registrador~2120_combout\ <= NOT \BancoRegistradores|registrador~2120_combout\;
\somaQuatro|ALT_INV_Add0~81_sumout\ <= NOT \somaQuatro|Add0~81_sumout\;
\BancoRegistradores|ALT_INV_registrador~1019_q\ <= NOT \BancoRegistradores|registrador~1019_q\;
\BancoRegistradores|ALT_INV_registrador~2116_combout\ <= NOT \BancoRegistradores|registrador~2116_combout\;
\BancoRegistradores|ALT_INV_registrador~955_q\ <= NOT \BancoRegistradores|registrador~955_q\;
\BancoRegistradores|ALT_INV_registrador~1051_q\ <= NOT \BancoRegistradores|registrador~1051_q\;
\BancoRegistradores|ALT_INV_registrador~987_q\ <= NOT \BancoRegistradores|registrador~987_q\;
\BancoRegistradores|ALT_INV_registrador~763_q\ <= NOT \BancoRegistradores|registrador~763_q\;
\BancoRegistradores|ALT_INV_registrador~2112_combout\ <= NOT \BancoRegistradores|registrador~2112_combout\;
\BancoRegistradores|ALT_INV_registrador~699_q\ <= NOT \BancoRegistradores|registrador~699_q\;
\BancoRegistradores|ALT_INV_registrador~795_q\ <= NOT \BancoRegistradores|registrador~795_q\;
\BancoRegistradores|ALT_INV_registrador~731_q\ <= NOT \BancoRegistradores|registrador~731_q\;
\BancoRegistradores|ALT_INV_registrador~2108_combout\ <= NOT \BancoRegistradores|registrador~2108_combout\;
\BancoRegistradores|ALT_INV_registrador~2104_combout\ <= NOT \BancoRegistradores|registrador~2104_combout\;
\somaQuatro|ALT_INV_Add0~77_sumout\ <= NOT \somaQuatro|Add0~77_sumout\;
\BancoRegistradores|ALT_INV_registrador~1018_q\ <= NOT \BancoRegistradores|registrador~1018_q\;
\BancoRegistradores|ALT_INV_registrador~2100_combout\ <= NOT \BancoRegistradores|registrador~2100_combout\;
\BancoRegistradores|ALT_INV_registrador~954_q\ <= NOT \BancoRegistradores|registrador~954_q\;
\BancoRegistradores|ALT_INV_registrador~1050_q\ <= NOT \BancoRegistradores|registrador~1050_q\;
\BancoRegistradores|ALT_INV_registrador~986_q\ <= NOT \BancoRegistradores|registrador~986_q\;
\BancoRegistradores|ALT_INV_registrador~762_q\ <= NOT \BancoRegistradores|registrador~762_q\;
\BancoRegistradores|ALT_INV_registrador~2096_combout\ <= NOT \BancoRegistradores|registrador~2096_combout\;
\BancoRegistradores|ALT_INV_registrador~698_q\ <= NOT \BancoRegistradores|registrador~698_q\;
\BancoRegistradores|ALT_INV_registrador~794_q\ <= NOT \BancoRegistradores|registrador~794_q\;
\BancoRegistradores|ALT_INV_registrador~730_q\ <= NOT \BancoRegistradores|registrador~730_q\;
\BancoRegistradores|ALT_INV_registrador~2092_combout\ <= NOT \BancoRegistradores|registrador~2092_combout\;
\BancoRegistradores|ALT_INV_registrador~2088_combout\ <= NOT \BancoRegistradores|registrador~2088_combout\;
\somaQuatro|ALT_INV_Add0~73_sumout\ <= NOT \somaQuatro|Add0~73_sumout\;
\BancoRegistradores|ALT_INV_registrador~1017_q\ <= NOT \BancoRegistradores|registrador~1017_q\;
\BancoRegistradores|ALT_INV_registrador~2084_combout\ <= NOT \BancoRegistradores|registrador~2084_combout\;
\BancoRegistradores|ALT_INV_registrador~953_q\ <= NOT \BancoRegistradores|registrador~953_q\;
\BancoRegistradores|ALT_INV_registrador~1049_q\ <= NOT \BancoRegistradores|registrador~1049_q\;
\BancoRegistradores|ALT_INV_registrador~985_q\ <= NOT \BancoRegistradores|registrador~985_q\;
\BancoRegistradores|ALT_INV_registrador~761_q\ <= NOT \BancoRegistradores|registrador~761_q\;
\BancoRegistradores|ALT_INV_registrador~2080_combout\ <= NOT \BancoRegistradores|registrador~2080_combout\;
\BancoRegistradores|ALT_INV_registrador~697_q\ <= NOT \BancoRegistradores|registrador~697_q\;
\BancoRegistradores|ALT_INV_registrador~793_q\ <= NOT \BancoRegistradores|registrador~793_q\;
\BancoRegistradores|ALT_INV_registrador~729_q\ <= NOT \BancoRegistradores|registrador~729_q\;
\BancoRegistradores|ALT_INV_registrador~2076_combout\ <= NOT \BancoRegistradores|registrador~2076_combout\;
\BancoRegistradores|ALT_INV_registrador~2072_combout\ <= NOT \BancoRegistradores|registrador~2072_combout\;
\somaQuatro|ALT_INV_Add0~69_sumout\ <= NOT \somaQuatro|Add0~69_sumout\;
\BancoRegistradores|ALT_INV_registrador~1016_q\ <= NOT \BancoRegistradores|registrador~1016_q\;
\BancoRegistradores|ALT_INV_registrador~2068_combout\ <= NOT \BancoRegistradores|registrador~2068_combout\;
\BancoRegistradores|ALT_INV_registrador~952_q\ <= NOT \BancoRegistradores|registrador~952_q\;
\BancoRegistradores|ALT_INV_registrador~1048_q\ <= NOT \BancoRegistradores|registrador~1048_q\;
\BancoRegistradores|ALT_INV_registrador~984_q\ <= NOT \BancoRegistradores|registrador~984_q\;
\BancoRegistradores|ALT_INV_registrador~760_q\ <= NOT \BancoRegistradores|registrador~760_q\;
\BancoRegistradores|ALT_INV_registrador~2064_combout\ <= NOT \BancoRegistradores|registrador~2064_combout\;
\BancoRegistradores|ALT_INV_registrador~696_q\ <= NOT \BancoRegistradores|registrador~696_q\;
\BancoRegistradores|ALT_INV_registrador~792_q\ <= NOT \BancoRegistradores|registrador~792_q\;
\BancoRegistradores|ALT_INV_registrador~728_q\ <= NOT \BancoRegistradores|registrador~728_q\;
\BancoRegistradores|ALT_INV_registrador~2060_combout\ <= NOT \BancoRegistradores|registrador~2060_combout\;
\BancoRegistradores|ALT_INV_registrador~2056_combout\ <= NOT \BancoRegistradores|registrador~2056_combout\;
\somaQuatro|ALT_INV_Add0~65_sumout\ <= NOT \somaQuatro|Add0~65_sumout\;
\BancoRegistradores|ALT_INV_registrador~1015_q\ <= NOT \BancoRegistradores|registrador~1015_q\;
\BancoRegistradores|ALT_INV_registrador~2052_combout\ <= NOT \BancoRegistradores|registrador~2052_combout\;
\BancoRegistradores|ALT_INV_registrador~951_q\ <= NOT \BancoRegistradores|registrador~951_q\;
\BancoRegistradores|ALT_INV_registrador~1047_q\ <= NOT \BancoRegistradores|registrador~1047_q\;
\BancoRegistradores|ALT_INV_registrador~983_q\ <= NOT \BancoRegistradores|registrador~983_q\;
\BancoRegistradores|ALT_INV_registrador~759_q\ <= NOT \BancoRegistradores|registrador~759_q\;
\BancoRegistradores|ALT_INV_registrador~2048_combout\ <= NOT \BancoRegistradores|registrador~2048_combout\;
\BancoRegistradores|ALT_INV_registrador~695_q\ <= NOT \BancoRegistradores|registrador~695_q\;
\BancoRegistradores|ALT_INV_registrador~791_q\ <= NOT \BancoRegistradores|registrador~791_q\;
\BancoRegistradores|ALT_INV_registrador~727_q\ <= NOT \BancoRegistradores|registrador~727_q\;
\BancoRegistradores|ALT_INV_registrador~2044_combout\ <= NOT \BancoRegistradores|registrador~2044_combout\;
\BancoRegistradores|ALT_INV_registrador~2040_combout\ <= NOT \BancoRegistradores|registrador~2040_combout\;
\somaQuatro|ALT_INV_Add0~61_sumout\ <= NOT \somaQuatro|Add0~61_sumout\;
\BancoRegistradores|ALT_INV_registrador~1014_q\ <= NOT \BancoRegistradores|registrador~1014_q\;
\BancoRegistradores|ALT_INV_registrador~2036_combout\ <= NOT \BancoRegistradores|registrador~2036_combout\;
\BancoRegistradores|ALT_INV_registrador~950_q\ <= NOT \BancoRegistradores|registrador~950_q\;
\BancoRegistradores|ALT_INV_registrador~1046_q\ <= NOT \BancoRegistradores|registrador~1046_q\;
\BancoRegistradores|ALT_INV_registrador~982_q\ <= NOT \BancoRegistradores|registrador~982_q\;
\BancoRegistradores|ALT_INV_registrador~758_q\ <= NOT \BancoRegistradores|registrador~758_q\;
\BancoRegistradores|ALT_INV_registrador~2032_combout\ <= NOT \BancoRegistradores|registrador~2032_combout\;
\BancoRegistradores|ALT_INV_registrador~694_q\ <= NOT \BancoRegistradores|registrador~694_q\;
\BancoRegistradores|ALT_INV_registrador~790_q\ <= NOT \BancoRegistradores|registrador~790_q\;
\BancoRegistradores|ALT_INV_registrador~726_q\ <= NOT \BancoRegistradores|registrador~726_q\;
\BancoRegistradores|ALT_INV_registrador~2028_combout\ <= NOT \BancoRegistradores|registrador~2028_combout\;
\BancoRegistradores|ALT_INV_registrador~2024_combout\ <= NOT \BancoRegistradores|registrador~2024_combout\;
\somaQuatro|ALT_INV_Add0~57_sumout\ <= NOT \somaQuatro|Add0~57_sumout\;
\somaQuatro|ALT_INV_Add0~53_sumout\ <= NOT \somaQuatro|Add0~53_sumout\;
\BancoRegistradores|ALT_INV_registrador~1013_q\ <= NOT \BancoRegistradores|registrador~1013_q\;
\BancoRegistradores|ALT_INV_registrador~2020_combout\ <= NOT \BancoRegistradores|registrador~2020_combout\;
\BancoRegistradores|ALT_INV_registrador~949_q\ <= NOT \BancoRegistradores|registrador~949_q\;
\BancoRegistradores|ALT_INV_registrador~1045_q\ <= NOT \BancoRegistradores|registrador~1045_q\;
\UC|ALT_INV_palavraControle[3]~0_combout\ <= NOT \UC|palavraControle[3]~0_combout\;
\ulaUC|ALT_INV_selJMPR~1_combout\ <= NOT \ulaUC|selJMPR~1_combout\;
\ROM|ALT_INV_memROM~12_combout\ <= NOT \ROM|memROM~12_combout\;
\ROM|ALT_INV_memROM~11_combout\ <= NOT \ROM|memROM~11_combout\;
\ulaUC|ALT_INV_selJMPR~0_combout\ <= NOT \ulaUC|selJMPR~0_combout\;
\ROM|ALT_INV_memROM~10_combout\ <= NOT \ROM|memROM~10_combout\;
\ROM|ALT_INV_memROM~9_combout\ <= NOT \ROM|memROM~9_combout\;
\ROM|ALT_INV_memROM~8_combout\ <= NOT \ROM|memROM~8_combout\;
\ROM|ALT_INV_memROM~7_combout\ <= NOT \ROM|memROM~7_combout\;
\ROM|ALT_INV_memROM~6_combout\ <= NOT \ROM|memROM~6_combout\;
\ROM|ALT_INV_memROM~5_combout\ <= NOT \ROM|memROM~5_combout\;
\ROM|ALT_INV_memROM~4_combout\ <= NOT \ROM|memROM~4_combout\;
\ulaUC|ALT_INV_ulaOp[2]~0_combout\ <= NOT \ulaUC|ulaOp[2]~0_combout\;
\ROM|ALT_INV_memROM~3_combout\ <= NOT \ROM|memROM~3_combout\;
\ROM|ALT_INV_memROM~2_combout\ <= NOT \ROM|memROM~2_combout\;
\ROM|ALT_INV_memROM~1_combout\ <= NOT \ROM|memROM~1_combout\;
\ROM|ALT_INV_memROM~0_combout\ <= NOT \ROM|memROM~0_combout\;
\PC|ALT_INV_DOUT\(6) <= NOT \PC|DOUT\(6);
\PC|ALT_INV_DOUT\(7) <= NOT \PC|DOUT\(7);
\PC|ALT_INV_DOUT\(5) <= NOT \PC|DOUT\(5);
\PC|ALT_INV_DOUT\(4) <= NOT \PC|DOUT\(4);
\PC|ALT_INV_DOUT\(3) <= NOT \PC|DOUT\(3);
\PC|ALT_INV_DOUT\(2) <= NOT \PC|DOUT\(2);
\BancoRegistradores|ALT_INV_saidaA[1]~31_combout\ <= NOT \BancoRegistradores|saidaA[1]~31_combout\;
\BancoRegistradores|ALT_INV_registrador~1029_q\ <= NOT \BancoRegistradores|registrador~1029_q\;
\BancoRegistradores|ALT_INV_registrador~2276_combout\ <= NOT \BancoRegistradores|registrador~2276_combout\;
\BancoRegistradores|ALT_INV_registrador~965_q\ <= NOT \BancoRegistradores|registrador~965_q\;
\BancoRegistradores|ALT_INV_registrador~1061_q\ <= NOT \BancoRegistradores|registrador~1061_q\;
\BancoRegistradores|ALT_INV_registrador~997_q\ <= NOT \BancoRegistradores|registrador~997_q\;
\BancoRegistradores|ALT_INV_registrador~773_q\ <= NOT \BancoRegistradores|registrador~773_q\;
\BancoRegistradores|ALT_INV_registrador~2272_combout\ <= NOT \BancoRegistradores|registrador~2272_combout\;
\BancoRegistradores|ALT_INV_registrador~709_q\ <= NOT \BancoRegistradores|registrador~709_q\;
\BancoRegistradores|ALT_INV_registrador~805_q\ <= NOT \BancoRegistradores|registrador~805_q\;
\BancoRegistradores|ALT_INV_registrador~741_q\ <= NOT \BancoRegistradores|registrador~741_q\;
\BancoRegistradores|ALT_INV_registrador~2268_combout\ <= NOT \BancoRegistradores|registrador~2268_combout\;
\BancoRegistradores|ALT_INV_registrador~2264_combout\ <= NOT \BancoRegistradores|registrador~2264_combout\;
\somaQuatro|ALT_INV_Add0~117_sumout\ <= NOT \somaQuatro|Add0~117_sumout\;
\BancoRegistradores|ALT_INV_registrador~1028_q\ <= NOT \BancoRegistradores|registrador~1028_q\;
\BancoRegistradores|ALT_INV_registrador~2260_combout\ <= NOT \BancoRegistradores|registrador~2260_combout\;
\BancoRegistradores|ALT_INV_registrador~964_q\ <= NOT \BancoRegistradores|registrador~964_q\;
\BancoRegistradores|ALT_INV_registrador~1060_q\ <= NOT \BancoRegistradores|registrador~1060_q\;
\BancoRegistradores|ALT_INV_registrador~996_q\ <= NOT \BancoRegistradores|registrador~996_q\;
\BancoRegistradores|ALT_INV_registrador~772_q\ <= NOT \BancoRegistradores|registrador~772_q\;
\BancoRegistradores|ALT_INV_registrador~2256_combout\ <= NOT \BancoRegistradores|registrador~2256_combout\;
\BancoRegistradores|ALT_INV_registrador~708_q\ <= NOT \BancoRegistradores|registrador~708_q\;
\BancoRegistradores|ALT_INV_registrador~804_q\ <= NOT \BancoRegistradores|registrador~804_q\;
\BancoRegistradores|ALT_INV_registrador~740_q\ <= NOT \BancoRegistradores|registrador~740_q\;
\BancoRegistradores|ALT_INV_registrador~2252_combout\ <= NOT \BancoRegistradores|registrador~2252_combout\;
\BancoRegistradores|ALT_INV_registrador~2248_combout\ <= NOT \BancoRegistradores|registrador~2248_combout\;
\somaQuatro|ALT_INV_Add0~113_sumout\ <= NOT \somaQuatro|Add0~113_sumout\;
\BancoRegistradores|ALT_INV_registrador~1027_q\ <= NOT \BancoRegistradores|registrador~1027_q\;
\BancoRegistradores|ALT_INV_registrador~2244_combout\ <= NOT \BancoRegistradores|registrador~2244_combout\;
\BancoRegistradores|ALT_INV_registrador~963_q\ <= NOT \BancoRegistradores|registrador~963_q\;
\BancoRegistradores|ALT_INV_registrador~1059_q\ <= NOT \BancoRegistradores|registrador~1059_q\;
\BancoRegistradores|ALT_INV_registrador~995_q\ <= NOT \BancoRegistradores|registrador~995_q\;
\BancoRegistradores|ALT_INV_registrador~771_q\ <= NOT \BancoRegistradores|registrador~771_q\;
\BancoRegistradores|ALT_INV_registrador~2240_combout\ <= NOT \BancoRegistradores|registrador~2240_combout\;
\BancoRegistradores|ALT_INV_registrador~707_q\ <= NOT \BancoRegistradores|registrador~707_q\;
\BancoRegistradores|ALT_INV_registrador~803_q\ <= NOT \BancoRegistradores|registrador~803_q\;
\BancoRegistradores|ALT_INV_registrador~739_q\ <= NOT \BancoRegistradores|registrador~739_q\;
\BancoRegistradores|ALT_INV_registrador~2236_combout\ <= NOT \BancoRegistradores|registrador~2236_combout\;
\BancoRegistradores|ALT_INV_registrador~2232_combout\ <= NOT \BancoRegistradores|registrador~2232_combout\;
\somaQuatro|ALT_INV_Add0~109_sumout\ <= NOT \somaQuatro|Add0~109_sumout\;
\BancoRegistradores|ALT_INV_registrador~1026_q\ <= NOT \BancoRegistradores|registrador~1026_q\;
\BancoRegistradores|ALT_INV_registrador~2228_combout\ <= NOT \BancoRegistradores|registrador~2228_combout\;
\BancoRegistradores|ALT_INV_registrador~962_q\ <= NOT \BancoRegistradores|registrador~962_q\;
\BancoRegistradores|ALT_INV_registrador~1058_q\ <= NOT \BancoRegistradores|registrador~1058_q\;
\BancoRegistradores|ALT_INV_registrador~994_q\ <= NOT \BancoRegistradores|registrador~994_q\;
\BancoRegistradores|ALT_INV_registrador~770_q\ <= NOT \BancoRegistradores|registrador~770_q\;
\BancoRegistradores|ALT_INV_registrador~2224_combout\ <= NOT \BancoRegistradores|registrador~2224_combout\;
\BancoRegistradores|ALT_INV_registrador~706_q\ <= NOT \BancoRegistradores|registrador~706_q\;
\BancoRegistradores|ALT_INV_registrador~802_q\ <= NOT \BancoRegistradores|registrador~802_q\;
\BancoRegistradores|ALT_INV_registrador~738_q\ <= NOT \BancoRegistradores|registrador~738_q\;
\BancoRegistradores|ALT_INV_registrador~2220_combout\ <= NOT \BancoRegistradores|registrador~2220_combout\;
\BancoRegistradores|ALT_INV_registrador~2216_combout\ <= NOT \BancoRegistradores|registrador~2216_combout\;
\somaQuatro|ALT_INV_Add0~105_sumout\ <= NOT \somaQuatro|Add0~105_sumout\;
\BancoRegistradores|ALT_INV_registrador~1025_q\ <= NOT \BancoRegistradores|registrador~1025_q\;
\BancoRegistradores|ALT_INV_registrador~2212_combout\ <= NOT \BancoRegistradores|registrador~2212_combout\;
\BancoRegistradores|ALT_INV_registrador~961_q\ <= NOT \BancoRegistradores|registrador~961_q\;
\BancoRegistradores|ALT_INV_registrador~1057_q\ <= NOT \BancoRegistradores|registrador~1057_q\;
\BancoRegistradores|ALT_INV_registrador~993_q\ <= NOT \BancoRegistradores|registrador~993_q\;
\BancoRegistradores|ALT_INV_registrador~769_q\ <= NOT \BancoRegistradores|registrador~769_q\;
\BancoRegistradores|ALT_INV_registrador~2208_combout\ <= NOT \BancoRegistradores|registrador~2208_combout\;
\BancoRegistradores|ALT_INV_registrador~705_q\ <= NOT \BancoRegistradores|registrador~705_q\;
\BancoRegistradores|ALT_INV_registrador~801_q\ <= NOT \BancoRegistradores|registrador~801_q\;
\BancoRegistradores|ALT_INV_registrador~737_q\ <= NOT \BancoRegistradores|registrador~737_q\;
\BancoRegistradores|ALT_INV_registrador~2204_combout\ <= NOT \BancoRegistradores|registrador~2204_combout\;
\BancoRegistradores|ALT_INV_registrador~2200_combout\ <= NOT \BancoRegistradores|registrador~2200_combout\;
\somaQuatro|ALT_INV_Add0~101_sumout\ <= NOT \somaQuatro|Add0~101_sumout\;
\BancoRegistradores|ALT_INV_registrador~1024_q\ <= NOT \BancoRegistradores|registrador~1024_q\;
\BancoRegistradores|ALT_INV_registrador~2196_combout\ <= NOT \BancoRegistradores|registrador~2196_combout\;
\BancoRegistradores|ALT_INV_registrador~960_q\ <= NOT \BancoRegistradores|registrador~960_q\;
\BancoRegistradores|ALT_INV_registrador~1056_q\ <= NOT \BancoRegistradores|registrador~1056_q\;
\BancoRegistradores|ALT_INV_registrador~992_q\ <= NOT \BancoRegistradores|registrador~992_q\;
\BancoRegistradores|ALT_INV_registrador~768_q\ <= NOT \BancoRegistradores|registrador~768_q\;
\BancoRegistradores|ALT_INV_registrador~2192_combout\ <= NOT \BancoRegistradores|registrador~2192_combout\;
\BancoRegistradores|ALT_INV_registrador~704_q\ <= NOT \BancoRegistradores|registrador~704_q\;
\BancoRegistradores|ALT_INV_registrador~800_q\ <= NOT \BancoRegistradores|registrador~800_q\;
\BancoRegistradores|ALT_INV_registrador~736_q\ <= NOT \BancoRegistradores|registrador~736_q\;
\BancoRegistradores|ALT_INV_registrador~2188_combout\ <= NOT \BancoRegistradores|registrador~2188_combout\;
\BancoRegistradores|ALT_INV_registrador~2184_combout\ <= NOT \BancoRegistradores|registrador~2184_combout\;
\somaQuatro|ALT_INV_Add0~97_sumout\ <= NOT \somaQuatro|Add0~97_sumout\;
\BancoRegistradores|ALT_INV_registrador~1023_q\ <= NOT \BancoRegistradores|registrador~1023_q\;
\BancoRegistradores|ALT_INV_registrador~2180_combout\ <= NOT \BancoRegistradores|registrador~2180_combout\;
\BancoRegistradores|ALT_INV_registrador~959_q\ <= NOT \BancoRegistradores|registrador~959_q\;
\BancoRegistradores|ALT_INV_registrador~1055_q\ <= NOT \BancoRegistradores|registrador~1055_q\;
\BancoRegistradores|ALT_INV_registrador~991_q\ <= NOT \BancoRegistradores|registrador~991_q\;
\BancoRegistradores|ALT_INV_registrador~767_q\ <= NOT \BancoRegistradores|registrador~767_q\;
\BancoRegistradores|ALT_INV_registrador~2176_combout\ <= NOT \BancoRegistradores|registrador~2176_combout\;
\BancoRegistradores|ALT_INV_registrador~703_q\ <= NOT \BancoRegistradores|registrador~703_q\;
\BancoRegistradores|ALT_INV_registrador~799_q\ <= NOT \BancoRegistradores|registrador~799_q\;
\BancoRegistradores|ALT_INV_registrador~735_q\ <= NOT \BancoRegistradores|registrador~735_q\;
\BancoRegistradores|ALT_INV_registrador~2172_combout\ <= NOT \BancoRegistradores|registrador~2172_combout\;
\BancoRegistradores|ALT_INV_registrador~2168_combout\ <= NOT \BancoRegistradores|registrador~2168_combout\;
\somaQuatro|ALT_INV_Add0~93_sumout\ <= NOT \somaQuatro|Add0~93_sumout\;
\BancoRegistradores|ALT_INV_registrador~1022_q\ <= NOT \BancoRegistradores|registrador~1022_q\;
\BancoRegistradores|ALT_INV_registrador~2164_combout\ <= NOT \BancoRegistradores|registrador~2164_combout\;
\BancoRegistradores|ALT_INV_registrador~958_q\ <= NOT \BancoRegistradores|registrador~958_q\;
\BancoRegistradores|ALT_INV_registrador~1054_q\ <= NOT \BancoRegistradores|registrador~1054_q\;
\BancoRegistradores|ALT_INV_registrador~990_q\ <= NOT \BancoRegistradores|registrador~990_q\;
\BancoRegistradores|ALT_INV_registrador~1256_combout\ <= NOT \BancoRegistradores|registrador~1256_combout\;
\BancoRegistradores|ALT_INV_registrador~1255_combout\ <= NOT \BancoRegistradores|registrador~1255_combout\;
\BancoRegistradores|ALT_INV_registrador~1254_combout\ <= NOT \BancoRegistradores|registrador~1254_combout\;
\BancoRegistradores|ALT_INV_registrador~1253_combout\ <= NOT \BancoRegistradores|registrador~1253_combout\;
\BancoRegistradores|ALT_INV_registrador~1252_combout\ <= NOT \BancoRegistradores|registrador~1252_combout\;
\ULA|ALT_INV_saida[7]~32_combout\ <= NOT \ULA|saida[7]~32_combout\;
\ULA|ALT_INV_saida[7]~31_combout\ <= NOT \ULA|saida[7]~31_combout\;
\ULA|ALT_INV_saida[7]~30_combout\ <= NOT \ULA|saida[7]~30_combout\;
\BancoRegistradores|ALT_INV_registrador~1235_combout\ <= NOT \BancoRegistradores|registrador~1235_combout\;
\MUXRegImed|ALT_INV_saida_MUX[7]~7_combout\ <= NOT \MUXRegImed|saida_MUX[7]~7_combout\;
\BancoRegistradores|ALT_INV_registrador~1218_combout\ <= NOT \BancoRegistradores|registrador~1218_combout\;
\BancoRegistradores|ALT_INV_registrador~1217_combout\ <= NOT \BancoRegistradores|registrador~1217_combout\;
\BancoRegistradores|ALT_INV_registrador~1216_combout\ <= NOT \BancoRegistradores|registrador~1216_combout\;
\BancoRegistradores|ALT_INV_registrador~1215_combout\ <= NOT \BancoRegistradores|registrador~1215_combout\;
\ULA|ALT_INV_saida[6]~29_combout\ <= NOT \ULA|saida[6]~29_combout\;
\ULA|ALT_INV_saida[6]~28_combout\ <= NOT \ULA|saida[6]~28_combout\;
\ULA|ALT_INV_saida[6]~27_combout\ <= NOT \ULA|saida[6]~27_combout\;
\BancoRegistradores|ALT_INV_registrador~1214_combout\ <= NOT \BancoRegistradores|registrador~1214_combout\;
\MUXRegImed|ALT_INV_saida_MUX[6]~6_combout\ <= NOT \MUXRegImed|saida_MUX[6]~6_combout\;
\BancoRegistradores|ALT_INV_registrador~1197_combout\ <= NOT \BancoRegistradores|registrador~1197_combout\;
\BancoRegistradores|ALT_INV_registrador~1196_combout\ <= NOT \BancoRegistradores|registrador~1196_combout\;
\BancoRegistradores|ALT_INV_registrador~1195_combout\ <= NOT \BancoRegistradores|registrador~1195_combout\;
\BancoRegistradores|ALT_INV_registrador~1194_combout\ <= NOT \BancoRegistradores|registrador~1194_combout\;
\BancoRegistradores|ALT_INV_registrador~1193_combout\ <= NOT \BancoRegistradores|registrador~1193_combout\;
\ROM|ALT_INV_memROM~27_combout\ <= NOT \ROM|memROM~27_combout\;
\ROM|ALT_INV_memROM~26_combout\ <= NOT \ROM|memROM~26_combout\;
\ULA|ALT_INV_saida[5]~25_combout\ <= NOT \ULA|saida[5]~25_combout\;
\ULA|ALT_INV_saida[5]~24_combout\ <= NOT \ULA|saida[5]~24_combout\;
\MUXRegImed|ALT_INV_saida_MUX[5]~5_combout\ <= NOT \MUXRegImed|saida_MUX[5]~5_combout\;
\BancoRegistradores|ALT_INV_registrador~1192_combout\ <= NOT \BancoRegistradores|registrador~1192_combout\;
\BancoRegistradores|ALT_INV_registrador~1191_combout\ <= NOT \BancoRegistradores|registrador~1191_combout\;
\BancoRegistradores|ALT_INV_registrador~1190_combout\ <= NOT \BancoRegistradores|registrador~1190_combout\;
\BancoRegistradores|ALT_INV_registrador~1189_combout\ <= NOT \BancoRegistradores|registrador~1189_combout\;
\BancoRegistradores|ALT_INV_registrador~1188_combout\ <= NOT \BancoRegistradores|registrador~1188_combout\;
\BancoRegistradores|ALT_INV_registrador~1187_combout\ <= NOT \BancoRegistradores|registrador~1187_combout\;
\ULA|ALT_INV_saida[4]~23_combout\ <= NOT \ULA|saida[4]~23_combout\;
\ULA|ALT_INV_saida[4]~22_combout\ <= NOT \ULA|saida[4]~22_combout\;
\ULA|ALT_INV_saida[4]~21_combout\ <= NOT \ULA|saida[4]~21_combout\;
\BancoRegistradores|ALT_INV_registrador~1170_combout\ <= NOT \BancoRegistradores|registrador~1170_combout\;
\MUXRegImed|ALT_INV_saida_MUX[4]~4_combout\ <= NOT \MUXRegImed|saida_MUX[4]~4_combout\;
\BancoRegistradores|ALT_INV_registrador~1153_combout\ <= NOT \BancoRegistradores|registrador~1153_combout\;
\BancoRegistradores|ALT_INV_registrador~1152_combout\ <= NOT \BancoRegistradores|registrador~1152_combout\;
\BancoRegistradores|ALT_INV_registrador~1151_combout\ <= NOT \BancoRegistradores|registrador~1151_combout\;
\BancoRegistradores|ALT_INV_registrador~1150_combout\ <= NOT \BancoRegistradores|registrador~1150_combout\;
\BancoRegistradores|ALT_INV_registrador~1149_combout\ <= NOT \BancoRegistradores|registrador~1149_combout\;
\ULA|ALT_INV_saida[3]~20_combout\ <= NOT \ULA|saida[3]~20_combout\;
\ULA|ALT_INV_saida[3]~19_combout\ <= NOT \ULA|saida[3]~19_combout\;
\ULA|ALT_INV_saida[3]~18_combout\ <= NOT \ULA|saida[3]~18_combout\;
\BancoRegistradores|ALT_INV_registrador~1148_combout\ <= NOT \BancoRegistradores|registrador~1148_combout\;
\MUXRegImed|ALT_INV_saida_MUX[3]~3_combout\ <= NOT \MUXRegImed|saida_MUX[3]~3_combout\;
\BancoRegistradores|ALT_INV_registrador~1131_combout\ <= NOT \BancoRegistradores|registrador~1131_combout\;
\BancoRegistradores|ALT_INV_registrador~1130_combout\ <= NOT \BancoRegistradores|registrador~1130_combout\;
\BancoRegistradores|ALT_INV_registrador~1129_combout\ <= NOT \BancoRegistradores|registrador~1129_combout\;
\BancoRegistradores|ALT_INV_registrador~1128_combout\ <= NOT \BancoRegistradores|registrador~1128_combout\;
\ULA|ALT_INV_saida[2]~17_combout\ <= NOT \ULA|saida[2]~17_combout\;
\ULA|ALT_INV_saida[2]~16_combout\ <= NOT \ULA|saida[2]~16_combout\;
\ULA|ALT_INV_saida[2]~15_combout\ <= NOT \ULA|saida[2]~15_combout\;
\BancoRegistradores|ALT_INV_registrador~1127_combout\ <= NOT \BancoRegistradores|registrador~1127_combout\;
\MUXRegImed|ALT_INV_saida_MUX[2]~2_combout\ <= NOT \MUXRegImed|saida_MUX[2]~2_combout\;
\BancoRegistradores|ALT_INV_registrador~1110_combout\ <= NOT \BancoRegistradores|registrador~1110_combout\;
\BancoRegistradores|ALT_INV_registrador~1109_combout\ <= NOT \BancoRegistradores|registrador~1109_combout\;
\BancoRegistradores|ALT_INV_registrador~1108_combout\ <= NOT \BancoRegistradores|registrador~1108_combout\;
\BancoRegistradores|ALT_INV_registrador~1107_combout\ <= NOT \BancoRegistradores|registrador~1107_combout\;
\BancoRegistradores|ALT_INV_registrador~1106_combout\ <= NOT \BancoRegistradores|registrador~1106_combout\;
\ROM|ALT_INV_memROM~25_combout\ <= NOT \ROM|memROM~25_combout\;
\ULA|ALT_INV_saida[1]~14_combout\ <= NOT \ULA|saida[1]~14_combout\;
\ULA|ALT_INV_saida[1]~13_combout\ <= NOT \ULA|saida[1]~13_combout\;
\ULA|ALT_INV_saida[1]~12_combout\ <= NOT \ULA|saida[1]~12_combout\;
\ULA|ALT_INV_saida[4]~11_combout\ <= NOT \ULA|saida[4]~11_combout\;
\ULA|ALT_INV_saida[4]~10_combout\ <= NOT \ULA|saida[4]~10_combout\;
\ULA|ALT_INV_Equal0~0_combout\ <= NOT \ULA|Equal0~0_combout\;
\BancoRegistradores|ALT_INV_registrador~1105_combout\ <= NOT \BancoRegistradores|registrador~1105_combout\;
\ULA|ALT_INV_saida[3]~9_combout\ <= NOT \ULA|saida[3]~9_combout\;
\ULA|ALT_INV_saida[3]~8_combout\ <= NOT \ULA|saida[3]~8_combout\;
\MUXRegImed|ALT_INV_saida_MUX[1]~1_combout\ <= NOT \MUXRegImed|saida_MUX[1]~1_combout\;
\BancoRegistradores|ALT_INV_registrador~1088_combout\ <= NOT \BancoRegistradores|registrador~1088_combout\;
\BancoRegistradores|ALT_INV_registrador~1087_combout\ <= NOT \BancoRegistradores|registrador~1087_combout\;
\BancoRegistradores|ALT_INV_registrador~1086_combout\ <= NOT \BancoRegistradores|registrador~1086_combout\;
\BancoRegistradores|ALT_INV_registrador~1085_combout\ <= NOT \BancoRegistradores|registrador~1085_combout\;
\BancoRegistradores|ALT_INV_registrador~1084_combout\ <= NOT \BancoRegistradores|registrador~1084_combout\;
\ULA|ALT_INV_saida[3]~7_combout\ <= NOT \ULA|saida[3]~7_combout\;
\ULA|ALT_INV_saida[4]~6_combout\ <= NOT \ULA|saida[4]~6_combout\;
\ULA|ALT_INV_saida[8]~5_combout\ <= NOT \ULA|saida[8]~5_combout\;
\ULA|ALT_INV_saida[4]~4_combout\ <= NOT \ULA|saida[4]~4_combout\;
\ULA|ALT_INV_saida[4]~3_combout\ <= NOT \ULA|saida[4]~3_combout\;
\ulaUC|ALT_INV_ulaOp[0]~9_combout\ <= NOT \ulaUC|ulaOp[0]~9_combout\;
\ulaUC|ALT_INV_ulaOp[2]~8_combout\ <= NOT \ulaUC|ulaOp[2]~8_combout\;
\ulaUC|ALT_INV_ulaOp[2]~7_combout\ <= NOT \ulaUC|ulaOp[2]~7_combout\;
\ULA|ALT_INV_saida[0]~1_combout\ <= NOT \ULA|saida[0]~1_combout\;
\ULA|ALT_INV_Equal6~0_combout\ <= NOT \ULA|Equal6~0_combout\;
\ulaUC|ALT_INV_selJMPR~combout\ <= NOT \ulaUC|selJMPR~combout\;
\ULA|ALT_INV_saidaSignal~1_combout\ <= NOT \ULA|saidaSignal~1_combout\;
\MUXRegImed|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \MUXRegImed|saida_MUX[0]~0_combout\;
\BancoRegistradores|ALT_INV_registrador~1083_combout\ <= NOT \BancoRegistradores|registrador~1083_combout\;
\BancoRegistradores|ALT_INV_registrador~1082_combout\ <= NOT \BancoRegistradores|registrador~1082_combout\;
\BancoRegistradores|ALT_INV_registrador~1081_combout\ <= NOT \BancoRegistradores|registrador~1081_combout\;
\BancoRegistradores|ALT_INV_registrador~1080_combout\ <= NOT \BancoRegistradores|registrador~1080_combout\;
\BancoRegistradores|ALT_INV_registrador~1079_combout\ <= NOT \BancoRegistradores|registrador~1079_combout\;
\ROM|ALT_INV_memROM~24_combout\ <= NOT \ROM|memROM~24_combout\;
\ROM|ALT_INV_memROM~23_combout\ <= NOT \ROM|memROM~23_combout\;
\BancoRegistradores|ALT_INV_Equal0~0_combout\ <= NOT \BancoRegistradores|Equal0~0_combout\;
\ROM|ALT_INV_memROM~22_combout\ <= NOT \ROM|memROM~22_combout\;
\ROM|ALT_INV_memROM~21_combout\ <= NOT \ROM|memROM~21_combout\;
\ROM|ALT_INV_memROM~20_combout\ <= NOT \ROM|memROM~20_combout\;
\ROM|ALT_INV_memROM~19_combout\ <= NOT \ROM|memROM~19_combout\;
\UC|ALT_INV_palavraControle[7]~3_combout\ <= NOT \UC|palavraControle[7]~3_combout\;
\ROM|ALT_INV_memROM~18_combout\ <= NOT \ROM|memROM~18_combout\;
\BancoRegistradores|ALT_INV_saidaA[0]~0_combout\ <= NOT \BancoRegistradores|saidaA[0]~0_combout\;
\ROM|ALT_INV_memROM~17_combout\ <= NOT \ROM|memROM~17_combout\;
\BancoRegistradores|ALT_INV_registrador~1078_combout\ <= NOT \BancoRegistradores|registrador~1078_combout\;
\ROM|ALT_INV_memROM~16_combout\ <= NOT \ROM|memROM~16_combout\;
\ROM|ALT_INV_memROM~15_combout\ <= NOT \ROM|memROM~15_combout\;
\ULA|ALT_INV_saidaSignal~0_combout\ <= NOT \ULA|saidaSignal~0_combout\;
\ULA|ALT_INV_saida[0]~0_combout\ <= NOT \ULA|saida[0]~0_combout\;
\ulaUC|ALT_INV_ulaOp[0]~6_combout\ <= NOT \ulaUC|ulaOp[0]~6_combout\;
\ulaUC|ALT_INV_Equal13~0_combout\ <= NOT \ulaUC|Equal13~0_combout\;
\ulaUC|ALT_INV_ulaOp[2]~5_combout\ <= NOT \ulaUC|ulaOp[2]~5_combout\;
\ulaUC|ALT_INV_ulaOp~4_combout\ <= NOT \ulaUC|ulaOp~4_combout\;
\ulaUC|ALT_INV_ulaOp[1]~3_combout\ <= NOT \ulaUC|ulaOp[1]~3_combout\;
\ulaUC|ALT_INV_ulaOp~2_combout\ <= NOT \ulaUC|ulaOp~2_combout\;
\ulaUC|ALT_INV_ulaOp~1_combout\ <= NOT \ulaUC|ulaOp~1_combout\;
\ROM|ALT_INV_memROM~14_combout\ <= NOT \ROM|memROM~14_combout\;
\ROM|ALT_INV_memROM~13_combout\ <= NOT \ROM|memROM~13_combout\;
\UC|ALT_INV_palavraControle[4]~2_combout\ <= NOT \UC|palavraControle[4]~2_combout\;
\UC|ALT_INV_palavraControle[2]~1_combout\ <= NOT \UC|palavraControle[2]~1_combout\;
\BancoRegistradores|ALT_INV_registrador~1519_combout\ <= NOT \BancoRegistradores|registrador~1519_combout\;
\BancoRegistradores|ALT_INV_registrador~1518_combout\ <= NOT \BancoRegistradores|registrador~1518_combout\;
\BancoRegistradores|ALT_INV_registrador~1517_combout\ <= NOT \BancoRegistradores|registrador~1517_combout\;
\BancoRegistradores|ALT_INV_registrador~1516_combout\ <= NOT \BancoRegistradores|registrador~1516_combout\;
\ULA|ALT_INV_saida[20]~74_combout\ <= NOT \ULA|saida[20]~74_combout\;
\ULA|ALT_INV_saida[20]~73_combout\ <= NOT \ULA|saida[20]~73_combout\;
\ULA|ALT_INV_saida[20]~72_combout\ <= NOT \ULA|saida[20]~72_combout\;
\BancoRegistradores|ALT_INV_registrador~1515_combout\ <= NOT \BancoRegistradores|registrador~1515_combout\;
\MUXRegImed|ALT_INV_saida_MUX[20]~20_combout\ <= NOT \MUXRegImed|saida_MUX[20]~20_combout\;
\BancoRegistradores|ALT_INV_registrador~1498_combout\ <= NOT \BancoRegistradores|registrador~1498_combout\;
\BancoRegistradores|ALT_INV_registrador~1497_combout\ <= NOT \BancoRegistradores|registrador~1497_combout\;
\BancoRegistradores|ALT_INV_registrador~1496_combout\ <= NOT \BancoRegistradores|registrador~1496_combout\;
\BancoRegistradores|ALT_INV_registrador~1495_combout\ <= NOT \BancoRegistradores|registrador~1495_combout\;
\BancoRegistradores|ALT_INV_registrador~1494_combout\ <= NOT \BancoRegistradores|registrador~1494_combout\;
\ULA|ALT_INV_saida[19]~70_combout\ <= NOT \ULA|saida[19]~70_combout\;
\ULA|ALT_INV_saida[19]~69_combout\ <= NOT \ULA|saida[19]~69_combout\;
\BancoRegistradores|ALT_INV_registrador~1493_combout\ <= NOT \BancoRegistradores|registrador~1493_combout\;
\MUXRegImed|ALT_INV_saida_MUX[19]~19_combout\ <= NOT \MUXRegImed|saida_MUX[19]~19_combout\;
\BancoRegistradores|ALT_INV_registrador~1476_combout\ <= NOT \BancoRegistradores|registrador~1476_combout\;
\BancoRegistradores|ALT_INV_registrador~1475_combout\ <= NOT \BancoRegistradores|registrador~1475_combout\;
\BancoRegistradores|ALT_INV_registrador~1474_combout\ <= NOT \BancoRegistradores|registrador~1474_combout\;
\BancoRegistradores|ALT_INV_registrador~1473_combout\ <= NOT \BancoRegistradores|registrador~1473_combout\;
\ULA|ALT_INV_saida[18]~68_combout\ <= NOT \ULA|saida[18]~68_combout\;
\ULA|ALT_INV_saida[18]~67_combout\ <= NOT \ULA|saida[18]~67_combout\;
\ULA|ALT_INV_saida[18]~66_combout\ <= NOT \ULA|saida[18]~66_combout\;
\BancoRegistradores|ALT_INV_registrador~1472_combout\ <= NOT \BancoRegistradores|registrador~1472_combout\;
\MUXRegImed|ALT_INV_saida_MUX[18]~18_combout\ <= NOT \MUXRegImed|saida_MUX[18]~18_combout\;
\BancoRegistradores|ALT_INV_registrador~1455_combout\ <= NOT \BancoRegistradores|registrador~1455_combout\;
\BancoRegistradores|ALT_INV_registrador~1454_combout\ <= NOT \BancoRegistradores|registrador~1454_combout\;
\BancoRegistradores|ALT_INV_registrador~1453_combout\ <= NOT \BancoRegistradores|registrador~1453_combout\;
\BancoRegistradores|ALT_INV_registrador~1452_combout\ <= NOT \BancoRegistradores|registrador~1452_combout\;
\BancoRegistradores|ALT_INV_registrador~1451_combout\ <= NOT \BancoRegistradores|registrador~1451_combout\;
\ULA|ALT_INV_saida[17]~65_combout\ <= NOT \ULA|saida[17]~65_combout\;
\ULA|ALT_INV_saida[17]~64_combout\ <= NOT \ULA|saida[17]~64_combout\;
\ULA|ALT_INV_saida[17]~63_combout\ <= NOT \ULA|saida[17]~63_combout\;
\BancoRegistradores|ALT_INV_registrador~1450_combout\ <= NOT \BancoRegistradores|registrador~1450_combout\;
\MUXRegImed|ALT_INV_saida_MUX[17]~17_combout\ <= NOT \MUXRegImed|saida_MUX[17]~17_combout\;
\BancoRegistradores|ALT_INV_registrador~1433_combout\ <= NOT \BancoRegistradores|registrador~1433_combout\;
\BancoRegistradores|ALT_INV_registrador~1432_combout\ <= NOT \BancoRegistradores|registrador~1432_combout\;
\BancoRegistradores|ALT_INV_registrador~1431_combout\ <= NOT \BancoRegistradores|registrador~1431_combout\;
\BancoRegistradores|ALT_INV_registrador~1430_combout\ <= NOT \BancoRegistradores|registrador~1430_combout\;
\ULA|ALT_INV_saida[16]~62_combout\ <= NOT \ULA|saida[16]~62_combout\;
\ULA|ALT_INV_saida[16]~61_combout\ <= NOT \ULA|saida[16]~61_combout\;
\ULA|ALT_INV_saida[16]~60_combout\ <= NOT \ULA|saida[16]~60_combout\;
\ULA|ALT_INV_saida[16]~59_combout\ <= NOT \ULA|saida[16]~59_combout\;
\BancoRegistradores|ALT_INV_registrador~1429_combout\ <= NOT \BancoRegistradores|registrador~1429_combout\;
\ULA|ALT_INV_saida[16]~58_combout\ <= NOT \ULA|saida[16]~58_combout\;
\MUXRegImed|ALT_INV_saida_MUX[16]~16_combout\ <= NOT \MUXRegImed|saida_MUX[16]~16_combout\;
\BancoRegistradores|ALT_INV_registrador~1412_combout\ <= NOT \BancoRegistradores|registrador~1412_combout\;
\BancoRegistradores|ALT_INV_registrador~1411_combout\ <= NOT \BancoRegistradores|registrador~1411_combout\;
\BancoRegistradores|ALT_INV_registrador~1410_combout\ <= NOT \BancoRegistradores|registrador~1410_combout\;
\BancoRegistradores|ALT_INV_registrador~1409_combout\ <= NOT \BancoRegistradores|registrador~1409_combout\;
\BancoRegistradores|ALT_INV_registrador~1408_combout\ <= NOT \BancoRegistradores|registrador~1408_combout\;
\ULA|ALT_INV_saida[16]~57_combout\ <= NOT \ULA|saida[16]~57_combout\;
\ULA|ALT_INV_Equal7~0_combout\ <= NOT \ULA|Equal7~0_combout\;
\ULA|ALT_INV_saida[15]~56_combout\ <= NOT \ULA|saida[15]~56_combout\;
\ULA|ALT_INV_saida[15]~55_combout\ <= NOT \ULA|saida[15]~55_combout\;
\ULA|ALT_INV_saida[15]~54_combout\ <= NOT \ULA|saida[15]~54_combout\;
\MUXRegImed|ALT_INV_saida_MUX[15]~15_combout\ <= NOT \MUXRegImed|saida_MUX[15]~15_combout\;
\BancoRegistradores|ALT_INV_registrador~1407_combout\ <= NOT \BancoRegistradores|registrador~1407_combout\;
\BancoRegistradores|ALT_INV_registrador~1406_combout\ <= NOT \BancoRegistradores|registrador~1406_combout\;
\BancoRegistradores|ALT_INV_registrador~1405_combout\ <= NOT \BancoRegistradores|registrador~1405_combout\;
\BancoRegistradores|ALT_INV_registrador~1404_combout\ <= NOT \BancoRegistradores|registrador~1404_combout\;
\BancoRegistradores|ALT_INV_registrador~1403_combout\ <= NOT \BancoRegistradores|registrador~1403_combout\;
\ULA|ALT_INV_saida[14]~53_combout\ <= NOT \ULA|saida[14]~53_combout\;
\ULA|ALT_INV_saida[14]~52_combout\ <= NOT \ULA|saida[14]~52_combout\;
\ULA|ALT_INV_saida[14]~51_combout\ <= NOT \ULA|saida[14]~51_combout\;
\MUXRegImed|ALT_INV_saida_MUX[14]~14_combout\ <= NOT \MUXRegImed|saida_MUX[14]~14_combout\;
\BancoRegistradores|ALT_INV_registrador~1386_combout\ <= NOT \BancoRegistradores|registrador~1386_combout\;
\BancoRegistradores|ALT_INV_registrador~1385_combout\ <= NOT \BancoRegistradores|registrador~1385_combout\;
\BancoRegistradores|ALT_INV_registrador~1384_combout\ <= NOT \BancoRegistradores|registrador~1384_combout\;
\BancoRegistradores|ALT_INV_registrador~1383_combout\ <= NOT \BancoRegistradores|registrador~1383_combout\;
\BancoRegistradores|ALT_INV_registrador~1382_combout\ <= NOT \BancoRegistradores|registrador~1382_combout\;
\BancoRegistradores|ALT_INV_registrador~1381_combout\ <= NOT \BancoRegistradores|registrador~1381_combout\;
\ULA|ALT_INV_saida[13]~50_combout\ <= NOT \ULA|saida[13]~50_combout\;
\ULA|ALT_INV_saida[13]~49_combout\ <= NOT \ULA|saida[13]~49_combout\;
\ULA|ALT_INV_saida[13]~48_combout\ <= NOT \ULA|saida[13]~48_combout\;
\MUXRegImed|ALT_INV_saida_MUX[13]~13_combout\ <= NOT \MUXRegImed|saida_MUX[13]~13_combout\;
\BancoRegistradores|ALT_INV_registrador~1364_combout\ <= NOT \BancoRegistradores|registrador~1364_combout\;
\BancoRegistradores|ALT_INV_registrador~1363_combout\ <= NOT \BancoRegistradores|registrador~1363_combout\;
\BancoRegistradores|ALT_INV_registrador~1362_combout\ <= NOT \BancoRegistradores|registrador~1362_combout\;
\BancoRegistradores|ALT_INV_registrador~1361_combout\ <= NOT \BancoRegistradores|registrador~1361_combout\;
\BancoRegistradores|ALT_INV_registrador~1360_combout\ <= NOT \BancoRegistradores|registrador~1360_combout\;
\ULA|ALT_INV_saida[12]~46_combout\ <= NOT \ULA|saida[12]~46_combout\;
\ULA|ALT_INV_saida[12]~45_combout\ <= NOT \ULA|saida[12]~45_combout\;
\MUXRegImed|ALT_INV_saida_MUX[12]~12_combout\ <= NOT \MUXRegImed|saida_MUX[12]~12_combout\;
\BancoRegistradores|ALT_INV_registrador~1343_combout\ <= NOT \BancoRegistradores|registrador~1343_combout\;
\BancoRegistradores|ALT_INV_registrador~1342_combout\ <= NOT \BancoRegistradores|registrador~1342_combout\;
\BancoRegistradores|ALT_INV_registrador~1341_combout\ <= NOT \BancoRegistradores|registrador~1341_combout\;
\BancoRegistradores|ALT_INV_registrador~1340_combout\ <= NOT \BancoRegistradores|registrador~1340_combout\;
\BancoRegistradores|ALT_INV_registrador~1339_combout\ <= NOT \BancoRegistradores|registrador~1339_combout\;
\BancoRegistradores|ALT_INV_registrador~1338_combout\ <= NOT \BancoRegistradores|registrador~1338_combout\;
\ULA|ALT_INV_saida[11]~43_combout\ <= NOT \ULA|saida[11]~43_combout\;
\ULA|ALT_INV_saida[11]~42_combout\ <= NOT \ULA|saida[11]~42_combout\;
\MUXRegImed|ALT_INV_saida_MUX[11]~11_combout\ <= NOT \MUXRegImed|saida_MUX[11]~11_combout\;
\BancoRegistradores|ALT_INV_registrador~1321_combout\ <= NOT \BancoRegistradores|registrador~1321_combout\;
\BancoRegistradores|ALT_INV_registrador~1320_combout\ <= NOT \BancoRegistradores|registrador~1320_combout\;
\BancoRegistradores|ALT_INV_registrador~1319_combout\ <= NOT \BancoRegistradores|registrador~1319_combout\;
\BancoRegistradores|ALT_INV_registrador~1318_combout\ <= NOT \BancoRegistradores|registrador~1318_combout\;
\BancoRegistradores|ALT_INV_registrador~1317_combout\ <= NOT \BancoRegistradores|registrador~1317_combout\;
\ULA|ALT_INV_saida[10]~40_combout\ <= NOT \ULA|saida[10]~40_combout\;
\ULA|ALT_INV_saida[10]~39_combout\ <= NOT \ULA|saida[10]~39_combout\;
\MUXRegImed|ALT_INV_saida_MUX[10]~10_combout\ <= NOT \MUXRegImed|saida_MUX[10]~10_combout\;
\BancoRegistradores|ALT_INV_registrador~1300_combout\ <= NOT \BancoRegistradores|registrador~1300_combout\;
\BancoRegistradores|ALT_INV_registrador~1299_combout\ <= NOT \BancoRegistradores|registrador~1299_combout\;
\BancoRegistradores|ALT_INV_registrador~1298_combout\ <= NOT \BancoRegistradores|registrador~1298_combout\;
\BancoRegistradores|ALT_INV_registrador~1297_combout\ <= NOT \BancoRegistradores|registrador~1297_combout\;
\BancoRegistradores|ALT_INV_registrador~1296_combout\ <= NOT \BancoRegistradores|registrador~1296_combout\;
\BancoRegistradores|ALT_INV_registrador~1295_combout\ <= NOT \BancoRegistradores|registrador~1295_combout\;
\ULA|ALT_INV_saida[9]~38_combout\ <= NOT \ULA|saida[9]~38_combout\;
\ULA|ALT_INV_saida[9]~37_combout\ <= NOT \ULA|saida[9]~37_combout\;
\ULA|ALT_INV_saida[9]~36_combout\ <= NOT \ULA|saida[9]~36_combout\;
\MUXRegImed|ALT_INV_saida_MUX[9]~9_combout\ <= NOT \MUXRegImed|saida_MUX[9]~9_combout\;
\BancoRegistradores|ALT_INV_registrador~1278_combout\ <= NOT \BancoRegistradores|registrador~1278_combout\;
\BancoRegistradores|ALT_INV_registrador~1277_combout\ <= NOT \BancoRegistradores|registrador~1277_combout\;
\BancoRegistradores|ALT_INV_registrador~1276_combout\ <= NOT \BancoRegistradores|registrador~1276_combout\;
\BancoRegistradores|ALT_INV_registrador~1275_combout\ <= NOT \BancoRegistradores|registrador~1275_combout\;
\BancoRegistradores|ALT_INV_registrador~1274_combout\ <= NOT \BancoRegistradores|registrador~1274_combout\;
\ULA|ALT_INV_saida[8]~34_combout\ <= NOT \ULA|saida[8]~34_combout\;
\ULA|ALT_INV_saida[8]~33_combout\ <= NOT \ULA|saida[8]~33_combout\;
\MUXRegImed|ALT_INV_saida_MUX[8]~8_combout\ <= NOT \MUXRegImed|saida_MUX[8]~8_combout\;
\BancoRegistradores|ALT_INV_registrador~1257_combout\ <= NOT \BancoRegistradores|registrador~1257_combout\;
\ULA|ALT_INV_saida[29]~108_combout\ <= NOT \ULA|saida[29]~108_combout\;
\PC|ALT_INV_DOUT\(31) <= NOT \PC|DOUT\(31);
\PC|ALT_INV_DOUT\(30) <= NOT \PC|DOUT\(30);
\PC|ALT_INV_DOUT\(29) <= NOT \PC|DOUT\(29);
\PC|ALT_INV_DOUT\(28) <= NOT \PC|DOUT\(28);
\PC|ALT_INV_DOUT\(27) <= NOT \PC|DOUT\(27);
\PC|ALT_INV_DOUT\(26) <= NOT \PC|DOUT\(26);
\PC|ALT_INV_DOUT\(25) <= NOT \PC|DOUT\(25);
\PC|ALT_INV_DOUT\(24) <= NOT \PC|DOUT\(24);
\PC|ALT_INV_DOUT\(23) <= NOT \PC|DOUT\(23);
\PC|ALT_INV_DOUT\(22) <= NOT \PC|DOUT\(22);
\PC|ALT_INV_DOUT\(21) <= NOT \PC|DOUT\(21);
\PC|ALT_INV_DOUT\(20) <= NOT \PC|DOUT\(20);
\PC|ALT_INV_DOUT\(19) <= NOT \PC|DOUT\(19);
\PC|ALT_INV_DOUT\(18) <= NOT \PC|DOUT\(18);
\PC|ALT_INV_DOUT\(17) <= NOT \PC|DOUT\(17);
\PC|ALT_INV_DOUT\(16) <= NOT \PC|DOUT\(16);
\PC|ALT_INV_DOUT\(15) <= NOT \PC|DOUT\(15);
\PC|ALT_INV_DOUT\(14) <= NOT \PC|DOUT\(14);
\PC|ALT_INV_DOUT\(13) <= NOT \PC|DOUT\(13);
\PC|ALT_INV_DOUT\(12) <= NOT \PC|DOUT\(12);
\PC|ALT_INV_DOUT\(11) <= NOT \PC|DOUT\(11);
\PC|ALT_INV_DOUT\(10) <= NOT \PC|DOUT\(10);
\PC|ALT_INV_DOUT\(9) <= NOT \PC|DOUT\(9);
\PC|ALT_INV_DOUT\(8) <= NOT \PC|DOUT\(8);
\PC|ALT_INV_DOUT\(1) <= NOT \PC|DOUT\(1);
\PC|ALT_INV_DOUT\(0) <= NOT \PC|DOUT\(0);
\ULA|ALT_INV_saida[31]~107_combout\ <= NOT \ULA|saida[31]~107_combout\;
\ULA|ALT_INV_saida[31]~106_combout\ <= NOT \ULA|saida[31]~106_combout\;
\ULA|ALT_INV_saida[31]~105_combout\ <= NOT \ULA|saida[31]~105_combout\;
\BancoRegistradores|ALT_INV_registrador~1751_combout\ <= NOT \BancoRegistradores|registrador~1751_combout\;
\MUXRegImed|ALT_INV_saida_MUX[31]~31_combout\ <= NOT \MUXRegImed|saida_MUX[31]~31_combout\;
\BancoRegistradores|ALT_INV_registrador~1734_combout\ <= NOT \BancoRegistradores|registrador~1734_combout\;
\BancoRegistradores|ALT_INV_registrador~1733_combout\ <= NOT \BancoRegistradores|registrador~1733_combout\;
\BancoRegistradores|ALT_INV_registrador~1732_combout\ <= NOT \BancoRegistradores|registrador~1732_combout\;
\BancoRegistradores|ALT_INV_registrador~1731_combout\ <= NOT \BancoRegistradores|registrador~1731_combout\;
\ULA|ALT_INV_saida[30]~104_combout\ <= NOT \ULA|saida[30]~104_combout\;
\ULA|ALT_INV_saida[30]~103_combout\ <= NOT \ULA|saida[30]~103_combout\;
\ULA|ALT_INV_saida[30]~102_combout\ <= NOT \ULA|saida[30]~102_combout\;
\BancoRegistradores|ALT_INV_registrador~1730_combout\ <= NOT \BancoRegistradores|registrador~1730_combout\;
\MUXRegImed|ALT_INV_saida_MUX[30]~30_combout\ <= NOT \MUXRegImed|saida_MUX[30]~30_combout\;
\BancoRegistradores|ALT_INV_registrador~1713_combout\ <= NOT \BancoRegistradores|registrador~1713_combout\;
\BancoRegistradores|ALT_INV_registrador~1712_combout\ <= NOT \BancoRegistradores|registrador~1712_combout\;
\BancoRegistradores|ALT_INV_registrador~1711_combout\ <= NOT \BancoRegistradores|registrador~1711_combout\;
\BancoRegistradores|ALT_INV_registrador~1710_combout\ <= NOT \BancoRegistradores|registrador~1710_combout\;
\BancoRegistradores|ALT_INV_registrador~1709_combout\ <= NOT \BancoRegistradores|registrador~1709_combout\;
\ULA|ALT_INV_saida[29]~101_combout\ <= NOT \ULA|saida[29]~101_combout\;
\ULA|ALT_INV_saida[29]~100_combout\ <= NOT \ULA|saida[29]~100_combout\;
\ULA|ALT_INV_saida[29]~99_combout\ <= NOT \ULA|saida[29]~99_combout\;
\BancoRegistradores|ALT_INV_registrador~1708_combout\ <= NOT \BancoRegistradores|registrador~1708_combout\;
\MUXRegImed|ALT_INV_saida_MUX[29]~29_combout\ <= NOT \MUXRegImed|saida_MUX[29]~29_combout\;
\BancoRegistradores|ALT_INV_registrador~1691_combout\ <= NOT \BancoRegistradores|registrador~1691_combout\;
\BancoRegistradores|ALT_INV_registrador~1690_combout\ <= NOT \BancoRegistradores|registrador~1690_combout\;
\BancoRegistradores|ALT_INV_registrador~1689_combout\ <= NOT \BancoRegistradores|registrador~1689_combout\;
\BancoRegistradores|ALT_INV_registrador~1688_combout\ <= NOT \BancoRegistradores|registrador~1688_combout\;
\ULA|ALT_INV_saida[28]~98_combout\ <= NOT \ULA|saida[28]~98_combout\;
\ULA|ALT_INV_saida[28]~97_combout\ <= NOT \ULA|saida[28]~97_combout\;
\ULA|ALT_INV_saida[28]~96_combout\ <= NOT \ULA|saida[28]~96_combout\;
\BancoRegistradores|ALT_INV_registrador~1687_combout\ <= NOT \BancoRegistradores|registrador~1687_combout\;
\MUXRegImed|ALT_INV_saida_MUX[28]~28_combout\ <= NOT \MUXRegImed|saida_MUX[28]~28_combout\;
\BancoRegistradores|ALT_INV_registrador~1670_combout\ <= NOT \BancoRegistradores|registrador~1670_combout\;
\BancoRegistradores|ALT_INV_registrador~1669_combout\ <= NOT \BancoRegistradores|registrador~1669_combout\;
\BancoRegistradores|ALT_INV_registrador~1668_combout\ <= NOT \BancoRegistradores|registrador~1668_combout\;
\BancoRegistradores|ALT_INV_registrador~1667_combout\ <= NOT \BancoRegistradores|registrador~1667_combout\;
\BancoRegistradores|ALT_INV_registrador~1666_combout\ <= NOT \BancoRegistradores|registrador~1666_combout\;
\ULA|ALT_INV_saida[27]~95_combout\ <= NOT \ULA|saida[27]~95_combout\;
\ULA|ALT_INV_saida[27]~94_combout\ <= NOT \ULA|saida[27]~94_combout\;
\ULA|ALT_INV_saida[27]~93_combout\ <= NOT \ULA|saida[27]~93_combout\;
\BancoRegistradores|ALT_INV_registrador~1665_combout\ <= NOT \BancoRegistradores|registrador~1665_combout\;
\MUXRegImed|ALT_INV_saida_MUX[27]~27_combout\ <= NOT \MUXRegImed|saida_MUX[27]~27_combout\;
\BancoRegistradores|ALT_INV_registrador~1648_combout\ <= NOT \BancoRegistradores|registrador~1648_combout\;
\BancoRegistradores|ALT_INV_registrador~1647_combout\ <= NOT \BancoRegistradores|registrador~1647_combout\;
\BancoRegistradores|ALT_INV_registrador~1646_combout\ <= NOT \BancoRegistradores|registrador~1646_combout\;
\BancoRegistradores|ALT_INV_registrador~1645_combout\ <= NOT \BancoRegistradores|registrador~1645_combout\;
\ULA|ALT_INV_saida[26]~92_combout\ <= NOT \ULA|saida[26]~92_combout\;
\ULA|ALT_INV_saida[26]~91_combout\ <= NOT \ULA|saida[26]~91_combout\;
\ULA|ALT_INV_saida[26]~90_combout\ <= NOT \ULA|saida[26]~90_combout\;
\BancoRegistradores|ALT_INV_registrador~1644_combout\ <= NOT \BancoRegistradores|registrador~1644_combout\;
\MUXRegImed|ALT_INV_saida_MUX[26]~26_combout\ <= NOT \MUXRegImed|saida_MUX[26]~26_combout\;
\BancoRegistradores|ALT_INV_registrador~1627_combout\ <= NOT \BancoRegistradores|registrador~1627_combout\;
\BancoRegistradores|ALT_INV_registrador~1626_combout\ <= NOT \BancoRegistradores|registrador~1626_combout\;
\BancoRegistradores|ALT_INV_registrador~1625_combout\ <= NOT \BancoRegistradores|registrador~1625_combout\;
\BancoRegistradores|ALT_INV_registrador~1624_combout\ <= NOT \BancoRegistradores|registrador~1624_combout\;
\BancoRegistradores|ALT_INV_registrador~1623_combout\ <= NOT \BancoRegistradores|registrador~1623_combout\;
\ULA|ALT_INV_saida[25]~89_combout\ <= NOT \ULA|saida[25]~89_combout\;
\ULA|ALT_INV_saida[25]~88_combout\ <= NOT \ULA|saida[25]~88_combout\;
\ULA|ALT_INV_saida[25]~87_combout\ <= NOT \ULA|saida[25]~87_combout\;
\BancoRegistradores|ALT_INV_registrador~1622_combout\ <= NOT \BancoRegistradores|registrador~1622_combout\;
\MUXRegImed|ALT_INV_saida_MUX[25]~25_combout\ <= NOT \MUXRegImed|saida_MUX[25]~25_combout\;
\BancoRegistradores|ALT_INV_registrador~1605_combout\ <= NOT \BancoRegistradores|registrador~1605_combout\;
\BancoRegistradores|ALT_INV_registrador~1604_combout\ <= NOT \BancoRegistradores|registrador~1604_combout\;
\BancoRegistradores|ALT_INV_registrador~1603_combout\ <= NOT \BancoRegistradores|registrador~1603_combout\;
\BancoRegistradores|ALT_INV_registrador~1602_combout\ <= NOT \BancoRegistradores|registrador~1602_combout\;
\ULA|ALT_INV_saida[24]~86_combout\ <= NOT \ULA|saida[24]~86_combout\;
\ULA|ALT_INV_saida[24]~85_combout\ <= NOT \ULA|saida[24]~85_combout\;
\ULA|ALT_INV_saida[24]~84_combout\ <= NOT \ULA|saida[24]~84_combout\;
\BancoRegistradores|ALT_INV_registrador~1601_combout\ <= NOT \BancoRegistradores|registrador~1601_combout\;
\MUXRegImed|ALT_INV_saida_MUX[24]~24_combout\ <= NOT \MUXRegImed|saida_MUX[24]~24_combout\;
\BancoRegistradores|ALT_INV_registrador~1584_combout\ <= NOT \BancoRegistradores|registrador~1584_combout\;
\BancoRegistradores|ALT_INV_registrador~1583_combout\ <= NOT \BancoRegistradores|registrador~1583_combout\;
\BancoRegistradores|ALT_INV_registrador~1582_combout\ <= NOT \BancoRegistradores|registrador~1582_combout\;
\BancoRegistradores|ALT_INV_registrador~1581_combout\ <= NOT \BancoRegistradores|registrador~1581_combout\;
\BancoRegistradores|ALT_INV_registrador~1580_combout\ <= NOT \BancoRegistradores|registrador~1580_combout\;
\ULA|ALT_INV_saida[23]~83_combout\ <= NOT \ULA|saida[23]~83_combout\;
\ULA|ALT_INV_saida[23]~82_combout\ <= NOT \ULA|saida[23]~82_combout\;
\ULA|ALT_INV_saida[23]~81_combout\ <= NOT \ULA|saida[23]~81_combout\;
\BancoRegistradores|ALT_INV_registrador~1579_combout\ <= NOT \BancoRegistradores|registrador~1579_combout\;
\MUXRegImed|ALT_INV_saida_MUX[23]~23_combout\ <= NOT \MUXRegImed|saida_MUX[23]~23_combout\;
\BancoRegistradores|ALT_INV_registrador~1562_combout\ <= NOT \BancoRegistradores|registrador~1562_combout\;
\BancoRegistradores|ALT_INV_registrador~1561_combout\ <= NOT \BancoRegistradores|registrador~1561_combout\;
\BancoRegistradores|ALT_INV_registrador~1560_combout\ <= NOT \BancoRegistradores|registrador~1560_combout\;
\BancoRegistradores|ALT_INV_registrador~1559_combout\ <= NOT \BancoRegistradores|registrador~1559_combout\;
\ULA|ALT_INV_saida[22]~80_combout\ <= NOT \ULA|saida[22]~80_combout\;
\ULA|ALT_INV_saida[22]~79_combout\ <= NOT \ULA|saida[22]~79_combout\;
\ULA|ALT_INV_saida[22]~78_combout\ <= NOT \ULA|saida[22]~78_combout\;
\BancoRegistradores|ALT_INV_registrador~1558_combout\ <= NOT \BancoRegistradores|registrador~1558_combout\;
\MUXRegImed|ALT_INV_saida_MUX[22]~22_combout\ <= NOT \MUXRegImed|saida_MUX[22]~22_combout\;
\BancoRegistradores|ALT_INV_registrador~1541_combout\ <= NOT \BancoRegistradores|registrador~1541_combout\;
\BancoRegistradores|ALT_INV_registrador~1540_combout\ <= NOT \BancoRegistradores|registrador~1540_combout\;
\BancoRegistradores|ALT_INV_registrador~1539_combout\ <= NOT \BancoRegistradores|registrador~1539_combout\;
\BancoRegistradores|ALT_INV_registrador~1538_combout\ <= NOT \BancoRegistradores|registrador~1538_combout\;
\BancoRegistradores|ALT_INV_registrador~1537_combout\ <= NOT \BancoRegistradores|registrador~1537_combout\;
\ULA|ALT_INV_saida[21]~77_combout\ <= NOT \ULA|saida[21]~77_combout\;
\ULA|ALT_INV_saida[21]~76_combout\ <= NOT \ULA|saida[21]~76_combout\;
\ULA|ALT_INV_saida[21]~75_combout\ <= NOT \ULA|saida[21]~75_combout\;
\BancoRegistradores|ALT_INV_registrador~1536_combout\ <= NOT \BancoRegistradores|registrador~1536_combout\;
\MUXRegImed|ALT_INV_saida_MUX[21]~21_combout\ <= NOT \MUXRegImed|saida_MUX[21]~21_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[31]~31_combout\ <= NOT \MUXUlaRam|saida_MUX[31]~31_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[30]~30_combout\ <= NOT \MUXUlaRam|saida_MUX[30]~30_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[29]~29_combout\ <= NOT \MUXUlaRam|saida_MUX[29]~29_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[28]~28_combout\ <= NOT \MUXUlaRam|saida_MUX[28]~28_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[27]~27_combout\ <= NOT \MUXUlaRam|saida_MUX[27]~27_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[26]~26_combout\ <= NOT \MUXUlaRam|saida_MUX[26]~26_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[25]~25_combout\ <= NOT \MUXUlaRam|saida_MUX[25]~25_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[24]~24_combout\ <= NOT \MUXUlaRam|saida_MUX[24]~24_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[23]~23_combout\ <= NOT \MUXUlaRam|saida_MUX[23]~23_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[22]~22_combout\ <= NOT \MUXUlaRam|saida_MUX[22]~22_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[21]~21_combout\ <= NOT \MUXUlaRam|saida_MUX[21]~21_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[20]~20_combout\ <= NOT \MUXUlaRam|saida_MUX[20]~20_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[19]~19_combout\ <= NOT \MUXUlaRam|saida_MUX[19]~19_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[18]~18_combout\ <= NOT \MUXUlaRam|saida_MUX[18]~18_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[17]~17_combout\ <= NOT \MUXUlaRam|saida_MUX[17]~17_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[16]~16_combout\ <= NOT \MUXUlaRam|saida_MUX[16]~16_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[15]~15_combout\ <= NOT \MUXUlaRam|saida_MUX[15]~15_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[14]~14_combout\ <= NOT \MUXUlaRam|saida_MUX[14]~14_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[13]~13_combout\ <= NOT \MUXUlaRam|saida_MUX[13]~13_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[12]~12_combout\ <= NOT \MUXUlaRam|saida_MUX[12]~12_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[11]~11_combout\ <= NOT \MUXUlaRam|saida_MUX[11]~11_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[10]~10_combout\ <= NOT \MUXUlaRam|saida_MUX[10]~10_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[9]~9_combout\ <= NOT \MUXUlaRam|saida_MUX[9]~9_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[8]~8_combout\ <= NOT \MUXUlaRam|saida_MUX[8]~8_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[1]~7_combout\ <= NOT \MUXUlaRam|saida_MUX[1]~7_combout\;
\BancoRegistradores|ALT_INV_registrador~1778_combout\ <= NOT \BancoRegistradores|registrador~1778_combout\;
\BancoRegistradores|ALT_INV_registrador~1771_combout\ <= NOT \BancoRegistradores|registrador~1771_combout\;
\BancoRegistradores|ALT_INV_registrador~1769_combout\ <= NOT \BancoRegistradores|registrador~1769_combout\;
\MUX31|ALT_INV_saida_MUX[0]~2_combout\ <= NOT \MUX31|saida_MUX[0]~2_combout\;
\MUX31|ALT_INV_saida_MUX[1]~1_combout\ <= NOT \MUX31|saida_MUX[1]~1_combout\;
\BancoRegistradores|ALT_INV_registrador~1768_combout\ <= NOT \BancoRegistradores|registrador~1768_combout\;
\UC|ALT_INV_palavraControle[5]~4_combout\ <= NOT \UC|palavraControle[5]~4_combout\;
\MUX31|ALT_INV_saida_MUX[2]~0_combout\ <= NOT \MUX31|saida_MUX[2]~0_combout\;
\UC|ALT_INV_Equal12~0_combout\ <= NOT \UC|Equal12~0_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[0]~6_combout\ <= NOT \MUXUlaRam|saida_MUX[0]~6_combout\;
\ROM|ALT_INV_memROM~31_combout\ <= NOT \ROM|memROM~31_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[6]~5_combout\ <= NOT \MUXUlaRam|saida_MUX[6]~5_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[7]~4_combout\ <= NOT \MUXUlaRam|saida_MUX[7]~4_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[5]~3_combout\ <= NOT \MUXUlaRam|saida_MUX[5]~3_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[4]~2_combout\ <= NOT \MUXUlaRam|saida_MUX[4]~2_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[3]~1_combout\ <= NOT \MUXUlaRam|saida_MUX[3]~1_combout\;
\PC|ALT_INV_DOUT[18]~2_combout\ <= NOT \PC|DOUT[18]~2_combout\;
\PC|ALT_INV_DOUT[18]~1_combout\ <= NOT \PC|DOUT[18]~1_combout\;
\PC|ALT_INV_DOUT[18]~0_combout\ <= NOT \PC|DOUT[18]~0_combout\;
\ULA|ALT_INV_Equal8~14_combout\ <= NOT \ULA|Equal8~14_combout\;
\ULA|ALT_INV_Equal8~13_combout\ <= NOT \ULA|Equal8~13_combout\;
\ULA|ALT_INV_saida[25]~119_combout\ <= NOT \ULA|saida[25]~119_combout\;
\ULA|ALT_INV_Equal8~12_combout\ <= NOT \ULA|Equal8~12_combout\;
\MUXUlaRam|ALT_INV_saida_MUX[2]~0_combout\ <= NOT \MUXUlaRam|saida_MUX[2]~0_combout\;
\UC|ALT_INV_Equal10~0_combout\ <= NOT \UC|Equal10~0_combout\;
\BancoRegistradores|ALT_INV_saidaA[31]~30_combout\ <= NOT \BancoRegistradores|saidaA[31]~30_combout\;
\BancoRegistradores|ALT_INV_saidaA[30]~29_combout\ <= NOT \BancoRegistradores|saidaA[30]~29_combout\;
\BancoRegistradores|ALT_INV_saidaA[29]~28_combout\ <= NOT \BancoRegistradores|saidaA[29]~28_combout\;
\BancoRegistradores|ALT_INV_saidaA[28]~27_combout\ <= NOT \BancoRegistradores|saidaA[28]~27_combout\;
\BancoRegistradores|ALT_INV_saidaA[27]~26_combout\ <= NOT \BancoRegistradores|saidaA[27]~26_combout\;
\BancoRegistradores|ALT_INV_saidaA[26]~25_combout\ <= NOT \BancoRegistradores|saidaA[26]~25_combout\;
\BancoRegistradores|ALT_INV_saidaA[25]~24_combout\ <= NOT \BancoRegistradores|saidaA[25]~24_combout\;
\BancoRegistradores|ALT_INV_saidaA[24]~23_combout\ <= NOT \BancoRegistradores|saidaA[24]~23_combout\;
\BancoRegistradores|ALT_INV_saidaA[23]~22_combout\ <= NOT \BancoRegistradores|saidaA[23]~22_combout\;
\BancoRegistradores|ALT_INV_saidaA[22]~21_combout\ <= NOT \BancoRegistradores|saidaA[22]~21_combout\;
\BancoRegistradores|ALT_INV_saidaA[21]~20_combout\ <= NOT \BancoRegistradores|saidaA[21]~20_combout\;
\BancoRegistradores|ALT_INV_saidaA[20]~19_combout\ <= NOT \BancoRegistradores|saidaA[20]~19_combout\;
\BancoRegistradores|ALT_INV_saidaA[19]~18_combout\ <= NOT \BancoRegistradores|saidaA[19]~18_combout\;
\BancoRegistradores|ALT_INV_saidaA[18]~17_combout\ <= NOT \BancoRegistradores|saidaA[18]~17_combout\;
\BancoRegistradores|ALT_INV_saidaA[17]~16_combout\ <= NOT \BancoRegistradores|saidaA[17]~16_combout\;
\BancoRegistradores|ALT_INV_saidaA[16]~15_combout\ <= NOT \BancoRegistradores|saidaA[16]~15_combout\;
\BancoRegistradores|ALT_INV_saidaA[15]~14_combout\ <= NOT \BancoRegistradores|saidaA[15]~14_combout\;
\BancoRegistradores|ALT_INV_saidaA[14]~13_combout\ <= NOT \BancoRegistradores|saidaA[14]~13_combout\;
\BancoRegistradores|ALT_INV_saidaA[13]~12_combout\ <= NOT \BancoRegistradores|saidaA[13]~12_combout\;
\BancoRegistradores|ALT_INV_saidaA[12]~11_combout\ <= NOT \BancoRegistradores|saidaA[12]~11_combout\;
\BancoRegistradores|ALT_INV_saidaA[11]~10_combout\ <= NOT \BancoRegistradores|saidaA[11]~10_combout\;
\BancoRegistradores|ALT_INV_saidaA[10]~9_combout\ <= NOT \BancoRegistradores|saidaA[10]~9_combout\;
\BancoRegistradores|ALT_INV_saidaA[9]~8_combout\ <= NOT \BancoRegistradores|saidaA[9]~8_combout\;
\BancoRegistradores|ALT_INV_saidaA[8]~7_combout\ <= NOT \BancoRegistradores|saidaA[8]~7_combout\;
\BancoRegistradores|ALT_INV_saidaA[7]~6_combout\ <= NOT \BancoRegistradores|saidaA[7]~6_combout\;
\BancoRegistradores|ALT_INV_saidaA[6]~5_combout\ <= NOT \BancoRegistradores|saidaA[6]~5_combout\;
\BancoRegistradores|ALT_INV_saidaA[5]~4_combout\ <= NOT \BancoRegistradores|saidaA[5]~4_combout\;
\BancoRegistradores|ALT_INV_saidaA[4]~3_combout\ <= NOT \BancoRegistradores|saidaA[4]~3_combout\;
\BancoRegistradores|ALT_INV_saidaA[3]~2_combout\ <= NOT \BancoRegistradores|saidaA[3]~2_combout\;
\BancoRegistradores|ALT_INV_saidaA[2]~1_combout\ <= NOT \BancoRegistradores|saidaA[2]~1_combout\;
\ALT_INV_seletorBranchSignal~0_combout\ <= NOT \seletorBranchSignal~0_combout\;
\ULA|ALT_INV_Equal8~11_combout\ <= NOT \ULA|Equal8~11_combout\;
\UC|ALT_INV_Equal8~0_combout\ <= NOT \UC|Equal8~0_combout\;
\UC|ALT_INV_Equal9~0_combout\ <= NOT \UC|Equal9~0_combout\;
\ROM|ALT_INV_memROM~30_combout\ <= NOT \ROM|memROM~30_combout\;
\ROM|ALT_INV_memROM~29_combout\ <= NOT \ROM|memROM~29_combout\;
\ROM|ALT_INV_memROM~28_combout\ <= NOT \ROM|memROM~28_combout\;
\ULA|ALT_INV_Equal8~9_combout\ <= NOT \ULA|Equal8~9_combout\;
\ULA|ALT_INV_Equal8~8_combout\ <= NOT \ULA|Equal8~8_combout\;
\ULA|ALT_INV_saida[15]~118_combout\ <= NOT \ULA|saida[15]~118_combout\;
\ULA|ALT_INV_saida[14]~117_combout\ <= NOT \ULA|saida[14]~117_combout\;
\ULA|ALT_INV_saida[26]~116_combout\ <= NOT \ULA|saida[26]~116_combout\;
\ULA|ALT_INV_Equal8~7_combout\ <= NOT \ULA|Equal8~7_combout\;
\ULA|ALT_INV_Equal8~6_combout\ <= NOT \ULA|Equal8~6_combout\;
\ULA|ALT_INV_Equal8~5_combout\ <= NOT \ULA|Equal8~5_combout\;
\ULA|ALT_INV_saida[5]~115_combout\ <= NOT \ULA|saida[5]~115_combout\;
\ULA|ALT_INV_saida[13]~114_combout\ <= NOT \ULA|saida[13]~114_combout\;
\ULA|ALT_INV_Equal8~4_combout\ <= NOT \ULA|Equal8~4_combout\;
\ULA|ALT_INV_Equal8~3_combout\ <= NOT \ULA|Equal8~3_combout\;
\ULA|ALT_INV_Equal8~2_combout\ <= NOT \ULA|Equal8~2_combout\;
\ULA|ALT_INV_Equal8~1_combout\ <= NOT \ULA|Equal8~1_combout\;
\ULA|ALT_INV_saida[8]~113_combout\ <= NOT \ULA|saida[8]~113_combout\;
\ULA|ALT_INV_saida[19]~112_combout\ <= NOT \ULA|saida[19]~112_combout\;
\ULA|ALT_INV_Equal8~0_combout\ <= NOT \ULA|Equal8~0_combout\;
\ULA|ALT_INV_saida[12]~111_combout\ <= NOT \ULA|saida[12]~111_combout\;
\ULA|ALT_INV_saida[11]~110_combout\ <= NOT \ULA|saida[11]~110_combout\;
\ULA|ALT_INV_saida[10]~109_combout\ <= NOT \ULA|saida[10]~109_combout\;
\ulaUC|ALT_INV_ulaOp~13_combout\ <= NOT \ulaUC|ulaOp~13_combout\;
\ulaUC|ALT_INV_ulaOp[2]~12_combout\ <= NOT \ulaUC|ulaOp[2]~12_combout\;
\ulaUC|ALT_INV_ulaOp~11_combout\ <= NOT \ulaUC|ulaOp~11_combout\;
\ulaUC|ALT_INV_ulaOp[0]~10_combout\ <= NOT \ulaUC|ulaOp[0]~10_combout\;
\BancoRegistradores|ALT_INV_Equal1~0_combout\ <= NOT \BancoRegistradores|Equal1~0_combout\;
\MUX31|ALT_INV_saida_MUX[3]~3_combout\ <= NOT \MUX31|saida_MUX[3]~3_combout\;
\ULA|ALT_INV_saida[9]~123_combout\ <= NOT \ULA|saida[9]~123_combout\;
\ULA|ALT_INV_saida[15]~122_combout\ <= NOT \ULA|saida[15]~122_combout\;
\ULA|ALT_INV_saida[14]~121_combout\ <= NOT \ULA|saida[14]~121_combout\;
\ULA|ALT_INV_saida[13]~120_combout\ <= NOT \ULA|saida[13]~120_combout\;
\BancoRegistradores|ALT_INV_registrador~2285_combout\ <= NOT \BancoRegistradores|registrador~2285_combout\;
\BancoRegistradores|ALT_INV_registrador~2284_combout\ <= NOT \BancoRegistradores|registrador~2284_combout\;
\BancoRegistradores|ALT_INV_registrador~2282_combout\ <= NOT \BancoRegistradores|registrador~2282_combout\;
\BancoRegistradores|ALT_INV_registrador~2280_combout\ <= NOT \BancoRegistradores|registrador~2280_combout\;
\ROM|ALT_INV_memROM~32_combout\ <= NOT \ROM|memROM~32_combout\;

\ULAout[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[0]~2_combout\,
	devoe => ww_devoe,
	o => \ULAout[0]~output_o\);

\ULAout[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[1]~14_combout\,
	devoe => ww_devoe,
	o => \ULAout[1]~output_o\);

\ULAout[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[2]~17_combout\,
	devoe => ww_devoe,
	o => \ULAout[2]~output_o\);

\ULAout[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[3]~20_combout\,
	devoe => ww_devoe,
	o => \ULAout[3]~output_o\);

\ULAout[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[4]~23_combout\,
	devoe => ww_devoe,
	o => \ULAout[4]~output_o\);

\ULAout[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[5]~26_combout\,
	devoe => ww_devoe,
	o => \ULAout[5]~output_o\);

\ULAout[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[6]~29_combout\,
	devoe => ww_devoe,
	o => \ULAout[6]~output_o\);

\ULAout[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[7]~32_combout\,
	devoe => ww_devoe,
	o => \ULAout[7]~output_o\);

\ULAout[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[8]~35_combout\,
	devoe => ww_devoe,
	o => \ULAout[8]~output_o\);

\ULAout[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[9]~38_combout\,
	devoe => ww_devoe,
	o => \ULAout[9]~output_o\);

\ULAout[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[10]~41_combout\,
	devoe => ww_devoe,
	o => \ULAout[10]~output_o\);

\ULAout[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[11]~44_combout\,
	devoe => ww_devoe,
	o => \ULAout[11]~output_o\);

\ULAout[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[12]~47_combout\,
	devoe => ww_devoe,
	o => \ULAout[12]~output_o\);

\ULAout[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[13]~50_combout\,
	devoe => ww_devoe,
	o => \ULAout[13]~output_o\);

\ULAout[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[14]~53_combout\,
	devoe => ww_devoe,
	o => \ULAout[14]~output_o\);

\ULAout[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[15]~56_combout\,
	devoe => ww_devoe,
	o => \ULAout[15]~output_o\);

\ULAout[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[16]~62_combout\,
	devoe => ww_devoe,
	o => \ULAout[16]~output_o\);

\ULAout[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[17]~65_combout\,
	devoe => ww_devoe,
	o => \ULAout[17]~output_o\);

\ULAout[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[18]~68_combout\,
	devoe => ww_devoe,
	o => \ULAout[18]~output_o\);

\ULAout[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[19]~71_combout\,
	devoe => ww_devoe,
	o => \ULAout[19]~output_o\);

\ULAout[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[20]~74_combout\,
	devoe => ww_devoe,
	o => \ULAout[20]~output_o\);

\ULAout[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[21]~77_combout\,
	devoe => ww_devoe,
	o => \ULAout[21]~output_o\);

\ULAout[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[22]~80_combout\,
	devoe => ww_devoe,
	o => \ULAout[22]~output_o\);

\ULAout[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[23]~83_combout\,
	devoe => ww_devoe,
	o => \ULAout[23]~output_o\);

\ULAout[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[24]~86_combout\,
	devoe => ww_devoe,
	o => \ULAout[24]~output_o\);

\ULAout[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[25]~89_combout\,
	devoe => ww_devoe,
	o => \ULAout[25]~output_o\);

\ULAout[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[26]~92_combout\,
	devoe => ww_devoe,
	o => \ULAout[26]~output_o\);

\ULAout[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[27]~95_combout\,
	devoe => ww_devoe,
	o => \ULAout[27]~output_o\);

\ULAout[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[28]~98_combout\,
	devoe => ww_devoe,
	o => \ULAout[28]~output_o\);

\ULAout[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[29]~101_combout\,
	devoe => ww_devoe,
	o => \ULAout[29]~output_o\);

\ULAout[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[30]~104_combout\,
	devoe => ww_devoe,
	o => \ULAout[30]~output_o\);

\ULAout[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[31]~107_combout\,
	devoe => ww_devoe,
	o => \ULAout[31]~output_o\);

\PCout[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(0),
	devoe => ww_devoe,
	o => \PCout[0]~output_o\);

\PCout[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(1),
	devoe => ww_devoe,
	o => \PCout[1]~output_o\);

\PCout[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(2),
	devoe => ww_devoe,
	o => \PCout[2]~output_o\);

\PCout[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(3),
	devoe => ww_devoe,
	o => \PCout[3]~output_o\);

\PCout[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(4),
	devoe => ww_devoe,
	o => \PCout[4]~output_o\);

\PCout[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(5),
	devoe => ww_devoe,
	o => \PCout[5]~output_o\);

\PCout[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(6),
	devoe => ww_devoe,
	o => \PCout[6]~output_o\);

\PCout[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(7),
	devoe => ww_devoe,
	o => \PCout[7]~output_o\);

\PCout[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(8),
	devoe => ww_devoe,
	o => \PCout[8]~output_o\);

\PCout[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(9),
	devoe => ww_devoe,
	o => \PCout[9]~output_o\);

\PCout[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(10),
	devoe => ww_devoe,
	o => \PCout[10]~output_o\);

\PCout[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(11),
	devoe => ww_devoe,
	o => \PCout[11]~output_o\);

\PCout[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(12),
	devoe => ww_devoe,
	o => \PCout[12]~output_o\);

\PCout[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(13),
	devoe => ww_devoe,
	o => \PCout[13]~output_o\);

\PCout[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(14),
	devoe => ww_devoe,
	o => \PCout[14]~output_o\);

\PCout[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(15),
	devoe => ww_devoe,
	o => \PCout[15]~output_o\);

\PCout[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(16),
	devoe => ww_devoe,
	o => \PCout[16]~output_o\);

\PCout[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(17),
	devoe => ww_devoe,
	o => \PCout[17]~output_o\);

\PCout[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(18),
	devoe => ww_devoe,
	o => \PCout[18]~output_o\);

\PCout[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(19),
	devoe => ww_devoe,
	o => \PCout[19]~output_o\);

\PCout[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(20),
	devoe => ww_devoe,
	o => \PCout[20]~output_o\);

\PCout[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(21),
	devoe => ww_devoe,
	o => \PCout[21]~output_o\);

\PCout[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(22),
	devoe => ww_devoe,
	o => \PCout[22]~output_o\);

\PCout[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(23),
	devoe => ww_devoe,
	o => \PCout[23]~output_o\);

\PCout[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(24),
	devoe => ww_devoe,
	o => \PCout[24]~output_o\);

\PCout[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(25),
	devoe => ww_devoe,
	o => \PCout[25]~output_o\);

\PCout[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(26),
	devoe => ww_devoe,
	o => \PCout[26]~output_o\);

\PCout[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(27),
	devoe => ww_devoe,
	o => \PCout[27]~output_o\);

\PCout[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(28),
	devoe => ww_devoe,
	o => \PCout[28]~output_o\);

\PCout[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(29),
	devoe => ww_devoe,
	o => \PCout[29]~output_o\);

\PCout[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(30),
	devoe => ww_devoe,
	o => \PCout[30]~output_o\);

\PCout[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(31),
	devoe => ww_devoe,
	o => \PCout[31]~output_o\);

\MuxBEQout[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(0),
	devoe => ww_devoe,
	o => \MuxBEQout[0]~output_o\);

\MuxBEQout[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(1),
	devoe => ww_devoe,
	o => \MuxBEQout[1]~output_o\);

\MuxBEQout[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~1_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[2]~output_o\);

\MuxBEQout[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~5_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[3]~output_o\);

\MuxBEQout[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~9_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[4]~output_o\);

\MuxBEQout[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~13_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[5]~output_o\);

\MuxBEQout[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~17_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[6]~output_o\);

\MuxBEQout[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~21_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[7]~output_o\);

\MuxBEQout[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~25_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[8]~output_o\);

\MuxBEQout[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~29_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[9]~output_o\);

\MuxBEQout[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~33_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[10]~output_o\);

\MuxBEQout[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~37_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[11]~output_o\);

\MuxBEQout[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~41_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[12]~output_o\);

\MuxBEQout[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~45_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[13]~output_o\);

\MuxBEQout[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~49_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[14]~output_o\);

\MuxBEQout[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~53_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[15]~output_o\);

\MuxBEQout[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~57_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[16]~output_o\);

\MuxBEQout[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~61_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[17]~output_o\);

\MuxBEQout[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~65_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[18]~output_o\);

\MuxBEQout[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~69_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[19]~output_o\);

\MuxBEQout[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~73_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[20]~output_o\);

\MuxBEQout[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~77_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[21]~output_o\);

\MuxBEQout[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~81_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[22]~output_o\);

\MuxBEQout[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~85_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[23]~output_o\);

\MuxBEQout[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~89_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[24]~output_o\);

\MuxBEQout[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~93_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[25]~output_o\);

\MuxBEQout[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~97_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[26]~output_o\);

\MuxBEQout[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~101_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[27]~output_o\);

\MuxBEQout[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~105_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[28]~output_o\);

\MuxBEQout[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~109_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[29]~output_o\);

\MuxBEQout[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~113_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[30]~output_o\);

\MuxBEQout[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \somaSHIFT|Add0~117_sumout\,
	devoe => ww_devoe,
	o => \MuxBEQout[31]~output_o\);

\flagZeroOut~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Equal8~10_combout\,
	devoe => ww_devoe,
	o => \flagZeroOut~output_o\);

\BEQOut~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \BEQOut~output_o\);

\andOut~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seletorBranchSignal~0_combout\,
	devoe => ww_devoe,
	o => \andOut~output_o\);

\UlaAout[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|ALT_INV_saidaA[0]~0_combout\,
	devoe => ww_devoe,
	o => \UlaAout[0]~output_o\);

\UlaAout[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[1]~31_combout\,
	devoe => ww_devoe,
	o => \UlaAout[1]~output_o\);

\UlaAout[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[2]~1_combout\,
	devoe => ww_devoe,
	o => \UlaAout[2]~output_o\);

\UlaAout[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[3]~2_combout\,
	devoe => ww_devoe,
	o => \UlaAout[3]~output_o\);

\UlaAout[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[4]~3_combout\,
	devoe => ww_devoe,
	o => \UlaAout[4]~output_o\);

\UlaAout[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[5]~4_combout\,
	devoe => ww_devoe,
	o => \UlaAout[5]~output_o\);

\UlaAout[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[6]~5_combout\,
	devoe => ww_devoe,
	o => \UlaAout[6]~output_o\);

\UlaAout[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[7]~6_combout\,
	devoe => ww_devoe,
	o => \UlaAout[7]~output_o\);

\UlaAout[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[8]~7_combout\,
	devoe => ww_devoe,
	o => \UlaAout[8]~output_o\);

\UlaAout[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[9]~8_combout\,
	devoe => ww_devoe,
	o => \UlaAout[9]~output_o\);

\UlaAout[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[10]~9_combout\,
	devoe => ww_devoe,
	o => \UlaAout[10]~output_o\);

\UlaAout[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[11]~10_combout\,
	devoe => ww_devoe,
	o => \UlaAout[11]~output_o\);

\UlaAout[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[12]~11_combout\,
	devoe => ww_devoe,
	o => \UlaAout[12]~output_o\);

\UlaAout[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[13]~12_combout\,
	devoe => ww_devoe,
	o => \UlaAout[13]~output_o\);

\UlaAout[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[14]~13_combout\,
	devoe => ww_devoe,
	o => \UlaAout[14]~output_o\);

\UlaAout[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[15]~14_combout\,
	devoe => ww_devoe,
	o => \UlaAout[15]~output_o\);

\UlaAout[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[16]~15_combout\,
	devoe => ww_devoe,
	o => \UlaAout[16]~output_o\);

\UlaAout[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[17]~16_combout\,
	devoe => ww_devoe,
	o => \UlaAout[17]~output_o\);

\UlaAout[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[18]~17_combout\,
	devoe => ww_devoe,
	o => \UlaAout[18]~output_o\);

\UlaAout[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[19]~18_combout\,
	devoe => ww_devoe,
	o => \UlaAout[19]~output_o\);

\UlaAout[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[20]~19_combout\,
	devoe => ww_devoe,
	o => \UlaAout[20]~output_o\);

\UlaAout[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[21]~20_combout\,
	devoe => ww_devoe,
	o => \UlaAout[21]~output_o\);

\UlaAout[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[22]~21_combout\,
	devoe => ww_devoe,
	o => \UlaAout[22]~output_o\);

\UlaAout[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[23]~22_combout\,
	devoe => ww_devoe,
	o => \UlaAout[23]~output_o\);

\UlaAout[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[24]~23_combout\,
	devoe => ww_devoe,
	o => \UlaAout[24]~output_o\);

\UlaAout[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[25]~24_combout\,
	devoe => ww_devoe,
	o => \UlaAout[25]~output_o\);

\UlaAout[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[26]~25_combout\,
	devoe => ww_devoe,
	o => \UlaAout[26]~output_o\);

\UlaAout[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[27]~26_combout\,
	devoe => ww_devoe,
	o => \UlaAout[27]~output_o\);

\UlaAout[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[28]~27_combout\,
	devoe => ww_devoe,
	o => \UlaAout[28]~output_o\);

\UlaAout[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[29]~28_combout\,
	devoe => ww_devoe,
	o => \UlaAout[29]~output_o\);

\UlaAout[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[30]~29_combout\,
	devoe => ww_devoe,
	o => \UlaAout[30]~output_o\);

\UlaAout[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoRegistradores|saidaA[31]~30_combout\,
	devoe => ww_devoe,
	o => \UlaAout[31]~output_o\);

\UlaBOut[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[0]~0_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[0]~output_o\);

\UlaBOut[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[1]~1_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[1]~output_o\);

\UlaBOut[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[2]~2_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[2]~output_o\);

\UlaBOut[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[3]~3_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[3]~output_o\);

\UlaBOut[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[4]~4_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[4]~output_o\);

\UlaBOut[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[5]~5_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[5]~output_o\);

\UlaBOut[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[6]~6_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[6]~output_o\);

\UlaBOut[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[7]~7_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[7]~output_o\);

\UlaBOut[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[8]~8_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[8]~output_o\);

\UlaBOut[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[9]~9_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[9]~output_o\);

\UlaBOut[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[10]~10_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[10]~output_o\);

\UlaBOut[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[11]~11_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[11]~output_o\);

\UlaBOut[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[12]~12_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[12]~output_o\);

\UlaBOut[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[13]~13_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[13]~output_o\);

\UlaBOut[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[14]~14_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[14]~output_o\);

\UlaBOut[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[15]~15_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[15]~output_o\);

\UlaBOut[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[16]~16_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[16]~output_o\);

\UlaBOut[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[17]~17_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[17]~output_o\);

\UlaBOut[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[18]~18_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[18]~output_o\);

\UlaBOut[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[19]~19_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[19]~output_o\);

\UlaBOut[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[20]~20_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[20]~output_o\);

\UlaBOut[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[21]~21_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[21]~output_o\);

\UlaBOut[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[22]~22_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[22]~output_o\);

\UlaBOut[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[23]~23_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[23]~output_o\);

\UlaBOut[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[24]~24_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[24]~output_o\);

\UlaBOut[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[25]~25_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[25]~output_o\);

\UlaBOut[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[26]~26_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[26]~output_o\);

\UlaBOut[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[27]~27_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[27]~output_o\);

\UlaBOut[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[28]~28_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[28]~output_o\);

\UlaBOut[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[29]~29_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[29]~output_o\);

\UlaBOut[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[30]~30_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[30]~output_o\);

\UlaBOut[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXRegImed|saida_MUX[31]~31_combout\,
	devoe => ww_devoe,
	o => \UlaBOut[31]~output_o\);

\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

\somaQuatro|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~1_sumout\ = SUM(( \PC|DOUT\(2) ) + ( VCC ) + ( !VCC ))
-- \somaQuatro|Add0~2\ = CARRY(( \PC|DOUT\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(2),
	cin => GND,
	sumout => \somaQuatro|Add0~1_sumout\,
	cout => \somaQuatro|Add0~2\);

\ROM|memROM~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~2_combout\ = (!\PC|DOUT\(3) & ((!\PC|DOUT\(4) $ (!\PC|DOUT\(5))))) # (\PC|DOUT\(3) & (\PC|DOUT\(2) & (\PC|DOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110111000001000011011100000100001101110000010000110111000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM|memROM~2_combout\);

\somaSHIFT|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~1_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~2_combout\)) ) + ( \somaQuatro|Add0~1_sumout\ ) + ( !VCC ))
-- \somaSHIFT|Add0~2\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~2_combout\)) ) + ( \somaQuatro|Add0~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~2_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~1_sumout\,
	cin => GND,
	sumout => \somaSHIFT|Add0~1_sumout\,
	cout => \somaSHIFT|Add0~2\);

\ROM|memROM~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~6_combout\ = (!\PC|DOUT\(2) & (\PC|DOUT\(5) & (!\PC|DOUT\(3) $ (\PC|DOUT\(4))))) # (\PC|DOUT\(2) & ((!\PC|DOUT\(4) & (\PC|DOUT\(3) & \PC|DOUT\(5))) # (\PC|DOUT\(4) & ((!\PC|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110010010000001011001001000000101100100100000010110010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM|memROM~6_combout\);

\ROM|memROM~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~7_combout\ = ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(3) & (!\PC|DOUT\(4) & (!\PC|DOUT\(5) & !\PC|DOUT\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(3),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(5),
	datad => \PC|ALT_INV_DOUT\(7),
	datae => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~7_combout\);

\ROM|memROM~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~8_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (\PC|DOUT\(2) & (!\PC|DOUT\(3) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(2) & (!\PC|DOUT\(3) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) # 
-- (\PC|DOUT\(2) & (!\PC|DOUT\(3) $ (((\PC|DOUT\(4) & \PC|DOUT\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010001000001000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~8_combout\);

\ROM|memROM~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~9_combout\ = (!\PC|DOUT\(2) & (!\PC|DOUT\(3) & (!\PC|DOUT\(4)))) # (\PC|DOUT\(2) & (!\PC|DOUT\(3) $ (((\PC|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010010010001110001001001000111000100100100011100010010010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM|memROM~9_combout\);

\ROM|memROM~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~10_combout\ = (!\PC|DOUT\(3) & (!\PC|DOUT\(4) $ (((\PC|DOUT\(2) & !\PC|DOUT\(5)))))) # (\PC|DOUT\(3) & (((\PC|DOUT\(4) & !\PC|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011111000000100001111100000010000111110000001000011111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM|memROM~10_combout\);

\UC|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal10~0_combout\ = ( \ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (\ROM|memROM~1_combout\ & (!\ROM|memROM~6_combout\ & (\ROM|memROM~7_combout\ & \ROM|memROM~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~6_combout\,
	datac => \ROM|ALT_INV_memROM~7_combout\,
	datad => \ROM|ALT_INV_memROM~8_combout\,
	datae => \ROM|ALT_INV_memROM~9_combout\,
	dataf => \ROM|ALT_INV_memROM~10_combout\,
	combout => \UC|Equal10~0_combout\);

\UC|palavraControle[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|palavraControle[3]~0_combout\ = ( \ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( (\ROM|memROM~1_combout\ & (!\ROM|memROM~6_combout\ & (\ROM|memROM~7_combout\ & \ROM|memROM~8_combout\))) ) ) ) # ( !\ROM|memROM~9_combout\ & ( 
-- \ROM|memROM~10_combout\ & ( (\ROM|memROM~1_combout\ & (!\ROM|memROM~7_combout\ & ((!\ROM|memROM~6_combout\) # (!\ROM|memROM~8_combout\)))) ) ) ) # ( \ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (\ROM|memROM~1_combout\ & 
-- ((!\ROM|memROM~6_combout\ & (\ROM|memROM~7_combout\ & \ROM|memROM~8_combout\)) # (\ROM|memROM~6_combout\ & (!\ROM|memROM~7_combout\ & !\ROM|memROM~8_combout\)))) ) ) ) # ( !\ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (\ROM|memROM~1_combout\ & 
-- (\ROM|memROM~6_combout\ & (!\ROM|memROM~7_combout\ & !\ROM|memROM~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000010001010000010000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~6_combout\,
	datac => \ROM|ALT_INV_memROM~7_combout\,
	datad => \ROM|ALT_INV_memROM~8_combout\,
	datae => \ROM|ALT_INV_memROM~9_combout\,
	dataf => \ROM|ALT_INV_memROM~10_combout\,
	combout => \UC|palavraControle[3]~0_combout\);

\UC|palavraControle[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|palavraControle[2]~1_combout\ = ( \ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( (!\ROM|memROM~1_combout\ & (((!\ROM|memROM~7_combout\ & !\ROM|memROM~8_combout\)))) # (\ROM|memROM~1_combout\ & (\ROM|memROM~8_combout\ & (!\ROM|memROM~6_combout\ 
-- $ (!\ROM|memROM~7_combout\)))) ) ) ) # ( !\ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & ((!\ROM|memROM~1_combout\ & ((!\ROM|memROM~8_combout\))) # (\ROM|memROM~1_combout\ & (!\ROM|memROM~6_combout\)))) ) ) ) # ( 
-- \ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (!\ROM|memROM~1_combout\ & (((!\ROM|memROM~7_combout\ & !\ROM|memROM~8_combout\)))) # (\ROM|memROM~1_combout\ & (!\ROM|memROM~6_combout\ & (\ROM|memROM~7_combout\ & \ROM|memROM~8_combout\))) ) ) ) # 
-- ( !\ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & (!\ROM|memROM~8_combout\ & ((!\ROM|memROM~1_combout\) # (!\ROM|memROM~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000101000000000010011100000010000001010000000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~6_combout\,
	datac => \ROM|ALT_INV_memROM~7_combout\,
	datad => \ROM|ALT_INV_memROM~8_combout\,
	datae => \ROM|ALT_INV_memROM~9_combout\,
	dataf => \ROM|ALT_INV_memROM~10_combout\,
	combout => \UC|palavraControle[2]~1_combout\);

\UC|palavraControle[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|palavraControle[4]~2_combout\ = ( \ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & (!\ROM|memROM~8_combout\ & ((!\ROM|memROM~1_combout\) # (\ROM|memROM~6_combout\)))) # (\ROM|memROM~7_combout\ & (\ROM|memROM~1_combout\ 
-- & (!\ROM|memROM~6_combout\ & \ROM|memROM~8_combout\))) ) ) ) # ( !\ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & (!\ROM|memROM~8_combout\ & ((!\ROM|memROM~1_combout\) # (!\ROM|memROM~6_combout\)))) ) ) ) # ( 
-- \ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & (!\ROM|memROM~8_combout\ & ((!\ROM|memROM~1_combout\) # (\ROM|memROM~6_combout\)))) # (\ROM|memROM~7_combout\ & (\ROM|memROM~1_combout\ & (!\ROM|memROM~6_combout\ & 
-- \ROM|memROM~8_combout\))) ) ) ) # ( !\ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & !\ROM|memROM~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000101100000000010011100000000000001011000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~6_combout\,
	datac => \ROM|ALT_INV_memROM~7_combout\,
	datad => \ROM|ALT_INV_memROM~8_combout\,
	datae => \ROM|ALT_INV_memROM~9_combout\,
	dataf => \ROM|ALT_INV_memROM~10_combout\,
	combout => \UC|palavraControle[4]~2_combout\);

\ROM|memROM~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~0_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (\PC|DOUT\(2) & (\PC|DOUT\(3) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(2) & (!\PC|DOUT\(4) $ (((\PC|DOUT\(5)) # (\PC|DOUT\(3)))))) # 
-- (\PC|DOUT\(2) & ((!\PC|DOUT\(3) & ((!\PC|DOUT\(4)) # (!\PC|DOUT\(5)))) # (\PC|DOUT\(3) & ((\PC|DOUT\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011001011011000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~0_combout\);

\ROM|memROM~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~3_combout\ = (!\PC|DOUT\(3) & ((!\PC|DOUT\(4) $ (!\PC|DOUT\(5))))) # (\PC|DOUT\(3) & ((!\PC|DOUT\(4) & (\PC|DOUT\(2))) # (\PC|DOUT\(4) & ((\PC|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110011010011000111001101001100011100110100110001110011010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM|memROM~3_combout\);

\ulaUC|ulaOp[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp[2]~0_combout\ = (\ROM|memROM~1_combout\ & ((\ROM|memROM~3_combout\) # (\ROM|memROM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~2_combout\,
	datac => \ROM|ALT_INV_memROM~3_combout\,
	combout => \ulaUC|ulaOp[2]~0_combout\);

\ROM|memROM~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~4_combout\ = (!\PC|DOUT\(4) & (\PC|DOUT\(2) & ((\PC|DOUT\(5))))) # (\PC|DOUT\(4) & ((!\PC|DOUT\(5) & (\PC|DOUT\(2))) # (\PC|DOUT\(5) & ((\PC|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010011000001010101001100000101010100110000010101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM|memROM~4_combout\);

\ROM|memROM~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~5_combout\ = (\ROM|memROM~1_combout\ & \ROM|memROM~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~4_combout\,
	combout => \ROM|memROM~5_combout\);

\ulaUC|selJMPR~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|selJMPR~0_combout\ = ( \ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( (!\ROM|memROM~1_combout\ & (!\ROM|memROM~7_combout\ & !\ROM|memROM~8_combout\)) ) ) ) # ( !\ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( (!\ROM|memROM~1_combout\ 
-- & (!\ROM|memROM~7_combout\ & !\ROM|memROM~8_combout\)) ) ) ) # ( \ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (!\ROM|memROM~1_combout\ & (!\ROM|memROM~7_combout\ & !\ROM|memROM~8_combout\)) ) ) ) # ( !\ROM|memROM~9_combout\ & ( 
-- !\ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & (!\ROM|memROM~8_combout\ & ((!\ROM|memROM~1_combout\) # (!\ROM|memROM~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000101000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~6_combout\,
	datac => \ROM|ALT_INV_memROM~7_combout\,
	datad => \ROM|ALT_INV_memROM~8_combout\,
	datae => \ROM|ALT_INV_memROM~9_combout\,
	dataf => \ROM|ALT_INV_memROM~10_combout\,
	combout => \ulaUC|selJMPR~0_combout\);

\ROM|memROM~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~11_combout\ = (!\PC|DOUT\(3) & (!\PC|DOUT\(5) $ (((!\PC|DOUT\(2)) # (!\PC|DOUT\(4)))))) # (\PC|DOUT\(3) & ((!\PC|DOUT\(2) $ (\PC|DOUT\(5))) # (\PC|DOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011111011011001001111101101100100111110110110010011111011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM|memROM~11_combout\);

\ROM|memROM~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~12_combout\ = (!\PC|DOUT\(3) & (((\PC|DOUT\(2) & \PC|DOUT\(5))) # (\PC|DOUT\(4)))) # (\PC|DOUT\(3) & ((!\PC|DOUT\(4)) # ((!\PC|DOUT\(2) & \PC|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001111110001111000111111000111100011111100011110001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM|memROM~12_combout\);

\ulaUC|selJMPR~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|selJMPR~1_combout\ = (\ROM|memROM~1_combout\ & ((\ROM|memROM~12_combout\) # (\ROM|memROM~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~11_combout\,
	datab => \ROM|ALT_INV_memROM~1_combout\,
	datac => \ROM|ALT_INV_memROM~12_combout\,
	combout => \ulaUC|selJMPR~1_combout\);

\ulaUC|selJMPR\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|selJMPR~combout\ = ( !\ulaUC|selJMPR~1_combout\ & ( (\ROM|memROM~0_combout\ & (!\ulaUC|ulaOp[2]~0_combout\ & (!\ROM|memROM~5_combout\ & \ulaUC|selJMPR~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~0_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[2]~0_combout\,
	datac => \ROM|ALT_INV_memROM~5_combout\,
	datad => \ulaUC|ALT_INV_selJMPR~0_combout\,
	datae => \ulaUC|ALT_INV_selJMPR~1_combout\,
	combout => \ulaUC|selJMPR~combout\);

\ROM|memROM~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~13_combout\ = (\ROM|memROM~11_combout\ & \ROM|memROM~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~11_combout\,
	datab => \ROM|ALT_INV_memROM~1_combout\,
	combout => \ROM|memROM~13_combout\);

\ROM|memROM~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~14_combout\ = (\ROM|memROM~1_combout\ & \ROM|memROM~12_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~12_combout\,
	combout => \ROM|memROM~14_combout\);

\ulaUC|ulaOp~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp~1_combout\ = ( !\ROM|memROM~5_combout\ & ( \ulaUC|selJMPR~0_combout\ & ( (!\ulaUC|ulaOp[2]~0_combout\ & ((!\ROM|memROM~14_combout\ & (!\ROM|memROM~13_combout\ & \ROM|memROM~0_combout\)) # (\ROM|memROM~14_combout\ & 
-- ((!\ROM|memROM~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~13_combout\,
	datab => \ROM|ALT_INV_memROM~14_combout\,
	datac => \ROM|ALT_INV_memROM~0_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[2]~0_combout\,
	datae => \ROM|ALT_INV_memROM~5_combout\,
	dataf => \ulaUC|ALT_INV_selJMPR~0_combout\,
	combout => \ulaUC|ulaOp~1_combout\);

\ulaUC|ulaOp~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp~2_combout\ = ( !\ROM|memROM~5_combout\ & ( \ulaUC|selJMPR~0_combout\ & ( (\ROM|memROM~13_combout\ & (\ROM|memROM~14_combout\ & (\ROM|memROM~0_combout\ & !\ulaUC|ulaOp[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~13_combout\,
	datab => \ROM|ALT_INV_memROM~14_combout\,
	datac => \ROM|ALT_INV_memROM~0_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[2]~0_combout\,
	datae => \ROM|ALT_INV_memROM~5_combout\,
	dataf => \ulaUC|ALT_INV_selJMPR~0_combout\,
	combout => \ulaUC|ulaOp~2_combout\);

\ULA|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal6~0_combout\ = ( \ulaUC|ulaOp~1_combout\ & ( \ulaUC|ulaOp~2_combout\ & ( (!\ulaUC|selJMPR~combout\ & ((!\UC|palavraControle[3]~0_combout\ & ((\UC|palavraControle[4]~2_combout\) # (\UC|palavraControle[2]~1_combout\))) # 
-- (\UC|palavraControle[3]~0_combout\ & ((!\UC|palavraControle[2]~1_combout\) # (!\UC|palavraControle[4]~2_combout\))))) ) ) ) # ( !\ulaUC|ulaOp~1_combout\ & ( \ulaUC|ulaOp~2_combout\ & ( (!\ulaUC|selJMPR~combout\ & ((!\UC|palavraControle[3]~0_combout\ & 
-- ((\UC|palavraControle[4]~2_combout\) # (\UC|palavraControle[2]~1_combout\))) # (\UC|palavraControle[3]~0_combout\ & ((!\UC|palavraControle[2]~1_combout\) # (!\UC|palavraControle[4]~2_combout\))))) ) ) ) # ( \ulaUC|ulaOp~1_combout\ & ( 
-- !\ulaUC|ulaOp~2_combout\ & ( (!\ulaUC|selJMPR~combout\ & ((!\UC|palavraControle[3]~0_combout\ & ((\UC|palavraControle[4]~2_combout\) # (\UC|palavraControle[2]~1_combout\))) # (\UC|palavraControle[3]~0_combout\ & ((!\UC|palavraControle[2]~1_combout\) # 
-- (!\UC|palavraControle[4]~2_combout\))))) ) ) ) # ( !\ulaUC|ulaOp~1_combout\ & ( !\ulaUC|ulaOp~2_combout\ & ( (\UC|palavraControle[3]~0_combout\ & (!\ulaUC|selJMPR~combout\ & ((\UC|palavraControle[4]~2_combout\) # (\UC|palavraControle[2]~1_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000000011111100000000001111110000000000111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[3]~0_combout\,
	datab => \UC|ALT_INV_palavraControle[2]~1_combout\,
	datac => \UC|ALT_INV_palavraControle[4]~2_combout\,
	datad => \ulaUC|ALT_INV_selJMPR~combout\,
	datae => \ulaUC|ALT_INV_ulaOp~1_combout\,
	dataf => \ulaUC|ALT_INV_ulaOp~2_combout\,
	combout => \ULA|Equal6~0_combout\);

\ulaUC|ulaOp~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp~4_combout\ = ( \ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & (!\ROM|memROM~8_combout\ & ((!\ROM|memROM~1_combout\) # (\ROM|memROM~6_combout\)))) # (\ROM|memROM~7_combout\ & (\ROM|memROM~1_combout\ & 
-- (!\ROM|memROM~6_combout\ & \ROM|memROM~8_combout\))) ) ) ) # ( !\ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & ((!\ROM|memROM~8_combout\) # ((\ROM|memROM~1_combout\ & !\ROM|memROM~6_combout\)))) ) ) ) # ( 
-- \ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & (!\ROM|memROM~8_combout\ & ((!\ROM|memROM~1_combout\) # (\ROM|memROM~6_combout\)))) # (\ROM|memROM~7_combout\ & (\ROM|memROM~1_combout\ & (!\ROM|memROM~6_combout\ & 
-- \ROM|memROM~8_combout\))) ) ) ) # ( !\ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & !\ROM|memROM~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000101100000000010011110000010000001011000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~6_combout\,
	datac => \ROM|ALT_INV_memROM~7_combout\,
	datad => \ROM|ALT_INV_memROM~8_combout\,
	datae => \ROM|ALT_INV_memROM~9_combout\,
	dataf => \ROM|ALT_INV_memROM~10_combout\,
	combout => \ulaUC|ulaOp~4_combout\);

\ulaUC|Equal13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|Equal13~0_combout\ = ( \ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( (\ROM|memROM~1_combout\ & (!\ROM|memROM~6_combout\ & (\ROM|memROM~7_combout\ & \ROM|memROM~8_combout\))) ) ) ) # ( !\ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( 
-- (\ROM|memROM~1_combout\ & (!\ROM|memROM~6_combout\ & (!\ROM|memROM~7_combout\ & !\ROM|memROM~8_combout\))) ) ) ) # ( \ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (\ROM|memROM~1_combout\ & (!\ROM|memROM~6_combout\ & (\ROM|memROM~7_combout\ & 
-- \ROM|memROM~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010001000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~6_combout\,
	datac => \ROM|ALT_INV_memROM~7_combout\,
	datad => \ROM|ALT_INV_memROM~8_combout\,
	datae => \ROM|ALT_INV_memROM~9_combout\,
	dataf => \ROM|ALT_INV_memROM~10_combout\,
	combout => \ulaUC|Equal13~0_combout\);

\ulaUC|ulaOp[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp[2]~12_combout\ = ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(4) & ((!\PC|DOUT\(3) & (\PC|DOUT\(5))) # (\PC|DOUT\(3) & ((\PC|DOUT\(2)))))) # (\PC|DOUT\(4) & (!\PC|DOUT\(2) $ (((!\PC|DOUT\(5) & \PC|DOUT\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000101001110000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ulaUC|ulaOp[2]~12_combout\);

\ulaUC|ulaOp[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp[2]~7_combout\ = (!\ulaUC|Equal13~0_combout\ & (!\ulaUC|ulaOp~1_combout\ & !\ulaUC|ulaOp[2]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_Equal13~0_combout\,
	datab => \ulaUC|ALT_INV_ulaOp~1_combout\,
	datac => \ulaUC|ALT_INV_ulaOp[2]~12_combout\,
	combout => \ulaUC|ulaOp[2]~7_combout\);

\ulaUC|ulaOp[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp[2]~8_combout\ = (!\ulaUC|ulaOp~1_combout\ & ((!\UC|palavraControle[3]~0_combout\) # (!\UC|palavraControle[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[3]~0_combout\,
	datac => \UC|ALT_INV_palavraControle[4]~2_combout\,
	datad => \ulaUC|ALT_INV_ulaOp~1_combout\,
	combout => \ulaUC|ulaOp[2]~8_combout\);

\ulaUC|ulaOp~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp~11_combout\ = ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(5) & (\PC|DOUT\(4) & (!\PC|DOUT\(3) & !\PC|DOUT\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ulaUC|ulaOp~11_combout\);

\ulaUC|ulaOp[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp[0]~10_combout\ = ( \PC|DOUT\(3) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(6) & (!\PC|DOUT\(7) & (\PC|DOUT\(5) & !\PC|DOUT\(4)))) ) ) ) # ( \PC|DOUT\(3) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(6) & (!\PC|DOUT\(7) & (!\PC|DOUT\(5) $ (\PC|DOUT\(4))))) ) ) ) # 
-- ( !\PC|DOUT\(3) & ( !\PC|DOUT\(2) & ( (!\PC|DOUT\(6) & (!\PC|DOUT\(7) & (\PC|DOUT\(5) & !\PC|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000100000000000100000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(6),
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(5),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(3),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ulaUC|ulaOp[0]~10_combout\);

\ulaUC|ulaOp[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp[0]~9_combout\ = (!\ulaUC|ulaOp~11_combout\ & !\ulaUC|ulaOp[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_ulaOp~11_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[0]~10_combout\,
	combout => \ulaUC|ulaOp[0]~9_combout\);

\ULA|saida[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~3_combout\ = ( \ulaUC|ulaOp[0]~9_combout\ & ( (\ULA|Equal6~0_combout\ & ((!\ulaUC|ulaOp[2]~7_combout\ & ((!\ulaUC|ulaOp[2]~8_combout\))) # (\ulaUC|ulaOp[2]~7_combout\ & (!\ulaUC|ulaOp~4_combout\)))) ) ) # ( !\ulaUC|ulaOp[0]~9_combout\ & ( 
-- (\ULA|Equal6~0_combout\ & (!\ulaUC|ulaOp~4_combout\ & \ulaUC|ulaOp[2]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100010101000000010000000100000001000101010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal6~0_combout\,
	datab => \ulaUC|ALT_INV_ulaOp~4_combout\,
	datac => \ulaUC|ALT_INV_ulaOp[2]~7_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[2]~8_combout\,
	datae => \ulaUC|ALT_INV_ulaOp[0]~9_combout\,
	combout => \ULA|saida[4]~3_combout\);

\ULA|saida[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~4_combout\ = ( !\ulaUC|ulaOp~1_combout\ & ( !\ulaUC|ulaOp~2_combout\ & ( (!\ulaUC|selJMPR~combout\ & (!\UC|palavraControle[3]~0_combout\ $ (((!\UC|palavraControle[2]~1_combout\ & !\UC|palavraControle[4]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[3]~0_combout\,
	datab => \UC|ALT_INV_palavraControle[2]~1_combout\,
	datac => \UC|ALT_INV_palavraControle[4]~2_combout\,
	datad => \ulaUC|ALT_INV_selJMPR~combout\,
	datae => \ulaUC|ALT_INV_ulaOp~1_combout\,
	dataf => \ulaUC|ALT_INV_ulaOp~2_combout\,
	combout => \ULA|saida[4]~4_combout\);

\ULA|saida[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[8]~5_combout\ = ( \ulaUC|ulaOp[0]~9_combout\ & ( \ULA|saida[4]~4_combout\ & ( (!\ulaUC|ulaOp[2]~7_combout\ & ((!\ulaUC|ulaOp[2]~8_combout\))) # (\ulaUC|ulaOp[2]~7_combout\ & (!\ulaUC|ulaOp~4_combout\)) ) ) ) # ( !\ulaUC|ulaOp[0]~9_combout\ & ( 
-- \ULA|saida[4]~4_combout\ & ( (!\ulaUC|ulaOp[2]~7_combout\ & ((!\ulaUC|ulaOp[2]~8_combout\))) # (\ulaUC|ulaOp[2]~7_combout\ & (!\ulaUC|ulaOp~4_combout\)) ) ) ) # ( \ulaUC|ulaOp[0]~9_combout\ & ( !\ULA|saida[4]~4_combout\ & ( (\ULA|Equal6~0_combout\ & 
-- ((!\ulaUC|ulaOp[2]~7_combout\ & ((!\ulaUC|ulaOp[2]~8_combout\))) # (\ulaUC|ulaOp[2]~7_combout\ & (!\ulaUC|ulaOp~4_combout\)))) ) ) ) # ( !\ulaUC|ulaOp[0]~9_combout\ & ( !\ULA|saida[4]~4_combout\ & ( (\ULA|Equal6~0_combout\ & (!\ulaUC|ulaOp~4_combout\ & 
-- \ulaUC|ulaOp[2]~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100010101000000010011111100000011001111110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal6~0_combout\,
	datab => \ulaUC|ALT_INV_ulaOp~4_combout\,
	datac => \ulaUC|ALT_INV_ulaOp[2]~7_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[2]~8_combout\,
	datae => \ulaUC|ALT_INV_ulaOp[0]~9_combout\,
	dataf => \ULA|ALT_INV_saida[4]~4_combout\,
	combout => \ULA|saida[8]~5_combout\);

\ulaUC|ulaOp~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp~13_combout\ = ( \PC|DOUT\(3) & ( \PC|DOUT\(2) & ( (!\PC|DOUT\(7) & (\PC|DOUT\(5) & \PC|DOUT\(4))) ) ) ) # ( !\PC|DOUT\(3) & ( \PC|DOUT\(2) & ( (\PC|DOUT\(6) & (!\PC|DOUT\(7) & (!\PC|DOUT\(5) & !\PC|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(6),
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(5),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(3),
	dataf => \PC|ALT_INV_DOUT\(2),
	combout => \ulaUC|ulaOp~13_combout\);

\ULA|saida[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~6_combout\ = (!\ulaUC|ulaOp~13_combout\ & (!\ulaUC|ulaOp[2]~7_combout\ & (!\ulaUC|ulaOp[2]~8_combout\ & !\ulaUC|ulaOp[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_ulaOp~13_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[2]~7_combout\,
	datac => \ulaUC|ALT_INV_ulaOp[2]~8_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[0]~9_combout\,
	combout => \ULA|saida[4]~6_combout\);

\ULA|saida[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[3]~7_combout\ = (!\ULA|saida[8]~5_combout\ & \ULA|saida[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	combout => \ULA|saida[3]~7_combout\);

\ROM|memROM~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~19_combout\ = (!\PC|DOUT\(3) & (\PC|DOUT\(4) & ((!\PC|DOUT\(2)) # (\PC|DOUT\(5))))) # (\PC|DOUT\(3) & ((!\PC|DOUT\(5) & ((!\PC|DOUT\(4)))) # (\PC|DOUT\(5) & (!\PC|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100000101110001110000010111000111000001011100011100000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM|memROM~19_combout\);

\ROM|memROM~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~20_combout\ = (!\PC|DOUT\(3) & (!\PC|DOUT\(2) & (!\PC|DOUT\(4) & !\PC|DOUT\(5)))) # (\PC|DOUT\(3) & (\PC|DOUT\(5) & (!\PC|DOUT\(2) $ (!\PC|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000010010100000000001001010000000000100101000000000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM|memROM~20_combout\);

\ROM|memROM~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~21_combout\ = ( !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(2)) # ((!\PC|DOUT\(3)) # ((!\PC|DOUT\(4)) # (!\PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~21_combout\);

\ROM|memROM~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~22_combout\ = ( !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (\PC|DOUT\(2) & (\PC|DOUT\(3) & (!\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~22_combout\);

\BancoRegistradores|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|Equal0~0_combout\ = ( !\ROM|memROM~22_combout\ & ( (!\ROM|memROM~21_combout\ & ((!\ROM|memROM~1_combout\) # ((!\ROM|memROM~19_combout\ & !\ROM|memROM~20_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101000000000000000000000000011101010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~19_combout\,
	datac => \ROM|ALT_INV_memROM~20_combout\,
	datad => \ROM|ALT_INV_memROM~21_combout\,
	datae => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|Equal0~0_combout\);

\ROM|memROM~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~25_combout\ = (\ROM|memROM~1_combout\ & \ROM|memROM~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~3_combout\,
	combout => \ROM|memROM~25_combout\);

\UC|Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal12~0_combout\ = ( \ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ ) ) # ( !\ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ ) ) # ( \ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (!\ROM|memROM~1_combout\) # 
-- (((!\ROM|memROM~8_combout\) # (\ROM|memROM~7_combout\)) # (\ROM|memROM~6_combout\)) ) ) ) # ( !\ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~6_combout\,
	datac => \ROM|ALT_INV_memROM~7_combout\,
	datad => \ROM|ALT_INV_memROM~8_combout\,
	datae => \ROM|ALT_INV_memROM~9_combout\,
	dataf => \ROM|ALT_INV_memROM~10_combout\,
	combout => \UC|Equal12~0_combout\);

\ROM|memROM~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~26_combout\ = (!\PC|DOUT\(3) & (\PC|DOUT\(2) & (!\PC|DOUT\(4) $ (!\PC|DOUT\(5))))) # (\PC|DOUT\(3) & (\PC|DOUT\(5) & (!\PC|DOUT\(2) $ (!\PC|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010010000001000101001000000100010100100000010001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM|memROM~26_combout\);

\ROM|memROM~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~27_combout\ = (\ROM|memROM~1_combout\ & \ROM|memROM~26_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~26_combout\,
	combout => \ROM|memROM~27_combout\);

\MUX31|saida_MUX[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX31|saida_MUX[2]~0_combout\ = (\UC|Equal12~0_combout\ & ((!\UC|palavraControle[7]~3_combout\ & ((!\ROM|memROM~27_combout\))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100100000000001110010000000000111001000000000011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~22_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \UC|ALT_INV_Equal12~0_combout\,
	combout => \MUX31|saida_MUX[2]~0_combout\);

\MUX31|saida_MUX[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX31|saida_MUX[3]~3_combout\ = (!\PC|DOUT\(6) & !\PC|DOUT\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(6),
	datab => \PC|ALT_INV_DOUT\(7),
	combout => \MUX31|saida_MUX[3]~3_combout\);

\ROM|memROM~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~28_combout\ = (\ROM|memROM~1_combout\ & \ROM|memROM~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~6_combout\,
	combout => \ROM|memROM~28_combout\);

\ROM|memROM~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~29_combout\ = (\ROM|memROM~1_combout\ & \ROM|memROM~9_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~9_combout\,
	combout => \ROM|memROM~29_combout\);

\ROM|memROM~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~30_combout\ = (\ROM|memROM~1_combout\ & \ROM|memROM~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~10_combout\,
	combout => \ROM|memROM~30_combout\);

\UC|palavraControle[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|palavraControle[5]~4_combout\ = ( \ROM|memROM~30_combout\ & ( (!\ROM|memROM~7_combout\ & ((!\ROM|memROM~28_combout\ & ((!\ROM|memROM~29_combout\))) # (\ROM|memROM~28_combout\ & ((!\ROM|memROM~8_combout\) # (\ROM|memROM~29_combout\))))) ) ) # ( 
-- !\ROM|memROM~30_combout\ & ( (!\ROM|memROM~28_combout\ & ((!\ROM|memROM~8_combout\ & (!\ROM|memROM~7_combout\ & !\ROM|memROM~29_combout\)) # (\ROM|memROM~8_combout\ & ((\ROM|memROM~29_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001010110010000100010010000000000010101100100001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~28_combout\,
	datab => \ROM|ALT_INV_memROM~7_combout\,
	datac => \ROM|ALT_INV_memROM~8_combout\,
	datad => \ROM|ALT_INV_memROM~29_combout\,
	datae => \ROM|ALT_INV_memROM~30_combout\,
	combout => \UC|palavraControle[5]~4_combout\);

\BancoRegistradores|registrador~1768\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1768_combout\ = (\UC|Equal12~0_combout\ & (\UC|palavraControle[5]~4_combout\ & ((!\ROM|memROM~27_combout\) # (\UC|palavraControle[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100000000000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \UC|ALT_INV_Equal12~0_combout\,
	datad => \UC|ALT_INV_palavraControle[5]~4_combout\,
	combout => \BancoRegistradores|registrador~1768_combout\);

\MUX31|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX31|saida_MUX[1]~1_combout\ = ( \UC|Equal12~0_combout\ & ( (!\ROM|memROM~1_combout\) # ((!\UC|palavraControle[7]~3_combout\ & ((!\ROM|memROM~26_combout\))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101011101000000000000000001111111010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datac => \ROM|ALT_INV_memROM~19_combout\,
	datad => \ROM|ALT_INV_memROM~26_combout\,
	datae => \UC|ALT_INV_Equal12~0_combout\,
	combout => \MUX31|saida_MUX[1]~1_combout\);

\MUX31|saida_MUX[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX31|saida_MUX[0]~2_combout\ = ( \UC|Equal12~0_combout\ & ( (!\ROM|memROM~1_combout\) # ((!\UC|palavraControle[7]~3_combout\ & ((!\ROM|memROM~26_combout\))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~20_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101011101000000000000000001111111010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datac => \ROM|ALT_INV_memROM~20_combout\,
	datad => \ROM|ALT_INV_memROM~26_combout\,
	datae => \UC|ALT_INV_Equal12~0_combout\,
	combout => \MUX31|saida_MUX[0]~2_combout\);

\BancoRegistradores|registrador~1769\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1769_combout\ = (\MUX31|saida_MUX[1]~1_combout\ & !\MUX31|saida_MUX[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[0]~2_combout\,
	combout => \BancoRegistradores|registrador~1769_combout\);

\BancoRegistradores|registrador~1770\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1770_combout\ = (\MUX31|saida_MUX[2]~0_combout\ & (\MUX31|saida_MUX[3]~3_combout\ & (\BancoRegistradores|registrador~1768_combout\ & \BancoRegistradores|registrador~1769_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[2]~0_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1768_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1769_combout\,
	combout => \BancoRegistradores|registrador~1770_combout\);

\BancoRegistradores|registrador~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~328_q\);

\BancoRegistradores|registrador~1771\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1771_combout\ = (\MUX31|saida_MUX[2]~0_combout\ & (\BancoRegistradores|registrador~1768_combout\ & \MUX31|saida_MUX[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[2]~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1768_combout\,
	datac => \MUX31|ALT_INV_saida_MUX[0]~2_combout\,
	combout => \BancoRegistradores|registrador~1771_combout\);

\BancoRegistradores|registrador~1772\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1772_combout\ = (\MUX31|saida_MUX[3]~3_combout\ & (\MUX31|saida_MUX[1]~1_combout\ & \BancoRegistradores|registrador~1771_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1771_combout\,
	combout => \BancoRegistradores|registrador~1772_combout\);

\BancoRegistradores|registrador~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~296_q\);

\BancoRegistradores|registrador~1773\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1773_combout\ = (\MUX31|saida_MUX[3]~3_combout\ & (!\MUX31|saida_MUX[1]~1_combout\ & \BancoRegistradores|registrador~1771_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1771_combout\,
	combout => \BancoRegistradores|registrador~1773_combout\);

\BancoRegistradores|registrador~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~360_q\);

\ROM|memROM~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~23_combout\ = (\ROM|memROM~1_combout\ & \ROM|memROM~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~20_combout\,
	combout => \ROM|memROM~23_combout\);

\ROM|memROM~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~24_combout\ = (\ROM|memROM~1_combout\ & \ROM|memROM~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~19_combout\,
	combout => \ROM|memROM~24_combout\);

\BancoRegistradores|registrador~1106\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1106_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~360_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~328_q\ ) 
-- ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~296_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~328_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~296_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~360_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1106_combout\);

\BancoRegistradores|registrador~1774\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1774_combout\ = (\MUX31|saida_MUX[2]~0_combout\ & (!\MUX31|saida_MUX[3]~3_combout\ & (\BancoRegistradores|registrador~1768_combout\ & \BancoRegistradores|registrador~1769_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[2]~0_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1768_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1769_combout\,
	combout => \BancoRegistradores|registrador~1774_combout\);

\BancoRegistradores|registrador~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~72_q\);

\BancoRegistradores|registrador~1775\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1775_combout\ = (!\MUX31|saida_MUX[3]~3_combout\ & (\MUX31|saida_MUX[1]~1_combout\ & \BancoRegistradores|registrador~1771_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1771_combout\,
	combout => \BancoRegistradores|registrador~1775_combout\);

\BancoRegistradores|registrador~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~40_q\);

\BancoRegistradores|registrador~1776\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1776_combout\ = (!\MUX31|saida_MUX[3]~3_combout\ & (!\MUX31|saida_MUX[1]~1_combout\ & \BancoRegistradores|registrador~1771_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1771_combout\,
	combout => \BancoRegistradores|registrador~1776_combout\);

\BancoRegistradores|registrador~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~104_q\);

\BancoRegistradores|registrador~1107\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1107_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~104_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~72_q\ ) 
-- ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~40_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~72_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~40_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~104_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1107_combout\);

\somaQuatro|Add0~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~1_wirecell_combout\ = !\somaQuatro|Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~1_sumout\,
	combout => \somaQuatro|Add0~1_wirecell_combout\);

\MUXUlaRam|saida_MUX[2]~0_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[2]~0_wirecell_combout\ = !\MUXUlaRam|saida_MUX[2]~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXUlaRam|ALT_INV_saida_MUX[2]~0_combout\,
	combout => \MUXUlaRam|saida_MUX[2]~0_wirecell_combout\);

\BancoRegistradores|registrador~1777\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1777_combout\ = (!\MUX31|saida_MUX[2]~0_combout\ & (\MUX31|saida_MUX[3]~3_combout\ & (\BancoRegistradores|registrador~1768_combout\ & \BancoRegistradores|registrador~1769_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[2]~0_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1768_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1769_combout\,
	combout => \BancoRegistradores|registrador~1777_combout\);

\BancoRegistradores|registrador~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~456_q\);

\BancoRegistradores|registrador~1778\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1778_combout\ = (!\MUX31|saida_MUX[2]~0_combout\ & (\BancoRegistradores|registrador~1768_combout\ & \MUX31|saida_MUX[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[2]~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1768_combout\,
	datac => \MUX31|ALT_INV_saida_MUX[0]~2_combout\,
	combout => \BancoRegistradores|registrador~1778_combout\);

\BancoRegistradores|registrador~1779\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1779_combout\ = (\MUX31|saida_MUX[3]~3_combout\ & (\MUX31|saida_MUX[1]~1_combout\ & \BancoRegistradores|registrador~1778_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1778_combout\,
	combout => \BancoRegistradores|registrador~1779_combout\);

\BancoRegistradores|registrador~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~424_q\);

\BancoRegistradores|registrador~1780\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1780_combout\ = (\MUX31|saida_MUX[3]~3_combout\ & (!\MUX31|saida_MUX[1]~1_combout\ & \BancoRegistradores|registrador~1778_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1778_combout\,
	combout => \BancoRegistradores|registrador~1780_combout\);

\BancoRegistradores|registrador~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~488_q\);

\BancoRegistradores|registrador~1108\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1108_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~488_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~456_q\ ) 
-- ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~424_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010111111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~456_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~424_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~488_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1108_combout\);

\BancoRegistradores|registrador~1781\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1781_combout\ = (!\MUX31|saida_MUX[2]~0_combout\ & (!\MUX31|saida_MUX[3]~3_combout\ & (\BancoRegistradores|registrador~1768_combout\ & \BancoRegistradores|registrador~1769_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[2]~0_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1768_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1769_combout\,
	combout => \BancoRegistradores|registrador~1781_combout\);

\BancoRegistradores|registrador~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~200_q\);

\BancoRegistradores|registrador~1782\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1782_combout\ = (!\MUX31|saida_MUX[3]~3_combout\ & (\MUX31|saida_MUX[1]~1_combout\ & \BancoRegistradores|registrador~1778_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1778_combout\,
	combout => \BancoRegistradores|registrador~1782_combout\);

\BancoRegistradores|registrador~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~168_q\);

\BancoRegistradores|registrador~1783\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1783_combout\ = (!\MUX31|saida_MUX[3]~3_combout\ & (!\MUX31|saida_MUX[1]~1_combout\ & \BancoRegistradores|registrador~1778_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1778_combout\,
	combout => \BancoRegistradores|registrador~1783_combout\);

\BancoRegistradores|registrador~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~232_q\);

\BancoRegistradores|registrador~1109\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1109_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~232_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~200_q\ ) 
-- ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~168_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011101010101010101011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~200_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~168_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~232_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1109_combout\);

\BancoRegistradores|registrador~1110\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1110_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~1108_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- !\BancoRegistradores|registrador~1109_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~1106_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- !\BancoRegistradores|registrador~1107_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1106_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1107_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1108_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1109_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1110_combout\);

\BancoRegistradores|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|Equal1~0_combout\ = ( \PC|DOUT\(7) & ( \PC|DOUT\(5) ) ) # ( !\PC|DOUT\(7) & ( \PC|DOUT\(5) & ( !\PC|DOUT\(6) $ (((!\PC|DOUT\(4)) # ((!\PC|DOUT\(3)) # (!\PC|DOUT\(2))))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(5) ) ) # ( !\PC|DOUT\(7) & ( 
-- !\PC|DOUT\(5) & ( ((!\PC|DOUT\(3) & ((!\PC|DOUT\(4)) # (\PC|DOUT\(2))))) # (\PC|DOUT\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010111110101111111111111111101010101010101101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(6),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \BancoRegistradores|Equal1~0_combout\);

\ROM|memROM~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~31_combout\ = ( \PC|DOUT\(4) & ( \PC|DOUT\(6) & ( (\PC|DOUT\(5) & (!\PC|DOUT\(7) & (\PC|DOUT\(2) & \PC|DOUT\(3)))) ) ) ) # ( !\PC|DOUT\(4) & ( !\PC|DOUT\(6) & ( (\PC|DOUT\(5) & (!\PC|DOUT\(7) & (!\PC|DOUT\(2) & !\PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(3),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~31_combout\);

\ROM|memROM~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~16_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (\PC|DOUT\(2) & (\PC|DOUT\(3) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~16_combout\);

\ROM|memROM~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~17_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (\PC|DOUT\(2) & (\PC|DOUT\(3) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(2) & ((!\PC|DOUT\(3) & (\PC|DOUT\(4))) # (\PC|DOUT\(3) & 
-- ((!\PC|DOUT\(5)))))) # (\PC|DOUT\(2) & (!\PC|DOUT\(4) & (!\PC|DOUT\(3) $ (!\PC|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101001001000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~17_combout\);

\BancoRegistradores|registrador~1800\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1800_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\ROM|memROM~17_combout\) # (\BancoRegistradores|registrador~104_q\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~40_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~72_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~72_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~104_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~40_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1800_combout\);

\BancoRegistradores|registrador~1111\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1111_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1800_combout\ ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1800_combout\ & ( (!\ROM|memROM~31_combout\) # 
-- (\BancoRegistradores|registrador~200_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1800_combout\ & ( (\BancoRegistradores|registrador~232_q\ & \ROM|memROM~31_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( 
-- !\BancoRegistradores|registrador~1800_combout\ & ( (!\BancoRegistradores|registrador~168_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000011001111111111010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~200_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~232_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~168_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1800_combout\,
	combout => \BancoRegistradores|registrador~1111_combout\);

\BancoRegistradores|registrador~1804\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1804_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\ROM|memROM~17_combout\) # (\BancoRegistradores|registrador~360_q\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~296_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~328_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~328_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~360_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~296_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1804_combout\);

\BancoRegistradores|registrador~1115\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1115_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1804_combout\ ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1804_combout\ & ( (!\BancoRegistradores|registrador~456_q\) # 
-- (!\ROM|memROM~31_combout\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1804_combout\ & ( (\BancoRegistradores|registrador~488_q\ & \ROM|memROM~31_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( 
-- !\BancoRegistradores|registrador~1804_combout\ & ( (!\BancoRegistradores|registrador~424_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000011001111111111101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~456_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~488_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~424_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1804_combout\,
	combout => \BancoRegistradores|registrador~1115_combout\);

\BancoRegistradores|registrador~2280\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2280_combout\ = (\UC|Equal12~0_combout\ & ((!\ROM|memROM~27_combout\) # (\UC|palavraControle[7]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110101000000001111010100000000111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \UC|ALT_INV_Equal12~0_combout\,
	combout => \BancoRegistradores|registrador~2280_combout\);

\BancoRegistradores|registrador~2281\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2281_combout\ = (!\MUX31|saida_MUX[3]~3_combout\ & (\UC|palavraControle[5]~4_combout\ & (\BancoRegistradores|registrador~1769_combout\ & !\BancoRegistradores|registrador~2280_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \UC|ALT_INV_palavraControle[5]~4_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1769_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~2280_combout\,
	combout => \BancoRegistradores|registrador~2281_combout\);

\BancoRegistradores|registrador~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~712_q\);

\BancoRegistradores|registrador~2282\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2282_combout\ = (\UC|palavraControle[5]~4_combout\ & (!\MUX31|saida_MUX[1]~1_combout\ & !\MUX31|saida_MUX[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[5]~4_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \MUX31|ALT_INV_saida_MUX[0]~2_combout\,
	combout => \BancoRegistradores|registrador~2282_combout\);

\BancoRegistradores|registrador~2283\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2283_combout\ = (!\MUX31|saida_MUX[3]~3_combout\ & (!\BancoRegistradores|registrador~2280_combout\ & \BancoRegistradores|registrador~2282_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~2280_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~2282_combout\,
	combout => \BancoRegistradores|registrador~2283_combout\);

\BancoRegistradores|registrador~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~776_q\);

\BancoRegistradores|registrador~2284\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2284_combout\ = (\UC|palavraControle[5]~4_combout\ & \MUX31|saida_MUX[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[5]~4_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[0]~2_combout\,
	combout => \BancoRegistradores|registrador~2284_combout\);

\BancoRegistradores|registrador~2287\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2287_combout\ = (!\MUX31|saida_MUX[3]~3_combout\ & (!\MUX31|saida_MUX[1]~1_combout\ & (!\BancoRegistradores|registrador~2280_combout\ & \BancoRegistradores|registrador~2284_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~2280_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~2284_combout\,
	combout => \BancoRegistradores|registrador~2287_combout\);

\BancoRegistradores|registrador~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~744_q\);

\BancoRegistradores|registrador~1808\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1808_combout\ = ( \PC|DOUT\(7) & ( \PC|DOUT\(6) ) ) # ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(6) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (((!\PC|DOUT\(5)) # (\PC|DOUT\(4))) # (\PC|DOUT\(3))) 
-- # (\PC|DOUT\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \BancoRegistradores|registrador~1808_combout\);

\BancoRegistradores|registrador~2285\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2285_combout\ = (\MUX31|saida_MUX[1]~1_combout\ & \BancoRegistradores|registrador~2284_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~2284_combout\,
	combout => \BancoRegistradores|registrador~2285_combout\);

\BancoRegistradores|registrador~2286\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2286_combout\ = (!\MUX31|saida_MUX[3]~3_combout\ & (!\BancoRegistradores|registrador~2280_combout\ & \BancoRegistradores|registrador~2285_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~2280_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~2285_combout\,
	combout => \BancoRegistradores|registrador~2286_combout\);

\BancoRegistradores|registrador~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~680_q\);

\BancoRegistradores|registrador~1119\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1119_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1808_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1808_combout\ & 
-- ((\BancoRegistradores|registrador~680_q\))) # (\BancoRegistradores|registrador~1808_combout\ & (\BancoRegistradores|registrador~712_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1808_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1808_combout\ & ((\BancoRegistradores|registrador~744_q\))) # (\BancoRegistradores|registrador~1808_combout\ & 
-- (\BancoRegistradores|registrador~776_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~712_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~776_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~744_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1808_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~680_q\,
	combout => \BancoRegistradores|registrador~1119_combout\);

\BancoRegistradores|registrador~2288\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2288_combout\ = (\MUX31|saida_MUX[3]~3_combout\ & (\UC|palavraControle[5]~4_combout\ & (\BancoRegistradores|registrador~1769_combout\ & !\BancoRegistradores|registrador~2280_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \UC|ALT_INV_palavraControle[5]~4_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1769_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~2280_combout\,
	combout => \BancoRegistradores|registrador~2288_combout\);

\BancoRegistradores|registrador~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~968_q\);

\BancoRegistradores|registrador~2289\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2289_combout\ = (\MUX31|saida_MUX[3]~3_combout\ & (!\BancoRegistradores|registrador~2280_combout\ & \BancoRegistradores|registrador~2282_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~2280_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~2282_combout\,
	combout => \BancoRegistradores|registrador~2289_combout\);

\BancoRegistradores|registrador~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1032_q\);

\BancoRegistradores|registrador~2291\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2291_combout\ = (\MUX31|saida_MUX[3]~3_combout\ & (!\MUX31|saida_MUX[1]~1_combout\ & (!\BancoRegistradores|registrador~2280_combout\ & \BancoRegistradores|registrador~2284_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \MUX31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~2280_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~2284_combout\,
	combout => \BancoRegistradores|registrador~2291_combout\);

\BancoRegistradores|registrador~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1000_q\);

\BancoRegistradores|registrador~1812\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1812_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (\PC|DOUT\(2) & (\PC|DOUT\(3) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \BancoRegistradores|registrador~1812_combout\);

\BancoRegistradores|registrador~2290\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2290_combout\ = (\MUX31|saida_MUX[3]~3_combout\ & (!\BancoRegistradores|registrador~2280_combout\ & \BancoRegistradores|registrador~2285_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~2280_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~2285_combout\,
	combout => \BancoRegistradores|registrador~2290_combout\);

\BancoRegistradores|registrador~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~1_sumout\,
	asdata => \MUXUlaRam|saida_MUX[2]~0_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~936_q\);

\BancoRegistradores|registrador~1123\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1123_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1812_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1812_combout\ & 
-- ((\BancoRegistradores|registrador~936_q\))) # (\BancoRegistradores|registrador~1812_combout\ & (\BancoRegistradores|registrador~968_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1812_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1812_combout\ & ((\BancoRegistradores|registrador~1000_q\))) # (\BancoRegistradores|registrador~1812_combout\ & 
-- (\BancoRegistradores|registrador~1032_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~968_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1032_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1000_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1812_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~936_q\,
	combout => \BancoRegistradores|registrador~1123_combout\);

\ROM|memROM~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~15_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (\PC|DOUT\(2) & (\PC|DOUT\(3) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(4) & (((\PC|DOUT\(5)) # (\PC|DOUT\(3))))) # (\PC|DOUT\(4) & 
-- ((!\PC|DOUT\(2)) # (!\PC|DOUT\(3) $ (!\PC|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101111111110000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~15_combout\);

\BancoRegistradores|registrador~1127\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1127_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1123_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1119_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1115_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1111_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1111_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1115_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1119_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1123_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1127_combout\);

\BancoRegistradores|saidaA[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[2]~1_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1127_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1127_combout\,
	combout => \BancoRegistradores|saidaA[2]~1_combout\);

\BancoRegistradores|registrador~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~967_q\);

\BancoRegistradores|registrador~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1031_q\);

\BancoRegistradores|registrador~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~999_q\);

\BancoRegistradores|registrador~1796\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1796_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (\PC|DOUT\(2) & (\PC|DOUT\(3) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \BancoRegistradores|registrador~1796_combout\);

\BancoRegistradores|registrador~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~935_q\);

\BancoRegistradores|registrador~1101\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1101_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1796_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1796_combout\ & 
-- ((\BancoRegistradores|registrador~935_q\))) # (\BancoRegistradores|registrador~1796_combout\ & (\BancoRegistradores|registrador~967_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1796_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1796_combout\ & ((\BancoRegistradores|registrador~999_q\))) # (\BancoRegistradores|registrador~1796_combout\ & 
-- (\BancoRegistradores|registrador~1031_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~967_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1031_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~999_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1796_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~935_q\,
	combout => \BancoRegistradores|registrador~1101_combout\);

\BancoRegistradores|registrador~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~711_q\);

\BancoRegistradores|registrador~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~775_q\);

\BancoRegistradores|registrador~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~743_q\);

\BancoRegistradores|registrador~1792\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1792_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (\PC|DOUT\(2) & (\PC|DOUT\(3) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \BancoRegistradores|registrador~1792_combout\);

\BancoRegistradores|registrador~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~679_q\);

\BancoRegistradores|registrador~1097\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1097_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1792_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1792_combout\ & 
-- ((\BancoRegistradores|registrador~679_q\))) # (\BancoRegistradores|registrador~1792_combout\ & (\BancoRegistradores|registrador~711_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1792_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1792_combout\ & ((\BancoRegistradores|registrador~743_q\))) # (\BancoRegistradores|registrador~1792_combout\ & 
-- (\BancoRegistradores|registrador~775_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~711_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~775_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~743_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1792_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~679_q\,
	combout => \BancoRegistradores|registrador~1097_combout\);

\MUXUlaRam|saida_MUX[1]~7_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[1]~7_wirecell_combout\ = !\MUXUlaRam|saida_MUX[1]~7_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXUlaRam|ALT_INV_saida_MUX[1]~7_combout\,
	combout => \MUXUlaRam|saida_MUX[1]~7_wirecell_combout\);

\BancoRegistradores|registrador~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[1]~_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[1]~7_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~455_q\);

\BancoRegistradores|registrador~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[1]~_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[1]~7_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~487_q\);

\BancoRegistradores|registrador~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~423_q\);

\BancoRegistradores|registrador~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[1]~_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[1]~7_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~359_q\);

\BancoRegistradores|registrador~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~295_q\);

\BancoRegistradores|registrador~1788\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1788_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (!\BancoRegistradores|registrador~359_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~295_q\))) # 
-- (\ROM|memROM~17_combout\ & (!\BancoRegistradores|registrador~327_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010110011000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~327_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~359_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~295_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1788_combout\);

\BancoRegistradores|registrador~1093\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1093_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1788_combout\ ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1788_combout\ & ( (!\BancoRegistradores|registrador~455_q\) # 
-- (!\ROM|memROM~31_combout\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1788_combout\ & ( (!\BancoRegistradores|registrador~487_q\ & \ROM|memROM~31_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( 
-- !\BancoRegistradores|registrador~1788_combout\ & ( (\BancoRegistradores|registrador~423_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001100110011111111101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~455_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~487_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~423_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1788_combout\,
	combout => \BancoRegistradores|registrador~1093_combout\);

\BancoRegistradores|registrador~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~199_q\);

\BancoRegistradores|registrador~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[1]~_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[1]~7_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~231_q\);

\BancoRegistradores|registrador~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~167_q\);

\BancoRegistradores|registrador~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~71_q\);

\BancoRegistradores|registrador~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[1]~_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[1]~7_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~103_q\);

\BancoRegistradores|registrador~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(1),
	asdata => \MUXUlaRam|saida_MUX[1]~7_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~39_q\);

\BancoRegistradores|registrador~1784\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1784_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (!\BancoRegistradores|registrador~103_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~39_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~71_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101110011000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~71_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~103_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~39_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1784_combout\);

\BancoRegistradores|registrador~1089\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1089_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1784_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1784_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~199_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1784_combout\ & ( (!\BancoRegistradores|registrador~231_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1784_combout\ & ( (\BancoRegistradores|registrador~167_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001100110011111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~199_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~231_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~167_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1784_combout\,
	combout => \BancoRegistradores|registrador~1089_combout\);

\BancoRegistradores|saidaA[1]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[1]~31_combout\ = ( !\ROM|memROM~16_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & ((!\ROM|memROM~15_combout\ & (\BancoRegistradores|registrador~1089_combout\)) # (\ROM|memROM~15_combout\ & 
-- (((\BancoRegistradores|registrador~1093_combout\)))))) ) ) # ( \ROM|memROM~16_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & ((!\ROM|memROM~15_combout\ & (((\BancoRegistradores|registrador~1097_combout\)))) # (\ROM|memROM~15_combout\ & 
-- (\BancoRegistradores|registrador~1101_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000001000000000101000101000101010001010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \ROM|ALT_INV_memROM~15_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1101_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1097_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1093_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~1089_combout\,
	combout => \BancoRegistradores|saidaA[1]~31_combout\);

\ROM|memROM~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~18_combout\ = (\ROM|memROM~1_combout\ & \ROM|memROM~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~2_combout\,
	combout => \ROM|memROM~18_combout\);

\ulaUC|ulaOp[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp[1]~3_combout\ = ( \ulaUC|ulaOp~2_combout\ & ( (\UC|palavraControle[3]~0_combout\ & (\UC|palavraControle[2]~1_combout\ & \UC|palavraControle[4]~2_combout\)) ) ) # ( !\ulaUC|ulaOp~2_combout\ & ( (!\ulaUC|ulaOp~1_combout\ & 
-- (!\UC|palavraControle[3]~0_combout\ $ (((!\UC|palavraControle[2]~1_combout\ & !\UC|palavraControle[4]~2_combout\))))) # (\ulaUC|ulaOp~1_combout\ & (\UC|palavraControle[3]~0_combout\ & (\UC|palavraControle[2]~1_combout\ & 
-- \UC|palavraControle[4]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101000000001000000010000000101101010000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[3]~0_combout\,
	datab => \UC|ALT_INV_palavraControle[2]~1_combout\,
	datac => \UC|ALT_INV_palavraControle[4]~2_combout\,
	datad => \ulaUC|ALT_INV_ulaOp~1_combout\,
	datae => \ulaUC|ALT_INV_ulaOp~2_combout\,
	combout => \ulaUC|ulaOp[1]~3_combout\);

\ulaUC|ulaOp[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp[2]~5_combout\ = ( \ulaUC|ulaOp~4_combout\ & ( \ulaUC|ulaOp[2]~12_combout\ & ( (!\ulaUC|ulaOp~1_combout\ & ((!\UC|palavraControle[3]~0_combout\) # (!\UC|palavraControle[4]~2_combout\))) ) ) ) # ( !\ulaUC|ulaOp~4_combout\ & ( 
-- \ulaUC|ulaOp[2]~12_combout\ & ( (!\ulaUC|ulaOp~1_combout\ & ((!\UC|palavraControle[3]~0_combout\) # (!\UC|palavraControle[4]~2_combout\))) ) ) ) # ( \ulaUC|ulaOp~4_combout\ & ( !\ulaUC|ulaOp[2]~12_combout\ & ( (!\ulaUC|ulaOp~1_combout\ & 
-- ((!\UC|palavraControle[3]~0_combout\) # ((!\UC|palavraControle[2]~1_combout\) # (!\UC|palavraControle[4]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111100000000011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[3]~0_combout\,
	datab => \UC|ALT_INV_palavraControle[2]~1_combout\,
	datac => \UC|ALT_INV_palavraControle[4]~2_combout\,
	datad => \ulaUC|ALT_INV_ulaOp~1_combout\,
	datae => \ulaUC|ALT_INV_ulaOp~4_combout\,
	dataf => \ulaUC|ALT_INV_ulaOp[2]~12_combout\,
	combout => \ulaUC|ulaOp[2]~5_combout\);

\ulaUC|ulaOp[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ulaUC|ulaOp[0]~6_combout\ = ( \ulaUC|ulaOp~11_combout\ & ( \ulaUC|ulaOp[0]~10_combout\ & ( (!\ulaUC|Equal13~0_combout\ & (!\ulaUC|ulaOp~1_combout\ & (!\ulaUC|ulaOp~4_combout\ & !\ulaUC|ulaOp[2]~12_combout\))) ) ) ) # ( !\ulaUC|ulaOp~11_combout\ & ( 
-- \ulaUC|ulaOp[0]~10_combout\ & ( (!\ulaUC|Equal13~0_combout\ & (!\ulaUC|ulaOp~1_combout\ & (!\ulaUC|ulaOp~4_combout\ & !\ulaUC|ulaOp[2]~12_combout\))) ) ) ) # ( \ulaUC|ulaOp~11_combout\ & ( !\ulaUC|ulaOp[0]~10_combout\ & ( (!\ulaUC|Equal13~0_combout\ & 
-- (!\ulaUC|ulaOp~1_combout\ & (!\ulaUC|ulaOp~4_combout\ & !\ulaUC|ulaOp[2]~12_combout\))) ) ) ) # ( !\ulaUC|ulaOp~11_combout\ & ( !\ulaUC|ulaOp[0]~10_combout\ & ( (((!\ulaUC|ulaOp~4_combout\) # (\ulaUC|ulaOp[2]~12_combout\)) # (\ulaUC|ulaOp~1_combout\)) # 
-- (\ulaUC|Equal13~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111111111100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_Equal13~0_combout\,
	datab => \ulaUC|ALT_INV_ulaOp~1_combout\,
	datac => \ulaUC|ALT_INV_ulaOp~4_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[2]~12_combout\,
	datae => \ulaUC|ALT_INV_ulaOp~11_combout\,
	dataf => \ulaUC|ALT_INV_ulaOp[0]~10_combout\,
	combout => \ulaUC|ulaOp[0]~6_combout\);

\ULA|saida[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[0]~0_combout\ = (!\ulaUC|ulaOp~13_combout\ & (!\ulaUC|ulaOp[2]~5_combout\ & ((!\ulaUC|ulaOp[1]~3_combout\) # (\ulaUC|ulaOp[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000010000000101000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_ulaOp~13_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[1]~3_combout\,
	datac => \ulaUC|ALT_INV_ulaOp[2]~5_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[0]~6_combout\,
	combout => \ULA|saida[0]~0_combout\);

\ULA|saidaSignal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saidaSignal~0_combout\ = (!\ulaUC|ulaOp~13_combout\ & (!\ulaUC|ulaOp[1]~3_combout\ & (\ulaUC|ulaOp[2]~5_combout\ & \ulaUC|ulaOp[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_ulaOp~13_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[1]~3_combout\,
	datac => \ulaUC|ALT_INV_ulaOp[2]~5_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[0]~6_combout\,
	combout => \ULA|saidaSignal~0_combout\);

\BancoRegistradores|registrador~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~326_q\);

\BancoRegistradores|registrador~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~294_q\);

\MUXUlaRam|saida_MUX[0]~6_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[0]~6_wirecell_combout\ = !\MUXUlaRam|saida_MUX[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXUlaRam|ALT_INV_saida_MUX[0]~6_combout\,
	combout => \MUXUlaRam|saida_MUX[0]~6_wirecell_combout\);

\BancoRegistradores|registrador~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[0]~_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[0]~6_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~358_q\);

\BancoRegistradores|registrador~1079\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1079_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~358_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~326_q\ ) 
-- ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~294_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010111111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~326_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~294_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~358_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1079_combout\);

\BancoRegistradores|registrador~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[0]~_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[0]~6_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~70_q\);

\BancoRegistradores|registrador~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~38_q\);

\BancoRegistradores|registrador~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~102_q\);

\BancoRegistradores|registrador~1080\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1080_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~102_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~70_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~38_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010101010101010111111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~70_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~38_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~102_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1080_combout\);

\BancoRegistradores|registrador~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~454_q\);

\BancoRegistradores|registrador~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[0]~_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[0]~6_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~422_q\);

\BancoRegistradores|registrador~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~486_q\);

\BancoRegistradores|registrador~1081\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1081_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~486_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~454_q\ ) 
-- ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~422_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011101010101010101011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~454_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~422_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~486_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1081_combout\);

\BancoRegistradores|registrador~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~166_q\);

\BancoRegistradores|registrador~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~230_q\);

\BancoRegistradores|registrador~1082\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1082_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~230_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~198_q\ ) 
-- ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~166_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010101010101010111111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~198_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~166_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~230_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1082_combout\);

\BancoRegistradores|registrador~1083\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1083_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~1081_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- !\BancoRegistradores|registrador~1082_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1079_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- !\BancoRegistradores|registrador~1080_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010101010101010111111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1079_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1080_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1081_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1082_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1083_combout\);

\MUXRegImed|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[0]~0_combout\ = (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1083_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~18_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100010001110100010001000111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~18_combout\,
	datab => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1083_combout\,
	combout => \MUXRegImed|saida_MUX[0]~0_combout\);

\ULA|saidaSignal~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saidaSignal~1_combout\ = ( \BancoRegistradores|saidaA[0]~0_combout\ & ( \MUXRegImed|saida_MUX[0]~0_combout\ & ( (!\ulaUC|ulaOp~13_combout\ & (!\ulaUC|ulaOp[0]~6_combout\ & ((\ulaUC|ulaOp[2]~5_combout\) # (\ulaUC|ulaOp[1]~3_combout\)))) ) ) ) # ( 
-- !\BancoRegistradores|saidaA[0]~0_combout\ & ( \MUXRegImed|saida_MUX[0]~0_combout\ & ( ((!\ulaUC|ulaOp[2]~5_combout\) # (\ulaUC|ulaOp[1]~3_combout\)) # (\ulaUC|ulaOp~13_combout\) ) ) ) # ( \BancoRegistradores|saidaA[0]~0_combout\ & ( 
-- !\MUXRegImed|saida_MUX[0]~0_combout\ & ( (!\ulaUC|ulaOp~13_combout\ & (!\ulaUC|ulaOp[1]~3_combout\ & (\ulaUC|ulaOp[2]~5_combout\ & !\ulaUC|ulaOp[0]~6_combout\))) ) ) ) # ( !\BancoRegistradores|saidaA[0]~0_combout\ & ( !\MUXRegImed|saida_MUX[0]~0_combout\ 
-- & ( (!\ulaUC|ulaOp[2]~5_combout\ $ (((\ulaUC|ulaOp[1]~3_combout\ & !\ulaUC|ulaOp[0]~6_combout\)))) # (\ulaUC|ulaOp~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101011111110101000010000000000011110111111101110010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_ulaOp~13_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[1]~3_combout\,
	datac => \ulaUC|ALT_INV_ulaOp[2]~5_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[0]~6_combout\,
	datae => \BancoRegistradores|ALT_INV_saidaA[0]~0_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA|saidaSignal~1_combout\);

\ULA|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~1_sumout\ = SUM(( !\BancoRegistradores|saidaA[0]~0_combout\ ) + ( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1083_combout\)))) # (\UC|palavraControle[7]~3_combout\ & 
-- (((\ROM|memROM~18_combout\)))) ) + ( !VCC ))
-- \ULA|Add0~2\ = CARRY(( !\BancoRegistradores|saidaA[0]~0_combout\ ) + ( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1083_combout\)))) # (\UC|palavraControle[7]~3_combout\ & 
-- (((\ROM|memROM~18_combout\)))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100111001000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~18_combout\,
	datad => \BancoRegistradores|ALT_INV_saidaA[0]~0_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1083_combout\,
	cin => GND,
	sumout => \ULA|Add0~1_sumout\,
	cout => \ULA|Add0~2\);

\ULA|Add1~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~130_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \ULA|Add1~130_cout\);

\ULA|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~5_sumout\ = SUM(( !\BancoRegistradores|saidaA[0]~0_combout\ ) + ( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1083_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & 
-- (!\ROM|memROM~18_combout\)) ) + ( \ULA|Add1~130_cout\ ))
-- \ULA|Add1~6\ = CARRY(( !\BancoRegistradores|saidaA[0]~0_combout\ ) + ( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1083_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & 
-- (!\ROM|memROM~18_combout\)) ) + ( \ULA|Add1~130_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011011000100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~18_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_saidaA[0]~0_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1083_combout\,
	cin => \ULA|Add1~130_cout\,
	sumout => \ULA|Add1~5_sumout\,
	cout => \ULA|Add1~6\);

\ULA|saida[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[0]~1_combout\ = ( \ULA|Add1~5_sumout\ & ( (\ULA|Equal6~0_combout\ & (!\ulaUC|ulaOp[2]~5_combout\ & ((!\ulaUC|ulaOp[0]~6_combout\) # (\ULA|Add0~1_sumout\)))) ) ) # ( !\ULA|Add1~5_sumout\ & ( (\ULA|Equal6~0_combout\ & (!\ulaUC|ulaOp[2]~5_combout\ 
-- & (\ulaUC|ulaOp[0]~6_combout\ & \ULA|Add0~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100010000000100010000000000000001000100000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal6~0_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[2]~5_combout\,
	datac => \ulaUC|ALT_INV_ulaOp[0]~6_combout\,
	datad => \ULA|ALT_INV_Add0~1_sumout\,
	datae => \ULA|ALT_INV_Add1~5_sumout\,
	combout => \ULA|saida[0]~1_combout\);

\MUXUlaRam|saida_MUX[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[0]~6_combout\ = ( \ULA|saidaSignal~1_combout\ & ( \ULA|saida[0]~1_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|saidaSignal~1_combout\ & ( \ULA|saida[0]~1_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( 
-- \ULA|saidaSignal~1_combout\ & ( !\ULA|saida[0]~1_combout\ & ( (!\UC|Equal10~0_combout\ & !\ULA|saida[0]~0_combout\) ) ) ) # ( !\ULA|saidaSignal~1_combout\ & ( !\ULA|saida[0]~1_combout\ & ( (!\UC|Equal10~0_combout\ & (\ULA|Add1~1_sumout\ & 
-- (!\ULA|saida[0]~0_combout\ & \ULA|saidaSignal~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000101000001010000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Add1~1_sumout\,
	datac => \ULA|ALT_INV_saida[0]~0_combout\,
	datad => \ULA|ALT_INV_saidaSignal~0_combout\,
	datae => \ULA|ALT_INV_saidaSignal~1_combout\,
	dataf => \ULA|ALT_INV_saida[0]~1_combout\,
	combout => \MUXUlaRam|saida_MUX[0]~6_combout\);

\MUXJMPR|saida_MUX[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[0]~6_combout\ = (\ulaUC|selJMPR~combout\ & \MUXUlaRam|saida_MUX[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_selJMPR~combout\,
	datab => \MUXUlaRam|ALT_INV_saida_MUX[0]~6_combout\,
	combout => \MUXJMPR|saida_MUX[0]~6_combout\);

\PC|DOUT[18]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|DOUT[18]~0_combout\ = ( \ROM|memROM~10_combout\ & ( (!\ROM|memROM~1_combout\ & (!\ROM|memROM~7_combout\ & \ROM|memROM~8_combout\)) ) ) # ( !\ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & (\ROM|memROM~8_combout\ & ((!\ROM|memROM~1_combout\) # 
-- (!\ROM|memROM~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100000000000001110000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~6_combout\,
	datac => \ROM|ALT_INV_memROM~7_combout\,
	datad => \ROM|ALT_INV_memROM~8_combout\,
	dataf => \ROM|ALT_INV_memROM~10_combout\,
	combout => \PC|DOUT[18]~0_combout\);

\PC|DOUT[18]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|DOUT[18]~2_combout\ = ( \ulaUC|selJMPR~1_combout\ & ( \PC|DOUT[18]~0_combout\ ) ) # ( !\ulaUC|selJMPR~1_combout\ & ( \PC|DOUT[18]~0_combout\ ) ) # ( !\ulaUC|selJMPR~1_combout\ & ( !\PC|DOUT[18]~0_combout\ & ( (\ROM|memROM~0_combout\ & 
-- (!\ulaUC|ulaOp[2]~0_combout\ & (!\ROM|memROM~5_combout\ & \ulaUC|selJMPR~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~0_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[2]~0_combout\,
	datac => \ROM|ALT_INV_memROM~5_combout\,
	datad => \ulaUC|ALT_INV_selJMPR~0_combout\,
	datae => \ulaUC|ALT_INV_selJMPR~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~0_combout\,
	combout => \PC|DOUT[18]~2_combout\);

\PC|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[0]~6_combout\,
	ena => \PC|DOUT[18]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(0));

\PC|DOUT[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|DOUT[0]~_wirecell_combout\ = !\PC|DOUT\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(0),
	combout => \PC|DOUT[0]~_wirecell_combout\);

\BancoRegistradores|registrador~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[0]~_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[0]~6_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~198_q\);

\BancoRegistradores|registrador~1752\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1752_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\ROM|memROM~17_combout\) # (\BancoRegistradores|registrador~102_q\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~38_q\))) # 
-- (\ROM|memROM~17_combout\ & (!\BancoRegistradores|registrador~70_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010001100111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~70_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~102_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~38_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1752_combout\);

\BancoRegistradores|registrador~1062\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1062_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1752_combout\ ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1752_combout\ & ( (!\BancoRegistradores|registrador~198_q\) # 
-- (!\ROM|memROM~31_combout\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1752_combout\ & ( (\BancoRegistradores|registrador~230_q\ & \ROM|memROM~31_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( 
-- !\BancoRegistradores|registrador~1752_combout\ & ( (\BancoRegistradores|registrador~166_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~198_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~230_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~166_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1752_combout\,
	combout => \BancoRegistradores|registrador~1062_combout\);

\BancoRegistradores|registrador~1756\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1756_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (!\BancoRegistradores|registrador~358_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~294_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~326_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101110011000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~326_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~358_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~294_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1756_combout\);

\BancoRegistradores|registrador~1066\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1066_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1756_combout\ ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1756_combout\ & ( (!\ROM|memROM~31_combout\) # 
-- (\BancoRegistradores|registrador~454_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1756_combout\ & ( (\BancoRegistradores|registrador~486_q\ & \ROM|memROM~31_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( 
-- !\BancoRegistradores|registrador~1756_combout\ & ( (!\BancoRegistradores|registrador~422_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000011001111111111010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~454_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~486_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~422_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1756_combout\,
	combout => \BancoRegistradores|registrador~1066_combout\);

\BancoRegistradores|registrador~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~710_q\);

\BancoRegistradores|registrador~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~774_q\);

\BancoRegistradores|registrador~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~742_q\);

\BancoRegistradores|registrador~1760\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1760_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1760_combout\);

\BancoRegistradores|registrador~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~678_q\);

\BancoRegistradores|registrador~1070\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1070_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1760_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1760_combout\ & 
-- ((\BancoRegistradores|registrador~678_q\))) # (\BancoRegistradores|registrador~1760_combout\ & (\BancoRegistradores|registrador~710_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1760_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1760_combout\ & ((\BancoRegistradores|registrador~742_q\))) # (\BancoRegistradores|registrador~1760_combout\ & 
-- (\BancoRegistradores|registrador~774_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~710_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~774_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~742_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1760_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~678_q\,
	combout => \BancoRegistradores|registrador~1070_combout\);

\BancoRegistradores|registrador~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~966_q\);

\BancoRegistradores|registrador~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1030_q\);

\BancoRegistradores|registrador~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~998_q\);

\BancoRegistradores|registrador~1764\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1764_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1764_combout\);

\BancoRegistradores|registrador~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT\(0),
	asdata => \MUXUlaRam|saida_MUX[0]~6_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~934_q\);

\BancoRegistradores|registrador~1074\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1074_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1764_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1764_combout\ & 
-- ((\BancoRegistradores|registrador~934_q\))) # (\BancoRegistradores|registrador~1764_combout\ & (\BancoRegistradores|registrador~966_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1764_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1764_combout\ & ((\BancoRegistradores|registrador~998_q\))) # (\BancoRegistradores|registrador~1764_combout\ & 
-- (\BancoRegistradores|registrador~1030_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~966_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1030_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~998_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1764_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~934_q\,
	combout => \BancoRegistradores|registrador~1074_combout\);

\BancoRegistradores|registrador~1078\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1078_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1074_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1070_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1066_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1062_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1062_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1066_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1070_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1074_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1078_combout\);

\BancoRegistradores|saidaA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[0]~0_combout\ = (!\BancoRegistradores|registrador~1078_combout\) # (\BancoRegistradores|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1078_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	combout => \BancoRegistradores|saidaA[0]~0_combout\);

\ULA|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~5_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1088_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~13_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[1]~31_combout\ ) + ( \ULA|Add0~2\ ))
-- \ULA|Add0~6\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1088_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~13_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[1]~31_combout\ ) + ( \ULA|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~13_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1088_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[1]~31_combout\,
	cin => \ULA|Add0~2\,
	sumout => \ULA|Add0~5_sumout\,
	cout => \ULA|Add0~6\);

\ULA|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~9_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1088_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~13_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[1]~31_combout\ ) + ( \ULA|Add1~6\ ))
-- \ULA|Add1~10\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1088_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~13_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[1]~31_combout\ ) + ( \ULA|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~13_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1088_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[1]~31_combout\,
	cin => \ULA|Add1~6\,
	sumout => \ULA|Add1~9_sumout\,
	cout => \ULA|Add1~10\);

\MUXRegImed|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[1]~1_combout\ = (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1088_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~13_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100010001110100010001000111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~13_combout\,
	datab => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1088_combout\,
	combout => \MUXRegImed|saida_MUX[1]~1_combout\);

\ULA|saida[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[3]~8_combout\ = (!\ulaUC|ulaOp[2]~5_combout\ & (!\ULA|saida[4]~3_combout\ & (\ULA|saida[4]~4_combout\ & \ULA|saida[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_ulaOp[2]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~3_combout\,
	datac => \ULA|ALT_INV_saida[4]~4_combout\,
	datad => \ULA|ALT_INV_saida[4]~6_combout\,
	combout => \ULA|saida[3]~8_combout\);

\ULA|saida[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[3]~9_combout\ = (!\ULA|saida[8]~5_combout\ & !\ULA|saida[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	combout => \ULA|saida[3]~9_combout\);

\BancoRegistradores|registrador~1105\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1105_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1101_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1097_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1093_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1089_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1089_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1093_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1097_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1101_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1105_combout\);

\ULA|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal0~0_combout\ = (!\ulaUC|ulaOp~13_combout\ & (\ulaUC|ulaOp[1]~3_combout\ & (\ulaUC|ulaOp[2]~5_combout\ & !\ulaUC|ulaOp[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_ulaOp~13_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[1]~3_combout\,
	datac => \ulaUC|ALT_INV_ulaOp[2]~5_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[0]~6_combout\,
	combout => \ULA|Equal0~0_combout\);

\ULA|saida[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~10_combout\ = (!\ulaUC|ulaOp~13_combout\ & (\ulaUC|ulaOp[2]~5_combout\ & (!\ulaUC|ulaOp[1]~3_combout\ $ (\ulaUC|ulaOp[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000010000010000000001000001000000000100000100000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_ulaOp~13_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[1]~3_combout\,
	datac => \ulaUC|ALT_INV_ulaOp[2]~5_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[0]~6_combout\,
	combout => \ULA|saida[4]~10_combout\);

\ULA|saida[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~11_combout\ = (!\ulaUC|ulaOp~13_combout\ & (!\ulaUC|ulaOp[2]~7_combout\ & (\ulaUC|ulaOp[2]~8_combout\ & \ulaUC|ulaOp[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_ulaOp~13_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[2]~7_combout\,
	datac => \ulaUC|ALT_INV_ulaOp[2]~8_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[0]~9_combout\,
	combout => \ULA|saida[4]~11_combout\);

\ULA|saida[1]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[1]~12_combout\ = ( \ULA|saida[4]~10_combout\ & ( \ULA|saida[4]~11_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1105_combout\ & \MUXRegImed|saida_MUX[1]~1_combout\)) ) ) ) # ( \ULA|saida[4]~10_combout\ 
-- & ( !\ULA|saida[4]~11_combout\ & ( (!\BancoRegistradores|registrador~1105_combout\) # (\BancoRegistradores|Equal1~0_combout\) ) ) ) # ( !\ULA|saida[4]~10_combout\ & ( !\ULA|saida[4]~11_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & 
-- (((\ULA|Equal0~0_combout\ & \MUXRegImed|saida_MUX[1]~1_combout\)) # (\BancoRegistradores|registrador~1105_combout\))) # (\BancoRegistradores|Equal1~0_combout\ & (((\ULA|Equal0~0_combout\ & \MUXRegImed|saida_MUX[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101111110111011101110100000000000000000000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1105_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \MUXRegImed|ALT_INV_saida_MUX[1]~1_combout\,
	datae => \ULA|ALT_INV_saida[4]~10_combout\,
	dataf => \ULA|ALT_INV_saida[4]~11_combout\,
	combout => \ULA|saida[1]~12_combout\);

\ULA|saida[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[1]~13_combout\ = (!\MUXRegImed|saida_MUX[1]~1_combout\ & (((\ULA|saida[3]~9_combout\ & \ULA|saida[1]~12_combout\)))) # (\MUXRegImed|saida_MUX[1]~1_combout\ & (((\ULA|saida[3]~9_combout\ & \ULA|saida[1]~12_combout\)) # 
-- (\ULA|saida[3]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111000100010001111100010001000111110001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[1]~1_combout\,
	datab => \ULA|ALT_INV_saida[3]~8_combout\,
	datac => \ULA|ALT_INV_saida[3]~9_combout\,
	datad => \ULA|ALT_INV_saida[1]~12_combout\,
	combout => \ULA|saida[1]~13_combout\);

\MUXUlaRam|saida_MUX[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[1]~7_combout\ = ( \ULA|saida[3]~7_combout\ & ( \ULA|saida[1]~13_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|saida[3]~7_combout\ & ( \ULA|saida[1]~13_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|saida[3]~7_combout\ & ( 
-- !\ULA|saida[1]~13_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Add0~5_sumout\ & \ULA|saida[4]~3_combout\)) # (\ULA|Add1~9_sumout\))) ) ) ) # ( !\ULA|saida[3]~7_combout\ & ( !\ULA|saida[1]~13_combout\ & ( (!\UC|Equal10~0_combout\ & (\ULA|Add0~5_sumout\ 
-- & \ULA|saida[4]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Add0~5_sumout\,
	datac => \ULA|ALT_INV_saida[4]~3_combout\,
	datad => \ULA|ALT_INV_Add1~9_sumout\,
	datae => \ULA|ALT_INV_saida[3]~7_combout\,
	dataf => \ULA|ALT_INV_saida[1]~13_combout\,
	combout => \MUXUlaRam|saida_MUX[1]~7_combout\);

\MUXJMPR|saida_MUX[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[1]~7_combout\ = (\ulaUC|selJMPR~combout\ & \MUXUlaRam|saida_MUX[1]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_selJMPR~combout\,
	datab => \MUXUlaRam|ALT_INV_saida_MUX[1]~7_combout\,
	combout => \MUXJMPR|saida_MUX[1]~7_combout\);

\PC|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[1]~7_combout\,
	ena => \PC|DOUT[18]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(1));

\PC|DOUT[1]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|DOUT[1]~_wirecell_combout\ = !\PC|DOUT\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(1),
	combout => \PC|DOUT[1]~_wirecell_combout\);

\BancoRegistradores|registrador~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[1]~_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[1]~7_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~327_q\);

\BancoRegistradores|registrador~1084\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1084_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~455_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~199_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~327_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~71_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011101010101010101000000000111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~327_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~71_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~455_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~199_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1084_combout\);

\BancoRegistradores|registrador~1085\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1085_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~423_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~167_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~295_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~39_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~295_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~39_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~423_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~167_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1085_combout\);

\BancoRegistradores|registrador~1086\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1086_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1086_combout\);

\BancoRegistradores|registrador~1087\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1087_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~487_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~231_q\ ) 
-- ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~359_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~103_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~359_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~103_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~487_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~231_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1087_combout\);

\BancoRegistradores|registrador~1088\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1088_combout\ = ( \ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1086_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1087_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1084_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1085_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1084_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1085_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1086_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1087_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1088_combout\);

\ULA|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~9_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1110_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~25_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[2]~1_combout\ ) + ( \ULA|Add0~6\ ))
-- \ULA|Add0~10\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1110_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~25_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[2]~1_combout\ ) + ( \ULA|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~25_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1110_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[2]~1_combout\,
	cin => \ULA|Add0~6\,
	sumout => \ULA|Add0~9_sumout\,
	cout => \ULA|Add0~10\);

\ULA|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~13_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1110_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~25_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[2]~1_combout\ ) + ( \ULA|Add1~10\ ))
-- \ULA|Add1~14\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1110_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~25_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[2]~1_combout\ ) + ( \ULA|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~25_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1110_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[2]~1_combout\,
	cin => \ULA|Add1~10\,
	sumout => \ULA|Add1~13_sumout\,
	cout => \ULA|Add1~14\);

\MUXRegImed|saida_MUX[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[2]~2_combout\ = (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1110_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~25_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100010001110100010001000111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~25_combout\,
	datab => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1110_combout\,
	combout => \MUXRegImed|saida_MUX[2]~2_combout\);

\ULA|saida[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[2]~15_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[2]~2_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1127_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( !\ULA|saida[4]~11_combout\ 
-- & ( \MUXRegImed|saida_MUX[2]~2_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1127_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1127_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[2]~2_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1127_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1127_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[2]~2_combout\,
	combout => \ULA|saida[2]~15_combout\);

\ULA|saida[2]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[2]~16_combout\ = (!\ULA|saida[3]~8_combout\ & (\ULA|saida[3]~9_combout\ & ((\ULA|saida[2]~15_combout\)))) # (\ULA|saida[3]~8_combout\ & (((\ULA|saida[3]~9_combout\ & \ULA|saida[2]~15_combout\)) # (\MUXRegImed|saida_MUX[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[3]~8_combout\,
	datab => \ULA|ALT_INV_saida[3]~9_combout\,
	datac => \MUXRegImed|ALT_INV_saida_MUX[2]~2_combout\,
	datad => \ULA|ALT_INV_saida[2]~15_combout\,
	combout => \ULA|saida[2]~16_combout\);

\MUXUlaRam|saida_MUX[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[2]~0_combout\ = ( \ULA|Add1~13_sumout\ & ( \ULA|saida[2]~16_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~13_sumout\ & ( \ULA|saida[2]~16_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~13_sumout\ & ( 
-- !\ULA|saida[2]~16_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|saida[4]~3_combout\ & \ULA|Add0~9_sumout\)) # (\ULA|saida[3]~7_combout\))) ) ) ) # ( !\ULA|Add1~13_sumout\ & ( !\ULA|saida[2]~16_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|saida[4]~3_combout\ & \ULA|Add0~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[4]~3_combout\,
	datac => \ULA|ALT_INV_saida[3]~7_combout\,
	datad => \ULA|ALT_INV_Add0~9_sumout\,
	datae => \ULA|ALT_INV_Add1~13_sumout\,
	dataf => \ULA|ALT_INV_saida[2]~16_combout\,
	combout => \MUXUlaRam|saida_MUX[2]~0_combout\);

\UC|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal8~0_combout\ = ( \ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (\ROM|memROM~1_combout\ & (\ROM|memROM~6_combout\ & (!\ROM|memROM~7_combout\ & !\ROM|memROM~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~6_combout\,
	datac => \ROM|ALT_INV_memROM~7_combout\,
	datad => \ROM|ALT_INV_memROM~8_combout\,
	datae => \ROM|ALT_INV_memROM~9_combout\,
	dataf => \ROM|ALT_INV_memROM~10_combout\,
	combout => \UC|Equal8~0_combout\);

\UC|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal9~0_combout\ = ( !\ROM|memROM~30_combout\ & ( (\ROM|memROM~28_combout\ & (!\ROM|memROM~7_combout\ & (!\ROM|memROM~8_combout\ & !\ROM|memROM~29_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~28_combout\,
	datab => \ROM|ALT_INV_memROM~7_combout\,
	datac => \ROM|ALT_INV_memROM~8_combout\,
	datad => \ROM|ALT_INV_memROM~29_combout\,
	datae => \ROM|ALT_INV_memROM~30_combout\,
	combout => \UC|Equal9~0_combout\);

\ULA|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal7~0_combout\ = (\ULA|Equal6~0_combout\ & (!\ulaUC|ulaOp[2]~5_combout\ & \ulaUC|ulaOp[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal6~0_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[2]~5_combout\,
	datac => \ulaUC|ALT_INV_ulaOp[0]~6_combout\,
	combout => \ULA|Equal7~0_combout\);

\ULA|saida[16]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[16]~57_combout\ = ( !\ulaUC|ulaOp[2]~8_combout\ & ( !\ulaUC|ulaOp[0]~9_combout\ & ( (!\ulaUC|ulaOp~13_combout\ & (!\ulaUC|ulaOp[1]~3_combout\ & !\ulaUC|ulaOp[2]~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_ulaOp~13_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[1]~3_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[2]~7_combout\,
	datae => \ulaUC|ALT_INV_ulaOp[2]~8_combout\,
	dataf => \ulaUC|ALT_INV_ulaOp[0]~9_combout\,
	combout => \ULA|saida[16]~57_combout\);

\ROM|memROM~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~32_combout\ = ( \PC|DOUT\(6) & ( (\PC|DOUT\(2) & (\PC|DOUT\(3) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) # ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(2) & (!\PC|DOUT\(4) $ (((\PC|DOUT\(5)) # (\PC|DOUT\(3)))))) # (\PC|DOUT\(2) & ((!\PC|DOUT\(3) & 
-- ((!\PC|DOUT\(4)) # (!\PC|DOUT\(5)))) # (\PC|DOUT\(3) & ((\PC|DOUT\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011001011011000000000000000111000110010110110000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~32_combout\);

\somaSHIFT|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~5_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~11_combout\)) ) + ( \somaQuatro|Add0~5_sumout\ ) + ( \somaSHIFT|Add0~2\ ))
-- \somaSHIFT|Add0~6\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~11_combout\)) ) + ( \somaQuatro|Add0~5_sumout\ ) + ( \somaSHIFT|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~11_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~5_sumout\,
	cin => \somaSHIFT|Add0~2\,
	sumout => \somaSHIFT|Add0~5_sumout\,
	cout => \somaSHIFT|Add0~6\);

\somaSHIFT|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~9_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~3_combout\)) ) + ( \somaQuatro|Add0~9_sumout\ ) + ( \somaSHIFT|Add0~6\ ))
-- \somaSHIFT|Add0~10\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~3_combout\)) ) + ( \somaQuatro|Add0~9_sumout\ ) + ( \somaSHIFT|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~3_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~9_sumout\,
	cin => \somaSHIFT|Add0~6\,
	sumout => \somaSHIFT|Add0~9_sumout\,
	cout => \somaSHIFT|Add0~10\);

\somaSHIFT|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~13_sumout\ = SUM(( (!\PC|DOUT\(7) & \ROM|memROM~32_combout\) ) + ( \somaQuatro|Add0~13_sumout\ ) + ( \somaSHIFT|Add0~10\ ))
-- \somaSHIFT|Add0~14\ = CARRY(( (!\PC|DOUT\(7) & \ROM|memROM~32_combout\) ) + ( \somaQuatro|Add0~13_sumout\ ) + ( \somaSHIFT|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datad => \ROM|ALT_INV_memROM~32_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~13_sumout\,
	cin => \somaSHIFT|Add0~10\,
	sumout => \somaSHIFT|Add0~13_sumout\,
	cout => \somaSHIFT|Add0~14\);

\somaSHIFT|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~17_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~4_combout\)) ) + ( \somaQuatro|Add0~21_sumout\ ) + ( \somaSHIFT|Add0~14\ ))
-- \somaSHIFT|Add0~18\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~4_combout\)) ) + ( \somaQuatro|Add0~21_sumout\ ) + ( \somaSHIFT|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~4_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~21_sumout\,
	cin => \somaSHIFT|Add0~14\,
	sumout => \somaSHIFT|Add0~17_sumout\,
	cout => \somaSHIFT|Add0~18\);

\somaSHIFT|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~21_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~12_combout\)) ) + ( \somaQuatro|Add0~17_sumout\ ) + ( \somaSHIFT|Add0~18\ ))
-- \somaSHIFT|Add0~22\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~12_combout\)) ) + ( \somaQuatro|Add0~17_sumout\ ) + ( \somaSHIFT|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~12_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~17_sumout\,
	cin => \somaSHIFT|Add0~18\,
	sumout => \somaSHIFT|Add0~21_sumout\,
	cout => \somaSHIFT|Add0~22\);

\somaSHIFT|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~25_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~25_sumout\ ) + ( \somaSHIFT|Add0~22\ ))
-- \somaSHIFT|Add0~26\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~25_sumout\ ) + ( \somaSHIFT|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~25_sumout\,
	cin => \somaSHIFT|Add0~22\,
	sumout => \somaSHIFT|Add0~25_sumout\,
	cout => \somaSHIFT|Add0~26\);

\BancoRegistradores|registrador~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~334_q\);

\BancoRegistradores|registrador~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~302_q\);

\BancoRegistradores|registrador~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~366_q\);

\BancoRegistradores|registrador~1253\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1253_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~366_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~334_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~302_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~334_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~302_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~366_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1253_combout\);

\BancoRegistradores|registrador~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~78_q\);

\BancoRegistradores|registrador~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~46_q\);

\BancoRegistradores|registrador~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~110_q\);

\BancoRegistradores|registrador~1254\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1254_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~110_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~78_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~46_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~78_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~46_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~110_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1254_combout\);

\BancoRegistradores|registrador~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~462_q\);

\BancoRegistradores|registrador~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~430_q\);

\BancoRegistradores|registrador~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~494_q\);

\BancoRegistradores|registrador~1255\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1255_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~494_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~462_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~430_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~462_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~430_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~494_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1255_combout\);

\BancoRegistradores|registrador~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~206_q\);

\BancoRegistradores|registrador~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~174_q\);

\BancoRegistradores|registrador~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~238_q\);

\BancoRegistradores|registrador~1256\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1256_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~238_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~206_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~174_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~206_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~174_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~238_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1256_combout\);

\BancoRegistradores|registrador~1257\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1257_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1255_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1256_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1253_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1254_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1253_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1254_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1255_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1256_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1257_combout\);

\BancoRegistradores|registrador~1896\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1896_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~110_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~46_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~78_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~78_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~110_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~46_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1896_combout\);

\BancoRegistradores|registrador~1236\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1236_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1896_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1896_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~206_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1896_combout\ & ( (\BancoRegistradores|registrador~238_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1896_combout\ & ( (\BancoRegistradores|registrador~174_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~206_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~238_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~174_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1896_combout\,
	combout => \BancoRegistradores|registrador~1236_combout\);

\BancoRegistradores|registrador~1900\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1900_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~366_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~302_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~334_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~334_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~366_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~302_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1900_combout\);

\BancoRegistradores|registrador~1240\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1240_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1900_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1900_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~462_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1900_combout\ & ( (\BancoRegistradores|registrador~494_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1900_combout\ & ( (\BancoRegistradores|registrador~430_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~462_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~494_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~430_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1900_combout\,
	combout => \BancoRegistradores|registrador~1240_combout\);

\BancoRegistradores|registrador~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~718_q\);

\BancoRegistradores|registrador~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~782_q\);

\BancoRegistradores|registrador~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~750_q\);

\BancoRegistradores|registrador~1904\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1904_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1904_combout\);

\BancoRegistradores|registrador~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~686_q\);

\BancoRegistradores|registrador~1244\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1244_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1904_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1904_combout\ & 
-- ((\BancoRegistradores|registrador~686_q\))) # (\BancoRegistradores|registrador~1904_combout\ & (\BancoRegistradores|registrador~718_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1904_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1904_combout\ & ((\BancoRegistradores|registrador~750_q\))) # (\BancoRegistradores|registrador~1904_combout\ & 
-- (\BancoRegistradores|registrador~782_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~718_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~782_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~750_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1904_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~686_q\,
	combout => \BancoRegistradores|registrador~1244_combout\);

\BancoRegistradores|registrador~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~974_q\);

\BancoRegistradores|registrador~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1038_q\);

\BancoRegistradores|registrador~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1006_q\);

\BancoRegistradores|registrador~1908\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1908_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1908_combout\);

\BancoRegistradores|registrador~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~25_sumout\,
	asdata => \MUXUlaRam|saida_MUX[8]~8_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~942_q\);

\BancoRegistradores|registrador~1248\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1248_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1908_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1908_combout\ & 
-- ((\BancoRegistradores|registrador~942_q\))) # (\BancoRegistradores|registrador~1908_combout\ & (\BancoRegistradores|registrador~974_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1908_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1908_combout\ & ((\BancoRegistradores|registrador~1006_q\))) # (\BancoRegistradores|registrador~1908_combout\ & 
-- (\BancoRegistradores|registrador~1038_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~974_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1038_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1006_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1908_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~942_q\,
	combout => \BancoRegistradores|registrador~1248_combout\);

\BancoRegistradores|registrador~1252\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1252_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1248_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1244_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1240_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1236_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1236_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1240_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1244_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1248_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1252_combout\);

\BancoRegistradores|saidaA[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[8]~7_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1252_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1252_combout\,
	combout => \BancoRegistradores|saidaA[8]~7_combout\);

\BancoRegistradores|registrador~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~205_q\);

\BancoRegistradores|registrador~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~237_q\);

\somaQuatro|Add0~17_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~17_wirecell_combout\ = !\somaQuatro|Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~17_sumout\,
	combout => \somaQuatro|Add0~17_wirecell_combout\);

\MUXUlaRam|saida_MUX[7]~4_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[7]~4_wirecell_combout\ = !\MUXUlaRam|saida_MUX[7]~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXUlaRam|ALT_INV_saida_MUX[7]~4_combout\,
	combout => \MUXUlaRam|saida_MUX[7]~4_wirecell_combout\);

\BancoRegistradores|registrador~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~173_q\);

\BancoRegistradores|registrador~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~77_q\);

\BancoRegistradores|registrador~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~109_q\);

\BancoRegistradores|registrador~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~45_q\);

\BancoRegistradores|registrador~1880\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1880_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\ROM|memROM~17_combout\) # (\BancoRegistradores|registrador~109_q\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~45_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~77_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~77_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~109_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~45_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1880_combout\);

\BancoRegistradores|registrador~1219\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1219_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1880_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1880_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~205_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1880_combout\ & ( (\BancoRegistradores|registrador~237_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1880_combout\ & ( (!\BancoRegistradores|registrador~173_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~205_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~237_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~173_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1880_combout\,
	combout => \BancoRegistradores|registrador~1219_combout\);

\BancoRegistradores|registrador~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~461_q\);

\BancoRegistradores|registrador~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~493_q\);

\BancoRegistradores|registrador~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~429_q\);

\BancoRegistradores|registrador~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~365_q\);

\BancoRegistradores|registrador~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~301_q\);

\BancoRegistradores|registrador~1884\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1884_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~365_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~301_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~333_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~333_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~365_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~301_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1884_combout\);

\BancoRegistradores|registrador~1223\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1223_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1884_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1884_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~461_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1884_combout\ & ( (\BancoRegistradores|registrador~493_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1884_combout\ & ( (\BancoRegistradores|registrador~429_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~461_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~493_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~429_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1884_combout\,
	combout => \BancoRegistradores|registrador~1223_combout\);

\BancoRegistradores|registrador~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~717_q\);

\BancoRegistradores|registrador~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~781_q\);

\BancoRegistradores|registrador~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~749_q\);

\BancoRegistradores|registrador~1888\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1888_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1888_combout\);

\BancoRegistradores|registrador~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~685_q\);

\BancoRegistradores|registrador~1227\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1227_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1888_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1888_combout\ & 
-- ((\BancoRegistradores|registrador~685_q\))) # (\BancoRegistradores|registrador~1888_combout\ & (\BancoRegistradores|registrador~717_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1888_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1888_combout\ & ((\BancoRegistradores|registrador~749_q\))) # (\BancoRegistradores|registrador~1888_combout\ & 
-- (\BancoRegistradores|registrador~781_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~717_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~781_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~749_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1888_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~685_q\,
	combout => \BancoRegistradores|registrador~1227_combout\);

\BancoRegistradores|registrador~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~973_q\);

\BancoRegistradores|registrador~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1037_q\);

\BancoRegistradores|registrador~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1005_q\);

\BancoRegistradores|registrador~1892\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1892_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1892_combout\);

\BancoRegistradores|registrador~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~941_q\);

\BancoRegistradores|registrador~1231\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1231_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1892_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1892_combout\ & 
-- ((\BancoRegistradores|registrador~941_q\))) # (\BancoRegistradores|registrador~1892_combout\ & (\BancoRegistradores|registrador~973_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1892_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1892_combout\ & ((\BancoRegistradores|registrador~1005_q\))) # (\BancoRegistradores|registrador~1892_combout\ & 
-- (\BancoRegistradores|registrador~1037_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~973_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1037_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1005_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1892_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~941_q\,
	combout => \BancoRegistradores|registrador~1231_combout\);

\BancoRegistradores|registrador~1235\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1235_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1231_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1227_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1223_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1219_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1219_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1223_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1227_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1231_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1235_combout\);

\BancoRegistradores|saidaA[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[7]~6_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1235_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1235_combout\,
	combout => \BancoRegistradores|saidaA[7]~6_combout\);

\BancoRegistradores|registrador~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~204_q\);

\BancoRegistradores|registrador~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~236_q\);

\somaQuatro|Add0~21_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~21_wirecell_combout\ = !\somaQuatro|Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~21_sumout\,
	combout => \somaQuatro|Add0~21_wirecell_combout\);

\MUXUlaRam|saida_MUX[6]~5_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[6]~5_wirecell_combout\ = !\MUXUlaRam|saida_MUX[6]~5_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXUlaRam|ALT_INV_saida_MUX[6]~5_combout\,
	combout => \MUXUlaRam|saida_MUX[6]~5_wirecell_combout\);

\BancoRegistradores|registrador~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~172_q\);

\BancoRegistradores|registrador~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~76_q\);

\BancoRegistradores|registrador~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~108_q\);

\BancoRegistradores|registrador~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~44_q\);

\BancoRegistradores|registrador~1864\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1864_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\ROM|memROM~17_combout\) # (\BancoRegistradores|registrador~108_q\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~44_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~76_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~76_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~108_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~44_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1864_combout\);

\BancoRegistradores|registrador~1198\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1198_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1864_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1864_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~204_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1864_combout\ & ( (\BancoRegistradores|registrador~236_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1864_combout\ & ( (!\BancoRegistradores|registrador~172_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~204_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~236_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~172_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1864_combout\,
	combout => \BancoRegistradores|registrador~1198_combout\);

\BancoRegistradores|registrador~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~460_q\);

\BancoRegistradores|registrador~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~492_q\);

\BancoRegistradores|registrador~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~428_q\);

\BancoRegistradores|registrador~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~364_q\);

\BancoRegistradores|registrador~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~300_q\);

\BancoRegistradores|registrador~1868\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1868_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~364_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~300_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~332_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~332_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~364_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~300_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1868_combout\);

\BancoRegistradores|registrador~1202\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1202_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1868_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1868_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~460_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1868_combout\ & ( (\BancoRegistradores|registrador~492_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1868_combout\ & ( (\BancoRegistradores|registrador~428_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~460_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~492_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~428_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1868_combout\,
	combout => \BancoRegistradores|registrador~1202_combout\);

\BancoRegistradores|registrador~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~716_q\);

\BancoRegistradores|registrador~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~780_q\);

\BancoRegistradores|registrador~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~748_q\);

\BancoRegistradores|registrador~1872\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1872_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1872_combout\);

\BancoRegistradores|registrador~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~684_q\);

\BancoRegistradores|registrador~1206\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1206_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1872_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1872_combout\ & 
-- ((\BancoRegistradores|registrador~684_q\))) # (\BancoRegistradores|registrador~1872_combout\ & (\BancoRegistradores|registrador~716_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1872_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1872_combout\ & ((\BancoRegistradores|registrador~748_q\))) # (\BancoRegistradores|registrador~1872_combout\ & 
-- (\BancoRegistradores|registrador~780_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~716_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~780_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~748_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1872_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~684_q\,
	combout => \BancoRegistradores|registrador~1206_combout\);

\BancoRegistradores|registrador~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~972_q\);

\BancoRegistradores|registrador~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1036_q\);

\BancoRegistradores|registrador~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1004_q\);

\BancoRegistradores|registrador~1876\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1876_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1876_combout\);

\BancoRegistradores|registrador~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~940_q\);

\BancoRegistradores|registrador~1210\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1210_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1876_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1876_combout\ & 
-- ((\BancoRegistradores|registrador~940_q\))) # (\BancoRegistradores|registrador~1876_combout\ & (\BancoRegistradores|registrador~972_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1876_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1876_combout\ & ((\BancoRegistradores|registrador~1004_q\))) # (\BancoRegistradores|registrador~1876_combout\ & 
-- (\BancoRegistradores|registrador~1036_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~972_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1036_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1004_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1876_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~940_q\,
	combout => \BancoRegistradores|registrador~1210_combout\);

\BancoRegistradores|registrador~1214\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1214_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1210_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1206_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1202_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1198_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1198_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1202_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1206_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1210_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1214_combout\);

\BancoRegistradores|saidaA[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[6]~5_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1214_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1214_combout\,
	combout => \BancoRegistradores|saidaA[6]~5_combout\);

\BancoRegistradores|registrador~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~203_q\);

\BancoRegistradores|registrador~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~235_q\);

\somaQuatro|Add0~13_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~13_wirecell_combout\ = !\somaQuatro|Add0~13_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~13_sumout\,
	combout => \somaQuatro|Add0~13_wirecell_combout\);

\MUXUlaRam|saida_MUX[5]~3_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[5]~3_wirecell_combout\ = !\MUXUlaRam|saida_MUX[5]~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXUlaRam|ALT_INV_saida_MUX[5]~3_combout\,
	combout => \MUXUlaRam|saida_MUX[5]~3_wirecell_combout\);

\BancoRegistradores|registrador~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~171_q\);

\BancoRegistradores|registrador~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~75_q\);

\BancoRegistradores|registrador~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~107_q\);

\BancoRegistradores|registrador~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~43_q\);

\BancoRegistradores|registrador~1848\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1848_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\ROM|memROM~17_combout\) # (\BancoRegistradores|registrador~107_q\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~43_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~75_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~75_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~107_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~43_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1848_combout\);

\BancoRegistradores|registrador~1171\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1171_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1848_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1848_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~203_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1848_combout\ & ( (\BancoRegistradores|registrador~235_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1848_combout\ & ( (!\BancoRegistradores|registrador~171_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~203_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~235_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~171_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1848_combout\,
	combout => \BancoRegistradores|registrador~1171_combout\);

\BancoRegistradores|registrador~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~459_q\);

\BancoRegistradores|registrador~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~491_q\);

\BancoRegistradores|registrador~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~427_q\);

\BancoRegistradores|registrador~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~363_q\);

\BancoRegistradores|registrador~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~299_q\);

\BancoRegistradores|registrador~1852\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1852_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~363_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~299_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~331_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~331_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~363_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~299_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1852_combout\);

\BancoRegistradores|registrador~1175\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1175_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1852_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1852_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~459_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1852_combout\ & ( (\BancoRegistradores|registrador~491_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1852_combout\ & ( (\BancoRegistradores|registrador~427_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~459_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~491_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~427_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1852_combout\,
	combout => \BancoRegistradores|registrador~1175_combout\);

\BancoRegistradores|registrador~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~715_q\);

\BancoRegistradores|registrador~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~779_q\);

\BancoRegistradores|registrador~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~747_q\);

\BancoRegistradores|registrador~1856\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1856_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1856_combout\);

\BancoRegistradores|registrador~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~683_q\);

\BancoRegistradores|registrador~1179\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1179_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1856_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1856_combout\ & 
-- ((\BancoRegistradores|registrador~683_q\))) # (\BancoRegistradores|registrador~1856_combout\ & (\BancoRegistradores|registrador~715_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1856_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1856_combout\ & ((\BancoRegistradores|registrador~747_q\))) # (\BancoRegistradores|registrador~1856_combout\ & 
-- (\BancoRegistradores|registrador~779_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~715_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~779_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~747_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1856_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~683_q\,
	combout => \BancoRegistradores|registrador~1179_combout\);

\BancoRegistradores|registrador~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~971_q\);

\BancoRegistradores|registrador~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1035_q\);

\BancoRegistradores|registrador~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1003_q\);

\BancoRegistradores|registrador~1860\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1860_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1860_combout\);

\BancoRegistradores|registrador~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~939_q\);

\BancoRegistradores|registrador~1183\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1183_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1860_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1860_combout\ & 
-- ((\BancoRegistradores|registrador~939_q\))) # (\BancoRegistradores|registrador~1860_combout\ & (\BancoRegistradores|registrador~971_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1860_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1860_combout\ & ((\BancoRegistradores|registrador~1003_q\))) # (\BancoRegistradores|registrador~1860_combout\ & 
-- (\BancoRegistradores|registrador~1035_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~971_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1035_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1003_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1860_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~939_q\,
	combout => \BancoRegistradores|registrador~1183_combout\);

\BancoRegistradores|registrador~1187\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1187_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1183_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1179_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1175_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1171_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1171_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1175_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1179_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1183_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1187_combout\);

\BancoRegistradores|saidaA[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[5]~4_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1187_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1187_combout\,
	combout => \BancoRegistradores|saidaA[5]~4_combout\);

\BancoRegistradores|registrador~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~202_q\);

\BancoRegistradores|registrador~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~234_q\);

\somaQuatro|Add0~9_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~9_wirecell_combout\ = !\somaQuatro|Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~9_sumout\,
	combout => \somaQuatro|Add0~9_wirecell_combout\);

\MUXUlaRam|saida_MUX[4]~2_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[4]~2_wirecell_combout\ = !\MUXUlaRam|saida_MUX[4]~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXUlaRam|ALT_INV_saida_MUX[4]~2_combout\,
	combout => \MUXUlaRam|saida_MUX[4]~2_wirecell_combout\);

\BancoRegistradores|registrador~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~170_q\);

\BancoRegistradores|registrador~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~74_q\);

\BancoRegistradores|registrador~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~106_q\);

\BancoRegistradores|registrador~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~42_q\);

\BancoRegistradores|registrador~1832\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1832_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\ROM|memROM~17_combout\) # (\BancoRegistradores|registrador~106_q\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~42_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~74_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~74_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~106_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~42_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1832_combout\);

\BancoRegistradores|registrador~1154\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1154_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1832_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1832_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~202_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1832_combout\ & ( (\BancoRegistradores|registrador~234_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1832_combout\ & ( (!\BancoRegistradores|registrador~170_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~202_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~234_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~170_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1832_combout\,
	combout => \BancoRegistradores|registrador~1154_combout\);

\BancoRegistradores|registrador~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~458_q\);

\BancoRegistradores|registrador~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~490_q\);

\BancoRegistradores|registrador~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~426_q\);

\BancoRegistradores|registrador~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~362_q\);

\BancoRegistradores|registrador~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~298_q\);

\BancoRegistradores|registrador~1836\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1836_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~362_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~298_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~330_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~330_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~362_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~298_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1836_combout\);

\BancoRegistradores|registrador~1158\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1158_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1836_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1836_combout\ & ( 
-- (!\BancoRegistradores|registrador~458_q\) # (!\ROM|memROM~31_combout\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1836_combout\ & ( (\BancoRegistradores|registrador~490_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1836_combout\ & ( (\BancoRegistradores|registrador~426_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~458_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~490_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~426_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1836_combout\,
	combout => \BancoRegistradores|registrador~1158_combout\);

\BancoRegistradores|registrador~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~714_q\);

\BancoRegistradores|registrador~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~778_q\);

\BancoRegistradores|registrador~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~746_q\);

\BancoRegistradores|registrador~1840\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1840_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1840_combout\);

\BancoRegistradores|registrador~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~682_q\);

\BancoRegistradores|registrador~1162\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1162_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1840_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1840_combout\ & 
-- ((\BancoRegistradores|registrador~682_q\))) # (\BancoRegistradores|registrador~1840_combout\ & (\BancoRegistradores|registrador~714_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1840_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1840_combout\ & ((\BancoRegistradores|registrador~746_q\))) # (\BancoRegistradores|registrador~1840_combout\ & 
-- (\BancoRegistradores|registrador~778_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~714_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~778_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~746_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1840_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~682_q\,
	combout => \BancoRegistradores|registrador~1162_combout\);

\BancoRegistradores|registrador~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~970_q\);

\BancoRegistradores|registrador~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1034_q\);

\BancoRegistradores|registrador~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1002_q\);

\BancoRegistradores|registrador~1844\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1844_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1844_combout\);

\BancoRegistradores|registrador~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~938_q\);

\BancoRegistradores|registrador~1166\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1166_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1844_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1844_combout\ & 
-- ((\BancoRegistradores|registrador~938_q\))) # (\BancoRegistradores|registrador~1844_combout\ & (\BancoRegistradores|registrador~970_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1844_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1844_combout\ & ((\BancoRegistradores|registrador~1002_q\))) # (\BancoRegistradores|registrador~1844_combout\ & 
-- (\BancoRegistradores|registrador~1034_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~970_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1034_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1002_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1844_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~938_q\,
	combout => \BancoRegistradores|registrador~1166_combout\);

\BancoRegistradores|registrador~1170\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1170_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1166_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1162_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1158_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1154_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1154_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1158_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1162_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1166_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1170_combout\);

\BancoRegistradores|saidaA[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[4]~3_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1170_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1170_combout\,
	combout => \BancoRegistradores|saidaA[4]~3_combout\);

\somaQuatro|Add0~5_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~5_wirecell_combout\ = !\somaQuatro|Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~5_sumout\,
	combout => \somaQuatro|Add0~5_wirecell_combout\);

\BancoRegistradores|registrador~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~201_q\);

\BancoRegistradores|registrador~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~233_q\);

\BancoRegistradores|registrador~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~169_q\);

\BancoRegistradores|registrador~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~73_q\);

\BancoRegistradores|registrador~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~105_q\);

\BancoRegistradores|registrador~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~41_q\);

\BancoRegistradores|registrador~1816\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1816_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\ROM|memROM~17_combout\) # (\BancoRegistradores|registrador~105_q\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~41_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~73_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~73_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~105_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~41_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1816_combout\);

\BancoRegistradores|registrador~1132\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1132_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1816_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1816_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~201_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1816_combout\ & ( (\BancoRegistradores|registrador~233_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1816_combout\ & ( (!\BancoRegistradores|registrador~169_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~201_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~233_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~169_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1816_combout\,
	combout => \BancoRegistradores|registrador~1132_combout\);

\BancoRegistradores|registrador~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~457_q\);

\BancoRegistradores|registrador~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~489_q\);

\BancoRegistradores|registrador~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~425_q\);

\BancoRegistradores|registrador~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~361_q\);

\BancoRegistradores|registrador~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~297_q\);

\BancoRegistradores|registrador~1820\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1820_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (!\BancoRegistradores|registrador~361_q\) # (\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~297_q\))) # 
-- (\ROM|memROM~17_combout\ & (!\BancoRegistradores|registrador~329_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010110011001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~329_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~361_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~297_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1820_combout\);

\BancoRegistradores|registrador~1136\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1136_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1820_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1820_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~457_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1820_combout\ & ( (!\BancoRegistradores|registrador~489_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1820_combout\ & ( (!\BancoRegistradores|registrador~425_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001100110011111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~457_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~489_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~425_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1820_combout\,
	combout => \BancoRegistradores|registrador~1136_combout\);

\BancoRegistradores|registrador~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~713_q\);

\BancoRegistradores|registrador~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~777_q\);

\BancoRegistradores|registrador~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~745_q\);

\BancoRegistradores|registrador~1824\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1824_combout\ = ( \PC|DOUT\(7) & ( \PC|DOUT\(6) ) ) # ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(6) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (((!\PC|DOUT\(5)) # (\PC|DOUT\(4))) # (\PC|DOUT\(3))) 
-- # (\PC|DOUT\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \BancoRegistradores|registrador~1824_combout\);

\BancoRegistradores|registrador~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~681_q\);

\BancoRegistradores|registrador~1140\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1140_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1824_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1824_combout\ & 
-- ((\BancoRegistradores|registrador~681_q\))) # (\BancoRegistradores|registrador~1824_combout\ & (\BancoRegistradores|registrador~713_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1824_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1824_combout\ & ((\BancoRegistradores|registrador~745_q\))) # (\BancoRegistradores|registrador~1824_combout\ & 
-- (\BancoRegistradores|registrador~777_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~713_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~777_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~745_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1824_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~681_q\,
	combout => \BancoRegistradores|registrador~1140_combout\);

\BancoRegistradores|registrador~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~969_q\);

\BancoRegistradores|registrador~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1033_q\);

\BancoRegistradores|registrador~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1001_q\);

\BancoRegistradores|registrador~1828\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1828_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (\PC|DOUT\(2) & (\PC|DOUT\(3) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \BancoRegistradores|registrador~1828_combout\);

\BancoRegistradores|registrador~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_sumout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~937_q\);

\BancoRegistradores|registrador~1144\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1144_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1828_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1828_combout\ & 
-- ((\BancoRegistradores|registrador~937_q\))) # (\BancoRegistradores|registrador~1828_combout\ & (\BancoRegistradores|registrador~969_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1828_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1828_combout\ & ((\BancoRegistradores|registrador~1001_q\))) # (\BancoRegistradores|registrador~1828_combout\ & 
-- (\BancoRegistradores|registrador~1033_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~969_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1033_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1001_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1828_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~937_q\,
	combout => \BancoRegistradores|registrador~1144_combout\);

\BancoRegistradores|registrador~1148\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1148_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1144_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1140_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1136_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1132_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1132_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1136_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1140_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1144_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1148_combout\);

\BancoRegistradores|saidaA[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[3]~2_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1148_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1148_combout\,
	combout => \BancoRegistradores|saidaA[3]~2_combout\);

\ULA|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~13_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1131_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~0_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[3]~2_combout\ ) + ( \ULA|Add0~10\ ))
-- \ULA|Add0~14\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1131_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~0_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[3]~2_combout\ ) + ( \ULA|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1131_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[3]~2_combout\,
	cin => \ULA|Add0~10\,
	sumout => \ULA|Add0~13_sumout\,
	cout => \ULA|Add0~14\);

\ULA|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~17_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1131_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~0_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[3]~2_combout\ ) + ( \ULA|Add1~14\ ))
-- \ULA|Add1~18\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1131_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~0_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[3]~2_combout\ ) + ( \ULA|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1131_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[3]~2_combout\,
	cin => \ULA|Add1~14\,
	sumout => \ULA|Add1~17_sumout\,
	cout => \ULA|Add1~18\);

\MUXRegImed|saida_MUX[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[3]~3_combout\ = (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1131_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100010001110100010001000111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~0_combout\,
	datab => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1131_combout\,
	combout => \MUXRegImed|saida_MUX[3]~3_combout\);

\ULA|saida[3]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[3]~18_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[3]~3_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1148_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( !\ULA|saida[4]~11_combout\ 
-- & ( \MUXRegImed|saida_MUX[3]~3_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1148_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1148_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[3]~3_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1148_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1148_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[3]~3_combout\,
	combout => \ULA|saida[3]~18_combout\);

\ULA|saida[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[3]~19_combout\ = (!\ULA|saida[3]~8_combout\ & (\ULA|saida[3]~9_combout\ & ((\ULA|saida[3]~18_combout\)))) # (\ULA|saida[3]~8_combout\ & (((\ULA|saida[3]~9_combout\ & \ULA|saida[3]~18_combout\)) # (\MUXRegImed|saida_MUX[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[3]~8_combout\,
	datab => \ULA|ALT_INV_saida[3]~9_combout\,
	datac => \MUXRegImed|ALT_INV_saida_MUX[3]~3_combout\,
	datad => \ULA|ALT_INV_saida[3]~18_combout\,
	combout => \ULA|saida[3]~19_combout\);

\MUXUlaRam|saida_MUX[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[3]~1_combout\ = ( \ULA|Add1~17_sumout\ & ( \ULA|saida[3]~19_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~17_sumout\ & ( \ULA|saida[3]~19_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~17_sumout\ & ( 
-- !\ULA|saida[3]~19_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|saida[4]~3_combout\ & \ULA|Add0~13_sumout\)) # (\ULA|saida[3]~7_combout\))) ) ) ) # ( !\ULA|Add1~17_sumout\ & ( !\ULA|saida[3]~19_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|saida[4]~3_combout\ & \ULA|Add0~13_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[4]~3_combout\,
	datac => \ULA|ALT_INV_saida[3]~7_combout\,
	datad => \ULA|ALT_INV_Add0~13_sumout\,
	datae => \ULA|ALT_INV_Add1~17_sumout\,
	dataf => \ULA|ALT_INV_saida[3]~19_combout\,
	combout => \MUXUlaRam|saida_MUX[3]~1_combout\);

\MUXUlaRam|saida_MUX[3]~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[3]~1_wirecell_combout\ = !\MUXUlaRam|saida_MUX[3]~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXUlaRam|ALT_INV_saida_MUX[3]~1_combout\,
	combout => \MUXUlaRam|saida_MUX[3]~1_wirecell_combout\);

\BancoRegistradores|registrador~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~5_wirecell_combout\,
	asdata => \MUXUlaRam|saida_MUX[3]~1_wirecell_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~329_q\);

\BancoRegistradores|registrador~1128\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1128_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~457_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~201_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~329_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~73_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011101010101010101000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~329_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~73_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~457_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~201_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1128_combout\);

\BancoRegistradores|registrador~1129\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1129_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~425_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~169_q\ ) 
-- ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~297_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~41_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010111111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~297_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~41_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~425_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~169_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1129_combout\);

\BancoRegistradores|registrador~1130\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1130_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~489_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~233_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~361_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~105_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011101010101010101000000000111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~361_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~105_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~489_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~233_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1130_combout\);

\BancoRegistradores|registrador~1131\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1131_combout\ = ( \ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( !\ROM|memROM~22_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1130_combout\ ) ) ) # ( 
-- \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1128_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1129_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1128_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1129_combout\,
	datac => \ROM|ALT_INV_memROM~22_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1130_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1131_combout\);

\ULA|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~17_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1153_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~5_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[4]~3_combout\ ) + ( \ULA|Add0~14\ ))
-- \ULA|Add0~18\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1153_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~5_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[4]~3_combout\ ) + ( \ULA|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~5_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1153_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[4]~3_combout\,
	cin => \ULA|Add0~14\,
	sumout => \ULA|Add0~17_sumout\,
	cout => \ULA|Add0~18\);

\ULA|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~21_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1153_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~5_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[4]~3_combout\ ) + ( \ULA|Add1~18\ ))
-- \ULA|Add1~22\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1153_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~5_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[4]~3_combout\ ) + ( \ULA|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~5_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1153_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[4]~3_combout\,
	cin => \ULA|Add1~18\,
	sumout => \ULA|Add1~21_sumout\,
	cout => \ULA|Add1~22\);

\MUXRegImed|saida_MUX[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[4]~4_combout\ = (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1153_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~5_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100010001110100010001000111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~5_combout\,
	datab => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1153_combout\,
	combout => \MUXRegImed|saida_MUX[4]~4_combout\);

\ULA|saida[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~21_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[4]~4_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1170_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( !\ULA|saida[4]~11_combout\ 
-- & ( \MUXRegImed|saida_MUX[4]~4_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1170_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1170_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[4]~4_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1170_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1170_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[4]~4_combout\,
	combout => \ULA|saida[4]~21_combout\);

\ULA|saida[4]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~22_combout\ = (!\ULA|saida[3]~8_combout\ & (\ULA|saida[3]~9_combout\ & ((\ULA|saida[4]~21_combout\)))) # (\ULA|saida[3]~8_combout\ & (((\ULA|saida[3]~9_combout\ & \ULA|saida[4]~21_combout\)) # (\MUXRegImed|saida_MUX[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[3]~8_combout\,
	datab => \ULA|ALT_INV_saida[3]~9_combout\,
	datac => \MUXRegImed|ALT_INV_saida_MUX[4]~4_combout\,
	datad => \ULA|ALT_INV_saida[4]~21_combout\,
	combout => \ULA|saida[4]~22_combout\);

\MUXUlaRam|saida_MUX[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[4]~2_combout\ = ( \ULA|Add1~21_sumout\ & ( \ULA|saida[4]~22_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~21_sumout\ & ( \ULA|saida[4]~22_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~21_sumout\ & ( 
-- !\ULA|saida[4]~22_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|saida[4]~3_combout\ & \ULA|Add0~17_sumout\)) # (\ULA|saida[3]~7_combout\))) ) ) ) # ( !\ULA|Add1~21_sumout\ & ( !\ULA|saida[4]~22_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|saida[4]~3_combout\ & \ULA|Add0~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[4]~3_combout\,
	datac => \ULA|ALT_INV_saida[3]~7_combout\,
	datad => \ULA|ALT_INV_Add0~17_sumout\,
	datae => \ULA|ALT_INV_Add1~21_sumout\,
	dataf => \ULA|ALT_INV_saida[4]~22_combout\,
	combout => \MUXUlaRam|saida_MUX[4]~2_combout\);

\BancoRegistradores|registrador~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~9_sumout\,
	asdata => \MUXUlaRam|saida_MUX[4]~2_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~330_q\);

\BancoRegistradores|registrador~1149\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1149_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~362_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~330_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~298_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~330_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~298_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~362_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1149_combout\);

\BancoRegistradores|registrador~1150\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1150_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~106_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~74_q\ ) 
-- ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~42_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~74_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~42_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~106_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1150_combout\);

\BancoRegistradores|registrador~1151\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1151_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~490_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~458_q\ ) 
-- ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~426_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011101010101010101000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~458_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~426_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~490_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1151_combout\);

\BancoRegistradores|registrador~1152\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1152_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~234_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~202_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~170_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~202_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~170_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~234_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1152_combout\);

\BancoRegistradores|registrador~1153\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1153_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1151_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1152_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1149_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- !\BancoRegistradores|registrador~1150_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1149_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1150_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1151_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1152_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1153_combout\);

\ULA|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~25_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1192_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~14_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[5]~4_combout\ ) + ( \ULA|Add1~22\ ))
-- \ULA|Add1~26\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1192_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~14_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[5]~4_combout\ ) + ( \ULA|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~14_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1192_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[5]~4_combout\,
	cin => \ULA|Add1~22\,
	sumout => \ULA|Add1~25_sumout\,
	cout => \ULA|Add1~26\);

\MUXRegImed|saida_MUX[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[5]~5_combout\ = (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1192_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~14_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100010001110100010001000111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~14_combout\,
	datab => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1192_combout\,
	combout => \MUXRegImed|saida_MUX[5]~5_combout\);

\ULA|saida[5]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[5]~24_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[5]~5_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1187_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( !\ULA|saida[4]~11_combout\ 
-- & ( \MUXRegImed|saida_MUX[5]~5_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1187_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1187_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[5]~5_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1187_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1187_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[5]~5_combout\,
	combout => \ULA|saida[5]~24_combout\);

\ULA|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~21_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1192_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~14_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[5]~4_combout\ ) + ( \ULA|Add0~18\ ))
-- \ULA|Add0~22\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1192_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~14_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[5]~4_combout\ ) + ( \ULA|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~14_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1192_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[5]~4_combout\,
	cin => \ULA|Add0~18\,
	sumout => \ULA|Add0~21_sumout\,
	cout => \ULA|Add0~22\);

\ULA|saida[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[5]~25_combout\ = (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~8_combout\ & ((\MUXRegImed|saida_MUX[5]~5_combout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~8_combout\ & \MUXRegImed|saida_MUX[5]~5_combout\)) # (\ULA|Add0~21_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~8_combout\,
	datac => \ULA|ALT_INV_Add0~21_sumout\,
	datad => \MUXRegImed|ALT_INV_saida_MUX[5]~5_combout\,
	combout => \ULA|saida[5]~25_combout\);

\MUXUlaRam|saida_MUX[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[5]~3_combout\ = ( \ULA|saida[5]~24_combout\ & ( \ULA|saida[5]~25_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|saida[5]~24_combout\ & ( \ULA|saida[5]~25_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|saida[5]~24_combout\ & 
-- ( !\ULA|saida[5]~25_combout\ & ( (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\) # (\ULA|Add1~25_sumout\)))) ) ) ) # ( !\ULA|saida[5]~24_combout\ & ( !\ULA|saida[5]~25_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000001000100010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[8]~5_combout\,
	datac => \ULA|ALT_INV_saida[4]~6_combout\,
	datad => \ULA|ALT_INV_Add1~25_sumout\,
	datae => \ULA|ALT_INV_saida[5]~24_combout\,
	dataf => \ULA|ALT_INV_saida[5]~25_combout\,
	combout => \MUXUlaRam|saida_MUX[5]~3_combout\);

\BancoRegistradores|registrador~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~13_sumout\,
	asdata => \MUXUlaRam|saida_MUX[5]~3_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~331_q\);

\BancoRegistradores|registrador~1188\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1188_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~459_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~203_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~331_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~75_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~331_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~75_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~459_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~203_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1188_combout\);

\BancoRegistradores|registrador~1189\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1189_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~427_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~171_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~299_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~43_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010111111111000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~299_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~43_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~427_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~171_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1189_combout\);

\BancoRegistradores|registrador~1190\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1190_combout\ = ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1190_combout\);

\BancoRegistradores|registrador~1191\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1191_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~491_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~235_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~363_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~107_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~363_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~107_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~491_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~235_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1191_combout\);

\BancoRegistradores|registrador~1192\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1192_combout\ = ( \ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1190_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1191_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1188_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1189_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1188_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1189_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1190_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1191_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1192_combout\);

\ULA|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~25_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1197_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[6]~5_combout\ ) + ( \ULA|Add0~22\ ))
-- \ULA|Add0~26\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1197_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[6]~5_combout\ ) + ( \ULA|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1197_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[6]~5_combout\,
	cin => \ULA|Add0~22\,
	sumout => \ULA|Add0~25_sumout\,
	cout => \ULA|Add0~26\);

\ULA|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~29_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1197_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~27_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[6]~5_combout\ ) + ( \ULA|Add1~26\ ))
-- \ULA|Add1~30\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1197_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~27_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[6]~5_combout\ ) + ( \ULA|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1197_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[6]~5_combout\,
	cin => \ULA|Add1~26\,
	sumout => \ULA|Add1~29_sumout\,
	cout => \ULA|Add1~30\);

\MUXRegImed|saida_MUX[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[6]~6_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1197_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1197_combout\,
	combout => \MUXRegImed|saida_MUX[6]~6_combout\);

\ULA|saida[6]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[6]~27_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[6]~6_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1214_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( !\ULA|saida[4]~11_combout\ 
-- & ( \MUXRegImed|saida_MUX[6]~6_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1214_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1214_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[6]~6_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1214_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1214_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[6]~6_combout\,
	combout => \ULA|saida[6]~27_combout\);

\ULA|saida[6]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[6]~28_combout\ = (!\ULA|saida[3]~8_combout\ & (\ULA|saida[3]~9_combout\ & ((\ULA|saida[6]~27_combout\)))) # (\ULA|saida[3]~8_combout\ & (((\ULA|saida[3]~9_combout\ & \ULA|saida[6]~27_combout\)) # (\MUXRegImed|saida_MUX[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[3]~8_combout\,
	datab => \ULA|ALT_INV_saida[3]~9_combout\,
	datac => \MUXRegImed|ALT_INV_saida_MUX[6]~6_combout\,
	datad => \ULA|ALT_INV_saida[6]~27_combout\,
	combout => \ULA|saida[6]~28_combout\);

\MUXUlaRam|saida_MUX[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[6]~5_combout\ = ( \ULA|Add1~29_sumout\ & ( \ULA|saida[6]~28_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~29_sumout\ & ( \ULA|saida[6]~28_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~29_sumout\ & ( 
-- !\ULA|saida[6]~28_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|saida[4]~3_combout\ & \ULA|Add0~25_sumout\)) # (\ULA|saida[3]~7_combout\))) ) ) ) # ( !\ULA|Add1~29_sumout\ & ( !\ULA|saida[6]~28_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|saida[4]~3_combout\ & \ULA|Add0~25_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[4]~3_combout\,
	datac => \ULA|ALT_INV_saida[3]~7_combout\,
	datad => \ULA|ALT_INV_Add0~25_sumout\,
	datae => \ULA|ALT_INV_Add1~29_sumout\,
	dataf => \ULA|ALT_INV_saida[6]~28_combout\,
	combout => \MUXUlaRam|saida_MUX[6]~5_combout\);

\BancoRegistradores|registrador~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~21_sumout\,
	asdata => \MUXUlaRam|saida_MUX[6]~5_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~332_q\);

\BancoRegistradores|registrador~1193\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1193_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~364_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~332_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~300_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~332_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~300_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~364_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1193_combout\);

\BancoRegistradores|registrador~1194\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1194_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~108_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~76_q\ ) 
-- ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~44_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~76_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~44_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~108_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1194_combout\);

\BancoRegistradores|registrador~1195\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1195_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~492_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~460_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~428_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~460_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~428_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~492_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1195_combout\);

\BancoRegistradores|registrador~1196\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1196_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~236_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~204_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( !\BancoRegistradores|registrador~172_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~204_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~172_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~236_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1196_combout\);

\BancoRegistradores|registrador~1197\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1197_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1195_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1196_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1193_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- !\BancoRegistradores|registrador~1194_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1193_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1194_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1195_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1196_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1197_combout\);

\ULA|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~29_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1218_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[7]~6_combout\ ) + ( \ULA|Add0~26\ ))
-- \ULA|Add0~30\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1218_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[7]~6_combout\ ) + ( \ULA|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1218_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[7]~6_combout\,
	cin => \ULA|Add0~26\,
	sumout => \ULA|Add0~29_sumout\,
	cout => \ULA|Add0~30\);

\ULA|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~33_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1218_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[7]~6_combout\ ) + ( \ULA|Add1~30\ ))
-- \ULA|Add1~34\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1218_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[7]~6_combout\ ) + ( \ULA|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1218_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[7]~6_combout\,
	cin => \ULA|Add1~30\,
	sumout => \ULA|Add1~33_sumout\,
	cout => \ULA|Add1~34\);

\MUXRegImed|saida_MUX[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[7]~7_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1218_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1218_combout\,
	combout => \MUXRegImed|saida_MUX[7]~7_combout\);

\ULA|saida[7]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[7]~30_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[7]~7_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1235_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( !\ULA|saida[4]~11_combout\ 
-- & ( \MUXRegImed|saida_MUX[7]~7_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1235_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1235_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[7]~7_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1235_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1235_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[7]~7_combout\,
	combout => \ULA|saida[7]~30_combout\);

\ULA|saida[7]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[7]~31_combout\ = (!\ULA|saida[3]~8_combout\ & (\ULA|saida[3]~9_combout\ & ((\ULA|saida[7]~30_combout\)))) # (\ULA|saida[3]~8_combout\ & (((\ULA|saida[3]~9_combout\ & \ULA|saida[7]~30_combout\)) # (\MUXRegImed|saida_MUX[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[3]~8_combout\,
	datab => \ULA|ALT_INV_saida[3]~9_combout\,
	datac => \MUXRegImed|ALT_INV_saida_MUX[7]~7_combout\,
	datad => \ULA|ALT_INV_saida[7]~30_combout\,
	combout => \ULA|saida[7]~31_combout\);

\MUXUlaRam|saida_MUX[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[7]~4_combout\ = ( \ULA|Add1~33_sumout\ & ( \ULA|saida[7]~31_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~33_sumout\ & ( \ULA|saida[7]~31_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~33_sumout\ & ( 
-- !\ULA|saida[7]~31_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|saida[4]~3_combout\ & \ULA|Add0~29_sumout\)) # (\ULA|saida[3]~7_combout\))) ) ) ) # ( !\ULA|Add1~33_sumout\ & ( !\ULA|saida[7]~31_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|saida[4]~3_combout\ & \ULA|Add0~29_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[4]~3_combout\,
	datac => \ULA|ALT_INV_saida[3]~7_combout\,
	datad => \ULA|ALT_INV_Add0~29_sumout\,
	datae => \ULA|ALT_INV_Add1~33_sumout\,
	dataf => \ULA|ALT_INV_saida[7]~31_combout\,
	combout => \MUXUlaRam|saida_MUX[7]~4_combout\);

\BancoRegistradores|registrador~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~17_sumout\,
	asdata => \MUXUlaRam|saida_MUX[7]~4_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~333_q\);

\BancoRegistradores|registrador~1215\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1215_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~461_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~205_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~333_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~77_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~333_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~77_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~461_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~205_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1215_combout\);

\BancoRegistradores|registrador~1216\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1216_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~429_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( !\BancoRegistradores|registrador~173_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~301_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~45_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010111111111000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~301_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~45_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~429_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~173_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1216_combout\);

\BancoRegistradores|registrador~1217\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1217_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~493_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~237_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~365_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~109_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~365_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~109_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~493_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~237_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1217_combout\);

\BancoRegistradores|registrador~1218\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1218_combout\ = ( \ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1190_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1217_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1215_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1216_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1215_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1216_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1190_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1217_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1218_combout\);

\ULA|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~37_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1257_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[8]~7_combout\ ) + ( \ULA|Add1~34\ ))
-- \ULA|Add1~38\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1257_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[8]~7_combout\ ) + ( \ULA|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1257_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[8]~7_combout\,
	cin => \ULA|Add1~34\,
	sumout => \ULA|Add1~37_sumout\,
	cout => \ULA|Add1~38\);

\MUXRegImed|saida_MUX[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[8]~8_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1257_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1257_combout\,
	combout => \MUXRegImed|saida_MUX[8]~8_combout\);

\ULA|saida[8]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[8]~33_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[8]~8_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1252_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( !\ULA|saida[4]~11_combout\ 
-- & ( \MUXRegImed|saida_MUX[8]~8_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1252_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1252_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[8]~8_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1252_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1252_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[8]~8_combout\,
	combout => \ULA|saida[8]~33_combout\);

\ULA|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~33_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1257_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[8]~7_combout\ ) + ( \ULA|Add0~30\ ))
-- \ULA|Add0~34\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1257_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[8]~7_combout\ ) + ( \ULA|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1257_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[8]~7_combout\,
	cin => \ULA|Add0~30\,
	sumout => \ULA|Add0~33_sumout\,
	cout => \ULA|Add0~34\);

\ULA|saida[8]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[8]~34_combout\ = (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~8_combout\ & ((\MUXRegImed|saida_MUX[8]~8_combout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~8_combout\ & \MUXRegImed|saida_MUX[8]~8_combout\)) # (\ULA|Add0~33_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~8_combout\,
	datac => \ULA|ALT_INV_Add0~33_sumout\,
	datad => \MUXRegImed|ALT_INV_saida_MUX[8]~8_combout\,
	combout => \ULA|saida[8]~34_combout\);

\MUXUlaRam|saida_MUX[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[8]~8_combout\ = ( \ULA|saida[8]~33_combout\ & ( \ULA|saida[8]~34_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|saida[8]~33_combout\ & ( \ULA|saida[8]~34_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|saida[8]~33_combout\ & 
-- ( !\ULA|saida[8]~34_combout\ & ( (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\) # (\ULA|Add1~37_sumout\)))) ) ) ) # ( !\ULA|saida[8]~33_combout\ & ( !\ULA|saida[8]~34_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000001000100010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[8]~5_combout\,
	datac => \ULA|ALT_INV_saida[4]~6_combout\,
	datad => \ULA|ALT_INV_Add1~37_sumout\,
	datae => \ULA|ALT_INV_saida[8]~33_combout\,
	dataf => \ULA|ALT_INV_saida[8]~34_combout\,
	combout => \MUXUlaRam|saida_MUX[8]~8_combout\);

\MUXJMPR|saida_MUX[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[8]~8_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~27_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[8]~8_combout\ ) ) ) # ( \PC|DOUT[18]~1_combout\ & 
-- ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~25_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~25_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~25_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[8]~8_combout\,
	datad => \ROM|ALT_INV_memROM~27_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[8]~8_combout\);

\PC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(8));

\somaQuatro|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~17_sumout\ = SUM(( \PC|DOUT\(7) ) + ( GND ) + ( \somaQuatro|Add0~22\ ))
-- \somaQuatro|Add0~18\ = CARRY(( \PC|DOUT\(7) ) + ( GND ) + ( \somaQuatro|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(7),
	cin => \somaQuatro|Add0~22\,
	sumout => \somaQuatro|Add0~17_sumout\,
	cout => \somaQuatro|Add0~18\);

\somaQuatro|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~25_sumout\ = SUM(( \PC|DOUT\(8) ) + ( GND ) + ( \somaQuatro|Add0~18\ ))
-- \somaQuatro|Add0~26\ = CARRY(( \PC|DOUT\(8) ) + ( GND ) + ( \somaQuatro|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(8),
	cin => \somaQuatro|Add0~18\,
	sumout => \somaQuatro|Add0~25_sumout\,
	cout => \somaQuatro|Add0~26\);

\somaSHIFT|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~29_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~29_sumout\ ) + ( \somaSHIFT|Add0~26\ ))
-- \somaSHIFT|Add0~30\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~29_sumout\ ) + ( \somaSHIFT|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~29_sumout\,
	cin => \somaSHIFT|Add0~26\,
	sumout => \somaSHIFT|Add0~29_sumout\,
	cout => \somaSHIFT|Add0~30\);

\BancoRegistradores|registrador~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~335_q\);

\BancoRegistradores|registrador~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~79_q\);

\BancoRegistradores|registrador~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~463_q\);

\BancoRegistradores|registrador~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~207_q\);

\BancoRegistradores|registrador~1275\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1275_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~463_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~207_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~335_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~79_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~335_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~79_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~463_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~207_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1275_combout\);

\BancoRegistradores|registrador~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~303_q\);

\BancoRegistradores|registrador~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~47_q\);

\BancoRegistradores|registrador~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~431_q\);

\BancoRegistradores|registrador~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~175_q\);

\BancoRegistradores|registrador~1276\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1276_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~431_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~175_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~303_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~47_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~303_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~47_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~431_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~175_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1276_combout\);

\BancoRegistradores|registrador~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~367_q\);

\BancoRegistradores|registrador~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~111_q\);

\BancoRegistradores|registrador~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~495_q\);

\BancoRegistradores|registrador~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~239_q\);

\BancoRegistradores|registrador~1277\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1277_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~495_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~239_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~367_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~111_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~367_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~111_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~495_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~239_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1277_combout\);

\BancoRegistradores|registrador~1278\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1278_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1277_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1275_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1276_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1275_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1276_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1277_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1278_combout\);

\BancoRegistradores|registrador~1912\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1912_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~111_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~47_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~79_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~79_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~111_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~47_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1912_combout\);

\BancoRegistradores|registrador~1258\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1258_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1912_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1912_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~207_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1912_combout\ & ( (\BancoRegistradores|registrador~239_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1912_combout\ & ( (\BancoRegistradores|registrador~175_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~207_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~239_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~175_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1912_combout\,
	combout => \BancoRegistradores|registrador~1258_combout\);

\BancoRegistradores|registrador~1916\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1916_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~367_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~303_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~335_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~335_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~367_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~303_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1916_combout\);

\BancoRegistradores|registrador~1262\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1262_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1916_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1916_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~463_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1916_combout\ & ( (\BancoRegistradores|registrador~495_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1916_combout\ & ( (\BancoRegistradores|registrador~431_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~463_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~495_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~431_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1916_combout\,
	combout => \BancoRegistradores|registrador~1262_combout\);

\BancoRegistradores|registrador~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~719_q\);

\BancoRegistradores|registrador~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~783_q\);

\BancoRegistradores|registrador~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~751_q\);

\BancoRegistradores|registrador~1920\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1920_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1920_combout\);

\BancoRegistradores|registrador~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~687_q\);

\BancoRegistradores|registrador~1266\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1266_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1920_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1920_combout\ & 
-- ((\BancoRegistradores|registrador~687_q\))) # (\BancoRegistradores|registrador~1920_combout\ & (\BancoRegistradores|registrador~719_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1920_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1920_combout\ & ((\BancoRegistradores|registrador~751_q\))) # (\BancoRegistradores|registrador~1920_combout\ & 
-- (\BancoRegistradores|registrador~783_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~719_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~783_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~751_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1920_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~687_q\,
	combout => \BancoRegistradores|registrador~1266_combout\);

\BancoRegistradores|registrador~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~975_q\);

\BancoRegistradores|registrador~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1039_q\);

\BancoRegistradores|registrador~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1007_q\);

\BancoRegistradores|registrador~1924\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1924_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1924_combout\);

\BancoRegistradores|registrador~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~29_sumout\,
	asdata => \MUXUlaRam|saida_MUX[9]~9_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~943_q\);

\BancoRegistradores|registrador~1270\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1270_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1924_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1924_combout\ & 
-- ((\BancoRegistradores|registrador~943_q\))) # (\BancoRegistradores|registrador~1924_combout\ & (\BancoRegistradores|registrador~975_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1924_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1924_combout\ & ((\BancoRegistradores|registrador~1007_q\))) # (\BancoRegistradores|registrador~1924_combout\ & 
-- (\BancoRegistradores|registrador~1039_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~975_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1039_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1007_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1924_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~943_q\,
	combout => \BancoRegistradores|registrador~1270_combout\);

\BancoRegistradores|registrador~1274\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1274_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1270_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1266_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1262_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1258_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1258_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1262_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1266_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1270_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1274_combout\);

\BancoRegistradores|saidaA[9]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[9]~8_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1274_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1274_combout\,
	combout => \BancoRegistradores|saidaA[9]~8_combout\);

\ULA|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~41_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1278_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[9]~8_combout\ ) + ( \ULA|Add1~38\ ))
-- \ULA|Add1~42\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1278_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[9]~8_combout\ ) + ( \ULA|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1278_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[9]~8_combout\,
	cin => \ULA|Add1~38\,
	sumout => \ULA|Add1~41_sumout\,
	cout => \ULA|Add1~42\);

\MUXRegImed|saida_MUX[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[9]~9_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1278_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1278_combout\,
	combout => \MUXRegImed|saida_MUX[9]~9_combout\);

\ULA|saida[9]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[9]~36_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[9]~9_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1274_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( !\ULA|saida[4]~11_combout\ 
-- & ( \MUXRegImed|saida_MUX[9]~9_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1274_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1274_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[9]~9_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1274_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1274_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[9]~9_combout\,
	combout => \ULA|saida[9]~36_combout\);

\ULA|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~37_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1278_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[9]~8_combout\ ) + ( \ULA|Add0~34\ ))
-- \ULA|Add0~38\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1278_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[9]~8_combout\ ) + ( \ULA|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1278_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[9]~8_combout\,
	cin => \ULA|Add0~34\,
	sumout => \ULA|Add0~37_sumout\,
	cout => \ULA|Add0~38\);

\ULA|saida[9]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[9]~37_combout\ = (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~8_combout\ & ((\MUXRegImed|saida_MUX[9]~9_combout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~8_combout\ & \MUXRegImed|saida_MUX[9]~9_combout\)) # (\ULA|Add0~37_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~8_combout\,
	datac => \ULA|ALT_INV_Add0~37_sumout\,
	datad => \MUXRegImed|ALT_INV_saida_MUX[9]~9_combout\,
	combout => \ULA|saida[9]~37_combout\);

\MUXUlaRam|saida_MUX[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[9]~9_combout\ = ( \ULA|saida[9]~36_combout\ & ( \ULA|saida[9]~37_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|saida[9]~36_combout\ & ( \ULA|saida[9]~37_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|saida[9]~36_combout\ & 
-- ( !\ULA|saida[9]~37_combout\ & ( (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\) # (\ULA|Add1~41_sumout\)))) ) ) ) # ( !\ULA|saida[9]~36_combout\ & ( !\ULA|saida[9]~37_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~41_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000001000100010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[8]~5_combout\,
	datac => \ULA|ALT_INV_saida[4]~6_combout\,
	datad => \ULA|ALT_INV_Add1~41_sumout\,
	datae => \ULA|ALT_INV_saida[9]~36_combout\,
	dataf => \ULA|ALT_INV_saida[9]~37_combout\,
	combout => \MUXUlaRam|saida_MUX[9]~9_combout\);

\MUXJMPR|saida_MUX[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[9]~9_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~27_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[9]~9_combout\ ) ) ) # ( \PC|DOUT[18]~1_combout\ & 
-- ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~29_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~29_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~29_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~29_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[9]~9_combout\,
	datad => \ROM|ALT_INV_memROM~27_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[9]~9_combout\);

\PC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(9));

\somaQuatro|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~29_sumout\ = SUM(( \PC|DOUT\(9) ) + ( GND ) + ( \somaQuatro|Add0~26\ ))
-- \somaQuatro|Add0~30\ = CARRY(( \PC|DOUT\(9) ) + ( GND ) + ( \somaQuatro|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(9),
	cin => \somaQuatro|Add0~26\,
	sumout => \somaQuatro|Add0~29_sumout\,
	cout => \somaQuatro|Add0~30\);

\somaSHIFT|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~33_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~33_sumout\ ) + ( \somaSHIFT|Add0~30\ ))
-- \somaSHIFT|Add0~34\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~33_sumout\ ) + ( \somaSHIFT|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~33_sumout\,
	cin => \somaSHIFT|Add0~30\,
	sumout => \somaSHIFT|Add0~33_sumout\,
	cout => \somaSHIFT|Add0~34\);

\BancoRegistradores|registrador~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~336_q\);

\BancoRegistradores|registrador~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~304_q\);

\BancoRegistradores|registrador~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~368_q\);

\BancoRegistradores|registrador~1296\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1296_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~368_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~336_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~304_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~336_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~304_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~368_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1296_combout\);

\BancoRegistradores|registrador~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~80_q\);

\BancoRegistradores|registrador~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~48_q\);

\BancoRegistradores|registrador~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~112_q\);

\BancoRegistradores|registrador~1297\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1297_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~112_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~80_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~48_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~80_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~48_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~112_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1297_combout\);

\BancoRegistradores|registrador~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~464_q\);

\BancoRegistradores|registrador~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~432_q\);

\BancoRegistradores|registrador~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~496_q\);

\BancoRegistradores|registrador~1298\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1298_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~496_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~464_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~432_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~464_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~432_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~496_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1298_combout\);

\BancoRegistradores|registrador~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~208_q\);

\BancoRegistradores|registrador~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~176_q\);

\BancoRegistradores|registrador~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~240_q\);

\BancoRegistradores|registrador~1299\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1299_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~240_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~208_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~176_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~208_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~176_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~240_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1299_combout\);

\BancoRegistradores|registrador~1300\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1300_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1298_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1299_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1296_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1297_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1296_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1297_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1298_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1299_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1300_combout\);

\BancoRegistradores|registrador~1928\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1928_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~112_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~48_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~80_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~80_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~112_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~48_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1928_combout\);

\BancoRegistradores|registrador~1279\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1279_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1928_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1928_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~208_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1928_combout\ & ( (\BancoRegistradores|registrador~240_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1928_combout\ & ( (\BancoRegistradores|registrador~176_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~208_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~240_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~176_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1928_combout\,
	combout => \BancoRegistradores|registrador~1279_combout\);

\BancoRegistradores|registrador~1932\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1932_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~368_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~304_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~336_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~336_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~368_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~304_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1932_combout\);

\BancoRegistradores|registrador~1283\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1283_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1932_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1932_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~464_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1932_combout\ & ( (\BancoRegistradores|registrador~496_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1932_combout\ & ( (\BancoRegistradores|registrador~432_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~464_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~496_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~432_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1932_combout\,
	combout => \BancoRegistradores|registrador~1283_combout\);

\BancoRegistradores|registrador~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~720_q\);

\BancoRegistradores|registrador~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~784_q\);

\BancoRegistradores|registrador~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~752_q\);

\BancoRegistradores|registrador~1936\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1936_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1936_combout\);

\BancoRegistradores|registrador~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~688_q\);

\BancoRegistradores|registrador~1287\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1287_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1936_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1936_combout\ & 
-- ((\BancoRegistradores|registrador~688_q\))) # (\BancoRegistradores|registrador~1936_combout\ & (\BancoRegistradores|registrador~720_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1936_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1936_combout\ & ((\BancoRegistradores|registrador~752_q\))) # (\BancoRegistradores|registrador~1936_combout\ & 
-- (\BancoRegistradores|registrador~784_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~720_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~784_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~752_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1936_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~688_q\,
	combout => \BancoRegistradores|registrador~1287_combout\);

\BancoRegistradores|registrador~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~976_q\);

\BancoRegistradores|registrador~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1040_q\);

\BancoRegistradores|registrador~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1008_q\);

\BancoRegistradores|registrador~1940\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1940_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1940_combout\);

\BancoRegistradores|registrador~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~33_sumout\,
	asdata => \MUXUlaRam|saida_MUX[10]~10_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~944_q\);

\BancoRegistradores|registrador~1291\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1291_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1940_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1940_combout\ & 
-- ((\BancoRegistradores|registrador~944_q\))) # (\BancoRegistradores|registrador~1940_combout\ & (\BancoRegistradores|registrador~976_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1940_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1940_combout\ & ((\BancoRegistradores|registrador~1008_q\))) # (\BancoRegistradores|registrador~1940_combout\ & 
-- (\BancoRegistradores|registrador~1040_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~976_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1040_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1008_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1940_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~944_q\,
	combout => \BancoRegistradores|registrador~1291_combout\);

\BancoRegistradores|registrador~1295\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1295_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1291_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1287_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1283_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1279_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1279_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1283_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1287_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1291_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1295_combout\);

\BancoRegistradores|saidaA[10]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[10]~9_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1295_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1295_combout\,
	combout => \BancoRegistradores|saidaA[10]~9_combout\);

\ULA|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~45_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1300_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[10]~9_combout\ ) + ( \ULA|Add1~42\ ))
-- \ULA|Add1~46\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1300_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[10]~9_combout\ ) + ( \ULA|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1300_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[10]~9_combout\,
	cin => \ULA|Add1~42\,
	sumout => \ULA|Add1~45_sumout\,
	cout => \ULA|Add1~46\);

\MUXRegImed|saida_MUX[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[10]~10_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1300_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1300_combout\,
	combout => \MUXRegImed|saida_MUX[10]~10_combout\);

\ULA|saida[10]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[10]~39_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[10]~10_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1295_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[10]~10_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1295_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1295_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[10]~10_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1295_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1295_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[10]~10_combout\,
	combout => \ULA|saida[10]~39_combout\);

\ULA|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~41_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1300_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[10]~9_combout\ ) + ( \ULA|Add0~38\ ))
-- \ULA|Add0~42\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1300_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[10]~9_combout\ ) + ( \ULA|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1300_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[10]~9_combout\,
	cin => \ULA|Add0~38\,
	sumout => \ULA|Add0~41_sumout\,
	cout => \ULA|Add0~42\);

\ULA|saida[10]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[10]~40_combout\ = (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~8_combout\ & ((\MUXRegImed|saida_MUX[10]~10_combout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~8_combout\ & \MUXRegImed|saida_MUX[10]~10_combout\)) # 
-- (\ULA|Add0~41_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~8_combout\,
	datac => \ULA|ALT_INV_Add0~41_sumout\,
	datad => \MUXRegImed|ALT_INV_saida_MUX[10]~10_combout\,
	combout => \ULA|saida[10]~40_combout\);

\MUXUlaRam|saida_MUX[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[10]~10_combout\ = ( \ULA|saida[10]~39_combout\ & ( \ULA|saida[10]~40_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|saida[10]~39_combout\ & ( \ULA|saida[10]~40_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( 
-- \ULA|saida[10]~39_combout\ & ( !\ULA|saida[10]~40_combout\ & ( (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\) # (\ULA|Add1~45_sumout\)))) ) ) ) # ( !\ULA|saida[10]~39_combout\ & ( !\ULA|saida[10]~40_combout\ & ( 
-- (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~45_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000001000100010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[8]~5_combout\,
	datac => \ULA|ALT_INV_saida[4]~6_combout\,
	datad => \ULA|ALT_INV_Add1~45_sumout\,
	datae => \ULA|ALT_INV_saida[10]~39_combout\,
	dataf => \ULA|ALT_INV_saida[10]~40_combout\,
	combout => \MUXUlaRam|saida_MUX[10]~10_combout\);

\MUXJMPR|saida_MUX[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[10]~10_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~27_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[10]~10_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~33_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~33_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~33_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~33_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[10]~10_combout\,
	datad => \ROM|ALT_INV_memROM~27_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[10]~10_combout\);

\PC|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(10));

\somaQuatro|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~33_sumout\ = SUM(( \PC|DOUT\(10) ) + ( GND ) + ( \somaQuatro|Add0~30\ ))
-- \somaQuatro|Add0~34\ = CARRY(( \PC|DOUT\(10) ) + ( GND ) + ( \somaQuatro|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(10),
	cin => \somaQuatro|Add0~30\,
	sumout => \somaQuatro|Add0~33_sumout\,
	cout => \somaQuatro|Add0~34\);

\somaSHIFT|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~37_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~37_sumout\ ) + ( \somaSHIFT|Add0~34\ ))
-- \somaSHIFT|Add0~38\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~37_sumout\ ) + ( \somaSHIFT|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~37_sumout\,
	cin => \somaSHIFT|Add0~34\,
	sumout => \somaSHIFT|Add0~37_sumout\,
	cout => \somaSHIFT|Add0~38\);

\BancoRegistradores|registrador~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~337_q\);

\BancoRegistradores|registrador~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~81_q\);

\BancoRegistradores|registrador~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~465_q\);

\BancoRegistradores|registrador~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~209_q\);

\BancoRegistradores|registrador~1318\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1318_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~465_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~209_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~337_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~81_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~337_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~81_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~465_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~209_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1318_combout\);

\BancoRegistradores|registrador~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~305_q\);

\BancoRegistradores|registrador~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~49_q\);

\BancoRegistradores|registrador~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~433_q\);

\BancoRegistradores|registrador~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~177_q\);

\BancoRegistradores|registrador~1319\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1319_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~433_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~177_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~305_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~49_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~305_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~49_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~433_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~177_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1319_combout\);

\BancoRegistradores|registrador~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~369_q\);

\BancoRegistradores|registrador~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~113_q\);

\BancoRegistradores|registrador~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~497_q\);

\BancoRegistradores|registrador~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~241_q\);

\BancoRegistradores|registrador~1320\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1320_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~497_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~241_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~369_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~113_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~369_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~113_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~497_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~241_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1320_combout\);

\BancoRegistradores|registrador~1321\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1321_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1320_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1318_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1319_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1318_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1319_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1320_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1321_combout\);

\BancoRegistradores|registrador~1944\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1944_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~113_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~49_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~81_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~81_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~113_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~49_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1944_combout\);

\BancoRegistradores|registrador~1301\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1301_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1944_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1944_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~209_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1944_combout\ & ( (\BancoRegistradores|registrador~241_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1944_combout\ & ( (\BancoRegistradores|registrador~177_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~209_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~241_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~177_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1944_combout\,
	combout => \BancoRegistradores|registrador~1301_combout\);

\BancoRegistradores|registrador~1948\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1948_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~369_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~305_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~337_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~337_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~369_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~305_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1948_combout\);

\BancoRegistradores|registrador~1305\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1305_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1948_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1948_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~465_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1948_combout\ & ( (\BancoRegistradores|registrador~497_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1948_combout\ & ( (\BancoRegistradores|registrador~433_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~465_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~497_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~433_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1948_combout\,
	combout => \BancoRegistradores|registrador~1305_combout\);

\BancoRegistradores|registrador~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~721_q\);

\BancoRegistradores|registrador~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~785_q\);

\BancoRegistradores|registrador~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~753_q\);

\BancoRegistradores|registrador~1952\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1952_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1952_combout\);

\BancoRegistradores|registrador~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~689_q\);

\BancoRegistradores|registrador~1309\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1309_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1952_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1952_combout\ & 
-- ((\BancoRegistradores|registrador~689_q\))) # (\BancoRegistradores|registrador~1952_combout\ & (\BancoRegistradores|registrador~721_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1952_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1952_combout\ & ((\BancoRegistradores|registrador~753_q\))) # (\BancoRegistradores|registrador~1952_combout\ & 
-- (\BancoRegistradores|registrador~785_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~721_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~785_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~753_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1952_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~689_q\,
	combout => \BancoRegistradores|registrador~1309_combout\);

\BancoRegistradores|registrador~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~977_q\);

\BancoRegistradores|registrador~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1041_q\);

\BancoRegistradores|registrador~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1009_q\);

\BancoRegistradores|registrador~1956\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1956_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1956_combout\);

\BancoRegistradores|registrador~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~37_sumout\,
	asdata => \MUXUlaRam|saida_MUX[11]~11_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~945_q\);

\BancoRegistradores|registrador~1313\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1313_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1956_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1956_combout\ & 
-- ((\BancoRegistradores|registrador~945_q\))) # (\BancoRegistradores|registrador~1956_combout\ & (\BancoRegistradores|registrador~977_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1956_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1956_combout\ & ((\BancoRegistradores|registrador~1009_q\))) # (\BancoRegistradores|registrador~1956_combout\ & 
-- (\BancoRegistradores|registrador~1041_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~977_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1041_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1009_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1956_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~945_q\,
	combout => \BancoRegistradores|registrador~1313_combout\);

\BancoRegistradores|registrador~1317\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1317_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1313_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1309_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1305_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1301_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1301_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1305_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1309_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1313_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1317_combout\);

\BancoRegistradores|saidaA[11]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[11]~10_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1317_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1317_combout\,
	combout => \BancoRegistradores|saidaA[11]~10_combout\);

\ULA|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~49_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1321_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[11]~10_combout\ ) + ( \ULA|Add1~46\ ))
-- \ULA|Add1~50\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1321_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[11]~10_combout\ ) + ( \ULA|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1321_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[11]~10_combout\,
	cin => \ULA|Add1~46\,
	sumout => \ULA|Add1~49_sumout\,
	cout => \ULA|Add1~50\);

\MUXRegImed|saida_MUX[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[11]~11_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1321_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1321_combout\,
	combout => \MUXRegImed|saida_MUX[11]~11_combout\);

\ULA|saida[11]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[11]~42_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[11]~11_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1317_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[11]~11_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1317_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1317_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[11]~11_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1317_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1317_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[11]~11_combout\,
	combout => \ULA|saida[11]~42_combout\);

\ULA|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~45_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1321_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[11]~10_combout\ ) + ( \ULA|Add0~42\ ))
-- \ULA|Add0~46\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1321_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[11]~10_combout\ ) + ( \ULA|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1321_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[11]~10_combout\,
	cin => \ULA|Add0~42\,
	sumout => \ULA|Add0~45_sumout\,
	cout => \ULA|Add0~46\);

\ULA|saida[11]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[11]~43_combout\ = (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~8_combout\ & ((\MUXRegImed|saida_MUX[11]~11_combout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~8_combout\ & \MUXRegImed|saida_MUX[11]~11_combout\)) # 
-- (\ULA|Add0~45_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~8_combout\,
	datac => \ULA|ALT_INV_Add0~45_sumout\,
	datad => \MUXRegImed|ALT_INV_saida_MUX[11]~11_combout\,
	combout => \ULA|saida[11]~43_combout\);

\MUXUlaRam|saida_MUX[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[11]~11_combout\ = ( \ULA|saida[11]~42_combout\ & ( \ULA|saida[11]~43_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|saida[11]~42_combout\ & ( \ULA|saida[11]~43_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( 
-- \ULA|saida[11]~42_combout\ & ( !\ULA|saida[11]~43_combout\ & ( (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\) # (\ULA|Add1~49_sumout\)))) ) ) ) # ( !\ULA|saida[11]~42_combout\ & ( !\ULA|saida[11]~43_combout\ & ( 
-- (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~49_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000001000100010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[8]~5_combout\,
	datac => \ULA|ALT_INV_saida[4]~6_combout\,
	datad => \ULA|ALT_INV_Add1~49_sumout\,
	datae => \ULA|ALT_INV_saida[11]~42_combout\,
	dataf => \ULA|ALT_INV_saida[11]~43_combout\,
	combout => \MUXUlaRam|saida_MUX[11]~11_combout\);

\MUXJMPR|saida_MUX[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[11]~11_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~27_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[11]~11_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~37_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~37_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~37_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[11]~11_combout\,
	datad => \ROM|ALT_INV_memROM~27_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[11]~11_combout\);

\PC|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(11));

\somaQuatro|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~37_sumout\ = SUM(( \PC|DOUT\(11) ) + ( GND ) + ( \somaQuatro|Add0~34\ ))
-- \somaQuatro|Add0~38\ = CARRY(( \PC|DOUT\(11) ) + ( GND ) + ( \somaQuatro|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(11),
	cin => \somaQuatro|Add0~34\,
	sumout => \somaQuatro|Add0~37_sumout\,
	cout => \somaQuatro|Add0~38\);

\somaSHIFT|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~41_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~41_sumout\ ) + ( \somaSHIFT|Add0~38\ ))
-- \somaSHIFT|Add0~42\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~41_sumout\ ) + ( \somaSHIFT|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~41_sumout\,
	cin => \somaSHIFT|Add0~38\,
	sumout => \somaSHIFT|Add0~41_sumout\,
	cout => \somaSHIFT|Add0~42\);

\BancoRegistradores|registrador~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~338_q\);

\BancoRegistradores|registrador~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~306_q\);

\BancoRegistradores|registrador~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~370_q\);

\BancoRegistradores|registrador~1339\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1339_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~370_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~338_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~306_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~338_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~306_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~370_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1339_combout\);

\BancoRegistradores|registrador~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~82_q\);

\BancoRegistradores|registrador~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~50_q\);

\BancoRegistradores|registrador~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~114_q\);

\BancoRegistradores|registrador~1340\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1340_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~114_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~82_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~50_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~82_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~50_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~114_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1340_combout\);

\BancoRegistradores|registrador~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~466_q\);

\BancoRegistradores|registrador~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~434_q\);

\BancoRegistradores|registrador~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~498_q\);

\BancoRegistradores|registrador~1341\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1341_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~498_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~466_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~434_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~466_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~434_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~498_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1341_combout\);

\BancoRegistradores|registrador~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~210_q\);

\BancoRegistradores|registrador~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~178_q\);

\BancoRegistradores|registrador~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~242_q\);

\BancoRegistradores|registrador~1342\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1342_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~242_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~210_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~178_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~210_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~178_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~242_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1342_combout\);

\BancoRegistradores|registrador~1343\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1343_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1341_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1342_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1339_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1340_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1339_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1340_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1341_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1342_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1343_combout\);

\BancoRegistradores|registrador~1960\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1960_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~114_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~50_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~82_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~82_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~114_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~50_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1960_combout\);

\BancoRegistradores|registrador~1322\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1322_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1960_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1960_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~210_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1960_combout\ & ( (\BancoRegistradores|registrador~242_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1960_combout\ & ( (\BancoRegistradores|registrador~178_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~210_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~242_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~178_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1960_combout\,
	combout => \BancoRegistradores|registrador~1322_combout\);

\BancoRegistradores|registrador~1964\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1964_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~370_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~306_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~338_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~338_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~370_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~306_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1964_combout\);

\BancoRegistradores|registrador~1326\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1326_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1964_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1964_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~466_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1964_combout\ & ( (\BancoRegistradores|registrador~498_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1964_combout\ & ( (\BancoRegistradores|registrador~434_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~466_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~498_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~434_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1964_combout\,
	combout => \BancoRegistradores|registrador~1326_combout\);

\BancoRegistradores|registrador~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~722_q\);

\BancoRegistradores|registrador~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~786_q\);

\BancoRegistradores|registrador~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~754_q\);

\BancoRegistradores|registrador~1968\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1968_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1968_combout\);

\BancoRegistradores|registrador~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~690_q\);

\BancoRegistradores|registrador~1330\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1330_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1968_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1968_combout\ & 
-- ((\BancoRegistradores|registrador~690_q\))) # (\BancoRegistradores|registrador~1968_combout\ & (\BancoRegistradores|registrador~722_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1968_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1968_combout\ & ((\BancoRegistradores|registrador~754_q\))) # (\BancoRegistradores|registrador~1968_combout\ & 
-- (\BancoRegistradores|registrador~786_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~722_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~786_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~754_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1968_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~690_q\,
	combout => \BancoRegistradores|registrador~1330_combout\);

\BancoRegistradores|registrador~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~978_q\);

\BancoRegistradores|registrador~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1042_q\);

\BancoRegistradores|registrador~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1010_q\);

\BancoRegistradores|registrador~1972\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1972_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1972_combout\);

\BancoRegistradores|registrador~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~41_sumout\,
	asdata => \MUXUlaRam|saida_MUX[12]~12_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~946_q\);

\BancoRegistradores|registrador~1334\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1334_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1972_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1972_combout\ & 
-- ((\BancoRegistradores|registrador~946_q\))) # (\BancoRegistradores|registrador~1972_combout\ & (\BancoRegistradores|registrador~978_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1972_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1972_combout\ & ((\BancoRegistradores|registrador~1010_q\))) # (\BancoRegistradores|registrador~1972_combout\ & 
-- (\BancoRegistradores|registrador~1042_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~978_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1042_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1010_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1972_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~946_q\,
	combout => \BancoRegistradores|registrador~1334_combout\);

\BancoRegistradores|registrador~1338\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1338_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1334_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1330_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1326_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1322_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1322_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1326_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1330_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1334_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1338_combout\);

\BancoRegistradores|saidaA[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[12]~11_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1338_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1338_combout\,
	combout => \BancoRegistradores|saidaA[12]~11_combout\);

\ULA|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~53_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1343_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[12]~11_combout\ ) + ( \ULA|Add1~50\ ))
-- \ULA|Add1~54\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1343_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[12]~11_combout\ ) + ( \ULA|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1343_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[12]~11_combout\,
	cin => \ULA|Add1~50\,
	sumout => \ULA|Add1~53_sumout\,
	cout => \ULA|Add1~54\);

\MUXRegImed|saida_MUX[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[12]~12_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1343_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1343_combout\,
	combout => \MUXRegImed|saida_MUX[12]~12_combout\);

\ULA|saida[12]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[12]~45_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[12]~12_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1338_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[12]~12_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1338_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1338_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[12]~12_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1338_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1338_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[12]~12_combout\,
	combout => \ULA|saida[12]~45_combout\);

\ULA|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~49_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1343_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[12]~11_combout\ ) + ( \ULA|Add0~46\ ))
-- \ULA|Add0~50\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1343_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[12]~11_combout\ ) + ( \ULA|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1343_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[12]~11_combout\,
	cin => \ULA|Add0~46\,
	sumout => \ULA|Add0~49_sumout\,
	cout => \ULA|Add0~50\);

\ULA|saida[12]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[12]~46_combout\ = (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~8_combout\ & ((\MUXRegImed|saida_MUX[12]~12_combout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~8_combout\ & \MUXRegImed|saida_MUX[12]~12_combout\)) # 
-- (\ULA|Add0~49_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~8_combout\,
	datac => \ULA|ALT_INV_Add0~49_sumout\,
	datad => \MUXRegImed|ALT_INV_saida_MUX[12]~12_combout\,
	combout => \ULA|saida[12]~46_combout\);

\MUXUlaRam|saida_MUX[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[12]~12_combout\ = ( \ULA|saida[12]~45_combout\ & ( \ULA|saida[12]~46_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|saida[12]~45_combout\ & ( \ULA|saida[12]~46_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( 
-- \ULA|saida[12]~45_combout\ & ( !\ULA|saida[12]~46_combout\ & ( (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\) # (\ULA|Add1~53_sumout\)))) ) ) ) # ( !\ULA|saida[12]~45_combout\ & ( !\ULA|saida[12]~46_combout\ & ( 
-- (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~53_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000001000100010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[8]~5_combout\,
	datac => \ULA|ALT_INV_saida[4]~6_combout\,
	datad => \ULA|ALT_INV_Add1~53_sumout\,
	datae => \ULA|ALT_INV_saida[12]~45_combout\,
	dataf => \ULA|ALT_INV_saida[12]~46_combout\,
	combout => \MUXUlaRam|saida_MUX[12]~12_combout\);

\MUXJMPR|saida_MUX[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[12]~12_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~27_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[12]~12_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~41_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~41_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~41_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[12]~12_combout\,
	datad => \ROM|ALT_INV_memROM~27_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[12]~12_combout\);

\PC|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(12));

\somaQuatro|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~41_sumout\ = SUM(( \PC|DOUT\(12) ) + ( GND ) + ( \somaQuatro|Add0~38\ ))
-- \somaQuatro|Add0~42\ = CARRY(( \PC|DOUT\(12) ) + ( GND ) + ( \somaQuatro|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(12),
	cin => \somaQuatro|Add0~38\,
	sumout => \somaQuatro|Add0~41_sumout\,
	cout => \somaQuatro|Add0~42\);

\somaSHIFT|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~45_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~45_sumout\ ) + ( \somaSHIFT|Add0~42\ ))
-- \somaSHIFT|Add0~46\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~45_sumout\ ) + ( \somaSHIFT|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~45_sumout\,
	cin => \somaSHIFT|Add0~42\,
	sumout => \somaSHIFT|Add0~45_sumout\,
	cout => \somaSHIFT|Add0~46\);

\BancoRegistradores|registrador~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~339_q\);

\BancoRegistradores|registrador~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~83_q\);

\BancoRegistradores|registrador~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~467_q\);

\BancoRegistradores|registrador~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~211_q\);

\BancoRegistradores|registrador~1361\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1361_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~467_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~211_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~339_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~83_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~339_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~83_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~467_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~211_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1361_combout\);

\BancoRegistradores|registrador~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~307_q\);

\BancoRegistradores|registrador~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~51_q\);

\BancoRegistradores|registrador~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~435_q\);

\BancoRegistradores|registrador~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~179_q\);

\BancoRegistradores|registrador~1362\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1362_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~435_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~179_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~307_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~51_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~307_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~51_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~435_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~179_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1362_combout\);

\BancoRegistradores|registrador~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~371_q\);

\BancoRegistradores|registrador~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~115_q\);

\BancoRegistradores|registrador~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~499_q\);

\BancoRegistradores|registrador~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~243_q\);

\BancoRegistradores|registrador~1363\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1363_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~499_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~243_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~371_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~115_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~371_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~115_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~499_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~243_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1363_combout\);

\BancoRegistradores|registrador~1364\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1364_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1363_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1361_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1362_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1361_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1362_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1363_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1364_combout\);

\BancoRegistradores|registrador~1976\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1976_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~115_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~51_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~83_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~83_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~115_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~51_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1976_combout\);

\BancoRegistradores|registrador~1344\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1344_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1976_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1976_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~211_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1976_combout\ & ( (\BancoRegistradores|registrador~243_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1976_combout\ & ( (\BancoRegistradores|registrador~179_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~211_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~243_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~179_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1976_combout\,
	combout => \BancoRegistradores|registrador~1344_combout\);

\BancoRegistradores|registrador~1980\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1980_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~371_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~307_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~339_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~339_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~371_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~307_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1980_combout\);

\BancoRegistradores|registrador~1348\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1348_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1980_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1980_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~467_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1980_combout\ & ( (\BancoRegistradores|registrador~499_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1980_combout\ & ( (\BancoRegistradores|registrador~435_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~467_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~499_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~435_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1980_combout\,
	combout => \BancoRegistradores|registrador~1348_combout\);

\BancoRegistradores|registrador~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~723_q\);

\BancoRegistradores|registrador~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~787_q\);

\BancoRegistradores|registrador~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~755_q\);

\BancoRegistradores|registrador~1984\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1984_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1984_combout\);

\BancoRegistradores|registrador~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~691_q\);

\BancoRegistradores|registrador~1352\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1352_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1984_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1984_combout\ & 
-- ((\BancoRegistradores|registrador~691_q\))) # (\BancoRegistradores|registrador~1984_combout\ & (\BancoRegistradores|registrador~723_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1984_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1984_combout\ & ((\BancoRegistradores|registrador~755_q\))) # (\BancoRegistradores|registrador~1984_combout\ & 
-- (\BancoRegistradores|registrador~787_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~723_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~787_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~755_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1984_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~691_q\,
	combout => \BancoRegistradores|registrador~1352_combout\);

\BancoRegistradores|registrador~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~979_q\);

\BancoRegistradores|registrador~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1043_q\);

\BancoRegistradores|registrador~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1011_q\);

\BancoRegistradores|registrador~1988\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1988_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1988_combout\);

\BancoRegistradores|registrador~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~45_sumout\,
	asdata => \MUXUlaRam|saida_MUX[13]~13_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~947_q\);

\BancoRegistradores|registrador~1356\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1356_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~1988_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1988_combout\ & 
-- ((\BancoRegistradores|registrador~947_q\))) # (\BancoRegistradores|registrador~1988_combout\ & (\BancoRegistradores|registrador~979_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~1988_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~1988_combout\ & ((\BancoRegistradores|registrador~1011_q\))) # (\BancoRegistradores|registrador~1988_combout\ & 
-- (\BancoRegistradores|registrador~1043_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~979_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1043_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1011_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1988_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~947_q\,
	combout => \BancoRegistradores|registrador~1356_combout\);

\BancoRegistradores|registrador~1360\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1360_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1356_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1352_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1348_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1344_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1344_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1348_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1352_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1356_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1360_combout\);

\BancoRegistradores|saidaA[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[13]~12_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1360_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1360_combout\,
	combout => \BancoRegistradores|saidaA[13]~12_combout\);

\ULA|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~57_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1364_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~27_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[13]~12_combout\ ) + ( \ULA|Add1~54\ ))
-- \ULA|Add1~58\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1364_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~27_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[13]~12_combout\ ) + ( \ULA|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1364_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[13]~12_combout\,
	cin => \ULA|Add1~54\,
	sumout => \ULA|Add1~57_sumout\,
	cout => \ULA|Add1~58\);

\MUXRegImed|saida_MUX[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[13]~13_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1364_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1364_combout\,
	combout => \MUXRegImed|saida_MUX[13]~13_combout\);

\ULA|saida[13]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[13]~48_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[13]~13_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1360_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[13]~13_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1360_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1360_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[13]~13_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1360_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1360_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[13]~13_combout\,
	combout => \ULA|saida[13]~48_combout\);

\ULA|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~53_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1364_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[13]~12_combout\ ) + ( \ULA|Add0~50\ ))
-- \ULA|Add0~54\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1364_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[13]~12_combout\ ) + ( \ULA|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1364_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[13]~12_combout\,
	cin => \ULA|Add0~50\,
	sumout => \ULA|Add0~53_sumout\,
	cout => \ULA|Add0~54\);

\ULA|saida[13]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[13]~49_combout\ = (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~8_combout\ & ((\MUXRegImed|saida_MUX[13]~13_combout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~8_combout\ & \MUXRegImed|saida_MUX[13]~13_combout\)) # 
-- (\ULA|Add0~53_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~8_combout\,
	datac => \ULA|ALT_INV_Add0~53_sumout\,
	datad => \MUXRegImed|ALT_INV_saida_MUX[13]~13_combout\,
	combout => \ULA|saida[13]~49_combout\);

\MUXUlaRam|saida_MUX[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[13]~13_combout\ = ( \ULA|saida[13]~48_combout\ & ( \ULA|saida[13]~49_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|saida[13]~48_combout\ & ( \ULA|saida[13]~49_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( 
-- \ULA|saida[13]~48_combout\ & ( !\ULA|saida[13]~49_combout\ & ( (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\) # (\ULA|Add1~57_sumout\)))) ) ) ) # ( !\ULA|saida[13]~48_combout\ & ( !\ULA|saida[13]~49_combout\ & ( 
-- (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~57_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000001000100010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[8]~5_combout\,
	datac => \ULA|ALT_INV_saida[4]~6_combout\,
	datad => \ULA|ALT_INV_Add1~57_sumout\,
	datae => \ULA|ALT_INV_saida[13]~48_combout\,
	dataf => \ULA|ALT_INV_saida[13]~49_combout\,
	combout => \MUXUlaRam|saida_MUX[13]~13_combout\);

\MUXJMPR|saida_MUX[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[13]~13_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~27_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[13]~13_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~45_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~45_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~45_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~45_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[13]~13_combout\,
	datad => \ROM|ALT_INV_memROM~27_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[13]~13_combout\);

\PC|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(13));

\somaQuatro|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~45_sumout\ = SUM(( \PC|DOUT\(13) ) + ( GND ) + ( \somaQuatro|Add0~42\ ))
-- \somaQuatro|Add0~46\ = CARRY(( \PC|DOUT\(13) ) + ( GND ) + ( \somaQuatro|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(13),
	cin => \somaQuatro|Add0~42\,
	sumout => \somaQuatro|Add0~45_sumout\,
	cout => \somaQuatro|Add0~46\);

\somaSHIFT|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~49_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~49_sumout\ ) + ( \somaSHIFT|Add0~46\ ))
-- \somaSHIFT|Add0~50\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~49_sumout\ ) + ( \somaSHIFT|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~49_sumout\,
	cin => \somaSHIFT|Add0~46\,
	sumout => \somaSHIFT|Add0~49_sumout\,
	cout => \somaSHIFT|Add0~50\);

\BancoRegistradores|registrador~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~340_q\);

\BancoRegistradores|registrador~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~308_q\);

\BancoRegistradores|registrador~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~372_q\);

\BancoRegistradores|registrador~1382\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1382_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~372_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~340_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~308_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~340_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~308_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~372_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1382_combout\);

\BancoRegistradores|registrador~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~84_q\);

\BancoRegistradores|registrador~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~52_q\);

\BancoRegistradores|registrador~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~116_q\);

\BancoRegistradores|registrador~1383\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1383_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~116_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~84_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~52_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~84_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~52_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~116_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1383_combout\);

\BancoRegistradores|registrador~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~468_q\);

\BancoRegistradores|registrador~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~436_q\);

\BancoRegistradores|registrador~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~500_q\);

\BancoRegistradores|registrador~1384\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1384_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~500_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~468_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~436_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~468_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~436_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~500_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1384_combout\);

\BancoRegistradores|registrador~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~212_q\);

\BancoRegistradores|registrador~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~180_q\);

\BancoRegistradores|registrador~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~244_q\);

\BancoRegistradores|registrador~1385\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1385_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~244_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~212_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~180_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~212_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~180_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~244_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1385_combout\);

\BancoRegistradores|registrador~1386\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1386_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1384_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1385_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1382_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1383_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1382_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1383_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1384_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1385_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1386_combout\);

\BancoRegistradores|registrador~1992\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1992_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~116_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~52_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~84_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~84_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~116_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~52_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1992_combout\);

\BancoRegistradores|registrador~1365\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1365_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1992_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1992_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~212_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1992_combout\ & ( (\BancoRegistradores|registrador~244_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1992_combout\ & ( (\BancoRegistradores|registrador~180_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~212_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~244_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~180_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1992_combout\,
	combout => \BancoRegistradores|registrador~1365_combout\);

\BancoRegistradores|registrador~1996\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1996_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~372_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~308_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~340_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~340_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~372_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~308_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~1996_combout\);

\BancoRegistradores|registrador~1369\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1369_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1996_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1996_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~468_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1996_combout\ & ( (\BancoRegistradores|registrador~500_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~1996_combout\ & ( (\BancoRegistradores|registrador~436_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~468_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~500_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~436_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~1996_combout\,
	combout => \BancoRegistradores|registrador~1369_combout\);

\BancoRegistradores|registrador~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~724_q\);

\BancoRegistradores|registrador~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~788_q\);

\BancoRegistradores|registrador~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~756_q\);

\BancoRegistradores|registrador~2000\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2000_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2000_combout\);

\BancoRegistradores|registrador~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~692_q\);

\BancoRegistradores|registrador~1373\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1373_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2000_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2000_combout\ & 
-- ((\BancoRegistradores|registrador~692_q\))) # (\BancoRegistradores|registrador~2000_combout\ & (\BancoRegistradores|registrador~724_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2000_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2000_combout\ & ((\BancoRegistradores|registrador~756_q\))) # (\BancoRegistradores|registrador~2000_combout\ & 
-- (\BancoRegistradores|registrador~788_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~724_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~788_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~756_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2000_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~692_q\,
	combout => \BancoRegistradores|registrador~1373_combout\);

\BancoRegistradores|registrador~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~980_q\);

\BancoRegistradores|registrador~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1044_q\);

\BancoRegistradores|registrador~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1012_q\);

\BancoRegistradores|registrador~2004\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2004_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2004_combout\);

\BancoRegistradores|registrador~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~49_sumout\,
	asdata => \MUXUlaRam|saida_MUX[14]~14_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~948_q\);

\BancoRegistradores|registrador~1377\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1377_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2004_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2004_combout\ & 
-- ((\BancoRegistradores|registrador~948_q\))) # (\BancoRegistradores|registrador~2004_combout\ & (\BancoRegistradores|registrador~980_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2004_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2004_combout\ & ((\BancoRegistradores|registrador~1012_q\))) # (\BancoRegistradores|registrador~2004_combout\ & 
-- (\BancoRegistradores|registrador~1044_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~980_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1044_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1012_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2004_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~948_q\,
	combout => \BancoRegistradores|registrador~1377_combout\);

\BancoRegistradores|registrador~1381\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1381_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1377_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1373_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1369_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1365_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1365_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1369_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1373_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1377_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1381_combout\);

\BancoRegistradores|saidaA[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[14]~13_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1381_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1381_combout\,
	combout => \BancoRegistradores|saidaA[14]~13_combout\);

\ULA|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~61_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1386_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~14_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[14]~13_combout\ ) + ( \ULA|Add1~58\ ))
-- \ULA|Add1~62\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1386_combout\)) # (\BancoRegistradores|Equal0~0_combout\))) # (\UC|palavraControle[7]~3_combout\ & (((!\ROM|memROM~14_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[14]~13_combout\ ) + ( \ULA|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~14_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1386_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[14]~13_combout\,
	cin => \ULA|Add1~58\,
	sumout => \ULA|Add1~61_sumout\,
	cout => \ULA|Add1~62\);

\MUXRegImed|saida_MUX[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[14]~14_combout\ = (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1386_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~14_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100010001110100010001000111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~14_combout\,
	datab => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1386_combout\,
	combout => \MUXRegImed|saida_MUX[14]~14_combout\);

\ULA|saida[14]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[14]~51_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[14]~14_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1381_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[14]~14_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1381_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1381_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[14]~14_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1381_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1381_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[14]~14_combout\,
	combout => \ULA|saida[14]~51_combout\);

\ULA|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~57_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1386_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~14_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[14]~13_combout\ ) + ( \ULA|Add0~54\ ))
-- \ULA|Add0~58\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1386_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~14_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[14]~13_combout\ ) + ( \ULA|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~14_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1386_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[14]~13_combout\,
	cin => \ULA|Add0~54\,
	sumout => \ULA|Add0~57_sumout\,
	cout => \ULA|Add0~58\);

\ULA|saida[14]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[14]~52_combout\ = (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~8_combout\ & ((\MUXRegImed|saida_MUX[14]~14_combout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~8_combout\ & \MUXRegImed|saida_MUX[14]~14_combout\)) # 
-- (\ULA|Add0~57_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~8_combout\,
	datac => \ULA|ALT_INV_Add0~57_sumout\,
	datad => \MUXRegImed|ALT_INV_saida_MUX[14]~14_combout\,
	combout => \ULA|saida[14]~52_combout\);

\MUXUlaRam|saida_MUX[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[14]~14_combout\ = ( \ULA|saida[14]~51_combout\ & ( \ULA|saida[14]~52_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|saida[14]~51_combout\ & ( \ULA|saida[14]~52_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( 
-- \ULA|saida[14]~51_combout\ & ( !\ULA|saida[14]~52_combout\ & ( (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\) # (\ULA|Add1~61_sumout\)))) ) ) ) # ( !\ULA|saida[14]~51_combout\ & ( !\ULA|saida[14]~52_combout\ & ( 
-- (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~61_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000001000100010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[8]~5_combout\,
	datac => \ULA|ALT_INV_saida[4]~6_combout\,
	datad => \ULA|ALT_INV_Add1~61_sumout\,
	datae => \ULA|ALT_INV_saida[14]~51_combout\,
	dataf => \ULA|ALT_INV_saida[14]~52_combout\,
	combout => \MUXUlaRam|saida_MUX[14]~14_combout\);

\MUXJMPR|saida_MUX[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[14]~14_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~27_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[14]~14_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~49_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~49_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~49_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~49_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[14]~14_combout\,
	datad => \ROM|ALT_INV_memROM~27_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[14]~14_combout\);

\PC|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(14));

\somaQuatro|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~49_sumout\ = SUM(( \PC|DOUT\(14) ) + ( GND ) + ( \somaQuatro|Add0~46\ ))
-- \somaQuatro|Add0~50\ = CARRY(( \PC|DOUT\(14) ) + ( GND ) + ( \somaQuatro|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(14),
	cin => \somaQuatro|Add0~46\,
	sumout => \somaQuatro|Add0~49_sumout\,
	cout => \somaQuatro|Add0~50\);

\somaSHIFT|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~53_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~53_sumout\ ) + ( \somaSHIFT|Add0~50\ ))
-- \somaSHIFT|Add0~54\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~53_sumout\ ) + ( \somaSHIFT|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~53_sumout\,
	cin => \somaSHIFT|Add0~50\,
	sumout => \somaSHIFT|Add0~53_sumout\,
	cout => \somaSHIFT|Add0~54\);

\BancoRegistradores|registrador~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~341_q\);

\BancoRegistradores|registrador~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~85_q\);

\BancoRegistradores|registrador~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~469_q\);

\BancoRegistradores|registrador~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~213_q\);

\BancoRegistradores|registrador~1404\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1404_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~469_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~213_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~341_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~85_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~341_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~85_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~469_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~213_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1404_combout\);

\BancoRegistradores|registrador~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~309_q\);

\BancoRegistradores|registrador~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~53_q\);

\BancoRegistradores|registrador~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~437_q\);

\BancoRegistradores|registrador~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~181_q\);

\BancoRegistradores|registrador~1405\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1405_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~437_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~181_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~309_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~53_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~309_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~53_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~437_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~181_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1405_combout\);

\BancoRegistradores|registrador~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~373_q\);

\BancoRegistradores|registrador~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~117_q\);

\BancoRegistradores|registrador~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~501_q\);

\BancoRegistradores|registrador~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~245_q\);

\BancoRegistradores|registrador~1406\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1406_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~501_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~245_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~373_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~117_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~373_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~117_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~501_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~245_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1406_combout\);

\BancoRegistradores|registrador~1407\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1407_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1406_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1404_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1405_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1404_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1405_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1406_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1407_combout\);

\BancoRegistradores|registrador~2008\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2008_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~117_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~53_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~85_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~85_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~117_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~53_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2008_combout\);

\BancoRegistradores|registrador~1387\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1387_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2008_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2008_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~213_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2008_combout\ & ( (\BancoRegistradores|registrador~245_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2008_combout\ & ( (\BancoRegistradores|registrador~181_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~213_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~245_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~181_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2008_combout\,
	combout => \BancoRegistradores|registrador~1387_combout\);

\BancoRegistradores|registrador~2012\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2012_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~373_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~309_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~341_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~341_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~373_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~309_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2012_combout\);

\BancoRegistradores|registrador~1391\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1391_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2012_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2012_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~469_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2012_combout\ & ( (\BancoRegistradores|registrador~501_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2012_combout\ & ( (\BancoRegistradores|registrador~437_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~469_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~501_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~437_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2012_combout\,
	combout => \BancoRegistradores|registrador~1391_combout\);

\BancoRegistradores|registrador~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~725_q\);

\BancoRegistradores|registrador~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~789_q\);

\BancoRegistradores|registrador~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~757_q\);

\BancoRegistradores|registrador~2016\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2016_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2016_combout\);

\BancoRegistradores|registrador~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~693_q\);

\BancoRegistradores|registrador~1395\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1395_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2016_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2016_combout\ & 
-- ((\BancoRegistradores|registrador~693_q\))) # (\BancoRegistradores|registrador~2016_combout\ & (\BancoRegistradores|registrador~725_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2016_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2016_combout\ & ((\BancoRegistradores|registrador~757_q\))) # (\BancoRegistradores|registrador~2016_combout\ & 
-- (\BancoRegistradores|registrador~789_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~725_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~789_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~757_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2016_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~693_q\,
	combout => \BancoRegistradores|registrador~1395_combout\);

\BancoRegistradores|registrador~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~981_q\);

\BancoRegistradores|registrador~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1045_q\);

\BancoRegistradores|registrador~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1013_q\);

\BancoRegistradores|registrador~2020\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2020_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2020_combout\);

\BancoRegistradores|registrador~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~53_sumout\,
	asdata => \MUXUlaRam|saida_MUX[15]~15_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~949_q\);

\BancoRegistradores|registrador~1399\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1399_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2020_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2020_combout\ & 
-- ((\BancoRegistradores|registrador~949_q\))) # (\BancoRegistradores|registrador~2020_combout\ & (\BancoRegistradores|registrador~981_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2020_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2020_combout\ & ((\BancoRegistradores|registrador~1013_q\))) # (\BancoRegistradores|registrador~2020_combout\ & 
-- (\BancoRegistradores|registrador~1045_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~981_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1045_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1013_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2020_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~949_q\,
	combout => \BancoRegistradores|registrador~1399_combout\);

\BancoRegistradores|registrador~1403\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1403_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1399_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1395_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1391_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1387_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1387_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1391_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1395_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1399_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1403_combout\);

\BancoRegistradores|saidaA[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[15]~14_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1403_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1403_combout\,
	combout => \BancoRegistradores|saidaA[15]~14_combout\);

\ULA|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~65_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1407_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[15]~14_combout\ ) + ( \ULA|Add1~62\ ))
-- \ULA|Add1~66\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1407_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[15]~14_combout\ ) + ( \ULA|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1407_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[15]~14_combout\,
	cin => \ULA|Add1~62\,
	sumout => \ULA|Add1~65_sumout\,
	cout => \ULA|Add1~66\);

\MUXRegImed|saida_MUX[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[15]~15_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1407_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1407_combout\,
	combout => \MUXRegImed|saida_MUX[15]~15_combout\);

\ULA|saida[15]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[15]~54_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[15]~15_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1403_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[15]~15_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1403_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1403_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[15]~15_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1403_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1403_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[15]~15_combout\,
	combout => \ULA|saida[15]~54_combout\);

\ULA|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~61_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1407_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[15]~14_combout\ ) + ( \ULA|Add0~58\ ))
-- \ULA|Add0~62\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1407_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\)))) ) + ( 
-- \BancoRegistradores|saidaA[15]~14_combout\ ) + ( \ULA|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1407_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[15]~14_combout\,
	cin => \ULA|Add0~58\,
	sumout => \ULA|Add0~61_sumout\,
	cout => \ULA|Add0~62\);

\ULA|saida[15]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[15]~55_combout\ = (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~8_combout\ & ((\MUXRegImed|saida_MUX[15]~15_combout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~8_combout\ & \MUXRegImed|saida_MUX[15]~15_combout\)) # 
-- (\ULA|Add0~61_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~8_combout\,
	datac => \ULA|ALT_INV_Add0~61_sumout\,
	datad => \MUXRegImed|ALT_INV_saida_MUX[15]~15_combout\,
	combout => \ULA|saida[15]~55_combout\);

\MUXUlaRam|saida_MUX[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[15]~15_combout\ = ( \ULA|saida[15]~54_combout\ & ( \ULA|saida[15]~55_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|saida[15]~54_combout\ & ( \ULA|saida[15]~55_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( 
-- \ULA|saida[15]~54_combout\ & ( !\ULA|saida[15]~55_combout\ & ( (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\) # (\ULA|Add1~65_sumout\)))) ) ) ) # ( !\ULA|saida[15]~54_combout\ & ( !\ULA|saida[15]~55_combout\ & ( 
-- (!\UC|Equal10~0_combout\ & (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~65_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000001000100010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_saida[8]~5_combout\,
	datac => \ULA|ALT_INV_saida[4]~6_combout\,
	datad => \ULA|ALT_INV_Add1~65_sumout\,
	datae => \ULA|ALT_INV_saida[15]~54_combout\,
	dataf => \ULA|ALT_INV_saida[15]~55_combout\,
	combout => \MUXUlaRam|saida_MUX[15]~15_combout\);

\MUXJMPR|saida_MUX[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[15]~15_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~27_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[15]~15_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~53_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~53_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~53_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~53_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[15]~15_combout\,
	datad => \ROM|ALT_INV_memROM~27_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[15]~15_combout\);

\PC|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(15));

\somaQuatro|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~53_sumout\ = SUM(( \PC|DOUT\(15) ) + ( GND ) + ( \somaQuatro|Add0~50\ ))
-- \somaQuatro|Add0~54\ = CARRY(( \PC|DOUT\(15) ) + ( GND ) + ( \somaQuatro|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(15),
	cin => \somaQuatro|Add0~50\,
	sumout => \somaQuatro|Add0~53_sumout\,
	cout => \somaQuatro|Add0~54\);

\somaSHIFT|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~57_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~12_combout\)) ) + ( \somaQuatro|Add0~57_sumout\ ) + ( \somaSHIFT|Add0~54\ ))
-- \somaSHIFT|Add0~58\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~12_combout\)) ) + ( \somaQuatro|Add0~57_sumout\ ) + ( \somaSHIFT|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~12_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~57_sumout\,
	cin => \somaSHIFT|Add0~54\,
	sumout => \somaSHIFT|Add0~57_sumout\,
	cout => \somaSHIFT|Add0~58\);

\BancoRegistradores|registrador~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~342_q\);

\BancoRegistradores|registrador~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~310_q\);

\BancoRegistradores|registrador~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~374_q\);

\BancoRegistradores|registrador~1408\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1408_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~374_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~342_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~310_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~342_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~310_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~374_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1408_combout\);

\BancoRegistradores|registrador~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~86_q\);

\BancoRegistradores|registrador~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~54_q\);

\BancoRegistradores|registrador~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~118_q\);

\BancoRegistradores|registrador~1409\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1409_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~118_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~86_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~54_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~86_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~54_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~118_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1409_combout\);

\BancoRegistradores|registrador~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~470_q\);

\BancoRegistradores|registrador~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~438_q\);

\BancoRegistradores|registrador~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~502_q\);

\BancoRegistradores|registrador~1410\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1410_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~502_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~470_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~438_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~470_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~438_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~502_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1410_combout\);

\BancoRegistradores|registrador~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~214_q\);

\BancoRegistradores|registrador~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~182_q\);

\BancoRegistradores|registrador~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~246_q\);

\BancoRegistradores|registrador~1411\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1411_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~246_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~214_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~182_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~214_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~182_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~246_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1411_combout\);

\BancoRegistradores|registrador~1412\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1412_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1410_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1411_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1408_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1409_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1408_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1409_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1410_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1411_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1412_combout\);

\BancoRegistradores|registrador~2024\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2024_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~118_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~54_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~86_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~86_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~118_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~54_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2024_combout\);

\BancoRegistradores|registrador~1413\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1413_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2024_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2024_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~214_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2024_combout\ & ( (\BancoRegistradores|registrador~246_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2024_combout\ & ( (\BancoRegistradores|registrador~182_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~214_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~246_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~182_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2024_combout\,
	combout => \BancoRegistradores|registrador~1413_combout\);

\BancoRegistradores|registrador~2028\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2028_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~374_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~310_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~342_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~342_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~374_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~310_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2028_combout\);

\BancoRegistradores|registrador~1417\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1417_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2028_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2028_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~470_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2028_combout\ & ( (\BancoRegistradores|registrador~502_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2028_combout\ & ( (\BancoRegistradores|registrador~438_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~470_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~502_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~438_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2028_combout\,
	combout => \BancoRegistradores|registrador~1417_combout\);

\BancoRegistradores|registrador~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~726_q\);

\BancoRegistradores|registrador~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~790_q\);

\BancoRegistradores|registrador~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~758_q\);

\BancoRegistradores|registrador~2032\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2032_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2032_combout\);

\BancoRegistradores|registrador~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~694_q\);

\BancoRegistradores|registrador~1421\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1421_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2032_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2032_combout\ & 
-- ((\BancoRegistradores|registrador~694_q\))) # (\BancoRegistradores|registrador~2032_combout\ & (\BancoRegistradores|registrador~726_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2032_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2032_combout\ & ((\BancoRegistradores|registrador~758_q\))) # (\BancoRegistradores|registrador~2032_combout\ & 
-- (\BancoRegistradores|registrador~790_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~726_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~790_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~758_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2032_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~694_q\,
	combout => \BancoRegistradores|registrador~1421_combout\);

\BancoRegistradores|registrador~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~982_q\);

\BancoRegistradores|registrador~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1046_q\);

\BancoRegistradores|registrador~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1014_q\);

\BancoRegistradores|registrador~2036\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2036_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2036_combout\);

\BancoRegistradores|registrador~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~57_sumout\,
	asdata => \MUXUlaRam|saida_MUX[16]~16_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~950_q\);

\BancoRegistradores|registrador~1425\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1425_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2036_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2036_combout\ & 
-- ((\BancoRegistradores|registrador~950_q\))) # (\BancoRegistradores|registrador~2036_combout\ & (\BancoRegistradores|registrador~982_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2036_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2036_combout\ & ((\BancoRegistradores|registrador~1014_q\))) # (\BancoRegistradores|registrador~2036_combout\ & 
-- (\BancoRegistradores|registrador~1046_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~982_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1046_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1014_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2036_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~950_q\,
	combout => \BancoRegistradores|registrador~1425_combout\);

\BancoRegistradores|registrador~1429\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1429_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1425_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1421_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1417_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1413_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1413_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1417_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1421_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1425_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1429_combout\);

\BancoRegistradores|saidaA[16]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[16]~15_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1429_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1429_combout\,
	combout => \BancoRegistradores|saidaA[16]~15_combout\);

\ULA|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~65_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1412_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[16]~15_combout\ ) + ( \ULA|Add0~62\ ))
-- \ULA|Add0~66\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1412_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[16]~15_combout\ ) + ( \ULA|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1412_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[16]~15_combout\,
	cin => \ULA|Add0~62\,
	sumout => \ULA|Add0~65_sumout\,
	cout => \ULA|Add0~66\);

\ULA|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~69_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1412_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[16]~15_combout\ ) + ( \ULA|Add1~66\ ))
-- \ULA|Add1~70\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1412_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[16]~15_combout\ ) + ( \ULA|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1412_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[16]~15_combout\,
	cin => \ULA|Add1~66\,
	sumout => \ULA|Add1~69_sumout\,
	cout => \ULA|Add1~70\);

\ULA|saida[16]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[16]~58_combout\ = ( \ulaUC|ulaOp[2]~8_combout\ & ( \ulaUC|ulaOp[0]~9_combout\ & ( (!\ulaUC|ulaOp~13_combout\ & (\ulaUC|ulaOp[1]~3_combout\ & (!\ulaUC|ulaOp~4_combout\ & \ulaUC|ulaOp[2]~7_combout\))) ) ) ) # ( !\ulaUC|ulaOp[2]~8_combout\ & ( 
-- \ulaUC|ulaOp[0]~9_combout\ & ( (!\ulaUC|ulaOp~13_combout\ & (\ulaUC|ulaOp[1]~3_combout\ & ((!\ulaUC|ulaOp~4_combout\) # (!\ulaUC|ulaOp[2]~7_combout\)))) ) ) ) # ( \ulaUC|ulaOp[2]~8_combout\ & ( !\ulaUC|ulaOp[0]~9_combout\ & ( (!\ulaUC|ulaOp~13_combout\ & 
-- (\ulaUC|ulaOp[1]~3_combout\ & (!\ulaUC|ulaOp~4_combout\ & \ulaUC|ulaOp[2]~7_combout\))) ) ) ) # ( !\ulaUC|ulaOp[2]~8_combout\ & ( !\ulaUC|ulaOp[0]~9_combout\ & ( (!\ulaUC|ulaOp~13_combout\ & (\ulaUC|ulaOp[1]~3_combout\ & (!\ulaUC|ulaOp~4_combout\ & 
-- \ulaUC|ulaOp[2]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000100010001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_ulaOp~13_combout\,
	datab => \ulaUC|ALT_INV_ulaOp[1]~3_combout\,
	datac => \ulaUC|ALT_INV_ulaOp~4_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[2]~7_combout\,
	datae => \ulaUC|ALT_INV_ulaOp[2]~8_combout\,
	dataf => \ulaUC|ALT_INV_ulaOp[0]~9_combout\,
	combout => \ULA|saida[16]~58_combout\);

\MUXRegImed|saida_MUX[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[16]~16_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1412_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1412_combout\,
	combout => \MUXRegImed|saida_MUX[16]~16_combout\);

\ULA|saida[16]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[16]~59_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[16]~16_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1429_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[16]~16_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1429_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1429_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[16]~16_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1429_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1429_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[16]~16_combout\,
	combout => \ULA|saida[16]~59_combout\);

\ULA|saida[16]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[16]~60_combout\ = ( \ulaUC|ulaOp[2]~8_combout\ & ( (!\ulaUC|ulaOp~13_combout\ & (!\ulaUC|ulaOp~4_combout\ & \ulaUC|ulaOp[2]~7_combout\)) ) ) # ( !\ulaUC|ulaOp[2]~8_combout\ & ( (!\ulaUC|ulaOp~13_combout\ & ((!\ulaUC|ulaOp~4_combout\) # 
-- (!\ulaUC|ulaOp[2]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000000000001010000010101010101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_ulaOp~13_combout\,
	datac => \ulaUC|ALT_INV_ulaOp~4_combout\,
	datad => \ulaUC|ALT_INV_ulaOp[2]~7_combout\,
	datae => \ulaUC|ALT_INV_ulaOp[2]~8_combout\,
	combout => \ULA|saida[16]~60_combout\);

\ULA|saida[16]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[16]~61_combout\ = ( \ULA|saida[16]~59_combout\ & ( \ULA|saida[16]~60_combout\ & ( (\MUXRegImed|saida_MUX[0]~0_combout\ & \ULA|saida[16]~58_combout\) ) ) ) # ( !\ULA|saida[16]~59_combout\ & ( \ULA|saida[16]~60_combout\ & ( 
-- (\MUXRegImed|saida_MUX[0]~0_combout\ & \ULA|saida[16]~58_combout\) ) ) ) # ( \ULA|saida[16]~59_combout\ & ( !\ULA|saida[16]~60_combout\ ) ) # ( !\ULA|saida[16]~59_combout\ & ( !\ULA|saida[16]~60_combout\ & ( (\MUXRegImed|saida_MUX[0]~0_combout\ & 
-- \ULA|saida[16]~58_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111111111111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA|ALT_INV_saida[16]~58_combout\,
	datae => \ULA|ALT_INV_saida[16]~59_combout\,
	dataf => \ULA|ALT_INV_saida[16]~60_combout\,
	combout => \ULA|saida[16]~61_combout\);

\MUXUlaRam|saida_MUX[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[16]~16_combout\ = ( \ULA|saida[16]~57_combout\ & ( \ULA|saida[16]~61_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|saida[16]~57_combout\ & ( \ULA|saida[16]~61_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( 
-- \ULA|saida[16]~57_combout\ & ( !\ULA|saida[16]~61_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~65_sumout\)) # (\ULA|Add1~69_sumout\))) ) ) ) # ( !\ULA|saida[16]~57_combout\ & ( !\ULA|saida[16]~61_combout\ & ( 
-- (!\UC|Equal10~0_combout\ & (\ULA|Equal7~0_combout\ & \ULA|Add0~65_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_Add0~65_sumout\,
	datad => \ULA|ALT_INV_Add1~69_sumout\,
	datae => \ULA|ALT_INV_saida[16]~57_combout\,
	dataf => \ULA|ALT_INV_saida[16]~61_combout\,
	combout => \MUXUlaRam|saida_MUX[16]~16_combout\);

\MUXJMPR|saida_MUX[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[16]~16_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~14_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[16]~16_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~57_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~57_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~57_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~57_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[16]~16_combout\,
	datad => \ROM|ALT_INV_memROM~14_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[16]~16_combout\);

\PC|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(16));

\somaQuatro|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~57_sumout\ = SUM(( \PC|DOUT\(16) ) + ( GND ) + ( \somaQuatro|Add0~54\ ))
-- \somaQuatro|Add0~58\ = CARRY(( \PC|DOUT\(16) ) + ( GND ) + ( \somaQuatro|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(16),
	cin => \somaQuatro|Add0~54\,
	sumout => \somaQuatro|Add0~57_sumout\,
	cout => \somaQuatro|Add0~58\);

\somaSHIFT|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~61_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~61_sumout\ ) + ( \somaSHIFT|Add0~58\ ))
-- \somaSHIFT|Add0~62\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~61_sumout\ ) + ( \somaSHIFT|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~61_sumout\,
	cin => \somaSHIFT|Add0~58\,
	sumout => \somaSHIFT|Add0~61_sumout\,
	cout => \somaSHIFT|Add0~62\);

\BancoRegistradores|registrador~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~343_q\);

\BancoRegistradores|registrador~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~87_q\);

\BancoRegistradores|registrador~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~471_q\);

\BancoRegistradores|registrador~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~215_q\);

\BancoRegistradores|registrador~1430\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1430_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~471_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~215_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~343_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~87_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~343_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~87_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~471_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~215_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1430_combout\);

\BancoRegistradores|registrador~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~311_q\);

\BancoRegistradores|registrador~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~55_q\);

\BancoRegistradores|registrador~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~439_q\);

\BancoRegistradores|registrador~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~183_q\);

\BancoRegistradores|registrador~1431\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1431_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~439_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~183_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~311_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~55_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~311_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~55_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~439_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~183_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1431_combout\);

\BancoRegistradores|registrador~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~375_q\);

\BancoRegistradores|registrador~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~119_q\);

\BancoRegistradores|registrador~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~503_q\);

\BancoRegistradores|registrador~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~247_q\);

\BancoRegistradores|registrador~1432\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1432_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~503_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~247_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~375_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~119_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~375_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~119_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~503_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~247_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1432_combout\);

\BancoRegistradores|registrador~1433\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1433_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1432_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1430_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1431_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1430_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1431_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1432_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1433_combout\);

\BancoRegistradores|registrador~2040\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2040_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~119_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~55_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~87_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~87_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~119_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~55_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2040_combout\);

\BancoRegistradores|registrador~1434\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1434_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2040_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2040_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~215_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2040_combout\ & ( (\BancoRegistradores|registrador~247_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2040_combout\ & ( (\BancoRegistradores|registrador~183_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~215_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~247_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~183_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2040_combout\,
	combout => \BancoRegistradores|registrador~1434_combout\);

\BancoRegistradores|registrador~2044\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2044_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~375_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~311_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~343_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~343_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~375_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~311_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2044_combout\);

\BancoRegistradores|registrador~1438\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1438_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2044_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2044_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~471_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2044_combout\ & ( (\BancoRegistradores|registrador~503_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2044_combout\ & ( (\BancoRegistradores|registrador~439_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~471_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~503_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~439_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2044_combout\,
	combout => \BancoRegistradores|registrador~1438_combout\);

\BancoRegistradores|registrador~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~727_q\);

\BancoRegistradores|registrador~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~791_q\);

\BancoRegistradores|registrador~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~759_q\);

\BancoRegistradores|registrador~2048\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2048_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2048_combout\);

\BancoRegistradores|registrador~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~695_q\);

\BancoRegistradores|registrador~1442\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1442_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2048_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2048_combout\ & 
-- ((\BancoRegistradores|registrador~695_q\))) # (\BancoRegistradores|registrador~2048_combout\ & (\BancoRegistradores|registrador~727_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2048_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2048_combout\ & ((\BancoRegistradores|registrador~759_q\))) # (\BancoRegistradores|registrador~2048_combout\ & 
-- (\BancoRegistradores|registrador~791_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~727_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~791_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~759_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2048_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~695_q\,
	combout => \BancoRegistradores|registrador~1442_combout\);

\BancoRegistradores|registrador~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~983_q\);

\BancoRegistradores|registrador~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1047_q\);

\BancoRegistradores|registrador~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1015_q\);

\BancoRegistradores|registrador~2052\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2052_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2052_combout\);

\BancoRegistradores|registrador~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~61_sumout\,
	asdata => \MUXUlaRam|saida_MUX[17]~17_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~951_q\);

\BancoRegistradores|registrador~1446\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1446_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2052_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2052_combout\ & 
-- ((\BancoRegistradores|registrador~951_q\))) # (\BancoRegistradores|registrador~2052_combout\ & (\BancoRegistradores|registrador~983_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2052_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2052_combout\ & ((\BancoRegistradores|registrador~1015_q\))) # (\BancoRegistradores|registrador~2052_combout\ & 
-- (\BancoRegistradores|registrador~1047_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~983_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1047_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1015_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2052_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~951_q\,
	combout => \BancoRegistradores|registrador~1446_combout\);

\BancoRegistradores|registrador~1450\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1450_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1446_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1442_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1438_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1434_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1434_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1438_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1442_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1446_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1450_combout\);

\BancoRegistradores|saidaA[17]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[17]~16_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1450_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1450_combout\,
	combout => \BancoRegistradores|saidaA[17]~16_combout\);

\ULA|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~69_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1433_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[17]~16_combout\ ) + ( \ULA|Add0~66\ ))
-- \ULA|Add0~70\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1433_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[17]~16_combout\ ) + ( \ULA|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1433_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[17]~16_combout\,
	cin => \ULA|Add0~66\,
	sumout => \ULA|Add0~69_sumout\,
	cout => \ULA|Add0~70\);

\ULA|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~73_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1433_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[17]~16_combout\ ) + ( \ULA|Add1~70\ ))
-- \ULA|Add1~74\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1433_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[17]~16_combout\ ) + ( \ULA|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1433_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[17]~16_combout\,
	cin => \ULA|Add1~70\,
	sumout => \ULA|Add1~73_sumout\,
	cout => \ULA|Add1~74\);

\MUXRegImed|saida_MUX[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[17]~17_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1433_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1433_combout\,
	combout => \MUXRegImed|saida_MUX[17]~17_combout\);

\ULA|saida[17]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[17]~63_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[17]~17_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1450_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[17]~17_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1450_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1450_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[17]~17_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1450_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1450_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[17]~17_combout\,
	combout => \ULA|saida[17]~63_combout\);

\ULA|saida[17]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[17]~64_combout\ = ( \ULA|saida[17]~63_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[1]~1_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[17]~63_combout\ & ( (\MUXRegImed|saida_MUX[1]~1_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[17]~63_combout\,
	combout => \ULA|saida[17]~64_combout\);

\MUXUlaRam|saida_MUX[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[17]~17_combout\ = ( \ULA|Add1~73_sumout\ & ( \ULA|saida[17]~64_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~73_sumout\ & ( \ULA|saida[17]~64_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~73_sumout\ & ( 
-- !\ULA|saida[17]~64_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~69_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~73_sumout\ & ( !\ULA|saida[17]~64_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~69_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~69_sumout\,
	datae => \ULA|ALT_INV_Add1~73_sumout\,
	dataf => \ULA|ALT_INV_saida[17]~64_combout\,
	combout => \MUXUlaRam|saida_MUX[17]~17_combout\);

\MUXJMPR|saida_MUX[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[17]~17_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~27_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[17]~17_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~61_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~61_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~61_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~61_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[17]~17_combout\,
	datad => \ROM|ALT_INV_memROM~27_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[17]~17_combout\);

\PC|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(17));

\somaQuatro|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~61_sumout\ = SUM(( \PC|DOUT\(17) ) + ( GND ) + ( \somaQuatro|Add0~58\ ))
-- \somaQuatro|Add0~62\ = CARRY(( \PC|DOUT\(17) ) + ( GND ) + ( \somaQuatro|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(17),
	cin => \somaQuatro|Add0~58\,
	sumout => \somaQuatro|Add0~61_sumout\,
	cout => \somaQuatro|Add0~62\);

\somaSHIFT|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~65_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~65_sumout\ ) + ( \somaSHIFT|Add0~62\ ))
-- \somaSHIFT|Add0~66\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~65_sumout\ ) + ( \somaSHIFT|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~65_sumout\,
	cin => \somaSHIFT|Add0~62\,
	sumout => \somaSHIFT|Add0~65_sumout\,
	cout => \somaSHIFT|Add0~66\);

\BancoRegistradores|registrador~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~344_q\);

\BancoRegistradores|registrador~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~312_q\);

\BancoRegistradores|registrador~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~376_q\);

\BancoRegistradores|registrador~1451\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1451_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~376_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~344_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~312_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~344_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~312_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~376_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1451_combout\);

\BancoRegistradores|registrador~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~88_q\);

\BancoRegistradores|registrador~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~56_q\);

\BancoRegistradores|registrador~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~120_q\);

\BancoRegistradores|registrador~1452\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1452_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~120_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~88_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~56_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~88_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~56_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~120_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1452_combout\);

\BancoRegistradores|registrador~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~472_q\);

\BancoRegistradores|registrador~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~440_q\);

\BancoRegistradores|registrador~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~504_q\);

\BancoRegistradores|registrador~1453\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1453_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~504_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~472_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~440_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~472_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~440_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~504_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1453_combout\);

\BancoRegistradores|registrador~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~216_q\);

\BancoRegistradores|registrador~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~184_q\);

\BancoRegistradores|registrador~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~248_q\);

\BancoRegistradores|registrador~1454\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1454_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~248_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~216_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~184_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~216_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~184_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~248_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1454_combout\);

\BancoRegistradores|registrador~1455\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1455_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1453_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1454_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1451_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1452_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1451_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1452_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1453_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1454_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1455_combout\);

\BancoRegistradores|registrador~2056\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2056_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~120_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~56_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~88_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~88_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~120_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~56_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2056_combout\);

\BancoRegistradores|registrador~1456\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1456_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2056_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2056_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~216_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2056_combout\ & ( (\BancoRegistradores|registrador~248_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2056_combout\ & ( (\BancoRegistradores|registrador~184_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~216_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~248_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~184_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2056_combout\,
	combout => \BancoRegistradores|registrador~1456_combout\);

\BancoRegistradores|registrador~2060\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2060_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~376_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~312_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~344_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~344_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~376_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~312_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2060_combout\);

\BancoRegistradores|registrador~1460\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1460_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2060_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2060_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~472_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2060_combout\ & ( (\BancoRegistradores|registrador~504_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2060_combout\ & ( (\BancoRegistradores|registrador~440_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~472_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~504_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~440_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2060_combout\,
	combout => \BancoRegistradores|registrador~1460_combout\);

\BancoRegistradores|registrador~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~728_q\);

\BancoRegistradores|registrador~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~792_q\);

\BancoRegistradores|registrador~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~760_q\);

\BancoRegistradores|registrador~2064\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2064_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2064_combout\);

\BancoRegistradores|registrador~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~696_q\);

\BancoRegistradores|registrador~1464\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1464_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2064_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2064_combout\ & 
-- ((\BancoRegistradores|registrador~696_q\))) # (\BancoRegistradores|registrador~2064_combout\ & (\BancoRegistradores|registrador~728_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2064_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2064_combout\ & ((\BancoRegistradores|registrador~760_q\))) # (\BancoRegistradores|registrador~2064_combout\ & 
-- (\BancoRegistradores|registrador~792_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~728_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~792_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~760_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2064_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~696_q\,
	combout => \BancoRegistradores|registrador~1464_combout\);

\BancoRegistradores|registrador~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~984_q\);

\BancoRegistradores|registrador~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1048_q\);

\BancoRegistradores|registrador~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1016_q\);

\BancoRegistradores|registrador~2068\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2068_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2068_combout\);

\BancoRegistradores|registrador~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~65_sumout\,
	asdata => \MUXUlaRam|saida_MUX[18]~18_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~952_q\);

\BancoRegistradores|registrador~1468\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1468_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2068_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2068_combout\ & 
-- ((\BancoRegistradores|registrador~952_q\))) # (\BancoRegistradores|registrador~2068_combout\ & (\BancoRegistradores|registrador~984_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2068_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2068_combout\ & ((\BancoRegistradores|registrador~1016_q\))) # (\BancoRegistradores|registrador~2068_combout\ & 
-- (\BancoRegistradores|registrador~1048_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~984_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1048_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1016_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2068_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~952_q\,
	combout => \BancoRegistradores|registrador~1468_combout\);

\BancoRegistradores|registrador~1472\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1472_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1468_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1464_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1460_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1456_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1456_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1460_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1464_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1468_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1472_combout\);

\BancoRegistradores|saidaA[18]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[18]~17_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1472_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1472_combout\,
	combout => \BancoRegistradores|saidaA[18]~17_combout\);

\ULA|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~73_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1455_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[18]~17_combout\ ) + ( \ULA|Add0~70\ ))
-- \ULA|Add0~74\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1455_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[18]~17_combout\ ) + ( \ULA|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1455_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[18]~17_combout\,
	cin => \ULA|Add0~70\,
	sumout => \ULA|Add0~73_sumout\,
	cout => \ULA|Add0~74\);

\ULA|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~77_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1455_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[18]~17_combout\ ) + ( \ULA|Add1~74\ ))
-- \ULA|Add1~78\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1455_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[18]~17_combout\ ) + ( \ULA|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1455_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[18]~17_combout\,
	cin => \ULA|Add1~74\,
	sumout => \ULA|Add1~77_sumout\,
	cout => \ULA|Add1~78\);

\MUXRegImed|saida_MUX[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[18]~18_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1455_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1455_combout\,
	combout => \MUXRegImed|saida_MUX[18]~18_combout\);

\ULA|saida[18]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[18]~66_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[18]~18_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1472_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[18]~18_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1472_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1472_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[18]~18_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1472_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1472_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[18]~18_combout\,
	combout => \ULA|saida[18]~66_combout\);

\ULA|saida[18]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[18]~67_combout\ = ( \ULA|saida[18]~66_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[2]~2_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[18]~66_combout\ & ( (\MUXRegImed|saida_MUX[2]~2_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[2]~2_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[18]~66_combout\,
	combout => \ULA|saida[18]~67_combout\);

\MUXUlaRam|saida_MUX[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[18]~18_combout\ = ( \ULA|Add1~77_sumout\ & ( \ULA|saida[18]~67_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~77_sumout\ & ( \ULA|saida[18]~67_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~77_sumout\ & ( 
-- !\ULA|saida[18]~67_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~73_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~77_sumout\ & ( !\ULA|saida[18]~67_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~73_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~73_sumout\,
	datae => \ULA|ALT_INV_Add1~77_sumout\,
	dataf => \ULA|ALT_INV_saida[18]~67_combout\,
	combout => \MUXUlaRam|saida_MUX[18]~18_combout\);

\MUXJMPR|saida_MUX[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[18]~18_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~23_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[18]~18_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~65_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~65_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~65_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~65_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[18]~18_combout\,
	datad => \ROM|ALT_INV_memROM~23_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[18]~18_combout\);

\PC|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(18));

\somaQuatro|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~65_sumout\ = SUM(( \PC|DOUT\(18) ) + ( GND ) + ( \somaQuatro|Add0~62\ ))
-- \somaQuatro|Add0~66\ = CARRY(( \PC|DOUT\(18) ) + ( GND ) + ( \somaQuatro|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(18),
	cin => \somaQuatro|Add0~62\,
	sumout => \somaQuatro|Add0~65_sumout\,
	cout => \somaQuatro|Add0~66\);

\somaSHIFT|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~69_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~69_sumout\ ) + ( \somaSHIFT|Add0~66\ ))
-- \somaSHIFT|Add0~70\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~69_sumout\ ) + ( \somaSHIFT|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~69_sumout\,
	cin => \somaSHIFT|Add0~66\,
	sumout => \somaSHIFT|Add0~69_sumout\,
	cout => \somaSHIFT|Add0~70\);

\BancoRegistradores|registrador~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~345_q\);

\BancoRegistradores|registrador~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~89_q\);

\BancoRegistradores|registrador~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~473_q\);

\BancoRegistradores|registrador~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~217_q\);

\BancoRegistradores|registrador~1473\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1473_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~473_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~217_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~345_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~89_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~345_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~89_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~473_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~217_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1473_combout\);

\BancoRegistradores|registrador~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~313_q\);

\BancoRegistradores|registrador~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~57_q\);

\BancoRegistradores|registrador~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~441_q\);

\BancoRegistradores|registrador~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~185_q\);

\BancoRegistradores|registrador~1474\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1474_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~441_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~185_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~313_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~57_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~313_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~57_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~441_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~185_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1474_combout\);

\BancoRegistradores|registrador~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~377_q\);

\BancoRegistradores|registrador~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~121_q\);

\BancoRegistradores|registrador~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~505_q\);

\BancoRegistradores|registrador~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~249_q\);

\BancoRegistradores|registrador~1475\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1475_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~505_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~249_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~377_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~121_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~377_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~121_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~505_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~249_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1475_combout\);

\BancoRegistradores|registrador~1476\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1476_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1475_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1473_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1474_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1473_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1474_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1475_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1476_combout\);

\BancoRegistradores|registrador~2072\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2072_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~121_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~57_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~89_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~89_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~121_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~57_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2072_combout\);

\BancoRegistradores|registrador~1477\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1477_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2072_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2072_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~217_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2072_combout\ & ( (\BancoRegistradores|registrador~249_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2072_combout\ & ( (\BancoRegistradores|registrador~185_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~217_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~249_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~185_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2072_combout\,
	combout => \BancoRegistradores|registrador~1477_combout\);

\BancoRegistradores|registrador~2076\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2076_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~377_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~313_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~345_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~345_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~377_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~313_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2076_combout\);

\BancoRegistradores|registrador~1481\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1481_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2076_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2076_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~473_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2076_combout\ & ( (\BancoRegistradores|registrador~505_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2076_combout\ & ( (\BancoRegistradores|registrador~441_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~473_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~505_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~441_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2076_combout\,
	combout => \BancoRegistradores|registrador~1481_combout\);

\BancoRegistradores|registrador~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~729_q\);

\BancoRegistradores|registrador~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~793_q\);

\BancoRegistradores|registrador~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~761_q\);

\BancoRegistradores|registrador~2080\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2080_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2080_combout\);

\BancoRegistradores|registrador~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~697_q\);

\BancoRegistradores|registrador~1485\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1485_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2080_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2080_combout\ & 
-- ((\BancoRegistradores|registrador~697_q\))) # (\BancoRegistradores|registrador~2080_combout\ & (\BancoRegistradores|registrador~729_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2080_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2080_combout\ & ((\BancoRegistradores|registrador~761_q\))) # (\BancoRegistradores|registrador~2080_combout\ & 
-- (\BancoRegistradores|registrador~793_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~729_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~793_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~761_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2080_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~697_q\,
	combout => \BancoRegistradores|registrador~1485_combout\);

\BancoRegistradores|registrador~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~985_q\);

\BancoRegistradores|registrador~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1049_q\);

\BancoRegistradores|registrador~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1017_q\);

\BancoRegistradores|registrador~2084\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2084_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2084_combout\);

\BancoRegistradores|registrador~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~69_sumout\,
	asdata => \MUXUlaRam|saida_MUX[19]~19_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~953_q\);

\BancoRegistradores|registrador~1489\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1489_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2084_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2084_combout\ & 
-- ((\BancoRegistradores|registrador~953_q\))) # (\BancoRegistradores|registrador~2084_combout\ & (\BancoRegistradores|registrador~985_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2084_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2084_combout\ & ((\BancoRegistradores|registrador~1017_q\))) # (\BancoRegistradores|registrador~2084_combout\ & 
-- (\BancoRegistradores|registrador~1049_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~985_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1049_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1017_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2084_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~953_q\,
	combout => \BancoRegistradores|registrador~1489_combout\);

\BancoRegistradores|registrador~1493\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1493_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1489_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1485_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1481_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1477_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1477_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1481_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1485_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1489_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1493_combout\);

\BancoRegistradores|saidaA[19]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[19]~18_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1493_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1493_combout\,
	combout => \BancoRegistradores|saidaA[19]~18_combout\);

\ULA|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~77_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1476_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[19]~18_combout\ ) + ( \ULA|Add0~74\ ))
-- \ULA|Add0~78\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1476_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[19]~18_combout\ ) + ( \ULA|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1476_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[19]~18_combout\,
	cin => \ULA|Add0~74\,
	sumout => \ULA|Add0~77_sumout\,
	cout => \ULA|Add0~78\);

\ULA|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~81_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1476_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[19]~18_combout\ ) + ( \ULA|Add1~78\ ))
-- \ULA|Add1~82\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1476_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[19]~18_combout\ ) + ( \ULA|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1476_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[19]~18_combout\,
	cin => \ULA|Add1~78\,
	sumout => \ULA|Add1~81_sumout\,
	cout => \ULA|Add1~82\);

\MUXRegImed|saida_MUX[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[19]~19_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1476_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1476_combout\,
	combout => \MUXRegImed|saida_MUX[19]~19_combout\);

\ULA|saida[19]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[19]~69_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[19]~19_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1493_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[19]~19_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1493_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1493_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[19]~19_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1493_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1493_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[19]~19_combout\,
	combout => \ULA|saida[19]~69_combout\);

\ULA|saida[19]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[19]~70_combout\ = ( \ULA|saida[19]~69_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[3]~3_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[19]~69_combout\ & ( (\MUXRegImed|saida_MUX[3]~3_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[3]~3_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[19]~69_combout\,
	combout => \ULA|saida[19]~70_combout\);

\MUXUlaRam|saida_MUX[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[19]~19_combout\ = ( \ULA|Add1~81_sumout\ & ( \ULA|saida[19]~70_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~81_sumout\ & ( \ULA|saida[19]~70_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~81_sumout\ & ( 
-- !\ULA|saida[19]~70_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~77_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~81_sumout\ & ( !\ULA|saida[19]~70_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~77_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~77_sumout\,
	datae => \ULA|ALT_INV_Add1~81_sumout\,
	dataf => \ULA|ALT_INV_saida[19]~70_combout\,
	combout => \MUXUlaRam|saida_MUX[19]~19_combout\);

\MUXJMPR|saida_MUX[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[19]~19_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~24_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[19]~19_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~69_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~69_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~69_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~69_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[19]~19_combout\,
	datad => \ROM|ALT_INV_memROM~24_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[19]~19_combout\);

\PC|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(19));

\somaQuatro|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~69_sumout\ = SUM(( \PC|DOUT\(19) ) + ( GND ) + ( \somaQuatro|Add0~66\ ))
-- \somaQuatro|Add0~70\ = CARRY(( \PC|DOUT\(19) ) + ( GND ) + ( \somaQuatro|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(19),
	cin => \somaQuatro|Add0~66\,
	sumout => \somaQuatro|Add0~69_sumout\,
	cout => \somaQuatro|Add0~70\);

\somaSHIFT|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~73_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~73_sumout\ ) + ( \somaSHIFT|Add0~70\ ))
-- \somaSHIFT|Add0~74\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~73_sumout\ ) + ( \somaSHIFT|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~73_sumout\,
	cin => \somaSHIFT|Add0~70\,
	sumout => \somaSHIFT|Add0~73_sumout\,
	cout => \somaSHIFT|Add0~74\);

\BancoRegistradores|registrador~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~346_q\);

\BancoRegistradores|registrador~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~314_q\);

\BancoRegistradores|registrador~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~378_q\);

\BancoRegistradores|registrador~1494\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1494_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~378_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~346_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~314_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~346_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~314_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~378_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1494_combout\);

\BancoRegistradores|registrador~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~90_q\);

\BancoRegistradores|registrador~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~58_q\);

\BancoRegistradores|registrador~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~122_q\);

\BancoRegistradores|registrador~1495\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1495_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~122_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~90_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~58_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~90_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~58_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~122_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1495_combout\);

\BancoRegistradores|registrador~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~474_q\);

\BancoRegistradores|registrador~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~442_q\);

\BancoRegistradores|registrador~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~506_q\);

\BancoRegistradores|registrador~1496\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1496_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~506_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~474_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~442_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~474_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~442_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~506_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1496_combout\);

\BancoRegistradores|registrador~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~218_q\);

\BancoRegistradores|registrador~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~186_q\);

\BancoRegistradores|registrador~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~250_q\);

\BancoRegistradores|registrador~1497\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1497_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~250_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~218_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~186_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~218_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~186_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~250_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1497_combout\);

\BancoRegistradores|registrador~1498\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1498_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1496_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1497_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1494_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1495_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1494_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1495_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1496_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1497_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1498_combout\);

\BancoRegistradores|registrador~2088\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2088_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~122_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~58_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~90_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~90_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~122_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~58_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2088_combout\);

\BancoRegistradores|registrador~1499\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1499_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2088_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2088_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~218_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2088_combout\ & ( (\BancoRegistradores|registrador~250_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2088_combout\ & ( (\BancoRegistradores|registrador~186_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~218_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~250_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~186_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2088_combout\,
	combout => \BancoRegistradores|registrador~1499_combout\);

\BancoRegistradores|registrador~2092\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2092_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~378_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~314_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~346_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~346_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~378_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~314_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2092_combout\);

\BancoRegistradores|registrador~1503\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1503_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2092_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2092_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~474_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2092_combout\ & ( (\BancoRegistradores|registrador~506_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2092_combout\ & ( (\BancoRegistradores|registrador~442_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~474_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~506_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~442_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2092_combout\,
	combout => \BancoRegistradores|registrador~1503_combout\);

\BancoRegistradores|registrador~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~730_q\);

\BancoRegistradores|registrador~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~794_q\);

\BancoRegistradores|registrador~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~762_q\);

\BancoRegistradores|registrador~2096\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2096_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2096_combout\);

\BancoRegistradores|registrador~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~698_q\);

\BancoRegistradores|registrador~1507\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1507_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2096_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2096_combout\ & 
-- ((\BancoRegistradores|registrador~698_q\))) # (\BancoRegistradores|registrador~2096_combout\ & (\BancoRegistradores|registrador~730_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2096_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2096_combout\ & ((\BancoRegistradores|registrador~762_q\))) # (\BancoRegistradores|registrador~2096_combout\ & 
-- (\BancoRegistradores|registrador~794_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~730_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~794_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~762_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2096_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~698_q\,
	combout => \BancoRegistradores|registrador~1507_combout\);

\BancoRegistradores|registrador~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~986_q\);

\BancoRegistradores|registrador~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1050_q\);

\BancoRegistradores|registrador~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1018_q\);

\BancoRegistradores|registrador~2100\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2100_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2100_combout\);

\BancoRegistradores|registrador~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~73_sumout\,
	asdata => \MUXUlaRam|saida_MUX[20]~20_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~954_q\);

\BancoRegistradores|registrador~1511\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1511_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2100_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2100_combout\ & 
-- ((\BancoRegistradores|registrador~954_q\))) # (\BancoRegistradores|registrador~2100_combout\ & (\BancoRegistradores|registrador~986_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2100_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2100_combout\ & ((\BancoRegistradores|registrador~1018_q\))) # (\BancoRegistradores|registrador~2100_combout\ & 
-- (\BancoRegistradores|registrador~1050_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~986_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1050_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1018_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2100_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~954_q\,
	combout => \BancoRegistradores|registrador~1511_combout\);

\BancoRegistradores|registrador~1515\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1515_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1511_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1507_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1503_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1499_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1499_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1503_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1507_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1511_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1515_combout\);

\BancoRegistradores|saidaA[20]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[20]~19_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1515_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1515_combout\,
	combout => \BancoRegistradores|saidaA[20]~19_combout\);

\ULA|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~81_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1498_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[20]~19_combout\ ) + ( \ULA|Add0~78\ ))
-- \ULA|Add0~82\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1498_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[20]~19_combout\ ) + ( \ULA|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1498_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[20]~19_combout\,
	cin => \ULA|Add0~78\,
	sumout => \ULA|Add0~81_sumout\,
	cout => \ULA|Add0~82\);

\ULA|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~85_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1498_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[20]~19_combout\ ) + ( \ULA|Add1~82\ ))
-- \ULA|Add1~86\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1498_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[20]~19_combout\ ) + ( \ULA|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1498_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[20]~19_combout\,
	cin => \ULA|Add1~82\,
	sumout => \ULA|Add1~85_sumout\,
	cout => \ULA|Add1~86\);

\MUXRegImed|saida_MUX[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[20]~20_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1498_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1498_combout\,
	combout => \MUXRegImed|saida_MUX[20]~20_combout\);

\ULA|saida[20]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[20]~72_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[20]~20_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1515_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[20]~20_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1515_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1515_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[20]~20_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1515_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1515_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[20]~20_combout\,
	combout => \ULA|saida[20]~72_combout\);

\ULA|saida[20]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[20]~73_combout\ = ( \ULA|saida[20]~72_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[4]~4_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[20]~72_combout\ & ( (\MUXRegImed|saida_MUX[4]~4_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[4]~4_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[20]~72_combout\,
	combout => \ULA|saida[20]~73_combout\);

\MUXUlaRam|saida_MUX[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[20]~20_combout\ = ( \ULA|Add1~85_sumout\ & ( \ULA|saida[20]~73_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~85_sumout\ & ( \ULA|saida[20]~73_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~85_sumout\ & ( 
-- !\ULA|saida[20]~73_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~81_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~85_sumout\ & ( !\ULA|saida[20]~73_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~81_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~81_sumout\,
	datae => \ULA|ALT_INV_Add1~85_sumout\,
	dataf => \ULA|ALT_INV_saida[20]~73_combout\,
	combout => \MUXUlaRam|saida_MUX[20]~20_combout\);

\MUXJMPR|saida_MUX[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[20]~20_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~22_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[20]~20_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~73_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~73_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~73_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~73_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[20]~20_combout\,
	datad => \ROM|ALT_INV_memROM~22_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[20]~20_combout\);

\PC|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(20));

\somaQuatro|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~73_sumout\ = SUM(( \PC|DOUT\(20) ) + ( GND ) + ( \somaQuatro|Add0~70\ ))
-- \somaQuatro|Add0~74\ = CARRY(( \PC|DOUT\(20) ) + ( GND ) + ( \somaQuatro|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(20),
	cin => \somaQuatro|Add0~70\,
	sumout => \somaQuatro|Add0~73_sumout\,
	cout => \somaQuatro|Add0~74\);

\somaSHIFT|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~77_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~77_sumout\ ) + ( \somaSHIFT|Add0~74\ ))
-- \somaSHIFT|Add0~78\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~77_sumout\ ) + ( \somaSHIFT|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~77_sumout\,
	cin => \somaSHIFT|Add0~74\,
	sumout => \somaSHIFT|Add0~77_sumout\,
	cout => \somaSHIFT|Add0~78\);

\BancoRegistradores|registrador~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~347_q\);

\BancoRegistradores|registrador~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~91_q\);

\BancoRegistradores|registrador~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~475_q\);

\BancoRegistradores|registrador~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~219_q\);

\BancoRegistradores|registrador~1516\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1516_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~475_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~219_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~347_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~91_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~347_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~91_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~475_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~219_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1516_combout\);

\BancoRegistradores|registrador~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~315_q\);

\BancoRegistradores|registrador~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~59_q\);

\BancoRegistradores|registrador~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~443_q\);

\BancoRegistradores|registrador~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~187_q\);

\BancoRegistradores|registrador~1517\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1517_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~443_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~187_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~315_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~59_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~315_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~59_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~443_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~187_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1517_combout\);

\BancoRegistradores|registrador~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~379_q\);

\BancoRegistradores|registrador~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~123_q\);

\BancoRegistradores|registrador~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~507_q\);

\BancoRegistradores|registrador~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~251_q\);

\BancoRegistradores|registrador~1518\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1518_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~507_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~251_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~379_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~123_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~379_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~123_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~507_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~251_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1518_combout\);

\BancoRegistradores|registrador~1519\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1519_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1518_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1516_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1517_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1516_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1517_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1518_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1519_combout\);

\BancoRegistradores|registrador~2104\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2104_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~123_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~59_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~91_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~91_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~123_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~59_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2104_combout\);

\BancoRegistradores|registrador~1520\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1520_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2104_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2104_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~219_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2104_combout\ & ( (\BancoRegistradores|registrador~251_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2104_combout\ & ( (\BancoRegistradores|registrador~187_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~219_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~251_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~187_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2104_combout\,
	combout => \BancoRegistradores|registrador~1520_combout\);

\BancoRegistradores|registrador~2108\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2108_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~379_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~315_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~347_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~347_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~379_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~315_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2108_combout\);

\BancoRegistradores|registrador~1524\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1524_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2108_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2108_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~475_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2108_combout\ & ( (\BancoRegistradores|registrador~507_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2108_combout\ & ( (\BancoRegistradores|registrador~443_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~475_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~507_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~443_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2108_combout\,
	combout => \BancoRegistradores|registrador~1524_combout\);

\BancoRegistradores|registrador~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~731_q\);

\BancoRegistradores|registrador~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~795_q\);

\BancoRegistradores|registrador~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~763_q\);

\BancoRegistradores|registrador~2112\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2112_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2112_combout\);

\BancoRegistradores|registrador~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~699_q\);

\BancoRegistradores|registrador~1528\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1528_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2112_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2112_combout\ & 
-- ((\BancoRegistradores|registrador~699_q\))) # (\BancoRegistradores|registrador~2112_combout\ & (\BancoRegistradores|registrador~731_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2112_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2112_combout\ & ((\BancoRegistradores|registrador~763_q\))) # (\BancoRegistradores|registrador~2112_combout\ & 
-- (\BancoRegistradores|registrador~795_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~731_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~795_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~763_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2112_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~699_q\,
	combout => \BancoRegistradores|registrador~1528_combout\);

\BancoRegistradores|registrador~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~987_q\);

\BancoRegistradores|registrador~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1051_q\);

\BancoRegistradores|registrador~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1019_q\);

\BancoRegistradores|registrador~2116\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2116_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2116_combout\);

\BancoRegistradores|registrador~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~77_sumout\,
	asdata => \MUXUlaRam|saida_MUX[21]~21_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~955_q\);

\BancoRegistradores|registrador~1532\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1532_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2116_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2116_combout\ & 
-- ((\BancoRegistradores|registrador~955_q\))) # (\BancoRegistradores|registrador~2116_combout\ & (\BancoRegistradores|registrador~987_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2116_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2116_combout\ & ((\BancoRegistradores|registrador~1019_q\))) # (\BancoRegistradores|registrador~2116_combout\ & 
-- (\BancoRegistradores|registrador~1051_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~987_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1051_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1019_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2116_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~955_q\,
	combout => \BancoRegistradores|registrador~1532_combout\);

\BancoRegistradores|registrador~1536\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1536_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1532_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1528_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1524_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1520_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1520_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1524_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1528_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1532_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1536_combout\);

\BancoRegistradores|saidaA[21]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[21]~20_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1536_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1536_combout\,
	combout => \BancoRegistradores|saidaA[21]~20_combout\);

\ULA|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~85_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1519_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[21]~20_combout\ ) + ( \ULA|Add0~82\ ))
-- \ULA|Add0~86\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1519_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[21]~20_combout\ ) + ( \ULA|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1519_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[21]~20_combout\,
	cin => \ULA|Add0~82\,
	sumout => \ULA|Add0~85_sumout\,
	cout => \ULA|Add0~86\);

\ULA|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~89_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1519_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[21]~20_combout\ ) + ( \ULA|Add1~86\ ))
-- \ULA|Add1~90\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1519_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[21]~20_combout\ ) + ( \ULA|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1519_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[21]~20_combout\,
	cin => \ULA|Add1~86\,
	sumout => \ULA|Add1~89_sumout\,
	cout => \ULA|Add1~90\);

\MUXRegImed|saida_MUX[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[21]~21_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1519_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1519_combout\,
	combout => \MUXRegImed|saida_MUX[21]~21_combout\);

\ULA|saida[21]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[21]~75_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[21]~21_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1536_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[21]~21_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1536_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1536_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[21]~21_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1536_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1536_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[21]~21_combout\,
	combout => \ULA|saida[21]~75_combout\);

\ULA|saida[21]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[21]~76_combout\ = ( \ULA|saida[21]~75_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[5]~5_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[21]~75_combout\ & ( (\MUXRegImed|saida_MUX[5]~5_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[5]~5_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[21]~75_combout\,
	combout => \ULA|saida[21]~76_combout\);

\MUXUlaRam|saida_MUX[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[21]~21_combout\ = ( \ULA|Add1~89_sumout\ & ( \ULA|saida[21]~76_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~89_sumout\ & ( \ULA|saida[21]~76_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~89_sumout\ & ( 
-- !\ULA|saida[21]~76_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~85_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~89_sumout\ & ( !\ULA|saida[21]~76_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~85_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~85_sumout\,
	datae => \ULA|ALT_INV_Add1~89_sumout\,
	dataf => \ULA|ALT_INV_saida[21]~76_combout\,
	combout => \MUXUlaRam|saida_MUX[21]~21_combout\);

\MUXJMPR|saida_MUX[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[21]~21_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~21_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[21]~21_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~77_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~77_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~77_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~77_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[21]~21_combout\,
	datad => \ROM|ALT_INV_memROM~21_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[21]~21_combout\);

\PC|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(21));

\somaQuatro|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~77_sumout\ = SUM(( \PC|DOUT\(21) ) + ( GND ) + ( \somaQuatro|Add0~74\ ))
-- \somaQuatro|Add0~78\ = CARRY(( \PC|DOUT\(21) ) + ( GND ) + ( \somaQuatro|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(21),
	cin => \somaQuatro|Add0~74\,
	sumout => \somaQuatro|Add0~77_sumout\,
	cout => \somaQuatro|Add0~78\);

\somaSHIFT|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~81_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~81_sumout\ ) + ( \somaSHIFT|Add0~78\ ))
-- \somaSHIFT|Add0~82\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~81_sumout\ ) + ( \somaSHIFT|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~81_sumout\,
	cin => \somaSHIFT|Add0~78\,
	sumout => \somaSHIFT|Add0~81_sumout\,
	cout => \somaSHIFT|Add0~82\);

\BancoRegistradores|registrador~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~226_q\);

\BancoRegistradores|registrador~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~258_q\);

\BancoRegistradores|registrador~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~194_q\);

\BancoRegistradores|registrador~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~98_q\);

\BancoRegistradores|registrador~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~130_q\);

\BancoRegistradores|registrador~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~66_q\);

\BancoRegistradores|registrador~2216\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2216_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~130_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~66_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~98_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~98_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~130_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~66_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2216_combout\);

\BancoRegistradores|registrador~1671\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1671_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2216_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2216_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~226_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2216_combout\ & ( (\BancoRegistradores|registrador~258_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2216_combout\ & ( (\BancoRegistradores|registrador~194_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~226_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~258_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~194_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2216_combout\,
	combout => \BancoRegistradores|registrador~1671_combout\);

\BancoRegistradores|registrador~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~482_q\);

\BancoRegistradores|registrador~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~514_q\);

\BancoRegistradores|registrador~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~450_q\);

\BancoRegistradores|registrador~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~386_q\);

\BancoRegistradores|registrador~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~322_q\);

\BancoRegistradores|registrador~2220\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2220_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~386_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~322_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~354_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~354_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~386_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~322_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2220_combout\);

\BancoRegistradores|registrador~1675\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1675_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2220_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2220_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~482_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2220_combout\ & ( (\BancoRegistradores|registrador~514_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2220_combout\ & ( (\BancoRegistradores|registrador~450_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~482_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~514_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~450_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2220_combout\,
	combout => \BancoRegistradores|registrador~1675_combout\);

\BancoRegistradores|registrador~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~738_q\);

\BancoRegistradores|registrador~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~802_q\);

\BancoRegistradores|registrador~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~770_q\);

\BancoRegistradores|registrador~2224\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2224_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2224_combout\);

\BancoRegistradores|registrador~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~706_q\);

\BancoRegistradores|registrador~1679\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1679_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2224_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2224_combout\ & 
-- ((\BancoRegistradores|registrador~706_q\))) # (\BancoRegistradores|registrador~2224_combout\ & (\BancoRegistradores|registrador~738_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2224_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2224_combout\ & ((\BancoRegistradores|registrador~770_q\))) # (\BancoRegistradores|registrador~2224_combout\ & 
-- (\BancoRegistradores|registrador~802_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~738_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~802_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~770_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2224_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~706_q\,
	combout => \BancoRegistradores|registrador~1679_combout\);

\BancoRegistradores|registrador~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~994_q\);

\BancoRegistradores|registrador~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1058_q\);

\BancoRegistradores|registrador~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1026_q\);

\BancoRegistradores|registrador~2228\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2228_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2228_combout\);

\BancoRegistradores|registrador~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~962_q\);

\BancoRegistradores|registrador~1683\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1683_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2228_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2228_combout\ & 
-- ((\BancoRegistradores|registrador~962_q\))) # (\BancoRegistradores|registrador~2228_combout\ & (\BancoRegistradores|registrador~994_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2228_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2228_combout\ & ((\BancoRegistradores|registrador~1026_q\))) # (\BancoRegistradores|registrador~2228_combout\ & 
-- (\BancoRegistradores|registrador~1058_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~994_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1058_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1026_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2228_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~962_q\,
	combout => \BancoRegistradores|registrador~1683_combout\);

\BancoRegistradores|registrador~1687\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1687_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1683_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1679_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1675_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1671_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1671_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1675_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1679_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1683_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1687_combout\);

\BancoRegistradores|saidaA[28]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[28]~27_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1687_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1687_combout\,
	combout => \BancoRegistradores|saidaA[28]~27_combout\);

\BancoRegistradores|registrador~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~225_q\);

\BancoRegistradores|registrador~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~257_q\);

\BancoRegistradores|registrador~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~193_q\);

\BancoRegistradores|registrador~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~97_q\);

\BancoRegistradores|registrador~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~129_q\);

\BancoRegistradores|registrador~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~65_q\);

\BancoRegistradores|registrador~2200\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2200_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~129_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~65_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~97_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~97_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~129_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~65_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2200_combout\);

\BancoRegistradores|registrador~1649\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1649_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2200_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2200_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~225_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2200_combout\ & ( (\BancoRegistradores|registrador~257_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2200_combout\ & ( (\BancoRegistradores|registrador~193_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~225_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~257_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~193_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2200_combout\,
	combout => \BancoRegistradores|registrador~1649_combout\);

\BancoRegistradores|registrador~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~481_q\);

\BancoRegistradores|registrador~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~513_q\);

\BancoRegistradores|registrador~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~449_q\);

\BancoRegistradores|registrador~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~385_q\);

\BancoRegistradores|registrador~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~321_q\);

\BancoRegistradores|registrador~2204\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2204_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~385_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~321_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~353_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~353_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~385_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~321_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2204_combout\);

\BancoRegistradores|registrador~1653\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1653_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2204_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2204_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~481_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2204_combout\ & ( (\BancoRegistradores|registrador~513_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2204_combout\ & ( (\BancoRegistradores|registrador~449_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~481_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~513_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~449_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2204_combout\,
	combout => \BancoRegistradores|registrador~1653_combout\);

\BancoRegistradores|registrador~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~737_q\);

\BancoRegistradores|registrador~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~801_q\);

\BancoRegistradores|registrador~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~769_q\);

\BancoRegistradores|registrador~2208\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2208_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2208_combout\);

\BancoRegistradores|registrador~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~705_q\);

\BancoRegistradores|registrador~1657\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1657_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2208_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2208_combout\ & 
-- ((\BancoRegistradores|registrador~705_q\))) # (\BancoRegistradores|registrador~2208_combout\ & (\BancoRegistradores|registrador~737_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2208_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2208_combout\ & ((\BancoRegistradores|registrador~769_q\))) # (\BancoRegistradores|registrador~2208_combout\ & 
-- (\BancoRegistradores|registrador~801_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~737_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~801_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~769_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2208_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~705_q\,
	combout => \BancoRegistradores|registrador~1657_combout\);

\BancoRegistradores|registrador~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~993_q\);

\BancoRegistradores|registrador~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1057_q\);

\BancoRegistradores|registrador~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1025_q\);

\BancoRegistradores|registrador~2212\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2212_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2212_combout\);

\BancoRegistradores|registrador~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~961_q\);

\BancoRegistradores|registrador~1661\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1661_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2212_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2212_combout\ & 
-- ((\BancoRegistradores|registrador~961_q\))) # (\BancoRegistradores|registrador~2212_combout\ & (\BancoRegistradores|registrador~993_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2212_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2212_combout\ & ((\BancoRegistradores|registrador~1025_q\))) # (\BancoRegistradores|registrador~2212_combout\ & 
-- (\BancoRegistradores|registrador~1057_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~993_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1057_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1025_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2212_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~961_q\,
	combout => \BancoRegistradores|registrador~1661_combout\);

\BancoRegistradores|registrador~1665\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1665_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1661_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1657_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1653_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1649_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1649_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1653_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1657_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1661_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1665_combout\);

\BancoRegistradores|saidaA[27]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[27]~26_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1665_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1665_combout\,
	combout => \BancoRegistradores|saidaA[27]~26_combout\);

\BancoRegistradores|registrador~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~224_q\);

\BancoRegistradores|registrador~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~256_q\);

\BancoRegistradores|registrador~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~192_q\);

\BancoRegistradores|registrador~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~96_q\);

\BancoRegistradores|registrador~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~128_q\);

\BancoRegistradores|registrador~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~64_q\);

\BancoRegistradores|registrador~2184\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2184_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~128_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~64_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~96_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~96_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~128_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~64_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2184_combout\);

\BancoRegistradores|registrador~1628\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1628_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2184_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2184_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~224_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2184_combout\ & ( (\BancoRegistradores|registrador~256_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2184_combout\ & ( (\BancoRegistradores|registrador~192_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~224_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~256_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~192_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2184_combout\,
	combout => \BancoRegistradores|registrador~1628_combout\);

\BancoRegistradores|registrador~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~480_q\);

\BancoRegistradores|registrador~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~512_q\);

\BancoRegistradores|registrador~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~448_q\);

\BancoRegistradores|registrador~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~384_q\);

\BancoRegistradores|registrador~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~320_q\);

\BancoRegistradores|registrador~2188\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2188_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~384_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~320_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~352_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~352_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~384_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~320_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2188_combout\);

\BancoRegistradores|registrador~1632\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1632_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2188_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2188_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~480_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2188_combout\ & ( (\BancoRegistradores|registrador~512_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2188_combout\ & ( (\BancoRegistradores|registrador~448_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~480_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~512_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~448_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2188_combout\,
	combout => \BancoRegistradores|registrador~1632_combout\);

\BancoRegistradores|registrador~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~736_q\);

\BancoRegistradores|registrador~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~800_q\);

\BancoRegistradores|registrador~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~768_q\);

\BancoRegistradores|registrador~2192\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2192_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2192_combout\);

\BancoRegistradores|registrador~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~704_q\);

\BancoRegistradores|registrador~1636\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1636_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2192_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2192_combout\ & 
-- ((\BancoRegistradores|registrador~704_q\))) # (\BancoRegistradores|registrador~2192_combout\ & (\BancoRegistradores|registrador~736_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2192_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2192_combout\ & ((\BancoRegistradores|registrador~768_q\))) # (\BancoRegistradores|registrador~2192_combout\ & 
-- (\BancoRegistradores|registrador~800_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~736_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~800_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~768_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2192_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~704_q\,
	combout => \BancoRegistradores|registrador~1636_combout\);

\BancoRegistradores|registrador~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~992_q\);

\BancoRegistradores|registrador~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1056_q\);

\BancoRegistradores|registrador~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1024_q\);

\BancoRegistradores|registrador~2196\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2196_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2196_combout\);

\BancoRegistradores|registrador~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~960_q\);

\BancoRegistradores|registrador~1640\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1640_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2196_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2196_combout\ & 
-- ((\BancoRegistradores|registrador~960_q\))) # (\BancoRegistradores|registrador~2196_combout\ & (\BancoRegistradores|registrador~992_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2196_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2196_combout\ & ((\BancoRegistradores|registrador~1024_q\))) # (\BancoRegistradores|registrador~2196_combout\ & 
-- (\BancoRegistradores|registrador~1056_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~992_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1056_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1024_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2196_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~960_q\,
	combout => \BancoRegistradores|registrador~1640_combout\);

\BancoRegistradores|registrador~1644\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1644_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1640_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1636_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1632_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1628_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1628_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1632_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1636_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1640_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1644_combout\);

\BancoRegistradores|saidaA[26]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[26]~25_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1644_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1644_combout\,
	combout => \BancoRegistradores|saidaA[26]~25_combout\);

\BancoRegistradores|registrador~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~223_q\);

\BancoRegistradores|registrador~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~255_q\);

\BancoRegistradores|registrador~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~191_q\);

\BancoRegistradores|registrador~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~95_q\);

\BancoRegistradores|registrador~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~127_q\);

\BancoRegistradores|registrador~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~63_q\);

\BancoRegistradores|registrador~2168\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2168_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~127_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~63_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~95_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~95_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~127_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~63_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2168_combout\);

\BancoRegistradores|registrador~1606\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1606_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2168_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2168_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~223_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2168_combout\ & ( (\BancoRegistradores|registrador~255_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2168_combout\ & ( (\BancoRegistradores|registrador~191_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~223_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~255_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~191_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2168_combout\,
	combout => \BancoRegistradores|registrador~1606_combout\);

\BancoRegistradores|registrador~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~479_q\);

\BancoRegistradores|registrador~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~511_q\);

\BancoRegistradores|registrador~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~447_q\);

\BancoRegistradores|registrador~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~383_q\);

\BancoRegistradores|registrador~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~319_q\);

\BancoRegistradores|registrador~2172\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2172_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~383_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~319_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~351_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~351_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~383_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~319_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2172_combout\);

\BancoRegistradores|registrador~1610\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1610_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2172_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2172_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~479_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2172_combout\ & ( (\BancoRegistradores|registrador~511_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2172_combout\ & ( (\BancoRegistradores|registrador~447_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~479_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~511_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~447_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2172_combout\,
	combout => \BancoRegistradores|registrador~1610_combout\);

\BancoRegistradores|registrador~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~735_q\);

\BancoRegistradores|registrador~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~799_q\);

\BancoRegistradores|registrador~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~767_q\);

\BancoRegistradores|registrador~2176\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2176_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2176_combout\);

\BancoRegistradores|registrador~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~703_q\);

\BancoRegistradores|registrador~1614\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1614_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2176_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2176_combout\ & 
-- ((\BancoRegistradores|registrador~703_q\))) # (\BancoRegistradores|registrador~2176_combout\ & (\BancoRegistradores|registrador~735_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2176_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2176_combout\ & ((\BancoRegistradores|registrador~767_q\))) # (\BancoRegistradores|registrador~2176_combout\ & 
-- (\BancoRegistradores|registrador~799_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~735_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~799_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~767_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2176_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~703_q\,
	combout => \BancoRegistradores|registrador~1614_combout\);

\BancoRegistradores|registrador~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~991_q\);

\BancoRegistradores|registrador~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1055_q\);

\BancoRegistradores|registrador~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1023_q\);

\BancoRegistradores|registrador~2180\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2180_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2180_combout\);

\BancoRegistradores|registrador~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~959_q\);

\BancoRegistradores|registrador~1618\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1618_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2180_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2180_combout\ & 
-- ((\BancoRegistradores|registrador~959_q\))) # (\BancoRegistradores|registrador~2180_combout\ & (\BancoRegistradores|registrador~991_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2180_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2180_combout\ & ((\BancoRegistradores|registrador~1023_q\))) # (\BancoRegistradores|registrador~2180_combout\ & 
-- (\BancoRegistradores|registrador~1055_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~991_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1055_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1023_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2180_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~959_q\,
	combout => \BancoRegistradores|registrador~1618_combout\);

\BancoRegistradores|registrador~1622\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1622_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1618_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1614_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1610_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1606_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1606_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1610_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1614_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1618_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1622_combout\);

\BancoRegistradores|saidaA[25]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[25]~24_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1622_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1622_combout\,
	combout => \BancoRegistradores|saidaA[25]~24_combout\);

\BancoRegistradores|registrador~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~222_q\);

\BancoRegistradores|registrador~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~254_q\);

\BancoRegistradores|registrador~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~190_q\);

\BancoRegistradores|registrador~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~94_q\);

\BancoRegistradores|registrador~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~126_q\);

\BancoRegistradores|registrador~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~62_q\);

\BancoRegistradores|registrador~2152\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2152_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~126_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~62_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~94_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~94_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~126_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~62_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2152_combout\);

\BancoRegistradores|registrador~1585\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1585_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2152_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2152_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~222_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2152_combout\ & ( (\BancoRegistradores|registrador~254_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2152_combout\ & ( (\BancoRegistradores|registrador~190_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~222_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~254_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~190_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2152_combout\,
	combout => \BancoRegistradores|registrador~1585_combout\);

\BancoRegistradores|registrador~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~478_q\);

\BancoRegistradores|registrador~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~510_q\);

\BancoRegistradores|registrador~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~446_q\);

\BancoRegistradores|registrador~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~382_q\);

\BancoRegistradores|registrador~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~318_q\);

\BancoRegistradores|registrador~2156\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2156_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~382_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~318_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~350_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~350_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~382_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~318_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2156_combout\);

\BancoRegistradores|registrador~1589\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1589_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2156_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2156_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~478_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2156_combout\ & ( (\BancoRegistradores|registrador~510_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2156_combout\ & ( (\BancoRegistradores|registrador~446_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~478_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~510_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~446_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2156_combout\,
	combout => \BancoRegistradores|registrador~1589_combout\);

\BancoRegistradores|registrador~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~734_q\);

\BancoRegistradores|registrador~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~798_q\);

\BancoRegistradores|registrador~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~766_q\);

\BancoRegistradores|registrador~2160\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2160_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2160_combout\);

\BancoRegistradores|registrador~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~702_q\);

\BancoRegistradores|registrador~1593\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1593_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2160_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2160_combout\ & 
-- ((\BancoRegistradores|registrador~702_q\))) # (\BancoRegistradores|registrador~2160_combout\ & (\BancoRegistradores|registrador~734_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2160_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2160_combout\ & ((\BancoRegistradores|registrador~766_q\))) # (\BancoRegistradores|registrador~2160_combout\ & 
-- (\BancoRegistradores|registrador~798_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~734_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~798_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~766_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2160_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~702_q\,
	combout => \BancoRegistradores|registrador~1593_combout\);

\BancoRegistradores|registrador~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~990_q\);

\BancoRegistradores|registrador~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1054_q\);

\BancoRegistradores|registrador~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1022_q\);

\BancoRegistradores|registrador~2164\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2164_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2164_combout\);

\BancoRegistradores|registrador~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~958_q\);

\BancoRegistradores|registrador~1597\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1597_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2164_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2164_combout\ & 
-- ((\BancoRegistradores|registrador~958_q\))) # (\BancoRegistradores|registrador~2164_combout\ & (\BancoRegistradores|registrador~990_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2164_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2164_combout\ & ((\BancoRegistradores|registrador~1022_q\))) # (\BancoRegistradores|registrador~2164_combout\ & 
-- (\BancoRegistradores|registrador~1054_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~990_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1054_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1022_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2164_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~958_q\,
	combout => \BancoRegistradores|registrador~1597_combout\);

\BancoRegistradores|registrador~1601\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1601_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1597_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1593_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1589_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1585_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1585_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1589_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1593_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1597_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1601_combout\);

\BancoRegistradores|saidaA[24]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[24]~23_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1601_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1601_combout\,
	combout => \BancoRegistradores|saidaA[24]~23_combout\);

\BancoRegistradores|registrador~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~221_q\);

\BancoRegistradores|registrador~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~253_q\);

\BancoRegistradores|registrador~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~189_q\);

\BancoRegistradores|registrador~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~93_q\);

\BancoRegistradores|registrador~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~125_q\);

\BancoRegistradores|registrador~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~61_q\);

\BancoRegistradores|registrador~2136\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2136_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~125_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~61_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~93_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~93_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~125_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~61_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2136_combout\);

\BancoRegistradores|registrador~1563\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1563_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2136_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2136_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~221_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2136_combout\ & ( (\BancoRegistradores|registrador~253_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2136_combout\ & ( (\BancoRegistradores|registrador~189_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~221_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~253_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~189_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2136_combout\,
	combout => \BancoRegistradores|registrador~1563_combout\);

\BancoRegistradores|registrador~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~477_q\);

\BancoRegistradores|registrador~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~509_q\);

\BancoRegistradores|registrador~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~445_q\);

\BancoRegistradores|registrador~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~381_q\);

\BancoRegistradores|registrador~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~317_q\);

\BancoRegistradores|registrador~2140\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2140_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~381_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~317_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~349_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~349_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~381_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~317_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2140_combout\);

\BancoRegistradores|registrador~1567\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1567_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2140_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2140_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~477_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2140_combout\ & ( (\BancoRegistradores|registrador~509_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2140_combout\ & ( (\BancoRegistradores|registrador~445_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~477_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~509_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~445_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2140_combout\,
	combout => \BancoRegistradores|registrador~1567_combout\);

\BancoRegistradores|registrador~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~733_q\);

\BancoRegistradores|registrador~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~797_q\);

\BancoRegistradores|registrador~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~765_q\);

\BancoRegistradores|registrador~2144\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2144_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2144_combout\);

\BancoRegistradores|registrador~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~701_q\);

\BancoRegistradores|registrador~1571\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1571_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2144_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2144_combout\ & 
-- ((\BancoRegistradores|registrador~701_q\))) # (\BancoRegistradores|registrador~2144_combout\ & (\BancoRegistradores|registrador~733_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2144_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2144_combout\ & ((\BancoRegistradores|registrador~765_q\))) # (\BancoRegistradores|registrador~2144_combout\ & 
-- (\BancoRegistradores|registrador~797_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~733_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~797_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~765_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2144_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~701_q\,
	combout => \BancoRegistradores|registrador~1571_combout\);

\BancoRegistradores|registrador~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~989_q\);

\BancoRegistradores|registrador~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1053_q\);

\BancoRegistradores|registrador~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1021_q\);

\BancoRegistradores|registrador~2148\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2148_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2148_combout\);

\BancoRegistradores|registrador~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~957_q\);

\BancoRegistradores|registrador~1575\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1575_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2148_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2148_combout\ & 
-- ((\BancoRegistradores|registrador~957_q\))) # (\BancoRegistradores|registrador~2148_combout\ & (\BancoRegistradores|registrador~989_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2148_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2148_combout\ & ((\BancoRegistradores|registrador~1021_q\))) # (\BancoRegistradores|registrador~2148_combout\ & 
-- (\BancoRegistradores|registrador~1053_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~989_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1053_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1021_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2148_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~957_q\,
	combout => \BancoRegistradores|registrador~1575_combout\);

\BancoRegistradores|registrador~1579\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1579_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1575_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1571_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1567_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1563_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1563_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1567_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1571_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1575_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1579_combout\);

\BancoRegistradores|saidaA[23]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[23]~22_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1579_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1579_combout\,
	combout => \BancoRegistradores|saidaA[23]~22_combout\);

\BancoRegistradores|registrador~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~220_q\);

\BancoRegistradores|registrador~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~252_q\);

\BancoRegistradores|registrador~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~188_q\);

\BancoRegistradores|registrador~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~92_q\);

\BancoRegistradores|registrador~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~124_q\);

\BancoRegistradores|registrador~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~60_q\);

\BancoRegistradores|registrador~2120\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2120_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~124_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~60_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~92_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~92_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~124_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~60_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2120_combout\);

\BancoRegistradores|registrador~1542\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1542_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2120_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2120_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~220_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2120_combout\ & ( (\BancoRegistradores|registrador~252_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2120_combout\ & ( (\BancoRegistradores|registrador~188_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~220_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~252_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~188_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2120_combout\,
	combout => \BancoRegistradores|registrador~1542_combout\);

\BancoRegistradores|registrador~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~476_q\);

\BancoRegistradores|registrador~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~508_q\);

\BancoRegistradores|registrador~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~444_q\);

\BancoRegistradores|registrador~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~380_q\);

\BancoRegistradores|registrador~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~316_q\);

\BancoRegistradores|registrador~2124\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2124_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~380_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~316_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~348_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~348_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~380_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~316_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2124_combout\);

\BancoRegistradores|registrador~1546\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1546_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2124_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2124_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~476_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2124_combout\ & ( (\BancoRegistradores|registrador~508_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2124_combout\ & ( (\BancoRegistradores|registrador~444_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~476_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~508_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~444_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2124_combout\,
	combout => \BancoRegistradores|registrador~1546_combout\);

\BancoRegistradores|registrador~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~732_q\);

\BancoRegistradores|registrador~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~796_q\);

\BancoRegistradores|registrador~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~764_q\);

\BancoRegistradores|registrador~2128\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2128_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2128_combout\);

\BancoRegistradores|registrador~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~700_q\);

\BancoRegistradores|registrador~1550\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1550_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2128_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2128_combout\ & 
-- ((\BancoRegistradores|registrador~700_q\))) # (\BancoRegistradores|registrador~2128_combout\ & (\BancoRegistradores|registrador~732_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2128_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2128_combout\ & ((\BancoRegistradores|registrador~764_q\))) # (\BancoRegistradores|registrador~2128_combout\ & 
-- (\BancoRegistradores|registrador~796_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~732_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~796_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~764_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2128_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~700_q\,
	combout => \BancoRegistradores|registrador~1550_combout\);

\BancoRegistradores|registrador~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~988_q\);

\BancoRegistradores|registrador~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1052_q\);

\BancoRegistradores|registrador~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1020_q\);

\BancoRegistradores|registrador~2132\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2132_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2132_combout\);

\BancoRegistradores|registrador~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~956_q\);

\BancoRegistradores|registrador~1554\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1554_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2132_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2132_combout\ & 
-- ((\BancoRegistradores|registrador~956_q\))) # (\BancoRegistradores|registrador~2132_combout\ & (\BancoRegistradores|registrador~988_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2132_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2132_combout\ & ((\BancoRegistradores|registrador~1020_q\))) # (\BancoRegistradores|registrador~2132_combout\ & 
-- (\BancoRegistradores|registrador~1052_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~988_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1052_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1020_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2132_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~956_q\,
	combout => \BancoRegistradores|registrador~1554_combout\);

\BancoRegistradores|registrador~1558\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1558_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1554_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1550_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1546_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1542_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1542_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1546_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1550_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1554_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1558_combout\);

\BancoRegistradores|saidaA[22]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[22]~21_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1558_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1558_combout\,
	combout => \BancoRegistradores|saidaA[22]~21_combout\);

\ULA|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~89_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1541_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[22]~21_combout\ ) + ( \ULA|Add0~86\ ))
-- \ULA|Add0~90\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1541_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[22]~21_combout\ ) + ( \ULA|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1541_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[22]~21_combout\,
	cin => \ULA|Add0~86\,
	sumout => \ULA|Add0~89_sumout\,
	cout => \ULA|Add0~90\);

\ULA|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~93_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1541_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[22]~21_combout\ ) + ( \ULA|Add1~90\ ))
-- \ULA|Add1~94\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1541_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[22]~21_combout\ ) + ( \ULA|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1541_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[22]~21_combout\,
	cin => \ULA|Add1~90\,
	sumout => \ULA|Add1~93_sumout\,
	cout => \ULA|Add1~94\);

\MUXRegImed|saida_MUX[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[22]~22_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1541_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1541_combout\,
	combout => \MUXRegImed|saida_MUX[22]~22_combout\);

\ULA|saida[22]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[22]~78_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[22]~22_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1558_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[22]~22_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1558_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1558_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[22]~22_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1558_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1558_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[22]~22_combout\,
	combout => \ULA|saida[22]~78_combout\);

\ULA|saida[22]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[22]~79_combout\ = ( \ULA|saida[22]~78_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[6]~6_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[22]~78_combout\ & ( (\MUXRegImed|saida_MUX[6]~6_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[6]~6_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[22]~78_combout\,
	combout => \ULA|saida[22]~79_combout\);

\MUXUlaRam|saida_MUX[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[22]~22_combout\ = ( \ULA|Add1~93_sumout\ & ( \ULA|saida[22]~79_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~93_sumout\ & ( \ULA|saida[22]~79_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~93_sumout\ & ( 
-- !\ULA|saida[22]~79_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~89_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~93_sumout\ & ( !\ULA|saida[22]~79_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~89_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~89_sumout\,
	datae => \ULA|ALT_INV_Add1~93_sumout\,
	dataf => \ULA|ALT_INV_saida[22]~79_combout\,
	combout => \MUXUlaRam|saida_MUX[22]~22_combout\);

\BancoRegistradores|registrador~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~81_sumout\,
	asdata => \MUXUlaRam|saida_MUX[22]~22_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~348_q\);

\BancoRegistradores|registrador~1537\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1537_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~380_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~348_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~316_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~348_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~316_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~380_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1537_combout\);

\BancoRegistradores|registrador~1538\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1538_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~124_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~92_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~60_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~92_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~60_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~124_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1538_combout\);

\BancoRegistradores|registrador~1539\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1539_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~508_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~476_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~444_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~476_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~444_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~508_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1539_combout\);

\BancoRegistradores|registrador~1540\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1540_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~252_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~220_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~188_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~220_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~188_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~252_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1540_combout\);

\BancoRegistradores|registrador~1541\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1541_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1539_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1540_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1537_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1538_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1537_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1538_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1539_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1540_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1541_combout\);

\ULA|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~93_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1562_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[23]~22_combout\ ) + ( \ULA|Add0~90\ ))
-- \ULA|Add0~94\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1562_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[23]~22_combout\ ) + ( \ULA|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1562_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[23]~22_combout\,
	cin => \ULA|Add0~90\,
	sumout => \ULA|Add0~93_sumout\,
	cout => \ULA|Add0~94\);

\ULA|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~97_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1562_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[23]~22_combout\ ) + ( \ULA|Add1~94\ ))
-- \ULA|Add1~98\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1562_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[23]~22_combout\ ) + ( \ULA|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1562_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[23]~22_combout\,
	cin => \ULA|Add1~94\,
	sumout => \ULA|Add1~97_sumout\,
	cout => \ULA|Add1~98\);

\MUXRegImed|saida_MUX[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[23]~23_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1562_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1562_combout\,
	combout => \MUXRegImed|saida_MUX[23]~23_combout\);

\ULA|saida[23]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[23]~81_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[23]~23_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1579_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[23]~23_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1579_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1579_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[23]~23_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1579_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1579_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[23]~23_combout\,
	combout => \ULA|saida[23]~81_combout\);

\ULA|saida[23]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[23]~82_combout\ = ( \ULA|saida[23]~81_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[7]~7_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[23]~81_combout\ & ( (\MUXRegImed|saida_MUX[7]~7_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[7]~7_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[23]~81_combout\,
	combout => \ULA|saida[23]~82_combout\);

\MUXUlaRam|saida_MUX[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[23]~23_combout\ = ( \ULA|Add1~97_sumout\ & ( \ULA|saida[23]~82_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~97_sumout\ & ( \ULA|saida[23]~82_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~97_sumout\ & ( 
-- !\ULA|saida[23]~82_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~93_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~97_sumout\ & ( !\ULA|saida[23]~82_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~93_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~93_sumout\,
	datae => \ULA|ALT_INV_Add1~97_sumout\,
	dataf => \ULA|ALT_INV_saida[23]~82_combout\,
	combout => \MUXUlaRam|saida_MUX[23]~23_combout\);

\BancoRegistradores|registrador~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~85_sumout\,
	asdata => \MUXUlaRam|saida_MUX[23]~23_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~349_q\);

\BancoRegistradores|registrador~1559\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1559_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~477_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~221_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~349_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~93_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~349_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~93_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~477_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~221_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1559_combout\);

\BancoRegistradores|registrador~1560\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1560_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~445_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~189_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~317_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~61_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~317_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~61_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~445_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~189_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1560_combout\);

\BancoRegistradores|registrador~1561\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1561_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~509_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~253_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~381_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~125_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~381_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~125_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~509_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~253_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1561_combout\);

\BancoRegistradores|registrador~1562\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1562_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1561_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1559_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1560_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1559_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1560_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1561_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1562_combout\);

\ULA|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~97_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1584_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[24]~23_combout\ ) + ( \ULA|Add0~94\ ))
-- \ULA|Add0~98\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1584_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[24]~23_combout\ ) + ( \ULA|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1584_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[24]~23_combout\,
	cin => \ULA|Add0~94\,
	sumout => \ULA|Add0~97_sumout\,
	cout => \ULA|Add0~98\);

\ULA|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~101_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1584_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[24]~23_combout\ ) + ( \ULA|Add1~98\ ))
-- \ULA|Add1~102\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1584_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[24]~23_combout\ ) + ( \ULA|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1584_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[24]~23_combout\,
	cin => \ULA|Add1~98\,
	sumout => \ULA|Add1~101_sumout\,
	cout => \ULA|Add1~102\);

\MUXRegImed|saida_MUX[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[24]~24_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1584_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1584_combout\,
	combout => \MUXRegImed|saida_MUX[24]~24_combout\);

\ULA|saida[24]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[24]~84_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[24]~24_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1601_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[24]~24_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1601_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1601_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[24]~24_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1601_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1601_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[24]~24_combout\,
	combout => \ULA|saida[24]~84_combout\);

\ULA|saida[24]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[24]~85_combout\ = ( \ULA|saida[24]~84_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[8]~8_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[24]~84_combout\ & ( (\MUXRegImed|saida_MUX[8]~8_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[8]~8_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[24]~84_combout\,
	combout => \ULA|saida[24]~85_combout\);

\MUXUlaRam|saida_MUX[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[24]~24_combout\ = ( \ULA|Add1~101_sumout\ & ( \ULA|saida[24]~85_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~101_sumout\ & ( \ULA|saida[24]~85_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~101_sumout\ & ( 
-- !\ULA|saida[24]~85_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~97_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~101_sumout\ & ( !\ULA|saida[24]~85_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~97_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~97_sumout\,
	datae => \ULA|ALT_INV_Add1~101_sumout\,
	dataf => \ULA|ALT_INV_saida[24]~85_combout\,
	combout => \MUXUlaRam|saida_MUX[24]~24_combout\);

\BancoRegistradores|registrador~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~89_sumout\,
	asdata => \MUXUlaRam|saida_MUX[24]~24_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~350_q\);

\BancoRegistradores|registrador~1580\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1580_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~382_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~350_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~318_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~350_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~318_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~382_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1580_combout\);

\BancoRegistradores|registrador~1581\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1581_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~126_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~94_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~62_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~94_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~62_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~126_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1581_combout\);

\BancoRegistradores|registrador~1582\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1582_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~510_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~478_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~446_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~478_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~446_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~510_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1582_combout\);

\BancoRegistradores|registrador~1583\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1583_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~254_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~222_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~190_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~222_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~190_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~254_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1583_combout\);

\BancoRegistradores|registrador~1584\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1584_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1582_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1583_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1580_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1581_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1580_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1581_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1582_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1583_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1584_combout\);

\ULA|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~101_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1605_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[25]~24_combout\ ) + ( \ULA|Add0~98\ ))
-- \ULA|Add0~102\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1605_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[25]~24_combout\ ) + ( \ULA|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1605_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[25]~24_combout\,
	cin => \ULA|Add0~98\,
	sumout => \ULA|Add0~101_sumout\,
	cout => \ULA|Add0~102\);

\ULA|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~105_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1605_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[25]~24_combout\ ) + ( \ULA|Add1~102\ ))
-- \ULA|Add1~106\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1605_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[25]~24_combout\ ) + ( \ULA|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1605_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[25]~24_combout\,
	cin => \ULA|Add1~102\,
	sumout => \ULA|Add1~105_sumout\,
	cout => \ULA|Add1~106\);

\MUXRegImed|saida_MUX[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[25]~25_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1605_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1605_combout\,
	combout => \MUXRegImed|saida_MUX[25]~25_combout\);

\ULA|saida[25]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[25]~87_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[25]~25_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1622_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[25]~25_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1622_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1622_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[25]~25_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1622_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1622_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[25]~25_combout\,
	combout => \ULA|saida[25]~87_combout\);

\ULA|saida[25]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[25]~88_combout\ = ( \ULA|saida[25]~87_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[9]~9_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[25]~87_combout\ & ( (\MUXRegImed|saida_MUX[9]~9_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[9]~9_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[25]~87_combout\,
	combout => \ULA|saida[25]~88_combout\);

\MUXUlaRam|saida_MUX[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[25]~25_combout\ = ( \ULA|Add1~105_sumout\ & ( \ULA|saida[25]~88_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~105_sumout\ & ( \ULA|saida[25]~88_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~105_sumout\ & ( 
-- !\ULA|saida[25]~88_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~101_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~105_sumout\ & ( !\ULA|saida[25]~88_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~101_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~101_sumout\,
	datae => \ULA|ALT_INV_Add1~105_sumout\,
	dataf => \ULA|ALT_INV_saida[25]~88_combout\,
	combout => \MUXUlaRam|saida_MUX[25]~25_combout\);

\BancoRegistradores|registrador~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~93_sumout\,
	asdata => \MUXUlaRam|saida_MUX[25]~25_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~351_q\);

\BancoRegistradores|registrador~1602\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1602_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~479_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~223_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~351_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~95_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~351_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~95_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~479_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~223_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1602_combout\);

\BancoRegistradores|registrador~1603\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1603_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~447_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~191_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~319_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~63_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~319_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~63_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~447_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~191_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1603_combout\);

\BancoRegistradores|registrador~1604\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1604_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~511_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~255_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~383_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~127_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~383_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~127_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~511_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~255_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1604_combout\);

\BancoRegistradores|registrador~1605\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1605_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1604_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1602_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1603_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1602_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1603_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1604_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1605_combout\);

\ULA|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~105_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1627_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[26]~25_combout\ ) + ( \ULA|Add0~102\ ))
-- \ULA|Add0~106\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1627_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[26]~25_combout\ ) + ( \ULA|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1627_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[26]~25_combout\,
	cin => \ULA|Add0~102\,
	sumout => \ULA|Add0~105_sumout\,
	cout => \ULA|Add0~106\);

\ULA|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~109_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1627_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[26]~25_combout\ ) + ( \ULA|Add1~106\ ))
-- \ULA|Add1~110\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1627_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[26]~25_combout\ ) + ( \ULA|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1627_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[26]~25_combout\,
	cin => \ULA|Add1~106\,
	sumout => \ULA|Add1~109_sumout\,
	cout => \ULA|Add1~110\);

\MUXRegImed|saida_MUX[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[26]~26_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1627_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1627_combout\,
	combout => \MUXRegImed|saida_MUX[26]~26_combout\);

\ULA|saida[26]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[26]~90_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[26]~26_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1644_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[26]~26_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1644_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1644_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[26]~26_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1644_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1644_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[26]~26_combout\,
	combout => \ULA|saida[26]~90_combout\);

\ULA|saida[26]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[26]~91_combout\ = ( \ULA|saida[26]~90_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[10]~10_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[26]~90_combout\ & ( (\MUXRegImed|saida_MUX[10]~10_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[10]~10_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[26]~90_combout\,
	combout => \ULA|saida[26]~91_combout\);

\MUXUlaRam|saida_MUX[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[26]~26_combout\ = ( \ULA|Add1~109_sumout\ & ( \ULA|saida[26]~91_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~109_sumout\ & ( \ULA|saida[26]~91_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~109_sumout\ & ( 
-- !\ULA|saida[26]~91_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~105_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~109_sumout\ & ( !\ULA|saida[26]~91_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~105_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~105_sumout\,
	datae => \ULA|ALT_INV_Add1~109_sumout\,
	dataf => \ULA|ALT_INV_saida[26]~91_combout\,
	combout => \MUXUlaRam|saida_MUX[26]~26_combout\);

\BancoRegistradores|registrador~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~97_sumout\,
	asdata => \MUXUlaRam|saida_MUX[26]~26_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~352_q\);

\BancoRegistradores|registrador~1623\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1623_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~384_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~352_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~320_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~352_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~320_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~384_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1623_combout\);

\BancoRegistradores|registrador~1624\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1624_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~128_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~96_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~64_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~96_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~64_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~128_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1624_combout\);

\BancoRegistradores|registrador~1625\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1625_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~512_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~480_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~448_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~480_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~448_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~512_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1625_combout\);

\BancoRegistradores|registrador~1626\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1626_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~256_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~224_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~192_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~224_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~192_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~256_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1626_combout\);

\BancoRegistradores|registrador~1627\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1627_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1625_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1626_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1623_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1624_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1623_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1624_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1625_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1626_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1627_combout\);

\ULA|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~109_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1648_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[27]~26_combout\ ) + ( \ULA|Add0~106\ ))
-- \ULA|Add0~110\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1648_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[27]~26_combout\ ) + ( \ULA|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1648_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[27]~26_combout\,
	cin => \ULA|Add0~106\,
	sumout => \ULA|Add0~109_sumout\,
	cout => \ULA|Add0~110\);

\ULA|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~113_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1648_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[27]~26_combout\ ) + ( \ULA|Add1~110\ ))
-- \ULA|Add1~114\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1648_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[27]~26_combout\ ) + ( \ULA|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1648_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[27]~26_combout\,
	cin => \ULA|Add1~110\,
	sumout => \ULA|Add1~113_sumout\,
	cout => \ULA|Add1~114\);

\MUXRegImed|saida_MUX[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[27]~27_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1648_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1648_combout\,
	combout => \MUXRegImed|saida_MUX[27]~27_combout\);

\ULA|saida[27]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[27]~93_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[27]~27_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1665_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[27]~27_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1665_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1665_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[27]~27_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1665_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1665_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[27]~27_combout\,
	combout => \ULA|saida[27]~93_combout\);

\ULA|saida[27]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[27]~94_combout\ = ( \ULA|saida[27]~93_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[11]~11_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[27]~93_combout\ & ( (\MUXRegImed|saida_MUX[11]~11_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[11]~11_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[27]~93_combout\,
	combout => \ULA|saida[27]~94_combout\);

\MUXUlaRam|saida_MUX[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[27]~27_combout\ = ( \ULA|Add1~113_sumout\ & ( \ULA|saida[27]~94_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~113_sumout\ & ( \ULA|saida[27]~94_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~113_sumout\ & ( 
-- !\ULA|saida[27]~94_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~109_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~113_sumout\ & ( !\ULA|saida[27]~94_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~109_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~109_sumout\,
	datae => \ULA|ALT_INV_Add1~113_sumout\,
	dataf => \ULA|ALT_INV_saida[27]~94_combout\,
	combout => \MUXUlaRam|saida_MUX[27]~27_combout\);

\BancoRegistradores|registrador~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~101_sumout\,
	asdata => \MUXUlaRam|saida_MUX[27]~27_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~353_q\);

\BancoRegistradores|registrador~1645\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1645_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~481_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~225_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~353_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~97_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~353_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~97_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~481_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~225_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1645_combout\);

\BancoRegistradores|registrador~1646\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1646_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~449_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~193_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~321_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~65_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~321_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~65_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~449_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~193_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1646_combout\);

\BancoRegistradores|registrador~1647\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1647_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~513_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~257_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~385_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~129_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~385_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~129_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~513_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~257_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1647_combout\);

\BancoRegistradores|registrador~1648\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1648_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1647_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1645_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1646_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1645_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1646_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1647_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1648_combout\);

\ULA|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~117_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1670_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[28]~27_combout\ ) + ( \ULA|Add1~114\ ))
-- \ULA|Add1~118\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1670_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[28]~27_combout\ ) + ( \ULA|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1670_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[28]~27_combout\,
	cin => \ULA|Add1~114\,
	sumout => \ULA|Add1~117_sumout\,
	cout => \ULA|Add1~118\);

\MUXRegImed|saida_MUX[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[28]~28_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1670_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1670_combout\,
	combout => \MUXRegImed|saida_MUX[28]~28_combout\);

\ULA|saida[28]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[28]~96_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[28]~28_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1687_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[28]~28_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1687_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1687_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[28]~28_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1687_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1687_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[28]~28_combout\,
	combout => \ULA|saida[28]~96_combout\);

\ULA|saida[28]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[28]~97_combout\ = ( \ULA|saida[28]~96_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[12]~12_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[28]~96_combout\ & ( (\MUXRegImed|saida_MUX[12]~12_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[12]~12_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[28]~96_combout\,
	combout => \ULA|saida[28]~97_combout\);

\MUXUlaRam|saida_MUX[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[28]~28_combout\ = ( \ULA|Add1~117_sumout\ & ( \ULA|saida[28]~97_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~117_sumout\ & ( \ULA|saida[28]~97_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~117_sumout\ & ( 
-- !\ULA|saida[28]~97_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~113_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~117_sumout\ & ( !\ULA|saida[28]~97_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~113_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~113_sumout\,
	datae => \ULA|ALT_INV_Add1~117_sumout\,
	dataf => \ULA|ALT_INV_saida[28]~97_combout\,
	combout => \MUXUlaRam|saida_MUX[28]~28_combout\);

\BancoRegistradores|registrador~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~105_sumout\,
	asdata => \MUXUlaRam|saida_MUX[28]~28_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~354_q\);

\BancoRegistradores|registrador~1666\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1666_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~386_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~354_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~322_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~354_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~322_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~386_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1666_combout\);

\BancoRegistradores|registrador~1667\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1667_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~130_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~98_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~66_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~98_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~66_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~130_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1667_combout\);

\BancoRegistradores|registrador~1668\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1668_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~514_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~482_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~450_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~482_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~450_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~514_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1668_combout\);

\BancoRegistradores|registrador~1669\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1669_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~258_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~226_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~194_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~226_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~194_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~258_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1669_combout\);

\BancoRegistradores|registrador~1670\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1670_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1668_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1669_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1666_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1667_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1666_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1667_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1668_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1669_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1670_combout\);

\ULA|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~113_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1670_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[28]~27_combout\ ) + ( \ULA|Add0~110\ ))
-- \ULA|Add0~114\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1670_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[28]~27_combout\ ) + ( \ULA|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1670_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[28]~27_combout\,
	cin => \ULA|Add0~110\,
	sumout => \ULA|Add0~113_sumout\,
	cout => \ULA|Add0~114\);

\ULA|saida[28]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[28]~98_combout\ = ( \ULA|saida[28]~97_combout\ ) # ( !\ULA|saida[28]~97_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~117_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~117_sumout\)) # (\ULA|Add0~113_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~113_sumout\,
	datad => \ULA|ALT_INV_Add1~117_sumout\,
	datae => \ULA|ALT_INV_saida[28]~97_combout\,
	combout => \ULA|saida[28]~98_combout\);

\ULA|saida[27]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[27]~95_combout\ = ( \ULA|saida[27]~94_combout\ ) # ( !\ULA|saida[27]~94_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~113_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~113_sumout\)) # (\ULA|Add0~109_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~109_sumout\,
	datad => \ULA|ALT_INV_Add1~113_sumout\,
	datae => \ULA|ALT_INV_saida[27]~94_combout\,
	combout => \ULA|saida[27]~95_combout\);

\ULA|saida[23]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[23]~83_combout\ = ( \ULA|saida[23]~82_combout\ ) # ( !\ULA|saida[23]~82_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~97_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~97_sumout\)) # (\ULA|Add0~93_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~93_sumout\,
	datad => \ULA|ALT_INV_Add1~97_sumout\,
	datae => \ULA|ALT_INV_saida[23]~82_combout\,
	combout => \ULA|saida[23]~83_combout\);

\ULA|saida[22]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[22]~80_combout\ = ( \ULA|saida[22]~79_combout\ ) # ( !\ULA|saida[22]~79_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~93_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~93_sumout\)) # (\ULA|Add0~89_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~89_sumout\,
	datad => \ULA|ALT_INV_Add1~93_sumout\,
	datae => \ULA|ALT_INV_saida[22]~79_combout\,
	combout => \ULA|saida[22]~80_combout\);

\ULA|saida[13]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[13]~114_combout\ = (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[13]~48_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~57_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~57_sumout\,
	datad => \ULA|ALT_INV_saida[13]~48_combout\,
	combout => \ULA|saida[13]~114_combout\);

\ULA|saida[17]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[17]~65_combout\ = ( \ULA|saida[17]~64_combout\ ) # ( !\ULA|saida[17]~64_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~73_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~73_sumout\)) # (\ULA|Add0~69_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~69_sumout\,
	datad => \ULA|ALT_INV_Add1~73_sumout\,
	datae => \ULA|ALT_INV_saida[17]~64_combout\,
	combout => \ULA|saida[17]~65_combout\);

\ULA|saida[16]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[16]~62_combout\ = ( \ULA|saida[16]~61_combout\ ) # ( !\ULA|saida[16]~61_combout\ & ( (!\ULA|Equal7~0_combout\ & (((\ULA|Add1~69_sumout\ & \ULA|saida[16]~57_combout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|Add1~69_sumout\ & 
-- \ULA|saida[16]~57_combout\)) # (\ULA|Add0~65_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111111111111111111100010001000111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_Add0~65_sumout\,
	datac => \ULA|ALT_INV_Add1~69_sumout\,
	datad => \ULA|ALT_INV_saida[16]~57_combout\,
	datae => \ULA|ALT_INV_saida[16]~61_combout\,
	combout => \ULA|saida[16]~62_combout\);

\ULA|saida[5]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[5]~115_combout\ = (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[5]~24_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~25_sumout\,
	datad => \ULA|ALT_INV_saida[5]~24_combout\,
	combout => \ULA|saida[5]~115_combout\);

\ULA|saida[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[2]~17_combout\ = ( \ULA|saida[2]~16_combout\ ) # ( !\ULA|saida[2]~16_combout\ & ( (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~7_combout\ & ((\ULA|Add1~13_sumout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~7_combout\ & 
-- \ULA|Add1~13_sumout\)) # (\ULA|Add0~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~7_combout\,
	datac => \ULA|ALT_INV_Add0~9_sumout\,
	datad => \ULA|ALT_INV_Add1~13_sumout\,
	datae => \ULA|ALT_INV_saida[2]~16_combout\,
	combout => \ULA|saida[2]~17_combout\);

\ULA|saida[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[6]~29_combout\ = ( \ULA|saida[6]~28_combout\ ) # ( !\ULA|saida[6]~28_combout\ & ( (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~7_combout\ & ((\ULA|Add1~29_sumout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~7_combout\ & 
-- \ULA|Add1~29_sumout\)) # (\ULA|Add0~25_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~7_combout\,
	datac => \ULA|ALT_INV_Add0~25_sumout\,
	datad => \ULA|ALT_INV_Add1~29_sumout\,
	datae => \ULA|ALT_INV_saida[6]~28_combout\,
	combout => \ULA|saida[6]~29_combout\);

\ULA|saida[1]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[1]~14_combout\ = ( \ULA|saida[1]~13_combout\ ) # ( !\ULA|saida[1]~13_combout\ & ( (!\ULA|Add0~5_sumout\ & (((\ULA|Add1~9_sumout\ & \ULA|saida[3]~7_combout\)))) # (\ULA|Add0~5_sumout\ & (((\ULA|Add1~9_sumout\ & \ULA|saida[3]~7_combout\)) # 
-- (\ULA|saida[4]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111111111111111111100010001000111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Add0~5_sumout\,
	datab => \ULA|ALT_INV_saida[4]~3_combout\,
	datac => \ULA|ALT_INV_Add1~9_sumout\,
	datad => \ULA|ALT_INV_saida[3]~7_combout\,
	datae => \ULA|ALT_INV_saida[1]~13_combout\,
	combout => \ULA|saida[1]~14_combout\);

\ULA|saida[4]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~23_combout\ = ( \ULA|saida[4]~22_combout\ ) # ( !\ULA|saida[4]~22_combout\ & ( (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~7_combout\ & ((\ULA|Add1~21_sumout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~7_combout\ & 
-- \ULA|Add1~21_sumout\)) # (\ULA|Add0~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~7_combout\,
	datac => \ULA|ALT_INV_Add0~17_sumout\,
	datad => \ULA|ALT_INV_Add1~21_sumout\,
	datae => \ULA|ALT_INV_saida[4]~22_combout\,
	combout => \ULA|saida[4]~23_combout\);

\ULA|Equal8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~5_combout\ = ( !\ULA|saida[1]~14_combout\ & ( !\ULA|saida[4]~23_combout\ & ( (!\ULA|saida[5]~115_combout\ & (!\ULA|saida[2]~17_combout\ & (!\ULA|saida[6]~29_combout\ & !\ULA|saida[5]~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[5]~115_combout\,
	datab => \ULA|ALT_INV_saida[2]~17_combout\,
	datac => \ULA|ALT_INV_saida[6]~29_combout\,
	datad => \ULA|ALT_INV_saida[5]~25_combout\,
	datae => \ULA|ALT_INV_saida[1]~14_combout\,
	dataf => \ULA|ALT_INV_saida[4]~23_combout\,
	combout => \ULA|Equal8~5_combout\);

\ULA|Equal8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~6_combout\ = ( \ULA|Equal8~5_combout\ & ( (!\ULA|saida[13]~114_combout\ & (!\ULA|saida[17]~65_combout\ & (!\ULA|saida[16]~62_combout\ & !\ULA|saida[13]~49_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[13]~114_combout\,
	datab => \ULA|ALT_INV_saida[17]~65_combout\,
	datac => \ULA|ALT_INV_saida[16]~62_combout\,
	datad => \ULA|ALT_INV_saida[13]~49_combout\,
	datae => \ULA|ALT_INV_Equal8~5_combout\,
	combout => \ULA|Equal8~6_combout\);

\ULA|Equal8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~7_combout\ = ( \ULA|Equal8~6_combout\ & ( (!\ULA|saida[28]~98_combout\ & (!\ULA|saida[27]~95_combout\ & (!\ULA|saida[23]~83_combout\ & !\ULA|saida[22]~80_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[28]~98_combout\,
	datab => \ULA|ALT_INV_saida[27]~95_combout\,
	datac => \ULA|ALT_INV_saida[23]~83_combout\,
	datad => \ULA|ALT_INV_saida[22]~80_combout\,
	datae => \ULA|ALT_INV_Equal8~6_combout\,
	combout => \ULA|Equal8~7_combout\);

\somaSHIFT|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~109_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~109_sumout\ ) + ( \somaSHIFT|Add0~106\ ))
-- \somaSHIFT|Add0~110\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~109_sumout\ ) + ( \somaSHIFT|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~109_sumout\,
	cin => \somaSHIFT|Add0~106\,
	sumout => \somaSHIFT|Add0~109_sumout\,
	cout => \somaSHIFT|Add0~110\);

\somaSHIFT|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~113_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~113_sumout\ ) + ( \somaSHIFT|Add0~110\ ))
-- \somaSHIFT|Add0~114\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~113_sumout\ ) + ( \somaSHIFT|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~113_sumout\,
	cin => \somaSHIFT|Add0~110\,
	sumout => \somaSHIFT|Add0~113_sumout\,
	cout => \somaSHIFT|Add0~114\);

\BancoRegistradores|registrador~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~228_q\);

\BancoRegistradores|registrador~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~260_q\);

\BancoRegistradores|registrador~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~196_q\);

\BancoRegistradores|registrador~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~100_q\);

\BancoRegistradores|registrador~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~132_q\);

\BancoRegistradores|registrador~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~68_q\);

\BancoRegistradores|registrador~2248\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2248_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~132_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~68_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~100_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~100_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~132_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~68_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2248_combout\);

\BancoRegistradores|registrador~1714\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1714_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2248_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2248_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~228_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2248_combout\ & ( (\BancoRegistradores|registrador~260_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2248_combout\ & ( (\BancoRegistradores|registrador~196_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~228_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~260_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~196_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2248_combout\,
	combout => \BancoRegistradores|registrador~1714_combout\);

\BancoRegistradores|registrador~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~484_q\);

\BancoRegistradores|registrador~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~516_q\);

\BancoRegistradores|registrador~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~452_q\);

\BancoRegistradores|registrador~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~388_q\);

\BancoRegistradores|registrador~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~324_q\);

\BancoRegistradores|registrador~2252\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2252_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~388_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~324_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~356_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~356_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~388_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~324_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2252_combout\);

\BancoRegistradores|registrador~1718\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1718_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2252_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2252_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~484_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2252_combout\ & ( (\BancoRegistradores|registrador~516_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2252_combout\ & ( (\BancoRegistradores|registrador~452_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~484_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~516_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~452_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2252_combout\,
	combout => \BancoRegistradores|registrador~1718_combout\);

\BancoRegistradores|registrador~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~740_q\);

\BancoRegistradores|registrador~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~804_q\);

\BancoRegistradores|registrador~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~772_q\);

\BancoRegistradores|registrador~2256\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2256_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2256_combout\);

\BancoRegistradores|registrador~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~708_q\);

\BancoRegistradores|registrador~1722\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1722_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2256_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2256_combout\ & 
-- ((\BancoRegistradores|registrador~708_q\))) # (\BancoRegistradores|registrador~2256_combout\ & (\BancoRegistradores|registrador~740_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2256_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2256_combout\ & ((\BancoRegistradores|registrador~772_q\))) # (\BancoRegistradores|registrador~2256_combout\ & 
-- (\BancoRegistradores|registrador~804_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~740_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~804_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~772_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2256_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~708_q\,
	combout => \BancoRegistradores|registrador~1722_combout\);

\BancoRegistradores|registrador~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~996_q\);

\BancoRegistradores|registrador~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1060_q\);

\BancoRegistradores|registrador~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1028_q\);

\BancoRegistradores|registrador~2260\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2260_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2260_combout\);

\BancoRegistradores|registrador~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~964_q\);

\BancoRegistradores|registrador~1726\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1726_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2260_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2260_combout\ & 
-- ((\BancoRegistradores|registrador~964_q\))) # (\BancoRegistradores|registrador~2260_combout\ & (\BancoRegistradores|registrador~996_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2260_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2260_combout\ & ((\BancoRegistradores|registrador~1028_q\))) # (\BancoRegistradores|registrador~2260_combout\ & 
-- (\BancoRegistradores|registrador~1060_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~996_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1060_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1028_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2260_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~964_q\,
	combout => \BancoRegistradores|registrador~1726_combout\);

\BancoRegistradores|registrador~1730\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1730_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1726_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1722_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1718_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1714_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1714_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1718_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1722_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1726_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1730_combout\);

\BancoRegistradores|saidaA[30]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[30]~29_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1730_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1730_combout\,
	combout => \BancoRegistradores|saidaA[30]~29_combout\);

\ULA|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~121_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1691_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[29]~28_combout\ ) + ( \ULA|Add1~118\ ))
-- \ULA|Add1~122\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1691_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[29]~28_combout\ ) + ( \ULA|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1691_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[29]~28_combout\,
	cin => \ULA|Add1~118\,
	sumout => \ULA|Add1~121_sumout\,
	cout => \ULA|Add1~122\);

\MUXRegImed|saida_MUX[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[29]~29_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1691_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1691_combout\,
	combout => \MUXRegImed|saida_MUX[29]~29_combout\);

\ULA|saida[29]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[29]~99_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[29]~29_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1708_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[29]~29_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1708_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1708_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[29]~29_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1708_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1708_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[29]~29_combout\,
	combout => \ULA|saida[29]~99_combout\);

\ULA|saida[29]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[29]~100_combout\ = ( \ULA|saida[29]~99_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[13]~13_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[29]~99_combout\ & ( (\MUXRegImed|saida_MUX[13]~13_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[13]~13_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[29]~99_combout\,
	combout => \ULA|saida[29]~100_combout\);

\MUXUlaRam|saida_MUX[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[29]~29_combout\ = ( \ULA|Add1~121_sumout\ & ( \ULA|saida[29]~100_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~121_sumout\ & ( \ULA|saida[29]~100_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~121_sumout\ & ( 
-- !\ULA|saida[29]~100_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~117_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~121_sumout\ & ( !\ULA|saida[29]~100_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~117_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~117_sumout\,
	datae => \ULA|ALT_INV_Add1~121_sumout\,
	dataf => \ULA|ALT_INV_saida[29]~100_combout\,
	combout => \MUXUlaRam|saida_MUX[29]~29_combout\);

\BancoRegistradores|registrador~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~227_q\);

\BancoRegistradores|registrador~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~259_q\);

\BancoRegistradores|registrador~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~195_q\);

\BancoRegistradores|registrador~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~99_q\);

\BancoRegistradores|registrador~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~131_q\);

\BancoRegistradores|registrador~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~67_q\);

\BancoRegistradores|registrador~2232\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2232_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~131_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~67_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~99_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~99_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~131_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~67_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2232_combout\);

\BancoRegistradores|registrador~1692\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1692_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2232_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2232_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~227_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2232_combout\ & ( (\BancoRegistradores|registrador~259_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2232_combout\ & ( (\BancoRegistradores|registrador~195_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~227_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~259_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~195_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2232_combout\,
	combout => \BancoRegistradores|registrador~1692_combout\);

\BancoRegistradores|registrador~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~483_q\);

\BancoRegistradores|registrador~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~515_q\);

\BancoRegistradores|registrador~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~451_q\);

\BancoRegistradores|registrador~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~387_q\);

\BancoRegistradores|registrador~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~323_q\);

\BancoRegistradores|registrador~2236\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2236_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~387_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~323_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~355_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~355_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~387_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~323_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2236_combout\);

\BancoRegistradores|registrador~1696\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1696_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2236_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2236_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~483_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2236_combout\ & ( (\BancoRegistradores|registrador~515_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2236_combout\ & ( (\BancoRegistradores|registrador~451_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~483_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~515_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~451_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2236_combout\,
	combout => \BancoRegistradores|registrador~1696_combout\);

\BancoRegistradores|registrador~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~739_q\);

\BancoRegistradores|registrador~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~803_q\);

\BancoRegistradores|registrador~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~771_q\);

\BancoRegistradores|registrador~2240\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2240_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2240_combout\);

\BancoRegistradores|registrador~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~707_q\);

\BancoRegistradores|registrador~1700\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1700_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2240_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2240_combout\ & 
-- ((\BancoRegistradores|registrador~707_q\))) # (\BancoRegistradores|registrador~2240_combout\ & (\BancoRegistradores|registrador~739_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2240_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2240_combout\ & ((\BancoRegistradores|registrador~771_q\))) # (\BancoRegistradores|registrador~2240_combout\ & 
-- (\BancoRegistradores|registrador~803_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~739_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~803_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~771_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2240_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~707_q\,
	combout => \BancoRegistradores|registrador~1700_combout\);

\BancoRegistradores|registrador~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~995_q\);

\BancoRegistradores|registrador~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1059_q\);

\BancoRegistradores|registrador~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1027_q\);

\BancoRegistradores|registrador~2244\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2244_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2244_combout\);

\BancoRegistradores|registrador~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~963_q\);

\BancoRegistradores|registrador~1704\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1704_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2244_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2244_combout\ & 
-- ((\BancoRegistradores|registrador~963_q\))) # (\BancoRegistradores|registrador~2244_combout\ & (\BancoRegistradores|registrador~995_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2244_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2244_combout\ & ((\BancoRegistradores|registrador~1027_q\))) # (\BancoRegistradores|registrador~2244_combout\ & 
-- (\BancoRegistradores|registrador~1059_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~995_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1059_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1027_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2244_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~963_q\,
	combout => \BancoRegistradores|registrador~1704_combout\);

\BancoRegistradores|registrador~1708\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1708_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1704_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1700_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1696_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1692_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1692_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1696_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1700_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1704_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1708_combout\);

\BancoRegistradores|saidaA[29]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[29]~28_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1708_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1708_combout\,
	combout => \BancoRegistradores|saidaA[29]~28_combout\);

\ULA|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~125_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1713_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[30]~29_combout\ ) + ( \ULA|Add1~122\ ))
-- \ULA|Add1~126\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1713_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[30]~29_combout\ ) + ( \ULA|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1713_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[30]~29_combout\,
	cin => \ULA|Add1~122\,
	sumout => \ULA|Add1~125_sumout\,
	cout => \ULA|Add1~126\);

\MUXRegImed|saida_MUX[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[30]~30_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1713_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1713_combout\,
	combout => \MUXRegImed|saida_MUX[30]~30_combout\);

\ULA|saida[30]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[30]~102_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[30]~30_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1730_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[30]~30_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1730_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1730_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[30]~30_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1730_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1730_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[30]~30_combout\,
	combout => \ULA|saida[30]~102_combout\);

\ULA|saida[30]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[30]~103_combout\ = ( \ULA|saida[30]~102_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[14]~14_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[30]~102_combout\ & ( (\MUXRegImed|saida_MUX[14]~14_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[14]~14_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[30]~102_combout\,
	combout => \ULA|saida[30]~103_combout\);

\MUXUlaRam|saida_MUX[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[30]~30_combout\ = ( \ULA|Add1~125_sumout\ & ( \ULA|saida[30]~103_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add1~125_sumout\ & ( \ULA|saida[30]~103_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add1~125_sumout\ & ( 
-- !\ULA|saida[30]~103_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Equal7~0_combout\ & \ULA|Add0~121_sumout\)) # (\ULA|saida[16]~57_combout\))) ) ) ) # ( !\ULA|Add1~125_sumout\ & ( !\ULA|saida[30]~103_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Equal7~0_combout\ & \ULA|Add0~121_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~121_sumout\,
	datae => \ULA|ALT_INV_Add1~125_sumout\,
	dataf => \ULA|ALT_INV_saida[30]~103_combout\,
	combout => \MUXUlaRam|saida_MUX[30]~30_combout\);

\MUXJMPR|saida_MUX[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[30]~30_combout\ = ( \PC|DOUT[18]~0_combout\ & ( \MUXUlaRam|saida_MUX[30]~30_combout\ & ( \ulaUC|selJMPR~combout\ ) ) ) # ( !\PC|DOUT[18]~0_combout\ & ( \MUXUlaRam|saida_MUX[30]~30_combout\ & ( ((!\seletorBranchSignal~0_combout\ & 
-- (\somaQuatro|Add0~113_sumout\)) # (\seletorBranchSignal~0_combout\ & ((\somaSHIFT|Add0~113_sumout\)))) # (\ulaUC|selJMPR~combout\) ) ) ) # ( !\PC|DOUT[18]~0_combout\ & ( !\MUXUlaRam|saida_MUX[30]~30_combout\ & ( (!\ulaUC|selJMPR~combout\ & 
-- ((!\seletorBranchSignal~0_combout\ & (\somaQuatro|Add0~113_sumout\)) # (\seletorBranchSignal~0_combout\ & ((\somaSHIFT|Add0~113_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010000000000000000001110111010111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_selJMPR~combout\,
	datab => \somaQuatro|ALT_INV_Add0~113_sumout\,
	datac => \somaSHIFT|ALT_INV_Add0~113_sumout\,
	datad => \ALT_INV_seletorBranchSignal~0_combout\,
	datae => \PC|ALT_INV_DOUT[18]~0_combout\,
	dataf => \MUXUlaRam|ALT_INV_saida_MUX[30]~30_combout\,
	combout => \MUXJMPR|saida_MUX[30]~30_combout\);

\PC|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(30));

\somaQuatro|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~81_sumout\ = SUM(( \PC|DOUT\(22) ) + ( GND ) + ( \somaQuatro|Add0~78\ ))
-- \somaQuatro|Add0~82\ = CARRY(( \PC|DOUT\(22) ) + ( GND ) + ( \somaQuatro|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(22),
	cin => \somaQuatro|Add0~78\,
	sumout => \somaQuatro|Add0~81_sumout\,
	cout => \somaQuatro|Add0~82\);

\somaQuatro|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~85_sumout\ = SUM(( \PC|DOUT\(23) ) + ( GND ) + ( \somaQuatro|Add0~82\ ))
-- \somaQuatro|Add0~86\ = CARRY(( \PC|DOUT\(23) ) + ( GND ) + ( \somaQuatro|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(23),
	cin => \somaQuatro|Add0~82\,
	sumout => \somaQuatro|Add0~85_sumout\,
	cout => \somaQuatro|Add0~86\);

\somaQuatro|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~89_sumout\ = SUM(( \PC|DOUT\(24) ) + ( GND ) + ( \somaQuatro|Add0~86\ ))
-- \somaQuatro|Add0~90\ = CARRY(( \PC|DOUT\(24) ) + ( GND ) + ( \somaQuatro|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(24),
	cin => \somaQuatro|Add0~86\,
	sumout => \somaQuatro|Add0~89_sumout\,
	cout => \somaQuatro|Add0~90\);

\somaQuatro|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~93_sumout\ = SUM(( \PC|DOUT\(25) ) + ( GND ) + ( \somaQuatro|Add0~90\ ))
-- \somaQuatro|Add0~94\ = CARRY(( \PC|DOUT\(25) ) + ( GND ) + ( \somaQuatro|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(25),
	cin => \somaQuatro|Add0~90\,
	sumout => \somaQuatro|Add0~93_sumout\,
	cout => \somaQuatro|Add0~94\);

\somaQuatro|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~97_sumout\ = SUM(( \PC|DOUT\(26) ) + ( GND ) + ( \somaQuatro|Add0~94\ ))
-- \somaQuatro|Add0~98\ = CARRY(( \PC|DOUT\(26) ) + ( GND ) + ( \somaQuatro|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(26),
	cin => \somaQuatro|Add0~94\,
	sumout => \somaQuatro|Add0~97_sumout\,
	cout => \somaQuatro|Add0~98\);

\somaQuatro|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~101_sumout\ = SUM(( \PC|DOUT\(27) ) + ( GND ) + ( \somaQuatro|Add0~98\ ))
-- \somaQuatro|Add0~102\ = CARRY(( \PC|DOUT\(27) ) + ( GND ) + ( \somaQuatro|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(27),
	cin => \somaQuatro|Add0~98\,
	sumout => \somaQuatro|Add0~101_sumout\,
	cout => \somaQuatro|Add0~102\);

\somaQuatro|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~105_sumout\ = SUM(( \PC|DOUT\(28) ) + ( GND ) + ( \somaQuatro|Add0~102\ ))
-- \somaQuatro|Add0~106\ = CARRY(( \PC|DOUT\(28) ) + ( GND ) + ( \somaQuatro|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(28),
	cin => \somaQuatro|Add0~102\,
	sumout => \somaQuatro|Add0~105_sumout\,
	cout => \somaQuatro|Add0~106\);

\somaQuatro|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~109_sumout\ = SUM(( \PC|DOUT\(29) ) + ( GND ) + ( \somaQuatro|Add0~106\ ))
-- \somaQuatro|Add0~110\ = CARRY(( \PC|DOUT\(29) ) + ( GND ) + ( \somaQuatro|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(29),
	cin => \somaQuatro|Add0~106\,
	sumout => \somaQuatro|Add0~109_sumout\,
	cout => \somaQuatro|Add0~110\);

\somaQuatro|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~113_sumout\ = SUM(( \PC|DOUT\(30) ) + ( GND ) + ( \somaQuatro|Add0~110\ ))
-- \somaQuatro|Add0~114\ = CARRY(( \PC|DOUT\(30) ) + ( GND ) + ( \somaQuatro|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(30),
	cin => \somaQuatro|Add0~110\,
	sumout => \somaQuatro|Add0~113_sumout\,
	cout => \somaQuatro|Add0~114\);

\BancoRegistradores|registrador~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~113_sumout\,
	asdata => \MUXUlaRam|saida_MUX[30]~30_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~356_q\);

\BancoRegistradores|registrador~1709\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1709_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~388_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~356_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~324_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~356_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~324_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~388_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1709_combout\);

\BancoRegistradores|registrador~1710\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1710_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~132_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~100_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~68_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~100_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~68_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~132_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1710_combout\);

\BancoRegistradores|registrador~1711\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1711_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~516_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~484_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~452_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~484_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~452_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~516_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1711_combout\);

\BancoRegistradores|registrador~1712\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1712_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~260_q\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~228_q\ ) ) 
-- ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~196_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~228_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~196_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~260_q\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1712_combout\);

\BancoRegistradores|registrador~1713\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1713_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1711_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1712_combout\ ) ) ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~1709_combout\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( 
-- \BancoRegistradores|registrador~1710_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1709_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1710_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1711_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1712_combout\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1713_combout\);

\ULA|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~117_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1691_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[29]~28_combout\ ) + ( \ULA|Add0~114\ ))
-- \ULA|Add0~118\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1691_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[29]~28_combout\ ) + ( \ULA|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1691_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[29]~28_combout\,
	cin => \ULA|Add0~114\,
	sumout => \ULA|Add0~117_sumout\,
	cout => \ULA|Add0~118\);

\ULA|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~121_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1713_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[30]~29_combout\ ) + ( \ULA|Add0~118\ ))
-- \ULA|Add0~122\ = CARRY(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1713_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[30]~29_combout\ ) + ( \ULA|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1713_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[30]~29_combout\,
	cin => \ULA|Add0~118\,
	sumout => \ULA|Add0~121_sumout\,
	cout => \ULA|Add0~122\);

\ULA|saida[30]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[30]~104_combout\ = ( \ULA|saida[30]~103_combout\ ) # ( !\ULA|saida[30]~103_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~125_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~125_sumout\)) # (\ULA|Add0~121_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~121_sumout\,
	datad => \ULA|ALT_INV_Add1~125_sumout\,
	datae => \ULA|ALT_INV_saida[30]~103_combout\,
	combout => \ULA|saida[30]~104_combout\);

\ULA|saida[26]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[26]~116_combout\ = (!\ULA|saida[26]~91_combout\ & ((!\ULA|Equal7~0_combout\) # (!\ULA|Add0~105_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_Add0~105_sumout\,
	datac => \ULA|ALT_INV_saida[26]~91_combout\,
	combout => \ULA|saida[26]~116_combout\);

\ULA|saida[25]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[25]~89_combout\ = ( \ULA|saida[25]~88_combout\ ) # ( !\ULA|saida[25]~88_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~105_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~105_sumout\)) # (\ULA|Add0~101_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~101_sumout\,
	datad => \ULA|ALT_INV_Add1~105_sumout\,
	datae => \ULA|ALT_INV_saida[25]~88_combout\,
	combout => \ULA|saida[25]~89_combout\);

\ULA|saida[20]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[20]~74_combout\ = ( \ULA|saida[20]~73_combout\ ) # ( !\ULA|saida[20]~73_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~85_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~85_sumout\)) # (\ULA|Add0~81_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~81_sumout\,
	datad => \ULA|ALT_INV_Add1~85_sumout\,
	datae => \ULA|ALT_INV_saida[20]~73_combout\,
	combout => \ULA|saida[20]~74_combout\);

\ULA|saida[14]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[14]~117_combout\ = (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[14]~51_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~61_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~61_sumout\,
	datad => \ULA|ALT_INV_saida[14]~51_combout\,
	combout => \ULA|saida[14]~117_combout\);

\ULA|saida[15]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[15]~118_combout\ = (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[15]~54_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~65_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~65_sumout\,
	datad => \ULA|ALT_INV_saida[15]~54_combout\,
	combout => \ULA|saida[15]~118_combout\);

\ULA|Equal8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~8_combout\ = (!\ULA|saida[14]~117_combout\ & (!\ULA|saida[15]~118_combout\ & (!\ULA|saida[14]~52_combout\ & !\ULA|saida[15]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[14]~117_combout\,
	datab => \ULA|ALT_INV_saida[15]~118_combout\,
	datac => \ULA|ALT_INV_saida[14]~52_combout\,
	datad => \ULA|ALT_INV_saida[15]~55_combout\,
	combout => \ULA|Equal8~8_combout\);

\ULA|Equal8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~9_combout\ = ( !\ULA|saida[20]~74_combout\ & ( \ULA|Equal8~8_combout\ & ( (\ULA|saida[26]~116_combout\ & (!\ULA|saida[25]~89_combout\ & ((!\ULA|saida[16]~57_combout\) # (!\ULA|Add1~109_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001110000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[16]~57_combout\,
	datab => \ULA|ALT_INV_Add1~109_sumout\,
	datac => \ULA|ALT_INV_saida[26]~116_combout\,
	datad => \ULA|ALT_INV_saida[25]~89_combout\,
	datae => \ULA|ALT_INV_saida[20]~74_combout\,
	dataf => \ULA|ALT_INV_Equal8~8_combout\,
	combout => \ULA|Equal8~9_combout\);

\seletorBranchSignal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seletorBranchSignal~0_combout\ = ( \ULA|saida[30]~104_combout\ & ( \ULA|Equal8~9_combout\ & ( \UC|Equal8~0_combout\ ) ) ) # ( !\ULA|saida[30]~104_combout\ & ( \ULA|Equal8~9_combout\ & ( (!\ULA|Equal8~11_combout\ & (\UC|Equal8~0_combout\)) # 
-- (\ULA|Equal8~11_combout\ & ((!\ULA|Equal8~7_combout\ & (\UC|Equal8~0_combout\)) # (\ULA|Equal8~7_combout\ & ((\UC|Equal9~0_combout\))))) ) ) ) # ( \ULA|saida[30]~104_combout\ & ( !\ULA|Equal8~9_combout\ & ( \UC|Equal8~0_combout\ ) ) ) # ( 
-- !\ULA|saida[30]~104_combout\ & ( !\ULA|Equal8~9_combout\ & ( \UC|Equal8~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal8~0_combout\,
	datab => \UC|ALT_INV_Equal9~0_combout\,
	datac => \ULA|ALT_INV_Equal8~11_combout\,
	datad => \ULA|ALT_INV_Equal8~7_combout\,
	datae => \ULA|ALT_INV_saida[30]~104_combout\,
	dataf => \ULA|ALT_INV_Equal8~9_combout\,
	combout => \seletorBranchSignal~0_combout\);

\MUXJMPR|saida_MUX[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[22]~22_combout\ = ( \PC|DOUT[18]~0_combout\ & ( \MUXUlaRam|saida_MUX[22]~22_combout\ & ( \ulaUC|selJMPR~combout\ ) ) ) # ( !\PC|DOUT[18]~0_combout\ & ( \MUXUlaRam|saida_MUX[22]~22_combout\ & ( ((!\seletorBranchSignal~0_combout\ & 
-- (\somaQuatro|Add0~81_sumout\)) # (\seletorBranchSignal~0_combout\ & ((\somaSHIFT|Add0~81_sumout\)))) # (\ulaUC|selJMPR~combout\) ) ) ) # ( !\PC|DOUT[18]~0_combout\ & ( !\MUXUlaRam|saida_MUX[22]~22_combout\ & ( (!\ulaUC|selJMPR~combout\ & 
-- ((!\seletorBranchSignal~0_combout\ & (\somaQuatro|Add0~81_sumout\)) # (\seletorBranchSignal~0_combout\ & ((\somaSHIFT|Add0~81_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010000000000000000001110111010111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ulaUC|ALT_INV_selJMPR~combout\,
	datab => \somaQuatro|ALT_INV_Add0~81_sumout\,
	datac => \somaSHIFT|ALT_INV_Add0~81_sumout\,
	datad => \ALT_INV_seletorBranchSignal~0_combout\,
	datae => \PC|ALT_INV_DOUT[18]~0_combout\,
	dataf => \MUXUlaRam|ALT_INV_saida_MUX[22]~22_combout\,
	combout => \MUXJMPR|saida_MUX[22]~22_combout\);

\PC|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(22));

\somaSHIFT|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~85_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~85_sumout\ ) + ( \somaSHIFT|Add0~82\ ))
-- \somaSHIFT|Add0~86\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~85_sumout\ ) + ( \somaSHIFT|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~85_sumout\,
	cin => \somaSHIFT|Add0~82\,
	sumout => \somaSHIFT|Add0~85_sumout\,
	cout => \somaSHIFT|Add0~86\);

\MUXJMPR|saida_MUX[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[23]~23_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[23]~23_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~85_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~85_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~85_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~85_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[23]~23_combout\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[23]~23_combout\);

\PC|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(23));

\somaSHIFT|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~89_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~89_sumout\ ) + ( \somaSHIFT|Add0~86\ ))
-- \somaSHIFT|Add0~90\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~89_sumout\ ) + ( \somaSHIFT|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~89_sumout\,
	cin => \somaSHIFT|Add0~86\,
	sumout => \somaSHIFT|Add0~89_sumout\,
	cout => \somaSHIFT|Add0~90\);

\MUXJMPR|saida_MUX[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[24]~24_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~16_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[24]~24_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~89_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~89_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~89_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~89_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[24]~24_combout\,
	datad => \ROM|ALT_INV_memROM~16_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[24]~24_combout\);

\PC|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(24));

\somaSHIFT|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~93_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~93_sumout\ ) + ( \somaSHIFT|Add0~90\ ))
-- \somaSHIFT|Add0~94\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~93_sumout\ ) + ( \somaSHIFT|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~93_sumout\,
	cin => \somaSHIFT|Add0~90\,
	sumout => \somaSHIFT|Add0~93_sumout\,
	cout => \somaSHIFT|Add0~94\);

\MUXJMPR|saida_MUX[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[25]~25_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~31_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[25]~25_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~93_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~93_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~93_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~93_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[25]~25_combout\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[25]~25_combout\);

\PC|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(25));

\somaSHIFT|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~97_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~97_sumout\ ) + ( \somaSHIFT|Add0~94\ ))
-- \somaSHIFT|Add0~98\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~97_sumout\ ) + ( \somaSHIFT|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~97_sumout\,
	cin => \somaSHIFT|Add0~94\,
	sumout => \somaSHIFT|Add0~97_sumout\,
	cout => \somaSHIFT|Add0~98\);

\MUXJMPR|saida_MUX[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[26]~26_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~15_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[26]~26_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~97_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~97_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~97_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~97_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[26]~26_combout\,
	datad => \ROM|ALT_INV_memROM~15_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[26]~26_combout\);

\PC|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(26));

\somaSHIFT|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~101_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~101_sumout\ ) + ( \somaSHIFT|Add0~98\ ))
-- \somaSHIFT|Add0~102\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~101_sumout\ ) + ( \somaSHIFT|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~101_sumout\,
	cin => \somaSHIFT|Add0~98\,
	sumout => \somaSHIFT|Add0~101_sumout\,
	cout => \somaSHIFT|Add0~102\);

\MUXJMPR|saida_MUX[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[27]~27_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~16_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[27]~27_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~101_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~101_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~101_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~101_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[27]~27_combout\,
	datad => \ROM|ALT_INV_memROM~16_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[27]~27_combout\);

\PC|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(27));

\somaSHIFT|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~105_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~105_sumout\ ) + ( \somaSHIFT|Add0~102\ ))
-- \somaSHIFT|Add0~106\ = CARRY(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~105_sumout\ ) + ( \somaSHIFT|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~105_sumout\,
	cin => \somaSHIFT|Add0~102\,
	sumout => \somaSHIFT|Add0~105_sumout\,
	cout => \somaSHIFT|Add0~106\);

\MUXJMPR|saida_MUX[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[28]~28_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~28_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[28]~28_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~105_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~105_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~105_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~105_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[28]~28_combout\,
	datad => \ROM|ALT_INV_memROM~28_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[28]~28_combout\);

\PC|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(28));

\MUXJMPR|saida_MUX[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[29]~29_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~30_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[29]~29_combout\ ) ) ) # ( 
-- \PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~109_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~109_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~109_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~109_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[29]~29_combout\,
	datad => \ROM|ALT_INV_memROM~30_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[29]~29_combout\);

\PC|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(29));

\BancoRegistradores|registrador~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~109_sumout\,
	asdata => \MUXUlaRam|saida_MUX[29]~29_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~355_q\);

\BancoRegistradores|registrador~1688\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1688_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~483_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~227_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~355_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~99_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~355_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~99_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~483_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~227_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1688_combout\);

\BancoRegistradores|registrador~1689\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1689_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~451_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~195_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~323_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~67_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~323_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~67_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~451_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~195_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1689_combout\);

\BancoRegistradores|registrador~1690\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1690_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~515_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~259_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~387_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~131_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~387_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~131_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~515_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~259_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1690_combout\);

\BancoRegistradores|registrador~1691\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1691_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1690_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1688_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1689_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1688_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1689_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1690_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1691_combout\);

\ULA|saida[29]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[29]~101_combout\ = ( \ULA|saida[29]~100_combout\ ) # ( !\ULA|saida[29]~100_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~121_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~121_sumout\)) # (\ULA|Add0~117_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~117_sumout\,
	datad => \ULA|ALT_INV_Add1~121_sumout\,
	datae => \ULA|ALT_INV_saida[29]~100_combout\,
	combout => \ULA|saida[29]~101_combout\);

\ULA|saida[24]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[24]~86_combout\ = ( \ULA|saida[24]~85_combout\ ) # ( !\ULA|saida[24]~85_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~101_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~101_sumout\)) # (\ULA|Add0~97_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~97_sumout\,
	datad => \ULA|ALT_INV_Add1~101_sumout\,
	datae => \ULA|ALT_INV_saida[24]~85_combout\,
	combout => \ULA|saida[24]~86_combout\);

\ULA|saida[10]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[10]~109_combout\ = (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[10]~39_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~45_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~45_sumout\,
	datad => \ULA|ALT_INV_saida[10]~39_combout\,
	combout => \ULA|saida[10]~109_combout\);

\ULA|saida[11]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[11]~110_combout\ = (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[11]~42_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~49_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~49_sumout\,
	datad => \ULA|ALT_INV_saida[11]~42_combout\,
	combout => \ULA|saida[11]~110_combout\);

\ULA|saida[12]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[12]~111_combout\ = (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[12]~45_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~53_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~53_sumout\,
	datad => \ULA|ALT_INV_saida[12]~45_combout\,
	combout => \ULA|saida[12]~111_combout\);

\ULA|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~0_combout\ = ( !\ULA|saida[10]~40_combout\ & ( !\ULA|saida[11]~43_combout\ & ( (!\ULA|saida[10]~109_combout\ & (!\ULA|saida[11]~110_combout\ & (!\ULA|saida[12]~111_combout\ & !\ULA|saida[12]~46_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[10]~109_combout\,
	datab => \ULA|ALT_INV_saida[11]~110_combout\,
	datac => \ULA|ALT_INV_saida[12]~111_combout\,
	datad => \ULA|ALT_INV_saida[12]~46_combout\,
	datae => \ULA|ALT_INV_saida[10]~40_combout\,
	dataf => \ULA|ALT_INV_saida[11]~43_combout\,
	combout => \ULA|Equal8~0_combout\);

\ULA|saida[19]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[19]~112_combout\ = (!\ULA|saida[19]~70_combout\ & ((!\ULA|Equal7~0_combout\) # (!\ULA|Add0~77_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_Add0~77_sumout\,
	datac => \ULA|ALT_INV_saida[19]~70_combout\,
	combout => \ULA|saida[19]~112_combout\);

\ULA|saida[18]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[18]~68_combout\ = ( \ULA|saida[18]~67_combout\ ) # ( !\ULA|saida[18]~67_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~77_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~77_sumout\)) # (\ULA|Add0~73_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~73_sumout\,
	datad => \ULA|ALT_INV_Add1~77_sumout\,
	datae => \ULA|ALT_INV_saida[18]~67_combout\,
	combout => \ULA|saida[18]~68_combout\);

\ULA|saida[9]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[9]~123_combout\ = ( \MUXRegImed|saida_MUX[9]~9_combout\ & ( ((!\ULA|saida[8]~5_combout\ & (!\ULA|saida[4]~6_combout\ & \ULA|saida[9]~36_combout\))) # (\ULA|saida[3]~8_combout\) ) ) # ( !\MUXRegImed|saida_MUX[9]~9_combout\ & ( 
-- (!\ULA|saida[8]~5_combout\ & (!\ULA|saida[4]~6_combout\ & \ULA|saida[9]~36_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010001111111100001000000010000000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_saida[9]~36_combout\,
	datad => \ULA|ALT_INV_saida[3]~8_combout\,
	datae => \MUXRegImed|ALT_INV_saida_MUX[9]~9_combout\,
	combout => \ULA|saida[9]~123_combout\);

\ULA|saida[9]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[9]~38_combout\ = ( \ULA|Add0~37_sumout\ & ( \ULA|saida[9]~123_combout\ ) ) # ( !\ULA|Add0~37_sumout\ & ( \ULA|saida[9]~123_combout\ ) ) # ( \ULA|Add0~37_sumout\ & ( !\ULA|saida[9]~123_combout\ & ( ((!\ULA|saida[8]~5_combout\ & 
-- (\ULA|saida[4]~6_combout\ & \ULA|Add1~41_sumout\))) # (\ULA|saida[4]~3_combout\) ) ) ) # ( !\ULA|Add0~37_sumout\ & ( !\ULA|saida[9]~123_combout\ & ( (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~41_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~41_sumout\,
	datad => \ULA|ALT_INV_saida[4]~3_combout\,
	datae => \ULA|ALT_INV_Add0~37_sumout\,
	dataf => \ULA|ALT_INV_saida[9]~123_combout\,
	combout => \ULA|saida[9]~38_combout\);

\ULA|saida[8]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[8]~113_combout\ = (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[8]~33_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~37_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~37_sumout\,
	datad => \ULA|ALT_INV_saida[8]~33_combout\,
	combout => \ULA|saida[8]~113_combout\);

\ULA|saida[3]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[3]~20_combout\ = ( \ULA|saida[3]~19_combout\ ) # ( !\ULA|saida[3]~19_combout\ & ( (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~7_combout\ & ((\ULA|Add1~17_sumout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~7_combout\ & 
-- \ULA|Add1~17_sumout\)) # (\ULA|Add0~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~7_combout\,
	datac => \ULA|ALT_INV_Add0~13_sumout\,
	datad => \ULA|ALT_INV_Add1~17_sumout\,
	datae => \ULA|ALT_INV_saida[3]~19_combout\,
	combout => \ULA|saida[3]~20_combout\);

\ULA|saida[7]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[7]~32_combout\ = ( \ULA|saida[7]~31_combout\ ) # ( !\ULA|saida[7]~31_combout\ & ( (!\ULA|saida[4]~3_combout\ & (\ULA|saida[3]~7_combout\ & ((\ULA|Add1~33_sumout\)))) # (\ULA|saida[4]~3_combout\ & (((\ULA|saida[3]~7_combout\ & 
-- \ULA|Add1~33_sumout\)) # (\ULA|Add0~29_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~3_combout\,
	datab => \ULA|ALT_INV_saida[3]~7_combout\,
	datac => \ULA|ALT_INV_Add0~29_sumout\,
	datad => \ULA|ALT_INV_Add1~33_sumout\,
	datae => \ULA|ALT_INV_saida[7]~31_combout\,
	combout => \ULA|saida[7]~32_combout\);

\ULA|Equal8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~1_combout\ = (!\ULA|saida[8]~113_combout\ & (!\ULA|saida[8]~34_combout\ & (!\ULA|saida[3]~20_combout\ & !\ULA|saida[7]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~113_combout\,
	datab => \ULA|ALT_INV_saida[8]~34_combout\,
	datac => \ULA|ALT_INV_saida[3]~20_combout\,
	datad => \ULA|ALT_INV_saida[7]~32_combout\,
	combout => \ULA|Equal8~1_combout\);

\ULA|Equal8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~2_combout\ = ( !\ULA|saida[9]~38_combout\ & ( \ULA|Equal8~1_combout\ & ( (\ULA|saida[19]~112_combout\ & (!\ULA|saida[18]~68_combout\ & ((!\ULA|saida[16]~57_combout\) # (!\ULA|Add1~81_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001110000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[16]~57_combout\,
	datab => \ULA|ALT_INV_Add1~81_sumout\,
	datac => \ULA|ALT_INV_saida[19]~112_combout\,
	datad => \ULA|ALT_INV_saida[18]~68_combout\,
	datae => \ULA|ALT_INV_saida[9]~38_combout\,
	dataf => \ULA|ALT_INV_Equal8~1_combout\,
	combout => \ULA|Equal8~2_combout\);

\somaSHIFT|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaSHIFT|Add0~117_sumout\ = SUM(( (!\PC|DOUT\(7) & (!\PC|DOUT\(6) & \ROM|memROM~26_combout\)) ) + ( \somaQuatro|Add0~117_sumout\ ) + ( \somaSHIFT|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datad => \ROM|ALT_INV_memROM~26_combout\,
	dataf => \somaQuatro|ALT_INV_Add0~117_sumout\,
	cin => \somaSHIFT|Add0~114\,
	sumout => \somaSHIFT|Add0~117_sumout\);

\BancoRegistradores|registrador~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~229_q\);

\BancoRegistradores|registrador~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~261_q\);

\BancoRegistradores|registrador~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~197_q\);

\BancoRegistradores|registrador~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~101_q\);

\BancoRegistradores|registrador~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~133_q\);

\BancoRegistradores|registrador~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~69_q\);

\BancoRegistradores|registrador~2264\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2264_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~133_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~69_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~101_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~101_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~133_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~69_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2264_combout\);

\BancoRegistradores|registrador~1735\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1735_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2264_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2264_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~229_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2264_combout\ & ( (\BancoRegistradores|registrador~261_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2264_combout\ & ( (\BancoRegistradores|registrador~197_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~229_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~261_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~197_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2264_combout\,
	combout => \BancoRegistradores|registrador~1735_combout\);

\BancoRegistradores|registrador~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~485_q\);

\BancoRegistradores|registrador~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~517_q\);

\BancoRegistradores|registrador~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~453_q\);

\BancoRegistradores|registrador~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~389_q\);

\BancoRegistradores|registrador~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~325_q\);

\BancoRegistradores|registrador~2268\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2268_combout\ = ( \ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) ) ) # ( \ROM|memROM~16_combout\ 
-- & ( !\ROM|memROM~31_combout\ & ( (\BancoRegistradores|registrador~389_q\ & !\ROM|memROM~17_combout\) ) ) ) # ( !\ROM|memROM~16_combout\ & ( !\ROM|memROM~31_combout\ & ( (!\ROM|memROM~17_combout\ & ((\BancoRegistradores|registrador~325_q\))) # 
-- (\ROM|memROM~17_combout\ & (\BancoRegistradores|registrador~357_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~357_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~389_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~325_q\,
	datad => \ROM|ALT_INV_memROM~17_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2268_combout\);

\BancoRegistradores|registrador~1739\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1739_combout\ = ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2268_combout\ & ( !\ROM|memROM~31_combout\ ) ) ) # ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~2268_combout\ & ( 
-- (!\ROM|memROM~31_combout\) # (\BancoRegistradores|registrador~485_q\) ) ) ) # ( \ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2268_combout\ & ( (\BancoRegistradores|registrador~517_q\ & \ROM|memROM~31_combout\) ) ) ) # ( 
-- !\ROM|memROM~16_combout\ & ( !\BancoRegistradores|registrador~2268_combout\ & ( (\BancoRegistradores|registrador~453_q\ & \ROM|memROM~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001111111111010101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~485_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~517_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~453_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2268_combout\,
	combout => \BancoRegistradores|registrador~1739_combout\);

\BancoRegistradores|registrador~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~741_q\);

\BancoRegistradores|registrador~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~805_q\);

\BancoRegistradores|registrador~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~773_q\);

\BancoRegistradores|registrador~2272\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2272_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2272_combout\);

\BancoRegistradores|registrador~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~709_q\);

\BancoRegistradores|registrador~1743\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1743_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2272_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2272_combout\ & 
-- ((\BancoRegistradores|registrador~709_q\))) # (\BancoRegistradores|registrador~2272_combout\ & (\BancoRegistradores|registrador~741_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2272_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2272_combout\ & ((\BancoRegistradores|registrador~773_q\))) # (\BancoRegistradores|registrador~2272_combout\ & 
-- (\BancoRegistradores|registrador~805_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~741_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~805_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~773_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2272_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~709_q\,
	combout => \BancoRegistradores|registrador~1743_combout\);

\BancoRegistradores|registrador~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~997_q\);

\BancoRegistradores|registrador~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1061_q\);

\BancoRegistradores|registrador~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~1029_q\);

\BancoRegistradores|registrador~2276\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~2276_combout\ = ( \ROM|memROM~31_combout\ & ( \ROM|memROM~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM|ALT_INV_memROM~17_combout\,
	dataf => \ROM|ALT_INV_memROM~31_combout\,
	combout => \BancoRegistradores|registrador~2276_combout\);

\BancoRegistradores|registrador~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~2290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~965_q\);

\BancoRegistradores|registrador~1747\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1747_combout\ = ( !\ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & (((\BancoRegistradores|registrador~2276_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2276_combout\ & 
-- ((\BancoRegistradores|registrador~965_q\))) # (\BancoRegistradores|registrador~2276_combout\ & (\BancoRegistradores|registrador~997_q\))))) ) ) # ( \ROM|memROM~16_combout\ & ( ((!\ROM|memROM~31_combout\ & 
-- (((\BancoRegistradores|registrador~2276_combout\)))) # (\ROM|memROM~31_combout\ & ((!\BancoRegistradores|registrador~2276_combout\ & ((\BancoRegistradores|registrador~1029_q\))) # (\BancoRegistradores|registrador~2276_combout\ & 
-- (\BancoRegistradores|registrador~1061_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~997_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~1061_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~1029_q\,
	datad => \ROM|ALT_INV_memROM~31_combout\,
	datae => \ROM|ALT_INV_memROM~16_combout\,
	dataf => \BancoRegistradores|ALT_INV_registrador~2276_combout\,
	datag => \BancoRegistradores|ALT_INV_registrador~965_q\,
	combout => \BancoRegistradores|registrador~1747_combout\);

\BancoRegistradores|registrador~1751\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1751_combout\ = ( \ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1747_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( \ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1743_combout\ ) ) ) # ( \ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( \BancoRegistradores|registrador~1739_combout\ ) ) ) # ( !\ROM|memROM~15_combout\ & ( !\ROM|memROM~16_combout\ & ( 
-- \BancoRegistradores|registrador~1735_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1735_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1739_combout\,
	datac => \BancoRegistradores|ALT_INV_registrador~1743_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1747_combout\,
	datae => \ROM|ALT_INV_memROM~15_combout\,
	dataf => \ROM|ALT_INV_memROM~16_combout\,
	combout => \BancoRegistradores|registrador~1751_combout\);

\MUXRegImed|saida_MUX[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXRegImed|saida_MUX[31]~31_combout\ = (!\UC|palavraControle[7]~3_combout\ & (!\BancoRegistradores|Equal0~0_combout\ & ((\BancoRegistradores|registrador~1734_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (((\ROM|memROM~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datac => \ROM|ALT_INV_memROM~27_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1734_combout\,
	combout => \MUXRegImed|saida_MUX[31]~31_combout\);

\ULA|saida[31]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[31]~105_combout\ = ( \ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[31]~31_combout\ & ( (!\BancoRegistradores|Equal1~0_combout\ & (\BancoRegistradores|registrador~1751_combout\ & \ULA|saida[4]~10_combout\)) ) ) ) # ( 
-- !\ULA|saida[4]~11_combout\ & ( \MUXRegImed|saida_MUX[31]~31_combout\ & ( (!\ULA|saida[4]~10_combout\ & (((!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1751_combout\)) # (\ULA|Equal0~0_combout\))) # (\ULA|saida[4]~10_combout\ & 
-- (((!\BancoRegistradores|registrador~1751_combout\)) # (\BancoRegistradores|Equal1~0_combout\))) ) ) ) # ( !\ULA|saida[4]~11_combout\ & ( !\MUXRegImed|saida_MUX[31]~31_combout\ & ( !\ULA|saida[4]~10_combout\ $ 
-- (((!\BancoRegistradores|registrador~1751_combout\) # (\BancoRegistradores|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000000000000000000101111110111010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1751_combout\,
	datac => \ULA|ALT_INV_Equal0~0_combout\,
	datad => \ULA|ALT_INV_saida[4]~10_combout\,
	datae => \ULA|ALT_INV_saida[4]~11_combout\,
	dataf => \MUXRegImed|ALT_INV_saida_MUX[31]~31_combout\,
	combout => \ULA|saida[31]~105_combout\);

\ULA|saida[31]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[31]~106_combout\ = ( \ULA|saida[31]~105_combout\ & ( (!\ULA|saida[16]~60_combout\) # ((\MUXRegImed|saida_MUX[15]~15_combout\ & \ULA|saida[16]~58_combout\)) ) ) # ( !\ULA|saida[31]~105_combout\ & ( (\MUXRegImed|saida_MUX[15]~15_combout\ & 
-- \ULA|saida[16]~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegImed|ALT_INV_saida_MUX[15]~15_combout\,
	datac => \ULA|ALT_INV_saida[16]~58_combout\,
	datad => \ULA|ALT_INV_saida[16]~60_combout\,
	dataf => \ULA|ALT_INV_saida[31]~105_combout\,
	combout => \ULA|saida[31]~106_combout\);

\MUXUlaRam|saida_MUX[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXUlaRam|saida_MUX[31]~31_combout\ = ( \ULA|Add0~125_sumout\ & ( \ULA|saida[31]~106_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( !\ULA|Add0~125_sumout\ & ( \ULA|saida[31]~106_combout\ & ( !\UC|Equal10~0_combout\ ) ) ) # ( \ULA|Add0~125_sumout\ & ( 
-- !\ULA|saida[31]~106_combout\ & ( (!\UC|Equal10~0_combout\ & (((\ULA|Add1~1_sumout\ & \ULA|saida[16]~57_combout\)) # (\ULA|Equal7~0_combout\))) ) ) ) # ( !\ULA|Add0~125_sumout\ & ( !\ULA|saida[31]~106_combout\ & ( (!\UC|Equal10~0_combout\ & 
-- (\ULA|Add1~1_sumout\ & \ULA|saida[16]~57_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010001000100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal10~0_combout\,
	datab => \ULA|ALT_INV_Equal7~0_combout\,
	datac => \ULA|ALT_INV_Add1~1_sumout\,
	datad => \ULA|ALT_INV_saida[16]~57_combout\,
	datae => \ULA|ALT_INV_Add0~125_sumout\,
	dataf => \ULA|ALT_INV_saida[31]~106_combout\,
	combout => \MUXUlaRam|saida_MUX[31]~31_combout\);

\MUXJMPR|saida_MUX[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[31]~31_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~7_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[31]~31_combout\ ) ) ) # ( \PC|DOUT[18]~1_combout\ 
-- & ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~117_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~117_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~117_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~117_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[31]~31_combout\,
	datad => \ROM|ALT_INV_memROM~7_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[31]~31_combout\);

\PC|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(31));

\somaQuatro|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~117_sumout\ = SUM(( \PC|DOUT\(31) ) + ( GND ) + ( \somaQuatro|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(31),
	cin => \somaQuatro|Add0~114\,
	sumout => \somaQuatro|Add0~117_sumout\);

\BancoRegistradores|registrador~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \somaQuatro|Add0~117_sumout\,
	asdata => \MUXUlaRam|saida_MUX[31]~31_combout\,
	sload => \UC|Equal12~0_combout\,
	ena => \BancoRegistradores|registrador~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoRegistradores|registrador~357_q\);

\BancoRegistradores|registrador~1731\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1731_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~485_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~229_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~357_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~101_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~357_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~101_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~485_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~229_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1731_combout\);

\BancoRegistradores|registrador~1732\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1732_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~453_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~197_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~325_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~69_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~325_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~69_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~453_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~197_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1732_combout\);

\BancoRegistradores|registrador~1733\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1733_combout\ = ( \ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~517_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( \ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~261_q\ ) ) 
-- ) # ( \ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~389_q\ ) ) ) # ( !\ROM|memROM~21_combout\ & ( !\ROM|memROM~22_combout\ & ( \BancoRegistradores|registrador~133_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~389_q\,
	datab => \BancoRegistradores|ALT_INV_registrador~133_q\,
	datac => \BancoRegistradores|ALT_INV_registrador~517_q\,
	datad => \BancoRegistradores|ALT_INV_registrador~261_q\,
	datae => \ROM|ALT_INV_memROM~21_combout\,
	dataf => \ROM|ALT_INV_memROM~22_combout\,
	combout => \BancoRegistradores|registrador~1733_combout\);

\BancoRegistradores|registrador~1734\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|registrador~1734_combout\ = ( !\ROM|memROM~23_combout\ & ( \ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1733_combout\ ) ) ) # ( \ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( 
-- \BancoRegistradores|registrador~1731_combout\ ) ) ) # ( !\ROM|memROM~23_combout\ & ( !\ROM|memROM~24_combout\ & ( \BancoRegistradores|registrador~1732_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_registrador~1731_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1732_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1733_combout\,
	datae => \ROM|ALT_INV_memROM~23_combout\,
	dataf => \ROM|ALT_INV_memROM~24_combout\,
	combout => \BancoRegistradores|registrador~1734_combout\);

\BancoRegistradores|saidaA[31]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \BancoRegistradores|saidaA[31]~30_combout\ = (!\BancoRegistradores|Equal1~0_combout\ & \BancoRegistradores|registrador~1751_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ALT_INV_Equal1~0_combout\,
	datab => \BancoRegistradores|ALT_INV_registrador~1751_combout\,
	combout => \BancoRegistradores|saidaA[31]~30_combout\);

\ULA|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~125_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|Equal0~0_combout\ & \BancoRegistradores|registrador~1734_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[31]~30_combout\ ) + ( \ULA|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1734_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[31]~30_combout\,
	cin => \ULA|Add0~122\,
	sumout => \ULA|Add0~125_sumout\);

\ULA|saida[31]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[31]~107_combout\ = ( \ULA|saida[31]~106_combout\ ) # ( !\ULA|saida[31]~106_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|Add1~1_sumout\ & (\ULA|saida[16]~57_combout\))) # (\ULA|Equal7~0_combout\ & (((\ULA|Add1~1_sumout\ & 
-- \ULA|saida[16]~57_combout\)) # (\ULA|Add0~125_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111111111111111111100000011010101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_Add1~1_sumout\,
	datac => \ULA|ALT_INV_saida[16]~57_combout\,
	datad => \ULA|ALT_INV_Add0~125_sumout\,
	datae => \ULA|ALT_INV_saida[31]~106_combout\,
	combout => \ULA|saida[31]~107_combout\);

\ULA|saida[21]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[21]~77_combout\ = ( \ULA|saida[21]~76_combout\ ) # ( !\ULA|saida[21]~76_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~89_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~89_sumout\)) # (\ULA|Add0~85_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~85_sumout\,
	datad => \ULA|ALT_INV_Add1~89_sumout\,
	datae => \ULA|ALT_INV_saida[21]~76_combout\,
	combout => \ULA|saida[21]~77_combout\);

\ULA|Equal8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~4_combout\ = ( !\ULA|saida[0]~1_combout\ & ( !\ULA|saida[21]~77_combout\ & ( ((!\ULA|saidaSignal~1_combout\ & ((!\ULA|Add1~1_sumout\) # (!\ULA|saidaSignal~0_combout\)))) # (\ULA|saida[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100110011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Add1~1_sumout\,
	datab => \ULA|ALT_INV_saida[0]~0_combout\,
	datac => \ULA|ALT_INV_saidaSignal~0_combout\,
	datad => \ULA|ALT_INV_saidaSignal~1_combout\,
	datae => \ULA|ALT_INV_saida[0]~1_combout\,
	dataf => \ULA|ALT_INV_saida[21]~77_combout\,
	combout => \ULA|Equal8~4_combout\);

\ULA|Equal8~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~11_combout\ = ( !\ULA|saida[31]~107_combout\ & ( \ULA|Equal8~4_combout\ & ( (!\ULA|saida[29]~101_combout\ & (!\ULA|saida[24]~86_combout\ & (\ULA|Equal8~0_combout\ & \ULA|Equal8~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[29]~101_combout\,
	datab => \ULA|ALT_INV_saida[24]~86_combout\,
	datac => \ULA|ALT_INV_Equal8~0_combout\,
	datad => \ULA|ALT_INV_Equal8~2_combout\,
	datae => \ULA|ALT_INV_saida[31]~107_combout\,
	dataf => \ULA|ALT_INV_Equal8~4_combout\,
	combout => \ULA|Equal8~11_combout\);

\ULA|saida[13]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[13]~120_combout\ = ( \MUXRegImed|saida_MUX[13]~13_combout\ & ( ((!\ULA|saida[8]~5_combout\ & (!\ULA|saida[4]~6_combout\ & \ULA|saida[13]~48_combout\))) # (\ULA|saida[3]~8_combout\) ) ) # ( !\MUXRegImed|saida_MUX[13]~13_combout\ & ( 
-- (!\ULA|saida[8]~5_combout\ & (!\ULA|saida[4]~6_combout\ & \ULA|saida[13]~48_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010001111111100001000000010000000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_saida[13]~48_combout\,
	datad => \ULA|ALT_INV_saida[3]~8_combout\,
	datae => \MUXRegImed|ALT_INV_saida_MUX[13]~13_combout\,
	combout => \ULA|saida[13]~120_combout\);

\ULA|saida[13]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[13]~50_combout\ = ( \ULA|Add0~53_sumout\ & ( \ULA|saida[13]~120_combout\ ) ) # ( !\ULA|Add0~53_sumout\ & ( \ULA|saida[13]~120_combout\ ) ) # ( \ULA|Add0~53_sumout\ & ( !\ULA|saida[13]~120_combout\ & ( ((!\ULA|saida[8]~5_combout\ & 
-- (\ULA|saida[4]~6_combout\ & \ULA|Add1~57_sumout\))) # (\ULA|saida[4]~3_combout\) ) ) ) # ( !\ULA|Add0~53_sumout\ & ( !\ULA|saida[13]~120_combout\ & ( (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~57_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~57_sumout\,
	datad => \ULA|ALT_INV_saida[4]~3_combout\,
	datae => \ULA|ALT_INV_Add0~53_sumout\,
	dataf => \ULA|ALT_INV_saida[13]~120_combout\,
	combout => \ULA|saida[13]~50_combout\);

\ULA|Equal8~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~12_combout\ = ( !\ULA|saida[13]~50_combout\ & ( \ULA|Equal8~5_combout\ & ( (!\ULA|saida[23]~83_combout\ & (!\ULA|saida[22]~80_combout\ & (!\ULA|saida[17]~65_combout\ & !\ULA|saida[16]~62_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[23]~83_combout\,
	datab => \ULA|ALT_INV_saida[22]~80_combout\,
	datac => \ULA|ALT_INV_saida[17]~65_combout\,
	datad => \ULA|ALT_INV_saida[16]~62_combout\,
	datae => \ULA|ALT_INV_saida[13]~50_combout\,
	dataf => \ULA|ALT_INV_Equal8~5_combout\,
	combout => \ULA|Equal8~12_combout\);

\ULA|saida[26]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[26]~92_combout\ = ( \ULA|saida[26]~91_combout\ ) # ( !\ULA|saida[26]~91_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~109_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~109_sumout\)) # (\ULA|Add0~105_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~105_sumout\,
	datad => \ULA|ALT_INV_Add1~109_sumout\,
	datae => \ULA|ALT_INV_saida[26]~91_combout\,
	combout => \ULA|saida[26]~92_combout\);

\ULA|saida[25]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[25]~119_combout\ = (!\ULA|saida[25]~88_combout\ & ((!\ULA|Equal7~0_combout\) # (!\ULA|Add0~101_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_Add0~101_sumout\,
	datac => \ULA|ALT_INV_saida[25]~88_combout\,
	combout => \ULA|saida[25]~119_combout\);

\ULA|saida[14]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[14]~121_combout\ = ( \MUXRegImed|saida_MUX[14]~14_combout\ & ( ((!\ULA|saida[8]~5_combout\ & (!\ULA|saida[4]~6_combout\ & \ULA|saida[14]~51_combout\))) # (\ULA|saida[3]~8_combout\) ) ) # ( !\MUXRegImed|saida_MUX[14]~14_combout\ & ( 
-- (!\ULA|saida[8]~5_combout\ & (!\ULA|saida[4]~6_combout\ & \ULA|saida[14]~51_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010001111111100001000000010000000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_saida[14]~51_combout\,
	datad => \ULA|ALT_INV_saida[3]~8_combout\,
	datae => \MUXRegImed|ALT_INV_saida_MUX[14]~14_combout\,
	combout => \ULA|saida[14]~121_combout\);

\ULA|saida[14]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[14]~53_combout\ = ( \ULA|Add0~57_sumout\ & ( \ULA|saida[14]~121_combout\ ) ) # ( !\ULA|Add0~57_sumout\ & ( \ULA|saida[14]~121_combout\ ) ) # ( \ULA|Add0~57_sumout\ & ( !\ULA|saida[14]~121_combout\ & ( ((!\ULA|saida[8]~5_combout\ & 
-- (\ULA|saida[4]~6_combout\ & \ULA|Add1~61_sumout\))) # (\ULA|saida[4]~3_combout\) ) ) ) # ( !\ULA|Add0~57_sumout\ & ( !\ULA|saida[14]~121_combout\ & ( (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~61_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~61_sumout\,
	datad => \ULA|ALT_INV_saida[4]~3_combout\,
	datae => \ULA|ALT_INV_Add0~57_sumout\,
	dataf => \ULA|ALT_INV_saida[14]~121_combout\,
	combout => \ULA|saida[14]~53_combout\);

\ULA|saida[15]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[15]~122_combout\ = ( \MUXRegImed|saida_MUX[15]~15_combout\ & ( ((!\ULA|saida[8]~5_combout\ & (!\ULA|saida[4]~6_combout\ & \ULA|saida[15]~54_combout\))) # (\ULA|saida[3]~8_combout\) ) ) # ( !\MUXRegImed|saida_MUX[15]~15_combout\ & ( 
-- (!\ULA|saida[8]~5_combout\ & (!\ULA|saida[4]~6_combout\ & \ULA|saida[15]~54_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010001111111100001000000010000000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_saida[15]~54_combout\,
	datad => \ULA|ALT_INV_saida[3]~8_combout\,
	datae => \MUXRegImed|ALT_INV_saida_MUX[15]~15_combout\,
	combout => \ULA|saida[15]~122_combout\);

\ULA|saida[15]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[15]~56_combout\ = ( \ULA|Add0~61_sumout\ & ( \ULA|saida[15]~122_combout\ ) ) # ( !\ULA|Add0~61_sumout\ & ( \ULA|saida[15]~122_combout\ ) ) # ( \ULA|Add0~61_sumout\ & ( !\ULA|saida[15]~122_combout\ & ( ((!\ULA|saida[8]~5_combout\ & 
-- (\ULA|saida[4]~6_combout\ & \ULA|Add1~65_sumout\))) # (\ULA|saida[4]~3_combout\) ) ) ) # ( !\ULA|Add0~61_sumout\ & ( !\ULA|saida[15]~122_combout\ & ( (!\ULA|saida[8]~5_combout\ & (\ULA|saida[4]~6_combout\ & \ULA|Add1~65_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~65_sumout\,
	datad => \ULA|ALT_INV_saida[4]~3_combout\,
	datae => \ULA|ALT_INV_Add0~61_sumout\,
	dataf => \ULA|ALT_INV_saida[15]~122_combout\,
	combout => \ULA|saida[15]~56_combout\);

\ULA|Equal8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~13_combout\ = ( !\ULA|saida[14]~53_combout\ & ( !\ULA|saida[15]~56_combout\ & ( (\ULA|saida[25]~119_combout\ & (!\ULA|saida[20]~74_combout\ & ((!\ULA|saida[16]~57_combout\) # (!\ULA|Add1~105_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[16]~57_combout\,
	datab => \ULA|ALT_INV_Add1~105_sumout\,
	datac => \ULA|ALT_INV_saida[25]~119_combout\,
	datad => \ULA|ALT_INV_saida[20]~74_combout\,
	datae => \ULA|ALT_INV_saida[14]~53_combout\,
	dataf => \ULA|ALT_INV_saida[15]~56_combout\,
	combout => \ULA|Equal8~13_combout\);

\ULA|Equal8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~14_combout\ = ( !\ULA|saida[26]~92_combout\ & ( \ULA|Equal8~13_combout\ & ( (!\ULA|saida[28]~98_combout\ & (!\ULA|saida[27]~95_combout\ & (\ULA|Equal8~12_combout\ & !\ULA|saida[30]~104_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[28]~98_combout\,
	datab => \ULA|ALT_INV_saida[27]~95_combout\,
	datac => \ULA|ALT_INV_Equal8~12_combout\,
	datad => \ULA|ALT_INV_saida[30]~104_combout\,
	datae => \ULA|ALT_INV_saida[26]~92_combout\,
	dataf => \ULA|ALT_INV_Equal8~13_combout\,
	combout => \ULA|Equal8~14_combout\);

\PC|DOUT[18]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|DOUT[18]~1_combout\ = ( \ULA|Equal8~14_combout\ & ( \PC|DOUT[18]~0_combout\ & ( !\ulaUC|selJMPR~combout\ ) ) ) # ( !\ULA|Equal8~14_combout\ & ( \PC|DOUT[18]~0_combout\ & ( !\ulaUC|selJMPR~combout\ ) ) ) # ( \ULA|Equal8~14_combout\ & ( 
-- !\PC|DOUT[18]~0_combout\ & ( (!\ulaUC|selJMPR~combout\ & ((!\ULA|Equal8~11_combout\ & (\UC|Equal8~0_combout\)) # (\ULA|Equal8~11_combout\ & ((\UC|Equal9~0_combout\))))) ) ) ) # ( !\ULA|Equal8~14_combout\ & ( !\PC|DOUT[18]~0_combout\ & ( 
-- (\UC|Equal8~0_combout\ & !\ulaUC|selJMPR~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000000110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal8~0_combout\,
	datab => \ulaUC|ALT_INV_selJMPR~combout\,
	datac => \UC|ALT_INV_Equal9~0_combout\,
	datad => \ULA|ALT_INV_Equal8~11_combout\,
	datae => \ULA|ALT_INV_Equal8~14_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~0_combout\,
	combout => \PC|DOUT[18]~1_combout\);

\MUXJMPR|saida_MUX[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[2]~0_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~18_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[2]~0_combout\ ) ) ) # ( \PC|DOUT[18]~1_combout\ & 
-- ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~1_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~1_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~1_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[2]~0_combout\,
	datad => \ROM|ALT_INV_memROM~18_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[2]~0_combout\);

\PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(2));

\somaQuatro|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~5_sumout\ = SUM(( \PC|DOUT\(3) ) + ( GND ) + ( \somaQuatro|Add0~2\ ))
-- \somaQuatro|Add0~6\ = CARRY(( \PC|DOUT\(3) ) + ( GND ) + ( \somaQuatro|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(3),
	cin => \somaQuatro|Add0~2\,
	sumout => \somaQuatro|Add0~5_sumout\,
	cout => \somaQuatro|Add0~6\);

\MUXJMPR|saida_MUX[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[3]~1_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~13_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[3]~1_combout\ ) ) ) # ( \PC|DOUT[18]~1_combout\ & 
-- ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~5_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~5_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~5_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[3]~1_combout\,
	datad => \ROM|ALT_INV_memROM~13_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[3]~1_combout\);

\PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(3));

\somaQuatro|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~9_sumout\ = SUM(( \PC|DOUT\(4) ) + ( GND ) + ( \somaQuatro|Add0~6\ ))
-- \somaQuatro|Add0~10\ = CARRY(( \PC|DOUT\(4) ) + ( GND ) + ( \somaQuatro|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(4),
	cin => \somaQuatro|Add0~6\,
	sumout => \somaQuatro|Add0~9_sumout\,
	cout => \somaQuatro|Add0~10\);

\MUXJMPR|saida_MUX[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[4]~2_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~25_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[4]~2_combout\ ) ) ) # ( \PC|DOUT[18]~1_combout\ & 
-- ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~9_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~9_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~9_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[4]~2_combout\,
	datad => \ROM|ALT_INV_memROM~25_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[4]~2_combout\);

\PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(4));

\somaQuatro|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~13_sumout\ = SUM(( \PC|DOUT\(5) ) + ( GND ) + ( \somaQuatro|Add0~10\ ))
-- \somaQuatro|Add0~14\ = CARRY(( \PC|DOUT\(5) ) + ( GND ) + ( \somaQuatro|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(5),
	cin => \somaQuatro|Add0~10\,
	sumout => \somaQuatro|Add0~13_sumout\,
	cout => \somaQuatro|Add0~14\);

\MUXJMPR|saida_MUX[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[5]~3_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~0_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[5]~3_combout\ ) ) ) # ( \PC|DOUT[18]~1_combout\ & ( 
-- !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~13_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~13_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~13_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[5]~3_combout\,
	datad => \ROM|ALT_INV_memROM~0_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[5]~3_combout\);

\PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(5));

\somaQuatro|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \somaQuatro|Add0~21_sumout\ = SUM(( \PC|DOUT\(6) ) + ( GND ) + ( \somaQuatro|Add0~14\ ))
-- \somaQuatro|Add0~22\ = CARRY(( \PC|DOUT\(6) ) + ( GND ) + ( \somaQuatro|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(6),
	cin => \somaQuatro|Add0~14\,
	sumout => \somaQuatro|Add0~21_sumout\,
	cout => \somaQuatro|Add0~22\);

\MUXJMPR|saida_MUX[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[6]~5_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~5_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[6]~5_combout\ ) ) ) # ( \PC|DOUT[18]~1_combout\ & ( 
-- !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~17_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~21_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~17_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[6]~5_combout\,
	datad => \ROM|ALT_INV_memROM~5_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[6]~5_combout\);

\PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(6));

\MUXJMPR|saida_MUX[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUXJMPR|saida_MUX[7]~4_combout\ = ( \PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \ROM|memROM~14_combout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( \PC|DOUT[18]~2_combout\ & ( \MUXUlaRam|saida_MUX[7]~4_combout\ ) ) ) # ( \PC|DOUT[18]~1_combout\ & 
-- ( !\PC|DOUT[18]~2_combout\ & ( \somaSHIFT|Add0~21_sumout\ ) ) ) # ( !\PC|DOUT[18]~1_combout\ & ( !\PC|DOUT[18]~2_combout\ & ( \somaQuatro|Add0~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somaQuatro|ALT_INV_Add0~17_sumout\,
	datab => \somaSHIFT|ALT_INV_Add0~21_sumout\,
	datac => \MUXUlaRam|ALT_INV_saida_MUX[7]~4_combout\,
	datad => \ROM|ALT_INV_memROM~14_combout\,
	datae => \PC|ALT_INV_DOUT[18]~1_combout\,
	dataf => \PC|ALT_INV_DOUT[18]~2_combout\,
	combout => \MUXJMPR|saida_MUX[7]~4_combout\);

\PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \MUXJMPR|saida_MUX[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(7));

\ROM|memROM~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM|memROM~1_combout\ = (!\PC|DOUT\(7) & !\PC|DOUT\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	combout => \ROM|memROM~1_combout\);

\UC|palavraControle[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|palavraControle[7]~3_combout\ = ( \ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( (!\ROM|memROM~1_combout\ & (((!\ROM|memROM~7_combout\ & \ROM|memROM~8_combout\)))) # (\ROM|memROM~1_combout\ & ((!\ROM|memROM~6_combout\ & (\ROM|memROM~7_combout\ 
-- & \ROM|memROM~8_combout\)) # (\ROM|memROM~6_combout\ & (!\ROM|memROM~7_combout\)))) ) ) ) # ( !\ROM|memROM~9_combout\ & ( \ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & ((!\ROM|memROM~1_combout\ & ((\ROM|memROM~8_combout\))) # 
-- (\ROM|memROM~1_combout\ & ((!\ROM|memROM~6_combout\) # (!\ROM|memROM~8_combout\))))) ) ) ) # ( \ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (\ROM|memROM~8_combout\ & ((!\ROM|memROM~1_combout\ & ((!\ROM|memROM~7_combout\))) # 
-- (\ROM|memROM~1_combout\ & (!\ROM|memROM~6_combout\ & \ROM|memROM~7_combout\)))) ) ) ) # ( !\ROM|memROM~9_combout\ & ( !\ROM|memROM~10_combout\ & ( (!\ROM|memROM~7_combout\ & (\ROM|memROM~8_combout\ & ((!\ROM|memROM~1_combout\) # 
-- (!\ROM|memROM~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100000000000001010010001010000111000000001000010110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|ALT_INV_memROM~1_combout\,
	datab => \ROM|ALT_INV_memROM~6_combout\,
	datac => \ROM|ALT_INV_memROM~7_combout\,
	datad => \ROM|ALT_INV_memROM~8_combout\,
	datae => \ROM|ALT_INV_memROM~9_combout\,
	dataf => \ROM|ALT_INV_memROM~10_combout\,
	combout => \UC|palavraControle[7]~3_combout\);

\ULA|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add1~1_sumout\ = SUM(( (!\UC|palavraControle[7]~3_combout\ & (((!\BancoRegistradores|registrador~1734_combout\) # (\BancoRegistradores|Equal0~0_combout\)))) # (\UC|palavraControle[7]~3_combout\ & (!\ROM|memROM~27_combout\)) ) + ( 
-- \BancoRegistradores|saidaA[31]~30_combout\ ) + ( \ULA|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_palavraControle[7]~3_combout\,
	datab => \ROM|ALT_INV_memROM~27_combout\,
	datac => \BancoRegistradores|ALT_INV_Equal0~0_combout\,
	datad => \BancoRegistradores|ALT_INV_registrador~1734_combout\,
	dataf => \BancoRegistradores|ALT_INV_saidaA[31]~30_combout\,
	cin => \ULA|Add1~126\,
	sumout => \ULA|Add1~1_sumout\);

\ULA|saida[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[0]~2_combout\ = ( \ULA|saida[0]~1_combout\ ) # ( !\ULA|saida[0]~1_combout\ & ( (!\ULA|saida[0]~0_combout\ & (((\ULA|Add1~1_sumout\ & \ULA|saidaSignal~0_combout\)) # (\ULA|saidaSignal~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100111111111111111100000100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Add1~1_sumout\,
	datab => \ULA|ALT_INV_saida[0]~0_combout\,
	datac => \ULA|ALT_INV_saidaSignal~0_combout\,
	datad => \ULA|ALT_INV_saidaSignal~1_combout\,
	datae => \ULA|ALT_INV_saida[0]~1_combout\,
	combout => \ULA|saida[0]~2_combout\);

\ULA|saida[5]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[5]~26_combout\ = ( \ULA|saida[5]~25_combout\ ) # ( !\ULA|saida[5]~25_combout\ & ( (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[5]~24_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010111111111111111100000010100010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~25_sumout\,
	datad => \ULA|ALT_INV_saida[5]~24_combout\,
	datae => \ULA|ALT_INV_saida[5]~25_combout\,
	combout => \ULA|saida[5]~26_combout\);

\ULA|saida[8]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[8]~35_combout\ = ( \ULA|saida[8]~34_combout\ ) # ( !\ULA|saida[8]~34_combout\ & ( (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[8]~33_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010111111111111111100000010100010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~37_sumout\,
	datad => \ULA|ALT_INV_saida[8]~33_combout\,
	datae => \ULA|ALT_INV_saida[8]~34_combout\,
	combout => \ULA|saida[8]~35_combout\);

\ULA|saida[10]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[10]~41_combout\ = ( \ULA|saida[10]~40_combout\ ) # ( !\ULA|saida[10]~40_combout\ & ( (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[10]~39_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010111111111111111100000010100010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~45_sumout\,
	datad => \ULA|ALT_INV_saida[10]~39_combout\,
	datae => \ULA|ALT_INV_saida[10]~40_combout\,
	combout => \ULA|saida[10]~41_combout\);

\ULA|saida[11]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[11]~44_combout\ = ( \ULA|saida[11]~43_combout\ ) # ( !\ULA|saida[11]~43_combout\ & ( (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[11]~42_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010111111111111111100000010100010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~49_sumout\,
	datad => \ULA|ALT_INV_saida[11]~42_combout\,
	datae => \ULA|ALT_INV_saida[11]~43_combout\,
	combout => \ULA|saida[11]~44_combout\);

\ULA|saida[12]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[12]~47_combout\ = ( \ULA|saida[12]~46_combout\ ) # ( !\ULA|saida[12]~46_combout\ & ( (!\ULA|saida[8]~5_combout\ & ((!\ULA|saida[4]~6_combout\ & ((\ULA|saida[12]~45_combout\))) # (\ULA|saida[4]~6_combout\ & (\ULA|Add1~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010111111111111111100000010100010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[8]~5_combout\,
	datab => \ULA|ALT_INV_saida[4]~6_combout\,
	datac => \ULA|ALT_INV_Add1~53_sumout\,
	datad => \ULA|ALT_INV_saida[12]~45_combout\,
	datae => \ULA|ALT_INV_saida[12]~46_combout\,
	combout => \ULA|saida[12]~47_combout\);

\ULA|saida[19]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[19]~71_combout\ = ( \ULA|saida[19]~70_combout\ ) # ( !\ULA|saida[19]~70_combout\ & ( (!\ULA|Equal7~0_combout\ & (\ULA|saida[16]~57_combout\ & ((\ULA|Add1~81_sumout\)))) # (\ULA|Equal7~0_combout\ & (((\ULA|saida[16]~57_combout\ & 
-- \ULA|Add1~81_sumout\)) # (\ULA|Add0~77_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_saida[16]~57_combout\,
	datac => \ULA|ALT_INV_Add0~77_sumout\,
	datad => \ULA|ALT_INV_Add1~81_sumout\,
	datae => \ULA|ALT_INV_saida[19]~70_combout\,
	combout => \ULA|saida[19]~71_combout\);

\ULA|saida[29]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[29]~108_combout\ = (!\ULA|saida[29]~100_combout\ & ((!\ULA|Equal7~0_combout\) # (!\ULA|Add0~117_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal7~0_combout\,
	datab => \ULA|ALT_INV_Add0~117_sumout\,
	datac => \ULA|ALT_INV_saida[29]~100_combout\,
	combout => \ULA|saida[29]~108_combout\);

\ULA|Equal8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~3_combout\ = ( \ULA|Equal8~0_combout\ & ( \ULA|Equal8~2_combout\ & ( (\ULA|saida[29]~108_combout\ & (!\ULA|saida[24]~86_combout\ & ((!\ULA|saida[16]~57_combout\) # (!\ULA|Add1~121_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[16]~57_combout\,
	datab => \ULA|ALT_INV_Add1~121_sumout\,
	datac => \ULA|ALT_INV_saida[29]~108_combout\,
	datad => \ULA|ALT_INV_saida[24]~86_combout\,
	datae => \ULA|ALT_INV_Equal8~0_combout\,
	dataf => \ULA|ALT_INV_Equal8~2_combout\,
	combout => \ULA|Equal8~3_combout\);

\ULA|Equal8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal8~10_combout\ = ( !\ULA|saida[30]~104_combout\ & ( \ULA|Equal8~9_combout\ & ( (\ULA|Equal8~3_combout\ & (!\ULA|saida[31]~107_combout\ & (\ULA|Equal8~4_combout\ & \ULA|Equal8~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Equal8~3_combout\,
	datab => \ULA|ALT_INV_saida[31]~107_combout\,
	datac => \ULA|ALT_INV_Equal8~4_combout\,
	datad => \ULA|ALT_INV_Equal8~7_combout\,
	datae => \ULA|ALT_INV_saida[30]~104_combout\,
	dataf => \ULA|ALT_INV_Equal8~9_combout\,
	combout => \ULA|Equal8~10_combout\);

ww_ULAout(0) <= \ULAout[0]~output_o\;

ww_ULAout(1) <= \ULAout[1]~output_o\;

ww_ULAout(2) <= \ULAout[2]~output_o\;

ww_ULAout(3) <= \ULAout[3]~output_o\;

ww_ULAout(4) <= \ULAout[4]~output_o\;

ww_ULAout(5) <= \ULAout[5]~output_o\;

ww_ULAout(6) <= \ULAout[6]~output_o\;

ww_ULAout(7) <= \ULAout[7]~output_o\;

ww_ULAout(8) <= \ULAout[8]~output_o\;

ww_ULAout(9) <= \ULAout[9]~output_o\;

ww_ULAout(10) <= \ULAout[10]~output_o\;

ww_ULAout(11) <= \ULAout[11]~output_o\;

ww_ULAout(12) <= \ULAout[12]~output_o\;

ww_ULAout(13) <= \ULAout[13]~output_o\;

ww_ULAout(14) <= \ULAout[14]~output_o\;

ww_ULAout(15) <= \ULAout[15]~output_o\;

ww_ULAout(16) <= \ULAout[16]~output_o\;

ww_ULAout(17) <= \ULAout[17]~output_o\;

ww_ULAout(18) <= \ULAout[18]~output_o\;

ww_ULAout(19) <= \ULAout[19]~output_o\;

ww_ULAout(20) <= \ULAout[20]~output_o\;

ww_ULAout(21) <= \ULAout[21]~output_o\;

ww_ULAout(22) <= \ULAout[22]~output_o\;

ww_ULAout(23) <= \ULAout[23]~output_o\;

ww_ULAout(24) <= \ULAout[24]~output_o\;

ww_ULAout(25) <= \ULAout[25]~output_o\;

ww_ULAout(26) <= \ULAout[26]~output_o\;

ww_ULAout(27) <= \ULAout[27]~output_o\;

ww_ULAout(28) <= \ULAout[28]~output_o\;

ww_ULAout(29) <= \ULAout[29]~output_o\;

ww_ULAout(30) <= \ULAout[30]~output_o\;

ww_ULAout(31) <= \ULAout[31]~output_o\;

ww_PCout(0) <= \PCout[0]~output_o\;

ww_PCout(1) <= \PCout[1]~output_o\;

ww_PCout(2) <= \PCout[2]~output_o\;

ww_PCout(3) <= \PCout[3]~output_o\;

ww_PCout(4) <= \PCout[4]~output_o\;

ww_PCout(5) <= \PCout[5]~output_o\;

ww_PCout(6) <= \PCout[6]~output_o\;

ww_PCout(7) <= \PCout[7]~output_o\;

ww_PCout(8) <= \PCout[8]~output_o\;

ww_PCout(9) <= \PCout[9]~output_o\;

ww_PCout(10) <= \PCout[10]~output_o\;

ww_PCout(11) <= \PCout[11]~output_o\;

ww_PCout(12) <= \PCout[12]~output_o\;

ww_PCout(13) <= \PCout[13]~output_o\;

ww_PCout(14) <= \PCout[14]~output_o\;

ww_PCout(15) <= \PCout[15]~output_o\;

ww_PCout(16) <= \PCout[16]~output_o\;

ww_PCout(17) <= \PCout[17]~output_o\;

ww_PCout(18) <= \PCout[18]~output_o\;

ww_PCout(19) <= \PCout[19]~output_o\;

ww_PCout(20) <= \PCout[20]~output_o\;

ww_PCout(21) <= \PCout[21]~output_o\;

ww_PCout(22) <= \PCout[22]~output_o\;

ww_PCout(23) <= \PCout[23]~output_o\;

ww_PCout(24) <= \PCout[24]~output_o\;

ww_PCout(25) <= \PCout[25]~output_o\;

ww_PCout(26) <= \PCout[26]~output_o\;

ww_PCout(27) <= \PCout[27]~output_o\;

ww_PCout(28) <= \PCout[28]~output_o\;

ww_PCout(29) <= \PCout[29]~output_o\;

ww_PCout(30) <= \PCout[30]~output_o\;

ww_PCout(31) <= \PCout[31]~output_o\;

ww_MuxBEQout(0) <= \MuxBEQout[0]~output_o\;

ww_MuxBEQout(1) <= \MuxBEQout[1]~output_o\;

ww_MuxBEQout(2) <= \MuxBEQout[2]~output_o\;

ww_MuxBEQout(3) <= \MuxBEQout[3]~output_o\;

ww_MuxBEQout(4) <= \MuxBEQout[4]~output_o\;

ww_MuxBEQout(5) <= \MuxBEQout[5]~output_o\;

ww_MuxBEQout(6) <= \MuxBEQout[6]~output_o\;

ww_MuxBEQout(7) <= \MuxBEQout[7]~output_o\;

ww_MuxBEQout(8) <= \MuxBEQout[8]~output_o\;

ww_MuxBEQout(9) <= \MuxBEQout[9]~output_o\;

ww_MuxBEQout(10) <= \MuxBEQout[10]~output_o\;

ww_MuxBEQout(11) <= \MuxBEQout[11]~output_o\;

ww_MuxBEQout(12) <= \MuxBEQout[12]~output_o\;

ww_MuxBEQout(13) <= \MuxBEQout[13]~output_o\;

ww_MuxBEQout(14) <= \MuxBEQout[14]~output_o\;

ww_MuxBEQout(15) <= \MuxBEQout[15]~output_o\;

ww_MuxBEQout(16) <= \MuxBEQout[16]~output_o\;

ww_MuxBEQout(17) <= \MuxBEQout[17]~output_o\;

ww_MuxBEQout(18) <= \MuxBEQout[18]~output_o\;

ww_MuxBEQout(19) <= \MuxBEQout[19]~output_o\;

ww_MuxBEQout(20) <= \MuxBEQout[20]~output_o\;

ww_MuxBEQout(21) <= \MuxBEQout[21]~output_o\;

ww_MuxBEQout(22) <= \MuxBEQout[22]~output_o\;

ww_MuxBEQout(23) <= \MuxBEQout[23]~output_o\;

ww_MuxBEQout(24) <= \MuxBEQout[24]~output_o\;

ww_MuxBEQout(25) <= \MuxBEQout[25]~output_o\;

ww_MuxBEQout(26) <= \MuxBEQout[26]~output_o\;

ww_MuxBEQout(27) <= \MuxBEQout[27]~output_o\;

ww_MuxBEQout(28) <= \MuxBEQout[28]~output_o\;

ww_MuxBEQout(29) <= \MuxBEQout[29]~output_o\;

ww_MuxBEQout(30) <= \MuxBEQout[30]~output_o\;

ww_MuxBEQout(31) <= \MuxBEQout[31]~output_o\;

ww_flagZeroOut <= \flagZeroOut~output_o\;

ww_BEQOut <= \BEQOut~output_o\;

ww_andOut <= \andOut~output_o\;

ww_UlaAout(0) <= \UlaAout[0]~output_o\;

ww_UlaAout(1) <= \UlaAout[1]~output_o\;

ww_UlaAout(2) <= \UlaAout[2]~output_o\;

ww_UlaAout(3) <= \UlaAout[3]~output_o\;

ww_UlaAout(4) <= \UlaAout[4]~output_o\;

ww_UlaAout(5) <= \UlaAout[5]~output_o\;

ww_UlaAout(6) <= \UlaAout[6]~output_o\;

ww_UlaAout(7) <= \UlaAout[7]~output_o\;

ww_UlaAout(8) <= \UlaAout[8]~output_o\;

ww_UlaAout(9) <= \UlaAout[9]~output_o\;

ww_UlaAout(10) <= \UlaAout[10]~output_o\;

ww_UlaAout(11) <= \UlaAout[11]~output_o\;

ww_UlaAout(12) <= \UlaAout[12]~output_o\;

ww_UlaAout(13) <= \UlaAout[13]~output_o\;

ww_UlaAout(14) <= \UlaAout[14]~output_o\;

ww_UlaAout(15) <= \UlaAout[15]~output_o\;

ww_UlaAout(16) <= \UlaAout[16]~output_o\;

ww_UlaAout(17) <= \UlaAout[17]~output_o\;

ww_UlaAout(18) <= \UlaAout[18]~output_o\;

ww_UlaAout(19) <= \UlaAout[19]~output_o\;

ww_UlaAout(20) <= \UlaAout[20]~output_o\;

ww_UlaAout(21) <= \UlaAout[21]~output_o\;

ww_UlaAout(22) <= \UlaAout[22]~output_o\;

ww_UlaAout(23) <= \UlaAout[23]~output_o\;

ww_UlaAout(24) <= \UlaAout[24]~output_o\;

ww_UlaAout(25) <= \UlaAout[25]~output_o\;

ww_UlaAout(26) <= \UlaAout[26]~output_o\;

ww_UlaAout(27) <= \UlaAout[27]~output_o\;

ww_UlaAout(28) <= \UlaAout[28]~output_o\;

ww_UlaAout(29) <= \UlaAout[29]~output_o\;

ww_UlaAout(30) <= \UlaAout[30]~output_o\;

ww_UlaAout(31) <= \UlaAout[31]~output_o\;

ww_UlaBOut(0) <= \UlaBOut[0]~output_o\;

ww_UlaBOut(1) <= \UlaBOut[1]~output_o\;

ww_UlaBOut(2) <= \UlaBOut[2]~output_o\;

ww_UlaBOut(3) <= \UlaBOut[3]~output_o\;

ww_UlaBOut(4) <= \UlaBOut[4]~output_o\;

ww_UlaBOut(5) <= \UlaBOut[5]~output_o\;

ww_UlaBOut(6) <= \UlaBOut[6]~output_o\;

ww_UlaBOut(7) <= \UlaBOut[7]~output_o\;

ww_UlaBOut(8) <= \UlaBOut[8]~output_o\;

ww_UlaBOut(9) <= \UlaBOut[9]~output_o\;

ww_UlaBOut(10) <= \UlaBOut[10]~output_o\;

ww_UlaBOut(11) <= \UlaBOut[11]~output_o\;

ww_UlaBOut(12) <= \UlaBOut[12]~output_o\;

ww_UlaBOut(13) <= \UlaBOut[13]~output_o\;

ww_UlaBOut(14) <= \UlaBOut[14]~output_o\;

ww_UlaBOut(15) <= \UlaBOut[15]~output_o\;

ww_UlaBOut(16) <= \UlaBOut[16]~output_o\;

ww_UlaBOut(17) <= \UlaBOut[17]~output_o\;

ww_UlaBOut(18) <= \UlaBOut[18]~output_o\;

ww_UlaBOut(19) <= \UlaBOut[19]~output_o\;

ww_UlaBOut(20) <= \UlaBOut[20]~output_o\;

ww_UlaBOut(21) <= \UlaBOut[21]~output_o\;

ww_UlaBOut(22) <= \UlaBOut[22]~output_o\;

ww_UlaBOut(23) <= \UlaBOut[23]~output_o\;

ww_UlaBOut(24) <= \UlaBOut[24]~output_o\;

ww_UlaBOut(25) <= \UlaBOut[25]~output_o\;

ww_UlaBOut(26) <= \UlaBOut[26]~output_o\;

ww_UlaBOut(27) <= \UlaBOut[27]~output_o\;

ww_UlaBOut(28) <= \UlaBOut[28]~output_o\;

ww_UlaBOut(29) <= \UlaBOut[29]~output_o\;

ww_UlaBOut(30) <= \UlaBOut[30]~output_o\;

ww_UlaBOut(31) <= \UlaBOut[31]~output_o\;
END structure;


