# Carbon Chip

This is an open-source RISC-V core written in Chisel.

## Usage

To elaborate the design and emit Verilog code, use
```
make verilog
```
The Verilog code will be placed at `out/CarbonChip.v`.

To build the simulation executable (generated by Verilator), use
```
make sim
```
The executable will be placed at `out/sim/VCarbonChip`.

To run all regression tests, use
```
make tests
```
The intermediate files will be placed inside `out/tests/`.
