module part3(SW, KEY, HEX0, HEX1)
  input [1:0] SW;
  input KEY[0];
  output [6:0] HEX0, HEX1;
  wire reg [7:0] Q;

  binary_7seg h0(Q[3:0], HEX0);
  binary_7seg h1(Q[7:4], HEX1);

  tff tff0(SW[1], KEY[0], SW[0], Q[0]);
  tff tff1((SW[1] & Q[0]), KEY[0], SW[0], Q[1]);
  tff tff2((SW[1] & Q[1]), KEY[0], SW[0], Q[2]);
  tff tff3((SW[1] & Q[2]), KEY[0], SW[0], Q[3]);
  tff tff4((SW[1] & Q[3]), KEY[0], SW[0], Q[4]);
  tff tff5((SW[1] & Q[4]), KEY[0], SW[0], Q[5]);
  tff tff6((SW[1] & Q[5]), KEY[0], SW[0], Q[6]);
  tff tff7((SW[1] & Q[6]), KEY[0], SW[0], Q[7]);

endmodule

module tff (T, Clk, reset, Q);
  input T, Clk, reset;
  output reg Q;
  always @(posedge Clk)
  begin
    if (reset == 0)
      Q <= 1'b0;
    else
      Q <= T;
  end
endmodule

module binary_7seg ( C, Display);
   input [3:0] C;
   output reg [6:0] Display;
   always @(C)
   case(C)
      4'h0:
        Display = 7'b0000001;
      4'h1:
        Display = 7'b1001111;
      4'h2:
        Display = 7'b0010010;
      4'h3:
        Display = 7'b0000110;
      4'h4:
        Display = 7'b1001100;
      4'h5:
        Display = 7'b0100100;
      4'h6:
        Display = 7'b0100000;
      4'h7:
        Display = 7'b0001111;
      4'h8:
        Display = 7'b0000000;
      4'h9:
        Display = 7'b0001100;
      4'hA:
        Display = 7'b0001000;
      4'hB:
        Display = 7'b1100000;
      4'hC:
        Display = 7'b1110010;
      4'hD:
        Display = 7'b1000010;
      4'hE:
        Display = 7'b0110000;
      4'hF:
        Display = 7'b0111000;
      default:
        Display = 7'b1111111;
   endcase
endmodule // binary_7seg
