
proj14_working_with_queues.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e20  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08005fc0  08005fc0  00015fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006160  08006160  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006160  08006160  00016160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006168  08006168  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006168  08006168  00016168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800616c  0800616c  0001616c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006170  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a18  20000074  080061e4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a8c  080061e4  00024a8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017582  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000320e  00000000  00000000  00037626  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001460  00000000  00000000  0003a838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001338  00000000  00000000  0003bc98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000046c0  00000000  00000000  0003cfd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015940  00000000  00000000  00041690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000999d2  00000000  00000000  00056fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f09a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005db0  00000000  00000000  000f09f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005fa8 	.word	0x08005fa8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08005fa8 	.word	0x08005fa8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af02      	add	r7, sp, #8


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058a:	f000 fb5b 	bl	8000c44 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 800058e:	f000 f8b9 	bl	8000704 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000592:	f000 f93f 	bl	8000814 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000596:	f000 f913 	bl	80007c0 <MX_USART2_UART_Init>


 yearQueue = xQueueCreate(5, sizeof(int32_t));
 800059a:	2200      	movs	r2, #0
 800059c:	2104      	movs	r1, #4
 800059e:	2005      	movs	r0, #5
 80005a0:	f002 fa9c 	bl	8002adc <xQueueGenericCreate>
 80005a4:	4603      	mov	r3, r0
 80005a6:	4a0e      	ldr	r2, [pc, #56]	; (80005e0 <main+0x5c>)
 80005a8:	6013      	str	r3, [r2, #0]

 xTaskCreate(SenderTask,
 80005aa:	4b0e      	ldr	r3, [pc, #56]	; (80005e4 <main+0x60>)
 80005ac:	9301      	str	r3, [sp, #4]
 80005ae:	2301      	movs	r3, #1
 80005b0:	9300      	str	r3, [sp, #0]
 80005b2:	2300      	movs	r3, #0
 80005b4:	2264      	movs	r2, #100	; 0x64
 80005b6:	490c      	ldr	r1, [pc, #48]	; (80005e8 <main+0x64>)
 80005b8:	480c      	ldr	r0, [pc, #48]	; (80005ec <main+0x68>)
 80005ba:	f002 ff32 	bl	8003422 <xTaskCreate>
			 100,
			 NULL,
			 1,
			 &sender_handle);

 xTaskCreate(ReceiverTask,
 80005be:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <main+0x6c>)
 80005c0:	9301      	str	r3, [sp, #4]
 80005c2:	2302      	movs	r3, #2
 80005c4:	9300      	str	r3, [sp, #0]
 80005c6:	2300      	movs	r3, #0
 80005c8:	2264      	movs	r2, #100	; 0x64
 80005ca:	490a      	ldr	r1, [pc, #40]	; (80005f4 <main+0x70>)
 80005cc:	480a      	ldr	r0, [pc, #40]	; (80005f8 <main+0x74>)
 80005ce:	f002 ff28 	bl	8003422 <xTaskCreate>
			 100,
			 NULL,
			 2,
			 &receiver_handle);

  vTaskStartScheduler();
 80005d2:	f003 f86b 	bl	80036ac <vTaskStartScheduler>
 80005d6:	2300      	movs	r3, #0


}
 80005d8:	4618      	mov	r0, r3
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	200000dc 	.word	0x200000dc
 80005e4:	200000d4 	.word	0x200000d4
 80005e8:	08005fc0 	.word	0x08005fc0
 80005ec:	080005fd 	.word	0x080005fd
 80005f0:	200000d8 	.word	0x200000d8
 80005f4:	08005fcc 	.word	0x08005fcc
 80005f8:	08000675 	.word	0x08000675

080005fc <SenderTask>:


void SenderTask(void* pvParameters) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b086      	sub	sp, #24
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
	int32_t value_to_send = 2050;
 8000604:	f640 0302 	movw	r3, #2050	; 0x802
 8000608:	60fb      	str	r3, [r7, #12]
	BaseType_t qStatus;

	while(1) {
		qStatus = xQueueSend(yearQueue, &value_to_send, 0);
 800060a:	4b16      	ldr	r3, [pc, #88]	; (8000664 <SenderTask+0x68>)
 800060c:	6818      	ldr	r0, [r3, #0]
 800060e:	f107 010c 	add.w	r1, r7, #12
 8000612:	2300      	movs	r3, #0
 8000614:	2200      	movs	r2, #0
 8000616:	f002 fabf 	bl	8002b98 <xQueueGenericSend>
 800061a:	6138      	str	r0, [r7, #16]
		printf("pdPASS == qStatus: %i, pdTRUE == qStatus: %i", (qStatus == pdPASS), (qStatus == pdTRUE));
 800061c:	693b      	ldr	r3, [r7, #16]
 800061e:	2b01      	cmp	r3, #1
 8000620:	bf0c      	ite	eq
 8000622:	2301      	moveq	r3, #1
 8000624:	2300      	movne	r3, #0
 8000626:	b2db      	uxtb	r3, r3
 8000628:	4619      	mov	r1, r3
 800062a:	693b      	ldr	r3, [r7, #16]
 800062c:	2b01      	cmp	r3, #1
 800062e:	bf0c      	ite	eq
 8000630:	2301      	moveq	r3, #1
 8000632:	2300      	movne	r3, #0
 8000634:	b2db      	uxtb	r3, r3
 8000636:	461a      	mov	r2, r3
 8000638:	480b      	ldr	r0, [pc, #44]	; (8000668 <SenderTask+0x6c>)
 800063a:	f004 fd27 	bl	800508c <iprintf>
		if (qStatus != pdPASS) {
 800063e:	693b      	ldr	r3, [r7, #16]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d003      	beq.n	800064c <SenderTask+0x50>
			printf("Error: Data could not be sent \t qStatus = %li \r\n", qStatus);
 8000644:	6939      	ldr	r1, [r7, #16]
 8000646:	4809      	ldr	r0, [pc, #36]	; (800066c <SenderTask+0x70>)
 8000648:	f004 fd20 	bl	800508c <iprintf>
		}

		for (int i = 0; i < 100000; i++) {}
 800064c:	2300      	movs	r3, #0
 800064e:	617b      	str	r3, [r7, #20]
 8000650:	e002      	b.n	8000658 <SenderTask+0x5c>
 8000652:	697b      	ldr	r3, [r7, #20]
 8000654:	3301      	adds	r3, #1
 8000656:	617b      	str	r3, [r7, #20]
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	4a05      	ldr	r2, [pc, #20]	; (8000670 <SenderTask+0x74>)
 800065c:	4293      	cmp	r3, r2
 800065e:	ddf8      	ble.n	8000652 <SenderTask+0x56>
		qStatus = xQueueSend(yearQueue, &value_to_send, 0);
 8000660:	e7d3      	b.n	800060a <SenderTask+0xe>
 8000662:	bf00      	nop
 8000664:	200000dc 	.word	0x200000dc
 8000668:	08005fdc 	.word	0x08005fdc
 800066c:	0800600c 	.word	0x0800600c
 8000670:	0001869f 	.word	0x0001869f

08000674 <ReceiverTask>:
	}
}


void ReceiverTask(void* pvParameters) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
	int32_t valueReceived;
	BaseType_t qStatus;
	const TickType_t waitTime = pdMS_TO_TICKS(100); // 100ms wait time
 800067c:	2364      	movs	r3, #100	; 0x64
 800067e:	617b      	str	r3, [r7, #20]

	while(1) {
		qStatus = xQueueReceive(yearQueue, &valueReceived, waitTime);
 8000680:	4b13      	ldr	r3, [pc, #76]	; (80006d0 <ReceiverTask+0x5c>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f107 010c 	add.w	r1, r7, #12
 8000688:	697a      	ldr	r2, [r7, #20]
 800068a:	4618      	mov	r0, r3
 800068c:	f002 fc1e 	bl	8002ecc <xQueueReceive>
 8000690:	6138      	str	r0, [r7, #16]
		printf("pdPASS == qStatus: %i, pdTRUE == qStatus: %i", (qStatus == pdPASS), (qStatus == pdTRUE));
 8000692:	693b      	ldr	r3, [r7, #16]
 8000694:	2b01      	cmp	r3, #1
 8000696:	bf0c      	ite	eq
 8000698:	2301      	moveq	r3, #1
 800069a:	2300      	movne	r3, #0
 800069c:	b2db      	uxtb	r3, r3
 800069e:	4619      	mov	r1, r3
 80006a0:	693b      	ldr	r3, [r7, #16]
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	bf0c      	ite	eq
 80006a6:	2301      	moveq	r3, #1
 80006a8:	2300      	movne	r3, #0
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	461a      	mov	r2, r3
 80006ae:	4809      	ldr	r0, [pc, #36]	; (80006d4 <ReceiverTask+0x60>)
 80006b0:	f004 fcec 	bl	800508c <iprintf>

		if (qStatus == pdPASS) {
 80006b4:	693b      	ldr	r3, [r7, #16]
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d105      	bne.n	80006c6 <ReceiverTask+0x52>
			printf("The value received is: %li \r\n", valueReceived);
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	4619      	mov	r1, r3
 80006be:	4806      	ldr	r0, [pc, #24]	; (80006d8 <ReceiverTask+0x64>)
 80006c0:	f004 fce4 	bl	800508c <iprintf>
 80006c4:	e7dc      	b.n	8000680 <ReceiverTask+0xc>
		}
		else {
			printf("Error: Data could not be received \t qStatus = %li \r\n", qStatus);
 80006c6:	6939      	ldr	r1, [r7, #16]
 80006c8:	4804      	ldr	r0, [pc, #16]	; (80006dc <ReceiverTask+0x68>)
 80006ca:	f004 fcdf 	bl	800508c <iprintf>
		qStatus = xQueueReceive(yearQueue, &valueReceived, waitTime);
 80006ce:	e7d7      	b.n	8000680 <ReceiverTask+0xc>
 80006d0:	200000dc 	.word	0x200000dc
 80006d4:	08005fdc 	.word	0x08005fdc
 80006d8:	08006040 	.word	0x08006040
 80006dc:	08006060 	.word	0x08006060

080006e0 <__io_putchar>:
		}
	}
}


int __io_putchar(int ch){
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80006e8:	1d39      	adds	r1, r7, #4
 80006ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006ee:	2201      	movs	r2, #1
 80006f0:	4803      	ldr	r0, [pc, #12]	; (8000700 <__io_putchar+0x20>)
 80006f2:	f001 fca6 	bl	8002042 <HAL_UART_Transmit>
	return ch;
 80006f6:	687b      	ldr	r3, [r7, #4]
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	3708      	adds	r7, #8
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	20000090 	.word	0x20000090

08000704 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b094      	sub	sp, #80	; 0x50
 8000708:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070a:	f107 0320 	add.w	r3, r7, #32
 800070e:	2230      	movs	r2, #48	; 0x30
 8000710:	2100      	movs	r1, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f004 fcb2 	bl	800507c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000718:	f107 030c 	add.w	r3, r7, #12
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	605a      	str	r2, [r3, #4]
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	60da      	str	r2, [r3, #12]
 8000726:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000728:	2300      	movs	r3, #0
 800072a:	60bb      	str	r3, [r7, #8]
 800072c:	4b22      	ldr	r3, [pc, #136]	; (80007b8 <SystemClock_Config+0xb4>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000730:	4a21      	ldr	r2, [pc, #132]	; (80007b8 <SystemClock_Config+0xb4>)
 8000732:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000736:	6413      	str	r3, [r2, #64]	; 0x40
 8000738:	4b1f      	ldr	r3, [pc, #124]	; (80007b8 <SystemClock_Config+0xb4>)
 800073a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800073c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000740:	60bb      	str	r3, [r7, #8]
 8000742:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000744:	2300      	movs	r3, #0
 8000746:	607b      	str	r3, [r7, #4]
 8000748:	4b1c      	ldr	r3, [pc, #112]	; (80007bc <SystemClock_Config+0xb8>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a1b      	ldr	r2, [pc, #108]	; (80007bc <SystemClock_Config+0xb8>)
 800074e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000752:	6013      	str	r3, [r2, #0]
 8000754:	4b19      	ldr	r3, [pc, #100]	; (80007bc <SystemClock_Config+0xb8>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800075c:	607b      	str	r3, [r7, #4]
 800075e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000760:	2302      	movs	r3, #2
 8000762:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000764:	2301      	movs	r3, #1
 8000766:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000768:	2310      	movs	r3, #16
 800076a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800076c:	2300      	movs	r3, #0
 800076e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000770:	f107 0320 	add.w	r3, r7, #32
 8000774:	4618      	mov	r0, r3
 8000776:	f000 fd0d 	bl	8001194 <HAL_RCC_OscConfig>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000780:	f000 f874 	bl	800086c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000784:	230f      	movs	r3, #15
 8000786:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000788:	2300      	movs	r3, #0
 800078a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000798:	f107 030c 	add.w	r3, r7, #12
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f000 ff70 	bl	8001684 <HAL_RCC_ClockConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80007aa:	f000 f85f 	bl	800086c <Error_Handler>
  }
}
 80007ae:	bf00      	nop
 80007b0:	3750      	adds	r7, #80	; 0x50
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40023800 	.word	0x40023800
 80007bc:	40007000 	.word	0x40007000

080007c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007c4:	4b11      	ldr	r3, [pc, #68]	; (800080c <MX_USART2_UART_Init+0x4c>)
 80007c6:	4a12      	ldr	r2, [pc, #72]	; (8000810 <MX_USART2_UART_Init+0x50>)
 80007c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ca:	4b10      	ldr	r3, [pc, #64]	; (800080c <MX_USART2_UART_Init+0x4c>)
 80007cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007d2:	4b0e      	ldr	r3, [pc, #56]	; (800080c <MX_USART2_UART_Init+0x4c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007d8:	4b0c      	ldr	r3, [pc, #48]	; (800080c <MX_USART2_UART_Init+0x4c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007de:	4b0b      	ldr	r3, [pc, #44]	; (800080c <MX_USART2_UART_Init+0x4c>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007e4:	4b09      	ldr	r3, [pc, #36]	; (800080c <MX_USART2_UART_Init+0x4c>)
 80007e6:	220c      	movs	r2, #12
 80007e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ea:	4b08      	ldr	r3, [pc, #32]	; (800080c <MX_USART2_UART_Init+0x4c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f0:	4b06      	ldr	r3, [pc, #24]	; (800080c <MX_USART2_UART_Init+0x4c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007f6:	4805      	ldr	r0, [pc, #20]	; (800080c <MX_USART2_UART_Init+0x4c>)
 80007f8:	f001 fbd6 	bl	8001fa8 <HAL_UART_Init>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000802:	f000 f833 	bl	800086c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	20000090 	.word	0x20000090
 8000810:	40004400 	.word	0x40004400

08000814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	607b      	str	r3, [r7, #4]
 800081e:	4b09      	ldr	r3, [pc, #36]	; (8000844 <MX_GPIO_Init+0x30>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a08      	ldr	r2, [pc, #32]	; (8000844 <MX_GPIO_Init+0x30>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	6313      	str	r3, [r2, #48]	; 0x30
 800082a:	4b06      	ldr	r3, [pc, #24]	; (8000844 <MX_GPIO_Init+0x30>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	687b      	ldr	r3, [r7, #4]

}
 8000836:	bf00      	nop
 8000838:	370c      	adds	r7, #12
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	40023800 	.word	0x40023800

08000848 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a04      	ldr	r2, [pc, #16]	; (8000868 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d101      	bne.n	800085e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800085a:	f000 fa15 	bl	8000c88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800085e:	bf00      	nop
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40010000 	.word	0x40010000

0800086c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000870:	b672      	cpsid	i
}
 8000872:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000874:	e7fe      	b.n	8000874 <Error_Handler+0x8>
	...

08000878 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	607b      	str	r3, [r7, #4]
 8000882:	4b12      	ldr	r3, [pc, #72]	; (80008cc <HAL_MspInit+0x54>)
 8000884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000886:	4a11      	ldr	r2, [pc, #68]	; (80008cc <HAL_MspInit+0x54>)
 8000888:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800088c:	6453      	str	r3, [r2, #68]	; 0x44
 800088e:	4b0f      	ldr	r3, [pc, #60]	; (80008cc <HAL_MspInit+0x54>)
 8000890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000892:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	603b      	str	r3, [r7, #0]
 800089e:	4b0b      	ldr	r3, [pc, #44]	; (80008cc <HAL_MspInit+0x54>)
 80008a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a2:	4a0a      	ldr	r2, [pc, #40]	; (80008cc <HAL_MspInit+0x54>)
 80008a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008a8:	6413      	str	r3, [r2, #64]	; 0x40
 80008aa:	4b08      	ldr	r3, [pc, #32]	; (80008cc <HAL_MspInit+0x54>)
 80008ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008b2:	603b      	str	r3, [r7, #0]
 80008b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	210f      	movs	r1, #15
 80008ba:	f06f 0001 	mvn.w	r0, #1
 80008be:	f000 fabb 	bl	8000e38 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40023800 	.word	0x40023800

080008d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b08a      	sub	sp, #40	; 0x28
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a19      	ldr	r2, [pc, #100]	; (8000954 <HAL_UART_MspInit+0x84>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d12b      	bne.n	800094a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	613b      	str	r3, [r7, #16]
 80008f6:	4b18      	ldr	r3, [pc, #96]	; (8000958 <HAL_UART_MspInit+0x88>)
 80008f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fa:	4a17      	ldr	r2, [pc, #92]	; (8000958 <HAL_UART_MspInit+0x88>)
 80008fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000900:	6413      	str	r3, [r2, #64]	; 0x40
 8000902:	4b15      	ldr	r3, [pc, #84]	; (8000958 <HAL_UART_MspInit+0x88>)
 8000904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800090a:	613b      	str	r3, [r7, #16]
 800090c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	60fb      	str	r3, [r7, #12]
 8000912:	4b11      	ldr	r3, [pc, #68]	; (8000958 <HAL_UART_MspInit+0x88>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	4a10      	ldr	r2, [pc, #64]	; (8000958 <HAL_UART_MspInit+0x88>)
 8000918:	f043 0301 	orr.w	r3, r3, #1
 800091c:	6313      	str	r3, [r2, #48]	; 0x30
 800091e:	4b0e      	ldr	r3, [pc, #56]	; (8000958 <HAL_UART_MspInit+0x88>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800092a:	230c      	movs	r3, #12
 800092c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092e:	2302      	movs	r3, #2
 8000930:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000936:	2303      	movs	r3, #3
 8000938:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800093a:	2307      	movs	r3, #7
 800093c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800093e:	f107 0314 	add.w	r3, r7, #20
 8000942:	4619      	mov	r1, r3
 8000944:	4805      	ldr	r0, [pc, #20]	; (800095c <HAL_UART_MspInit+0x8c>)
 8000946:	f000 faa1 	bl	8000e8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800094a:	bf00      	nop
 800094c:	3728      	adds	r7, #40	; 0x28
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	40004400 	.word	0x40004400
 8000958:	40023800 	.word	0x40023800
 800095c:	40020000 	.word	0x40020000

08000960 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08c      	sub	sp, #48	; 0x30
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000968:	2300      	movs	r3, #0
 800096a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800096c:	2300      	movs	r3, #0
 800096e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000970:	2300      	movs	r3, #0
 8000972:	60bb      	str	r3, [r7, #8]
 8000974:	4b2e      	ldr	r3, [pc, #184]	; (8000a30 <HAL_InitTick+0xd0>)
 8000976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000978:	4a2d      	ldr	r2, [pc, #180]	; (8000a30 <HAL_InitTick+0xd0>)
 800097a:	f043 0301 	orr.w	r3, r3, #1
 800097e:	6453      	str	r3, [r2, #68]	; 0x44
 8000980:	4b2b      	ldr	r3, [pc, #172]	; (8000a30 <HAL_InitTick+0xd0>)
 8000982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000984:	f003 0301 	and.w	r3, r3, #1
 8000988:	60bb      	str	r3, [r7, #8]
 800098a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800098c:	f107 020c 	add.w	r2, r7, #12
 8000990:	f107 0310 	add.w	r3, r7, #16
 8000994:	4611      	mov	r1, r2
 8000996:	4618      	mov	r0, r3
 8000998:	f001 f854 	bl	8001a44 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800099c:	f001 f83e 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 80009a0:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009a4:	4a23      	ldr	r2, [pc, #140]	; (8000a34 <HAL_InitTick+0xd4>)
 80009a6:	fba2 2303 	umull	r2, r3, r2, r3
 80009aa:	0c9b      	lsrs	r3, r3, #18
 80009ac:	3b01      	subs	r3, #1
 80009ae:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009b0:	4b21      	ldr	r3, [pc, #132]	; (8000a38 <HAL_InitTick+0xd8>)
 80009b2:	4a22      	ldr	r2, [pc, #136]	; (8000a3c <HAL_InitTick+0xdc>)
 80009b4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80009b6:	4b20      	ldr	r3, [pc, #128]	; (8000a38 <HAL_InitTick+0xd8>)
 80009b8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009bc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80009be:	4a1e      	ldr	r2, [pc, #120]	; (8000a38 <HAL_InitTick+0xd8>)
 80009c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009c2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80009c4:	4b1c      	ldr	r3, [pc, #112]	; (8000a38 <HAL_InitTick+0xd8>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ca:	4b1b      	ldr	r3, [pc, #108]	; (8000a38 <HAL_InitTick+0xd8>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009d0:	4b19      	ldr	r3, [pc, #100]	; (8000a38 <HAL_InitTick+0xd8>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80009d6:	4818      	ldr	r0, [pc, #96]	; (8000a38 <HAL_InitTick+0xd8>)
 80009d8:	f001 f866 	bl	8001aa8 <HAL_TIM_Base_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80009e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d11b      	bne.n	8000a22 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80009ea:	4813      	ldr	r0, [pc, #76]	; (8000a38 <HAL_InitTick+0xd8>)
 80009ec:	f001 f8b6 	bl	8001b5c <HAL_TIM_Base_Start_IT>
 80009f0:	4603      	mov	r3, r0
 80009f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80009f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d111      	bne.n	8000a22 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009fe:	2019      	movs	r0, #25
 8000a00:	f000 fa36 	bl	8000e70 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2b0f      	cmp	r3, #15
 8000a08:	d808      	bhi.n	8000a1c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	6879      	ldr	r1, [r7, #4]
 8000a0e:	2019      	movs	r0, #25
 8000a10:	f000 fa12 	bl	8000e38 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a14:	4a0a      	ldr	r2, [pc, #40]	; (8000a40 <HAL_InitTick+0xe0>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6013      	str	r3, [r2, #0]
 8000a1a:	e002      	b.n	8000a22 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3730      	adds	r7, #48	; 0x30
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40023800 	.word	0x40023800
 8000a34:	431bde83 	.word	0x431bde83
 8000a38:	200000e0 	.word	0x200000e0
 8000a3c:	40010000 	.word	0x40010000
 8000a40:	20000004 	.word	0x20000004

08000a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a48:	e7fe      	b.n	8000a48 <NMI_Handler+0x4>

08000a4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a4e:	e7fe      	b.n	8000a4e <HardFault_Handler+0x4>

08000a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a54:	e7fe      	b.n	8000a54 <MemManage_Handler+0x4>

08000a56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a5a:	e7fe      	b.n	8000a5a <BusFault_Handler+0x4>

08000a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a60:	e7fe      	b.n	8000a60 <UsageFault_Handler+0x4>

08000a62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a74:	4802      	ldr	r0, [pc, #8]	; (8000a80 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a76:	f001 f8d3 	bl	8001c20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	200000e0 	.word	0x200000e0

08000a84 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b086      	sub	sp, #24
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	60f8      	str	r0, [r7, #12]
 8000a8c:	60b9      	str	r1, [r7, #8]
 8000a8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a90:	2300      	movs	r3, #0
 8000a92:	617b      	str	r3, [r7, #20]
 8000a94:	e00a      	b.n	8000aac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a96:	f3af 8000 	nop.w
 8000a9a:	4601      	mov	r1, r0
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	1c5a      	adds	r2, r3, #1
 8000aa0:	60ba      	str	r2, [r7, #8]
 8000aa2:	b2ca      	uxtb	r2, r1
 8000aa4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	617b      	str	r3, [r7, #20]
 8000aac:	697a      	ldr	r2, [r7, #20]
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	dbf0      	blt.n	8000a96 <_read+0x12>
  }

  return len;
 8000ab4:	687b      	ldr	r3, [r7, #4]
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3718      	adds	r7, #24
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}

08000abe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000abe:	b580      	push	{r7, lr}
 8000ac0:	b086      	sub	sp, #24
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	60f8      	str	r0, [r7, #12]
 8000ac6:	60b9      	str	r1, [r7, #8]
 8000ac8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aca:	2300      	movs	r3, #0
 8000acc:	617b      	str	r3, [r7, #20]
 8000ace:	e009      	b.n	8000ae4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	1c5a      	adds	r2, r3, #1
 8000ad4:	60ba      	str	r2, [r7, #8]
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f7ff fe01 	bl	80006e0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ade:	697b      	ldr	r3, [r7, #20]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	617b      	str	r3, [r7, #20]
 8000ae4:	697a      	ldr	r2, [r7, #20]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	dbf1      	blt.n	8000ad0 <_write+0x12>
  }
  return len;
 8000aec:	687b      	ldr	r3, [r7, #4]
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3718      	adds	r7, #24
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <_close>:

int _close(int file)
{
 8000af6:	b480      	push	{r7}
 8000af8:	b083      	sub	sp, #12
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000afe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr

08000b0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	b083      	sub	sp, #12
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	6078      	str	r0, [r7, #4]
 8000b16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b1e:	605a      	str	r2, [r3, #4]
  return 0;
 8000b20:	2300      	movs	r3, #0
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <_isatty>:

int _isatty(int file)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	b083      	sub	sp, #12
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b36:	2301      	movs	r3, #1
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	370c      	adds	r7, #12
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr

08000b44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b085      	sub	sp, #20
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	60f8      	str	r0, [r7, #12]
 8000b4c:	60b9      	str	r1, [r7, #8]
 8000b4e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3714      	adds	r7, #20
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
	...

08000b60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b086      	sub	sp, #24
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b68:	4a14      	ldr	r2, [pc, #80]	; (8000bbc <_sbrk+0x5c>)
 8000b6a:	4b15      	ldr	r3, [pc, #84]	; (8000bc0 <_sbrk+0x60>)
 8000b6c:	1ad3      	subs	r3, r2, r3
 8000b6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b74:	4b13      	ldr	r3, [pc, #76]	; (8000bc4 <_sbrk+0x64>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d102      	bne.n	8000b82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b7c:	4b11      	ldr	r3, [pc, #68]	; (8000bc4 <_sbrk+0x64>)
 8000b7e:	4a12      	ldr	r2, [pc, #72]	; (8000bc8 <_sbrk+0x68>)
 8000b80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b82:	4b10      	ldr	r3, [pc, #64]	; (8000bc4 <_sbrk+0x64>)
 8000b84:	681a      	ldr	r2, [r3, #0]
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4413      	add	r3, r2
 8000b8a:	693a      	ldr	r2, [r7, #16]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d207      	bcs.n	8000ba0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b90:	f004 fa3c 	bl	800500c <__errno>
 8000b94:	4603      	mov	r3, r0
 8000b96:	220c      	movs	r2, #12
 8000b98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b9e:	e009      	b.n	8000bb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ba0:	4b08      	ldr	r3, [pc, #32]	; (8000bc4 <_sbrk+0x64>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ba6:	4b07      	ldr	r3, [pc, #28]	; (8000bc4 <_sbrk+0x64>)
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4413      	add	r3, r2
 8000bae:	4a05      	ldr	r2, [pc, #20]	; (8000bc4 <_sbrk+0x64>)
 8000bb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bb2:	68fb      	ldr	r3, [r7, #12]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3718      	adds	r7, #24
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	20020000 	.word	0x20020000
 8000bc0:	00000400 	.word	0x00000400
 8000bc4:	20000128 	.word	0x20000128
 8000bc8:	20004a90 	.word	0x20004a90

08000bcc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bd0:	4b06      	ldr	r3, [pc, #24]	; (8000bec <SystemInit+0x20>)
 8000bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bd6:	4a05      	ldr	r2, [pc, #20]	; (8000bec <SystemInit+0x20>)
 8000bd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bdc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bf0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c28 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bf4:	480d      	ldr	r0, [pc, #52]	; (8000c2c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bf6:	490e      	ldr	r1, [pc, #56]	; (8000c30 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000bf8:	4a0e      	ldr	r2, [pc, #56]	; (8000c34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bfc:	e002      	b.n	8000c04 <LoopCopyDataInit>

08000bfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c02:	3304      	adds	r3, #4

08000c04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c08:	d3f9      	bcc.n	8000bfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c0a:	4a0b      	ldr	r2, [pc, #44]	; (8000c38 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c0c:	4c0b      	ldr	r4, [pc, #44]	; (8000c3c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c10:	e001      	b.n	8000c16 <LoopFillZerobss>

08000c12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c14:	3204      	adds	r2, #4

08000c16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c18:	d3fb      	bcc.n	8000c12 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c1a:	f7ff ffd7 	bl	8000bcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c1e:	f004 f9fb 	bl	8005018 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c22:	f7ff fcaf 	bl	8000584 <main>
  bx  lr    
 8000c26:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c30:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c34:	08006170 	.word	0x08006170
  ldr r2, =_sbss
 8000c38:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000c3c:	20004a8c 	.word	0x20004a8c

08000c40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c40:	e7fe      	b.n	8000c40 <ADC_IRQHandler>
	...

08000c44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c48:	4b0e      	ldr	r3, [pc, #56]	; (8000c84 <HAL_Init+0x40>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a0d      	ldr	r2, [pc, #52]	; (8000c84 <HAL_Init+0x40>)
 8000c4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c54:	4b0b      	ldr	r3, [pc, #44]	; (8000c84 <HAL_Init+0x40>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a0a      	ldr	r2, [pc, #40]	; (8000c84 <HAL_Init+0x40>)
 8000c5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c60:	4b08      	ldr	r3, [pc, #32]	; (8000c84 <HAL_Init+0x40>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a07      	ldr	r2, [pc, #28]	; (8000c84 <HAL_Init+0x40>)
 8000c66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c6c:	2003      	movs	r0, #3
 8000c6e:	f000 f8d8 	bl	8000e22 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c72:	200f      	movs	r0, #15
 8000c74:	f7ff fe74 	bl	8000960 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c78:	f7ff fdfe 	bl	8000878 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c7c:	2300      	movs	r3, #0
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40023c00 	.word	0x40023c00

08000c88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c8c:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <HAL_IncTick+0x20>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	461a      	mov	r2, r3
 8000c92:	4b06      	ldr	r3, [pc, #24]	; (8000cac <HAL_IncTick+0x24>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4413      	add	r3, r2
 8000c98:	4a04      	ldr	r2, [pc, #16]	; (8000cac <HAL_IncTick+0x24>)
 8000c9a:	6013      	str	r3, [r2, #0]
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	20000008 	.word	0x20000008
 8000cac:	2000012c 	.word	0x2000012c

08000cb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb4:	4b03      	ldr	r3, [pc, #12]	; (8000cc4 <HAL_GetTick+0x14>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	2000012c 	.word	0x2000012c

08000cc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	f003 0307 	and.w	r3, r3, #7
 8000cd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <__NVIC_SetPriorityGrouping+0x44>)
 8000cda:	68db      	ldr	r3, [r3, #12]
 8000cdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cde:	68ba      	ldr	r2, [r7, #8]
 8000ce0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cfa:	4a04      	ldr	r2, [pc, #16]	; (8000d0c <__NVIC_SetPriorityGrouping+0x44>)
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	60d3      	str	r3, [r2, #12]
}
 8000d00:	bf00      	nop
 8000d02:	3714      	adds	r7, #20
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d14:	4b04      	ldr	r3, [pc, #16]	; (8000d28 <__NVIC_GetPriorityGrouping+0x18>)
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	0a1b      	lsrs	r3, r3, #8
 8000d1a:	f003 0307 	and.w	r3, r3, #7
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	db0b      	blt.n	8000d56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	f003 021f 	and.w	r2, r3, #31
 8000d44:	4907      	ldr	r1, [pc, #28]	; (8000d64 <__NVIC_EnableIRQ+0x38>)
 8000d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4a:	095b      	lsrs	r3, r3, #5
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d56:	bf00      	nop
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	e000e100 	.word	0xe000e100

08000d68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	6039      	str	r1, [r7, #0]
 8000d72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	db0a      	blt.n	8000d92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	b2da      	uxtb	r2, r3
 8000d80:	490c      	ldr	r1, [pc, #48]	; (8000db4 <__NVIC_SetPriority+0x4c>)
 8000d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d86:	0112      	lsls	r2, r2, #4
 8000d88:	b2d2      	uxtb	r2, r2
 8000d8a:	440b      	add	r3, r1
 8000d8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d90:	e00a      	b.n	8000da8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	b2da      	uxtb	r2, r3
 8000d96:	4908      	ldr	r1, [pc, #32]	; (8000db8 <__NVIC_SetPriority+0x50>)
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	f003 030f 	and.w	r3, r3, #15
 8000d9e:	3b04      	subs	r3, #4
 8000da0:	0112      	lsls	r2, r2, #4
 8000da2:	b2d2      	uxtb	r2, r2
 8000da4:	440b      	add	r3, r1
 8000da6:	761a      	strb	r2, [r3, #24]
}
 8000da8:	bf00      	nop
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	e000e100 	.word	0xe000e100
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b089      	sub	sp, #36	; 0x24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	f003 0307 	and.w	r3, r3, #7
 8000dce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	f1c3 0307 	rsb	r3, r3, #7
 8000dd6:	2b04      	cmp	r3, #4
 8000dd8:	bf28      	it	cs
 8000dda:	2304      	movcs	r3, #4
 8000ddc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	3304      	adds	r3, #4
 8000de2:	2b06      	cmp	r3, #6
 8000de4:	d902      	bls.n	8000dec <NVIC_EncodePriority+0x30>
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3b03      	subs	r3, #3
 8000dea:	e000      	b.n	8000dee <NVIC_EncodePriority+0x32>
 8000dec:	2300      	movs	r3, #0
 8000dee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df0:	f04f 32ff 	mov.w	r2, #4294967295
 8000df4:	69bb      	ldr	r3, [r7, #24]
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	43da      	mvns	r2, r3
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	401a      	ands	r2, r3
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e04:	f04f 31ff 	mov.w	r1, #4294967295
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e0e:	43d9      	mvns	r1, r3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e14:	4313      	orrs	r3, r2
         );
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3724      	adds	r7, #36	; 0x24
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr

08000e22 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b082      	sub	sp, #8
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff ff4c 	bl	8000cc8 <__NVIC_SetPriorityGrouping>
}
 8000e30:	bf00      	nop
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}

08000e38 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
 8000e44:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e46:	2300      	movs	r3, #0
 8000e48:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e4a:	f7ff ff61 	bl	8000d10 <__NVIC_GetPriorityGrouping>
 8000e4e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e50:	687a      	ldr	r2, [r7, #4]
 8000e52:	68b9      	ldr	r1, [r7, #8]
 8000e54:	6978      	ldr	r0, [r7, #20]
 8000e56:	f7ff ffb1 	bl	8000dbc <NVIC_EncodePriority>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e60:	4611      	mov	r1, r2
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff ff80 	bl	8000d68 <__NVIC_SetPriority>
}
 8000e68:	bf00      	nop
 8000e6a:	3718      	adds	r7, #24
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff ff54 	bl	8000d2c <__NVIC_EnableIRQ>
}
 8000e84:	bf00      	nop
 8000e86:	3708      	adds	r7, #8
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b089      	sub	sp, #36	; 0x24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e96:	2300      	movs	r3, #0
 8000e98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61fb      	str	r3, [r7, #28]
 8000ea6:	e159      	b.n	800115c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	697a      	ldr	r2, [r7, #20]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	f040 8148 	bne.w	8001156 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f003 0303 	and.w	r3, r3, #3
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d005      	beq.n	8000ede <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eda:	2b02      	cmp	r3, #2
 8000edc:	d130      	bne.n	8000f40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	689b      	ldr	r3, [r3, #8]
 8000ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	2203      	movs	r2, #3
 8000eea:	fa02 f303 	lsl.w	r3, r2, r3
 8000eee:	43db      	mvns	r3, r3
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	68da      	ldr	r2, [r3, #12]
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	005b      	lsls	r3, r3, #1
 8000efe:	fa02 f303 	lsl.w	r3, r2, r3
 8000f02:	69ba      	ldr	r2, [r7, #24]
 8000f04:	4313      	orrs	r3, r2
 8000f06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	69ba      	ldr	r2, [r7, #24]
 8000f0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f14:	2201      	movs	r2, #1
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	69ba      	ldr	r2, [r7, #24]
 8000f20:	4013      	ands	r3, r2
 8000f22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	091b      	lsrs	r3, r3, #4
 8000f2a:	f003 0201 	and.w	r2, r3, #1
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	69ba      	ldr	r2, [r7, #24]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f003 0303 	and.w	r3, r3, #3
 8000f48:	2b03      	cmp	r3, #3
 8000f4a:	d017      	beq.n	8000f7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	68db      	ldr	r3, [r3, #12]
 8000f50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	2203      	movs	r2, #3
 8000f58:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5c:	43db      	mvns	r3, r3
 8000f5e:	69ba      	ldr	r2, [r7, #24]
 8000f60:	4013      	ands	r3, r2
 8000f62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	689a      	ldr	r2, [r3, #8]
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	005b      	lsls	r3, r3, #1
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	69ba      	ldr	r2, [r7, #24]
 8000f72:	4313      	orrs	r3, r2
 8000f74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	f003 0303 	and.w	r3, r3, #3
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d123      	bne.n	8000fd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	08da      	lsrs	r2, r3, #3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3208      	adds	r2, #8
 8000f90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	f003 0307 	and.w	r3, r3, #7
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	220f      	movs	r2, #15
 8000fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa4:	43db      	mvns	r3, r3
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	4013      	ands	r3, r2
 8000faa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	691a      	ldr	r2, [r3, #16]
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	f003 0307 	and.w	r3, r3, #7
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	08da      	lsrs	r2, r3, #3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	3208      	adds	r2, #8
 8000fca:	69b9      	ldr	r1, [r7, #24]
 8000fcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	2203      	movs	r2, #3
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f003 0203 	and.w	r2, r3, #3
 8000ff0:	69fb      	ldr	r3, [r7, #28]
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800100c:	2b00      	cmp	r3, #0
 800100e:	f000 80a2 	beq.w	8001156 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	60fb      	str	r3, [r7, #12]
 8001016:	4b57      	ldr	r3, [pc, #348]	; (8001174 <HAL_GPIO_Init+0x2e8>)
 8001018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800101a:	4a56      	ldr	r2, [pc, #344]	; (8001174 <HAL_GPIO_Init+0x2e8>)
 800101c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001020:	6453      	str	r3, [r2, #68]	; 0x44
 8001022:	4b54      	ldr	r3, [pc, #336]	; (8001174 <HAL_GPIO_Init+0x2e8>)
 8001024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001026:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800102e:	4a52      	ldr	r2, [pc, #328]	; (8001178 <HAL_GPIO_Init+0x2ec>)
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	089b      	lsrs	r3, r3, #2
 8001034:	3302      	adds	r3, #2
 8001036:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800103a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	f003 0303 	and.w	r3, r3, #3
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	220f      	movs	r2, #15
 8001046:	fa02 f303 	lsl.w	r3, r2, r3
 800104a:	43db      	mvns	r3, r3
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	4013      	ands	r3, r2
 8001050:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a49      	ldr	r2, [pc, #292]	; (800117c <HAL_GPIO_Init+0x2f0>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d019      	beq.n	800108e <HAL_GPIO_Init+0x202>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a48      	ldr	r2, [pc, #288]	; (8001180 <HAL_GPIO_Init+0x2f4>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d013      	beq.n	800108a <HAL_GPIO_Init+0x1fe>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4a47      	ldr	r2, [pc, #284]	; (8001184 <HAL_GPIO_Init+0x2f8>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d00d      	beq.n	8001086 <HAL_GPIO_Init+0x1fa>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a46      	ldr	r2, [pc, #280]	; (8001188 <HAL_GPIO_Init+0x2fc>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d007      	beq.n	8001082 <HAL_GPIO_Init+0x1f6>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a45      	ldr	r2, [pc, #276]	; (800118c <HAL_GPIO_Init+0x300>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d101      	bne.n	800107e <HAL_GPIO_Init+0x1f2>
 800107a:	2304      	movs	r3, #4
 800107c:	e008      	b.n	8001090 <HAL_GPIO_Init+0x204>
 800107e:	2307      	movs	r3, #7
 8001080:	e006      	b.n	8001090 <HAL_GPIO_Init+0x204>
 8001082:	2303      	movs	r3, #3
 8001084:	e004      	b.n	8001090 <HAL_GPIO_Init+0x204>
 8001086:	2302      	movs	r3, #2
 8001088:	e002      	b.n	8001090 <HAL_GPIO_Init+0x204>
 800108a:	2301      	movs	r3, #1
 800108c:	e000      	b.n	8001090 <HAL_GPIO_Init+0x204>
 800108e:	2300      	movs	r3, #0
 8001090:	69fa      	ldr	r2, [r7, #28]
 8001092:	f002 0203 	and.w	r2, r2, #3
 8001096:	0092      	lsls	r2, r2, #2
 8001098:	4093      	lsls	r3, r2
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4313      	orrs	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010a0:	4935      	ldr	r1, [pc, #212]	; (8001178 <HAL_GPIO_Init+0x2ec>)
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	089b      	lsrs	r3, r3, #2
 80010a6:	3302      	adds	r3, #2
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ae:	4b38      	ldr	r3, [pc, #224]	; (8001190 <HAL_GPIO_Init+0x304>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	43db      	mvns	r3, r3
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	4013      	ands	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d003      	beq.n	80010d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	693b      	ldr	r3, [r7, #16]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010d2:	4a2f      	ldr	r2, [pc, #188]	; (8001190 <HAL_GPIO_Init+0x304>)
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010d8:	4b2d      	ldr	r3, [pc, #180]	; (8001190 <HAL_GPIO_Init+0x304>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d003      	beq.n	80010fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010fc:	4a24      	ldr	r2, [pc, #144]	; (8001190 <HAL_GPIO_Init+0x304>)
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001102:	4b23      	ldr	r3, [pc, #140]	; (8001190 <HAL_GPIO_Init+0x304>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	43db      	mvns	r3, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4013      	ands	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d003      	beq.n	8001126 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	4313      	orrs	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001126:	4a1a      	ldr	r2, [pc, #104]	; (8001190 <HAL_GPIO_Init+0x304>)
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800112c:	4b18      	ldr	r3, [pc, #96]	; (8001190 <HAL_GPIO_Init+0x304>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	43db      	mvns	r3, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4013      	ands	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d003      	beq.n	8001150 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	4313      	orrs	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001150:	4a0f      	ldr	r2, [pc, #60]	; (8001190 <HAL_GPIO_Init+0x304>)
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3301      	adds	r3, #1
 800115a:	61fb      	str	r3, [r7, #28]
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	2b0f      	cmp	r3, #15
 8001160:	f67f aea2 	bls.w	8000ea8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001164:	bf00      	nop
 8001166:	bf00      	nop
 8001168:	3724      	adds	r7, #36	; 0x24
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	40023800 	.word	0x40023800
 8001178:	40013800 	.word	0x40013800
 800117c:	40020000 	.word	0x40020000
 8001180:	40020400 	.word	0x40020400
 8001184:	40020800 	.word	0x40020800
 8001188:	40020c00 	.word	0x40020c00
 800118c:	40021000 	.word	0x40021000
 8001190:	40013c00 	.word	0x40013c00

08001194 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d101      	bne.n	80011a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e267      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d075      	beq.n	800129e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80011b2:	4b88      	ldr	r3, [pc, #544]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f003 030c 	and.w	r3, r3, #12
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	d00c      	beq.n	80011d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011be:	4b85      	ldr	r3, [pc, #532]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80011c6:	2b08      	cmp	r3, #8
 80011c8:	d112      	bne.n	80011f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011ca:	4b82      	ldr	r3, [pc, #520]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011d6:	d10b      	bne.n	80011f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011d8:	4b7e      	ldr	r3, [pc, #504]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d05b      	beq.n	800129c <HAL_RCC_OscConfig+0x108>
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d157      	bne.n	800129c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e242      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011f8:	d106      	bne.n	8001208 <HAL_RCC_OscConfig+0x74>
 80011fa:	4b76      	ldr	r3, [pc, #472]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a75      	ldr	r2, [pc, #468]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 8001200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001204:	6013      	str	r3, [r2, #0]
 8001206:	e01d      	b.n	8001244 <HAL_RCC_OscConfig+0xb0>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001210:	d10c      	bne.n	800122c <HAL_RCC_OscConfig+0x98>
 8001212:	4b70      	ldr	r3, [pc, #448]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a6f      	ldr	r2, [pc, #444]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 8001218:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800121c:	6013      	str	r3, [r2, #0]
 800121e:	4b6d      	ldr	r3, [pc, #436]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a6c      	ldr	r2, [pc, #432]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 8001224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001228:	6013      	str	r3, [r2, #0]
 800122a:	e00b      	b.n	8001244 <HAL_RCC_OscConfig+0xb0>
 800122c:	4b69      	ldr	r3, [pc, #420]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a68      	ldr	r2, [pc, #416]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 8001232:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001236:	6013      	str	r3, [r2, #0]
 8001238:	4b66      	ldr	r3, [pc, #408]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a65      	ldr	r2, [pc, #404]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 800123e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001242:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d013      	beq.n	8001274 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124c:	f7ff fd30 	bl	8000cb0 <HAL_GetTick>
 8001250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001252:	e008      	b.n	8001266 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001254:	f7ff fd2c 	bl	8000cb0 <HAL_GetTick>
 8001258:	4602      	mov	r2, r0
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2b64      	cmp	r3, #100	; 0x64
 8001260:	d901      	bls.n	8001266 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e207      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001266:	4b5b      	ldr	r3, [pc, #364]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d0f0      	beq.n	8001254 <HAL_RCC_OscConfig+0xc0>
 8001272:	e014      	b.n	800129e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001274:	f7ff fd1c 	bl	8000cb0 <HAL_GetTick>
 8001278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800127a:	e008      	b.n	800128e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800127c:	f7ff fd18 	bl	8000cb0 <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	2b64      	cmp	r3, #100	; 0x64
 8001288:	d901      	bls.n	800128e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800128a:	2303      	movs	r3, #3
 800128c:	e1f3      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800128e:	4b51      	ldr	r3, [pc, #324]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d1f0      	bne.n	800127c <HAL_RCC_OscConfig+0xe8>
 800129a:	e000      	b.n	800129e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800129c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d063      	beq.n	8001372 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012aa:	4b4a      	ldr	r3, [pc, #296]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f003 030c 	and.w	r3, r3, #12
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d00b      	beq.n	80012ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012b6:	4b47      	ldr	r3, [pc, #284]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012be:	2b08      	cmp	r3, #8
 80012c0:	d11c      	bne.n	80012fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012c2:	4b44      	ldr	r3, [pc, #272]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d116      	bne.n	80012fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012ce:	4b41      	ldr	r3, [pc, #260]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f003 0302 	and.w	r3, r3, #2
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d005      	beq.n	80012e6 <HAL_RCC_OscConfig+0x152>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d001      	beq.n	80012e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e1c7      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012e6:	4b3b      	ldr	r3, [pc, #236]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	691b      	ldr	r3, [r3, #16]
 80012f2:	00db      	lsls	r3, r3, #3
 80012f4:	4937      	ldr	r1, [pc, #220]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 80012f6:	4313      	orrs	r3, r2
 80012f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012fa:	e03a      	b.n	8001372 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d020      	beq.n	8001346 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001304:	4b34      	ldr	r3, [pc, #208]	; (80013d8 <HAL_RCC_OscConfig+0x244>)
 8001306:	2201      	movs	r2, #1
 8001308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800130a:	f7ff fcd1 	bl	8000cb0 <HAL_GetTick>
 800130e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001310:	e008      	b.n	8001324 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001312:	f7ff fccd 	bl	8000cb0 <HAL_GetTick>
 8001316:	4602      	mov	r2, r0
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	2b02      	cmp	r3, #2
 800131e:	d901      	bls.n	8001324 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001320:	2303      	movs	r3, #3
 8001322:	e1a8      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001324:	4b2b      	ldr	r3, [pc, #172]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	2b00      	cmp	r3, #0
 800132e:	d0f0      	beq.n	8001312 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001330:	4b28      	ldr	r3, [pc, #160]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	691b      	ldr	r3, [r3, #16]
 800133c:	00db      	lsls	r3, r3, #3
 800133e:	4925      	ldr	r1, [pc, #148]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 8001340:	4313      	orrs	r3, r2
 8001342:	600b      	str	r3, [r1, #0]
 8001344:	e015      	b.n	8001372 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001346:	4b24      	ldr	r3, [pc, #144]	; (80013d8 <HAL_RCC_OscConfig+0x244>)
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800134c:	f7ff fcb0 	bl	8000cb0 <HAL_GetTick>
 8001350:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001352:	e008      	b.n	8001366 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001354:	f7ff fcac 	bl	8000cb0 <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	2b02      	cmp	r3, #2
 8001360:	d901      	bls.n	8001366 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001362:	2303      	movs	r3, #3
 8001364:	e187      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001366:	4b1b      	ldr	r3, [pc, #108]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	2b00      	cmp	r3, #0
 8001370:	d1f0      	bne.n	8001354 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0308 	and.w	r3, r3, #8
 800137a:	2b00      	cmp	r3, #0
 800137c:	d036      	beq.n	80013ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	695b      	ldr	r3, [r3, #20]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d016      	beq.n	80013b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <HAL_RCC_OscConfig+0x248>)
 8001388:	2201      	movs	r2, #1
 800138a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800138c:	f7ff fc90 	bl	8000cb0 <HAL_GetTick>
 8001390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001394:	f7ff fc8c 	bl	8000cb0 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e167      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013a6:	4b0b      	ldr	r3, [pc, #44]	; (80013d4 <HAL_RCC_OscConfig+0x240>)
 80013a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d0f0      	beq.n	8001394 <HAL_RCC_OscConfig+0x200>
 80013b2:	e01b      	b.n	80013ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013b4:	4b09      	ldr	r3, [pc, #36]	; (80013dc <HAL_RCC_OscConfig+0x248>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ba:	f7ff fc79 	bl	8000cb0 <HAL_GetTick>
 80013be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013c0:	e00e      	b.n	80013e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013c2:	f7ff fc75 	bl	8000cb0 <HAL_GetTick>
 80013c6:	4602      	mov	r2, r0
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d907      	bls.n	80013e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e150      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
 80013d4:	40023800 	.word	0x40023800
 80013d8:	42470000 	.word	0x42470000
 80013dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013e0:	4b88      	ldr	r3, [pc, #544]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 80013e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013e4:	f003 0302 	and.w	r3, r3, #2
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d1ea      	bne.n	80013c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 0304 	and.w	r3, r3, #4
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	f000 8097 	beq.w	8001528 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013fa:	2300      	movs	r3, #0
 80013fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013fe:	4b81      	ldr	r3, [pc, #516]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 8001400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d10f      	bne.n	800142a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	60bb      	str	r3, [r7, #8]
 800140e:	4b7d      	ldr	r3, [pc, #500]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 8001410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001412:	4a7c      	ldr	r2, [pc, #496]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 8001414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001418:	6413      	str	r3, [r2, #64]	; 0x40
 800141a:	4b7a      	ldr	r3, [pc, #488]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001422:	60bb      	str	r3, [r7, #8]
 8001424:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001426:	2301      	movs	r3, #1
 8001428:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800142a:	4b77      	ldr	r3, [pc, #476]	; (8001608 <HAL_RCC_OscConfig+0x474>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001432:	2b00      	cmp	r3, #0
 8001434:	d118      	bne.n	8001468 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001436:	4b74      	ldr	r3, [pc, #464]	; (8001608 <HAL_RCC_OscConfig+0x474>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a73      	ldr	r2, [pc, #460]	; (8001608 <HAL_RCC_OscConfig+0x474>)
 800143c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001440:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001442:	f7ff fc35 	bl	8000cb0 <HAL_GetTick>
 8001446:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001448:	e008      	b.n	800145c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800144a:	f7ff fc31 	bl	8000cb0 <HAL_GetTick>
 800144e:	4602      	mov	r2, r0
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	2b02      	cmp	r3, #2
 8001456:	d901      	bls.n	800145c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e10c      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800145c:	4b6a      	ldr	r3, [pc, #424]	; (8001608 <HAL_RCC_OscConfig+0x474>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001464:	2b00      	cmp	r3, #0
 8001466:	d0f0      	beq.n	800144a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d106      	bne.n	800147e <HAL_RCC_OscConfig+0x2ea>
 8001470:	4b64      	ldr	r3, [pc, #400]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 8001472:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001474:	4a63      	ldr	r2, [pc, #396]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 8001476:	f043 0301 	orr.w	r3, r3, #1
 800147a:	6713      	str	r3, [r2, #112]	; 0x70
 800147c:	e01c      	b.n	80014b8 <HAL_RCC_OscConfig+0x324>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	2b05      	cmp	r3, #5
 8001484:	d10c      	bne.n	80014a0 <HAL_RCC_OscConfig+0x30c>
 8001486:	4b5f      	ldr	r3, [pc, #380]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 8001488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800148a:	4a5e      	ldr	r2, [pc, #376]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 800148c:	f043 0304 	orr.w	r3, r3, #4
 8001490:	6713      	str	r3, [r2, #112]	; 0x70
 8001492:	4b5c      	ldr	r3, [pc, #368]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 8001494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001496:	4a5b      	ldr	r2, [pc, #364]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	6713      	str	r3, [r2, #112]	; 0x70
 800149e:	e00b      	b.n	80014b8 <HAL_RCC_OscConfig+0x324>
 80014a0:	4b58      	ldr	r3, [pc, #352]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 80014a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014a4:	4a57      	ldr	r2, [pc, #348]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 80014a6:	f023 0301 	bic.w	r3, r3, #1
 80014aa:	6713      	str	r3, [r2, #112]	; 0x70
 80014ac:	4b55      	ldr	r3, [pc, #340]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 80014ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014b0:	4a54      	ldr	r2, [pc, #336]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 80014b2:	f023 0304 	bic.w	r3, r3, #4
 80014b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d015      	beq.n	80014ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014c0:	f7ff fbf6 	bl	8000cb0 <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014c6:	e00a      	b.n	80014de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014c8:	f7ff fbf2 	bl	8000cb0 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d901      	bls.n	80014de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e0cb      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014de:	4b49      	ldr	r3, [pc, #292]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 80014e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d0ee      	beq.n	80014c8 <HAL_RCC_OscConfig+0x334>
 80014ea:	e014      	b.n	8001516 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ec:	f7ff fbe0 	bl	8000cb0 <HAL_GetTick>
 80014f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014f2:	e00a      	b.n	800150a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014f4:	f7ff fbdc 	bl	8000cb0 <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001502:	4293      	cmp	r3, r2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e0b5      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800150a:	4b3e      	ldr	r3, [pc, #248]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 800150c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1ee      	bne.n	80014f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001516:	7dfb      	ldrb	r3, [r7, #23]
 8001518:	2b01      	cmp	r3, #1
 800151a:	d105      	bne.n	8001528 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800151c:	4b39      	ldr	r3, [pc, #228]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 800151e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001520:	4a38      	ldr	r2, [pc, #224]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 8001522:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001526:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	2b00      	cmp	r3, #0
 800152e:	f000 80a1 	beq.w	8001674 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001532:	4b34      	ldr	r3, [pc, #208]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	f003 030c 	and.w	r3, r3, #12
 800153a:	2b08      	cmp	r3, #8
 800153c:	d05c      	beq.n	80015f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	699b      	ldr	r3, [r3, #24]
 8001542:	2b02      	cmp	r3, #2
 8001544:	d141      	bne.n	80015ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001546:	4b31      	ldr	r3, [pc, #196]	; (800160c <HAL_RCC_OscConfig+0x478>)
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800154c:	f7ff fbb0 	bl	8000cb0 <HAL_GetTick>
 8001550:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001554:	f7ff fbac 	bl	8000cb0 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b02      	cmp	r3, #2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e087      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001566:	4b27      	ldr	r3, [pc, #156]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800156e:	2b00      	cmp	r3, #0
 8001570:	d1f0      	bne.n	8001554 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	69da      	ldr	r2, [r3, #28]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6a1b      	ldr	r3, [r3, #32]
 800157a:	431a      	orrs	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001580:	019b      	lsls	r3, r3, #6
 8001582:	431a      	orrs	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001588:	085b      	lsrs	r3, r3, #1
 800158a:	3b01      	subs	r3, #1
 800158c:	041b      	lsls	r3, r3, #16
 800158e:	431a      	orrs	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001594:	061b      	lsls	r3, r3, #24
 8001596:	491b      	ldr	r1, [pc, #108]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 8001598:	4313      	orrs	r3, r2
 800159a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800159c:	4b1b      	ldr	r3, [pc, #108]	; (800160c <HAL_RCC_OscConfig+0x478>)
 800159e:	2201      	movs	r2, #1
 80015a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a2:	f7ff fb85 	bl	8000cb0 <HAL_GetTick>
 80015a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015a8:	e008      	b.n	80015bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015aa:	f7ff fb81 	bl	8000cb0 <HAL_GetTick>
 80015ae:	4602      	mov	r2, r0
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d901      	bls.n	80015bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80015b8:	2303      	movs	r3, #3
 80015ba:	e05c      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015bc:	4b11      	ldr	r3, [pc, #68]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d0f0      	beq.n	80015aa <HAL_RCC_OscConfig+0x416>
 80015c8:	e054      	b.n	8001674 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ca:	4b10      	ldr	r3, [pc, #64]	; (800160c <HAL_RCC_OscConfig+0x478>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d0:	f7ff fb6e 	bl	8000cb0 <HAL_GetTick>
 80015d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015d8:	f7ff fb6a 	bl	8000cb0 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e045      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ea:	4b06      	ldr	r3, [pc, #24]	; (8001604 <HAL_RCC_OscConfig+0x470>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1f0      	bne.n	80015d8 <HAL_RCC_OscConfig+0x444>
 80015f6:	e03d      	b.n	8001674 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d107      	bne.n	8001610 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e038      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
 8001604:	40023800 	.word	0x40023800
 8001608:	40007000 	.word	0x40007000
 800160c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001610:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <HAL_RCC_OscConfig+0x4ec>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	699b      	ldr	r3, [r3, #24]
 800161a:	2b01      	cmp	r3, #1
 800161c:	d028      	beq.n	8001670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001628:	429a      	cmp	r2, r3
 800162a:	d121      	bne.n	8001670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001636:	429a      	cmp	r2, r3
 8001638:	d11a      	bne.n	8001670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001640:	4013      	ands	r3, r2
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001646:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001648:	4293      	cmp	r3, r2
 800164a:	d111      	bne.n	8001670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001656:	085b      	lsrs	r3, r3, #1
 8001658:	3b01      	subs	r3, #1
 800165a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800165c:	429a      	cmp	r2, r3
 800165e:	d107      	bne.n	8001670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800166c:	429a      	cmp	r2, r3
 800166e:	d001      	beq.n	8001674 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e000      	b.n	8001676 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	3718      	adds	r7, #24
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40023800 	.word	0x40023800

08001684 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d101      	bne.n	8001698 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e0cc      	b.n	8001832 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001698:	4b68      	ldr	r3, [pc, #416]	; (800183c <HAL_RCC_ClockConfig+0x1b8>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0307 	and.w	r3, r3, #7
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d90c      	bls.n	80016c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016a6:	4b65      	ldr	r3, [pc, #404]	; (800183c <HAL_RCC_ClockConfig+0x1b8>)
 80016a8:	683a      	ldr	r2, [r7, #0]
 80016aa:	b2d2      	uxtb	r2, r2
 80016ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ae:	4b63      	ldr	r3, [pc, #396]	; (800183c <HAL_RCC_ClockConfig+0x1b8>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 0307 	and.w	r3, r3, #7
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d001      	beq.n	80016c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e0b8      	b.n	8001832 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 0302 	and.w	r3, r3, #2
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d020      	beq.n	800170e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0304 	and.w	r3, r3, #4
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d005      	beq.n	80016e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016d8:	4b59      	ldr	r3, [pc, #356]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	4a58      	ldr	r2, [pc, #352]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 80016de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80016e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0308 	and.w	r3, r3, #8
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d005      	beq.n	80016fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016f0:	4b53      	ldr	r3, [pc, #332]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	4a52      	ldr	r2, [pc, #328]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 80016f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80016fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016fc:	4b50      	ldr	r3, [pc, #320]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	494d      	ldr	r1, [pc, #308]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 800170a:	4313      	orrs	r3, r2
 800170c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	2b00      	cmp	r3, #0
 8001718:	d044      	beq.n	80017a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d107      	bne.n	8001732 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001722:	4b47      	ldr	r3, [pc, #284]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d119      	bne.n	8001762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e07f      	b.n	8001832 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b02      	cmp	r3, #2
 8001738:	d003      	beq.n	8001742 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800173e:	2b03      	cmp	r3, #3
 8001740:	d107      	bne.n	8001752 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001742:	4b3f      	ldr	r3, [pc, #252]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d109      	bne.n	8001762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e06f      	b.n	8001832 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001752:	4b3b      	ldr	r3, [pc, #236]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	2b00      	cmp	r3, #0
 800175c:	d101      	bne.n	8001762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e067      	b.n	8001832 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001762:	4b37      	ldr	r3, [pc, #220]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f023 0203 	bic.w	r2, r3, #3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	4934      	ldr	r1, [pc, #208]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 8001770:	4313      	orrs	r3, r2
 8001772:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001774:	f7ff fa9c 	bl	8000cb0 <HAL_GetTick>
 8001778:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800177a:	e00a      	b.n	8001792 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800177c:	f7ff fa98 	bl	8000cb0 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	f241 3288 	movw	r2, #5000	; 0x1388
 800178a:	4293      	cmp	r3, r2
 800178c:	d901      	bls.n	8001792 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e04f      	b.n	8001832 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001792:	4b2b      	ldr	r3, [pc, #172]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	f003 020c 	and.w	r2, r3, #12
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d1eb      	bne.n	800177c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017a4:	4b25      	ldr	r3, [pc, #148]	; (800183c <HAL_RCC_ClockConfig+0x1b8>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0307 	and.w	r3, r3, #7
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d20c      	bcs.n	80017cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b2:	4b22      	ldr	r3, [pc, #136]	; (800183c <HAL_RCC_ClockConfig+0x1b8>)
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	b2d2      	uxtb	r2, r2
 80017b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ba:	4b20      	ldr	r3, [pc, #128]	; (800183c <HAL_RCC_ClockConfig+0x1b8>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0307 	and.w	r3, r3, #7
 80017c2:	683a      	ldr	r2, [r7, #0]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d001      	beq.n	80017cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e032      	b.n	8001832 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0304 	and.w	r3, r3, #4
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d008      	beq.n	80017ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017d8:	4b19      	ldr	r3, [pc, #100]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	4916      	ldr	r1, [pc, #88]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	4313      	orrs	r3, r2
 80017e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 0308 	and.w	r3, r3, #8
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d009      	beq.n	800180a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017f6:	4b12      	ldr	r3, [pc, #72]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	691b      	ldr	r3, [r3, #16]
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	490e      	ldr	r1, [pc, #56]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 8001806:	4313      	orrs	r3, r2
 8001808:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800180a:	f000 f821 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 800180e:	4602      	mov	r2, r0
 8001810:	4b0b      	ldr	r3, [pc, #44]	; (8001840 <HAL_RCC_ClockConfig+0x1bc>)
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	091b      	lsrs	r3, r3, #4
 8001816:	f003 030f 	and.w	r3, r3, #15
 800181a:	490a      	ldr	r1, [pc, #40]	; (8001844 <HAL_RCC_ClockConfig+0x1c0>)
 800181c:	5ccb      	ldrb	r3, [r1, r3]
 800181e:	fa22 f303 	lsr.w	r3, r2, r3
 8001822:	4a09      	ldr	r2, [pc, #36]	; (8001848 <HAL_RCC_ClockConfig+0x1c4>)
 8001824:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001826:	4b09      	ldr	r3, [pc, #36]	; (800184c <HAL_RCC_ClockConfig+0x1c8>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff f898 	bl	8000960 <HAL_InitTick>

  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40023c00 	.word	0x40023c00
 8001840:	40023800 	.word	0x40023800
 8001844:	080060b0 	.word	0x080060b0
 8001848:	20000000 	.word	0x20000000
 800184c:	20000004 	.word	0x20000004

08001850 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001850:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001854:	b090      	sub	sp, #64	; 0x40
 8001856:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001858:	2300      	movs	r3, #0
 800185a:	637b      	str	r3, [r7, #52]	; 0x34
 800185c:	2300      	movs	r3, #0
 800185e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001860:	2300      	movs	r3, #0
 8001862:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001864:	2300      	movs	r3, #0
 8001866:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001868:	4b59      	ldr	r3, [pc, #356]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	f003 030c 	and.w	r3, r3, #12
 8001870:	2b08      	cmp	r3, #8
 8001872:	d00d      	beq.n	8001890 <HAL_RCC_GetSysClockFreq+0x40>
 8001874:	2b08      	cmp	r3, #8
 8001876:	f200 80a1 	bhi.w	80019bc <HAL_RCC_GetSysClockFreq+0x16c>
 800187a:	2b00      	cmp	r3, #0
 800187c:	d002      	beq.n	8001884 <HAL_RCC_GetSysClockFreq+0x34>
 800187e:	2b04      	cmp	r3, #4
 8001880:	d003      	beq.n	800188a <HAL_RCC_GetSysClockFreq+0x3a>
 8001882:	e09b      	b.n	80019bc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001884:	4b53      	ldr	r3, [pc, #332]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001886:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001888:	e09b      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800188a:	4b53      	ldr	r3, [pc, #332]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x188>)
 800188c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800188e:	e098      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001890:	4b4f      	ldr	r3, [pc, #316]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001898:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800189a:	4b4d      	ldr	r3, [pc, #308]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d028      	beq.n	80018f8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018a6:	4b4a      	ldr	r3, [pc, #296]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	099b      	lsrs	r3, r3, #6
 80018ac:	2200      	movs	r2, #0
 80018ae:	623b      	str	r3, [r7, #32]
 80018b0:	627a      	str	r2, [r7, #36]	; 0x24
 80018b2:	6a3b      	ldr	r3, [r7, #32]
 80018b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80018b8:	2100      	movs	r1, #0
 80018ba:	4b47      	ldr	r3, [pc, #284]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80018bc:	fb03 f201 	mul.w	r2, r3, r1
 80018c0:	2300      	movs	r3, #0
 80018c2:	fb00 f303 	mul.w	r3, r0, r3
 80018c6:	4413      	add	r3, r2
 80018c8:	4a43      	ldr	r2, [pc, #268]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80018ca:	fba0 1202 	umull	r1, r2, r0, r2
 80018ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80018d0:	460a      	mov	r2, r1
 80018d2:	62ba      	str	r2, [r7, #40]	; 0x28
 80018d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018d6:	4413      	add	r3, r2
 80018d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018dc:	2200      	movs	r2, #0
 80018de:	61bb      	str	r3, [r7, #24]
 80018e0:	61fa      	str	r2, [r7, #28]
 80018e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018e6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80018ea:	f7fe fcc9 	bl	8000280 <__aeabi_uldivmod>
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	4613      	mov	r3, r2
 80018f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018f6:	e053      	b.n	80019a0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018f8:	4b35      	ldr	r3, [pc, #212]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	099b      	lsrs	r3, r3, #6
 80018fe:	2200      	movs	r2, #0
 8001900:	613b      	str	r3, [r7, #16]
 8001902:	617a      	str	r2, [r7, #20]
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800190a:	f04f 0b00 	mov.w	fp, #0
 800190e:	4652      	mov	r2, sl
 8001910:	465b      	mov	r3, fp
 8001912:	f04f 0000 	mov.w	r0, #0
 8001916:	f04f 0100 	mov.w	r1, #0
 800191a:	0159      	lsls	r1, r3, #5
 800191c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001920:	0150      	lsls	r0, r2, #5
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	ebb2 080a 	subs.w	r8, r2, sl
 800192a:	eb63 090b 	sbc.w	r9, r3, fp
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	f04f 0300 	mov.w	r3, #0
 8001936:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800193a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800193e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001942:	ebb2 0408 	subs.w	r4, r2, r8
 8001946:	eb63 0509 	sbc.w	r5, r3, r9
 800194a:	f04f 0200 	mov.w	r2, #0
 800194e:	f04f 0300 	mov.w	r3, #0
 8001952:	00eb      	lsls	r3, r5, #3
 8001954:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001958:	00e2      	lsls	r2, r4, #3
 800195a:	4614      	mov	r4, r2
 800195c:	461d      	mov	r5, r3
 800195e:	eb14 030a 	adds.w	r3, r4, sl
 8001962:	603b      	str	r3, [r7, #0]
 8001964:	eb45 030b 	adc.w	r3, r5, fp
 8001968:	607b      	str	r3, [r7, #4]
 800196a:	f04f 0200 	mov.w	r2, #0
 800196e:	f04f 0300 	mov.w	r3, #0
 8001972:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001976:	4629      	mov	r1, r5
 8001978:	028b      	lsls	r3, r1, #10
 800197a:	4621      	mov	r1, r4
 800197c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001980:	4621      	mov	r1, r4
 8001982:	028a      	lsls	r2, r1, #10
 8001984:	4610      	mov	r0, r2
 8001986:	4619      	mov	r1, r3
 8001988:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800198a:	2200      	movs	r2, #0
 800198c:	60bb      	str	r3, [r7, #8]
 800198e:	60fa      	str	r2, [r7, #12]
 8001990:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001994:	f7fe fc74 	bl	8000280 <__aeabi_uldivmod>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4613      	mov	r3, r2
 800199e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019a0:	4b0b      	ldr	r3, [pc, #44]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	0c1b      	lsrs	r3, r3, #16
 80019a6:	f003 0303 	and.w	r3, r3, #3
 80019aa:	3301      	adds	r3, #1
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80019b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80019b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019b8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80019ba:	e002      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019bc:	4b05      	ldr	r3, [pc, #20]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x184>)
 80019be:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80019c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3740      	adds	r7, #64	; 0x40
 80019c8:	46bd      	mov	sp, r7
 80019ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019ce:	bf00      	nop
 80019d0:	40023800 	.word	0x40023800
 80019d4:	00f42400 	.word	0x00f42400
 80019d8:	017d7840 	.word	0x017d7840

080019dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019e0:	4b03      	ldr	r3, [pc, #12]	; (80019f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80019e2:	681b      	ldr	r3, [r3, #0]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	20000000 	.word	0x20000000

080019f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019f8:	f7ff fff0 	bl	80019dc <HAL_RCC_GetHCLKFreq>
 80019fc:	4602      	mov	r2, r0
 80019fe:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	0a9b      	lsrs	r3, r3, #10
 8001a04:	f003 0307 	and.w	r3, r3, #7
 8001a08:	4903      	ldr	r1, [pc, #12]	; (8001a18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a0a:	5ccb      	ldrb	r3, [r1, r3]
 8001a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40023800 	.word	0x40023800
 8001a18:	080060c0 	.word	0x080060c0

08001a1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a20:	f7ff ffdc 	bl	80019dc <HAL_RCC_GetHCLKFreq>
 8001a24:	4602      	mov	r2, r0
 8001a26:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	0b5b      	lsrs	r3, r3, #13
 8001a2c:	f003 0307 	and.w	r3, r3, #7
 8001a30:	4903      	ldr	r1, [pc, #12]	; (8001a40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a32:	5ccb      	ldrb	r3, [r1, r3]
 8001a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	080060c0 	.word	0x080060c0

08001a44 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	220f      	movs	r2, #15
 8001a52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001a54:	4b12      	ldr	r3, [pc, #72]	; (8001aa0 <HAL_RCC_GetClockConfig+0x5c>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f003 0203 	and.w	r2, r3, #3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001a60:	4b0f      	ldr	r3, [pc, #60]	; (8001aa0 <HAL_RCC_GetClockConfig+0x5c>)
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	; (8001aa0 <HAL_RCC_GetClockConfig+0x5c>)
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001a78:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <HAL_RCC_GetClockConfig+0x5c>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	08db      	lsrs	r3, r3, #3
 8001a7e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a86:	4b07      	ldr	r3, [pc, #28]	; (8001aa4 <HAL_RCC_GetClockConfig+0x60>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0207 	and.w	r2, r3, #7
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	601a      	str	r2, [r3, #0]
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40023c00 	.word	0x40023c00

08001aa8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d101      	bne.n	8001aba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e041      	b.n	8001b3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d106      	bne.n	8001ad4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f000 f839 	bl	8001b46 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3304      	adds	r3, #4
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4610      	mov	r0, r2
 8001ae8:	f000 f9ca 	bl	8001e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2201      	movs	r2, #1
 8001af0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2201      	movs	r2, #1
 8001af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2201      	movs	r2, #1
 8001b00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2201      	movs	r2, #1
 8001b08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2201      	movs	r2, #1
 8001b18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2201      	movs	r2, #1
 8001b20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2201      	movs	r2, #1
 8001b28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2201      	movs	r2, #1
 8001b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b4e:	bf00      	nop
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
	...

08001b5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d001      	beq.n	8001b74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e044      	b.n	8001bfe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2202      	movs	r2, #2
 8001b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	68da      	ldr	r2, [r3, #12]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f042 0201 	orr.w	r2, r2, #1
 8001b8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a1e      	ldr	r2, [pc, #120]	; (8001c0c <HAL_TIM_Base_Start_IT+0xb0>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d018      	beq.n	8001bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b9e:	d013      	beq.n	8001bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a1a      	ldr	r2, [pc, #104]	; (8001c10 <HAL_TIM_Base_Start_IT+0xb4>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d00e      	beq.n	8001bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a19      	ldr	r2, [pc, #100]	; (8001c14 <HAL_TIM_Base_Start_IT+0xb8>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d009      	beq.n	8001bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a17      	ldr	r2, [pc, #92]	; (8001c18 <HAL_TIM_Base_Start_IT+0xbc>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d004      	beq.n	8001bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a16      	ldr	r2, [pc, #88]	; (8001c1c <HAL_TIM_Base_Start_IT+0xc0>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d111      	bne.n	8001bec <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2b06      	cmp	r3, #6
 8001bd8:	d010      	beq.n	8001bfc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f042 0201 	orr.w	r2, r2, #1
 8001be8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bea:	e007      	b.n	8001bfc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f042 0201 	orr.w	r2, r2, #1
 8001bfa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3714      	adds	r7, #20
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	40010000 	.word	0x40010000
 8001c10:	40000400 	.word	0x40000400
 8001c14:	40000800 	.word	0x40000800
 8001c18:	40000c00 	.word	0x40000c00
 8001c1c:	40014000 	.word	0x40014000

08001c20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	691b      	ldr	r3, [r3, #16]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d122      	bne.n	8001c7c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	f003 0302 	and.w	r3, r3, #2
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d11b      	bne.n	8001c7c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f06f 0202 	mvn.w	r2, #2
 8001c4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2201      	movs	r2, #1
 8001c52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	f003 0303 	and.w	r3, r3, #3
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d003      	beq.n	8001c6a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 f8ee 	bl	8001e44 <HAL_TIM_IC_CaptureCallback>
 8001c68:	e005      	b.n	8001c76 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f000 f8e0 	bl	8001e30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f000 f8f1 	bl	8001e58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	f003 0304 	and.w	r3, r3, #4
 8001c86:	2b04      	cmp	r3, #4
 8001c88:	d122      	bne.n	8001cd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	f003 0304 	and.w	r3, r3, #4
 8001c94:	2b04      	cmp	r3, #4
 8001c96:	d11b      	bne.n	8001cd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f06f 0204 	mvn.w	r2, #4
 8001ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d003      	beq.n	8001cbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f000 f8c4 	bl	8001e44 <HAL_TIM_IC_CaptureCallback>
 8001cbc:	e005      	b.n	8001cca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f000 f8b6 	bl	8001e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f000 f8c7 	bl	8001e58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	f003 0308 	and.w	r3, r3, #8
 8001cda:	2b08      	cmp	r3, #8
 8001cdc:	d122      	bne.n	8001d24 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	f003 0308 	and.w	r3, r3, #8
 8001ce8:	2b08      	cmp	r3, #8
 8001cea:	d11b      	bne.n	8001d24 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f06f 0208 	mvn.w	r2, #8
 8001cf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2204      	movs	r2, #4
 8001cfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	f003 0303 	and.w	r3, r3, #3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d003      	beq.n	8001d12 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f000 f89a 	bl	8001e44 <HAL_TIM_IC_CaptureCallback>
 8001d10:	e005      	b.n	8001d1e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f88c 	bl	8001e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 f89d 	bl	8001e58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	f003 0310 	and.w	r3, r3, #16
 8001d2e:	2b10      	cmp	r3, #16
 8001d30:	d122      	bne.n	8001d78 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	f003 0310 	and.w	r3, r3, #16
 8001d3c:	2b10      	cmp	r3, #16
 8001d3e:	d11b      	bne.n	8001d78 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f06f 0210 	mvn.w	r2, #16
 8001d48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2208      	movs	r2, #8
 8001d4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	69db      	ldr	r3, [r3, #28]
 8001d56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d003      	beq.n	8001d66 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 f870 	bl	8001e44 <HAL_TIM_IC_CaptureCallback>
 8001d64:	e005      	b.n	8001d72 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 f862 	bl	8001e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f000 f873 	bl	8001e58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	691b      	ldr	r3, [r3, #16]
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d10e      	bne.n	8001da4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	f003 0301 	and.w	r3, r3, #1
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d107      	bne.n	8001da4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f06f 0201 	mvn.w	r2, #1
 8001d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f7fe fd52 	bl	8000848 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	691b      	ldr	r3, [r3, #16]
 8001daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dae:	2b80      	cmp	r3, #128	; 0x80
 8001db0:	d10e      	bne.n	8001dd0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dbc:	2b80      	cmp	r3, #128	; 0x80
 8001dbe:	d107      	bne.n	8001dd0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 f8e2 	bl	8001f94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	691b      	ldr	r3, [r3, #16]
 8001dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dda:	2b40      	cmp	r3, #64	; 0x40
 8001ddc:	d10e      	bne.n	8001dfc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001de8:	2b40      	cmp	r3, #64	; 0x40
 8001dea:	d107      	bne.n	8001dfc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 f838 	bl	8001e6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	f003 0320 	and.w	r3, r3, #32
 8001e06:	2b20      	cmp	r3, #32
 8001e08:	d10e      	bne.n	8001e28 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	f003 0320 	and.w	r3, r3, #32
 8001e14:	2b20      	cmp	r3, #32
 8001e16:	d107      	bne.n	8001e28 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f06f 0220 	mvn.w	r2, #32
 8001e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 f8ac 	bl	8001f80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e28:	bf00      	nop
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e74:	bf00      	nop
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a34      	ldr	r2, [pc, #208]	; (8001f64 <TIM_Base_SetConfig+0xe4>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d00f      	beq.n	8001eb8 <TIM_Base_SetConfig+0x38>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e9e:	d00b      	beq.n	8001eb8 <TIM_Base_SetConfig+0x38>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a31      	ldr	r2, [pc, #196]	; (8001f68 <TIM_Base_SetConfig+0xe8>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d007      	beq.n	8001eb8 <TIM_Base_SetConfig+0x38>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a30      	ldr	r2, [pc, #192]	; (8001f6c <TIM_Base_SetConfig+0xec>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d003      	beq.n	8001eb8 <TIM_Base_SetConfig+0x38>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a2f      	ldr	r2, [pc, #188]	; (8001f70 <TIM_Base_SetConfig+0xf0>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d108      	bne.n	8001eca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ebe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	68fa      	ldr	r2, [r7, #12]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a25      	ldr	r2, [pc, #148]	; (8001f64 <TIM_Base_SetConfig+0xe4>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d01b      	beq.n	8001f0a <TIM_Base_SetConfig+0x8a>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ed8:	d017      	beq.n	8001f0a <TIM_Base_SetConfig+0x8a>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a22      	ldr	r2, [pc, #136]	; (8001f68 <TIM_Base_SetConfig+0xe8>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d013      	beq.n	8001f0a <TIM_Base_SetConfig+0x8a>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a21      	ldr	r2, [pc, #132]	; (8001f6c <TIM_Base_SetConfig+0xec>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d00f      	beq.n	8001f0a <TIM_Base_SetConfig+0x8a>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a20      	ldr	r2, [pc, #128]	; (8001f70 <TIM_Base_SetConfig+0xf0>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d00b      	beq.n	8001f0a <TIM_Base_SetConfig+0x8a>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a1f      	ldr	r2, [pc, #124]	; (8001f74 <TIM_Base_SetConfig+0xf4>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d007      	beq.n	8001f0a <TIM_Base_SetConfig+0x8a>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a1e      	ldr	r2, [pc, #120]	; (8001f78 <TIM_Base_SetConfig+0xf8>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d003      	beq.n	8001f0a <TIM_Base_SetConfig+0x8a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a1d      	ldr	r2, [pc, #116]	; (8001f7c <TIM_Base_SetConfig+0xfc>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d108      	bne.n	8001f1c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	695b      	ldr	r3, [r3, #20]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68fa      	ldr	r2, [r7, #12]
 8001f2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a08      	ldr	r2, [pc, #32]	; (8001f64 <TIM_Base_SetConfig+0xe4>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d103      	bne.n	8001f50 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	691a      	ldr	r2, [r3, #16]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	615a      	str	r2, [r3, #20]
}
 8001f56:	bf00      	nop
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	40010000 	.word	0x40010000
 8001f68:	40000400 	.word	0x40000400
 8001f6c:	40000800 	.word	0x40000800
 8001f70:	40000c00 	.word	0x40000c00
 8001f74:	40014000 	.word	0x40014000
 8001f78:	40014400 	.word	0x40014400
 8001f7c:	40014800 	.word	0x40014800

08001f80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f88:	bf00      	nop
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f9c:	bf00      	nop
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e03f      	b.n	800203a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d106      	bne.n	8001fd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f7fe fc7e 	bl	80008d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2224      	movs	r2, #36	; 0x24
 8001fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68da      	ldr	r2, [r3, #12]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f000 f929 	bl	8002244 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	691a      	ldr	r2, [r3, #16]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002000:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	695a      	ldr	r2, [r3, #20]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002010:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68da      	ldr	r2, [r3, #12]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002020:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2220      	movs	r2, #32
 800202c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2220      	movs	r2, #32
 8002034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b08a      	sub	sp, #40	; 0x28
 8002046:	af02      	add	r7, sp, #8
 8002048:	60f8      	str	r0, [r7, #12]
 800204a:	60b9      	str	r1, [r7, #8]
 800204c:	603b      	str	r3, [r7, #0]
 800204e:	4613      	mov	r3, r2
 8002050:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002052:	2300      	movs	r3, #0
 8002054:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b20      	cmp	r3, #32
 8002060:	d17c      	bne.n	800215c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d002      	beq.n	800206e <HAL_UART_Transmit+0x2c>
 8002068:	88fb      	ldrh	r3, [r7, #6]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d101      	bne.n	8002072 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e075      	b.n	800215e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002078:	2b01      	cmp	r3, #1
 800207a:	d101      	bne.n	8002080 <HAL_UART_Transmit+0x3e>
 800207c:	2302      	movs	r3, #2
 800207e:	e06e      	b.n	800215e <HAL_UART_Transmit+0x11c>
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2200      	movs	r2, #0
 800208c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2221      	movs	r2, #33	; 0x21
 8002092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002096:	f7fe fe0b 	bl	8000cb0 <HAL_GetTick>
 800209a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	88fa      	ldrh	r2, [r7, #6]
 80020a0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	88fa      	ldrh	r2, [r7, #6]
 80020a6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020b0:	d108      	bne.n	80020c4 <HAL_UART_Transmit+0x82>
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	691b      	ldr	r3, [r3, #16]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d104      	bne.n	80020c4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80020ba:	2300      	movs	r3, #0
 80020bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	61bb      	str	r3, [r7, #24]
 80020c2:	e003      	b.n	80020cc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80020c8:	2300      	movs	r3, #0
 80020ca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	2200      	movs	r2, #0
 80020d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80020d4:	e02a      	b.n	800212c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	2200      	movs	r2, #0
 80020de:	2180      	movs	r1, #128	; 0x80
 80020e0:	68f8      	ldr	r0, [r7, #12]
 80020e2:	f000 f840 	bl	8002166 <UART_WaitOnFlagUntilTimeout>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e036      	b.n	800215e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d10b      	bne.n	800210e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	881b      	ldrh	r3, [r3, #0]
 80020fa:	461a      	mov	r2, r3
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002104:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	3302      	adds	r3, #2
 800210a:	61bb      	str	r3, [r7, #24]
 800210c:	e007      	b.n	800211e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	781a      	ldrb	r2, [r3, #0]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	3301      	adds	r3, #1
 800211c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002122:	b29b      	uxth	r3, r3
 8002124:	3b01      	subs	r3, #1
 8002126:	b29a      	uxth	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002130:	b29b      	uxth	r3, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1cf      	bne.n	80020d6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	2200      	movs	r2, #0
 800213e:	2140      	movs	r1, #64	; 0x40
 8002140:	68f8      	ldr	r0, [r7, #12]
 8002142:	f000 f810 	bl	8002166 <UART_WaitOnFlagUntilTimeout>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e006      	b.n	800215e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2220      	movs	r2, #32
 8002154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002158:	2300      	movs	r3, #0
 800215a:	e000      	b.n	800215e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800215c:	2302      	movs	r3, #2
  }
}
 800215e:	4618      	mov	r0, r3
 8002160:	3720      	adds	r7, #32
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	b090      	sub	sp, #64	; 0x40
 800216a:	af00      	add	r7, sp, #0
 800216c:	60f8      	str	r0, [r7, #12]
 800216e:	60b9      	str	r1, [r7, #8]
 8002170:	603b      	str	r3, [r7, #0]
 8002172:	4613      	mov	r3, r2
 8002174:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002176:	e050      	b.n	800221a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002178:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800217a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800217e:	d04c      	beq.n	800221a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002180:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002182:	2b00      	cmp	r3, #0
 8002184:	d007      	beq.n	8002196 <UART_WaitOnFlagUntilTimeout+0x30>
 8002186:	f7fe fd93 	bl	8000cb0 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002192:	429a      	cmp	r2, r3
 8002194:	d241      	bcs.n	800221a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	330c      	adds	r3, #12
 800219c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800219e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021a0:	e853 3f00 	ldrex	r3, [r3]
 80021a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80021a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80021ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	330c      	adds	r3, #12
 80021b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80021b6:	637a      	str	r2, [r7, #52]	; 0x34
 80021b8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80021bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80021be:	e841 2300 	strex	r3, r2, [r1]
 80021c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80021c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d1e5      	bne.n	8002196 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	3314      	adds	r3, #20
 80021d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	e853 3f00 	ldrex	r3, [r3]
 80021d8:	613b      	str	r3, [r7, #16]
   return(result);
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	f023 0301 	bic.w	r3, r3, #1
 80021e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	3314      	adds	r3, #20
 80021e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80021ea:	623a      	str	r2, [r7, #32]
 80021ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021ee:	69f9      	ldr	r1, [r7, #28]
 80021f0:	6a3a      	ldr	r2, [r7, #32]
 80021f2:	e841 2300 	strex	r3, r2, [r1]
 80021f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1e5      	bne.n	80021ca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2220      	movs	r2, #32
 8002202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2220      	movs	r2, #32
 800220a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e00f      	b.n	800223a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	4013      	ands	r3, r2
 8002224:	68ba      	ldr	r2, [r7, #8]
 8002226:	429a      	cmp	r2, r3
 8002228:	bf0c      	ite	eq
 800222a:	2301      	moveq	r3, #1
 800222c:	2300      	movne	r3, #0
 800222e:	b2db      	uxtb	r3, r3
 8002230:	461a      	mov	r2, r3
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	429a      	cmp	r2, r3
 8002236:	d09f      	beq.n	8002178 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3740      	adds	r7, #64	; 0x40
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002244:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002248:	b0c0      	sub	sp, #256	; 0x100
 800224a:	af00      	add	r7, sp, #0
 800224c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	691b      	ldr	r3, [r3, #16]
 8002258:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800225c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002260:	68d9      	ldr	r1, [r3, #12]
 8002262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	ea40 0301 	orr.w	r3, r0, r1
 800226c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800226e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002272:	689a      	ldr	r2, [r3, #8]
 8002274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002278:	691b      	ldr	r3, [r3, #16]
 800227a:	431a      	orrs	r2, r3
 800227c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	431a      	orrs	r2, r3
 8002284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	4313      	orrs	r3, r2
 800228c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800229c:	f021 010c 	bic.w	r1, r1, #12
 80022a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80022aa:	430b      	orrs	r3, r1
 80022ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80022ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022be:	6999      	ldr	r1, [r3, #24]
 80022c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	ea40 0301 	orr.w	r3, r0, r1
 80022ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80022cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	4b8f      	ldr	r3, [pc, #572]	; (8002510 <UART_SetConfig+0x2cc>)
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d005      	beq.n	80022e4 <UART_SetConfig+0xa0>
 80022d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	4b8d      	ldr	r3, [pc, #564]	; (8002514 <UART_SetConfig+0x2d0>)
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d104      	bne.n	80022ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80022e4:	f7ff fb9a 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 80022e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80022ec:	e003      	b.n	80022f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80022ee:	f7ff fb81 	bl	80019f4 <HAL_RCC_GetPCLK1Freq>
 80022f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80022f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022fa:	69db      	ldr	r3, [r3, #28]
 80022fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002300:	f040 810c 	bne.w	800251c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002304:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002308:	2200      	movs	r2, #0
 800230a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800230e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002312:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002316:	4622      	mov	r2, r4
 8002318:	462b      	mov	r3, r5
 800231a:	1891      	adds	r1, r2, r2
 800231c:	65b9      	str	r1, [r7, #88]	; 0x58
 800231e:	415b      	adcs	r3, r3
 8002320:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002322:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002326:	4621      	mov	r1, r4
 8002328:	eb12 0801 	adds.w	r8, r2, r1
 800232c:	4629      	mov	r1, r5
 800232e:	eb43 0901 	adc.w	r9, r3, r1
 8002332:	f04f 0200 	mov.w	r2, #0
 8002336:	f04f 0300 	mov.w	r3, #0
 800233a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800233e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002342:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002346:	4690      	mov	r8, r2
 8002348:	4699      	mov	r9, r3
 800234a:	4623      	mov	r3, r4
 800234c:	eb18 0303 	adds.w	r3, r8, r3
 8002350:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002354:	462b      	mov	r3, r5
 8002356:	eb49 0303 	adc.w	r3, r9, r3
 800235a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800235e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800236a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800236e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002372:	460b      	mov	r3, r1
 8002374:	18db      	adds	r3, r3, r3
 8002376:	653b      	str	r3, [r7, #80]	; 0x50
 8002378:	4613      	mov	r3, r2
 800237a:	eb42 0303 	adc.w	r3, r2, r3
 800237e:	657b      	str	r3, [r7, #84]	; 0x54
 8002380:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002384:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002388:	f7fd ff7a 	bl	8000280 <__aeabi_uldivmod>
 800238c:	4602      	mov	r2, r0
 800238e:	460b      	mov	r3, r1
 8002390:	4b61      	ldr	r3, [pc, #388]	; (8002518 <UART_SetConfig+0x2d4>)
 8002392:	fba3 2302 	umull	r2, r3, r3, r2
 8002396:	095b      	lsrs	r3, r3, #5
 8002398:	011c      	lsls	r4, r3, #4
 800239a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800239e:	2200      	movs	r2, #0
 80023a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80023a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80023a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80023ac:	4642      	mov	r2, r8
 80023ae:	464b      	mov	r3, r9
 80023b0:	1891      	adds	r1, r2, r2
 80023b2:	64b9      	str	r1, [r7, #72]	; 0x48
 80023b4:	415b      	adcs	r3, r3
 80023b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80023b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80023bc:	4641      	mov	r1, r8
 80023be:	eb12 0a01 	adds.w	sl, r2, r1
 80023c2:	4649      	mov	r1, r9
 80023c4:	eb43 0b01 	adc.w	fp, r3, r1
 80023c8:	f04f 0200 	mov.w	r2, #0
 80023cc:	f04f 0300 	mov.w	r3, #0
 80023d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80023d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80023d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80023dc:	4692      	mov	sl, r2
 80023de:	469b      	mov	fp, r3
 80023e0:	4643      	mov	r3, r8
 80023e2:	eb1a 0303 	adds.w	r3, sl, r3
 80023e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80023ea:	464b      	mov	r3, r9
 80023ec:	eb4b 0303 	adc.w	r3, fp, r3
 80023f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80023f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2200      	movs	r2, #0
 80023fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002400:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002404:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002408:	460b      	mov	r3, r1
 800240a:	18db      	adds	r3, r3, r3
 800240c:	643b      	str	r3, [r7, #64]	; 0x40
 800240e:	4613      	mov	r3, r2
 8002410:	eb42 0303 	adc.w	r3, r2, r3
 8002414:	647b      	str	r3, [r7, #68]	; 0x44
 8002416:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800241a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800241e:	f7fd ff2f 	bl	8000280 <__aeabi_uldivmod>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	4611      	mov	r1, r2
 8002428:	4b3b      	ldr	r3, [pc, #236]	; (8002518 <UART_SetConfig+0x2d4>)
 800242a:	fba3 2301 	umull	r2, r3, r3, r1
 800242e:	095b      	lsrs	r3, r3, #5
 8002430:	2264      	movs	r2, #100	; 0x64
 8002432:	fb02 f303 	mul.w	r3, r2, r3
 8002436:	1acb      	subs	r3, r1, r3
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800243e:	4b36      	ldr	r3, [pc, #216]	; (8002518 <UART_SetConfig+0x2d4>)
 8002440:	fba3 2302 	umull	r2, r3, r3, r2
 8002444:	095b      	lsrs	r3, r3, #5
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800244c:	441c      	add	r4, r3
 800244e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002452:	2200      	movs	r2, #0
 8002454:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002458:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800245c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002460:	4642      	mov	r2, r8
 8002462:	464b      	mov	r3, r9
 8002464:	1891      	adds	r1, r2, r2
 8002466:	63b9      	str	r1, [r7, #56]	; 0x38
 8002468:	415b      	adcs	r3, r3
 800246a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800246c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002470:	4641      	mov	r1, r8
 8002472:	1851      	adds	r1, r2, r1
 8002474:	6339      	str	r1, [r7, #48]	; 0x30
 8002476:	4649      	mov	r1, r9
 8002478:	414b      	adcs	r3, r1
 800247a:	637b      	str	r3, [r7, #52]	; 0x34
 800247c:	f04f 0200 	mov.w	r2, #0
 8002480:	f04f 0300 	mov.w	r3, #0
 8002484:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002488:	4659      	mov	r1, fp
 800248a:	00cb      	lsls	r3, r1, #3
 800248c:	4651      	mov	r1, sl
 800248e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002492:	4651      	mov	r1, sl
 8002494:	00ca      	lsls	r2, r1, #3
 8002496:	4610      	mov	r0, r2
 8002498:	4619      	mov	r1, r3
 800249a:	4603      	mov	r3, r0
 800249c:	4642      	mov	r2, r8
 800249e:	189b      	adds	r3, r3, r2
 80024a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80024a4:	464b      	mov	r3, r9
 80024a6:	460a      	mov	r2, r1
 80024a8:	eb42 0303 	adc.w	r3, r2, r3
 80024ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80024b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80024bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80024c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80024c4:	460b      	mov	r3, r1
 80024c6:	18db      	adds	r3, r3, r3
 80024c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80024ca:	4613      	mov	r3, r2
 80024cc:	eb42 0303 	adc.w	r3, r2, r3
 80024d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80024d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80024da:	f7fd fed1 	bl	8000280 <__aeabi_uldivmod>
 80024de:	4602      	mov	r2, r0
 80024e0:	460b      	mov	r3, r1
 80024e2:	4b0d      	ldr	r3, [pc, #52]	; (8002518 <UART_SetConfig+0x2d4>)
 80024e4:	fba3 1302 	umull	r1, r3, r3, r2
 80024e8:	095b      	lsrs	r3, r3, #5
 80024ea:	2164      	movs	r1, #100	; 0x64
 80024ec:	fb01 f303 	mul.w	r3, r1, r3
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	3332      	adds	r3, #50	; 0x32
 80024f6:	4a08      	ldr	r2, [pc, #32]	; (8002518 <UART_SetConfig+0x2d4>)
 80024f8:	fba2 2303 	umull	r2, r3, r2, r3
 80024fc:	095b      	lsrs	r3, r3, #5
 80024fe:	f003 0207 	and.w	r2, r3, #7
 8002502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4422      	add	r2, r4
 800250a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800250c:	e105      	b.n	800271a <UART_SetConfig+0x4d6>
 800250e:	bf00      	nop
 8002510:	40011000 	.word	0x40011000
 8002514:	40011400 	.word	0x40011400
 8002518:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800251c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002520:	2200      	movs	r2, #0
 8002522:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002526:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800252a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800252e:	4642      	mov	r2, r8
 8002530:	464b      	mov	r3, r9
 8002532:	1891      	adds	r1, r2, r2
 8002534:	6239      	str	r1, [r7, #32]
 8002536:	415b      	adcs	r3, r3
 8002538:	627b      	str	r3, [r7, #36]	; 0x24
 800253a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800253e:	4641      	mov	r1, r8
 8002540:	1854      	adds	r4, r2, r1
 8002542:	4649      	mov	r1, r9
 8002544:	eb43 0501 	adc.w	r5, r3, r1
 8002548:	f04f 0200 	mov.w	r2, #0
 800254c:	f04f 0300 	mov.w	r3, #0
 8002550:	00eb      	lsls	r3, r5, #3
 8002552:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002556:	00e2      	lsls	r2, r4, #3
 8002558:	4614      	mov	r4, r2
 800255a:	461d      	mov	r5, r3
 800255c:	4643      	mov	r3, r8
 800255e:	18e3      	adds	r3, r4, r3
 8002560:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002564:	464b      	mov	r3, r9
 8002566:	eb45 0303 	adc.w	r3, r5, r3
 800256a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800256e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800257a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800257e:	f04f 0200 	mov.w	r2, #0
 8002582:	f04f 0300 	mov.w	r3, #0
 8002586:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800258a:	4629      	mov	r1, r5
 800258c:	008b      	lsls	r3, r1, #2
 800258e:	4621      	mov	r1, r4
 8002590:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002594:	4621      	mov	r1, r4
 8002596:	008a      	lsls	r2, r1, #2
 8002598:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800259c:	f7fd fe70 	bl	8000280 <__aeabi_uldivmod>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	4b60      	ldr	r3, [pc, #384]	; (8002728 <UART_SetConfig+0x4e4>)
 80025a6:	fba3 2302 	umull	r2, r3, r3, r2
 80025aa:	095b      	lsrs	r3, r3, #5
 80025ac:	011c      	lsls	r4, r3, #4
 80025ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025b2:	2200      	movs	r2, #0
 80025b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80025b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80025bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80025c0:	4642      	mov	r2, r8
 80025c2:	464b      	mov	r3, r9
 80025c4:	1891      	adds	r1, r2, r2
 80025c6:	61b9      	str	r1, [r7, #24]
 80025c8:	415b      	adcs	r3, r3
 80025ca:	61fb      	str	r3, [r7, #28]
 80025cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025d0:	4641      	mov	r1, r8
 80025d2:	1851      	adds	r1, r2, r1
 80025d4:	6139      	str	r1, [r7, #16]
 80025d6:	4649      	mov	r1, r9
 80025d8:	414b      	adcs	r3, r1
 80025da:	617b      	str	r3, [r7, #20]
 80025dc:	f04f 0200 	mov.w	r2, #0
 80025e0:	f04f 0300 	mov.w	r3, #0
 80025e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80025e8:	4659      	mov	r1, fp
 80025ea:	00cb      	lsls	r3, r1, #3
 80025ec:	4651      	mov	r1, sl
 80025ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025f2:	4651      	mov	r1, sl
 80025f4:	00ca      	lsls	r2, r1, #3
 80025f6:	4610      	mov	r0, r2
 80025f8:	4619      	mov	r1, r3
 80025fa:	4603      	mov	r3, r0
 80025fc:	4642      	mov	r2, r8
 80025fe:	189b      	adds	r3, r3, r2
 8002600:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002604:	464b      	mov	r3, r9
 8002606:	460a      	mov	r2, r1
 8002608:	eb42 0303 	adc.w	r3, r2, r3
 800260c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	67bb      	str	r3, [r7, #120]	; 0x78
 800261a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800261c:	f04f 0200 	mov.w	r2, #0
 8002620:	f04f 0300 	mov.w	r3, #0
 8002624:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002628:	4649      	mov	r1, r9
 800262a:	008b      	lsls	r3, r1, #2
 800262c:	4641      	mov	r1, r8
 800262e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002632:	4641      	mov	r1, r8
 8002634:	008a      	lsls	r2, r1, #2
 8002636:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800263a:	f7fd fe21 	bl	8000280 <__aeabi_uldivmod>
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	4b39      	ldr	r3, [pc, #228]	; (8002728 <UART_SetConfig+0x4e4>)
 8002644:	fba3 1302 	umull	r1, r3, r3, r2
 8002648:	095b      	lsrs	r3, r3, #5
 800264a:	2164      	movs	r1, #100	; 0x64
 800264c:	fb01 f303 	mul.w	r3, r1, r3
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	3332      	adds	r3, #50	; 0x32
 8002656:	4a34      	ldr	r2, [pc, #208]	; (8002728 <UART_SetConfig+0x4e4>)
 8002658:	fba2 2303 	umull	r2, r3, r2, r3
 800265c:	095b      	lsrs	r3, r3, #5
 800265e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002662:	441c      	add	r4, r3
 8002664:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002668:	2200      	movs	r2, #0
 800266a:	673b      	str	r3, [r7, #112]	; 0x70
 800266c:	677a      	str	r2, [r7, #116]	; 0x74
 800266e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002672:	4642      	mov	r2, r8
 8002674:	464b      	mov	r3, r9
 8002676:	1891      	adds	r1, r2, r2
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	415b      	adcs	r3, r3
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002682:	4641      	mov	r1, r8
 8002684:	1851      	adds	r1, r2, r1
 8002686:	6039      	str	r1, [r7, #0]
 8002688:	4649      	mov	r1, r9
 800268a:	414b      	adcs	r3, r1
 800268c:	607b      	str	r3, [r7, #4]
 800268e:	f04f 0200 	mov.w	r2, #0
 8002692:	f04f 0300 	mov.w	r3, #0
 8002696:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800269a:	4659      	mov	r1, fp
 800269c:	00cb      	lsls	r3, r1, #3
 800269e:	4651      	mov	r1, sl
 80026a0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026a4:	4651      	mov	r1, sl
 80026a6:	00ca      	lsls	r2, r1, #3
 80026a8:	4610      	mov	r0, r2
 80026aa:	4619      	mov	r1, r3
 80026ac:	4603      	mov	r3, r0
 80026ae:	4642      	mov	r2, r8
 80026b0:	189b      	adds	r3, r3, r2
 80026b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80026b4:	464b      	mov	r3, r9
 80026b6:	460a      	mov	r2, r1
 80026b8:	eb42 0303 	adc.w	r3, r2, r3
 80026bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80026be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	663b      	str	r3, [r7, #96]	; 0x60
 80026c8:	667a      	str	r2, [r7, #100]	; 0x64
 80026ca:	f04f 0200 	mov.w	r2, #0
 80026ce:	f04f 0300 	mov.w	r3, #0
 80026d2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80026d6:	4649      	mov	r1, r9
 80026d8:	008b      	lsls	r3, r1, #2
 80026da:	4641      	mov	r1, r8
 80026dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80026e0:	4641      	mov	r1, r8
 80026e2:	008a      	lsls	r2, r1, #2
 80026e4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80026e8:	f7fd fdca 	bl	8000280 <__aeabi_uldivmod>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4b0d      	ldr	r3, [pc, #52]	; (8002728 <UART_SetConfig+0x4e4>)
 80026f2:	fba3 1302 	umull	r1, r3, r3, r2
 80026f6:	095b      	lsrs	r3, r3, #5
 80026f8:	2164      	movs	r1, #100	; 0x64
 80026fa:	fb01 f303 	mul.w	r3, r1, r3
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	011b      	lsls	r3, r3, #4
 8002702:	3332      	adds	r3, #50	; 0x32
 8002704:	4a08      	ldr	r2, [pc, #32]	; (8002728 <UART_SetConfig+0x4e4>)
 8002706:	fba2 2303 	umull	r2, r3, r2, r3
 800270a:	095b      	lsrs	r3, r3, #5
 800270c:	f003 020f 	and.w	r2, r3, #15
 8002710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4422      	add	r2, r4
 8002718:	609a      	str	r2, [r3, #8]
}
 800271a:	bf00      	nop
 800271c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002720:	46bd      	mov	sp, r7
 8002722:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002726:	bf00      	nop
 8002728:	51eb851f 	.word	0x51eb851f

0800272c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002730:	4b05      	ldr	r3, [pc, #20]	; (8002748 <SysTick_Handler+0x1c>)
 8002732:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002734:	f001 fc02 	bl	8003f3c <xTaskGetSchedulerState>
 8002738:	4603      	mov	r3, r0
 800273a:	2b01      	cmp	r3, #1
 800273c:	d001      	beq.n	8002742 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800273e:	f002 f9eb 	bl	8004b18 <xPortSysTickHandler>
  }
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	e000e010 	.word	0xe000e010

0800274c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800274c:	b480      	push	{r7}
 800274e:	b085      	sub	sp, #20
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	4a07      	ldr	r2, [pc, #28]	; (8002778 <vApplicationGetIdleTaskMemory+0x2c>)
 800275c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	4a06      	ldr	r2, [pc, #24]	; (800277c <vApplicationGetIdleTaskMemory+0x30>)
 8002762:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2280      	movs	r2, #128	; 0x80
 8002768:	601a      	str	r2, [r3, #0]
}
 800276a:	bf00      	nop
 800276c:	3714      	adds	r7, #20
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	20000130 	.word	0x20000130
 800277c:	2000018c 	.word	0x2000018c

08002780 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	4a07      	ldr	r2, [pc, #28]	; (80027ac <vApplicationGetTimerTaskMemory+0x2c>)
 8002790:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	4a06      	ldr	r2, [pc, #24]	; (80027b0 <vApplicationGetTimerTaskMemory+0x30>)
 8002796:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800279e:	601a      	str	r2, [r3, #0]
}
 80027a0:	bf00      	nop
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	2000038c 	.word	0x2000038c
 80027b0:	200003e8 	.word	0x200003e8

080027b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f103 0208 	add.w	r2, r3, #8
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f04f 32ff 	mov.w	r2, #4294967295
 80027cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f103 0208 	add.w	r2, r3, #8
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f103 0208 	add.w	r2, r3, #8
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800280e:	b480      	push	{r7}
 8002810:	b085      	sub	sp, #20
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
 8002816:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	68fa      	ldr	r2, [r7, #12]
 8002822:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	689a      	ldr	r2, [r3, #8]
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	1c5a      	adds	r2, r3, #1
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	601a      	str	r2, [r3, #0]
}
 800284a:	bf00      	nop
 800284c:	3714      	adds	r7, #20
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr

08002856 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002856:	b480      	push	{r7}
 8002858:	b085      	sub	sp, #20
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
 800285e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286c:	d103      	bne.n	8002876 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	e00c      	b.n	8002890 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	3308      	adds	r3, #8
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	e002      	b.n	8002884 <vListInsert+0x2e>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68ba      	ldr	r2, [r7, #8]
 800288c:	429a      	cmp	r2, r3
 800288e:	d2f6      	bcs.n	800287e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	1c5a      	adds	r2, r3, #1
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	601a      	str	r2, [r3, #0]
}
 80028bc:	bf00      	nop
 80028be:	3714      	adds	r7, #20
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	6892      	ldr	r2, [r2, #8]
 80028de:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	6852      	ldr	r2, [r2, #4]
 80028e8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d103      	bne.n	80028fc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	1e5a      	subs	r2, r3, #1
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
}
 8002910:	4618      	mov	r0, r3
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d10a      	bne.n	8002946 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002934:	f383 8811 	msr	BASEPRI, r3
 8002938:	f3bf 8f6f 	isb	sy
 800293c:	f3bf 8f4f 	dsb	sy
 8002940:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002942:	bf00      	nop
 8002944:	e7fe      	b.n	8002944 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002946:	f002 f855 	bl	80049f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002952:	68f9      	ldr	r1, [r7, #12]
 8002954:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002956:	fb01 f303 	mul.w	r3, r1, r3
 800295a:	441a      	add	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2200      	movs	r2, #0
 8002964:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002976:	3b01      	subs	r3, #1
 8002978:	68f9      	ldr	r1, [r7, #12]
 800297a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800297c:	fb01 f303 	mul.w	r3, r1, r3
 8002980:	441a      	add	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	22ff      	movs	r2, #255	; 0xff
 800298a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	22ff      	movs	r2, #255	; 0xff
 8002992:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d114      	bne.n	80029c6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	691b      	ldr	r3, [r3, #16]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d01a      	beq.n	80029da <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	3310      	adds	r3, #16
 80029a8:	4618      	mov	r0, r3
 80029aa:	f001 f909 	bl	8003bc0 <xTaskRemoveFromEventList>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d012      	beq.n	80029da <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80029b4:	4b0c      	ldr	r3, [pc, #48]	; (80029e8 <xQueueGenericReset+0xcc>)
 80029b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	f3bf 8f4f 	dsb	sy
 80029c0:	f3bf 8f6f 	isb	sy
 80029c4:	e009      	b.n	80029da <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	3310      	adds	r3, #16
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7ff fef2 	bl	80027b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	3324      	adds	r3, #36	; 0x24
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7ff feed 	bl	80027b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80029da:	f002 f83b 	bl	8004a54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80029de:	2301      	movs	r3, #1
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3710      	adds	r7, #16
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	e000ed04 	.word	0xe000ed04

080029ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b08e      	sub	sp, #56	; 0x38
 80029f0:	af02      	add	r7, sp, #8
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
 80029f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d10a      	bne.n	8002a16 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a04:	f383 8811 	msr	BASEPRI, r3
 8002a08:	f3bf 8f6f 	isb	sy
 8002a0c:	f3bf 8f4f 	dsb	sy
 8002a10:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002a12:	bf00      	nop
 8002a14:	e7fe      	b.n	8002a14 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d10a      	bne.n	8002a32 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a20:	f383 8811 	msr	BASEPRI, r3
 8002a24:	f3bf 8f6f 	isb	sy
 8002a28:	f3bf 8f4f 	dsb	sy
 8002a2c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002a2e:	bf00      	nop
 8002a30:	e7fe      	b.n	8002a30 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d002      	beq.n	8002a3e <xQueueGenericCreateStatic+0x52>
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <xQueueGenericCreateStatic+0x56>
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e000      	b.n	8002a44 <xQueueGenericCreateStatic+0x58>
 8002a42:	2300      	movs	r3, #0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d10a      	bne.n	8002a5e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a4c:	f383 8811 	msr	BASEPRI, r3
 8002a50:	f3bf 8f6f 	isb	sy
 8002a54:	f3bf 8f4f 	dsb	sy
 8002a58:	623b      	str	r3, [r7, #32]
}
 8002a5a:	bf00      	nop
 8002a5c:	e7fe      	b.n	8002a5c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d102      	bne.n	8002a6a <xQueueGenericCreateStatic+0x7e>
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <xQueueGenericCreateStatic+0x82>
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e000      	b.n	8002a70 <xQueueGenericCreateStatic+0x84>
 8002a6e:	2300      	movs	r3, #0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d10a      	bne.n	8002a8a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a78:	f383 8811 	msr	BASEPRI, r3
 8002a7c:	f3bf 8f6f 	isb	sy
 8002a80:	f3bf 8f4f 	dsb	sy
 8002a84:	61fb      	str	r3, [r7, #28]
}
 8002a86:	bf00      	nop
 8002a88:	e7fe      	b.n	8002a88 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002a8a:	2350      	movs	r3, #80	; 0x50
 8002a8c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	2b50      	cmp	r3, #80	; 0x50
 8002a92:	d00a      	beq.n	8002aaa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002a94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a98:	f383 8811 	msr	BASEPRI, r3
 8002a9c:	f3bf 8f6f 	isb	sy
 8002aa0:	f3bf 8f4f 	dsb	sy
 8002aa4:	61bb      	str	r3, [r7, #24]
}
 8002aa6:	bf00      	nop
 8002aa8:	e7fe      	b.n	8002aa8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002aaa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00d      	beq.n	8002ad2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002abe:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ac4:	9300      	str	r3, [sp, #0]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	68b9      	ldr	r1, [r7, #8]
 8002acc:	68f8      	ldr	r0, [r7, #12]
 8002ace:	f000 f83f 	bl	8002b50 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3730      	adds	r7, #48	; 0x30
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08a      	sub	sp, #40	; 0x28
 8002ae0:	af02      	add	r7, sp, #8
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d10a      	bne.n	8002b06 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002af4:	f383 8811 	msr	BASEPRI, r3
 8002af8:	f3bf 8f6f 	isb	sy
 8002afc:	f3bf 8f4f 	dsb	sy
 8002b00:	613b      	str	r3, [r7, #16]
}
 8002b02:	bf00      	nop
 8002b04:	e7fe      	b.n	8002b04 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	68ba      	ldr	r2, [r7, #8]
 8002b0a:	fb02 f303 	mul.w	r3, r2, r3
 8002b0e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	3350      	adds	r3, #80	; 0x50
 8002b14:	4618      	mov	r0, r3
 8002b16:	f002 f88f 	bl	8004c38 <pvPortMalloc>
 8002b1a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d011      	beq.n	8002b46 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	3350      	adds	r3, #80	; 0x50
 8002b2a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002b34:	79fa      	ldrb	r2, [r7, #7]
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	9300      	str	r3, [sp, #0]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	68b9      	ldr	r1, [r7, #8]
 8002b40:	68f8      	ldr	r0, [r7, #12]
 8002b42:	f000 f805 	bl	8002b50 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002b46:	69bb      	ldr	r3, [r7, #24]
	}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3720      	adds	r7, #32
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
 8002b5c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d103      	bne.n	8002b6c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	e002      	b.n	8002b72 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	68ba      	ldr	r2, [r7, #8]
 8002b7c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002b7e:	2101      	movs	r1, #1
 8002b80:	69b8      	ldr	r0, [r7, #24]
 8002b82:	f7ff fecb 	bl	800291c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	78fa      	ldrb	r2, [r7, #3]
 8002b8a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002b8e:	bf00      	nop
 8002b90:	3710      	adds	r7, #16
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
	...

08002b98 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b08e      	sub	sp, #56	; 0x38
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
 8002ba4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10a      	bne.n	8002bca <xQueueGenericSend+0x32>
	__asm volatile
 8002bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bb8:	f383 8811 	msr	BASEPRI, r3
 8002bbc:	f3bf 8f6f 	isb	sy
 8002bc0:	f3bf 8f4f 	dsb	sy
 8002bc4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002bc6:	bf00      	nop
 8002bc8:	e7fe      	b.n	8002bc8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d103      	bne.n	8002bd8 <xQueueGenericSend+0x40>
 8002bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d101      	bne.n	8002bdc <xQueueGenericSend+0x44>
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e000      	b.n	8002bde <xQueueGenericSend+0x46>
 8002bdc:	2300      	movs	r3, #0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10a      	bne.n	8002bf8 <xQueueGenericSend+0x60>
	__asm volatile
 8002be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002be6:	f383 8811 	msr	BASEPRI, r3
 8002bea:	f3bf 8f6f 	isb	sy
 8002bee:	f3bf 8f4f 	dsb	sy
 8002bf2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002bf4:	bf00      	nop
 8002bf6:	e7fe      	b.n	8002bf6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d103      	bne.n	8002c06 <xQueueGenericSend+0x6e>
 8002bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d101      	bne.n	8002c0a <xQueueGenericSend+0x72>
 8002c06:	2301      	movs	r3, #1
 8002c08:	e000      	b.n	8002c0c <xQueueGenericSend+0x74>
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10a      	bne.n	8002c26 <xQueueGenericSend+0x8e>
	__asm volatile
 8002c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c14:	f383 8811 	msr	BASEPRI, r3
 8002c18:	f3bf 8f6f 	isb	sy
 8002c1c:	f3bf 8f4f 	dsb	sy
 8002c20:	623b      	str	r3, [r7, #32]
}
 8002c22:	bf00      	nop
 8002c24:	e7fe      	b.n	8002c24 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002c26:	f001 f989 	bl	8003f3c <xTaskGetSchedulerState>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d102      	bne.n	8002c36 <xQueueGenericSend+0x9e>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d101      	bne.n	8002c3a <xQueueGenericSend+0xa2>
 8002c36:	2301      	movs	r3, #1
 8002c38:	e000      	b.n	8002c3c <xQueueGenericSend+0xa4>
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10a      	bne.n	8002c56 <xQueueGenericSend+0xbe>
	__asm volatile
 8002c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c44:	f383 8811 	msr	BASEPRI, r3
 8002c48:	f3bf 8f6f 	isb	sy
 8002c4c:	f3bf 8f4f 	dsb	sy
 8002c50:	61fb      	str	r3, [r7, #28]
}
 8002c52:	bf00      	nop
 8002c54:	e7fe      	b.n	8002c54 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002c56:	f001 fecd 	bl	80049f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d302      	bcc.n	8002c6c <xQueueGenericSend+0xd4>
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d129      	bne.n	8002cc0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	68b9      	ldr	r1, [r7, #8]
 8002c70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c72:	f000 fa0b 	bl	800308c <prvCopyDataToQueue>
 8002c76:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d010      	beq.n	8002ca2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c82:	3324      	adds	r3, #36	; 0x24
 8002c84:	4618      	mov	r0, r3
 8002c86:	f000 ff9b 	bl	8003bc0 <xTaskRemoveFromEventList>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d013      	beq.n	8002cb8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002c90:	4b3f      	ldr	r3, [pc, #252]	; (8002d90 <xQueueGenericSend+0x1f8>)
 8002c92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	f3bf 8f4f 	dsb	sy
 8002c9c:	f3bf 8f6f 	isb	sy
 8002ca0:	e00a      	b.n	8002cb8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d007      	beq.n	8002cb8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002ca8:	4b39      	ldr	r3, [pc, #228]	; (8002d90 <xQueueGenericSend+0x1f8>)
 8002caa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	f3bf 8f4f 	dsb	sy
 8002cb4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002cb8:	f001 fecc 	bl	8004a54 <vPortExitCritical>
				return pdPASS;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e063      	b.n	8002d88 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d103      	bne.n	8002cce <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002cc6:	f001 fec5 	bl	8004a54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	e05c      	b.n	8002d88 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002cce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d106      	bne.n	8002ce2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002cd4:	f107 0314 	add.w	r3, r7, #20
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f000 ffd5 	bl	8003c88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002ce2:	f001 feb7 	bl	8004a54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ce6:	f000 fd47 	bl	8003778 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002cea:	f001 fe83 	bl	80049f4 <vPortEnterCritical>
 8002cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002cf4:	b25b      	sxtb	r3, r3
 8002cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cfa:	d103      	bne.n	8002d04 <xQueueGenericSend+0x16c>
 8002cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d0a:	b25b      	sxtb	r3, r3
 8002d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d10:	d103      	bne.n	8002d1a <xQueueGenericSend+0x182>
 8002d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d1a:	f001 fe9b 	bl	8004a54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d1e:	1d3a      	adds	r2, r7, #4
 8002d20:	f107 0314 	add.w	r3, r7, #20
 8002d24:	4611      	mov	r1, r2
 8002d26:	4618      	mov	r0, r3
 8002d28:	f000 ffc4 	bl	8003cb4 <xTaskCheckForTimeOut>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d124      	bne.n	8002d7c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002d32:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d34:	f000 faa2 	bl	800327c <prvIsQueueFull>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d018      	beq.n	8002d70 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d40:	3310      	adds	r3, #16
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	4611      	mov	r1, r2
 8002d46:	4618      	mov	r0, r3
 8002d48:	f000 feea 	bl	8003b20 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002d4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d4e:	f000 fa2d 	bl	80031ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002d52:	f000 fd1f 	bl	8003794 <xTaskResumeAll>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f47f af7c 	bne.w	8002c56 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002d5e:	4b0c      	ldr	r3, [pc, #48]	; (8002d90 <xQueueGenericSend+0x1f8>)
 8002d60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	f3bf 8f4f 	dsb	sy
 8002d6a:	f3bf 8f6f 	isb	sy
 8002d6e:	e772      	b.n	8002c56 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002d70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d72:	f000 fa1b 	bl	80031ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002d76:	f000 fd0d 	bl	8003794 <xTaskResumeAll>
 8002d7a:	e76c      	b.n	8002c56 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002d7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d7e:	f000 fa15 	bl	80031ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002d82:	f000 fd07 	bl	8003794 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002d86:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3738      	adds	r7, #56	; 0x38
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	e000ed04 	.word	0xe000ed04

08002d94 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b090      	sub	sp, #64	; 0x40
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
 8002da0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002da6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10a      	bne.n	8002dc2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002db0:	f383 8811 	msr	BASEPRI, r3
 8002db4:	f3bf 8f6f 	isb	sy
 8002db8:	f3bf 8f4f 	dsb	sy
 8002dbc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002dbe:	bf00      	nop
 8002dc0:	e7fe      	b.n	8002dc0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d103      	bne.n	8002dd0 <xQueueGenericSendFromISR+0x3c>
 8002dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d101      	bne.n	8002dd4 <xQueueGenericSendFromISR+0x40>
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e000      	b.n	8002dd6 <xQueueGenericSendFromISR+0x42>
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d10a      	bne.n	8002df0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dde:	f383 8811 	msr	BASEPRI, r3
 8002de2:	f3bf 8f6f 	isb	sy
 8002de6:	f3bf 8f4f 	dsb	sy
 8002dea:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002dec:	bf00      	nop
 8002dee:	e7fe      	b.n	8002dee <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d103      	bne.n	8002dfe <xQueueGenericSendFromISR+0x6a>
 8002df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002df8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d101      	bne.n	8002e02 <xQueueGenericSendFromISR+0x6e>
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e000      	b.n	8002e04 <xQueueGenericSendFromISR+0x70>
 8002e02:	2300      	movs	r3, #0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d10a      	bne.n	8002e1e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e0c:	f383 8811 	msr	BASEPRI, r3
 8002e10:	f3bf 8f6f 	isb	sy
 8002e14:	f3bf 8f4f 	dsb	sy
 8002e18:	623b      	str	r3, [r7, #32]
}
 8002e1a:	bf00      	nop
 8002e1c:	e7fe      	b.n	8002e1c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002e1e:	f001 fecb 	bl	8004bb8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002e22:	f3ef 8211 	mrs	r2, BASEPRI
 8002e26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e2a:	f383 8811 	msr	BASEPRI, r3
 8002e2e:	f3bf 8f6f 	isb	sy
 8002e32:	f3bf 8f4f 	dsb	sy
 8002e36:	61fa      	str	r2, [r7, #28]
 8002e38:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002e3a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002e3c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d302      	bcc.n	8002e50 <xQueueGenericSendFromISR+0xbc>
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d12f      	bne.n	8002eb0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002e60:	683a      	ldr	r2, [r7, #0]
 8002e62:	68b9      	ldr	r1, [r7, #8]
 8002e64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002e66:	f000 f911 	bl	800308c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002e6a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e72:	d112      	bne.n	8002e9a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d016      	beq.n	8002eaa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e7e:	3324      	adds	r3, #36	; 0x24
 8002e80:	4618      	mov	r0, r3
 8002e82:	f000 fe9d 	bl	8003bc0 <xTaskRemoveFromEventList>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00e      	beq.n	8002eaa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00b      	beq.n	8002eaa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2201      	movs	r2, #1
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	e007      	b.n	8002eaa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002e9a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	b25a      	sxtb	r2, r3
 8002ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ea6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002eae:	e001      	b.n	8002eb4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eb6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002ebe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3740      	adds	r7, #64	; 0x40
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b08c      	sub	sp, #48	; 0x30
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10a      	bne.n	8002efc <xQueueReceive+0x30>
	__asm volatile
 8002ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eea:	f383 8811 	msr	BASEPRI, r3
 8002eee:	f3bf 8f6f 	isb	sy
 8002ef2:	f3bf 8f4f 	dsb	sy
 8002ef6:	623b      	str	r3, [r7, #32]
}
 8002ef8:	bf00      	nop
 8002efa:	e7fe      	b.n	8002efa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d103      	bne.n	8002f0a <xQueueReceive+0x3e>
 8002f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <xQueueReceive+0x42>
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e000      	b.n	8002f10 <xQueueReceive+0x44>
 8002f0e:	2300      	movs	r3, #0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d10a      	bne.n	8002f2a <xQueueReceive+0x5e>
	__asm volatile
 8002f14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f18:	f383 8811 	msr	BASEPRI, r3
 8002f1c:	f3bf 8f6f 	isb	sy
 8002f20:	f3bf 8f4f 	dsb	sy
 8002f24:	61fb      	str	r3, [r7, #28]
}
 8002f26:	bf00      	nop
 8002f28:	e7fe      	b.n	8002f28 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002f2a:	f001 f807 	bl	8003f3c <xTaskGetSchedulerState>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d102      	bne.n	8002f3a <xQueueReceive+0x6e>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <xQueueReceive+0x72>
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e000      	b.n	8002f40 <xQueueReceive+0x74>
 8002f3e:	2300      	movs	r3, #0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d10a      	bne.n	8002f5a <xQueueReceive+0x8e>
	__asm volatile
 8002f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f48:	f383 8811 	msr	BASEPRI, r3
 8002f4c:	f3bf 8f6f 	isb	sy
 8002f50:	f3bf 8f4f 	dsb	sy
 8002f54:	61bb      	str	r3, [r7, #24]
}
 8002f56:	bf00      	nop
 8002f58:	e7fe      	b.n	8002f58 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002f5a:	f001 fd4b 	bl	80049f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f62:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d01f      	beq.n	8002faa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002f6a:	68b9      	ldr	r1, [r7, #8]
 8002f6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f6e:	f000 f8f7 	bl	8003160 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f74:	1e5a      	subs	r2, r3, #1
 8002f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f78:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00f      	beq.n	8002fa2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f84:	3310      	adds	r3, #16
 8002f86:	4618      	mov	r0, r3
 8002f88:	f000 fe1a 	bl	8003bc0 <xTaskRemoveFromEventList>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d007      	beq.n	8002fa2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002f92:	4b3d      	ldr	r3, [pc, #244]	; (8003088 <xQueueReceive+0x1bc>)
 8002f94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f98:	601a      	str	r2, [r3, #0]
 8002f9a:	f3bf 8f4f 	dsb	sy
 8002f9e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002fa2:	f001 fd57 	bl	8004a54 <vPortExitCritical>
				return pdPASS;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e069      	b.n	800307e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d103      	bne.n	8002fb8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002fb0:	f001 fd50 	bl	8004a54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	e062      	b.n	800307e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d106      	bne.n	8002fcc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002fbe:	f107 0310 	add.w	r3, r7, #16
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f000 fe60 	bl	8003c88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002fcc:	f001 fd42 	bl	8004a54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002fd0:	f000 fbd2 	bl	8003778 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002fd4:	f001 fd0e 	bl	80049f4 <vPortEnterCritical>
 8002fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fda:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002fde:	b25b      	sxtb	r3, r3
 8002fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe4:	d103      	bne.n	8002fee <xQueueReceive+0x122>
 8002fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ff4:	b25b      	sxtb	r3, r3
 8002ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ffa:	d103      	bne.n	8003004 <xQueueReceive+0x138>
 8002ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003004:	f001 fd26 	bl	8004a54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003008:	1d3a      	adds	r2, r7, #4
 800300a:	f107 0310 	add.w	r3, r7, #16
 800300e:	4611      	mov	r1, r2
 8003010:	4618      	mov	r0, r3
 8003012:	f000 fe4f 	bl	8003cb4 <xTaskCheckForTimeOut>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d123      	bne.n	8003064 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800301c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800301e:	f000 f917 	bl	8003250 <prvIsQueueEmpty>
 8003022:	4603      	mov	r3, r0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d017      	beq.n	8003058 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800302a:	3324      	adds	r3, #36	; 0x24
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	4611      	mov	r1, r2
 8003030:	4618      	mov	r0, r3
 8003032:	f000 fd75 	bl	8003b20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003036:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003038:	f000 f8b8 	bl	80031ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800303c:	f000 fbaa 	bl	8003794 <xTaskResumeAll>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d189      	bne.n	8002f5a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003046:	4b10      	ldr	r3, [pc, #64]	; (8003088 <xQueueReceive+0x1bc>)
 8003048:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800304c:	601a      	str	r2, [r3, #0]
 800304e:	f3bf 8f4f 	dsb	sy
 8003052:	f3bf 8f6f 	isb	sy
 8003056:	e780      	b.n	8002f5a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003058:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800305a:	f000 f8a7 	bl	80031ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800305e:	f000 fb99 	bl	8003794 <xTaskResumeAll>
 8003062:	e77a      	b.n	8002f5a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003064:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003066:	f000 f8a1 	bl	80031ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800306a:	f000 fb93 	bl	8003794 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800306e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003070:	f000 f8ee 	bl	8003250 <prvIsQueueEmpty>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	f43f af6f 	beq.w	8002f5a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800307c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800307e:	4618      	mov	r0, r3
 8003080:	3730      	adds	r7, #48	; 0x30
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	e000ed04 	.word	0xe000ed04

0800308c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003098:	2300      	movs	r3, #0
 800309a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d10d      	bne.n	80030c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d14d      	bne.n	800314e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 ff5e 	bl	8003f78 <xTaskPriorityDisinherit>
 80030bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	609a      	str	r2, [r3, #8]
 80030c4:	e043      	b.n	800314e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d119      	bne.n	8003100 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6858      	ldr	r0, [r3, #4]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d4:	461a      	mov	r2, r3
 80030d6:	68b9      	ldr	r1, [r7, #8]
 80030d8:	f001 ffc2 	bl	8005060 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	685a      	ldr	r2, [r3, #4]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e4:	441a      	add	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d32b      	bcc.n	800314e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	605a      	str	r2, [r3, #4]
 80030fe:	e026      	b.n	800314e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	68d8      	ldr	r0, [r3, #12]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003108:	461a      	mov	r2, r3
 800310a:	68b9      	ldr	r1, [r7, #8]
 800310c:	f001 ffa8 	bl	8005060 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	68da      	ldr	r2, [r3, #12]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	425b      	negs	r3, r3
 800311a:	441a      	add	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	68da      	ldr	r2, [r3, #12]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	429a      	cmp	r2, r3
 800312a:	d207      	bcs.n	800313c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003134:	425b      	negs	r3, r3
 8003136:	441a      	add	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2b02      	cmp	r3, #2
 8003140:	d105      	bne.n	800314e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	3b01      	subs	r3, #1
 800314c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1c5a      	adds	r2, r3, #1
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003156:	697b      	ldr	r3, [r7, #20]
}
 8003158:	4618      	mov	r0, r3
 800315a:	3718      	adds	r7, #24
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d018      	beq.n	80031a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	68da      	ldr	r2, [r3, #12]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317a:	441a      	add	r2, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68da      	ldr	r2, [r3, #12]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	429a      	cmp	r2, r3
 800318a:	d303      	bcc.n	8003194 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	68d9      	ldr	r1, [r3, #12]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319c:	461a      	mov	r2, r3
 800319e:	6838      	ldr	r0, [r7, #0]
 80031a0:	f001 ff5e 	bl	8005060 <memcpy>
	}
}
 80031a4:	bf00      	nop
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80031b4:	f001 fc1e 	bl	80049f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80031c0:	e011      	b.n	80031e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d012      	beq.n	80031f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	3324      	adds	r3, #36	; 0x24
 80031ce:	4618      	mov	r0, r3
 80031d0:	f000 fcf6 	bl	8003bc0 <xTaskRemoveFromEventList>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80031da:	f000 fdcd 	bl	8003d78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80031de:	7bfb      	ldrb	r3, [r7, #15]
 80031e0:	3b01      	subs	r3, #1
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80031e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	dce9      	bgt.n	80031c2 <prvUnlockQueue+0x16>
 80031ee:	e000      	b.n	80031f2 <prvUnlockQueue+0x46>
					break;
 80031f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	22ff      	movs	r2, #255	; 0xff
 80031f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80031fa:	f001 fc2b 	bl	8004a54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80031fe:	f001 fbf9 	bl	80049f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003208:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800320a:	e011      	b.n	8003230 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d012      	beq.n	800323a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	3310      	adds	r3, #16
 8003218:	4618      	mov	r0, r3
 800321a:	f000 fcd1 	bl	8003bc0 <xTaskRemoveFromEventList>
 800321e:	4603      	mov	r3, r0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d001      	beq.n	8003228 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003224:	f000 fda8 	bl	8003d78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003228:	7bbb      	ldrb	r3, [r7, #14]
 800322a:	3b01      	subs	r3, #1
 800322c:	b2db      	uxtb	r3, r3
 800322e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003230:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003234:	2b00      	cmp	r3, #0
 8003236:	dce9      	bgt.n	800320c <prvUnlockQueue+0x60>
 8003238:	e000      	b.n	800323c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800323a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	22ff      	movs	r2, #255	; 0xff
 8003240:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003244:	f001 fc06 	bl	8004a54 <vPortExitCritical>
}
 8003248:	bf00      	nop
 800324a:	3710      	adds	r7, #16
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}

08003250 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003258:	f001 fbcc 	bl	80049f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003260:	2b00      	cmp	r3, #0
 8003262:	d102      	bne.n	800326a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003264:	2301      	movs	r3, #1
 8003266:	60fb      	str	r3, [r7, #12]
 8003268:	e001      	b.n	800326e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800326a:	2300      	movs	r3, #0
 800326c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800326e:	f001 fbf1 	bl	8004a54 <vPortExitCritical>

	return xReturn;
 8003272:	68fb      	ldr	r3, [r7, #12]
}
 8003274:	4618      	mov	r0, r3
 8003276:	3710      	adds	r7, #16
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003284:	f001 fbb6 	bl	80049f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003290:	429a      	cmp	r2, r3
 8003292:	d102      	bne.n	800329a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003294:	2301      	movs	r3, #1
 8003296:	60fb      	str	r3, [r7, #12]
 8003298:	e001      	b.n	800329e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800329a:	2300      	movs	r3, #0
 800329c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800329e:	f001 fbd9 	bl	8004a54 <vPortExitCritical>

	return xReturn;
 80032a2:	68fb      	ldr	r3, [r7, #12]
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3710      	adds	r7, #16
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80032b6:	2300      	movs	r3, #0
 80032b8:	60fb      	str	r3, [r7, #12]
 80032ba:	e014      	b.n	80032e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80032bc:	4a0f      	ldr	r2, [pc, #60]	; (80032fc <vQueueAddToRegistry+0x50>)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d10b      	bne.n	80032e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80032c8:	490c      	ldr	r1, [pc, #48]	; (80032fc <vQueueAddToRegistry+0x50>)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80032d2:	4a0a      	ldr	r2, [pc, #40]	; (80032fc <vQueueAddToRegistry+0x50>)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	4413      	add	r3, r2
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80032de:	e006      	b.n	80032ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	3301      	adds	r3, #1
 80032e4:	60fb      	str	r3, [r7, #12]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2b07      	cmp	r3, #7
 80032ea:	d9e7      	bls.n	80032bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80032ec:	bf00      	nop
 80032ee:	bf00      	nop
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	200007e8 	.word	0x200007e8

08003300 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003300:	b580      	push	{r7, lr}
 8003302:	b086      	sub	sp, #24
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003310:	f001 fb70 	bl	80049f4 <vPortEnterCritical>
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800331a:	b25b      	sxtb	r3, r3
 800331c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003320:	d103      	bne.n	800332a <vQueueWaitForMessageRestricted+0x2a>
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003330:	b25b      	sxtb	r3, r3
 8003332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003336:	d103      	bne.n	8003340 <vQueueWaitForMessageRestricted+0x40>
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003340:	f001 fb88 	bl	8004a54 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003348:	2b00      	cmp	r3, #0
 800334a:	d106      	bne.n	800335a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	3324      	adds	r3, #36	; 0x24
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	68b9      	ldr	r1, [r7, #8]
 8003354:	4618      	mov	r0, r3
 8003356:	f000 fc07 	bl	8003b68 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800335a:	6978      	ldr	r0, [r7, #20]
 800335c:	f7ff ff26 	bl	80031ac <prvUnlockQueue>
	}
 8003360:	bf00      	nop
 8003362:	3718      	adds	r7, #24
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003368:	b580      	push	{r7, lr}
 800336a:	b08e      	sub	sp, #56	; 0x38
 800336c:	af04      	add	r7, sp, #16
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
 8003374:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003378:	2b00      	cmp	r3, #0
 800337a:	d10a      	bne.n	8003392 <xTaskCreateStatic+0x2a>
	__asm volatile
 800337c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003380:	f383 8811 	msr	BASEPRI, r3
 8003384:	f3bf 8f6f 	isb	sy
 8003388:	f3bf 8f4f 	dsb	sy
 800338c:	623b      	str	r3, [r7, #32]
}
 800338e:	bf00      	nop
 8003390:	e7fe      	b.n	8003390 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10a      	bne.n	80033ae <xTaskCreateStatic+0x46>
	__asm volatile
 8003398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800339c:	f383 8811 	msr	BASEPRI, r3
 80033a0:	f3bf 8f6f 	isb	sy
 80033a4:	f3bf 8f4f 	dsb	sy
 80033a8:	61fb      	str	r3, [r7, #28]
}
 80033aa:	bf00      	nop
 80033ac:	e7fe      	b.n	80033ac <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80033ae:	235c      	movs	r3, #92	; 0x5c
 80033b0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	2b5c      	cmp	r3, #92	; 0x5c
 80033b6:	d00a      	beq.n	80033ce <xTaskCreateStatic+0x66>
	__asm volatile
 80033b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033bc:	f383 8811 	msr	BASEPRI, r3
 80033c0:	f3bf 8f6f 	isb	sy
 80033c4:	f3bf 8f4f 	dsb	sy
 80033c8:	61bb      	str	r3, [r7, #24]
}
 80033ca:	bf00      	nop
 80033cc:	e7fe      	b.n	80033cc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80033ce:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80033d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d01e      	beq.n	8003414 <xTaskCreateStatic+0xac>
 80033d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d01b      	beq.n	8003414 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80033dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033de:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80033e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033e4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80033e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e8:	2202      	movs	r2, #2
 80033ea:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80033ee:	2300      	movs	r3, #0
 80033f0:	9303      	str	r3, [sp, #12]
 80033f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f4:	9302      	str	r3, [sp, #8]
 80033f6:	f107 0314 	add.w	r3, r7, #20
 80033fa:	9301      	str	r3, [sp, #4]
 80033fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033fe:	9300      	str	r3, [sp, #0]
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	68b9      	ldr	r1, [r7, #8]
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f000 f850 	bl	80034ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800340c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800340e:	f000 f8dd 	bl	80035cc <prvAddNewTaskToReadyList>
 8003412:	e001      	b.n	8003418 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003414:	2300      	movs	r3, #0
 8003416:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003418:	697b      	ldr	r3, [r7, #20]
	}
 800341a:	4618      	mov	r0, r3
 800341c:	3728      	adds	r7, #40	; 0x28
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}

08003422 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003422:	b580      	push	{r7, lr}
 8003424:	b08c      	sub	sp, #48	; 0x30
 8003426:	af04      	add	r7, sp, #16
 8003428:	60f8      	str	r0, [r7, #12]
 800342a:	60b9      	str	r1, [r7, #8]
 800342c:	603b      	str	r3, [r7, #0]
 800342e:	4613      	mov	r3, r2
 8003430:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003432:	88fb      	ldrh	r3, [r7, #6]
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	4618      	mov	r0, r3
 8003438:	f001 fbfe 	bl	8004c38 <pvPortMalloc>
 800343c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00e      	beq.n	8003462 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003444:	205c      	movs	r0, #92	; 0x5c
 8003446:	f001 fbf7 	bl	8004c38 <pvPortMalloc>
 800344a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d003      	beq.n	800345a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	631a      	str	r2, [r3, #48]	; 0x30
 8003458:	e005      	b.n	8003466 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800345a:	6978      	ldr	r0, [r7, #20]
 800345c:	f001 fcb8 	bl	8004dd0 <vPortFree>
 8003460:	e001      	b.n	8003466 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003462:	2300      	movs	r3, #0
 8003464:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d017      	beq.n	800349c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003474:	88fa      	ldrh	r2, [r7, #6]
 8003476:	2300      	movs	r3, #0
 8003478:	9303      	str	r3, [sp, #12]
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	9302      	str	r3, [sp, #8]
 800347e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003480:	9301      	str	r3, [sp, #4]
 8003482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003484:	9300      	str	r3, [sp, #0]
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	68b9      	ldr	r1, [r7, #8]
 800348a:	68f8      	ldr	r0, [r7, #12]
 800348c:	f000 f80e 	bl	80034ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003490:	69f8      	ldr	r0, [r7, #28]
 8003492:	f000 f89b 	bl	80035cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003496:	2301      	movs	r3, #1
 8003498:	61bb      	str	r3, [r7, #24]
 800349a:	e002      	b.n	80034a2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800349c:	f04f 33ff 	mov.w	r3, #4294967295
 80034a0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80034a2:	69bb      	ldr	r3, [r7, #24]
	}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3720      	adds	r7, #32
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b088      	sub	sp, #32
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
 80034b8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80034ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034bc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	461a      	mov	r2, r3
 80034c4:	21a5      	movs	r1, #165	; 0xa5
 80034c6:	f001 fdd9 	bl	800507c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80034ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80034d4:	3b01      	subs	r3, #1
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	4413      	add	r3, r2
 80034da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	f023 0307 	bic.w	r3, r3, #7
 80034e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	f003 0307 	and.w	r3, r3, #7
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00a      	beq.n	8003504 <prvInitialiseNewTask+0x58>
	__asm volatile
 80034ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034f2:	f383 8811 	msr	BASEPRI, r3
 80034f6:	f3bf 8f6f 	isb	sy
 80034fa:	f3bf 8f4f 	dsb	sy
 80034fe:	617b      	str	r3, [r7, #20]
}
 8003500:	bf00      	nop
 8003502:	e7fe      	b.n	8003502 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d01f      	beq.n	800354a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800350a:	2300      	movs	r3, #0
 800350c:	61fb      	str	r3, [r7, #28]
 800350e:	e012      	b.n	8003536 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	4413      	add	r3, r2
 8003516:	7819      	ldrb	r1, [r3, #0]
 8003518:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	4413      	add	r3, r2
 800351e:	3334      	adds	r3, #52	; 0x34
 8003520:	460a      	mov	r2, r1
 8003522:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003524:	68ba      	ldr	r2, [r7, #8]
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	4413      	add	r3, r2
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d006      	beq.n	800353e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	3301      	adds	r3, #1
 8003534:	61fb      	str	r3, [r7, #28]
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	2b0f      	cmp	r3, #15
 800353a:	d9e9      	bls.n	8003510 <prvInitialiseNewTask+0x64>
 800353c:	e000      	b.n	8003540 <prvInitialiseNewTask+0x94>
			{
				break;
 800353e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003542:	2200      	movs	r2, #0
 8003544:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003548:	e003      	b.n	8003552 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800354a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003554:	2b37      	cmp	r3, #55	; 0x37
 8003556:	d901      	bls.n	800355c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003558:	2337      	movs	r3, #55	; 0x37
 800355a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800355c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800355e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003560:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003564:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003566:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800356a:	2200      	movs	r2, #0
 800356c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800356e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003570:	3304      	adds	r3, #4
 8003572:	4618      	mov	r0, r3
 8003574:	f7ff f93e 	bl	80027f4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800357a:	3318      	adds	r3, #24
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff f939 	bl	80027f4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003584:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003586:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800358a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800358e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003590:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003594:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003596:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800359a:	2200      	movs	r2, #0
 800359c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800359e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035a0:	2200      	movs	r2, #0
 80035a2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80035a6:	683a      	ldr	r2, [r7, #0]
 80035a8:	68f9      	ldr	r1, [r7, #12]
 80035aa:	69b8      	ldr	r0, [r7, #24]
 80035ac:	f001 f8f4 	bl	8004798 <pxPortInitialiseStack>
 80035b0:	4602      	mov	r2, r0
 80035b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80035b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d002      	beq.n	80035c2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80035bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80035c2:	bf00      	nop
 80035c4:	3720      	adds	r7, #32
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80035d4:	f001 fa0e 	bl	80049f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80035d8:	4b2d      	ldr	r3, [pc, #180]	; (8003690 <prvAddNewTaskToReadyList+0xc4>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	3301      	adds	r3, #1
 80035de:	4a2c      	ldr	r2, [pc, #176]	; (8003690 <prvAddNewTaskToReadyList+0xc4>)
 80035e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80035e2:	4b2c      	ldr	r3, [pc, #176]	; (8003694 <prvAddNewTaskToReadyList+0xc8>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d109      	bne.n	80035fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80035ea:	4a2a      	ldr	r2, [pc, #168]	; (8003694 <prvAddNewTaskToReadyList+0xc8>)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80035f0:	4b27      	ldr	r3, [pc, #156]	; (8003690 <prvAddNewTaskToReadyList+0xc4>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d110      	bne.n	800361a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80035f8:	f000 fbe2 	bl	8003dc0 <prvInitialiseTaskLists>
 80035fc:	e00d      	b.n	800361a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80035fe:	4b26      	ldr	r3, [pc, #152]	; (8003698 <prvAddNewTaskToReadyList+0xcc>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d109      	bne.n	800361a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003606:	4b23      	ldr	r3, [pc, #140]	; (8003694 <prvAddNewTaskToReadyList+0xc8>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003610:	429a      	cmp	r2, r3
 8003612:	d802      	bhi.n	800361a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003614:	4a1f      	ldr	r2, [pc, #124]	; (8003694 <prvAddNewTaskToReadyList+0xc8>)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800361a:	4b20      	ldr	r3, [pc, #128]	; (800369c <prvAddNewTaskToReadyList+0xd0>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	3301      	adds	r3, #1
 8003620:	4a1e      	ldr	r2, [pc, #120]	; (800369c <prvAddNewTaskToReadyList+0xd0>)
 8003622:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003624:	4b1d      	ldr	r3, [pc, #116]	; (800369c <prvAddNewTaskToReadyList+0xd0>)
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003630:	4b1b      	ldr	r3, [pc, #108]	; (80036a0 <prvAddNewTaskToReadyList+0xd4>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	429a      	cmp	r2, r3
 8003636:	d903      	bls.n	8003640 <prvAddNewTaskToReadyList+0x74>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363c:	4a18      	ldr	r2, [pc, #96]	; (80036a0 <prvAddNewTaskToReadyList+0xd4>)
 800363e:	6013      	str	r3, [r2, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003644:	4613      	mov	r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	4413      	add	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4a15      	ldr	r2, [pc, #84]	; (80036a4 <prvAddNewTaskToReadyList+0xd8>)
 800364e:	441a      	add	r2, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	3304      	adds	r3, #4
 8003654:	4619      	mov	r1, r3
 8003656:	4610      	mov	r0, r2
 8003658:	f7ff f8d9 	bl	800280e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800365c:	f001 f9fa 	bl	8004a54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003660:	4b0d      	ldr	r3, [pc, #52]	; (8003698 <prvAddNewTaskToReadyList+0xcc>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d00e      	beq.n	8003686 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003668:	4b0a      	ldr	r3, [pc, #40]	; (8003694 <prvAddNewTaskToReadyList+0xc8>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003672:	429a      	cmp	r2, r3
 8003674:	d207      	bcs.n	8003686 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003676:	4b0c      	ldr	r3, [pc, #48]	; (80036a8 <prvAddNewTaskToReadyList+0xdc>)
 8003678:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800367c:	601a      	str	r2, [r3, #0]
 800367e:	f3bf 8f4f 	dsb	sy
 8003682:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003686:	bf00      	nop
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	20000cfc 	.word	0x20000cfc
 8003694:	20000828 	.word	0x20000828
 8003698:	20000d08 	.word	0x20000d08
 800369c:	20000d18 	.word	0x20000d18
 80036a0:	20000d04 	.word	0x20000d04
 80036a4:	2000082c 	.word	0x2000082c
 80036a8:	e000ed04 	.word	0xe000ed04

080036ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b08a      	sub	sp, #40	; 0x28
 80036b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80036b2:	2300      	movs	r3, #0
 80036b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80036b6:	2300      	movs	r3, #0
 80036b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80036ba:	463a      	mov	r2, r7
 80036bc:	1d39      	adds	r1, r7, #4
 80036be:	f107 0308 	add.w	r3, r7, #8
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7ff f842 	bl	800274c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80036c8:	6839      	ldr	r1, [r7, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68ba      	ldr	r2, [r7, #8]
 80036ce:	9202      	str	r2, [sp, #8]
 80036d0:	9301      	str	r3, [sp, #4]
 80036d2:	2300      	movs	r3, #0
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	2300      	movs	r3, #0
 80036d8:	460a      	mov	r2, r1
 80036da:	4921      	ldr	r1, [pc, #132]	; (8003760 <vTaskStartScheduler+0xb4>)
 80036dc:	4821      	ldr	r0, [pc, #132]	; (8003764 <vTaskStartScheduler+0xb8>)
 80036de:	f7ff fe43 	bl	8003368 <xTaskCreateStatic>
 80036e2:	4603      	mov	r3, r0
 80036e4:	4a20      	ldr	r2, [pc, #128]	; (8003768 <vTaskStartScheduler+0xbc>)
 80036e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80036e8:	4b1f      	ldr	r3, [pc, #124]	; (8003768 <vTaskStartScheduler+0xbc>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d002      	beq.n	80036f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80036f0:	2301      	movs	r3, #1
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	e001      	b.n	80036fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80036f6:	2300      	movs	r3, #0
 80036f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d102      	bne.n	8003706 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003700:	f000 fcfc 	bl	80040fc <xTimerCreateTimerTask>
 8003704:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	2b01      	cmp	r3, #1
 800370a:	d116      	bne.n	800373a <vTaskStartScheduler+0x8e>
	__asm volatile
 800370c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003710:	f383 8811 	msr	BASEPRI, r3
 8003714:	f3bf 8f6f 	isb	sy
 8003718:	f3bf 8f4f 	dsb	sy
 800371c:	613b      	str	r3, [r7, #16]
}
 800371e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003720:	4b12      	ldr	r3, [pc, #72]	; (800376c <vTaskStartScheduler+0xc0>)
 8003722:	f04f 32ff 	mov.w	r2, #4294967295
 8003726:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003728:	4b11      	ldr	r3, [pc, #68]	; (8003770 <vTaskStartScheduler+0xc4>)
 800372a:	2201      	movs	r2, #1
 800372c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800372e:	4b11      	ldr	r3, [pc, #68]	; (8003774 <vTaskStartScheduler+0xc8>)
 8003730:	2200      	movs	r2, #0
 8003732:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003734:	f001 f8bc 	bl	80048b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003738:	e00e      	b.n	8003758 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003740:	d10a      	bne.n	8003758 <vTaskStartScheduler+0xac>
	__asm volatile
 8003742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003746:	f383 8811 	msr	BASEPRI, r3
 800374a:	f3bf 8f6f 	isb	sy
 800374e:	f3bf 8f4f 	dsb	sy
 8003752:	60fb      	str	r3, [r7, #12]
}
 8003754:	bf00      	nop
 8003756:	e7fe      	b.n	8003756 <vTaskStartScheduler+0xaa>
}
 8003758:	bf00      	nop
 800375a:	3718      	adds	r7, #24
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	08006098 	.word	0x08006098
 8003764:	08003d91 	.word	0x08003d91
 8003768:	20000d20 	.word	0x20000d20
 800376c:	20000d1c 	.word	0x20000d1c
 8003770:	20000d08 	.word	0x20000d08
 8003774:	20000d00 	.word	0x20000d00

08003778 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800377c:	4b04      	ldr	r3, [pc, #16]	; (8003790 <vTaskSuspendAll+0x18>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	3301      	adds	r3, #1
 8003782:	4a03      	ldr	r2, [pc, #12]	; (8003790 <vTaskSuspendAll+0x18>)
 8003784:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003786:	bf00      	nop
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	20000d24 	.word	0x20000d24

08003794 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800379a:	2300      	movs	r3, #0
 800379c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800379e:	2300      	movs	r3, #0
 80037a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80037a2:	4b42      	ldr	r3, [pc, #264]	; (80038ac <xTaskResumeAll+0x118>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d10a      	bne.n	80037c0 <xTaskResumeAll+0x2c>
	__asm volatile
 80037aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037ae:	f383 8811 	msr	BASEPRI, r3
 80037b2:	f3bf 8f6f 	isb	sy
 80037b6:	f3bf 8f4f 	dsb	sy
 80037ba:	603b      	str	r3, [r7, #0]
}
 80037bc:	bf00      	nop
 80037be:	e7fe      	b.n	80037be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80037c0:	f001 f918 	bl	80049f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80037c4:	4b39      	ldr	r3, [pc, #228]	; (80038ac <xTaskResumeAll+0x118>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	3b01      	subs	r3, #1
 80037ca:	4a38      	ldr	r2, [pc, #224]	; (80038ac <xTaskResumeAll+0x118>)
 80037cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037ce:	4b37      	ldr	r3, [pc, #220]	; (80038ac <xTaskResumeAll+0x118>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d162      	bne.n	800389c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80037d6:	4b36      	ldr	r3, [pc, #216]	; (80038b0 <xTaskResumeAll+0x11c>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d05e      	beq.n	800389c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80037de:	e02f      	b.n	8003840 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037e0:	4b34      	ldr	r3, [pc, #208]	; (80038b4 <xTaskResumeAll+0x120>)
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	3318      	adds	r3, #24
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7ff f86b 	bl	80028c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	3304      	adds	r3, #4
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7ff f866 	bl	80028c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003800:	4b2d      	ldr	r3, [pc, #180]	; (80038b8 <xTaskResumeAll+0x124>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	429a      	cmp	r2, r3
 8003806:	d903      	bls.n	8003810 <xTaskResumeAll+0x7c>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380c:	4a2a      	ldr	r2, [pc, #168]	; (80038b8 <xTaskResumeAll+0x124>)
 800380e:	6013      	str	r3, [r2, #0]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003814:	4613      	mov	r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	4a27      	ldr	r2, [pc, #156]	; (80038bc <xTaskResumeAll+0x128>)
 800381e:	441a      	add	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	3304      	adds	r3, #4
 8003824:	4619      	mov	r1, r3
 8003826:	4610      	mov	r0, r2
 8003828:	f7fe fff1 	bl	800280e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003830:	4b23      	ldr	r3, [pc, #140]	; (80038c0 <xTaskResumeAll+0x12c>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003836:	429a      	cmp	r2, r3
 8003838:	d302      	bcc.n	8003840 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800383a:	4b22      	ldr	r3, [pc, #136]	; (80038c4 <xTaskResumeAll+0x130>)
 800383c:	2201      	movs	r2, #1
 800383e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003840:	4b1c      	ldr	r3, [pc, #112]	; (80038b4 <xTaskResumeAll+0x120>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1cb      	bne.n	80037e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d001      	beq.n	8003852 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800384e:	f000 fb55 	bl	8003efc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003852:	4b1d      	ldr	r3, [pc, #116]	; (80038c8 <xTaskResumeAll+0x134>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d010      	beq.n	8003880 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800385e:	f000 f847 	bl	80038f0 <xTaskIncrementTick>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d002      	beq.n	800386e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003868:	4b16      	ldr	r3, [pc, #88]	; (80038c4 <xTaskResumeAll+0x130>)
 800386a:	2201      	movs	r2, #1
 800386c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	3b01      	subs	r3, #1
 8003872:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1f1      	bne.n	800385e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800387a:	4b13      	ldr	r3, [pc, #76]	; (80038c8 <xTaskResumeAll+0x134>)
 800387c:	2200      	movs	r2, #0
 800387e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003880:	4b10      	ldr	r3, [pc, #64]	; (80038c4 <xTaskResumeAll+0x130>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d009      	beq.n	800389c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003888:	2301      	movs	r3, #1
 800388a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800388c:	4b0f      	ldr	r3, [pc, #60]	; (80038cc <xTaskResumeAll+0x138>)
 800388e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	f3bf 8f4f 	dsb	sy
 8003898:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800389c:	f001 f8da 	bl	8004a54 <vPortExitCritical>

	return xAlreadyYielded;
 80038a0:	68bb      	ldr	r3, [r7, #8]
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	20000d24 	.word	0x20000d24
 80038b0:	20000cfc 	.word	0x20000cfc
 80038b4:	20000cbc 	.word	0x20000cbc
 80038b8:	20000d04 	.word	0x20000d04
 80038bc:	2000082c 	.word	0x2000082c
 80038c0:	20000828 	.word	0x20000828
 80038c4:	20000d10 	.word	0x20000d10
 80038c8:	20000d0c 	.word	0x20000d0c
 80038cc:	e000ed04 	.word	0xe000ed04

080038d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80038d6:	4b05      	ldr	r3, [pc, #20]	; (80038ec <xTaskGetTickCount+0x1c>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80038dc:	687b      	ldr	r3, [r7, #4]
}
 80038de:	4618      	mov	r0, r3
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	20000d00 	.word	0x20000d00

080038f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b086      	sub	sp, #24
 80038f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80038f6:	2300      	movs	r3, #0
 80038f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038fa:	4b4f      	ldr	r3, [pc, #316]	; (8003a38 <xTaskIncrementTick+0x148>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	f040 808f 	bne.w	8003a22 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003904:	4b4d      	ldr	r3, [pc, #308]	; (8003a3c <xTaskIncrementTick+0x14c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	3301      	adds	r3, #1
 800390a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800390c:	4a4b      	ldr	r2, [pc, #300]	; (8003a3c <xTaskIncrementTick+0x14c>)
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d120      	bne.n	800395a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003918:	4b49      	ldr	r3, [pc, #292]	; (8003a40 <xTaskIncrementTick+0x150>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00a      	beq.n	8003938 <xTaskIncrementTick+0x48>
	__asm volatile
 8003922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003926:	f383 8811 	msr	BASEPRI, r3
 800392a:	f3bf 8f6f 	isb	sy
 800392e:	f3bf 8f4f 	dsb	sy
 8003932:	603b      	str	r3, [r7, #0]
}
 8003934:	bf00      	nop
 8003936:	e7fe      	b.n	8003936 <xTaskIncrementTick+0x46>
 8003938:	4b41      	ldr	r3, [pc, #260]	; (8003a40 <xTaskIncrementTick+0x150>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	60fb      	str	r3, [r7, #12]
 800393e:	4b41      	ldr	r3, [pc, #260]	; (8003a44 <xTaskIncrementTick+0x154>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a3f      	ldr	r2, [pc, #252]	; (8003a40 <xTaskIncrementTick+0x150>)
 8003944:	6013      	str	r3, [r2, #0]
 8003946:	4a3f      	ldr	r2, [pc, #252]	; (8003a44 <xTaskIncrementTick+0x154>)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6013      	str	r3, [r2, #0]
 800394c:	4b3e      	ldr	r3, [pc, #248]	; (8003a48 <xTaskIncrementTick+0x158>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	3301      	adds	r3, #1
 8003952:	4a3d      	ldr	r2, [pc, #244]	; (8003a48 <xTaskIncrementTick+0x158>)
 8003954:	6013      	str	r3, [r2, #0]
 8003956:	f000 fad1 	bl	8003efc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800395a:	4b3c      	ldr	r3, [pc, #240]	; (8003a4c <xTaskIncrementTick+0x15c>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	693a      	ldr	r2, [r7, #16]
 8003960:	429a      	cmp	r2, r3
 8003962:	d349      	bcc.n	80039f8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003964:	4b36      	ldr	r3, [pc, #216]	; (8003a40 <xTaskIncrementTick+0x150>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d104      	bne.n	8003978 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800396e:	4b37      	ldr	r3, [pc, #220]	; (8003a4c <xTaskIncrementTick+0x15c>)
 8003970:	f04f 32ff 	mov.w	r2, #4294967295
 8003974:	601a      	str	r2, [r3, #0]
					break;
 8003976:	e03f      	b.n	80039f8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003978:	4b31      	ldr	r3, [pc, #196]	; (8003a40 <xTaskIncrementTick+0x150>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003988:	693a      	ldr	r2, [r7, #16]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	429a      	cmp	r2, r3
 800398e:	d203      	bcs.n	8003998 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003990:	4a2e      	ldr	r2, [pc, #184]	; (8003a4c <xTaskIncrementTick+0x15c>)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003996:	e02f      	b.n	80039f8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	3304      	adds	r3, #4
 800399c:	4618      	mov	r0, r3
 800399e:	f7fe ff93 	bl	80028c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d004      	beq.n	80039b4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	3318      	adds	r3, #24
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7fe ff8a 	bl	80028c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039b8:	4b25      	ldr	r3, [pc, #148]	; (8003a50 <xTaskIncrementTick+0x160>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d903      	bls.n	80039c8 <xTaskIncrementTick+0xd8>
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c4:	4a22      	ldr	r2, [pc, #136]	; (8003a50 <xTaskIncrementTick+0x160>)
 80039c6:	6013      	str	r3, [r2, #0]
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039cc:	4613      	mov	r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	4413      	add	r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	4a1f      	ldr	r2, [pc, #124]	; (8003a54 <xTaskIncrementTick+0x164>)
 80039d6:	441a      	add	r2, r3
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	3304      	adds	r3, #4
 80039dc:	4619      	mov	r1, r3
 80039de:	4610      	mov	r0, r2
 80039e0:	f7fe ff15 	bl	800280e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e8:	4b1b      	ldr	r3, [pc, #108]	; (8003a58 <xTaskIncrementTick+0x168>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d3b8      	bcc.n	8003964 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80039f2:	2301      	movs	r3, #1
 80039f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039f6:	e7b5      	b.n	8003964 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80039f8:	4b17      	ldr	r3, [pc, #92]	; (8003a58 <xTaskIncrementTick+0x168>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039fe:	4915      	ldr	r1, [pc, #84]	; (8003a54 <xTaskIncrementTick+0x164>)
 8003a00:	4613      	mov	r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4413      	add	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	440b      	add	r3, r1
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d901      	bls.n	8003a14 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003a10:	2301      	movs	r3, #1
 8003a12:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003a14:	4b11      	ldr	r3, [pc, #68]	; (8003a5c <xTaskIncrementTick+0x16c>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d007      	beq.n	8003a2c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	617b      	str	r3, [r7, #20]
 8003a20:	e004      	b.n	8003a2c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003a22:	4b0f      	ldr	r3, [pc, #60]	; (8003a60 <xTaskIncrementTick+0x170>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	3301      	adds	r3, #1
 8003a28:	4a0d      	ldr	r2, [pc, #52]	; (8003a60 <xTaskIncrementTick+0x170>)
 8003a2a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003a2c:	697b      	ldr	r3, [r7, #20]
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3718      	adds	r7, #24
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	20000d24 	.word	0x20000d24
 8003a3c:	20000d00 	.word	0x20000d00
 8003a40:	20000cb4 	.word	0x20000cb4
 8003a44:	20000cb8 	.word	0x20000cb8
 8003a48:	20000d14 	.word	0x20000d14
 8003a4c:	20000d1c 	.word	0x20000d1c
 8003a50:	20000d04 	.word	0x20000d04
 8003a54:	2000082c 	.word	0x2000082c
 8003a58:	20000828 	.word	0x20000828
 8003a5c:	20000d10 	.word	0x20000d10
 8003a60:	20000d0c 	.word	0x20000d0c

08003a64 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003a64:	b480      	push	{r7}
 8003a66:	b085      	sub	sp, #20
 8003a68:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a6a:	4b28      	ldr	r3, [pc, #160]	; (8003b0c <vTaskSwitchContext+0xa8>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d003      	beq.n	8003a7a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003a72:	4b27      	ldr	r3, [pc, #156]	; (8003b10 <vTaskSwitchContext+0xac>)
 8003a74:	2201      	movs	r2, #1
 8003a76:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003a78:	e041      	b.n	8003afe <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003a7a:	4b25      	ldr	r3, [pc, #148]	; (8003b10 <vTaskSwitchContext+0xac>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a80:	4b24      	ldr	r3, [pc, #144]	; (8003b14 <vTaskSwitchContext+0xb0>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	e010      	b.n	8003aaa <vTaskSwitchContext+0x46>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10a      	bne.n	8003aa4 <vTaskSwitchContext+0x40>
	__asm volatile
 8003a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a92:	f383 8811 	msr	BASEPRI, r3
 8003a96:	f3bf 8f6f 	isb	sy
 8003a9a:	f3bf 8f4f 	dsb	sy
 8003a9e:	607b      	str	r3, [r7, #4]
}
 8003aa0:	bf00      	nop
 8003aa2:	e7fe      	b.n	8003aa2 <vTaskSwitchContext+0x3e>
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	60fb      	str	r3, [r7, #12]
 8003aaa:	491b      	ldr	r1, [pc, #108]	; (8003b18 <vTaskSwitchContext+0xb4>)
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	4413      	add	r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	440b      	add	r3, r1
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d0e4      	beq.n	8003a88 <vTaskSwitchContext+0x24>
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	4413      	add	r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	4a13      	ldr	r2, [pc, #76]	; (8003b18 <vTaskSwitchContext+0xb4>)
 8003aca:	4413      	add	r3, r2
 8003acc:	60bb      	str	r3, [r7, #8]
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	605a      	str	r2, [r3, #4]
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	3308      	adds	r3, #8
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d104      	bne.n	8003aee <vTaskSwitchContext+0x8a>
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	605a      	str	r2, [r3, #4]
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	4a09      	ldr	r2, [pc, #36]	; (8003b1c <vTaskSwitchContext+0xb8>)
 8003af6:	6013      	str	r3, [r2, #0]
 8003af8:	4a06      	ldr	r2, [pc, #24]	; (8003b14 <vTaskSwitchContext+0xb0>)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6013      	str	r3, [r2, #0]
}
 8003afe:	bf00      	nop
 8003b00:	3714      	adds	r7, #20
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	20000d24 	.word	0x20000d24
 8003b10:	20000d10 	.word	0x20000d10
 8003b14:	20000d04 	.word	0x20000d04
 8003b18:	2000082c 	.word	0x2000082c
 8003b1c:	20000828 	.word	0x20000828

08003b20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d10a      	bne.n	8003b46 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b34:	f383 8811 	msr	BASEPRI, r3
 8003b38:	f3bf 8f6f 	isb	sy
 8003b3c:	f3bf 8f4f 	dsb	sy
 8003b40:	60fb      	str	r3, [r7, #12]
}
 8003b42:	bf00      	nop
 8003b44:	e7fe      	b.n	8003b44 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b46:	4b07      	ldr	r3, [pc, #28]	; (8003b64 <vTaskPlaceOnEventList+0x44>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	3318      	adds	r3, #24
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f7fe fe81 	bl	8002856 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003b54:	2101      	movs	r1, #1
 8003b56:	6838      	ldr	r0, [r7, #0]
 8003b58:	f000 fa7c 	bl	8004054 <prvAddCurrentTaskToDelayedList>
}
 8003b5c:	bf00      	nop
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	20000828 	.word	0x20000828

08003b68 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d10a      	bne.n	8003b90 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b7e:	f383 8811 	msr	BASEPRI, r3
 8003b82:	f3bf 8f6f 	isb	sy
 8003b86:	f3bf 8f4f 	dsb	sy
 8003b8a:	617b      	str	r3, [r7, #20]
}
 8003b8c:	bf00      	nop
 8003b8e:	e7fe      	b.n	8003b8e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b90:	4b0a      	ldr	r3, [pc, #40]	; (8003bbc <vTaskPlaceOnEventListRestricted+0x54>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	3318      	adds	r3, #24
 8003b96:	4619      	mov	r1, r3
 8003b98:	68f8      	ldr	r0, [r7, #12]
 8003b9a:	f7fe fe38 	bl	800280e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d002      	beq.n	8003baa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ba8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003baa:	6879      	ldr	r1, [r7, #4]
 8003bac:	68b8      	ldr	r0, [r7, #8]
 8003bae:	f000 fa51 	bl	8004054 <prvAddCurrentTaskToDelayedList>
	}
 8003bb2:	bf00      	nop
 8003bb4:	3718      	adds	r7, #24
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20000828 	.word	0x20000828

08003bc0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b086      	sub	sp, #24
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10a      	bne.n	8003bec <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bda:	f383 8811 	msr	BASEPRI, r3
 8003bde:	f3bf 8f6f 	isb	sy
 8003be2:	f3bf 8f4f 	dsb	sy
 8003be6:	60fb      	str	r3, [r7, #12]
}
 8003be8:	bf00      	nop
 8003bea:	e7fe      	b.n	8003bea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	3318      	adds	r3, #24
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7fe fe69 	bl	80028c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bf6:	4b1e      	ldr	r3, [pc, #120]	; (8003c70 <xTaskRemoveFromEventList+0xb0>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d11d      	bne.n	8003c3a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	3304      	adds	r3, #4
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7fe fe60 	bl	80028c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c0c:	4b19      	ldr	r3, [pc, #100]	; (8003c74 <xTaskRemoveFromEventList+0xb4>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d903      	bls.n	8003c1c <xTaskRemoveFromEventList+0x5c>
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c18:	4a16      	ldr	r2, [pc, #88]	; (8003c74 <xTaskRemoveFromEventList+0xb4>)
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c20:	4613      	mov	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	4413      	add	r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	4a13      	ldr	r2, [pc, #76]	; (8003c78 <xTaskRemoveFromEventList+0xb8>)
 8003c2a:	441a      	add	r2, r3
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	3304      	adds	r3, #4
 8003c30:	4619      	mov	r1, r3
 8003c32:	4610      	mov	r0, r2
 8003c34:	f7fe fdeb 	bl	800280e <vListInsertEnd>
 8003c38:	e005      	b.n	8003c46 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	3318      	adds	r3, #24
 8003c3e:	4619      	mov	r1, r3
 8003c40:	480e      	ldr	r0, [pc, #56]	; (8003c7c <xTaskRemoveFromEventList+0xbc>)
 8003c42:	f7fe fde4 	bl	800280e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c4a:	4b0d      	ldr	r3, [pc, #52]	; (8003c80 <xTaskRemoveFromEventList+0xc0>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d905      	bls.n	8003c60 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003c54:	2301      	movs	r3, #1
 8003c56:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003c58:	4b0a      	ldr	r3, [pc, #40]	; (8003c84 <xTaskRemoveFromEventList+0xc4>)
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	601a      	str	r2, [r3, #0]
 8003c5e:	e001      	b.n	8003c64 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003c60:	2300      	movs	r3, #0
 8003c62:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003c64:	697b      	ldr	r3, [r7, #20]
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3718      	adds	r7, #24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	20000d24 	.word	0x20000d24
 8003c74:	20000d04 	.word	0x20000d04
 8003c78:	2000082c 	.word	0x2000082c
 8003c7c:	20000cbc 	.word	0x20000cbc
 8003c80:	20000828 	.word	0x20000828
 8003c84:	20000d10 	.word	0x20000d10

08003c88 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003c90:	4b06      	ldr	r3, [pc, #24]	; (8003cac <vTaskInternalSetTimeOutState+0x24>)
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003c98:	4b05      	ldr	r3, [pc, #20]	; (8003cb0 <vTaskInternalSetTimeOutState+0x28>)
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	605a      	str	r2, [r3, #4]
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr
 8003cac:	20000d14 	.word	0x20000d14
 8003cb0:	20000d00 	.word	0x20000d00

08003cb4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b088      	sub	sp, #32
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d10a      	bne.n	8003cda <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc8:	f383 8811 	msr	BASEPRI, r3
 8003ccc:	f3bf 8f6f 	isb	sy
 8003cd0:	f3bf 8f4f 	dsb	sy
 8003cd4:	613b      	str	r3, [r7, #16]
}
 8003cd6:	bf00      	nop
 8003cd8:	e7fe      	b.n	8003cd8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d10a      	bne.n	8003cf6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ce4:	f383 8811 	msr	BASEPRI, r3
 8003ce8:	f3bf 8f6f 	isb	sy
 8003cec:	f3bf 8f4f 	dsb	sy
 8003cf0:	60fb      	str	r3, [r7, #12]
}
 8003cf2:	bf00      	nop
 8003cf4:	e7fe      	b.n	8003cf4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003cf6:	f000 fe7d 	bl	80049f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003cfa:	4b1d      	ldr	r3, [pc, #116]	; (8003d70 <xTaskCheckForTimeOut+0xbc>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d12:	d102      	bne.n	8003d1a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003d14:	2300      	movs	r3, #0
 8003d16:	61fb      	str	r3, [r7, #28]
 8003d18:	e023      	b.n	8003d62 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	4b15      	ldr	r3, [pc, #84]	; (8003d74 <xTaskCheckForTimeOut+0xc0>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d007      	beq.n	8003d36 <xTaskCheckForTimeOut+0x82>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d302      	bcc.n	8003d36 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003d30:	2301      	movs	r3, #1
 8003d32:	61fb      	str	r3, [r7, #28]
 8003d34:	e015      	b.n	8003d62 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d20b      	bcs.n	8003d58 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	1ad2      	subs	r2, r2, r3
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	f7ff ff9b 	bl	8003c88 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003d52:	2300      	movs	r3, #0
 8003d54:	61fb      	str	r3, [r7, #28]
 8003d56:	e004      	b.n	8003d62 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003d62:	f000 fe77 	bl	8004a54 <vPortExitCritical>

	return xReturn;
 8003d66:	69fb      	ldr	r3, [r7, #28]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3720      	adds	r7, #32
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	20000d00 	.word	0x20000d00
 8003d74:	20000d14 	.word	0x20000d14

08003d78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003d78:	b480      	push	{r7}
 8003d7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003d7c:	4b03      	ldr	r3, [pc, #12]	; (8003d8c <vTaskMissedYield+0x14>)
 8003d7e:	2201      	movs	r2, #1
 8003d80:	601a      	str	r2, [r3, #0]
}
 8003d82:	bf00      	nop
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr
 8003d8c:	20000d10 	.word	0x20000d10

08003d90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003d98:	f000 f852 	bl	8003e40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003d9c:	4b06      	ldr	r3, [pc, #24]	; (8003db8 <prvIdleTask+0x28>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d9f9      	bls.n	8003d98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003da4:	4b05      	ldr	r3, [pc, #20]	; (8003dbc <prvIdleTask+0x2c>)
 8003da6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003daa:	601a      	str	r2, [r3, #0]
 8003dac:	f3bf 8f4f 	dsb	sy
 8003db0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003db4:	e7f0      	b.n	8003d98 <prvIdleTask+0x8>
 8003db6:	bf00      	nop
 8003db8:	2000082c 	.word	0x2000082c
 8003dbc:	e000ed04 	.word	0xe000ed04

08003dc0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	607b      	str	r3, [r7, #4]
 8003dca:	e00c      	b.n	8003de6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4413      	add	r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	4a12      	ldr	r2, [pc, #72]	; (8003e20 <prvInitialiseTaskLists+0x60>)
 8003dd8:	4413      	add	r3, r2
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fe fcea 	bl	80027b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	3301      	adds	r3, #1
 8003de4:	607b      	str	r3, [r7, #4]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b37      	cmp	r3, #55	; 0x37
 8003dea:	d9ef      	bls.n	8003dcc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003dec:	480d      	ldr	r0, [pc, #52]	; (8003e24 <prvInitialiseTaskLists+0x64>)
 8003dee:	f7fe fce1 	bl	80027b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003df2:	480d      	ldr	r0, [pc, #52]	; (8003e28 <prvInitialiseTaskLists+0x68>)
 8003df4:	f7fe fcde 	bl	80027b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003df8:	480c      	ldr	r0, [pc, #48]	; (8003e2c <prvInitialiseTaskLists+0x6c>)
 8003dfa:	f7fe fcdb 	bl	80027b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003dfe:	480c      	ldr	r0, [pc, #48]	; (8003e30 <prvInitialiseTaskLists+0x70>)
 8003e00:	f7fe fcd8 	bl	80027b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003e04:	480b      	ldr	r0, [pc, #44]	; (8003e34 <prvInitialiseTaskLists+0x74>)
 8003e06:	f7fe fcd5 	bl	80027b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003e0a:	4b0b      	ldr	r3, [pc, #44]	; (8003e38 <prvInitialiseTaskLists+0x78>)
 8003e0c:	4a05      	ldr	r2, [pc, #20]	; (8003e24 <prvInitialiseTaskLists+0x64>)
 8003e0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003e10:	4b0a      	ldr	r3, [pc, #40]	; (8003e3c <prvInitialiseTaskLists+0x7c>)
 8003e12:	4a05      	ldr	r2, [pc, #20]	; (8003e28 <prvInitialiseTaskLists+0x68>)
 8003e14:	601a      	str	r2, [r3, #0]
}
 8003e16:	bf00      	nop
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	2000082c 	.word	0x2000082c
 8003e24:	20000c8c 	.word	0x20000c8c
 8003e28:	20000ca0 	.word	0x20000ca0
 8003e2c:	20000cbc 	.word	0x20000cbc
 8003e30:	20000cd0 	.word	0x20000cd0
 8003e34:	20000ce8 	.word	0x20000ce8
 8003e38:	20000cb4 	.word	0x20000cb4
 8003e3c:	20000cb8 	.word	0x20000cb8

08003e40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e46:	e019      	b.n	8003e7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003e48:	f000 fdd4 	bl	80049f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e4c:	4b10      	ldr	r3, [pc, #64]	; (8003e90 <prvCheckTasksWaitingTermination+0x50>)
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	3304      	adds	r3, #4
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7fe fd35 	bl	80028c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003e5e:	4b0d      	ldr	r3, [pc, #52]	; (8003e94 <prvCheckTasksWaitingTermination+0x54>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	3b01      	subs	r3, #1
 8003e64:	4a0b      	ldr	r2, [pc, #44]	; (8003e94 <prvCheckTasksWaitingTermination+0x54>)
 8003e66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003e68:	4b0b      	ldr	r3, [pc, #44]	; (8003e98 <prvCheckTasksWaitingTermination+0x58>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	4a0a      	ldr	r2, [pc, #40]	; (8003e98 <prvCheckTasksWaitingTermination+0x58>)
 8003e70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003e72:	f000 fdef 	bl	8004a54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 f810 	bl	8003e9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e7c:	4b06      	ldr	r3, [pc, #24]	; (8003e98 <prvCheckTasksWaitingTermination+0x58>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1e1      	bne.n	8003e48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003e84:	bf00      	nop
 8003e86:	bf00      	nop
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	20000cd0 	.word	0x20000cd0
 8003e94:	20000cfc 	.word	0x20000cfc
 8003e98:	20000ce4 	.word	0x20000ce4

08003e9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d108      	bne.n	8003ec0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f000 ff8c 	bl	8004dd0 <vPortFree>
				vPortFree( pxTCB );
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 ff89 	bl	8004dd0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003ebe:	e018      	b.n	8003ef2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d103      	bne.n	8003ed2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 ff80 	bl	8004dd0 <vPortFree>
	}
 8003ed0:	e00f      	b.n	8003ef2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d00a      	beq.n	8003ef2 <prvDeleteTCB+0x56>
	__asm volatile
 8003edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ee0:	f383 8811 	msr	BASEPRI, r3
 8003ee4:	f3bf 8f6f 	isb	sy
 8003ee8:	f3bf 8f4f 	dsb	sy
 8003eec:	60fb      	str	r3, [r7, #12]
}
 8003eee:	bf00      	nop
 8003ef0:	e7fe      	b.n	8003ef0 <prvDeleteTCB+0x54>
	}
 8003ef2:	bf00      	nop
 8003ef4:	3710      	adds	r7, #16
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
	...

08003efc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f02:	4b0c      	ldr	r3, [pc, #48]	; (8003f34 <prvResetNextTaskUnblockTime+0x38>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d104      	bne.n	8003f16 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003f0c:	4b0a      	ldr	r3, [pc, #40]	; (8003f38 <prvResetNextTaskUnblockTime+0x3c>)
 8003f0e:	f04f 32ff 	mov.w	r2, #4294967295
 8003f12:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003f14:	e008      	b.n	8003f28 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f16:	4b07      	ldr	r3, [pc, #28]	; (8003f34 <prvResetNextTaskUnblockTime+0x38>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	4a04      	ldr	r2, [pc, #16]	; (8003f38 <prvResetNextTaskUnblockTime+0x3c>)
 8003f26:	6013      	str	r3, [r2, #0]
}
 8003f28:	bf00      	nop
 8003f2a:	370c      	adds	r7, #12
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr
 8003f34:	20000cb4 	.word	0x20000cb4
 8003f38:	20000d1c 	.word	0x20000d1c

08003f3c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003f42:	4b0b      	ldr	r3, [pc, #44]	; (8003f70 <xTaskGetSchedulerState+0x34>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d102      	bne.n	8003f50 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	607b      	str	r3, [r7, #4]
 8003f4e:	e008      	b.n	8003f62 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f50:	4b08      	ldr	r3, [pc, #32]	; (8003f74 <xTaskGetSchedulerState+0x38>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d102      	bne.n	8003f5e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003f58:	2302      	movs	r3, #2
 8003f5a:	607b      	str	r3, [r7, #4]
 8003f5c:	e001      	b.n	8003f62 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003f62:	687b      	ldr	r3, [r7, #4]
	}
 8003f64:	4618      	mov	r0, r3
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr
 8003f70:	20000d08 	.word	0x20000d08
 8003f74:	20000d24 	.word	0x20000d24

08003f78 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003f84:	2300      	movs	r3, #0
 8003f86:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d056      	beq.n	800403c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003f8e:	4b2e      	ldr	r3, [pc, #184]	; (8004048 <xTaskPriorityDisinherit+0xd0>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d00a      	beq.n	8003fae <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f9c:	f383 8811 	msr	BASEPRI, r3
 8003fa0:	f3bf 8f6f 	isb	sy
 8003fa4:	f3bf 8f4f 	dsb	sy
 8003fa8:	60fb      	str	r3, [r7, #12]
}
 8003faa:	bf00      	nop
 8003fac:	e7fe      	b.n	8003fac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d10a      	bne.n	8003fcc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fba:	f383 8811 	msr	BASEPRI, r3
 8003fbe:	f3bf 8f6f 	isb	sy
 8003fc2:	f3bf 8f4f 	dsb	sy
 8003fc6:	60bb      	str	r3, [r7, #8]
}
 8003fc8:	bf00      	nop
 8003fca:	e7fe      	b.n	8003fca <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fd0:	1e5a      	subs	r2, r3, #1
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d02c      	beq.n	800403c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d128      	bne.n	800403c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	3304      	adds	r3, #4
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7fe fc6a 	bl	80028c8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004000:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800400c:	4b0f      	ldr	r3, [pc, #60]	; (800404c <xTaskPriorityDisinherit+0xd4>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	429a      	cmp	r2, r3
 8004012:	d903      	bls.n	800401c <xTaskPriorityDisinherit+0xa4>
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004018:	4a0c      	ldr	r2, [pc, #48]	; (800404c <xTaskPriorityDisinherit+0xd4>)
 800401a:	6013      	str	r3, [r2, #0]
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004020:	4613      	mov	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	4413      	add	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	4a09      	ldr	r2, [pc, #36]	; (8004050 <xTaskPriorityDisinherit+0xd8>)
 800402a:	441a      	add	r2, r3
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	3304      	adds	r3, #4
 8004030:	4619      	mov	r1, r3
 8004032:	4610      	mov	r0, r2
 8004034:	f7fe fbeb 	bl	800280e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004038:	2301      	movs	r3, #1
 800403a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800403c:	697b      	ldr	r3, [r7, #20]
	}
 800403e:	4618      	mov	r0, r3
 8004040:	3718      	adds	r7, #24
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	20000828 	.word	0x20000828
 800404c:	20000d04 	.word	0x20000d04
 8004050:	2000082c 	.word	0x2000082c

08004054 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800405e:	4b21      	ldr	r3, [pc, #132]	; (80040e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004064:	4b20      	ldr	r3, [pc, #128]	; (80040e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	3304      	adds	r3, #4
 800406a:	4618      	mov	r0, r3
 800406c:	f7fe fc2c 	bl	80028c8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004076:	d10a      	bne.n	800408e <prvAddCurrentTaskToDelayedList+0x3a>
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d007      	beq.n	800408e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800407e:	4b1a      	ldr	r3, [pc, #104]	; (80040e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	3304      	adds	r3, #4
 8004084:	4619      	mov	r1, r3
 8004086:	4819      	ldr	r0, [pc, #100]	; (80040ec <prvAddCurrentTaskToDelayedList+0x98>)
 8004088:	f7fe fbc1 	bl	800280e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800408c:	e026      	b.n	80040dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4413      	add	r3, r2
 8004094:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004096:	4b14      	ldr	r3, [pc, #80]	; (80040e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800409e:	68ba      	ldr	r2, [r7, #8]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d209      	bcs.n	80040ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80040a6:	4b12      	ldr	r3, [pc, #72]	; (80040f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	4b0f      	ldr	r3, [pc, #60]	; (80040e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	3304      	adds	r3, #4
 80040b0:	4619      	mov	r1, r3
 80040b2:	4610      	mov	r0, r2
 80040b4:	f7fe fbcf 	bl	8002856 <vListInsert>
}
 80040b8:	e010      	b.n	80040dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80040ba:	4b0e      	ldr	r3, [pc, #56]	; (80040f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	4b0a      	ldr	r3, [pc, #40]	; (80040e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	3304      	adds	r3, #4
 80040c4:	4619      	mov	r1, r3
 80040c6:	4610      	mov	r0, r2
 80040c8:	f7fe fbc5 	bl	8002856 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80040cc:	4b0a      	ldr	r3, [pc, #40]	; (80040f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	68ba      	ldr	r2, [r7, #8]
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d202      	bcs.n	80040dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80040d6:	4a08      	ldr	r2, [pc, #32]	; (80040f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	6013      	str	r3, [r2, #0]
}
 80040dc:	bf00      	nop
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	20000d00 	.word	0x20000d00
 80040e8:	20000828 	.word	0x20000828
 80040ec:	20000ce8 	.word	0x20000ce8
 80040f0:	20000cb8 	.word	0x20000cb8
 80040f4:	20000cb4 	.word	0x20000cb4
 80040f8:	20000d1c 	.word	0x20000d1c

080040fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b08a      	sub	sp, #40	; 0x28
 8004100:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004102:	2300      	movs	r3, #0
 8004104:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004106:	f000 fb07 	bl	8004718 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800410a:	4b1c      	ldr	r3, [pc, #112]	; (800417c <xTimerCreateTimerTask+0x80>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d021      	beq.n	8004156 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004112:	2300      	movs	r3, #0
 8004114:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004116:	2300      	movs	r3, #0
 8004118:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800411a:	1d3a      	adds	r2, r7, #4
 800411c:	f107 0108 	add.w	r1, r7, #8
 8004120:	f107 030c 	add.w	r3, r7, #12
 8004124:	4618      	mov	r0, r3
 8004126:	f7fe fb2b 	bl	8002780 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800412a:	6879      	ldr	r1, [r7, #4]
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	68fa      	ldr	r2, [r7, #12]
 8004130:	9202      	str	r2, [sp, #8]
 8004132:	9301      	str	r3, [sp, #4]
 8004134:	2302      	movs	r3, #2
 8004136:	9300      	str	r3, [sp, #0]
 8004138:	2300      	movs	r3, #0
 800413a:	460a      	mov	r2, r1
 800413c:	4910      	ldr	r1, [pc, #64]	; (8004180 <xTimerCreateTimerTask+0x84>)
 800413e:	4811      	ldr	r0, [pc, #68]	; (8004184 <xTimerCreateTimerTask+0x88>)
 8004140:	f7ff f912 	bl	8003368 <xTaskCreateStatic>
 8004144:	4603      	mov	r3, r0
 8004146:	4a10      	ldr	r2, [pc, #64]	; (8004188 <xTimerCreateTimerTask+0x8c>)
 8004148:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800414a:	4b0f      	ldr	r3, [pc, #60]	; (8004188 <xTimerCreateTimerTask+0x8c>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004152:	2301      	movs	r3, #1
 8004154:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10a      	bne.n	8004172 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800415c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004160:	f383 8811 	msr	BASEPRI, r3
 8004164:	f3bf 8f6f 	isb	sy
 8004168:	f3bf 8f4f 	dsb	sy
 800416c:	613b      	str	r3, [r7, #16]
}
 800416e:	bf00      	nop
 8004170:	e7fe      	b.n	8004170 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004172:	697b      	ldr	r3, [r7, #20]
}
 8004174:	4618      	mov	r0, r3
 8004176:	3718      	adds	r7, #24
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	20000d58 	.word	0x20000d58
 8004180:	080060a0 	.word	0x080060a0
 8004184:	080042c1 	.word	0x080042c1
 8004188:	20000d5c 	.word	0x20000d5c

0800418c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b08a      	sub	sp, #40	; 0x28
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
 8004198:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800419a:	2300      	movs	r3, #0
 800419c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d10a      	bne.n	80041ba <xTimerGenericCommand+0x2e>
	__asm volatile
 80041a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a8:	f383 8811 	msr	BASEPRI, r3
 80041ac:	f3bf 8f6f 	isb	sy
 80041b0:	f3bf 8f4f 	dsb	sy
 80041b4:	623b      	str	r3, [r7, #32]
}
 80041b6:	bf00      	nop
 80041b8:	e7fe      	b.n	80041b8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80041ba:	4b1a      	ldr	r3, [pc, #104]	; (8004224 <xTimerGenericCommand+0x98>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d02a      	beq.n	8004218 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	2b05      	cmp	r3, #5
 80041d2:	dc18      	bgt.n	8004206 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80041d4:	f7ff feb2 	bl	8003f3c <xTaskGetSchedulerState>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d109      	bne.n	80041f2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80041de:	4b11      	ldr	r3, [pc, #68]	; (8004224 <xTimerGenericCommand+0x98>)
 80041e0:	6818      	ldr	r0, [r3, #0]
 80041e2:	f107 0110 	add.w	r1, r7, #16
 80041e6:	2300      	movs	r3, #0
 80041e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041ea:	f7fe fcd5 	bl	8002b98 <xQueueGenericSend>
 80041ee:	6278      	str	r0, [r7, #36]	; 0x24
 80041f0:	e012      	b.n	8004218 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80041f2:	4b0c      	ldr	r3, [pc, #48]	; (8004224 <xTimerGenericCommand+0x98>)
 80041f4:	6818      	ldr	r0, [r3, #0]
 80041f6:	f107 0110 	add.w	r1, r7, #16
 80041fa:	2300      	movs	r3, #0
 80041fc:	2200      	movs	r2, #0
 80041fe:	f7fe fccb 	bl	8002b98 <xQueueGenericSend>
 8004202:	6278      	str	r0, [r7, #36]	; 0x24
 8004204:	e008      	b.n	8004218 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004206:	4b07      	ldr	r3, [pc, #28]	; (8004224 <xTimerGenericCommand+0x98>)
 8004208:	6818      	ldr	r0, [r3, #0]
 800420a:	f107 0110 	add.w	r1, r7, #16
 800420e:	2300      	movs	r3, #0
 8004210:	683a      	ldr	r2, [r7, #0]
 8004212:	f7fe fdbf 	bl	8002d94 <xQueueGenericSendFromISR>
 8004216:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800421a:	4618      	mov	r0, r3
 800421c:	3728      	adds	r7, #40	; 0x28
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	20000d58 	.word	0x20000d58

08004228 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b088      	sub	sp, #32
 800422c:	af02      	add	r7, sp, #8
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004232:	4b22      	ldr	r3, [pc, #136]	; (80042bc <prvProcessExpiredTimer+0x94>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	3304      	adds	r3, #4
 8004240:	4618      	mov	r0, r3
 8004242:	f7fe fb41 	bl	80028c8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800424c:	f003 0304 	and.w	r3, r3, #4
 8004250:	2b00      	cmp	r3, #0
 8004252:	d022      	beq.n	800429a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	699a      	ldr	r2, [r3, #24]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	18d1      	adds	r1, r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	683a      	ldr	r2, [r7, #0]
 8004260:	6978      	ldr	r0, [r7, #20]
 8004262:	f000 f8d1 	bl	8004408 <prvInsertTimerInActiveList>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d01f      	beq.n	80042ac <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800426c:	2300      	movs	r3, #0
 800426e:	9300      	str	r3, [sp, #0]
 8004270:	2300      	movs	r3, #0
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	2100      	movs	r1, #0
 8004276:	6978      	ldr	r0, [r7, #20]
 8004278:	f7ff ff88 	bl	800418c <xTimerGenericCommand>
 800427c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d113      	bne.n	80042ac <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004288:	f383 8811 	msr	BASEPRI, r3
 800428c:	f3bf 8f6f 	isb	sy
 8004290:	f3bf 8f4f 	dsb	sy
 8004294:	60fb      	str	r3, [r7, #12]
}
 8004296:	bf00      	nop
 8004298:	e7fe      	b.n	8004298 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80042a0:	f023 0301 	bic.w	r3, r3, #1
 80042a4:	b2da      	uxtb	r2, r3
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	6a1b      	ldr	r3, [r3, #32]
 80042b0:	6978      	ldr	r0, [r7, #20]
 80042b2:	4798      	blx	r3
}
 80042b4:	bf00      	nop
 80042b6:	3718      	adds	r7, #24
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	20000d50 	.word	0x20000d50

080042c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80042c8:	f107 0308 	add.w	r3, r7, #8
 80042cc:	4618      	mov	r0, r3
 80042ce:	f000 f857 	bl	8004380 <prvGetNextExpireTime>
 80042d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	4619      	mov	r1, r3
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f803 	bl	80042e4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80042de:	f000 f8d5 	bl	800448c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80042e2:	e7f1      	b.n	80042c8 <prvTimerTask+0x8>

080042e4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80042ee:	f7ff fa43 	bl	8003778 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80042f2:	f107 0308 	add.w	r3, r7, #8
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 f866 	bl	80043c8 <prvSampleTimeNow>
 80042fc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d130      	bne.n	8004366 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d10a      	bne.n	8004320 <prvProcessTimerOrBlockTask+0x3c>
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	429a      	cmp	r2, r3
 8004310:	d806      	bhi.n	8004320 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004312:	f7ff fa3f 	bl	8003794 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004316:	68f9      	ldr	r1, [r7, #12]
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f7ff ff85 	bl	8004228 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800431e:	e024      	b.n	800436a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d008      	beq.n	8004338 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004326:	4b13      	ldr	r3, [pc, #76]	; (8004374 <prvProcessTimerOrBlockTask+0x90>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d101      	bne.n	8004334 <prvProcessTimerOrBlockTask+0x50>
 8004330:	2301      	movs	r3, #1
 8004332:	e000      	b.n	8004336 <prvProcessTimerOrBlockTask+0x52>
 8004334:	2300      	movs	r3, #0
 8004336:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004338:	4b0f      	ldr	r3, [pc, #60]	; (8004378 <prvProcessTimerOrBlockTask+0x94>)
 800433a:	6818      	ldr	r0, [r3, #0]
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	4619      	mov	r1, r3
 8004346:	f7fe ffdb 	bl	8003300 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800434a:	f7ff fa23 	bl	8003794 <xTaskResumeAll>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10a      	bne.n	800436a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004354:	4b09      	ldr	r3, [pc, #36]	; (800437c <prvProcessTimerOrBlockTask+0x98>)
 8004356:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800435a:	601a      	str	r2, [r3, #0]
 800435c:	f3bf 8f4f 	dsb	sy
 8004360:	f3bf 8f6f 	isb	sy
}
 8004364:	e001      	b.n	800436a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004366:	f7ff fa15 	bl	8003794 <xTaskResumeAll>
}
 800436a:	bf00      	nop
 800436c:	3710      	adds	r7, #16
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	20000d54 	.word	0x20000d54
 8004378:	20000d58 	.word	0x20000d58
 800437c:	e000ed04 	.word	0xe000ed04

08004380 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004380:	b480      	push	{r7}
 8004382:	b085      	sub	sp, #20
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004388:	4b0e      	ldr	r3, [pc, #56]	; (80043c4 <prvGetNextExpireTime+0x44>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d101      	bne.n	8004396 <prvGetNextExpireTime+0x16>
 8004392:	2201      	movs	r2, #1
 8004394:	e000      	b.n	8004398 <prvGetNextExpireTime+0x18>
 8004396:	2200      	movs	r2, #0
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d105      	bne.n	80043b0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80043a4:	4b07      	ldr	r3, [pc, #28]	; (80043c4 <prvGetNextExpireTime+0x44>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	60fb      	str	r3, [r7, #12]
 80043ae:	e001      	b.n	80043b4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80043b4:	68fb      	ldr	r3, [r7, #12]
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3714      	adds	r7, #20
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	20000d50 	.word	0x20000d50

080043c8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80043d0:	f7ff fa7e 	bl	80038d0 <xTaskGetTickCount>
 80043d4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80043d6:	4b0b      	ldr	r3, [pc, #44]	; (8004404 <prvSampleTimeNow+0x3c>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d205      	bcs.n	80043ec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80043e0:	f000 f936 	bl	8004650 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	601a      	str	r2, [r3, #0]
 80043ea:	e002      	b.n	80043f2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80043f2:	4a04      	ldr	r2, [pc, #16]	; (8004404 <prvSampleTimeNow+0x3c>)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80043f8:	68fb      	ldr	r3, [r7, #12]
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3710      	adds	r7, #16
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	20000d60 	.word	0x20000d60

08004408 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
 8004414:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004416:	2300      	movs	r3, #0
 8004418:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	68fa      	ldr	r2, [r7, #12]
 8004424:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004426:	68ba      	ldr	r2, [r7, #8]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	429a      	cmp	r2, r3
 800442c:	d812      	bhi.n	8004454 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	1ad2      	subs	r2, r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	429a      	cmp	r2, r3
 800443a:	d302      	bcc.n	8004442 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800443c:	2301      	movs	r3, #1
 800443e:	617b      	str	r3, [r7, #20]
 8004440:	e01b      	b.n	800447a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004442:	4b10      	ldr	r3, [pc, #64]	; (8004484 <prvInsertTimerInActiveList+0x7c>)
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	3304      	adds	r3, #4
 800444a:	4619      	mov	r1, r3
 800444c:	4610      	mov	r0, r2
 800444e:	f7fe fa02 	bl	8002856 <vListInsert>
 8004452:	e012      	b.n	800447a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	429a      	cmp	r2, r3
 800445a:	d206      	bcs.n	800446a <prvInsertTimerInActiveList+0x62>
 800445c:	68ba      	ldr	r2, [r7, #8]
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	429a      	cmp	r2, r3
 8004462:	d302      	bcc.n	800446a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004464:	2301      	movs	r3, #1
 8004466:	617b      	str	r3, [r7, #20]
 8004468:	e007      	b.n	800447a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800446a:	4b07      	ldr	r3, [pc, #28]	; (8004488 <prvInsertTimerInActiveList+0x80>)
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	3304      	adds	r3, #4
 8004472:	4619      	mov	r1, r3
 8004474:	4610      	mov	r0, r2
 8004476:	f7fe f9ee 	bl	8002856 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800447a:	697b      	ldr	r3, [r7, #20]
}
 800447c:	4618      	mov	r0, r3
 800447e:	3718      	adds	r7, #24
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}
 8004484:	20000d54 	.word	0x20000d54
 8004488:	20000d50 	.word	0x20000d50

0800448c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b08e      	sub	sp, #56	; 0x38
 8004490:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004492:	e0ca      	b.n	800462a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	da18      	bge.n	80044cc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800449a:	1d3b      	adds	r3, r7, #4
 800449c:	3304      	adds	r3, #4
 800449e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80044a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d10a      	bne.n	80044bc <prvProcessReceivedCommands+0x30>
	__asm volatile
 80044a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044aa:	f383 8811 	msr	BASEPRI, r3
 80044ae:	f3bf 8f6f 	isb	sy
 80044b2:	f3bf 8f4f 	dsb	sy
 80044b6:	61fb      	str	r3, [r7, #28]
}
 80044b8:	bf00      	nop
 80044ba:	e7fe      	b.n	80044ba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80044bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044c2:	6850      	ldr	r0, [r2, #4]
 80044c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044c6:	6892      	ldr	r2, [r2, #8]
 80044c8:	4611      	mov	r1, r2
 80044ca:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	f2c0 80aa 	blt.w	8004628 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80044d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044da:	695b      	ldr	r3, [r3, #20]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d004      	beq.n	80044ea <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80044e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e2:	3304      	adds	r3, #4
 80044e4:	4618      	mov	r0, r3
 80044e6:	f7fe f9ef 	bl	80028c8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80044ea:	463b      	mov	r3, r7
 80044ec:	4618      	mov	r0, r3
 80044ee:	f7ff ff6b 	bl	80043c8 <prvSampleTimeNow>
 80044f2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2b09      	cmp	r3, #9
 80044f8:	f200 8097 	bhi.w	800462a <prvProcessReceivedCommands+0x19e>
 80044fc:	a201      	add	r2, pc, #4	; (adr r2, 8004504 <prvProcessReceivedCommands+0x78>)
 80044fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004502:	bf00      	nop
 8004504:	0800452d 	.word	0x0800452d
 8004508:	0800452d 	.word	0x0800452d
 800450c:	0800452d 	.word	0x0800452d
 8004510:	080045a1 	.word	0x080045a1
 8004514:	080045b5 	.word	0x080045b5
 8004518:	080045ff 	.word	0x080045ff
 800451c:	0800452d 	.word	0x0800452d
 8004520:	0800452d 	.word	0x0800452d
 8004524:	080045a1 	.word	0x080045a1
 8004528:	080045b5 	.word	0x080045b5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800452c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800452e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004532:	f043 0301 	orr.w	r3, r3, #1
 8004536:	b2da      	uxtb	r2, r3
 8004538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800453a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800453e:	68ba      	ldr	r2, [r7, #8]
 8004540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	18d1      	adds	r1, r2, r3
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800454a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800454c:	f7ff ff5c 	bl	8004408 <prvInsertTimerInActiveList>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d069      	beq.n	800462a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004558:	6a1b      	ldr	r3, [r3, #32]
 800455a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800455c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800455e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004560:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004564:	f003 0304 	and.w	r3, r3, #4
 8004568:	2b00      	cmp	r3, #0
 800456a:	d05e      	beq.n	800462a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800456c:	68ba      	ldr	r2, [r7, #8]
 800456e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	441a      	add	r2, r3
 8004574:	2300      	movs	r3, #0
 8004576:	9300      	str	r3, [sp, #0]
 8004578:	2300      	movs	r3, #0
 800457a:	2100      	movs	r1, #0
 800457c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800457e:	f7ff fe05 	bl	800418c <xTimerGenericCommand>
 8004582:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004584:	6a3b      	ldr	r3, [r7, #32]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d14f      	bne.n	800462a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800458a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800458e:	f383 8811 	msr	BASEPRI, r3
 8004592:	f3bf 8f6f 	isb	sy
 8004596:	f3bf 8f4f 	dsb	sy
 800459a:	61bb      	str	r3, [r7, #24]
}
 800459c:	bf00      	nop
 800459e:	e7fe      	b.n	800459e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80045a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80045a6:	f023 0301 	bic.w	r3, r3, #1
 80045aa:	b2da      	uxtb	r2, r3
 80045ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80045b2:	e03a      	b.n	800462a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80045b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80045ba:	f043 0301 	orr.w	r3, r3, #1
 80045be:	b2da      	uxtb	r2, r3
 80045c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ca:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80045cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10a      	bne.n	80045ea <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80045d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
 80045e4:	617b      	str	r3, [r7, #20]
}
 80045e6:	bf00      	nop
 80045e8:	e7fe      	b.n	80045e8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80045ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ec:	699a      	ldr	r2, [r3, #24]
 80045ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f0:	18d1      	adds	r1, r2, r3
 80045f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80045f8:	f7ff ff06 	bl	8004408 <prvInsertTimerInActiveList>
					break;
 80045fc:	e015      	b.n	800462a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80045fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004600:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004604:	f003 0302 	and.w	r3, r3, #2
 8004608:	2b00      	cmp	r3, #0
 800460a:	d103      	bne.n	8004614 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800460c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800460e:	f000 fbdf 	bl	8004dd0 <vPortFree>
 8004612:	e00a      	b.n	800462a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004616:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800461a:	f023 0301 	bic.w	r3, r3, #1
 800461e:	b2da      	uxtb	r2, r3
 8004620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004622:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004626:	e000      	b.n	800462a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004628:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800462a:	4b08      	ldr	r3, [pc, #32]	; (800464c <prvProcessReceivedCommands+0x1c0>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	1d39      	adds	r1, r7, #4
 8004630:	2200      	movs	r2, #0
 8004632:	4618      	mov	r0, r3
 8004634:	f7fe fc4a 	bl	8002ecc <xQueueReceive>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	f47f af2a 	bne.w	8004494 <prvProcessReceivedCommands+0x8>
	}
}
 8004640:	bf00      	nop
 8004642:	bf00      	nop
 8004644:	3730      	adds	r7, #48	; 0x30
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	20000d58 	.word	0x20000d58

08004650 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b088      	sub	sp, #32
 8004654:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004656:	e048      	b.n	80046ea <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004658:	4b2d      	ldr	r3, [pc, #180]	; (8004710 <prvSwitchTimerLists+0xc0>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004662:	4b2b      	ldr	r3, [pc, #172]	; (8004710 <prvSwitchTimerLists+0xc0>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	3304      	adds	r3, #4
 8004670:	4618      	mov	r0, r3
 8004672:	f7fe f929 	bl	80028c8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6a1b      	ldr	r3, [r3, #32]
 800467a:	68f8      	ldr	r0, [r7, #12]
 800467c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004684:	f003 0304 	and.w	r3, r3, #4
 8004688:	2b00      	cmp	r3, #0
 800468a:	d02e      	beq.n	80046ea <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	4413      	add	r3, r2
 8004694:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004696:	68ba      	ldr	r2, [r7, #8]
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	429a      	cmp	r2, r3
 800469c:	d90e      	bls.n	80046bc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80046aa:	4b19      	ldr	r3, [pc, #100]	; (8004710 <prvSwitchTimerLists+0xc0>)
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	3304      	adds	r3, #4
 80046b2:	4619      	mov	r1, r3
 80046b4:	4610      	mov	r0, r2
 80046b6:	f7fe f8ce 	bl	8002856 <vListInsert>
 80046ba:	e016      	b.n	80046ea <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80046bc:	2300      	movs	r3, #0
 80046be:	9300      	str	r3, [sp, #0]
 80046c0:	2300      	movs	r3, #0
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	2100      	movs	r1, #0
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f7ff fd60 	bl	800418c <xTimerGenericCommand>
 80046cc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10a      	bne.n	80046ea <prvSwitchTimerLists+0x9a>
	__asm volatile
 80046d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d8:	f383 8811 	msr	BASEPRI, r3
 80046dc:	f3bf 8f6f 	isb	sy
 80046e0:	f3bf 8f4f 	dsb	sy
 80046e4:	603b      	str	r3, [r7, #0]
}
 80046e6:	bf00      	nop
 80046e8:	e7fe      	b.n	80046e8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80046ea:	4b09      	ldr	r3, [pc, #36]	; (8004710 <prvSwitchTimerLists+0xc0>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1b1      	bne.n	8004658 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80046f4:	4b06      	ldr	r3, [pc, #24]	; (8004710 <prvSwitchTimerLists+0xc0>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80046fa:	4b06      	ldr	r3, [pc, #24]	; (8004714 <prvSwitchTimerLists+0xc4>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a04      	ldr	r2, [pc, #16]	; (8004710 <prvSwitchTimerLists+0xc0>)
 8004700:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004702:	4a04      	ldr	r2, [pc, #16]	; (8004714 <prvSwitchTimerLists+0xc4>)
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	6013      	str	r3, [r2, #0]
}
 8004708:	bf00      	nop
 800470a:	3718      	adds	r7, #24
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	20000d50 	.word	0x20000d50
 8004714:	20000d54 	.word	0x20000d54

08004718 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800471e:	f000 f969 	bl	80049f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004722:	4b15      	ldr	r3, [pc, #84]	; (8004778 <prvCheckForValidListAndQueue+0x60>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d120      	bne.n	800476c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800472a:	4814      	ldr	r0, [pc, #80]	; (800477c <prvCheckForValidListAndQueue+0x64>)
 800472c:	f7fe f842 	bl	80027b4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004730:	4813      	ldr	r0, [pc, #76]	; (8004780 <prvCheckForValidListAndQueue+0x68>)
 8004732:	f7fe f83f 	bl	80027b4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004736:	4b13      	ldr	r3, [pc, #76]	; (8004784 <prvCheckForValidListAndQueue+0x6c>)
 8004738:	4a10      	ldr	r2, [pc, #64]	; (800477c <prvCheckForValidListAndQueue+0x64>)
 800473a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800473c:	4b12      	ldr	r3, [pc, #72]	; (8004788 <prvCheckForValidListAndQueue+0x70>)
 800473e:	4a10      	ldr	r2, [pc, #64]	; (8004780 <prvCheckForValidListAndQueue+0x68>)
 8004740:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004742:	2300      	movs	r3, #0
 8004744:	9300      	str	r3, [sp, #0]
 8004746:	4b11      	ldr	r3, [pc, #68]	; (800478c <prvCheckForValidListAndQueue+0x74>)
 8004748:	4a11      	ldr	r2, [pc, #68]	; (8004790 <prvCheckForValidListAndQueue+0x78>)
 800474a:	2110      	movs	r1, #16
 800474c:	200a      	movs	r0, #10
 800474e:	f7fe f94d 	bl	80029ec <xQueueGenericCreateStatic>
 8004752:	4603      	mov	r3, r0
 8004754:	4a08      	ldr	r2, [pc, #32]	; (8004778 <prvCheckForValidListAndQueue+0x60>)
 8004756:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004758:	4b07      	ldr	r3, [pc, #28]	; (8004778 <prvCheckForValidListAndQueue+0x60>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d005      	beq.n	800476c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004760:	4b05      	ldr	r3, [pc, #20]	; (8004778 <prvCheckForValidListAndQueue+0x60>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	490b      	ldr	r1, [pc, #44]	; (8004794 <prvCheckForValidListAndQueue+0x7c>)
 8004766:	4618      	mov	r0, r3
 8004768:	f7fe fda0 	bl	80032ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800476c:	f000 f972 	bl	8004a54 <vPortExitCritical>
}
 8004770:	bf00      	nop
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	20000d58 	.word	0x20000d58
 800477c:	20000d28 	.word	0x20000d28
 8004780:	20000d3c 	.word	0x20000d3c
 8004784:	20000d50 	.word	0x20000d50
 8004788:	20000d54 	.word	0x20000d54
 800478c:	20000e04 	.word	0x20000e04
 8004790:	20000d64 	.word	0x20000d64
 8004794:	080060a8 	.word	0x080060a8

08004798 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004798:	b480      	push	{r7}
 800479a:	b085      	sub	sp, #20
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	3b04      	subs	r3, #4
 80047a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80047b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	3b04      	subs	r3, #4
 80047b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	f023 0201 	bic.w	r2, r3, #1
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	3b04      	subs	r3, #4
 80047c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80047c8:	4a0c      	ldr	r2, [pc, #48]	; (80047fc <pxPortInitialiseStack+0x64>)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	3b14      	subs	r3, #20
 80047d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	3b04      	subs	r3, #4
 80047de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f06f 0202 	mvn.w	r2, #2
 80047e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	3b20      	subs	r3, #32
 80047ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80047ee:	68fb      	ldr	r3, [r7, #12]
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3714      	adds	r7, #20
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr
 80047fc:	08004801 	.word	0x08004801

08004800 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004806:	2300      	movs	r3, #0
 8004808:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800480a:	4b12      	ldr	r3, [pc, #72]	; (8004854 <prvTaskExitError+0x54>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004812:	d00a      	beq.n	800482a <prvTaskExitError+0x2a>
	__asm volatile
 8004814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004818:	f383 8811 	msr	BASEPRI, r3
 800481c:	f3bf 8f6f 	isb	sy
 8004820:	f3bf 8f4f 	dsb	sy
 8004824:	60fb      	str	r3, [r7, #12]
}
 8004826:	bf00      	nop
 8004828:	e7fe      	b.n	8004828 <prvTaskExitError+0x28>
	__asm volatile
 800482a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800482e:	f383 8811 	msr	BASEPRI, r3
 8004832:	f3bf 8f6f 	isb	sy
 8004836:	f3bf 8f4f 	dsb	sy
 800483a:	60bb      	str	r3, [r7, #8]
}
 800483c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800483e:	bf00      	nop
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d0fc      	beq.n	8004840 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004846:	bf00      	nop
 8004848:	bf00      	nop
 800484a:	3714      	adds	r7, #20
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr
 8004854:	2000000c 	.word	0x2000000c
	...

08004860 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004860:	4b07      	ldr	r3, [pc, #28]	; (8004880 <pxCurrentTCBConst2>)
 8004862:	6819      	ldr	r1, [r3, #0]
 8004864:	6808      	ldr	r0, [r1, #0]
 8004866:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800486a:	f380 8809 	msr	PSP, r0
 800486e:	f3bf 8f6f 	isb	sy
 8004872:	f04f 0000 	mov.w	r0, #0
 8004876:	f380 8811 	msr	BASEPRI, r0
 800487a:	4770      	bx	lr
 800487c:	f3af 8000 	nop.w

08004880 <pxCurrentTCBConst2>:
 8004880:	20000828 	.word	0x20000828
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004884:	bf00      	nop
 8004886:	bf00      	nop

08004888 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004888:	4808      	ldr	r0, [pc, #32]	; (80048ac <prvPortStartFirstTask+0x24>)
 800488a:	6800      	ldr	r0, [r0, #0]
 800488c:	6800      	ldr	r0, [r0, #0]
 800488e:	f380 8808 	msr	MSP, r0
 8004892:	f04f 0000 	mov.w	r0, #0
 8004896:	f380 8814 	msr	CONTROL, r0
 800489a:	b662      	cpsie	i
 800489c:	b661      	cpsie	f
 800489e:	f3bf 8f4f 	dsb	sy
 80048a2:	f3bf 8f6f 	isb	sy
 80048a6:	df00      	svc	0
 80048a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80048aa:	bf00      	nop
 80048ac:	e000ed08 	.word	0xe000ed08

080048b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b086      	sub	sp, #24
 80048b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80048b6:	4b46      	ldr	r3, [pc, #280]	; (80049d0 <xPortStartScheduler+0x120>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a46      	ldr	r2, [pc, #280]	; (80049d4 <xPortStartScheduler+0x124>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d10a      	bne.n	80048d6 <xPortStartScheduler+0x26>
	__asm volatile
 80048c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c4:	f383 8811 	msr	BASEPRI, r3
 80048c8:	f3bf 8f6f 	isb	sy
 80048cc:	f3bf 8f4f 	dsb	sy
 80048d0:	613b      	str	r3, [r7, #16]
}
 80048d2:	bf00      	nop
 80048d4:	e7fe      	b.n	80048d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80048d6:	4b3e      	ldr	r3, [pc, #248]	; (80049d0 <xPortStartScheduler+0x120>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a3f      	ldr	r2, [pc, #252]	; (80049d8 <xPortStartScheduler+0x128>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d10a      	bne.n	80048f6 <xPortStartScheduler+0x46>
	__asm volatile
 80048e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e4:	f383 8811 	msr	BASEPRI, r3
 80048e8:	f3bf 8f6f 	isb	sy
 80048ec:	f3bf 8f4f 	dsb	sy
 80048f0:	60fb      	str	r3, [r7, #12]
}
 80048f2:	bf00      	nop
 80048f4:	e7fe      	b.n	80048f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80048f6:	4b39      	ldr	r3, [pc, #228]	; (80049dc <xPortStartScheduler+0x12c>)
 80048f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	781b      	ldrb	r3, [r3, #0]
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	22ff      	movs	r2, #255	; 0xff
 8004906:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	b2db      	uxtb	r3, r3
 800490e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004910:	78fb      	ldrb	r3, [r7, #3]
 8004912:	b2db      	uxtb	r3, r3
 8004914:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004918:	b2da      	uxtb	r2, r3
 800491a:	4b31      	ldr	r3, [pc, #196]	; (80049e0 <xPortStartScheduler+0x130>)
 800491c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800491e:	4b31      	ldr	r3, [pc, #196]	; (80049e4 <xPortStartScheduler+0x134>)
 8004920:	2207      	movs	r2, #7
 8004922:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004924:	e009      	b.n	800493a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004926:	4b2f      	ldr	r3, [pc, #188]	; (80049e4 <xPortStartScheduler+0x134>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	3b01      	subs	r3, #1
 800492c:	4a2d      	ldr	r2, [pc, #180]	; (80049e4 <xPortStartScheduler+0x134>)
 800492e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004930:	78fb      	ldrb	r3, [r7, #3]
 8004932:	b2db      	uxtb	r3, r3
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	b2db      	uxtb	r3, r3
 8004938:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800493a:	78fb      	ldrb	r3, [r7, #3]
 800493c:	b2db      	uxtb	r3, r3
 800493e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004942:	2b80      	cmp	r3, #128	; 0x80
 8004944:	d0ef      	beq.n	8004926 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004946:	4b27      	ldr	r3, [pc, #156]	; (80049e4 <xPortStartScheduler+0x134>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f1c3 0307 	rsb	r3, r3, #7
 800494e:	2b04      	cmp	r3, #4
 8004950:	d00a      	beq.n	8004968 <xPortStartScheduler+0xb8>
	__asm volatile
 8004952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004956:	f383 8811 	msr	BASEPRI, r3
 800495a:	f3bf 8f6f 	isb	sy
 800495e:	f3bf 8f4f 	dsb	sy
 8004962:	60bb      	str	r3, [r7, #8]
}
 8004964:	bf00      	nop
 8004966:	e7fe      	b.n	8004966 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004968:	4b1e      	ldr	r3, [pc, #120]	; (80049e4 <xPortStartScheduler+0x134>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	021b      	lsls	r3, r3, #8
 800496e:	4a1d      	ldr	r2, [pc, #116]	; (80049e4 <xPortStartScheduler+0x134>)
 8004970:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004972:	4b1c      	ldr	r3, [pc, #112]	; (80049e4 <xPortStartScheduler+0x134>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800497a:	4a1a      	ldr	r2, [pc, #104]	; (80049e4 <xPortStartScheduler+0x134>)
 800497c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	b2da      	uxtb	r2, r3
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004986:	4b18      	ldr	r3, [pc, #96]	; (80049e8 <xPortStartScheduler+0x138>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a17      	ldr	r2, [pc, #92]	; (80049e8 <xPortStartScheduler+0x138>)
 800498c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004990:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004992:	4b15      	ldr	r3, [pc, #84]	; (80049e8 <xPortStartScheduler+0x138>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a14      	ldr	r2, [pc, #80]	; (80049e8 <xPortStartScheduler+0x138>)
 8004998:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800499c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800499e:	f000 f8dd 	bl	8004b5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80049a2:	4b12      	ldr	r3, [pc, #72]	; (80049ec <xPortStartScheduler+0x13c>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80049a8:	f000 f8fc 	bl	8004ba4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80049ac:	4b10      	ldr	r3, [pc, #64]	; (80049f0 <xPortStartScheduler+0x140>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a0f      	ldr	r2, [pc, #60]	; (80049f0 <xPortStartScheduler+0x140>)
 80049b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80049b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80049b8:	f7ff ff66 	bl	8004888 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80049bc:	f7ff f852 	bl	8003a64 <vTaskSwitchContext>
	prvTaskExitError();
 80049c0:	f7ff ff1e 	bl	8004800 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3718      	adds	r7, #24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	e000ed00 	.word	0xe000ed00
 80049d4:	410fc271 	.word	0x410fc271
 80049d8:	410fc270 	.word	0x410fc270
 80049dc:	e000e400 	.word	0xe000e400
 80049e0:	20000e54 	.word	0x20000e54
 80049e4:	20000e58 	.word	0x20000e58
 80049e8:	e000ed20 	.word	0xe000ed20
 80049ec:	2000000c 	.word	0x2000000c
 80049f0:	e000ef34 	.word	0xe000ef34

080049f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
	__asm volatile
 80049fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049fe:	f383 8811 	msr	BASEPRI, r3
 8004a02:	f3bf 8f6f 	isb	sy
 8004a06:	f3bf 8f4f 	dsb	sy
 8004a0a:	607b      	str	r3, [r7, #4]
}
 8004a0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004a0e:	4b0f      	ldr	r3, [pc, #60]	; (8004a4c <vPortEnterCritical+0x58>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	3301      	adds	r3, #1
 8004a14:	4a0d      	ldr	r2, [pc, #52]	; (8004a4c <vPortEnterCritical+0x58>)
 8004a16:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004a18:	4b0c      	ldr	r3, [pc, #48]	; (8004a4c <vPortEnterCritical+0x58>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d10f      	bne.n	8004a40 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004a20:	4b0b      	ldr	r3, [pc, #44]	; (8004a50 <vPortEnterCritical+0x5c>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00a      	beq.n	8004a40 <vPortEnterCritical+0x4c>
	__asm volatile
 8004a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a2e:	f383 8811 	msr	BASEPRI, r3
 8004a32:	f3bf 8f6f 	isb	sy
 8004a36:	f3bf 8f4f 	dsb	sy
 8004a3a:	603b      	str	r3, [r7, #0]
}
 8004a3c:	bf00      	nop
 8004a3e:	e7fe      	b.n	8004a3e <vPortEnterCritical+0x4a>
	}
}
 8004a40:	bf00      	nop
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	2000000c 	.word	0x2000000c
 8004a50:	e000ed04 	.word	0xe000ed04

08004a54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004a5a:	4b12      	ldr	r3, [pc, #72]	; (8004aa4 <vPortExitCritical+0x50>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d10a      	bne.n	8004a78 <vPortExitCritical+0x24>
	__asm volatile
 8004a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a66:	f383 8811 	msr	BASEPRI, r3
 8004a6a:	f3bf 8f6f 	isb	sy
 8004a6e:	f3bf 8f4f 	dsb	sy
 8004a72:	607b      	str	r3, [r7, #4]
}
 8004a74:	bf00      	nop
 8004a76:	e7fe      	b.n	8004a76 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004a78:	4b0a      	ldr	r3, [pc, #40]	; (8004aa4 <vPortExitCritical+0x50>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	4a09      	ldr	r2, [pc, #36]	; (8004aa4 <vPortExitCritical+0x50>)
 8004a80:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004a82:	4b08      	ldr	r3, [pc, #32]	; (8004aa4 <vPortExitCritical+0x50>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d105      	bne.n	8004a96 <vPortExitCritical+0x42>
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	f383 8811 	msr	BASEPRI, r3
}
 8004a94:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004a96:	bf00      	nop
 8004a98:	370c      	adds	r7, #12
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
 8004aa2:	bf00      	nop
 8004aa4:	2000000c 	.word	0x2000000c
	...

08004ab0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004ab0:	f3ef 8009 	mrs	r0, PSP
 8004ab4:	f3bf 8f6f 	isb	sy
 8004ab8:	4b15      	ldr	r3, [pc, #84]	; (8004b10 <pxCurrentTCBConst>)
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	f01e 0f10 	tst.w	lr, #16
 8004ac0:	bf08      	it	eq
 8004ac2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004ac6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aca:	6010      	str	r0, [r2, #0]
 8004acc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004ad0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004ad4:	f380 8811 	msr	BASEPRI, r0
 8004ad8:	f3bf 8f4f 	dsb	sy
 8004adc:	f3bf 8f6f 	isb	sy
 8004ae0:	f7fe ffc0 	bl	8003a64 <vTaskSwitchContext>
 8004ae4:	f04f 0000 	mov.w	r0, #0
 8004ae8:	f380 8811 	msr	BASEPRI, r0
 8004aec:	bc09      	pop	{r0, r3}
 8004aee:	6819      	ldr	r1, [r3, #0]
 8004af0:	6808      	ldr	r0, [r1, #0]
 8004af2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004af6:	f01e 0f10 	tst.w	lr, #16
 8004afa:	bf08      	it	eq
 8004afc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004b00:	f380 8809 	msr	PSP, r0
 8004b04:	f3bf 8f6f 	isb	sy
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	f3af 8000 	nop.w

08004b10 <pxCurrentTCBConst>:
 8004b10:	20000828 	.word	0x20000828
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004b14:	bf00      	nop
 8004b16:	bf00      	nop

08004b18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
	__asm volatile
 8004b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b22:	f383 8811 	msr	BASEPRI, r3
 8004b26:	f3bf 8f6f 	isb	sy
 8004b2a:	f3bf 8f4f 	dsb	sy
 8004b2e:	607b      	str	r3, [r7, #4]
}
 8004b30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004b32:	f7fe fedd 	bl	80038f0 <xTaskIncrementTick>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d003      	beq.n	8004b44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004b3c:	4b06      	ldr	r3, [pc, #24]	; (8004b58 <xPortSysTickHandler+0x40>)
 8004b3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b42:	601a      	str	r2, [r3, #0]
 8004b44:	2300      	movs	r3, #0
 8004b46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	f383 8811 	msr	BASEPRI, r3
}
 8004b4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004b50:	bf00      	nop
 8004b52:	3708      	adds	r7, #8
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	e000ed04 	.word	0xe000ed04

08004b5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004b60:	4b0b      	ldr	r3, [pc, #44]	; (8004b90 <vPortSetupTimerInterrupt+0x34>)
 8004b62:	2200      	movs	r2, #0
 8004b64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004b66:	4b0b      	ldr	r3, [pc, #44]	; (8004b94 <vPortSetupTimerInterrupt+0x38>)
 8004b68:	2200      	movs	r2, #0
 8004b6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004b6c:	4b0a      	ldr	r3, [pc, #40]	; (8004b98 <vPortSetupTimerInterrupt+0x3c>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a0a      	ldr	r2, [pc, #40]	; (8004b9c <vPortSetupTimerInterrupt+0x40>)
 8004b72:	fba2 2303 	umull	r2, r3, r2, r3
 8004b76:	099b      	lsrs	r3, r3, #6
 8004b78:	4a09      	ldr	r2, [pc, #36]	; (8004ba0 <vPortSetupTimerInterrupt+0x44>)
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004b7e:	4b04      	ldr	r3, [pc, #16]	; (8004b90 <vPortSetupTimerInterrupt+0x34>)
 8004b80:	2207      	movs	r2, #7
 8004b82:	601a      	str	r2, [r3, #0]
}
 8004b84:	bf00      	nop
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	e000e010 	.word	0xe000e010
 8004b94:	e000e018 	.word	0xe000e018
 8004b98:	20000000 	.word	0x20000000
 8004b9c:	10624dd3 	.word	0x10624dd3
 8004ba0:	e000e014 	.word	0xe000e014

08004ba4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ba4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004bb4 <vPortEnableVFP+0x10>
 8004ba8:	6801      	ldr	r1, [r0, #0]
 8004baa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004bae:	6001      	str	r1, [r0, #0]
 8004bb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004bb2:	bf00      	nop
 8004bb4:	e000ed88 	.word	0xe000ed88

08004bb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004bbe:	f3ef 8305 	mrs	r3, IPSR
 8004bc2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2b0f      	cmp	r3, #15
 8004bc8:	d914      	bls.n	8004bf4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004bca:	4a17      	ldr	r2, [pc, #92]	; (8004c28 <vPortValidateInterruptPriority+0x70>)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	4413      	add	r3, r2
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004bd4:	4b15      	ldr	r3, [pc, #84]	; (8004c2c <vPortValidateInterruptPriority+0x74>)
 8004bd6:	781b      	ldrb	r3, [r3, #0]
 8004bd8:	7afa      	ldrb	r2, [r7, #11]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d20a      	bcs.n	8004bf4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004be2:	f383 8811 	msr	BASEPRI, r3
 8004be6:	f3bf 8f6f 	isb	sy
 8004bea:	f3bf 8f4f 	dsb	sy
 8004bee:	607b      	str	r3, [r7, #4]
}
 8004bf0:	bf00      	nop
 8004bf2:	e7fe      	b.n	8004bf2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004bf4:	4b0e      	ldr	r3, [pc, #56]	; (8004c30 <vPortValidateInterruptPriority+0x78>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004bfc:	4b0d      	ldr	r3, [pc, #52]	; (8004c34 <vPortValidateInterruptPriority+0x7c>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d90a      	bls.n	8004c1a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c08:	f383 8811 	msr	BASEPRI, r3
 8004c0c:	f3bf 8f6f 	isb	sy
 8004c10:	f3bf 8f4f 	dsb	sy
 8004c14:	603b      	str	r3, [r7, #0]
}
 8004c16:	bf00      	nop
 8004c18:	e7fe      	b.n	8004c18 <vPortValidateInterruptPriority+0x60>
	}
 8004c1a:	bf00      	nop
 8004c1c:	3714      	adds	r7, #20
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	e000e3f0 	.word	0xe000e3f0
 8004c2c:	20000e54 	.word	0x20000e54
 8004c30:	e000ed0c 	.word	0xe000ed0c
 8004c34:	20000e58 	.word	0x20000e58

08004c38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b08a      	sub	sp, #40	; 0x28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004c40:	2300      	movs	r3, #0
 8004c42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004c44:	f7fe fd98 	bl	8003778 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004c48:	4b5b      	ldr	r3, [pc, #364]	; (8004db8 <pvPortMalloc+0x180>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d101      	bne.n	8004c54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004c50:	f000 f920 	bl	8004e94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004c54:	4b59      	ldr	r3, [pc, #356]	; (8004dbc <pvPortMalloc+0x184>)
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f040 8093 	bne.w	8004d88 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d01d      	beq.n	8004ca4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004c68:	2208      	movs	r2, #8
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f003 0307 	and.w	r3, r3, #7
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d014      	beq.n	8004ca4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f023 0307 	bic.w	r3, r3, #7
 8004c80:	3308      	adds	r3, #8
 8004c82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f003 0307 	and.w	r3, r3, #7
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00a      	beq.n	8004ca4 <pvPortMalloc+0x6c>
	__asm volatile
 8004c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c92:	f383 8811 	msr	BASEPRI, r3
 8004c96:	f3bf 8f6f 	isb	sy
 8004c9a:	f3bf 8f4f 	dsb	sy
 8004c9e:	617b      	str	r3, [r7, #20]
}
 8004ca0:	bf00      	nop
 8004ca2:	e7fe      	b.n	8004ca2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d06e      	beq.n	8004d88 <pvPortMalloc+0x150>
 8004caa:	4b45      	ldr	r3, [pc, #276]	; (8004dc0 <pvPortMalloc+0x188>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d869      	bhi.n	8004d88 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004cb4:	4b43      	ldr	r3, [pc, #268]	; (8004dc4 <pvPortMalloc+0x18c>)
 8004cb6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004cb8:	4b42      	ldr	r3, [pc, #264]	; (8004dc4 <pvPortMalloc+0x18c>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004cbe:	e004      	b.n	8004cca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d903      	bls.n	8004cdc <pvPortMalloc+0xa4>
 8004cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1f1      	bne.n	8004cc0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004cdc:	4b36      	ldr	r3, [pc, #216]	; (8004db8 <pvPortMalloc+0x180>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d050      	beq.n	8004d88 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004ce6:	6a3b      	ldr	r3, [r7, #32]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2208      	movs	r2, #8
 8004cec:	4413      	add	r3, r2
 8004cee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	6a3b      	ldr	r3, [r7, #32]
 8004cf6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cfa:	685a      	ldr	r2, [r3, #4]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	1ad2      	subs	r2, r2, r3
 8004d00:	2308      	movs	r3, #8
 8004d02:	005b      	lsls	r3, r3, #1
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d91f      	bls.n	8004d48 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d10:	69bb      	ldr	r3, [r7, #24]
 8004d12:	f003 0307 	and.w	r3, r3, #7
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00a      	beq.n	8004d30 <pvPortMalloc+0xf8>
	__asm volatile
 8004d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d1e:	f383 8811 	msr	BASEPRI, r3
 8004d22:	f3bf 8f6f 	isb	sy
 8004d26:	f3bf 8f4f 	dsb	sy
 8004d2a:	613b      	str	r3, [r7, #16]
}
 8004d2c:	bf00      	nop
 8004d2e:	e7fe      	b.n	8004d2e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d32:	685a      	ldr	r2, [r3, #4]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	1ad2      	subs	r2, r2, r3
 8004d38:	69bb      	ldr	r3, [r7, #24]
 8004d3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004d42:	69b8      	ldr	r0, [r7, #24]
 8004d44:	f000 f908 	bl	8004f58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004d48:	4b1d      	ldr	r3, [pc, #116]	; (8004dc0 <pvPortMalloc+0x188>)
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	4a1b      	ldr	r2, [pc, #108]	; (8004dc0 <pvPortMalloc+0x188>)
 8004d54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004d56:	4b1a      	ldr	r3, [pc, #104]	; (8004dc0 <pvPortMalloc+0x188>)
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	4b1b      	ldr	r3, [pc, #108]	; (8004dc8 <pvPortMalloc+0x190>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d203      	bcs.n	8004d6a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004d62:	4b17      	ldr	r3, [pc, #92]	; (8004dc0 <pvPortMalloc+0x188>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a18      	ldr	r2, [pc, #96]	; (8004dc8 <pvPortMalloc+0x190>)
 8004d68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6c:	685a      	ldr	r2, [r3, #4]
 8004d6e:	4b13      	ldr	r3, [pc, #76]	; (8004dbc <pvPortMalloc+0x184>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	431a      	orrs	r2, r3
 8004d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004d7e:	4b13      	ldr	r3, [pc, #76]	; (8004dcc <pvPortMalloc+0x194>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	3301      	adds	r3, #1
 8004d84:	4a11      	ldr	r2, [pc, #68]	; (8004dcc <pvPortMalloc+0x194>)
 8004d86:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004d88:	f7fe fd04 	bl	8003794 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	f003 0307 	and.w	r3, r3, #7
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00a      	beq.n	8004dac <pvPortMalloc+0x174>
	__asm volatile
 8004d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d9a:	f383 8811 	msr	BASEPRI, r3
 8004d9e:	f3bf 8f6f 	isb	sy
 8004da2:	f3bf 8f4f 	dsb	sy
 8004da6:	60fb      	str	r3, [r7, #12]
}
 8004da8:	bf00      	nop
 8004daa:	e7fe      	b.n	8004daa <pvPortMalloc+0x172>
	return pvReturn;
 8004dac:	69fb      	ldr	r3, [r7, #28]
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3728      	adds	r7, #40	; 0x28
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	20004a64 	.word	0x20004a64
 8004dbc:	20004a78 	.word	0x20004a78
 8004dc0:	20004a68 	.word	0x20004a68
 8004dc4:	20004a5c 	.word	0x20004a5c
 8004dc8:	20004a6c 	.word	0x20004a6c
 8004dcc:	20004a70 	.word	0x20004a70

08004dd0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b086      	sub	sp, #24
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d04d      	beq.n	8004e7e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004de2:	2308      	movs	r3, #8
 8004de4:	425b      	negs	r3, r3
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	4413      	add	r3, r2
 8004dea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	4b24      	ldr	r3, [pc, #144]	; (8004e88 <vPortFree+0xb8>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4013      	ands	r3, r2
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d10a      	bne.n	8004e14 <vPortFree+0x44>
	__asm volatile
 8004dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e02:	f383 8811 	msr	BASEPRI, r3
 8004e06:	f3bf 8f6f 	isb	sy
 8004e0a:	f3bf 8f4f 	dsb	sy
 8004e0e:	60fb      	str	r3, [r7, #12]
}
 8004e10:	bf00      	nop
 8004e12:	e7fe      	b.n	8004e12 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d00a      	beq.n	8004e32 <vPortFree+0x62>
	__asm volatile
 8004e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e20:	f383 8811 	msr	BASEPRI, r3
 8004e24:	f3bf 8f6f 	isb	sy
 8004e28:	f3bf 8f4f 	dsb	sy
 8004e2c:	60bb      	str	r3, [r7, #8]
}
 8004e2e:	bf00      	nop
 8004e30:	e7fe      	b.n	8004e30 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	685a      	ldr	r2, [r3, #4]
 8004e36:	4b14      	ldr	r3, [pc, #80]	; (8004e88 <vPortFree+0xb8>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d01e      	beq.n	8004e7e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d11a      	bne.n	8004e7e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	4b0e      	ldr	r3, [pc, #56]	; (8004e88 <vPortFree+0xb8>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	43db      	mvns	r3, r3
 8004e52:	401a      	ands	r2, r3
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004e58:	f7fe fc8e 	bl	8003778 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	685a      	ldr	r2, [r3, #4]
 8004e60:	4b0a      	ldr	r3, [pc, #40]	; (8004e8c <vPortFree+0xbc>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4413      	add	r3, r2
 8004e66:	4a09      	ldr	r2, [pc, #36]	; (8004e8c <vPortFree+0xbc>)
 8004e68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004e6a:	6938      	ldr	r0, [r7, #16]
 8004e6c:	f000 f874 	bl	8004f58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004e70:	4b07      	ldr	r3, [pc, #28]	; (8004e90 <vPortFree+0xc0>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	3301      	adds	r3, #1
 8004e76:	4a06      	ldr	r2, [pc, #24]	; (8004e90 <vPortFree+0xc0>)
 8004e78:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004e7a:	f7fe fc8b 	bl	8003794 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004e7e:	bf00      	nop
 8004e80:	3718      	adds	r7, #24
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	20004a78 	.word	0x20004a78
 8004e8c:	20004a68 	.word	0x20004a68
 8004e90:	20004a74 	.word	0x20004a74

08004e94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004e9a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004e9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004ea0:	4b27      	ldr	r3, [pc, #156]	; (8004f40 <prvHeapInit+0xac>)
 8004ea2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f003 0307 	and.w	r3, r3, #7
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00c      	beq.n	8004ec8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	3307      	adds	r3, #7
 8004eb2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f023 0307 	bic.w	r3, r3, #7
 8004eba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004ebc:	68ba      	ldr	r2, [r7, #8]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	4a1f      	ldr	r2, [pc, #124]	; (8004f40 <prvHeapInit+0xac>)
 8004ec4:	4413      	add	r3, r2
 8004ec6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004ecc:	4a1d      	ldr	r2, [pc, #116]	; (8004f44 <prvHeapInit+0xb0>)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004ed2:	4b1c      	ldr	r3, [pc, #112]	; (8004f44 <prvHeapInit+0xb0>)
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68ba      	ldr	r2, [r7, #8]
 8004edc:	4413      	add	r3, r2
 8004ede:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004ee0:	2208      	movs	r2, #8
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	1a9b      	subs	r3, r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f023 0307 	bic.w	r3, r3, #7
 8004eee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	4a15      	ldr	r2, [pc, #84]	; (8004f48 <prvHeapInit+0xb4>)
 8004ef4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004ef6:	4b14      	ldr	r3, [pc, #80]	; (8004f48 <prvHeapInit+0xb4>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2200      	movs	r2, #0
 8004efc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004efe:	4b12      	ldr	r3, [pc, #72]	; (8004f48 <prvHeapInit+0xb4>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2200      	movs	r2, #0
 8004f04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	68fa      	ldr	r2, [r7, #12]
 8004f0e:	1ad2      	subs	r2, r2, r3
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004f14:	4b0c      	ldr	r3, [pc, #48]	; (8004f48 <prvHeapInit+0xb4>)
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	4a0a      	ldr	r2, [pc, #40]	; (8004f4c <prvHeapInit+0xb8>)
 8004f22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	4a09      	ldr	r2, [pc, #36]	; (8004f50 <prvHeapInit+0xbc>)
 8004f2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004f2c:	4b09      	ldr	r3, [pc, #36]	; (8004f54 <prvHeapInit+0xc0>)
 8004f2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004f32:	601a      	str	r2, [r3, #0]
}
 8004f34:	bf00      	nop
 8004f36:	3714      	adds	r7, #20
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr
 8004f40:	20000e5c 	.word	0x20000e5c
 8004f44:	20004a5c 	.word	0x20004a5c
 8004f48:	20004a64 	.word	0x20004a64
 8004f4c:	20004a6c 	.word	0x20004a6c
 8004f50:	20004a68 	.word	0x20004a68
 8004f54:	20004a78 	.word	0x20004a78

08004f58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b085      	sub	sp, #20
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004f60:	4b28      	ldr	r3, [pc, #160]	; (8005004 <prvInsertBlockIntoFreeList+0xac>)
 8004f62:	60fb      	str	r3, [r7, #12]
 8004f64:	e002      	b.n	8004f6c <prvInsertBlockIntoFreeList+0x14>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	60fb      	str	r3, [r7, #12]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d8f7      	bhi.n	8004f66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	68ba      	ldr	r2, [r7, #8]
 8004f80:	4413      	add	r3, r2
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d108      	bne.n	8004f9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	685a      	ldr	r2, [r3, #4]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	441a      	add	r2, r3
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	68ba      	ldr	r2, [r7, #8]
 8004fa4:	441a      	add	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d118      	bne.n	8004fe0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	4b15      	ldr	r3, [pc, #84]	; (8005008 <prvInsertBlockIntoFreeList+0xb0>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d00d      	beq.n	8004fd6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685a      	ldr	r2, [r3, #4]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	441a      	add	r2, r3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	e008      	b.n	8004fe8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004fd6:	4b0c      	ldr	r3, [pc, #48]	; (8005008 <prvInsertBlockIntoFreeList+0xb0>)
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	601a      	str	r2, [r3, #0]
 8004fde:	e003      	b.n	8004fe8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d002      	beq.n	8004ff6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ff6:	bf00      	nop
 8004ff8:	3714      	adds	r7, #20
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	20004a5c 	.word	0x20004a5c
 8005008:	20004a64 	.word	0x20004a64

0800500c <__errno>:
 800500c:	4b01      	ldr	r3, [pc, #4]	; (8005014 <__errno+0x8>)
 800500e:	6818      	ldr	r0, [r3, #0]
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	20000010 	.word	0x20000010

08005018 <__libc_init_array>:
 8005018:	b570      	push	{r4, r5, r6, lr}
 800501a:	4d0d      	ldr	r5, [pc, #52]	; (8005050 <__libc_init_array+0x38>)
 800501c:	4c0d      	ldr	r4, [pc, #52]	; (8005054 <__libc_init_array+0x3c>)
 800501e:	1b64      	subs	r4, r4, r5
 8005020:	10a4      	asrs	r4, r4, #2
 8005022:	2600      	movs	r6, #0
 8005024:	42a6      	cmp	r6, r4
 8005026:	d109      	bne.n	800503c <__libc_init_array+0x24>
 8005028:	4d0b      	ldr	r5, [pc, #44]	; (8005058 <__libc_init_array+0x40>)
 800502a:	4c0c      	ldr	r4, [pc, #48]	; (800505c <__libc_init_array+0x44>)
 800502c:	f000 ffbc 	bl	8005fa8 <_init>
 8005030:	1b64      	subs	r4, r4, r5
 8005032:	10a4      	asrs	r4, r4, #2
 8005034:	2600      	movs	r6, #0
 8005036:	42a6      	cmp	r6, r4
 8005038:	d105      	bne.n	8005046 <__libc_init_array+0x2e>
 800503a:	bd70      	pop	{r4, r5, r6, pc}
 800503c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005040:	4798      	blx	r3
 8005042:	3601      	adds	r6, #1
 8005044:	e7ee      	b.n	8005024 <__libc_init_array+0xc>
 8005046:	f855 3b04 	ldr.w	r3, [r5], #4
 800504a:	4798      	blx	r3
 800504c:	3601      	adds	r6, #1
 800504e:	e7f2      	b.n	8005036 <__libc_init_array+0x1e>
 8005050:	08006168 	.word	0x08006168
 8005054:	08006168 	.word	0x08006168
 8005058:	08006168 	.word	0x08006168
 800505c:	0800616c 	.word	0x0800616c

08005060 <memcpy>:
 8005060:	440a      	add	r2, r1
 8005062:	4291      	cmp	r1, r2
 8005064:	f100 33ff 	add.w	r3, r0, #4294967295
 8005068:	d100      	bne.n	800506c <memcpy+0xc>
 800506a:	4770      	bx	lr
 800506c:	b510      	push	{r4, lr}
 800506e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005072:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005076:	4291      	cmp	r1, r2
 8005078:	d1f9      	bne.n	800506e <memcpy+0xe>
 800507a:	bd10      	pop	{r4, pc}

0800507c <memset>:
 800507c:	4402      	add	r2, r0
 800507e:	4603      	mov	r3, r0
 8005080:	4293      	cmp	r3, r2
 8005082:	d100      	bne.n	8005086 <memset+0xa>
 8005084:	4770      	bx	lr
 8005086:	f803 1b01 	strb.w	r1, [r3], #1
 800508a:	e7f9      	b.n	8005080 <memset+0x4>

0800508c <iprintf>:
 800508c:	b40f      	push	{r0, r1, r2, r3}
 800508e:	4b0a      	ldr	r3, [pc, #40]	; (80050b8 <iprintf+0x2c>)
 8005090:	b513      	push	{r0, r1, r4, lr}
 8005092:	681c      	ldr	r4, [r3, #0]
 8005094:	b124      	cbz	r4, 80050a0 <iprintf+0x14>
 8005096:	69a3      	ldr	r3, [r4, #24]
 8005098:	b913      	cbnz	r3, 80050a0 <iprintf+0x14>
 800509a:	4620      	mov	r0, r4
 800509c:	f000 f866 	bl	800516c <__sinit>
 80050a0:	ab05      	add	r3, sp, #20
 80050a2:	9a04      	ldr	r2, [sp, #16]
 80050a4:	68a1      	ldr	r1, [r4, #8]
 80050a6:	9301      	str	r3, [sp, #4]
 80050a8:	4620      	mov	r0, r4
 80050aa:	f000 f9bd 	bl	8005428 <_vfiprintf_r>
 80050ae:	b002      	add	sp, #8
 80050b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050b4:	b004      	add	sp, #16
 80050b6:	4770      	bx	lr
 80050b8:	20000010 	.word	0x20000010

080050bc <std>:
 80050bc:	2300      	movs	r3, #0
 80050be:	b510      	push	{r4, lr}
 80050c0:	4604      	mov	r4, r0
 80050c2:	e9c0 3300 	strd	r3, r3, [r0]
 80050c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80050ca:	6083      	str	r3, [r0, #8]
 80050cc:	8181      	strh	r1, [r0, #12]
 80050ce:	6643      	str	r3, [r0, #100]	; 0x64
 80050d0:	81c2      	strh	r2, [r0, #14]
 80050d2:	6183      	str	r3, [r0, #24]
 80050d4:	4619      	mov	r1, r3
 80050d6:	2208      	movs	r2, #8
 80050d8:	305c      	adds	r0, #92	; 0x5c
 80050da:	f7ff ffcf 	bl	800507c <memset>
 80050de:	4b05      	ldr	r3, [pc, #20]	; (80050f4 <std+0x38>)
 80050e0:	6263      	str	r3, [r4, #36]	; 0x24
 80050e2:	4b05      	ldr	r3, [pc, #20]	; (80050f8 <std+0x3c>)
 80050e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80050e6:	4b05      	ldr	r3, [pc, #20]	; (80050fc <std+0x40>)
 80050e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80050ea:	4b05      	ldr	r3, [pc, #20]	; (8005100 <std+0x44>)
 80050ec:	6224      	str	r4, [r4, #32]
 80050ee:	6323      	str	r3, [r4, #48]	; 0x30
 80050f0:	bd10      	pop	{r4, pc}
 80050f2:	bf00      	nop
 80050f4:	080059d1 	.word	0x080059d1
 80050f8:	080059f3 	.word	0x080059f3
 80050fc:	08005a2b 	.word	0x08005a2b
 8005100:	08005a4f 	.word	0x08005a4f

08005104 <_cleanup_r>:
 8005104:	4901      	ldr	r1, [pc, #4]	; (800510c <_cleanup_r+0x8>)
 8005106:	f000 b8af 	b.w	8005268 <_fwalk_reent>
 800510a:	bf00      	nop
 800510c:	08005d29 	.word	0x08005d29

08005110 <__sfmoreglue>:
 8005110:	b570      	push	{r4, r5, r6, lr}
 8005112:	2268      	movs	r2, #104	; 0x68
 8005114:	1e4d      	subs	r5, r1, #1
 8005116:	4355      	muls	r5, r2
 8005118:	460e      	mov	r6, r1
 800511a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800511e:	f000 f8e5 	bl	80052ec <_malloc_r>
 8005122:	4604      	mov	r4, r0
 8005124:	b140      	cbz	r0, 8005138 <__sfmoreglue+0x28>
 8005126:	2100      	movs	r1, #0
 8005128:	e9c0 1600 	strd	r1, r6, [r0]
 800512c:	300c      	adds	r0, #12
 800512e:	60a0      	str	r0, [r4, #8]
 8005130:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005134:	f7ff ffa2 	bl	800507c <memset>
 8005138:	4620      	mov	r0, r4
 800513a:	bd70      	pop	{r4, r5, r6, pc}

0800513c <__sfp_lock_acquire>:
 800513c:	4801      	ldr	r0, [pc, #4]	; (8005144 <__sfp_lock_acquire+0x8>)
 800513e:	f000 b8b3 	b.w	80052a8 <__retarget_lock_acquire_recursive>
 8005142:	bf00      	nop
 8005144:	20004a7d 	.word	0x20004a7d

08005148 <__sfp_lock_release>:
 8005148:	4801      	ldr	r0, [pc, #4]	; (8005150 <__sfp_lock_release+0x8>)
 800514a:	f000 b8ae 	b.w	80052aa <__retarget_lock_release_recursive>
 800514e:	bf00      	nop
 8005150:	20004a7d 	.word	0x20004a7d

08005154 <__sinit_lock_acquire>:
 8005154:	4801      	ldr	r0, [pc, #4]	; (800515c <__sinit_lock_acquire+0x8>)
 8005156:	f000 b8a7 	b.w	80052a8 <__retarget_lock_acquire_recursive>
 800515a:	bf00      	nop
 800515c:	20004a7e 	.word	0x20004a7e

08005160 <__sinit_lock_release>:
 8005160:	4801      	ldr	r0, [pc, #4]	; (8005168 <__sinit_lock_release+0x8>)
 8005162:	f000 b8a2 	b.w	80052aa <__retarget_lock_release_recursive>
 8005166:	bf00      	nop
 8005168:	20004a7e 	.word	0x20004a7e

0800516c <__sinit>:
 800516c:	b510      	push	{r4, lr}
 800516e:	4604      	mov	r4, r0
 8005170:	f7ff fff0 	bl	8005154 <__sinit_lock_acquire>
 8005174:	69a3      	ldr	r3, [r4, #24]
 8005176:	b11b      	cbz	r3, 8005180 <__sinit+0x14>
 8005178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800517c:	f7ff bff0 	b.w	8005160 <__sinit_lock_release>
 8005180:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005184:	6523      	str	r3, [r4, #80]	; 0x50
 8005186:	4b13      	ldr	r3, [pc, #76]	; (80051d4 <__sinit+0x68>)
 8005188:	4a13      	ldr	r2, [pc, #76]	; (80051d8 <__sinit+0x6c>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	62a2      	str	r2, [r4, #40]	; 0x28
 800518e:	42a3      	cmp	r3, r4
 8005190:	bf04      	itt	eq
 8005192:	2301      	moveq	r3, #1
 8005194:	61a3      	streq	r3, [r4, #24]
 8005196:	4620      	mov	r0, r4
 8005198:	f000 f820 	bl	80051dc <__sfp>
 800519c:	6060      	str	r0, [r4, #4]
 800519e:	4620      	mov	r0, r4
 80051a0:	f000 f81c 	bl	80051dc <__sfp>
 80051a4:	60a0      	str	r0, [r4, #8]
 80051a6:	4620      	mov	r0, r4
 80051a8:	f000 f818 	bl	80051dc <__sfp>
 80051ac:	2200      	movs	r2, #0
 80051ae:	60e0      	str	r0, [r4, #12]
 80051b0:	2104      	movs	r1, #4
 80051b2:	6860      	ldr	r0, [r4, #4]
 80051b4:	f7ff ff82 	bl	80050bc <std>
 80051b8:	68a0      	ldr	r0, [r4, #8]
 80051ba:	2201      	movs	r2, #1
 80051bc:	2109      	movs	r1, #9
 80051be:	f7ff ff7d 	bl	80050bc <std>
 80051c2:	68e0      	ldr	r0, [r4, #12]
 80051c4:	2202      	movs	r2, #2
 80051c6:	2112      	movs	r1, #18
 80051c8:	f7ff ff78 	bl	80050bc <std>
 80051cc:	2301      	movs	r3, #1
 80051ce:	61a3      	str	r3, [r4, #24]
 80051d0:	e7d2      	b.n	8005178 <__sinit+0xc>
 80051d2:	bf00      	nop
 80051d4:	080060c8 	.word	0x080060c8
 80051d8:	08005105 	.word	0x08005105

080051dc <__sfp>:
 80051dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051de:	4607      	mov	r7, r0
 80051e0:	f7ff ffac 	bl	800513c <__sfp_lock_acquire>
 80051e4:	4b1e      	ldr	r3, [pc, #120]	; (8005260 <__sfp+0x84>)
 80051e6:	681e      	ldr	r6, [r3, #0]
 80051e8:	69b3      	ldr	r3, [r6, #24]
 80051ea:	b913      	cbnz	r3, 80051f2 <__sfp+0x16>
 80051ec:	4630      	mov	r0, r6
 80051ee:	f7ff ffbd 	bl	800516c <__sinit>
 80051f2:	3648      	adds	r6, #72	; 0x48
 80051f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80051f8:	3b01      	subs	r3, #1
 80051fa:	d503      	bpl.n	8005204 <__sfp+0x28>
 80051fc:	6833      	ldr	r3, [r6, #0]
 80051fe:	b30b      	cbz	r3, 8005244 <__sfp+0x68>
 8005200:	6836      	ldr	r6, [r6, #0]
 8005202:	e7f7      	b.n	80051f4 <__sfp+0x18>
 8005204:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005208:	b9d5      	cbnz	r5, 8005240 <__sfp+0x64>
 800520a:	4b16      	ldr	r3, [pc, #88]	; (8005264 <__sfp+0x88>)
 800520c:	60e3      	str	r3, [r4, #12]
 800520e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005212:	6665      	str	r5, [r4, #100]	; 0x64
 8005214:	f000 f847 	bl	80052a6 <__retarget_lock_init_recursive>
 8005218:	f7ff ff96 	bl	8005148 <__sfp_lock_release>
 800521c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005220:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005224:	6025      	str	r5, [r4, #0]
 8005226:	61a5      	str	r5, [r4, #24]
 8005228:	2208      	movs	r2, #8
 800522a:	4629      	mov	r1, r5
 800522c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005230:	f7ff ff24 	bl	800507c <memset>
 8005234:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005238:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800523c:	4620      	mov	r0, r4
 800523e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005240:	3468      	adds	r4, #104	; 0x68
 8005242:	e7d9      	b.n	80051f8 <__sfp+0x1c>
 8005244:	2104      	movs	r1, #4
 8005246:	4638      	mov	r0, r7
 8005248:	f7ff ff62 	bl	8005110 <__sfmoreglue>
 800524c:	4604      	mov	r4, r0
 800524e:	6030      	str	r0, [r6, #0]
 8005250:	2800      	cmp	r0, #0
 8005252:	d1d5      	bne.n	8005200 <__sfp+0x24>
 8005254:	f7ff ff78 	bl	8005148 <__sfp_lock_release>
 8005258:	230c      	movs	r3, #12
 800525a:	603b      	str	r3, [r7, #0]
 800525c:	e7ee      	b.n	800523c <__sfp+0x60>
 800525e:	bf00      	nop
 8005260:	080060c8 	.word	0x080060c8
 8005264:	ffff0001 	.word	0xffff0001

08005268 <_fwalk_reent>:
 8005268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800526c:	4606      	mov	r6, r0
 800526e:	4688      	mov	r8, r1
 8005270:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005274:	2700      	movs	r7, #0
 8005276:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800527a:	f1b9 0901 	subs.w	r9, r9, #1
 800527e:	d505      	bpl.n	800528c <_fwalk_reent+0x24>
 8005280:	6824      	ldr	r4, [r4, #0]
 8005282:	2c00      	cmp	r4, #0
 8005284:	d1f7      	bne.n	8005276 <_fwalk_reent+0xe>
 8005286:	4638      	mov	r0, r7
 8005288:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800528c:	89ab      	ldrh	r3, [r5, #12]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d907      	bls.n	80052a2 <_fwalk_reent+0x3a>
 8005292:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005296:	3301      	adds	r3, #1
 8005298:	d003      	beq.n	80052a2 <_fwalk_reent+0x3a>
 800529a:	4629      	mov	r1, r5
 800529c:	4630      	mov	r0, r6
 800529e:	47c0      	blx	r8
 80052a0:	4307      	orrs	r7, r0
 80052a2:	3568      	adds	r5, #104	; 0x68
 80052a4:	e7e9      	b.n	800527a <_fwalk_reent+0x12>

080052a6 <__retarget_lock_init_recursive>:
 80052a6:	4770      	bx	lr

080052a8 <__retarget_lock_acquire_recursive>:
 80052a8:	4770      	bx	lr

080052aa <__retarget_lock_release_recursive>:
 80052aa:	4770      	bx	lr

080052ac <sbrk_aligned>:
 80052ac:	b570      	push	{r4, r5, r6, lr}
 80052ae:	4e0e      	ldr	r6, [pc, #56]	; (80052e8 <sbrk_aligned+0x3c>)
 80052b0:	460c      	mov	r4, r1
 80052b2:	6831      	ldr	r1, [r6, #0]
 80052b4:	4605      	mov	r5, r0
 80052b6:	b911      	cbnz	r1, 80052be <sbrk_aligned+0x12>
 80052b8:	f000 fb7a 	bl	80059b0 <_sbrk_r>
 80052bc:	6030      	str	r0, [r6, #0]
 80052be:	4621      	mov	r1, r4
 80052c0:	4628      	mov	r0, r5
 80052c2:	f000 fb75 	bl	80059b0 <_sbrk_r>
 80052c6:	1c43      	adds	r3, r0, #1
 80052c8:	d00a      	beq.n	80052e0 <sbrk_aligned+0x34>
 80052ca:	1cc4      	adds	r4, r0, #3
 80052cc:	f024 0403 	bic.w	r4, r4, #3
 80052d0:	42a0      	cmp	r0, r4
 80052d2:	d007      	beq.n	80052e4 <sbrk_aligned+0x38>
 80052d4:	1a21      	subs	r1, r4, r0
 80052d6:	4628      	mov	r0, r5
 80052d8:	f000 fb6a 	bl	80059b0 <_sbrk_r>
 80052dc:	3001      	adds	r0, #1
 80052de:	d101      	bne.n	80052e4 <sbrk_aligned+0x38>
 80052e0:	f04f 34ff 	mov.w	r4, #4294967295
 80052e4:	4620      	mov	r0, r4
 80052e6:	bd70      	pop	{r4, r5, r6, pc}
 80052e8:	20004a84 	.word	0x20004a84

080052ec <_malloc_r>:
 80052ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052f0:	1ccd      	adds	r5, r1, #3
 80052f2:	f025 0503 	bic.w	r5, r5, #3
 80052f6:	3508      	adds	r5, #8
 80052f8:	2d0c      	cmp	r5, #12
 80052fa:	bf38      	it	cc
 80052fc:	250c      	movcc	r5, #12
 80052fe:	2d00      	cmp	r5, #0
 8005300:	4607      	mov	r7, r0
 8005302:	db01      	blt.n	8005308 <_malloc_r+0x1c>
 8005304:	42a9      	cmp	r1, r5
 8005306:	d905      	bls.n	8005314 <_malloc_r+0x28>
 8005308:	230c      	movs	r3, #12
 800530a:	603b      	str	r3, [r7, #0]
 800530c:	2600      	movs	r6, #0
 800530e:	4630      	mov	r0, r6
 8005310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005314:	4e2e      	ldr	r6, [pc, #184]	; (80053d0 <_malloc_r+0xe4>)
 8005316:	f000 fdbb 	bl	8005e90 <__malloc_lock>
 800531a:	6833      	ldr	r3, [r6, #0]
 800531c:	461c      	mov	r4, r3
 800531e:	bb34      	cbnz	r4, 800536e <_malloc_r+0x82>
 8005320:	4629      	mov	r1, r5
 8005322:	4638      	mov	r0, r7
 8005324:	f7ff ffc2 	bl	80052ac <sbrk_aligned>
 8005328:	1c43      	adds	r3, r0, #1
 800532a:	4604      	mov	r4, r0
 800532c:	d14d      	bne.n	80053ca <_malloc_r+0xde>
 800532e:	6834      	ldr	r4, [r6, #0]
 8005330:	4626      	mov	r6, r4
 8005332:	2e00      	cmp	r6, #0
 8005334:	d140      	bne.n	80053b8 <_malloc_r+0xcc>
 8005336:	6823      	ldr	r3, [r4, #0]
 8005338:	4631      	mov	r1, r6
 800533a:	4638      	mov	r0, r7
 800533c:	eb04 0803 	add.w	r8, r4, r3
 8005340:	f000 fb36 	bl	80059b0 <_sbrk_r>
 8005344:	4580      	cmp	r8, r0
 8005346:	d13a      	bne.n	80053be <_malloc_r+0xd2>
 8005348:	6821      	ldr	r1, [r4, #0]
 800534a:	3503      	adds	r5, #3
 800534c:	1a6d      	subs	r5, r5, r1
 800534e:	f025 0503 	bic.w	r5, r5, #3
 8005352:	3508      	adds	r5, #8
 8005354:	2d0c      	cmp	r5, #12
 8005356:	bf38      	it	cc
 8005358:	250c      	movcc	r5, #12
 800535a:	4629      	mov	r1, r5
 800535c:	4638      	mov	r0, r7
 800535e:	f7ff ffa5 	bl	80052ac <sbrk_aligned>
 8005362:	3001      	adds	r0, #1
 8005364:	d02b      	beq.n	80053be <_malloc_r+0xd2>
 8005366:	6823      	ldr	r3, [r4, #0]
 8005368:	442b      	add	r3, r5
 800536a:	6023      	str	r3, [r4, #0]
 800536c:	e00e      	b.n	800538c <_malloc_r+0xa0>
 800536e:	6822      	ldr	r2, [r4, #0]
 8005370:	1b52      	subs	r2, r2, r5
 8005372:	d41e      	bmi.n	80053b2 <_malloc_r+0xc6>
 8005374:	2a0b      	cmp	r2, #11
 8005376:	d916      	bls.n	80053a6 <_malloc_r+0xba>
 8005378:	1961      	adds	r1, r4, r5
 800537a:	42a3      	cmp	r3, r4
 800537c:	6025      	str	r5, [r4, #0]
 800537e:	bf18      	it	ne
 8005380:	6059      	strne	r1, [r3, #4]
 8005382:	6863      	ldr	r3, [r4, #4]
 8005384:	bf08      	it	eq
 8005386:	6031      	streq	r1, [r6, #0]
 8005388:	5162      	str	r2, [r4, r5]
 800538a:	604b      	str	r3, [r1, #4]
 800538c:	4638      	mov	r0, r7
 800538e:	f104 060b 	add.w	r6, r4, #11
 8005392:	f000 fd83 	bl	8005e9c <__malloc_unlock>
 8005396:	f026 0607 	bic.w	r6, r6, #7
 800539a:	1d23      	adds	r3, r4, #4
 800539c:	1af2      	subs	r2, r6, r3
 800539e:	d0b6      	beq.n	800530e <_malloc_r+0x22>
 80053a0:	1b9b      	subs	r3, r3, r6
 80053a2:	50a3      	str	r3, [r4, r2]
 80053a4:	e7b3      	b.n	800530e <_malloc_r+0x22>
 80053a6:	6862      	ldr	r2, [r4, #4]
 80053a8:	42a3      	cmp	r3, r4
 80053aa:	bf0c      	ite	eq
 80053ac:	6032      	streq	r2, [r6, #0]
 80053ae:	605a      	strne	r2, [r3, #4]
 80053b0:	e7ec      	b.n	800538c <_malloc_r+0xa0>
 80053b2:	4623      	mov	r3, r4
 80053b4:	6864      	ldr	r4, [r4, #4]
 80053b6:	e7b2      	b.n	800531e <_malloc_r+0x32>
 80053b8:	4634      	mov	r4, r6
 80053ba:	6876      	ldr	r6, [r6, #4]
 80053bc:	e7b9      	b.n	8005332 <_malloc_r+0x46>
 80053be:	230c      	movs	r3, #12
 80053c0:	603b      	str	r3, [r7, #0]
 80053c2:	4638      	mov	r0, r7
 80053c4:	f000 fd6a 	bl	8005e9c <__malloc_unlock>
 80053c8:	e7a1      	b.n	800530e <_malloc_r+0x22>
 80053ca:	6025      	str	r5, [r4, #0]
 80053cc:	e7de      	b.n	800538c <_malloc_r+0xa0>
 80053ce:	bf00      	nop
 80053d0:	20004a80 	.word	0x20004a80

080053d4 <__sfputc_r>:
 80053d4:	6893      	ldr	r3, [r2, #8]
 80053d6:	3b01      	subs	r3, #1
 80053d8:	2b00      	cmp	r3, #0
 80053da:	b410      	push	{r4}
 80053dc:	6093      	str	r3, [r2, #8]
 80053de:	da08      	bge.n	80053f2 <__sfputc_r+0x1e>
 80053e0:	6994      	ldr	r4, [r2, #24]
 80053e2:	42a3      	cmp	r3, r4
 80053e4:	db01      	blt.n	80053ea <__sfputc_r+0x16>
 80053e6:	290a      	cmp	r1, #10
 80053e8:	d103      	bne.n	80053f2 <__sfputc_r+0x1e>
 80053ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053ee:	f000 bb33 	b.w	8005a58 <__swbuf_r>
 80053f2:	6813      	ldr	r3, [r2, #0]
 80053f4:	1c58      	adds	r0, r3, #1
 80053f6:	6010      	str	r0, [r2, #0]
 80053f8:	7019      	strb	r1, [r3, #0]
 80053fa:	4608      	mov	r0, r1
 80053fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005400:	4770      	bx	lr

08005402 <__sfputs_r>:
 8005402:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005404:	4606      	mov	r6, r0
 8005406:	460f      	mov	r7, r1
 8005408:	4614      	mov	r4, r2
 800540a:	18d5      	adds	r5, r2, r3
 800540c:	42ac      	cmp	r4, r5
 800540e:	d101      	bne.n	8005414 <__sfputs_r+0x12>
 8005410:	2000      	movs	r0, #0
 8005412:	e007      	b.n	8005424 <__sfputs_r+0x22>
 8005414:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005418:	463a      	mov	r2, r7
 800541a:	4630      	mov	r0, r6
 800541c:	f7ff ffda 	bl	80053d4 <__sfputc_r>
 8005420:	1c43      	adds	r3, r0, #1
 8005422:	d1f3      	bne.n	800540c <__sfputs_r+0xa>
 8005424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005428 <_vfiprintf_r>:
 8005428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800542c:	460d      	mov	r5, r1
 800542e:	b09d      	sub	sp, #116	; 0x74
 8005430:	4614      	mov	r4, r2
 8005432:	4698      	mov	r8, r3
 8005434:	4606      	mov	r6, r0
 8005436:	b118      	cbz	r0, 8005440 <_vfiprintf_r+0x18>
 8005438:	6983      	ldr	r3, [r0, #24]
 800543a:	b90b      	cbnz	r3, 8005440 <_vfiprintf_r+0x18>
 800543c:	f7ff fe96 	bl	800516c <__sinit>
 8005440:	4b89      	ldr	r3, [pc, #548]	; (8005668 <_vfiprintf_r+0x240>)
 8005442:	429d      	cmp	r5, r3
 8005444:	d11b      	bne.n	800547e <_vfiprintf_r+0x56>
 8005446:	6875      	ldr	r5, [r6, #4]
 8005448:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800544a:	07d9      	lsls	r1, r3, #31
 800544c:	d405      	bmi.n	800545a <_vfiprintf_r+0x32>
 800544e:	89ab      	ldrh	r3, [r5, #12]
 8005450:	059a      	lsls	r2, r3, #22
 8005452:	d402      	bmi.n	800545a <_vfiprintf_r+0x32>
 8005454:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005456:	f7ff ff27 	bl	80052a8 <__retarget_lock_acquire_recursive>
 800545a:	89ab      	ldrh	r3, [r5, #12]
 800545c:	071b      	lsls	r3, r3, #28
 800545e:	d501      	bpl.n	8005464 <_vfiprintf_r+0x3c>
 8005460:	692b      	ldr	r3, [r5, #16]
 8005462:	b9eb      	cbnz	r3, 80054a0 <_vfiprintf_r+0x78>
 8005464:	4629      	mov	r1, r5
 8005466:	4630      	mov	r0, r6
 8005468:	f000 fb5a 	bl	8005b20 <__swsetup_r>
 800546c:	b1c0      	cbz	r0, 80054a0 <_vfiprintf_r+0x78>
 800546e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005470:	07dc      	lsls	r4, r3, #31
 8005472:	d50e      	bpl.n	8005492 <_vfiprintf_r+0x6a>
 8005474:	f04f 30ff 	mov.w	r0, #4294967295
 8005478:	b01d      	add	sp, #116	; 0x74
 800547a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800547e:	4b7b      	ldr	r3, [pc, #492]	; (800566c <_vfiprintf_r+0x244>)
 8005480:	429d      	cmp	r5, r3
 8005482:	d101      	bne.n	8005488 <_vfiprintf_r+0x60>
 8005484:	68b5      	ldr	r5, [r6, #8]
 8005486:	e7df      	b.n	8005448 <_vfiprintf_r+0x20>
 8005488:	4b79      	ldr	r3, [pc, #484]	; (8005670 <_vfiprintf_r+0x248>)
 800548a:	429d      	cmp	r5, r3
 800548c:	bf08      	it	eq
 800548e:	68f5      	ldreq	r5, [r6, #12]
 8005490:	e7da      	b.n	8005448 <_vfiprintf_r+0x20>
 8005492:	89ab      	ldrh	r3, [r5, #12]
 8005494:	0598      	lsls	r0, r3, #22
 8005496:	d4ed      	bmi.n	8005474 <_vfiprintf_r+0x4c>
 8005498:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800549a:	f7ff ff06 	bl	80052aa <__retarget_lock_release_recursive>
 800549e:	e7e9      	b.n	8005474 <_vfiprintf_r+0x4c>
 80054a0:	2300      	movs	r3, #0
 80054a2:	9309      	str	r3, [sp, #36]	; 0x24
 80054a4:	2320      	movs	r3, #32
 80054a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80054aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80054ae:	2330      	movs	r3, #48	; 0x30
 80054b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005674 <_vfiprintf_r+0x24c>
 80054b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80054b8:	f04f 0901 	mov.w	r9, #1
 80054bc:	4623      	mov	r3, r4
 80054be:	469a      	mov	sl, r3
 80054c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054c4:	b10a      	cbz	r2, 80054ca <_vfiprintf_r+0xa2>
 80054c6:	2a25      	cmp	r2, #37	; 0x25
 80054c8:	d1f9      	bne.n	80054be <_vfiprintf_r+0x96>
 80054ca:	ebba 0b04 	subs.w	fp, sl, r4
 80054ce:	d00b      	beq.n	80054e8 <_vfiprintf_r+0xc0>
 80054d0:	465b      	mov	r3, fp
 80054d2:	4622      	mov	r2, r4
 80054d4:	4629      	mov	r1, r5
 80054d6:	4630      	mov	r0, r6
 80054d8:	f7ff ff93 	bl	8005402 <__sfputs_r>
 80054dc:	3001      	adds	r0, #1
 80054de:	f000 80aa 	beq.w	8005636 <_vfiprintf_r+0x20e>
 80054e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054e4:	445a      	add	r2, fp
 80054e6:	9209      	str	r2, [sp, #36]	; 0x24
 80054e8:	f89a 3000 	ldrb.w	r3, [sl]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f000 80a2 	beq.w	8005636 <_vfiprintf_r+0x20e>
 80054f2:	2300      	movs	r3, #0
 80054f4:	f04f 32ff 	mov.w	r2, #4294967295
 80054f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054fc:	f10a 0a01 	add.w	sl, sl, #1
 8005500:	9304      	str	r3, [sp, #16]
 8005502:	9307      	str	r3, [sp, #28]
 8005504:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005508:	931a      	str	r3, [sp, #104]	; 0x68
 800550a:	4654      	mov	r4, sl
 800550c:	2205      	movs	r2, #5
 800550e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005512:	4858      	ldr	r0, [pc, #352]	; (8005674 <_vfiprintf_r+0x24c>)
 8005514:	f7fa fe64 	bl	80001e0 <memchr>
 8005518:	9a04      	ldr	r2, [sp, #16]
 800551a:	b9d8      	cbnz	r0, 8005554 <_vfiprintf_r+0x12c>
 800551c:	06d1      	lsls	r1, r2, #27
 800551e:	bf44      	itt	mi
 8005520:	2320      	movmi	r3, #32
 8005522:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005526:	0713      	lsls	r3, r2, #28
 8005528:	bf44      	itt	mi
 800552a:	232b      	movmi	r3, #43	; 0x2b
 800552c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005530:	f89a 3000 	ldrb.w	r3, [sl]
 8005534:	2b2a      	cmp	r3, #42	; 0x2a
 8005536:	d015      	beq.n	8005564 <_vfiprintf_r+0x13c>
 8005538:	9a07      	ldr	r2, [sp, #28]
 800553a:	4654      	mov	r4, sl
 800553c:	2000      	movs	r0, #0
 800553e:	f04f 0c0a 	mov.w	ip, #10
 8005542:	4621      	mov	r1, r4
 8005544:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005548:	3b30      	subs	r3, #48	; 0x30
 800554a:	2b09      	cmp	r3, #9
 800554c:	d94e      	bls.n	80055ec <_vfiprintf_r+0x1c4>
 800554e:	b1b0      	cbz	r0, 800557e <_vfiprintf_r+0x156>
 8005550:	9207      	str	r2, [sp, #28]
 8005552:	e014      	b.n	800557e <_vfiprintf_r+0x156>
 8005554:	eba0 0308 	sub.w	r3, r0, r8
 8005558:	fa09 f303 	lsl.w	r3, r9, r3
 800555c:	4313      	orrs	r3, r2
 800555e:	9304      	str	r3, [sp, #16]
 8005560:	46a2      	mov	sl, r4
 8005562:	e7d2      	b.n	800550a <_vfiprintf_r+0xe2>
 8005564:	9b03      	ldr	r3, [sp, #12]
 8005566:	1d19      	adds	r1, r3, #4
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	9103      	str	r1, [sp, #12]
 800556c:	2b00      	cmp	r3, #0
 800556e:	bfbb      	ittet	lt
 8005570:	425b      	neglt	r3, r3
 8005572:	f042 0202 	orrlt.w	r2, r2, #2
 8005576:	9307      	strge	r3, [sp, #28]
 8005578:	9307      	strlt	r3, [sp, #28]
 800557a:	bfb8      	it	lt
 800557c:	9204      	strlt	r2, [sp, #16]
 800557e:	7823      	ldrb	r3, [r4, #0]
 8005580:	2b2e      	cmp	r3, #46	; 0x2e
 8005582:	d10c      	bne.n	800559e <_vfiprintf_r+0x176>
 8005584:	7863      	ldrb	r3, [r4, #1]
 8005586:	2b2a      	cmp	r3, #42	; 0x2a
 8005588:	d135      	bne.n	80055f6 <_vfiprintf_r+0x1ce>
 800558a:	9b03      	ldr	r3, [sp, #12]
 800558c:	1d1a      	adds	r2, r3, #4
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	9203      	str	r2, [sp, #12]
 8005592:	2b00      	cmp	r3, #0
 8005594:	bfb8      	it	lt
 8005596:	f04f 33ff 	movlt.w	r3, #4294967295
 800559a:	3402      	adds	r4, #2
 800559c:	9305      	str	r3, [sp, #20]
 800559e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005684 <_vfiprintf_r+0x25c>
 80055a2:	7821      	ldrb	r1, [r4, #0]
 80055a4:	2203      	movs	r2, #3
 80055a6:	4650      	mov	r0, sl
 80055a8:	f7fa fe1a 	bl	80001e0 <memchr>
 80055ac:	b140      	cbz	r0, 80055c0 <_vfiprintf_r+0x198>
 80055ae:	2340      	movs	r3, #64	; 0x40
 80055b0:	eba0 000a 	sub.w	r0, r0, sl
 80055b4:	fa03 f000 	lsl.w	r0, r3, r0
 80055b8:	9b04      	ldr	r3, [sp, #16]
 80055ba:	4303      	orrs	r3, r0
 80055bc:	3401      	adds	r4, #1
 80055be:	9304      	str	r3, [sp, #16]
 80055c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055c4:	482c      	ldr	r0, [pc, #176]	; (8005678 <_vfiprintf_r+0x250>)
 80055c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80055ca:	2206      	movs	r2, #6
 80055cc:	f7fa fe08 	bl	80001e0 <memchr>
 80055d0:	2800      	cmp	r0, #0
 80055d2:	d03f      	beq.n	8005654 <_vfiprintf_r+0x22c>
 80055d4:	4b29      	ldr	r3, [pc, #164]	; (800567c <_vfiprintf_r+0x254>)
 80055d6:	bb1b      	cbnz	r3, 8005620 <_vfiprintf_r+0x1f8>
 80055d8:	9b03      	ldr	r3, [sp, #12]
 80055da:	3307      	adds	r3, #7
 80055dc:	f023 0307 	bic.w	r3, r3, #7
 80055e0:	3308      	adds	r3, #8
 80055e2:	9303      	str	r3, [sp, #12]
 80055e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055e6:	443b      	add	r3, r7
 80055e8:	9309      	str	r3, [sp, #36]	; 0x24
 80055ea:	e767      	b.n	80054bc <_vfiprintf_r+0x94>
 80055ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80055f0:	460c      	mov	r4, r1
 80055f2:	2001      	movs	r0, #1
 80055f4:	e7a5      	b.n	8005542 <_vfiprintf_r+0x11a>
 80055f6:	2300      	movs	r3, #0
 80055f8:	3401      	adds	r4, #1
 80055fa:	9305      	str	r3, [sp, #20]
 80055fc:	4619      	mov	r1, r3
 80055fe:	f04f 0c0a 	mov.w	ip, #10
 8005602:	4620      	mov	r0, r4
 8005604:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005608:	3a30      	subs	r2, #48	; 0x30
 800560a:	2a09      	cmp	r2, #9
 800560c:	d903      	bls.n	8005616 <_vfiprintf_r+0x1ee>
 800560e:	2b00      	cmp	r3, #0
 8005610:	d0c5      	beq.n	800559e <_vfiprintf_r+0x176>
 8005612:	9105      	str	r1, [sp, #20]
 8005614:	e7c3      	b.n	800559e <_vfiprintf_r+0x176>
 8005616:	fb0c 2101 	mla	r1, ip, r1, r2
 800561a:	4604      	mov	r4, r0
 800561c:	2301      	movs	r3, #1
 800561e:	e7f0      	b.n	8005602 <_vfiprintf_r+0x1da>
 8005620:	ab03      	add	r3, sp, #12
 8005622:	9300      	str	r3, [sp, #0]
 8005624:	462a      	mov	r2, r5
 8005626:	4b16      	ldr	r3, [pc, #88]	; (8005680 <_vfiprintf_r+0x258>)
 8005628:	a904      	add	r1, sp, #16
 800562a:	4630      	mov	r0, r6
 800562c:	f3af 8000 	nop.w
 8005630:	4607      	mov	r7, r0
 8005632:	1c78      	adds	r0, r7, #1
 8005634:	d1d6      	bne.n	80055e4 <_vfiprintf_r+0x1bc>
 8005636:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005638:	07d9      	lsls	r1, r3, #31
 800563a:	d405      	bmi.n	8005648 <_vfiprintf_r+0x220>
 800563c:	89ab      	ldrh	r3, [r5, #12]
 800563e:	059a      	lsls	r2, r3, #22
 8005640:	d402      	bmi.n	8005648 <_vfiprintf_r+0x220>
 8005642:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005644:	f7ff fe31 	bl	80052aa <__retarget_lock_release_recursive>
 8005648:	89ab      	ldrh	r3, [r5, #12]
 800564a:	065b      	lsls	r3, r3, #25
 800564c:	f53f af12 	bmi.w	8005474 <_vfiprintf_r+0x4c>
 8005650:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005652:	e711      	b.n	8005478 <_vfiprintf_r+0x50>
 8005654:	ab03      	add	r3, sp, #12
 8005656:	9300      	str	r3, [sp, #0]
 8005658:	462a      	mov	r2, r5
 800565a:	4b09      	ldr	r3, [pc, #36]	; (8005680 <_vfiprintf_r+0x258>)
 800565c:	a904      	add	r1, sp, #16
 800565e:	4630      	mov	r0, r6
 8005660:	f000 f880 	bl	8005764 <_printf_i>
 8005664:	e7e4      	b.n	8005630 <_vfiprintf_r+0x208>
 8005666:	bf00      	nop
 8005668:	080060ec 	.word	0x080060ec
 800566c:	0800610c 	.word	0x0800610c
 8005670:	080060cc 	.word	0x080060cc
 8005674:	0800612c 	.word	0x0800612c
 8005678:	08006136 	.word	0x08006136
 800567c:	00000000 	.word	0x00000000
 8005680:	08005403 	.word	0x08005403
 8005684:	08006132 	.word	0x08006132

08005688 <_printf_common>:
 8005688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800568c:	4616      	mov	r6, r2
 800568e:	4699      	mov	r9, r3
 8005690:	688a      	ldr	r2, [r1, #8]
 8005692:	690b      	ldr	r3, [r1, #16]
 8005694:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005698:	4293      	cmp	r3, r2
 800569a:	bfb8      	it	lt
 800569c:	4613      	movlt	r3, r2
 800569e:	6033      	str	r3, [r6, #0]
 80056a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80056a4:	4607      	mov	r7, r0
 80056a6:	460c      	mov	r4, r1
 80056a8:	b10a      	cbz	r2, 80056ae <_printf_common+0x26>
 80056aa:	3301      	adds	r3, #1
 80056ac:	6033      	str	r3, [r6, #0]
 80056ae:	6823      	ldr	r3, [r4, #0]
 80056b0:	0699      	lsls	r1, r3, #26
 80056b2:	bf42      	ittt	mi
 80056b4:	6833      	ldrmi	r3, [r6, #0]
 80056b6:	3302      	addmi	r3, #2
 80056b8:	6033      	strmi	r3, [r6, #0]
 80056ba:	6825      	ldr	r5, [r4, #0]
 80056bc:	f015 0506 	ands.w	r5, r5, #6
 80056c0:	d106      	bne.n	80056d0 <_printf_common+0x48>
 80056c2:	f104 0a19 	add.w	sl, r4, #25
 80056c6:	68e3      	ldr	r3, [r4, #12]
 80056c8:	6832      	ldr	r2, [r6, #0]
 80056ca:	1a9b      	subs	r3, r3, r2
 80056cc:	42ab      	cmp	r3, r5
 80056ce:	dc26      	bgt.n	800571e <_printf_common+0x96>
 80056d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056d4:	1e13      	subs	r3, r2, #0
 80056d6:	6822      	ldr	r2, [r4, #0]
 80056d8:	bf18      	it	ne
 80056da:	2301      	movne	r3, #1
 80056dc:	0692      	lsls	r2, r2, #26
 80056de:	d42b      	bmi.n	8005738 <_printf_common+0xb0>
 80056e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056e4:	4649      	mov	r1, r9
 80056e6:	4638      	mov	r0, r7
 80056e8:	47c0      	blx	r8
 80056ea:	3001      	adds	r0, #1
 80056ec:	d01e      	beq.n	800572c <_printf_common+0xa4>
 80056ee:	6823      	ldr	r3, [r4, #0]
 80056f0:	68e5      	ldr	r5, [r4, #12]
 80056f2:	6832      	ldr	r2, [r6, #0]
 80056f4:	f003 0306 	and.w	r3, r3, #6
 80056f8:	2b04      	cmp	r3, #4
 80056fa:	bf08      	it	eq
 80056fc:	1aad      	subeq	r5, r5, r2
 80056fe:	68a3      	ldr	r3, [r4, #8]
 8005700:	6922      	ldr	r2, [r4, #16]
 8005702:	bf0c      	ite	eq
 8005704:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005708:	2500      	movne	r5, #0
 800570a:	4293      	cmp	r3, r2
 800570c:	bfc4      	itt	gt
 800570e:	1a9b      	subgt	r3, r3, r2
 8005710:	18ed      	addgt	r5, r5, r3
 8005712:	2600      	movs	r6, #0
 8005714:	341a      	adds	r4, #26
 8005716:	42b5      	cmp	r5, r6
 8005718:	d11a      	bne.n	8005750 <_printf_common+0xc8>
 800571a:	2000      	movs	r0, #0
 800571c:	e008      	b.n	8005730 <_printf_common+0xa8>
 800571e:	2301      	movs	r3, #1
 8005720:	4652      	mov	r2, sl
 8005722:	4649      	mov	r1, r9
 8005724:	4638      	mov	r0, r7
 8005726:	47c0      	blx	r8
 8005728:	3001      	adds	r0, #1
 800572a:	d103      	bne.n	8005734 <_printf_common+0xac>
 800572c:	f04f 30ff 	mov.w	r0, #4294967295
 8005730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005734:	3501      	adds	r5, #1
 8005736:	e7c6      	b.n	80056c6 <_printf_common+0x3e>
 8005738:	18e1      	adds	r1, r4, r3
 800573a:	1c5a      	adds	r2, r3, #1
 800573c:	2030      	movs	r0, #48	; 0x30
 800573e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005742:	4422      	add	r2, r4
 8005744:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005748:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800574c:	3302      	adds	r3, #2
 800574e:	e7c7      	b.n	80056e0 <_printf_common+0x58>
 8005750:	2301      	movs	r3, #1
 8005752:	4622      	mov	r2, r4
 8005754:	4649      	mov	r1, r9
 8005756:	4638      	mov	r0, r7
 8005758:	47c0      	blx	r8
 800575a:	3001      	adds	r0, #1
 800575c:	d0e6      	beq.n	800572c <_printf_common+0xa4>
 800575e:	3601      	adds	r6, #1
 8005760:	e7d9      	b.n	8005716 <_printf_common+0x8e>
	...

08005764 <_printf_i>:
 8005764:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005768:	7e0f      	ldrb	r7, [r1, #24]
 800576a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800576c:	2f78      	cmp	r7, #120	; 0x78
 800576e:	4691      	mov	r9, r2
 8005770:	4680      	mov	r8, r0
 8005772:	460c      	mov	r4, r1
 8005774:	469a      	mov	sl, r3
 8005776:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800577a:	d807      	bhi.n	800578c <_printf_i+0x28>
 800577c:	2f62      	cmp	r7, #98	; 0x62
 800577e:	d80a      	bhi.n	8005796 <_printf_i+0x32>
 8005780:	2f00      	cmp	r7, #0
 8005782:	f000 80d8 	beq.w	8005936 <_printf_i+0x1d2>
 8005786:	2f58      	cmp	r7, #88	; 0x58
 8005788:	f000 80a3 	beq.w	80058d2 <_printf_i+0x16e>
 800578c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005790:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005794:	e03a      	b.n	800580c <_printf_i+0xa8>
 8005796:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800579a:	2b15      	cmp	r3, #21
 800579c:	d8f6      	bhi.n	800578c <_printf_i+0x28>
 800579e:	a101      	add	r1, pc, #4	; (adr r1, 80057a4 <_printf_i+0x40>)
 80057a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057a4:	080057fd 	.word	0x080057fd
 80057a8:	08005811 	.word	0x08005811
 80057ac:	0800578d 	.word	0x0800578d
 80057b0:	0800578d 	.word	0x0800578d
 80057b4:	0800578d 	.word	0x0800578d
 80057b8:	0800578d 	.word	0x0800578d
 80057bc:	08005811 	.word	0x08005811
 80057c0:	0800578d 	.word	0x0800578d
 80057c4:	0800578d 	.word	0x0800578d
 80057c8:	0800578d 	.word	0x0800578d
 80057cc:	0800578d 	.word	0x0800578d
 80057d0:	0800591d 	.word	0x0800591d
 80057d4:	08005841 	.word	0x08005841
 80057d8:	080058ff 	.word	0x080058ff
 80057dc:	0800578d 	.word	0x0800578d
 80057e0:	0800578d 	.word	0x0800578d
 80057e4:	0800593f 	.word	0x0800593f
 80057e8:	0800578d 	.word	0x0800578d
 80057ec:	08005841 	.word	0x08005841
 80057f0:	0800578d 	.word	0x0800578d
 80057f4:	0800578d 	.word	0x0800578d
 80057f8:	08005907 	.word	0x08005907
 80057fc:	682b      	ldr	r3, [r5, #0]
 80057fe:	1d1a      	adds	r2, r3, #4
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	602a      	str	r2, [r5, #0]
 8005804:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005808:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800580c:	2301      	movs	r3, #1
 800580e:	e0a3      	b.n	8005958 <_printf_i+0x1f4>
 8005810:	6820      	ldr	r0, [r4, #0]
 8005812:	6829      	ldr	r1, [r5, #0]
 8005814:	0606      	lsls	r6, r0, #24
 8005816:	f101 0304 	add.w	r3, r1, #4
 800581a:	d50a      	bpl.n	8005832 <_printf_i+0xce>
 800581c:	680e      	ldr	r6, [r1, #0]
 800581e:	602b      	str	r3, [r5, #0]
 8005820:	2e00      	cmp	r6, #0
 8005822:	da03      	bge.n	800582c <_printf_i+0xc8>
 8005824:	232d      	movs	r3, #45	; 0x2d
 8005826:	4276      	negs	r6, r6
 8005828:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800582c:	485e      	ldr	r0, [pc, #376]	; (80059a8 <_printf_i+0x244>)
 800582e:	230a      	movs	r3, #10
 8005830:	e019      	b.n	8005866 <_printf_i+0x102>
 8005832:	680e      	ldr	r6, [r1, #0]
 8005834:	602b      	str	r3, [r5, #0]
 8005836:	f010 0f40 	tst.w	r0, #64	; 0x40
 800583a:	bf18      	it	ne
 800583c:	b236      	sxthne	r6, r6
 800583e:	e7ef      	b.n	8005820 <_printf_i+0xbc>
 8005840:	682b      	ldr	r3, [r5, #0]
 8005842:	6820      	ldr	r0, [r4, #0]
 8005844:	1d19      	adds	r1, r3, #4
 8005846:	6029      	str	r1, [r5, #0]
 8005848:	0601      	lsls	r1, r0, #24
 800584a:	d501      	bpl.n	8005850 <_printf_i+0xec>
 800584c:	681e      	ldr	r6, [r3, #0]
 800584e:	e002      	b.n	8005856 <_printf_i+0xf2>
 8005850:	0646      	lsls	r6, r0, #25
 8005852:	d5fb      	bpl.n	800584c <_printf_i+0xe8>
 8005854:	881e      	ldrh	r6, [r3, #0]
 8005856:	4854      	ldr	r0, [pc, #336]	; (80059a8 <_printf_i+0x244>)
 8005858:	2f6f      	cmp	r7, #111	; 0x6f
 800585a:	bf0c      	ite	eq
 800585c:	2308      	moveq	r3, #8
 800585e:	230a      	movne	r3, #10
 8005860:	2100      	movs	r1, #0
 8005862:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005866:	6865      	ldr	r5, [r4, #4]
 8005868:	60a5      	str	r5, [r4, #8]
 800586a:	2d00      	cmp	r5, #0
 800586c:	bfa2      	ittt	ge
 800586e:	6821      	ldrge	r1, [r4, #0]
 8005870:	f021 0104 	bicge.w	r1, r1, #4
 8005874:	6021      	strge	r1, [r4, #0]
 8005876:	b90e      	cbnz	r6, 800587c <_printf_i+0x118>
 8005878:	2d00      	cmp	r5, #0
 800587a:	d04d      	beq.n	8005918 <_printf_i+0x1b4>
 800587c:	4615      	mov	r5, r2
 800587e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005882:	fb03 6711 	mls	r7, r3, r1, r6
 8005886:	5dc7      	ldrb	r7, [r0, r7]
 8005888:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800588c:	4637      	mov	r7, r6
 800588e:	42bb      	cmp	r3, r7
 8005890:	460e      	mov	r6, r1
 8005892:	d9f4      	bls.n	800587e <_printf_i+0x11a>
 8005894:	2b08      	cmp	r3, #8
 8005896:	d10b      	bne.n	80058b0 <_printf_i+0x14c>
 8005898:	6823      	ldr	r3, [r4, #0]
 800589a:	07de      	lsls	r6, r3, #31
 800589c:	d508      	bpl.n	80058b0 <_printf_i+0x14c>
 800589e:	6923      	ldr	r3, [r4, #16]
 80058a0:	6861      	ldr	r1, [r4, #4]
 80058a2:	4299      	cmp	r1, r3
 80058a4:	bfde      	ittt	le
 80058a6:	2330      	movle	r3, #48	; 0x30
 80058a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80058ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80058b0:	1b52      	subs	r2, r2, r5
 80058b2:	6122      	str	r2, [r4, #16]
 80058b4:	f8cd a000 	str.w	sl, [sp]
 80058b8:	464b      	mov	r3, r9
 80058ba:	aa03      	add	r2, sp, #12
 80058bc:	4621      	mov	r1, r4
 80058be:	4640      	mov	r0, r8
 80058c0:	f7ff fee2 	bl	8005688 <_printf_common>
 80058c4:	3001      	adds	r0, #1
 80058c6:	d14c      	bne.n	8005962 <_printf_i+0x1fe>
 80058c8:	f04f 30ff 	mov.w	r0, #4294967295
 80058cc:	b004      	add	sp, #16
 80058ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058d2:	4835      	ldr	r0, [pc, #212]	; (80059a8 <_printf_i+0x244>)
 80058d4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80058d8:	6829      	ldr	r1, [r5, #0]
 80058da:	6823      	ldr	r3, [r4, #0]
 80058dc:	f851 6b04 	ldr.w	r6, [r1], #4
 80058e0:	6029      	str	r1, [r5, #0]
 80058e2:	061d      	lsls	r5, r3, #24
 80058e4:	d514      	bpl.n	8005910 <_printf_i+0x1ac>
 80058e6:	07df      	lsls	r7, r3, #31
 80058e8:	bf44      	itt	mi
 80058ea:	f043 0320 	orrmi.w	r3, r3, #32
 80058ee:	6023      	strmi	r3, [r4, #0]
 80058f0:	b91e      	cbnz	r6, 80058fa <_printf_i+0x196>
 80058f2:	6823      	ldr	r3, [r4, #0]
 80058f4:	f023 0320 	bic.w	r3, r3, #32
 80058f8:	6023      	str	r3, [r4, #0]
 80058fa:	2310      	movs	r3, #16
 80058fc:	e7b0      	b.n	8005860 <_printf_i+0xfc>
 80058fe:	6823      	ldr	r3, [r4, #0]
 8005900:	f043 0320 	orr.w	r3, r3, #32
 8005904:	6023      	str	r3, [r4, #0]
 8005906:	2378      	movs	r3, #120	; 0x78
 8005908:	4828      	ldr	r0, [pc, #160]	; (80059ac <_printf_i+0x248>)
 800590a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800590e:	e7e3      	b.n	80058d8 <_printf_i+0x174>
 8005910:	0659      	lsls	r1, r3, #25
 8005912:	bf48      	it	mi
 8005914:	b2b6      	uxthmi	r6, r6
 8005916:	e7e6      	b.n	80058e6 <_printf_i+0x182>
 8005918:	4615      	mov	r5, r2
 800591a:	e7bb      	b.n	8005894 <_printf_i+0x130>
 800591c:	682b      	ldr	r3, [r5, #0]
 800591e:	6826      	ldr	r6, [r4, #0]
 8005920:	6961      	ldr	r1, [r4, #20]
 8005922:	1d18      	adds	r0, r3, #4
 8005924:	6028      	str	r0, [r5, #0]
 8005926:	0635      	lsls	r5, r6, #24
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	d501      	bpl.n	8005930 <_printf_i+0x1cc>
 800592c:	6019      	str	r1, [r3, #0]
 800592e:	e002      	b.n	8005936 <_printf_i+0x1d2>
 8005930:	0670      	lsls	r0, r6, #25
 8005932:	d5fb      	bpl.n	800592c <_printf_i+0x1c8>
 8005934:	8019      	strh	r1, [r3, #0]
 8005936:	2300      	movs	r3, #0
 8005938:	6123      	str	r3, [r4, #16]
 800593a:	4615      	mov	r5, r2
 800593c:	e7ba      	b.n	80058b4 <_printf_i+0x150>
 800593e:	682b      	ldr	r3, [r5, #0]
 8005940:	1d1a      	adds	r2, r3, #4
 8005942:	602a      	str	r2, [r5, #0]
 8005944:	681d      	ldr	r5, [r3, #0]
 8005946:	6862      	ldr	r2, [r4, #4]
 8005948:	2100      	movs	r1, #0
 800594a:	4628      	mov	r0, r5
 800594c:	f7fa fc48 	bl	80001e0 <memchr>
 8005950:	b108      	cbz	r0, 8005956 <_printf_i+0x1f2>
 8005952:	1b40      	subs	r0, r0, r5
 8005954:	6060      	str	r0, [r4, #4]
 8005956:	6863      	ldr	r3, [r4, #4]
 8005958:	6123      	str	r3, [r4, #16]
 800595a:	2300      	movs	r3, #0
 800595c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005960:	e7a8      	b.n	80058b4 <_printf_i+0x150>
 8005962:	6923      	ldr	r3, [r4, #16]
 8005964:	462a      	mov	r2, r5
 8005966:	4649      	mov	r1, r9
 8005968:	4640      	mov	r0, r8
 800596a:	47d0      	blx	sl
 800596c:	3001      	adds	r0, #1
 800596e:	d0ab      	beq.n	80058c8 <_printf_i+0x164>
 8005970:	6823      	ldr	r3, [r4, #0]
 8005972:	079b      	lsls	r3, r3, #30
 8005974:	d413      	bmi.n	800599e <_printf_i+0x23a>
 8005976:	68e0      	ldr	r0, [r4, #12]
 8005978:	9b03      	ldr	r3, [sp, #12]
 800597a:	4298      	cmp	r0, r3
 800597c:	bfb8      	it	lt
 800597e:	4618      	movlt	r0, r3
 8005980:	e7a4      	b.n	80058cc <_printf_i+0x168>
 8005982:	2301      	movs	r3, #1
 8005984:	4632      	mov	r2, r6
 8005986:	4649      	mov	r1, r9
 8005988:	4640      	mov	r0, r8
 800598a:	47d0      	blx	sl
 800598c:	3001      	adds	r0, #1
 800598e:	d09b      	beq.n	80058c8 <_printf_i+0x164>
 8005990:	3501      	adds	r5, #1
 8005992:	68e3      	ldr	r3, [r4, #12]
 8005994:	9903      	ldr	r1, [sp, #12]
 8005996:	1a5b      	subs	r3, r3, r1
 8005998:	42ab      	cmp	r3, r5
 800599a:	dcf2      	bgt.n	8005982 <_printf_i+0x21e>
 800599c:	e7eb      	b.n	8005976 <_printf_i+0x212>
 800599e:	2500      	movs	r5, #0
 80059a0:	f104 0619 	add.w	r6, r4, #25
 80059a4:	e7f5      	b.n	8005992 <_printf_i+0x22e>
 80059a6:	bf00      	nop
 80059a8:	0800613d 	.word	0x0800613d
 80059ac:	0800614e 	.word	0x0800614e

080059b0 <_sbrk_r>:
 80059b0:	b538      	push	{r3, r4, r5, lr}
 80059b2:	4d06      	ldr	r5, [pc, #24]	; (80059cc <_sbrk_r+0x1c>)
 80059b4:	2300      	movs	r3, #0
 80059b6:	4604      	mov	r4, r0
 80059b8:	4608      	mov	r0, r1
 80059ba:	602b      	str	r3, [r5, #0]
 80059bc:	f7fb f8d0 	bl	8000b60 <_sbrk>
 80059c0:	1c43      	adds	r3, r0, #1
 80059c2:	d102      	bne.n	80059ca <_sbrk_r+0x1a>
 80059c4:	682b      	ldr	r3, [r5, #0]
 80059c6:	b103      	cbz	r3, 80059ca <_sbrk_r+0x1a>
 80059c8:	6023      	str	r3, [r4, #0]
 80059ca:	bd38      	pop	{r3, r4, r5, pc}
 80059cc:	20004a88 	.word	0x20004a88

080059d0 <__sread>:
 80059d0:	b510      	push	{r4, lr}
 80059d2:	460c      	mov	r4, r1
 80059d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059d8:	f000 fab2 	bl	8005f40 <_read_r>
 80059dc:	2800      	cmp	r0, #0
 80059de:	bfab      	itete	ge
 80059e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80059e2:	89a3      	ldrhlt	r3, [r4, #12]
 80059e4:	181b      	addge	r3, r3, r0
 80059e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80059ea:	bfac      	ite	ge
 80059ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80059ee:	81a3      	strhlt	r3, [r4, #12]
 80059f0:	bd10      	pop	{r4, pc}

080059f2 <__swrite>:
 80059f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059f6:	461f      	mov	r7, r3
 80059f8:	898b      	ldrh	r3, [r1, #12]
 80059fa:	05db      	lsls	r3, r3, #23
 80059fc:	4605      	mov	r5, r0
 80059fe:	460c      	mov	r4, r1
 8005a00:	4616      	mov	r6, r2
 8005a02:	d505      	bpl.n	8005a10 <__swrite+0x1e>
 8005a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a08:	2302      	movs	r3, #2
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f000 f9c8 	bl	8005da0 <_lseek_r>
 8005a10:	89a3      	ldrh	r3, [r4, #12]
 8005a12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a1a:	81a3      	strh	r3, [r4, #12]
 8005a1c:	4632      	mov	r2, r6
 8005a1e:	463b      	mov	r3, r7
 8005a20:	4628      	mov	r0, r5
 8005a22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a26:	f000 b869 	b.w	8005afc <_write_r>

08005a2a <__sseek>:
 8005a2a:	b510      	push	{r4, lr}
 8005a2c:	460c      	mov	r4, r1
 8005a2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a32:	f000 f9b5 	bl	8005da0 <_lseek_r>
 8005a36:	1c43      	adds	r3, r0, #1
 8005a38:	89a3      	ldrh	r3, [r4, #12]
 8005a3a:	bf15      	itete	ne
 8005a3c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005a3e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005a42:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005a46:	81a3      	strheq	r3, [r4, #12]
 8005a48:	bf18      	it	ne
 8005a4a:	81a3      	strhne	r3, [r4, #12]
 8005a4c:	bd10      	pop	{r4, pc}

08005a4e <__sclose>:
 8005a4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a52:	f000 b8d3 	b.w	8005bfc <_close_r>
	...

08005a58 <__swbuf_r>:
 8005a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a5a:	460e      	mov	r6, r1
 8005a5c:	4614      	mov	r4, r2
 8005a5e:	4605      	mov	r5, r0
 8005a60:	b118      	cbz	r0, 8005a6a <__swbuf_r+0x12>
 8005a62:	6983      	ldr	r3, [r0, #24]
 8005a64:	b90b      	cbnz	r3, 8005a6a <__swbuf_r+0x12>
 8005a66:	f7ff fb81 	bl	800516c <__sinit>
 8005a6a:	4b21      	ldr	r3, [pc, #132]	; (8005af0 <__swbuf_r+0x98>)
 8005a6c:	429c      	cmp	r4, r3
 8005a6e:	d12b      	bne.n	8005ac8 <__swbuf_r+0x70>
 8005a70:	686c      	ldr	r4, [r5, #4]
 8005a72:	69a3      	ldr	r3, [r4, #24]
 8005a74:	60a3      	str	r3, [r4, #8]
 8005a76:	89a3      	ldrh	r3, [r4, #12]
 8005a78:	071a      	lsls	r2, r3, #28
 8005a7a:	d52f      	bpl.n	8005adc <__swbuf_r+0x84>
 8005a7c:	6923      	ldr	r3, [r4, #16]
 8005a7e:	b36b      	cbz	r3, 8005adc <__swbuf_r+0x84>
 8005a80:	6923      	ldr	r3, [r4, #16]
 8005a82:	6820      	ldr	r0, [r4, #0]
 8005a84:	1ac0      	subs	r0, r0, r3
 8005a86:	6963      	ldr	r3, [r4, #20]
 8005a88:	b2f6      	uxtb	r6, r6
 8005a8a:	4283      	cmp	r3, r0
 8005a8c:	4637      	mov	r7, r6
 8005a8e:	dc04      	bgt.n	8005a9a <__swbuf_r+0x42>
 8005a90:	4621      	mov	r1, r4
 8005a92:	4628      	mov	r0, r5
 8005a94:	f000 f948 	bl	8005d28 <_fflush_r>
 8005a98:	bb30      	cbnz	r0, 8005ae8 <__swbuf_r+0x90>
 8005a9a:	68a3      	ldr	r3, [r4, #8]
 8005a9c:	3b01      	subs	r3, #1
 8005a9e:	60a3      	str	r3, [r4, #8]
 8005aa0:	6823      	ldr	r3, [r4, #0]
 8005aa2:	1c5a      	adds	r2, r3, #1
 8005aa4:	6022      	str	r2, [r4, #0]
 8005aa6:	701e      	strb	r6, [r3, #0]
 8005aa8:	6963      	ldr	r3, [r4, #20]
 8005aaa:	3001      	adds	r0, #1
 8005aac:	4283      	cmp	r3, r0
 8005aae:	d004      	beq.n	8005aba <__swbuf_r+0x62>
 8005ab0:	89a3      	ldrh	r3, [r4, #12]
 8005ab2:	07db      	lsls	r3, r3, #31
 8005ab4:	d506      	bpl.n	8005ac4 <__swbuf_r+0x6c>
 8005ab6:	2e0a      	cmp	r6, #10
 8005ab8:	d104      	bne.n	8005ac4 <__swbuf_r+0x6c>
 8005aba:	4621      	mov	r1, r4
 8005abc:	4628      	mov	r0, r5
 8005abe:	f000 f933 	bl	8005d28 <_fflush_r>
 8005ac2:	b988      	cbnz	r0, 8005ae8 <__swbuf_r+0x90>
 8005ac4:	4638      	mov	r0, r7
 8005ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ac8:	4b0a      	ldr	r3, [pc, #40]	; (8005af4 <__swbuf_r+0x9c>)
 8005aca:	429c      	cmp	r4, r3
 8005acc:	d101      	bne.n	8005ad2 <__swbuf_r+0x7a>
 8005ace:	68ac      	ldr	r4, [r5, #8]
 8005ad0:	e7cf      	b.n	8005a72 <__swbuf_r+0x1a>
 8005ad2:	4b09      	ldr	r3, [pc, #36]	; (8005af8 <__swbuf_r+0xa0>)
 8005ad4:	429c      	cmp	r4, r3
 8005ad6:	bf08      	it	eq
 8005ad8:	68ec      	ldreq	r4, [r5, #12]
 8005ada:	e7ca      	b.n	8005a72 <__swbuf_r+0x1a>
 8005adc:	4621      	mov	r1, r4
 8005ade:	4628      	mov	r0, r5
 8005ae0:	f000 f81e 	bl	8005b20 <__swsetup_r>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	d0cb      	beq.n	8005a80 <__swbuf_r+0x28>
 8005ae8:	f04f 37ff 	mov.w	r7, #4294967295
 8005aec:	e7ea      	b.n	8005ac4 <__swbuf_r+0x6c>
 8005aee:	bf00      	nop
 8005af0:	080060ec 	.word	0x080060ec
 8005af4:	0800610c 	.word	0x0800610c
 8005af8:	080060cc 	.word	0x080060cc

08005afc <_write_r>:
 8005afc:	b538      	push	{r3, r4, r5, lr}
 8005afe:	4d07      	ldr	r5, [pc, #28]	; (8005b1c <_write_r+0x20>)
 8005b00:	4604      	mov	r4, r0
 8005b02:	4608      	mov	r0, r1
 8005b04:	4611      	mov	r1, r2
 8005b06:	2200      	movs	r2, #0
 8005b08:	602a      	str	r2, [r5, #0]
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	f7fa ffd7 	bl	8000abe <_write>
 8005b10:	1c43      	adds	r3, r0, #1
 8005b12:	d102      	bne.n	8005b1a <_write_r+0x1e>
 8005b14:	682b      	ldr	r3, [r5, #0]
 8005b16:	b103      	cbz	r3, 8005b1a <_write_r+0x1e>
 8005b18:	6023      	str	r3, [r4, #0]
 8005b1a:	bd38      	pop	{r3, r4, r5, pc}
 8005b1c:	20004a88 	.word	0x20004a88

08005b20 <__swsetup_r>:
 8005b20:	4b32      	ldr	r3, [pc, #200]	; (8005bec <__swsetup_r+0xcc>)
 8005b22:	b570      	push	{r4, r5, r6, lr}
 8005b24:	681d      	ldr	r5, [r3, #0]
 8005b26:	4606      	mov	r6, r0
 8005b28:	460c      	mov	r4, r1
 8005b2a:	b125      	cbz	r5, 8005b36 <__swsetup_r+0x16>
 8005b2c:	69ab      	ldr	r3, [r5, #24]
 8005b2e:	b913      	cbnz	r3, 8005b36 <__swsetup_r+0x16>
 8005b30:	4628      	mov	r0, r5
 8005b32:	f7ff fb1b 	bl	800516c <__sinit>
 8005b36:	4b2e      	ldr	r3, [pc, #184]	; (8005bf0 <__swsetup_r+0xd0>)
 8005b38:	429c      	cmp	r4, r3
 8005b3a:	d10f      	bne.n	8005b5c <__swsetup_r+0x3c>
 8005b3c:	686c      	ldr	r4, [r5, #4]
 8005b3e:	89a3      	ldrh	r3, [r4, #12]
 8005b40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b44:	0719      	lsls	r1, r3, #28
 8005b46:	d42c      	bmi.n	8005ba2 <__swsetup_r+0x82>
 8005b48:	06dd      	lsls	r5, r3, #27
 8005b4a:	d411      	bmi.n	8005b70 <__swsetup_r+0x50>
 8005b4c:	2309      	movs	r3, #9
 8005b4e:	6033      	str	r3, [r6, #0]
 8005b50:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005b54:	81a3      	strh	r3, [r4, #12]
 8005b56:	f04f 30ff 	mov.w	r0, #4294967295
 8005b5a:	e03e      	b.n	8005bda <__swsetup_r+0xba>
 8005b5c:	4b25      	ldr	r3, [pc, #148]	; (8005bf4 <__swsetup_r+0xd4>)
 8005b5e:	429c      	cmp	r4, r3
 8005b60:	d101      	bne.n	8005b66 <__swsetup_r+0x46>
 8005b62:	68ac      	ldr	r4, [r5, #8]
 8005b64:	e7eb      	b.n	8005b3e <__swsetup_r+0x1e>
 8005b66:	4b24      	ldr	r3, [pc, #144]	; (8005bf8 <__swsetup_r+0xd8>)
 8005b68:	429c      	cmp	r4, r3
 8005b6a:	bf08      	it	eq
 8005b6c:	68ec      	ldreq	r4, [r5, #12]
 8005b6e:	e7e6      	b.n	8005b3e <__swsetup_r+0x1e>
 8005b70:	0758      	lsls	r0, r3, #29
 8005b72:	d512      	bpl.n	8005b9a <__swsetup_r+0x7a>
 8005b74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b76:	b141      	cbz	r1, 8005b8a <__swsetup_r+0x6a>
 8005b78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b7c:	4299      	cmp	r1, r3
 8005b7e:	d002      	beq.n	8005b86 <__swsetup_r+0x66>
 8005b80:	4630      	mov	r0, r6
 8005b82:	f000 f991 	bl	8005ea8 <_free_r>
 8005b86:	2300      	movs	r3, #0
 8005b88:	6363      	str	r3, [r4, #52]	; 0x34
 8005b8a:	89a3      	ldrh	r3, [r4, #12]
 8005b8c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005b90:	81a3      	strh	r3, [r4, #12]
 8005b92:	2300      	movs	r3, #0
 8005b94:	6063      	str	r3, [r4, #4]
 8005b96:	6923      	ldr	r3, [r4, #16]
 8005b98:	6023      	str	r3, [r4, #0]
 8005b9a:	89a3      	ldrh	r3, [r4, #12]
 8005b9c:	f043 0308 	orr.w	r3, r3, #8
 8005ba0:	81a3      	strh	r3, [r4, #12]
 8005ba2:	6923      	ldr	r3, [r4, #16]
 8005ba4:	b94b      	cbnz	r3, 8005bba <__swsetup_r+0x9a>
 8005ba6:	89a3      	ldrh	r3, [r4, #12]
 8005ba8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005bac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bb0:	d003      	beq.n	8005bba <__swsetup_r+0x9a>
 8005bb2:	4621      	mov	r1, r4
 8005bb4:	4630      	mov	r0, r6
 8005bb6:	f000 f92b 	bl	8005e10 <__smakebuf_r>
 8005bba:	89a0      	ldrh	r0, [r4, #12]
 8005bbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005bc0:	f010 0301 	ands.w	r3, r0, #1
 8005bc4:	d00a      	beq.n	8005bdc <__swsetup_r+0xbc>
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	60a3      	str	r3, [r4, #8]
 8005bca:	6963      	ldr	r3, [r4, #20]
 8005bcc:	425b      	negs	r3, r3
 8005bce:	61a3      	str	r3, [r4, #24]
 8005bd0:	6923      	ldr	r3, [r4, #16]
 8005bd2:	b943      	cbnz	r3, 8005be6 <__swsetup_r+0xc6>
 8005bd4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005bd8:	d1ba      	bne.n	8005b50 <__swsetup_r+0x30>
 8005bda:	bd70      	pop	{r4, r5, r6, pc}
 8005bdc:	0781      	lsls	r1, r0, #30
 8005bde:	bf58      	it	pl
 8005be0:	6963      	ldrpl	r3, [r4, #20]
 8005be2:	60a3      	str	r3, [r4, #8]
 8005be4:	e7f4      	b.n	8005bd0 <__swsetup_r+0xb0>
 8005be6:	2000      	movs	r0, #0
 8005be8:	e7f7      	b.n	8005bda <__swsetup_r+0xba>
 8005bea:	bf00      	nop
 8005bec:	20000010 	.word	0x20000010
 8005bf0:	080060ec 	.word	0x080060ec
 8005bf4:	0800610c 	.word	0x0800610c
 8005bf8:	080060cc 	.word	0x080060cc

08005bfc <_close_r>:
 8005bfc:	b538      	push	{r3, r4, r5, lr}
 8005bfe:	4d06      	ldr	r5, [pc, #24]	; (8005c18 <_close_r+0x1c>)
 8005c00:	2300      	movs	r3, #0
 8005c02:	4604      	mov	r4, r0
 8005c04:	4608      	mov	r0, r1
 8005c06:	602b      	str	r3, [r5, #0]
 8005c08:	f7fa ff75 	bl	8000af6 <_close>
 8005c0c:	1c43      	adds	r3, r0, #1
 8005c0e:	d102      	bne.n	8005c16 <_close_r+0x1a>
 8005c10:	682b      	ldr	r3, [r5, #0]
 8005c12:	b103      	cbz	r3, 8005c16 <_close_r+0x1a>
 8005c14:	6023      	str	r3, [r4, #0]
 8005c16:	bd38      	pop	{r3, r4, r5, pc}
 8005c18:	20004a88 	.word	0x20004a88

08005c1c <__sflush_r>:
 8005c1c:	898a      	ldrh	r2, [r1, #12]
 8005c1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c22:	4605      	mov	r5, r0
 8005c24:	0710      	lsls	r0, r2, #28
 8005c26:	460c      	mov	r4, r1
 8005c28:	d458      	bmi.n	8005cdc <__sflush_r+0xc0>
 8005c2a:	684b      	ldr	r3, [r1, #4]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	dc05      	bgt.n	8005c3c <__sflush_r+0x20>
 8005c30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	dc02      	bgt.n	8005c3c <__sflush_r+0x20>
 8005c36:	2000      	movs	r0, #0
 8005c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c3e:	2e00      	cmp	r6, #0
 8005c40:	d0f9      	beq.n	8005c36 <__sflush_r+0x1a>
 8005c42:	2300      	movs	r3, #0
 8005c44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005c48:	682f      	ldr	r7, [r5, #0]
 8005c4a:	602b      	str	r3, [r5, #0]
 8005c4c:	d032      	beq.n	8005cb4 <__sflush_r+0x98>
 8005c4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005c50:	89a3      	ldrh	r3, [r4, #12]
 8005c52:	075a      	lsls	r2, r3, #29
 8005c54:	d505      	bpl.n	8005c62 <__sflush_r+0x46>
 8005c56:	6863      	ldr	r3, [r4, #4]
 8005c58:	1ac0      	subs	r0, r0, r3
 8005c5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005c5c:	b10b      	cbz	r3, 8005c62 <__sflush_r+0x46>
 8005c5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005c60:	1ac0      	subs	r0, r0, r3
 8005c62:	2300      	movs	r3, #0
 8005c64:	4602      	mov	r2, r0
 8005c66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c68:	6a21      	ldr	r1, [r4, #32]
 8005c6a:	4628      	mov	r0, r5
 8005c6c:	47b0      	blx	r6
 8005c6e:	1c43      	adds	r3, r0, #1
 8005c70:	89a3      	ldrh	r3, [r4, #12]
 8005c72:	d106      	bne.n	8005c82 <__sflush_r+0x66>
 8005c74:	6829      	ldr	r1, [r5, #0]
 8005c76:	291d      	cmp	r1, #29
 8005c78:	d82c      	bhi.n	8005cd4 <__sflush_r+0xb8>
 8005c7a:	4a2a      	ldr	r2, [pc, #168]	; (8005d24 <__sflush_r+0x108>)
 8005c7c:	40ca      	lsrs	r2, r1
 8005c7e:	07d6      	lsls	r6, r2, #31
 8005c80:	d528      	bpl.n	8005cd4 <__sflush_r+0xb8>
 8005c82:	2200      	movs	r2, #0
 8005c84:	6062      	str	r2, [r4, #4]
 8005c86:	04d9      	lsls	r1, r3, #19
 8005c88:	6922      	ldr	r2, [r4, #16]
 8005c8a:	6022      	str	r2, [r4, #0]
 8005c8c:	d504      	bpl.n	8005c98 <__sflush_r+0x7c>
 8005c8e:	1c42      	adds	r2, r0, #1
 8005c90:	d101      	bne.n	8005c96 <__sflush_r+0x7a>
 8005c92:	682b      	ldr	r3, [r5, #0]
 8005c94:	b903      	cbnz	r3, 8005c98 <__sflush_r+0x7c>
 8005c96:	6560      	str	r0, [r4, #84]	; 0x54
 8005c98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c9a:	602f      	str	r7, [r5, #0]
 8005c9c:	2900      	cmp	r1, #0
 8005c9e:	d0ca      	beq.n	8005c36 <__sflush_r+0x1a>
 8005ca0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ca4:	4299      	cmp	r1, r3
 8005ca6:	d002      	beq.n	8005cae <__sflush_r+0x92>
 8005ca8:	4628      	mov	r0, r5
 8005caa:	f000 f8fd 	bl	8005ea8 <_free_r>
 8005cae:	2000      	movs	r0, #0
 8005cb0:	6360      	str	r0, [r4, #52]	; 0x34
 8005cb2:	e7c1      	b.n	8005c38 <__sflush_r+0x1c>
 8005cb4:	6a21      	ldr	r1, [r4, #32]
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	4628      	mov	r0, r5
 8005cba:	47b0      	blx	r6
 8005cbc:	1c41      	adds	r1, r0, #1
 8005cbe:	d1c7      	bne.n	8005c50 <__sflush_r+0x34>
 8005cc0:	682b      	ldr	r3, [r5, #0]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d0c4      	beq.n	8005c50 <__sflush_r+0x34>
 8005cc6:	2b1d      	cmp	r3, #29
 8005cc8:	d001      	beq.n	8005cce <__sflush_r+0xb2>
 8005cca:	2b16      	cmp	r3, #22
 8005ccc:	d101      	bne.n	8005cd2 <__sflush_r+0xb6>
 8005cce:	602f      	str	r7, [r5, #0]
 8005cd0:	e7b1      	b.n	8005c36 <__sflush_r+0x1a>
 8005cd2:	89a3      	ldrh	r3, [r4, #12]
 8005cd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cd8:	81a3      	strh	r3, [r4, #12]
 8005cda:	e7ad      	b.n	8005c38 <__sflush_r+0x1c>
 8005cdc:	690f      	ldr	r7, [r1, #16]
 8005cde:	2f00      	cmp	r7, #0
 8005ce0:	d0a9      	beq.n	8005c36 <__sflush_r+0x1a>
 8005ce2:	0793      	lsls	r3, r2, #30
 8005ce4:	680e      	ldr	r6, [r1, #0]
 8005ce6:	bf08      	it	eq
 8005ce8:	694b      	ldreq	r3, [r1, #20]
 8005cea:	600f      	str	r7, [r1, #0]
 8005cec:	bf18      	it	ne
 8005cee:	2300      	movne	r3, #0
 8005cf0:	eba6 0807 	sub.w	r8, r6, r7
 8005cf4:	608b      	str	r3, [r1, #8]
 8005cf6:	f1b8 0f00 	cmp.w	r8, #0
 8005cfa:	dd9c      	ble.n	8005c36 <__sflush_r+0x1a>
 8005cfc:	6a21      	ldr	r1, [r4, #32]
 8005cfe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005d00:	4643      	mov	r3, r8
 8005d02:	463a      	mov	r2, r7
 8005d04:	4628      	mov	r0, r5
 8005d06:	47b0      	blx	r6
 8005d08:	2800      	cmp	r0, #0
 8005d0a:	dc06      	bgt.n	8005d1a <__sflush_r+0xfe>
 8005d0c:	89a3      	ldrh	r3, [r4, #12]
 8005d0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d12:	81a3      	strh	r3, [r4, #12]
 8005d14:	f04f 30ff 	mov.w	r0, #4294967295
 8005d18:	e78e      	b.n	8005c38 <__sflush_r+0x1c>
 8005d1a:	4407      	add	r7, r0
 8005d1c:	eba8 0800 	sub.w	r8, r8, r0
 8005d20:	e7e9      	b.n	8005cf6 <__sflush_r+0xda>
 8005d22:	bf00      	nop
 8005d24:	20400001 	.word	0x20400001

08005d28 <_fflush_r>:
 8005d28:	b538      	push	{r3, r4, r5, lr}
 8005d2a:	690b      	ldr	r3, [r1, #16]
 8005d2c:	4605      	mov	r5, r0
 8005d2e:	460c      	mov	r4, r1
 8005d30:	b913      	cbnz	r3, 8005d38 <_fflush_r+0x10>
 8005d32:	2500      	movs	r5, #0
 8005d34:	4628      	mov	r0, r5
 8005d36:	bd38      	pop	{r3, r4, r5, pc}
 8005d38:	b118      	cbz	r0, 8005d42 <_fflush_r+0x1a>
 8005d3a:	6983      	ldr	r3, [r0, #24]
 8005d3c:	b90b      	cbnz	r3, 8005d42 <_fflush_r+0x1a>
 8005d3e:	f7ff fa15 	bl	800516c <__sinit>
 8005d42:	4b14      	ldr	r3, [pc, #80]	; (8005d94 <_fflush_r+0x6c>)
 8005d44:	429c      	cmp	r4, r3
 8005d46:	d11b      	bne.n	8005d80 <_fflush_r+0x58>
 8005d48:	686c      	ldr	r4, [r5, #4]
 8005d4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d0ef      	beq.n	8005d32 <_fflush_r+0xa>
 8005d52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005d54:	07d0      	lsls	r0, r2, #31
 8005d56:	d404      	bmi.n	8005d62 <_fflush_r+0x3a>
 8005d58:	0599      	lsls	r1, r3, #22
 8005d5a:	d402      	bmi.n	8005d62 <_fflush_r+0x3a>
 8005d5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d5e:	f7ff faa3 	bl	80052a8 <__retarget_lock_acquire_recursive>
 8005d62:	4628      	mov	r0, r5
 8005d64:	4621      	mov	r1, r4
 8005d66:	f7ff ff59 	bl	8005c1c <__sflush_r>
 8005d6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d6c:	07da      	lsls	r2, r3, #31
 8005d6e:	4605      	mov	r5, r0
 8005d70:	d4e0      	bmi.n	8005d34 <_fflush_r+0xc>
 8005d72:	89a3      	ldrh	r3, [r4, #12]
 8005d74:	059b      	lsls	r3, r3, #22
 8005d76:	d4dd      	bmi.n	8005d34 <_fflush_r+0xc>
 8005d78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d7a:	f7ff fa96 	bl	80052aa <__retarget_lock_release_recursive>
 8005d7e:	e7d9      	b.n	8005d34 <_fflush_r+0xc>
 8005d80:	4b05      	ldr	r3, [pc, #20]	; (8005d98 <_fflush_r+0x70>)
 8005d82:	429c      	cmp	r4, r3
 8005d84:	d101      	bne.n	8005d8a <_fflush_r+0x62>
 8005d86:	68ac      	ldr	r4, [r5, #8]
 8005d88:	e7df      	b.n	8005d4a <_fflush_r+0x22>
 8005d8a:	4b04      	ldr	r3, [pc, #16]	; (8005d9c <_fflush_r+0x74>)
 8005d8c:	429c      	cmp	r4, r3
 8005d8e:	bf08      	it	eq
 8005d90:	68ec      	ldreq	r4, [r5, #12]
 8005d92:	e7da      	b.n	8005d4a <_fflush_r+0x22>
 8005d94:	080060ec 	.word	0x080060ec
 8005d98:	0800610c 	.word	0x0800610c
 8005d9c:	080060cc 	.word	0x080060cc

08005da0 <_lseek_r>:
 8005da0:	b538      	push	{r3, r4, r5, lr}
 8005da2:	4d07      	ldr	r5, [pc, #28]	; (8005dc0 <_lseek_r+0x20>)
 8005da4:	4604      	mov	r4, r0
 8005da6:	4608      	mov	r0, r1
 8005da8:	4611      	mov	r1, r2
 8005daa:	2200      	movs	r2, #0
 8005dac:	602a      	str	r2, [r5, #0]
 8005dae:	461a      	mov	r2, r3
 8005db0:	f7fa fec8 	bl	8000b44 <_lseek>
 8005db4:	1c43      	adds	r3, r0, #1
 8005db6:	d102      	bne.n	8005dbe <_lseek_r+0x1e>
 8005db8:	682b      	ldr	r3, [r5, #0]
 8005dba:	b103      	cbz	r3, 8005dbe <_lseek_r+0x1e>
 8005dbc:	6023      	str	r3, [r4, #0]
 8005dbe:	bd38      	pop	{r3, r4, r5, pc}
 8005dc0:	20004a88 	.word	0x20004a88

08005dc4 <__swhatbuf_r>:
 8005dc4:	b570      	push	{r4, r5, r6, lr}
 8005dc6:	460e      	mov	r6, r1
 8005dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dcc:	2900      	cmp	r1, #0
 8005dce:	b096      	sub	sp, #88	; 0x58
 8005dd0:	4614      	mov	r4, r2
 8005dd2:	461d      	mov	r5, r3
 8005dd4:	da08      	bge.n	8005de8 <__swhatbuf_r+0x24>
 8005dd6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	602a      	str	r2, [r5, #0]
 8005dde:	061a      	lsls	r2, r3, #24
 8005de0:	d410      	bmi.n	8005e04 <__swhatbuf_r+0x40>
 8005de2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005de6:	e00e      	b.n	8005e06 <__swhatbuf_r+0x42>
 8005de8:	466a      	mov	r2, sp
 8005dea:	f000 f8bb 	bl	8005f64 <_fstat_r>
 8005dee:	2800      	cmp	r0, #0
 8005df0:	dbf1      	blt.n	8005dd6 <__swhatbuf_r+0x12>
 8005df2:	9a01      	ldr	r2, [sp, #4]
 8005df4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005df8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005dfc:	425a      	negs	r2, r3
 8005dfe:	415a      	adcs	r2, r3
 8005e00:	602a      	str	r2, [r5, #0]
 8005e02:	e7ee      	b.n	8005de2 <__swhatbuf_r+0x1e>
 8005e04:	2340      	movs	r3, #64	; 0x40
 8005e06:	2000      	movs	r0, #0
 8005e08:	6023      	str	r3, [r4, #0]
 8005e0a:	b016      	add	sp, #88	; 0x58
 8005e0c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005e10 <__smakebuf_r>:
 8005e10:	898b      	ldrh	r3, [r1, #12]
 8005e12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005e14:	079d      	lsls	r5, r3, #30
 8005e16:	4606      	mov	r6, r0
 8005e18:	460c      	mov	r4, r1
 8005e1a:	d507      	bpl.n	8005e2c <__smakebuf_r+0x1c>
 8005e1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005e20:	6023      	str	r3, [r4, #0]
 8005e22:	6123      	str	r3, [r4, #16]
 8005e24:	2301      	movs	r3, #1
 8005e26:	6163      	str	r3, [r4, #20]
 8005e28:	b002      	add	sp, #8
 8005e2a:	bd70      	pop	{r4, r5, r6, pc}
 8005e2c:	ab01      	add	r3, sp, #4
 8005e2e:	466a      	mov	r2, sp
 8005e30:	f7ff ffc8 	bl	8005dc4 <__swhatbuf_r>
 8005e34:	9900      	ldr	r1, [sp, #0]
 8005e36:	4605      	mov	r5, r0
 8005e38:	4630      	mov	r0, r6
 8005e3a:	f7ff fa57 	bl	80052ec <_malloc_r>
 8005e3e:	b948      	cbnz	r0, 8005e54 <__smakebuf_r+0x44>
 8005e40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e44:	059a      	lsls	r2, r3, #22
 8005e46:	d4ef      	bmi.n	8005e28 <__smakebuf_r+0x18>
 8005e48:	f023 0303 	bic.w	r3, r3, #3
 8005e4c:	f043 0302 	orr.w	r3, r3, #2
 8005e50:	81a3      	strh	r3, [r4, #12]
 8005e52:	e7e3      	b.n	8005e1c <__smakebuf_r+0xc>
 8005e54:	4b0d      	ldr	r3, [pc, #52]	; (8005e8c <__smakebuf_r+0x7c>)
 8005e56:	62b3      	str	r3, [r6, #40]	; 0x28
 8005e58:	89a3      	ldrh	r3, [r4, #12]
 8005e5a:	6020      	str	r0, [r4, #0]
 8005e5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e60:	81a3      	strh	r3, [r4, #12]
 8005e62:	9b00      	ldr	r3, [sp, #0]
 8005e64:	6163      	str	r3, [r4, #20]
 8005e66:	9b01      	ldr	r3, [sp, #4]
 8005e68:	6120      	str	r0, [r4, #16]
 8005e6a:	b15b      	cbz	r3, 8005e84 <__smakebuf_r+0x74>
 8005e6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e70:	4630      	mov	r0, r6
 8005e72:	f000 f889 	bl	8005f88 <_isatty_r>
 8005e76:	b128      	cbz	r0, 8005e84 <__smakebuf_r+0x74>
 8005e78:	89a3      	ldrh	r3, [r4, #12]
 8005e7a:	f023 0303 	bic.w	r3, r3, #3
 8005e7e:	f043 0301 	orr.w	r3, r3, #1
 8005e82:	81a3      	strh	r3, [r4, #12]
 8005e84:	89a0      	ldrh	r0, [r4, #12]
 8005e86:	4305      	orrs	r5, r0
 8005e88:	81a5      	strh	r5, [r4, #12]
 8005e8a:	e7cd      	b.n	8005e28 <__smakebuf_r+0x18>
 8005e8c:	08005105 	.word	0x08005105

08005e90 <__malloc_lock>:
 8005e90:	4801      	ldr	r0, [pc, #4]	; (8005e98 <__malloc_lock+0x8>)
 8005e92:	f7ff ba09 	b.w	80052a8 <__retarget_lock_acquire_recursive>
 8005e96:	bf00      	nop
 8005e98:	20004a7c 	.word	0x20004a7c

08005e9c <__malloc_unlock>:
 8005e9c:	4801      	ldr	r0, [pc, #4]	; (8005ea4 <__malloc_unlock+0x8>)
 8005e9e:	f7ff ba04 	b.w	80052aa <__retarget_lock_release_recursive>
 8005ea2:	bf00      	nop
 8005ea4:	20004a7c 	.word	0x20004a7c

08005ea8 <_free_r>:
 8005ea8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005eaa:	2900      	cmp	r1, #0
 8005eac:	d044      	beq.n	8005f38 <_free_r+0x90>
 8005eae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005eb2:	9001      	str	r0, [sp, #4]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	f1a1 0404 	sub.w	r4, r1, #4
 8005eba:	bfb8      	it	lt
 8005ebc:	18e4      	addlt	r4, r4, r3
 8005ebe:	f7ff ffe7 	bl	8005e90 <__malloc_lock>
 8005ec2:	4a1e      	ldr	r2, [pc, #120]	; (8005f3c <_free_r+0x94>)
 8005ec4:	9801      	ldr	r0, [sp, #4]
 8005ec6:	6813      	ldr	r3, [r2, #0]
 8005ec8:	b933      	cbnz	r3, 8005ed8 <_free_r+0x30>
 8005eca:	6063      	str	r3, [r4, #4]
 8005ecc:	6014      	str	r4, [r2, #0]
 8005ece:	b003      	add	sp, #12
 8005ed0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005ed4:	f7ff bfe2 	b.w	8005e9c <__malloc_unlock>
 8005ed8:	42a3      	cmp	r3, r4
 8005eda:	d908      	bls.n	8005eee <_free_r+0x46>
 8005edc:	6825      	ldr	r5, [r4, #0]
 8005ede:	1961      	adds	r1, r4, r5
 8005ee0:	428b      	cmp	r3, r1
 8005ee2:	bf01      	itttt	eq
 8005ee4:	6819      	ldreq	r1, [r3, #0]
 8005ee6:	685b      	ldreq	r3, [r3, #4]
 8005ee8:	1949      	addeq	r1, r1, r5
 8005eea:	6021      	streq	r1, [r4, #0]
 8005eec:	e7ed      	b.n	8005eca <_free_r+0x22>
 8005eee:	461a      	mov	r2, r3
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	b10b      	cbz	r3, 8005ef8 <_free_r+0x50>
 8005ef4:	42a3      	cmp	r3, r4
 8005ef6:	d9fa      	bls.n	8005eee <_free_r+0x46>
 8005ef8:	6811      	ldr	r1, [r2, #0]
 8005efa:	1855      	adds	r5, r2, r1
 8005efc:	42a5      	cmp	r5, r4
 8005efe:	d10b      	bne.n	8005f18 <_free_r+0x70>
 8005f00:	6824      	ldr	r4, [r4, #0]
 8005f02:	4421      	add	r1, r4
 8005f04:	1854      	adds	r4, r2, r1
 8005f06:	42a3      	cmp	r3, r4
 8005f08:	6011      	str	r1, [r2, #0]
 8005f0a:	d1e0      	bne.n	8005ece <_free_r+0x26>
 8005f0c:	681c      	ldr	r4, [r3, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	6053      	str	r3, [r2, #4]
 8005f12:	4421      	add	r1, r4
 8005f14:	6011      	str	r1, [r2, #0]
 8005f16:	e7da      	b.n	8005ece <_free_r+0x26>
 8005f18:	d902      	bls.n	8005f20 <_free_r+0x78>
 8005f1a:	230c      	movs	r3, #12
 8005f1c:	6003      	str	r3, [r0, #0]
 8005f1e:	e7d6      	b.n	8005ece <_free_r+0x26>
 8005f20:	6825      	ldr	r5, [r4, #0]
 8005f22:	1961      	adds	r1, r4, r5
 8005f24:	428b      	cmp	r3, r1
 8005f26:	bf04      	itt	eq
 8005f28:	6819      	ldreq	r1, [r3, #0]
 8005f2a:	685b      	ldreq	r3, [r3, #4]
 8005f2c:	6063      	str	r3, [r4, #4]
 8005f2e:	bf04      	itt	eq
 8005f30:	1949      	addeq	r1, r1, r5
 8005f32:	6021      	streq	r1, [r4, #0]
 8005f34:	6054      	str	r4, [r2, #4]
 8005f36:	e7ca      	b.n	8005ece <_free_r+0x26>
 8005f38:	b003      	add	sp, #12
 8005f3a:	bd30      	pop	{r4, r5, pc}
 8005f3c:	20004a80 	.word	0x20004a80

08005f40 <_read_r>:
 8005f40:	b538      	push	{r3, r4, r5, lr}
 8005f42:	4d07      	ldr	r5, [pc, #28]	; (8005f60 <_read_r+0x20>)
 8005f44:	4604      	mov	r4, r0
 8005f46:	4608      	mov	r0, r1
 8005f48:	4611      	mov	r1, r2
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	602a      	str	r2, [r5, #0]
 8005f4e:	461a      	mov	r2, r3
 8005f50:	f7fa fd98 	bl	8000a84 <_read>
 8005f54:	1c43      	adds	r3, r0, #1
 8005f56:	d102      	bne.n	8005f5e <_read_r+0x1e>
 8005f58:	682b      	ldr	r3, [r5, #0]
 8005f5a:	b103      	cbz	r3, 8005f5e <_read_r+0x1e>
 8005f5c:	6023      	str	r3, [r4, #0]
 8005f5e:	bd38      	pop	{r3, r4, r5, pc}
 8005f60:	20004a88 	.word	0x20004a88

08005f64 <_fstat_r>:
 8005f64:	b538      	push	{r3, r4, r5, lr}
 8005f66:	4d07      	ldr	r5, [pc, #28]	; (8005f84 <_fstat_r+0x20>)
 8005f68:	2300      	movs	r3, #0
 8005f6a:	4604      	mov	r4, r0
 8005f6c:	4608      	mov	r0, r1
 8005f6e:	4611      	mov	r1, r2
 8005f70:	602b      	str	r3, [r5, #0]
 8005f72:	f7fa fdcc 	bl	8000b0e <_fstat>
 8005f76:	1c43      	adds	r3, r0, #1
 8005f78:	d102      	bne.n	8005f80 <_fstat_r+0x1c>
 8005f7a:	682b      	ldr	r3, [r5, #0]
 8005f7c:	b103      	cbz	r3, 8005f80 <_fstat_r+0x1c>
 8005f7e:	6023      	str	r3, [r4, #0]
 8005f80:	bd38      	pop	{r3, r4, r5, pc}
 8005f82:	bf00      	nop
 8005f84:	20004a88 	.word	0x20004a88

08005f88 <_isatty_r>:
 8005f88:	b538      	push	{r3, r4, r5, lr}
 8005f8a:	4d06      	ldr	r5, [pc, #24]	; (8005fa4 <_isatty_r+0x1c>)
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	4604      	mov	r4, r0
 8005f90:	4608      	mov	r0, r1
 8005f92:	602b      	str	r3, [r5, #0]
 8005f94:	f7fa fdcb 	bl	8000b2e <_isatty>
 8005f98:	1c43      	adds	r3, r0, #1
 8005f9a:	d102      	bne.n	8005fa2 <_isatty_r+0x1a>
 8005f9c:	682b      	ldr	r3, [r5, #0]
 8005f9e:	b103      	cbz	r3, 8005fa2 <_isatty_r+0x1a>
 8005fa0:	6023      	str	r3, [r4, #0]
 8005fa2:	bd38      	pop	{r3, r4, r5, pc}
 8005fa4:	20004a88 	.word	0x20004a88

08005fa8 <_init>:
 8005fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005faa:	bf00      	nop
 8005fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fae:	bc08      	pop	{r3}
 8005fb0:	469e      	mov	lr, r3
 8005fb2:	4770      	bx	lr

08005fb4 <_fini>:
 8005fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fb6:	bf00      	nop
 8005fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fba:	bc08      	pop	{r3}
 8005fbc:	469e      	mov	lr, r3
 8005fbe:	4770      	bx	lr
