/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [16:0] _02_;
  wire [16:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[41] & in_data[92]);
  assign celloutsig_0_2z = ~(in_data[8] & celloutsig_0_0z);
  assign celloutsig_1_1z = !(in_data[128] ? in_data[110] : in_data[164]);
  assign celloutsig_0_10z = celloutsig_0_2z | _01_;
  assign celloutsig_1_0z = in_data[171] | in_data[160];
  reg [16:0] _09_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _09_ <= 17'h00000;
    else _09_ <= { in_data[75:72], _02_[12:10], _00_, _02_[8], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, _02_[12:10], _00_, _02_[8] };
  assign { _03_[16:13], _01_, _03_[11:0] } = _09_;
  reg [4:0] _10_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _10_ <= 5'h00;
    else _10_ <= { in_data[23:20], celloutsig_0_0z };
  assign { _02_[12:10], _00_, _02_[8] } = _10_;
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z } == { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_10z, celloutsig_0_2z } == { celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[43], celloutsig_0_0z, _02_[12:10], _00_, _02_[8], celloutsig_0_2z } > in_data[47:40];
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } > _03_[3:1];
  assign celloutsig_0_11z = { _03_[7:3], celloutsig_0_8z, celloutsig_0_5z } > { in_data[33:30], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[182:171] > in_data[159:148];
  assign celloutsig_1_9z = { in_data[190:170], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z } > { in_data[130:108], celloutsig_1_6z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_10z } && { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_12z[6], celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_0z } && { celloutsig_1_13z[5:1], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_5z };
  assign celloutsig_0_6z = { in_data[90:82], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z } && { _03_[15:13], _01_, _03_[11:1] };
  assign celloutsig_0_7z = _03_[11:7] && { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[166:164], celloutsig_1_0z, celloutsig_1_1z } && { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } && { in_data[124:123], celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[117:113], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } && { in_data[97], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_8z[4:3], celloutsig_1_8z[4:3], celloutsig_1_8z[0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } && { in_data[185:179], celloutsig_1_9z };
  assign celloutsig_1_18z = ~ { celloutsig_1_13z[2:1], celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_14z = ~^ { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_12z[9:4], celloutsig_1_12z[4], celloutsig_1_12z[2:1], celloutsig_1_12z[1] };
  assign celloutsig_1_15z = ~^ { celloutsig_1_8z[11:9], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_8z = ^ { in_data[93:84], celloutsig_0_7z, _02_[12:10], _00_, _02_[8] };
  assign celloutsig_0_12z = ^ { _03_[14:13], _01_, _03_[11:4], celloutsig_0_0z };
  assign celloutsig_0_19z = ^ { _03_[9], celloutsig_0_3z, celloutsig_0_11z, _02_[12:10], _00_, _02_[8] };
  assign { celloutsig_1_8z[4], celloutsig_1_8z[0], celloutsig_1_8z[3], celloutsig_1_8z[13:5] } = ~ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, in_data[122:114] };
  assign { celloutsig_1_12z[5:4], celloutsig_1_12z[1], celloutsig_1_12z[2], celloutsig_1_12z[9:6] } = ~ { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_4z, in_data[159:156] };
  assign { celloutsig_1_13z[1], celloutsig_1_13z[5:2] } = ~ { celloutsig_1_1z, in_data[176:173] };
  assign { _02_[16:13], _02_[9], _02_[7:0] } = { in_data[75:72], _00_, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, _02_[12:10], _00_, _02_[8] };
  assign _03_[12] = _01_;
  assign { celloutsig_1_12z[3], celloutsig_1_12z[0] } = { celloutsig_1_12z[4], celloutsig_1_12z[1] };
  assign celloutsig_1_13z[0] = celloutsig_1_13z[1];
  assign celloutsig_1_8z[2:1] = celloutsig_1_8z[4:3];
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
