# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ProiectALU.srcs/sources_1/new/division_entity.vhd" \
"../../../../ProiectALU.srcs/sim_1/new/tb_division.vhd" \

# Do not sort compile order
nosort
