INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anderson/Documents/GitHub/CSM152A-Labs/Lab0_Intro/resources/combinational_gates/combinational_gates_muxed_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinational_gates_muxed_tb
