--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_30GM.twx cnc2_30GM.ncd -o cnc2_30GM.twr cnc2_30GM.pcf -ucf cnc2_30GM.ucf

Design file:              cnc2_30GM.ncd
Physical constraint file: cnc2_30GM.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314032632 paths analyzed, 11980 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.529ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_290 (SLICE_X10Y4.B3), 375172 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_10 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_290 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.466ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.691 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_10 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_290
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.CQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_10
    SLICE_X11Y31.A4      net (fanout=14)       3.510   DDA_Partition_1/m_DDATimeBase<10>
    SLICE_X11Y31.A       Tilo                  0.259   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT71
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y29.B3      net (fanout=1)        1.335   N85
    SLICE_X11Y29.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y42.C1       net (fanout=478)      2.359   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y42.COUT     Topcyc                0.277   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase611
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A2       net (fanout=1)        1.127   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.476   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X20Y9.A3       net (fanout=284)      3.686   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y9.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<148>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>2
    SLICE_X10Y4.B3       net (fanout=16)       1.892   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<2>
    SLICE_X10Y4.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<292>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT171
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_290
    -------------------------------------------------  ---------------------------
    Total                                     16.466ns (2.554ns logic, 13.912ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_10 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_290 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.459ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.691 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_10 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_290
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.CQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_10
    SLICE_X11Y31.A4      net (fanout=14)       3.510   DDA_Partition_1/m_DDATimeBase<10>
    SLICE_X11Y31.A       Tilo                  0.259   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT71
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y29.B3      net (fanout=1)        1.335   N85
    SLICE_X11Y29.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y42.C1       net (fanout=478)      2.359   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y42.COUT     Topcyc                0.277   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase611
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A2       net (fanout=1)        1.127   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.469   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X20Y9.A3       net (fanout=284)      3.686   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y9.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<148>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>2
    SLICE_X10Y4.B3       net (fanout=16)       1.892   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<2>
    SLICE_X10Y4.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<292>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT171
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_290
    -------------------------------------------------  ---------------------------
    Total                                     16.459ns (2.547ns logic, 13.912ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_10 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_290 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.408ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.691 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_10 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_290
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.CQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_10
    SLICE_X11Y31.A4      net (fanout=14)       3.510   DDA_Partition_1/m_DDATimeBase<10>
    SLICE_X11Y31.A       Tilo                  0.259   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT71
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y29.B3      net (fanout=1)        1.335   N85
    SLICE_X11Y29.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y40.A3       net (fanout=478)      2.041   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y40.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y41.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y42.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A2       net (fanout=1)        1.127   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.476   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X20Y9.A3       net (fanout=284)      3.686   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y9.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<148>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>2
    SLICE_X10Y4.B3       net (fanout=16)       1.892   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<2>
    SLICE_X10Y4.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<292>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT171
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_290
    -------------------------------------------------  ---------------------------
    Total                                     16.408ns (2.808ns logic, 13.600ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_362 (SLICE_X11Y5.B3), 375172 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_10 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_362 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.408ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.688 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_10 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.CQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_10
    SLICE_X11Y31.A4      net (fanout=14)       3.510   DDA_Partition_1/m_DDATimeBase<10>
    SLICE_X11Y31.A       Tilo                  0.259   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT71
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y29.B3      net (fanout=1)        1.335   N85
    SLICE_X11Y29.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y42.C1       net (fanout=478)      2.359   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y42.COUT     Topcyc                0.277   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase611
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A2       net (fanout=1)        1.127   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.476   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X20Y9.A3       net (fanout=284)      3.686   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y9.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<148>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>2
    SLICE_X11Y5.B3       net (fanout=16)       1.853   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<2>
    SLICE_X11Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<364>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[0][23]_m_DataIn[23]_mux_16_OUT171
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_362
    -------------------------------------------------  ---------------------------
    Total                                     16.408ns (2.535ns logic, 13.873ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_10 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_362 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.401ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.688 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_10 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.CQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_10
    SLICE_X11Y31.A4      net (fanout=14)       3.510   DDA_Partition_1/m_DDATimeBase<10>
    SLICE_X11Y31.A       Tilo                  0.259   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT71
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y29.B3      net (fanout=1)        1.335   N85
    SLICE_X11Y29.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y42.C1       net (fanout=478)      2.359   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y42.COUT     Topcyc                0.277   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase611
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A2       net (fanout=1)        1.127   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.469   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X20Y9.A3       net (fanout=284)      3.686   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y9.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<148>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>2
    SLICE_X11Y5.B3       net (fanout=16)       1.853   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<2>
    SLICE_X11Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<364>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[0][23]_m_DataIn[23]_mux_16_OUT171
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_362
    -------------------------------------------------  ---------------------------
    Total                                     16.401ns (2.528ns logic, 13.873ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_10 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_362 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.350ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.688 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_10 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.CQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_10
    SLICE_X11Y31.A4      net (fanout=14)       3.510   DDA_Partition_1/m_DDATimeBase<10>
    SLICE_X11Y31.A       Tilo                  0.259   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT71
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y29.B3      net (fanout=1)        1.335   N85
    SLICE_X11Y29.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y40.A3       net (fanout=478)      2.041   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y40.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y41.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y42.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A2       net (fanout=1)        1.127   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.476   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X20Y9.A3       net (fanout=284)      3.686   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y9.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<148>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>2
    SLICE_X11Y5.B3       net (fanout=16)       1.853   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<2>
    SLICE_X11Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<364>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[0][23]_m_DataIn[23]_mux_16_OUT171
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_362
    -------------------------------------------------  ---------------------------
    Total                                     16.350ns (2.789ns logic, 13.561ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_50 (SLICE_X11Y6.A3), 375172 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_10 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_50 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.195ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.686 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_10 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.CQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_10
    SLICE_X11Y31.A4      net (fanout=14)       3.510   DDA_Partition_1/m_DDATimeBase<10>
    SLICE_X11Y31.A       Tilo                  0.259   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT71
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y29.B3      net (fanout=1)        1.335   N85
    SLICE_X11Y29.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y42.C1       net (fanout=478)      2.359   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y42.COUT     Topcyc                0.277   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase611
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A2       net (fanout=1)        1.127   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.476   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X20Y9.A3       net (fanout=284)      3.686   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y9.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<148>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>2
    SLICE_X11Y6.A3       net (fanout=16)       1.640   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<2>
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<53>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT171
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_50
    -------------------------------------------------  ---------------------------
    Total                                     16.195ns (2.535ns logic, 13.660ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_10 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_50 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.188ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.686 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_10 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.CQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_10
    SLICE_X11Y31.A4      net (fanout=14)       3.510   DDA_Partition_1/m_DDATimeBase<10>
    SLICE_X11Y31.A       Tilo                  0.259   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT71
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y29.B3      net (fanout=1)        1.335   N85
    SLICE_X11Y29.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y42.C1       net (fanout=478)      2.359   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y42.COUT     Topcyc                0.277   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase611
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A2       net (fanout=1)        1.127   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.469   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X20Y9.A3       net (fanout=284)      3.686   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y9.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<148>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>2
    SLICE_X11Y6.A3       net (fanout=16)       1.640   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<2>
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<53>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT171
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_50
    -------------------------------------------------  ---------------------------
    Total                                     16.188ns (2.528ns logic, 13.660ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_10 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_50 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.137ns (Levels of Logic = 9)
  Clock Path Skew:      -0.033ns (0.686 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_10 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.CQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_10
    SLICE_X11Y31.A4      net (fanout=14)       3.510   DDA_Partition_1/m_DDATimeBase<10>
    SLICE_X11Y31.A       Tilo                  0.259   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT71
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X11Y29.B3      net (fanout=1)        1.335   N85
    SLICE_X11Y29.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y40.A3       net (fanout=478)      2.041   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y40.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y41.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y42.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X8Y43.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A2       net (fanout=1)        1.127   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.476   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X20Y9.A3       net (fanout=284)      3.686   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X20Y9.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<148>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>2
    SLICE_X11Y6.A3       net (fanout=16)       1.640   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<2>
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<53>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT171
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_50
    -------------------------------------------------  ---------------------------
    Total                                     16.137ns (2.789ns logic, 13.348ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2 (SLICE_X18Y26.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3 to Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.BQ      Tcko                  0.198   Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3
                                                       Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X18Y26.A5      net (fanout=4)        0.064   Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X18Y26.CLK     Tah         (-Th)    -0.121   Encoder_Partition_1/G1.Channel[3].Receiver/Controller/_n0114_inv
                                                       Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2-In1
                                                       Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.319ns logic, 0.064ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29_RAMA (SLICE_X12Y14.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.363 - 0.296)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.BQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_1
    SLICE_X12Y14.D2      net (fanout=50)       0.513   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<1>
    SLICE_X12Y14.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29_RAMD_O
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (-0.061ns logic, 0.513ns route)
                                                       (-13.5% logic, 113.5% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29_RAMB (SLICE_X12Y14.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.363 - 0.296)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.BQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_1
    SLICE_X12Y14.D2      net (fanout=50)       0.513   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<1>
    SLICE_X12Y14.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29_RAMD_O
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (-0.061ns logic, 0.513ns route)
                                                       (-13.5% logic, 113.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMA/CLK
  Location pin: SLICE_X0Y5.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMB/CLK
  Location pin: SLICE_X0Y5.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   16.529|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 314032632 paths, 0 nets, and 15371 connections

Design statistics:
   Minimum period:  16.529ns{1}   (Maximum frequency:  60.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 08 12:35:25 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



