{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449864069373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449864069374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 15:01:09 2015 " "Processing started: Fri Dec 11 15:01:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449864069374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449864069374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off graphingCalc -c vgaInstructable " "Command: quartus_map --read_settings_files=on --write_settings_files=off graphingCalc -c vgaInstructable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449864069374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449864069647 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simonSaysVGA.v " "Can't analyze file -- file simonSaysVGA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449864069682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roundwinstate.v 1 1 " "Found 1 design units, including 1 entities, in source file roundwinstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 RoundWinState " "Found entity 1: RoundWinState" {  } { { "RoundWinState.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/RoundWinState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449864069686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449864069686 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(44) " "Verilog HDL Expression warning at textDisplay.v(44): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(45) " "Verilog HDL Expression warning at textDisplay.v(45): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(46) " "Verilog HDL Expression warning at textDisplay.v(46): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(47) " "Verilog HDL Expression warning at textDisplay.v(47): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(57) " "Verilog HDL Expression warning at textDisplay.v(57): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(58) " "Verilog HDL Expression warning at textDisplay.v(58): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(59) " "Verilog HDL Expression warning at textDisplay.v(59): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(60) " "Verilog HDL Expression warning at textDisplay.v(60): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(61) " "Verilog HDL Expression warning at textDisplay.v(61): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(62) " "Verilog HDL Expression warning at textDisplay.v(62): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(71) " "Verilog HDL Expression warning at textDisplay.v(71): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(72) " "Verilog HDL Expression warning at textDisplay.v(72): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(73) " "Verilog HDL Expression warning at textDisplay.v(73): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(74) " "Verilog HDL Expression warning at textDisplay.v(74): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(75) " "Verilog HDL Expression warning at textDisplay.v(75): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(76) " "Verilog HDL Expression warning at textDisplay.v(76): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(77) " "Verilog HDL Expression warning at textDisplay.v(77): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(77) " "Verilog HDL Expression warning at textDisplay.v(77): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(78) " "Verilog HDL Expression warning at textDisplay.v(78): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 78 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(78) " "Verilog HDL Expression warning at textDisplay.v(78): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 78 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(79) " "Verilog HDL Expression warning at textDisplay.v(79): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(79) " "Verilog HDL Expression warning at textDisplay.v(79): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(80) " "Verilog HDL Expression warning at textDisplay.v(80): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(80) " "Verilog HDL Expression warning at textDisplay.v(80): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(81) " "Verilog HDL Expression warning at textDisplay.v(81): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(90) " "Verilog HDL Expression warning at textDisplay.v(90): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(91) " "Verilog HDL Expression warning at textDisplay.v(91): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(92) " "Verilog HDL Expression warning at textDisplay.v(92): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(93) " "Verilog HDL Expression warning at textDisplay.v(93): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(95) " "Verilog HDL Expression warning at textDisplay.v(95): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(95) " "Verilog HDL Expression warning at textDisplay.v(95): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(96) " "Verilog HDL Expression warning at textDisplay.v(96): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(96) " "Verilog HDL Expression warning at textDisplay.v(96): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(97) " "Verilog HDL Expression warning at textDisplay.v(97): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(97) " "Verilog HDL Expression warning at textDisplay.v(97): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(98) " "Verilog HDL Expression warning at textDisplay.v(98): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(98) " "Verilog HDL Expression warning at textDisplay.v(98): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(99) " "Verilog HDL Expression warning at textDisplay.v(99): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(99) " "Verilog HDL Expression warning at textDisplay.v(99): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(108) " "Verilog HDL Expression warning at textDisplay.v(108): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(110) " "Verilog HDL Expression warning at textDisplay.v(110): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(211) " "Verilog HDL Expression warning at textDisplay.v(211): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 211 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(212) " "Verilog HDL Expression warning at textDisplay.v(212): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 212 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(213) " "Verilog HDL Expression warning at textDisplay.v(213): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 213 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(214) " "Verilog HDL Expression warning at textDisplay.v(214): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 214 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(215) " "Verilog HDL Expression warning at textDisplay.v(215): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 215 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(216) " "Verilog HDL Expression warning at textDisplay.v(216): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(217) " "Verilog HDL Expression warning at textDisplay.v(217): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 217 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(218) " "Verilog HDL Expression warning at textDisplay.v(218): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 218 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(221) " "Verilog HDL Expression warning at textDisplay.v(221): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 221 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(222) " "Verilog HDL Expression warning at textDisplay.v(222): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 222 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(223) " "Verilog HDL Expression warning at textDisplay.v(223): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 223 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(224) " "Verilog HDL Expression warning at textDisplay.v(224): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 224 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(225) " "Verilog HDL Expression warning at textDisplay.v(225): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 225 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(226) " "Verilog HDL Expression warning at textDisplay.v(226): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 226 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(227) " "Verilog HDL Expression warning at textDisplay.v(227): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 227 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(228) " "Verilog HDL Expression warning at textDisplay.v(228): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 228 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(231) " "Verilog HDL Expression warning at textDisplay.v(231): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 231 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(232) " "Verilog HDL Expression warning at textDisplay.v(232): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 232 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(233) " "Verilog HDL Expression warning at textDisplay.v(233): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 233 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(234) " "Verilog HDL Expression warning at textDisplay.v(234): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 234 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(235) " "Verilog HDL Expression warning at textDisplay.v(235): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 235 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(236) " "Verilog HDL Expression warning at textDisplay.v(236): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 236 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(237) " "Verilog HDL Expression warning at textDisplay.v(237): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 237 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(238) " "Verilog HDL Expression warning at textDisplay.v(238): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 238 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(241) " "Verilog HDL Expression warning at textDisplay.v(241): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 241 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(242) " "Verilog HDL Expression warning at textDisplay.v(242): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 242 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(243) " "Verilog HDL Expression warning at textDisplay.v(243): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 243 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(244) " "Verilog HDL Expression warning at textDisplay.v(244): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 244 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(245) " "Verilog HDL Expression warning at textDisplay.v(245): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 245 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(246) " "Verilog HDL Expression warning at textDisplay.v(246): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 246 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(247) " "Verilog HDL Expression warning at textDisplay.v(247): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 247 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(248) " "Verilog HDL Expression warning at textDisplay.v(248): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 248 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(251) " "Verilog HDL Expression warning at textDisplay.v(251): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 251 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(252) " "Verilog HDL Expression warning at textDisplay.v(252): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 252 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(253) " "Verilog HDL Expression warning at textDisplay.v(253): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 253 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(254) " "Verilog HDL Expression warning at textDisplay.v(254): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 254 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(255) " "Verilog HDL Expression warning at textDisplay.v(255): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 255 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(256) " "Verilog HDL Expression warning at textDisplay.v(256): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 256 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(257) " "Verilog HDL Expression warning at textDisplay.v(257): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 257 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(258) " "Verilog HDL Expression warning at textDisplay.v(258): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 258 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(261) " "Verilog HDL Expression warning at textDisplay.v(261): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 261 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(262) " "Verilog HDL Expression warning at textDisplay.v(262): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 262 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(263) " "Verilog HDL Expression warning at textDisplay.v(263): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 263 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(264) " "Verilog HDL Expression warning at textDisplay.v(264): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 264 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(265) " "Verilog HDL Expression warning at textDisplay.v(265): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 265 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(266) " "Verilog HDL Expression warning at textDisplay.v(266): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 266 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(267) " "Verilog HDL Expression warning at textDisplay.v(267): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 267 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(268) " "Verilog HDL Expression warning at textDisplay.v(268): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 268 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(271) " "Verilog HDL Expression warning at textDisplay.v(271): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 271 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(272) " "Verilog HDL Expression warning at textDisplay.v(272): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 272 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069692 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(273) " "Verilog HDL Expression warning at textDisplay.v(273): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 273 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(274) " "Verilog HDL Expression warning at textDisplay.v(274): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 274 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(275) " "Verilog HDL Expression warning at textDisplay.v(275): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 275 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(276) " "Verilog HDL Expression warning at textDisplay.v(276): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 276 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(277) " "Verilog HDL Expression warning at textDisplay.v(277): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 277 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(278) " "Verilog HDL Expression warning at textDisplay.v(278): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 278 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(281) " "Verilog HDL Expression warning at textDisplay.v(281): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 281 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(282) " "Verilog HDL Expression warning at textDisplay.v(282): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 282 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(283) " "Verilog HDL Expression warning at textDisplay.v(283): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 283 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(284) " "Verilog HDL Expression warning at textDisplay.v(284): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 284 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(285) " "Verilog HDL Expression warning at textDisplay.v(285): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 285 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(286) " "Verilog HDL Expression warning at textDisplay.v(286): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 286 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(287) " "Verilog HDL Expression warning at textDisplay.v(287): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 287 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(288) " "Verilog HDL Expression warning at textDisplay.v(288): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 288 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(291) " "Verilog HDL Expression warning at textDisplay.v(291): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 291 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(292) " "Verilog HDL Expression warning at textDisplay.v(292): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 292 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(293) " "Verilog HDL Expression warning at textDisplay.v(293): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 293 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(294) " "Verilog HDL Expression warning at textDisplay.v(294): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 294 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(295) " "Verilog HDL Expression warning at textDisplay.v(295): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 295 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(296) " "Verilog HDL Expression warning at textDisplay.v(296): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 296 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(297) " "Verilog HDL Expression warning at textDisplay.v(297): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 297 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(298) " "Verilog HDL Expression warning at textDisplay.v(298): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 298 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(301) " "Verilog HDL Expression warning at textDisplay.v(301): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 301 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(302) " "Verilog HDL Expression warning at textDisplay.v(302): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 302 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069693 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(303) " "Verilog HDL Expression warning at textDisplay.v(303): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 303 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(304) " "Verilog HDL Expression warning at textDisplay.v(304): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 304 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(305) " "Verilog HDL Expression warning at textDisplay.v(305): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 305 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(306) " "Verilog HDL Expression warning at textDisplay.v(306): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 306 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(307) " "Verilog HDL Expression warning at textDisplay.v(307): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 307 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(308) " "Verilog HDL Expression warning at textDisplay.v(308): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 308 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(311) " "Verilog HDL Expression warning at textDisplay.v(311): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 311 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(312) " "Verilog HDL Expression warning at textDisplay.v(312): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 312 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(313) " "Verilog HDL Expression warning at textDisplay.v(313): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 313 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(314) " "Verilog HDL Expression warning at textDisplay.v(314): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 314 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(315) " "Verilog HDL Expression warning at textDisplay.v(315): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 315 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(316) " "Verilog HDL Expression warning at textDisplay.v(316): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 316 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(317) " "Verilog HDL Expression warning at textDisplay.v(317): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 317 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(318) " "Verilog HDL Expression warning at textDisplay.v(318): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 318 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(321) " "Verilog HDL Expression warning at textDisplay.v(321): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 321 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(322) " "Verilog HDL Expression warning at textDisplay.v(322): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(323) " "Verilog HDL Expression warning at textDisplay.v(323): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 323 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(324) " "Verilog HDL Expression warning at textDisplay.v(324): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 324 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(325) " "Verilog HDL Expression warning at textDisplay.v(325): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 325 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(326) " "Verilog HDL Expression warning at textDisplay.v(326): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 326 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(327) " "Verilog HDL Expression warning at textDisplay.v(327): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 327 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(328) " "Verilog HDL Expression warning at textDisplay.v(328): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 328 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(331) " "Verilog HDL Expression warning at textDisplay.v(331): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 331 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(332) " "Verilog HDL Expression warning at textDisplay.v(332): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 332 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(333) " "Verilog HDL Expression warning at textDisplay.v(333): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 333 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(334) " "Verilog HDL Expression warning at textDisplay.v(334): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 334 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(335) " "Verilog HDL Expression warning at textDisplay.v(335): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 335 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(336) " "Verilog HDL Expression warning at textDisplay.v(336): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 336 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(337) " "Verilog HDL Expression warning at textDisplay.v(337): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 337 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(338) " "Verilog HDL Expression warning at textDisplay.v(338): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 338 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(341) " "Verilog HDL Expression warning at textDisplay.v(341): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 341 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(342) " "Verilog HDL Expression warning at textDisplay.v(342): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 342 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(343) " "Verilog HDL Expression warning at textDisplay.v(343): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 343 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(344) " "Verilog HDL Expression warning at textDisplay.v(344): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 344 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(345) " "Verilog HDL Expression warning at textDisplay.v(345): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 345 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(346) " "Verilog HDL Expression warning at textDisplay.v(346): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 346 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(347) " "Verilog HDL Expression warning at textDisplay.v(347): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 347 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(348) " "Verilog HDL Expression warning at textDisplay.v(348): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 348 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(351) " "Verilog HDL Expression warning at textDisplay.v(351): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 351 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(352) " "Verilog HDL Expression warning at textDisplay.v(352): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 352 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(353) " "Verilog HDL Expression warning at textDisplay.v(353): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 353 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(354) " "Verilog HDL Expression warning at textDisplay.v(354): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 354 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(355) " "Verilog HDL Expression warning at textDisplay.v(355): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 355 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(356) " "Verilog HDL Expression warning at textDisplay.v(356): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 356 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(357) " "Verilog HDL Expression warning at textDisplay.v(357): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 357 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(358) " "Verilog HDL Expression warning at textDisplay.v(358): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 358 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(361) " "Verilog HDL Expression warning at textDisplay.v(361): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 361 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(362) " "Verilog HDL Expression warning at textDisplay.v(362): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 362 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(363) " "Verilog HDL Expression warning at textDisplay.v(363): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 363 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(364) " "Verilog HDL Expression warning at textDisplay.v(364): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 364 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(365) " "Verilog HDL Expression warning at textDisplay.v(365): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 365 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(366) " "Verilog HDL Expression warning at textDisplay.v(366): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 366 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(367) " "Verilog HDL Expression warning at textDisplay.v(367): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 367 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(368) " "Verilog HDL Expression warning at textDisplay.v(368): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 368 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(371) " "Verilog HDL Expression warning at textDisplay.v(371): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 371 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(372) " "Verilog HDL Expression warning at textDisplay.v(372): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 372 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(373) " "Verilog HDL Expression warning at textDisplay.v(373): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 373 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(374) " "Verilog HDL Expression warning at textDisplay.v(374): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 374 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(375) " "Verilog HDL Expression warning at textDisplay.v(375): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 375 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(376) " "Verilog HDL Expression warning at textDisplay.v(376): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 376 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(377) " "Verilog HDL Expression warning at textDisplay.v(377): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 377 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(378) " "Verilog HDL Expression warning at textDisplay.v(378): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 378 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(381) " "Verilog HDL Expression warning at textDisplay.v(381): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 381 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(382) " "Verilog HDL Expression warning at textDisplay.v(382): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 382 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(383) " "Verilog HDL Expression warning at textDisplay.v(383): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 383 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(384) " "Verilog HDL Expression warning at textDisplay.v(384): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 384 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(385) " "Verilog HDL Expression warning at textDisplay.v(385): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 385 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(386) " "Verilog HDL Expression warning at textDisplay.v(386): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 386 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(387) " "Verilog HDL Expression warning at textDisplay.v(387): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 387 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(388) " "Verilog HDL Expression warning at textDisplay.v(388): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 388 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(391) " "Verilog HDL Expression warning at textDisplay.v(391): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 391 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(392) " "Verilog HDL Expression warning at textDisplay.v(392): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 392 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(393) " "Verilog HDL Expression warning at textDisplay.v(393): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 393 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(394) " "Verilog HDL Expression warning at textDisplay.v(394): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 394 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(395) " "Verilog HDL Expression warning at textDisplay.v(395): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 395 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(396) " "Verilog HDL Expression warning at textDisplay.v(396): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 396 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(397) " "Verilog HDL Expression warning at textDisplay.v(397): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 397 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(398) " "Verilog HDL Expression warning at textDisplay.v(398): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 398 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(401) " "Verilog HDL Expression warning at textDisplay.v(401): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 401 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(402) " "Verilog HDL Expression warning at textDisplay.v(402): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 402 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(403) " "Verilog HDL Expression warning at textDisplay.v(403): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 403 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(404) " "Verilog HDL Expression warning at textDisplay.v(404): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 404 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(405) " "Verilog HDL Expression warning at textDisplay.v(405): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 405 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(406) " "Verilog HDL Expression warning at textDisplay.v(406): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 406 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(407) " "Verilog HDL Expression warning at textDisplay.v(407): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 407 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(408) " "Verilog HDL Expression warning at textDisplay.v(408): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 408 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(411) " "Verilog HDL Expression warning at textDisplay.v(411): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 411 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(412) " "Verilog HDL Expression warning at textDisplay.v(412): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 412 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(413) " "Verilog HDL Expression warning at textDisplay.v(413): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 413 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(414) " "Verilog HDL Expression warning at textDisplay.v(414): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 414 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(415) " "Verilog HDL Expression warning at textDisplay.v(415): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 415 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(416) " "Verilog HDL Expression warning at textDisplay.v(416): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 416 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(417) " "Verilog HDL Expression warning at textDisplay.v(417): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 417 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(418) " "Verilog HDL Expression warning at textDisplay.v(418): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 418 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(421) " "Verilog HDL Expression warning at textDisplay.v(421): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 421 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(422) " "Verilog HDL Expression warning at textDisplay.v(422): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 422 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(423) " "Verilog HDL Expression warning at textDisplay.v(423): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 423 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069697 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(424) " "Verilog HDL Expression warning at textDisplay.v(424): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 424 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(425) " "Verilog HDL Expression warning at textDisplay.v(425): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 425 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(426) " "Verilog HDL Expression warning at textDisplay.v(426): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 426 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(427) " "Verilog HDL Expression warning at textDisplay.v(427): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 427 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(428) " "Verilog HDL Expression warning at textDisplay.v(428): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 428 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(431) " "Verilog HDL Expression warning at textDisplay.v(431): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 431 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(432) " "Verilog HDL Expression warning at textDisplay.v(432): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 432 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(433) " "Verilog HDL Expression warning at textDisplay.v(433): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 433 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(434) " "Verilog HDL Expression warning at textDisplay.v(434): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 434 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(435) " "Verilog HDL Expression warning at textDisplay.v(435): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 435 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(436) " "Verilog HDL Expression warning at textDisplay.v(436): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 436 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(437) " "Verilog HDL Expression warning at textDisplay.v(437): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 437 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(438) " "Verilog HDL Expression warning at textDisplay.v(438): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 438 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(441) " "Verilog HDL Expression warning at textDisplay.v(441): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 441 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(442) " "Verilog HDL Expression warning at textDisplay.v(442): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 442 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(443) " "Verilog HDL Expression warning at textDisplay.v(443): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 443 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(444) " "Verilog HDL Expression warning at textDisplay.v(444): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 444 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(445) " "Verilog HDL Expression warning at textDisplay.v(445): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 445 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(446) " "Verilog HDL Expression warning at textDisplay.v(446): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 446 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(447) " "Verilog HDL Expression warning at textDisplay.v(447): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 447 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(448) " "Verilog HDL Expression warning at textDisplay.v(448): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 448 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(451) " "Verilog HDL Expression warning at textDisplay.v(451): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 451 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(452) " "Verilog HDL Expression warning at textDisplay.v(452): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 452 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(453) " "Verilog HDL Expression warning at textDisplay.v(453): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 453 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(454) " "Verilog HDL Expression warning at textDisplay.v(454): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 454 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(455) " "Verilog HDL Expression warning at textDisplay.v(455): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 455 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(456) " "Verilog HDL Expression warning at textDisplay.v(456): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 456 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(457) " "Verilog HDL Expression warning at textDisplay.v(457): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 457 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(458) " "Verilog HDL Expression warning at textDisplay.v(458): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 458 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(461) " "Verilog HDL Expression warning at textDisplay.v(461): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 461 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(462) " "Verilog HDL Expression warning at textDisplay.v(462): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 462 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(463) " "Verilog HDL Expression warning at textDisplay.v(463): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 463 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(464) " "Verilog HDL Expression warning at textDisplay.v(464): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 464 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(465) " "Verilog HDL Expression warning at textDisplay.v(465): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 465 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(466) " "Verilog HDL Expression warning at textDisplay.v(466): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 466 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(467) " "Verilog HDL Expression warning at textDisplay.v(467): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 467 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(468) " "Verilog HDL Expression warning at textDisplay.v(468): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 468 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(471) " "Verilog HDL Expression warning at textDisplay.v(471): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 471 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(472) " "Verilog HDL Expression warning at textDisplay.v(472): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 472 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(473) " "Verilog HDL Expression warning at textDisplay.v(473): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 473 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(474) " "Verilog HDL Expression warning at textDisplay.v(474): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 474 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(475) " "Verilog HDL Expression warning at textDisplay.v(475): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 475 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(476) " "Verilog HDL Expression warning at textDisplay.v(476): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 476 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(477) " "Verilog HDL Expression warning at textDisplay.v(477): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 477 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(478) " "Verilog HDL Expression warning at textDisplay.v(478): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 478 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069699 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(481) " "Verilog HDL Expression warning at textDisplay.v(481): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 481 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069700 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(482) " "Verilog HDL Expression warning at textDisplay.v(482): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 482 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069700 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(483) " "Verilog HDL Expression warning at textDisplay.v(483): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 483 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069700 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(484) " "Verilog HDL Expression warning at textDisplay.v(484): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 484 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069700 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(485) " "Verilog HDL Expression warning at textDisplay.v(485): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 485 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069700 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(486) " "Verilog HDL Expression warning at textDisplay.v(486): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 486 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069700 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(487) " "Verilog HDL Expression warning at textDisplay.v(487): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 487 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069700 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(488) " "Verilog HDL Expression warning at textDisplay.v(488): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 488 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449864069700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textdisplay.v 2 2 " "Found 2 design units, including 2 entities, in source file textdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 textDisplay " "Found entity 1: textDisplay" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449864069700 ""} { "Info" "ISGN_ENTITY_NAME" "2 font_rom " "Found entity 2: font_rom" {  } { { "textDisplay.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/textDisplay.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449864069700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449864069700 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"endmodule\" graphingcalc.v(1939) " "Verilog HDL syntax error at graphingcalc.v(1939) near text \"else\";  expecting \"endmodule\"" {  } { { "graphingcalc.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/graphingcalc.v" 1939 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1449864071448 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  graphingcalc.v(1945) " "Verilog HDL syntax error at graphingcalc.v(1945) near text \"end\"; \"end\" without \"begin\" " {  } { { "graphingcalc.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/graphingcalc.v" 1945 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1449864071448 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "graphingCalc graphingcalc.v(1) " "Ignored design unit \"graphingCalc\" at graphingcalc.v(1) due to previous errors" {  } { { "graphingcalc.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/graphingcalc.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1449864071448 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "graphingcalc.v(2020) " "Verilog HDL information at graphingcalc.v(2020): always construct contains both blocking and non-blocking assignments" {  } { { "graphingcalc.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/graphingcalc.v" 2020 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449864071448 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "calculatorOne graphingcalc.v(1948) " "Ignored design unit \"calculatorOne\" at graphingcalc.v(1948) due to previous errors" {  } { { "graphingcalc.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/graphingcalc.v" 1948 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1449864071448 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tohex graphingcalc.v(2143) " "Ignored design unit \"tohex\" at graphingcalc.v(2143) due to previous errors" {  } { { "graphingcalc.v" "" { Text "C:/Users/garveyms/Downloads/THE_NEW_FINAL_PRESENTABLE/THE_NEW_FINAL_PRESENTABLE/graphingcalc.v" 2143 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1449864071449 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 266 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 266 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449864071720 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 11 15:01:11 2015 " "Processing ended: Fri Dec 11 15:01:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449864071720 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449864071720 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449864071720 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449864071720 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 266 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 266 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449864072280 ""}
