{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399254207381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399254207381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 04 20:43:27 2014 " "Processing started: Sun May 04 20:43:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399254207381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399254207381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off camerainterface -c camerainterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off camerainterface -c camerainterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399254207381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1399254207727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208109 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399254208109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 0 " "Found 2 design units, including 0 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder " "Found design unit 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/decoder.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208112 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder-body " "Found design unit 2: decoder-body" {  } { { "decoder.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/decoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399254208112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208114 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399254208114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerainterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camerainterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camerainterface-camerainterface " "Found design unit 1: camerainterface-camerainterface" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208116 ""} { "Info" "ISGN_ENTITY_NAME" "1 camerainterface " "Found entity 1: camerainterface" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399254208116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam-cam " "Found design unit 1: cam-cam" {  } { { "cam.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/cam.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208119 ""} { "Info" "ISGN_ENTITY_NAME" "1 cam " "Found entity 1: cam" {  } { { "cam.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/cam.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399254208119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camtosram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camtosram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camtosram-camtosram " "Found design unit 1: camtosram-camtosram" {  } { { "camtosram.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camtosram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208121 ""} { "Info" "ISGN_ENTITY_NAME" "1 camtosram " "Found entity 1: camtosram" {  } { { "camtosram.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camtosram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399254208121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram16to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram16to8address-sram16to8address " "Found design unit 1: sram16to8address-sram16to8address" {  } { { "sram16to8.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/sram16to8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208122 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram16to8address " "Found entity 1: sram16to8address" {  } { { "sram16to8.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/sram16to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399254208122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camstatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camstatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camstatemachine-camstatemachine " "Found design unit 1: camstatemachine-camstatemachine" {  } { { "camstatemachine.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camstatemachine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208125 ""} { "Info" "ISGN_ENTITY_NAME" "1 camstatemachine " "Found entity 1: camstatemachine" {  } { { "camstatemachine.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camstatemachine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399254208125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399254208125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "camerainterface " "Elaborating entity \"camerainterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1399254208158 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N camerainterface.vhd(29) " "VHDL Signal Declaration warning at camerainterface.vhd(29): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1399254208160 "|camerainterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "camera_current_pixel camerainterface.vhd(112) " "Verilog HDL or VHDL warning at camerainterface.vhd(112): object \"camera_current_pixel\" assigned a value but never read" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399254208161 "|camerainterface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sram8_low_bar_high camerainterface.vhd(119) " "VHDL Signal Declaration warning at camerainterface.vhd(119): used implicit default value for signal \"sram8_low_bar_high\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1399254208161 "|camerainterface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sram_data_out camerainterface.vhd(226) " "VHDL Process Statement warning at camerainterface.vhd(226): signal \"sram_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399254208164 "|camerainterface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sram_data_out camerainterface.vhd(227) " "VHDL Process Statement warning at camerainterface.vhd(227): signal \"sram_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399254208165 "|camerainterface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sram_data_out camerainterface.vhd(228) " "VHDL Process Statement warning at camerainterface.vhd(228): signal \"sram_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399254208165 "|camerainterface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "camera_column camerainterface.vhd(256) " "VHDL Process Statement warning at camerainterface.vhd(256): signal \"camera_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1399254208165 "|camerainterface"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sram_data_in camerainterface.vhd(221) " "VHDL Process Statement warning at camerainterface.vhd(221): inferring latch(es) for signal or variable \"sram_data_in\", which holds its previous value in one or more paths through the process" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1399254208166 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[0\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[0\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208168 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[1\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[1\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208168 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[2\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[2\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208168 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[3\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[3\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208168 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[4\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[4\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208168 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[5\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[5\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208169 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[6\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[6\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208169 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[7\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[7\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208169 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[8\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[8\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208169 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[9\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[9\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208169 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[10\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[10\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208169 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[11\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[11\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208169 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[12\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[12\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208169 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[13\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[13\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208170 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[14\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[14\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208170 "|camerainterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_in\[15\] camerainterface.vhd(221) " "Inferred latch for \"sram_data_in\[15\]\" at camerainterface.vhd(221)" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399254208170 "|camerainterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:hex0decoder " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:hex0decoder\"" {  } { { "camerainterface.vhd" "hex0decoder" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399254208187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam cam:cam_instance " "Elaborating entity \"cam\" for hierarchy \"cam:cam_instance\"" {  } { { "camerainterface.vhd" "cam_instance" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399254208194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:vga_sync_instance " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:vga_sync_instance\"" {  } { { "camerainterface.vhd" "vga_sync_instance" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399254208197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camstatemachine camstatemachine:camstatemachine_instance " "Elaborating entity \"camstatemachine\" for hierarchy \"camstatemachine:camstatemachine_instance\"" {  } { { "camerainterface.vhd" "camstatemachine_instance" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399254208199 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_data_out\[0\] VGA_R " "Converted the fan-out from the tri-state buffer \"sram_data_out\[0\]\" to the node \"VGA_R\" into an OR gate" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 122 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1399254208877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_data_out\[1\] VGA_R " "Converted the fan-out from the tri-state buffer \"sram_data_out\[1\]\" to the node \"VGA_R\" into an OR gate" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 122 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1399254208877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_data_out\[2\] VGA_R " "Converted the fan-out from the tri-state buffer \"sram_data_out\[2\]\" to the node \"VGA_R\" into an OR gate" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 122 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1399254208877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_data_out\[3\] VGA_R " "Converted the fan-out from the tri-state buffer \"sram_data_out\[3\]\" to the node \"VGA_R\" into an OR gate" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 122 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1399254208877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_data_out\[4\] VGA_R " "Converted the fan-out from the tri-state buffer \"sram_data_out\[4\]\" to the node \"VGA_R\" into an OR gate" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 122 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1399254208877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_data_out\[5\] VGA_R " "Converted the fan-out from the tri-state buffer \"sram_data_out\[5\]\" to the node \"VGA_R\" into an OR gate" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 122 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1399254208877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_data_out\[6\] VGA_R " "Converted the fan-out from the tri-state buffer \"sram_data_out\[6\]\" to the node \"VGA_R\" into an OR gate" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 122 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1399254208877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_data_out\[7\] VGA_R " "Converted the fan-out from the tri-state buffer \"sram_data_out\[7\]\" to the node \"VGA_R\" into an OR gate" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 122 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1399254208877 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1399254208877 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cam.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/cam.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1399254208881 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1399254208881 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1399254208999 "|camerainterface|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1399254208999 "|camerainterface|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1399254208999 "|camerainterface|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_HB_N GND " "Pin \"SRAM_HB_N\" is stuck at GND" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1399254208999 "|camerainterface|SRAM_HB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1399254208999 "|camerainterface|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out GND " "Pin \"test_out\" is stuck at GND" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1399254208999 "|camerainterface|test_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1399254208999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1399254209139 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1399254209357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1399254209696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399254209696 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399254209773 "|camerainterface|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399254209773 "|camerainterface|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "camerainterface.vhd" "" { Text "C:/Users/Ben/eecs392/de2-115/camerainterface.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399254209773 "|camerainterface|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1399254209773 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "480 " "Implemented 480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1399254209773 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1399254209773 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1399254209773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "336 " "Implemented 336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1399254209773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1399254209773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399254209807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 04 20:43:29 2014 " "Processing ended: Sun May 04 20:43:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399254209807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399254209807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399254209807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399254209807 ""}
