{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734398595742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734398595742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 06:53:15 2024 " "Processing started: Tue Dec 17 06:53:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734398595742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398595742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake_game -c snake_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake_game -c snake_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398595742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734398596002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734398596002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file master_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_controller " "Found entity 1: master_controller" {  } { { "master_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/master_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734398602982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398602982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/game_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734398602982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398602982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734398602982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398602982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_controller " "Elaborating entity \"master_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734398603002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:game_ctrl " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:game_ctrl\"" {  } { { "master_controller.v" "game_ctrl" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/master_controller.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734398603722 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "game_controller.v(36) " "Verilog HDL warning at game_controller.v(36): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "game_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/game_controller.v" 36 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1734398606682 "|master_controller|game_controller:game_ctrl"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1734398607122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface vga_interface:vga_ctrl " "Elaborating entity \"vga_interface\" for hierarchy \"vga_interface:vga_ctrl\"" {  } { { "master_controller.v" "vga_ctrl" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/master_controller.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734398607337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_interface.v(51) " "Verilog HDL assignment warning at vga_interface.v(51): truncated value with size 32 to match size of target (10)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734398607342 "|master_controller|vga_interface:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_interface.v(54) " "Verilog HDL assignment warning at vga_interface.v(54): truncated value with size 32 to match size of target (11)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734398607342 "|master_controller|vga_interface:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_interface.v(65) " "Verilog HDL assignment warning at vga_interface.v(65): truncated value with size 32 to match size of target (1)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734398607342 "|master_controller|vga_interface:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_interface.v(66) " "Verilog HDL assignment warning at vga_interface.v(66): truncated value with size 32 to match size of target (1)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734398607342 "|master_controller|vga_interface:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_interface.v(71) " "Verilog HDL assignment warning at vga_interface.v(71): truncated value with size 32 to match size of target (6)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734398607342 "|master_controller|vga_interface:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_interface.v(72) " "Verilog HDL assignment warning at vga_interface.v(72): truncated value with size 32 to match size of target (6)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734398607342 "|master_controller|vga_interface:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_interface.v(75) " "Verilog HDL assignment warning at vga_interface.v(75): truncated value with size 32 to match size of target (12)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734398607342 "|master_controller|vga_interface:vga_ctrl"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_interface:vga_ctrl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_interface:vga_ctrl\|Div1\"" {  } { { "vga_interface.v" "Div1" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734398612982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_interface:vga_ctrl\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_interface:vga_ctrl\|Div0\"" {  } { { "vga_interface.v" "Div0" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734398612982 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734398612982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_interface:vga_ctrl\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_interface:vga_ctrl\|lpm_divide:Div1\"" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734398613327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_interface:vga_ctrl\|lpm_divide:Div1 " "Instantiated megafunction \"vga_interface:vga_ctrl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734398613332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734398613332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734398613332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734398613332 ""}  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734398613332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734398613472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398613472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734398613482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398613482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734398613520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398613520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_interface:vga_ctrl\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_interface:vga_ctrl\|lpm_divide:Div0\"" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734398613602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_interface:vga_ctrl\|lpm_divide:Div0 " "Instantiated megafunction \"vga_interface:vga_ctrl\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734398613602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734398613602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734398613602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734398613602 ""}  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734398613602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbm " "Found entity 1: lpm_divide_fbm" {  } { { "db/lpm_divide_fbm.tdf" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/db/lpm_divide_fbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734398613632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398613632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734398613642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398613642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/db/alt_u_div_gve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734398613652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398613652 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734398613823 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734398614072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734398615063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734398615063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734398615712 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734398615712 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734398615712 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734398615712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734398615732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 06:53:35 2024 " "Processing ended: Tue Dec 17 06:53:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734398615732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734398615732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734398615732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398615732 ""}
