# Reading pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/johan/OneDrive\ -\ Universidad\ de\ Antioquia/Semestre\ VI/Elec.\ Digital\ II/Laboratorio/Digital_II/Practica_2/P2 {C:/Users/johan/OneDrive - Universidad de Antioquia/Semestre VI/Elec. Digital II/Laboratorio/Digital_II/Practica_2/P2/multiplierunit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:18:10 on Sep 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/johan/OneDrive - Universidad de Antioquia/Semestre VI/Elec. Digital II/Laboratorio/Digital_II/Practica_2/P2" C:/Users/johan/OneDrive - Universidad de Antioquia/Semestre VI/Elec. Digital II/Laboratorio/Digital_II/Practica_2/P2/multiplierunit.sv 
# -- Compiling module multiplierunit
# -- Compiling module tb_multiplierunit
# 
# Top level modules:
# 	tb_multiplierunit
# End time: 10:18:10 on Sep 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb_multiplierunit
# vsim work.tb_multiplierunit 
# Start time: 10:18:17 on Sep 16,2023
# Loading sv_std.std
# Loading work.tb_multiplierunit
# Loading work.multiplierunit
add wave -position insertpoint sim:/tb_multiplierunit/mt/*
run -all
# Break key hit
# Simulation stop requested.
# End time: 10:19:40 on Sep 16,2023, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
