ADC32.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/ADC32_0/src/ADC32.v,
ADC32_0.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/ADC32_0/sim/ADC32_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
