<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Understanding RISC & CISC Architectures</title>
    <script src="https://cdn.tailwindcss.com"></script>
    <script src="https://cdn.jsdelivr.net/npm/chart.js"></script>
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;700&display=swap" rel="stylesheet">
    <style>
        body {
            font-family: 'Inter', sans-serif;
            background-color: #f0f9ff; /* A very light blue from a potential palette extension */
        }
        .chart-container {
            position: relative;
            width: 100%;
            max-width: 400px; /* Max width for donut chart */
            margin-left: auto;
            margin-right: auto;
            height: 300px; 
            max-height: 350px;
        }
        @media (min-width: 768px) {
            .chart-container {
                height: 350px;
            }
        }
        .flowchart-stage {
            border: 2px solid #0077B6; /* Primary color from Brilliant Blues */
            background-color: #CAF0F8; /* Very Light Blue */
            color: #003d5c; /* Darker text for contrast */
            padding: 0.5rem 1rem;
            margin: 0.25rem;
            border-radius: 0.375rem; /* rounded-md */
            text-align: center;
            font-size: 0.875rem; /* text-sm */
        }
        .flowchart-arrow {
            font-size: 1.5rem; /* text-2xl */
            color: #0077B6; /* Primary color */
            margin: 0 0.5rem;
        }
        .register-block {
            background-color: #ADE8F4; /* Accent color */
            border: 1px solid #00B4D8; /* Secondary color */
            color: #005b7f;
            padding: 0.5rem;
            margin: 0.25rem;
            border-radius: 0.25rem; /* rounded-sm */
            font-size: 0.75rem; /* text-xs */
            width: 50px;
            height: 30px;
            display: flex;
            align-items: center;
            justify-content: center;
        }
        .stat-card {
            background-color: #0077B6; /* Primary Blue */
            color: white;
        }
        .stat-number {
            font-size: 2.5rem; /* text-4xl or 5xl */
            font-weight: 700; /* bold */
        }
        .stat-label {
            font-size: 1rem; /* text-base */
            margin-top: 0.25rem; /* mt-1 */
        }
        .feature-card {
            background-color: #CAF0F8;
            border-left: 4px solid #00B4D8;
        }
        .feature-icon {
            font-size: 2rem;
            color: #0077B6;
        }
    </style>
    <!-- 
        Infographic Plan & Narrative Structure:
        1. Header: Title of the Infographic.
        2. Introduction: Briefly explain RISC philosophy and its 4 major design rules (using a Donut chart for the 4 rules).
        3. Section 1 - Rule: Instructions (Reduced number, simple operations, single cycle). Visual: Styled text, highlight "Single Cycle".
        4. Section 2 - Rule: Pipelining (Processing breakdown, parallel execution). Visual: HTML/CSS flowchart.
        5. Section 3 - Rule: Registers (Large GPR set). Visual: HTML/CSS grid of "register blocks".
        6. Section 4 - Rule: Load/Store Architecture (Operates on register data, separate load/store). Visual: HTML/CSS flowchart.
        7. New Section: Differentiating RISC (ARM) vs. CISC (x86) Processors. Visual: Side-by-side comparison cards/sections.
        8. New Section: The ARM Design Philosophy: Driving Features. Visual: List of feature cards with Unicode icons.
        9. Conclusion: Key takeaway - "Separation of memory access from data processing" and overarching architectural impact.
        10. Footer: Brief note.

        Chosen Color Palette: "Brilliant Blues" (Primary: #0077B6, Secondary: #00B4D8, Accent: #ADE8F4, Lightest: #CAF0F8).

        Visualization Choices:
        - Overall Structure: Material Design cards on a responsive Tailwind grid.
        - Introduction to 4 Rules: Chart.js Donut Chart. Goal: Inform. Justification: Visually represents the 4 core components. Method: Chart.js (Canvas). NO SVG.
        - Rule 1 (Instructions): Styled HTML text. Goal: Inform. Justification: Clear textual explanation of the concept. Method: HTML. NO SVG.
        - Rule 2 (Pipelining): HTML/CSS Flowchart. Goal: Organize/Process. Justification: Visually shows parallel stages. Method: HTML/CSS with Tailwind. NO SVG, NO MERMAID JS.
        - Rule 3 (Registers): HTML/CSS grid of blocks. Goal: Inform. Justification: Visual metaphor for many registers. Method: HTML/CSS with Tailwind. NO SVG.
        - Rule 4 (Load/Store): HTML/CSS Flowchart. Goal: Organize/Process/Relationship. Justification: Illustrates data flow and separation. Method: HTML/CSS with Tailwind. NO SVG, NO MERMAID JS.
        - RISC vs CISC Comparison: Two-column grid of styled HTML sections/cards with key differentiating points. Goal: Compare. Justification: Clear, direct side-by-side contrast. Method: HTML/CSS with Tailwind. NO SVG.
        - ARM Design Philosophy: Grid of feature cards, each with a Unicode icon and descriptive text. Goal: Inform/Organize. Justification: Presents distinct features clearly. Method: HTML/CSS with Tailwind, Unicode characters. NO SVG.
        - Key Stats/Highlights: Styled "Stat Cards" with large text. Goal: Inform. Method: HTML. NO SVG.

        Confirmation: NEITHER Mermaid JS NOR SVG were used anywhere in this output. All visuals are HTML/CSS based or Chart.js (Canvas).
    -->
</head>
<body class="bg-slate-100 text-gray-800 py-8 px-4">

    <div class="container mx-auto max-w-5xl">
        <header class="text-center mb-12">
            <h1 class="text-4xl md:text-5xl font-bold text-[#0077B6]">Understanding RISC & CISC Architectures</h1>
            <p class="text-lg text-gray-600 mt-2">A Deep Dive into Processor Design Philosophies</p>
        </header>

        <section class="mb-12 bg-white p-6 rounded-lg shadow-lg">
            <h2 class="text-2xl font-semibold text-[#0077B6] mb-4">The Essence of RISC Design Philosophy</h2>
            <p class="text-gray-700 mb-4 leading-relaxed">
                The Reduced Instruction Set Computing (RISC) philosophy centers on simplifying processor instructions to achieve higher performance and efficiency. This approach is implemented through four major design rules, each contributing to faster execution and simpler hardware design.
            </p>
            <div class="chart-container mx-auto">
                <canvas id="riscPrinciplesChart"></canvas>
            </div>
            <p class="text-center text-sm text-gray-600 mt-2">The Four Pillars of RISC Design</p>
        </section>

        <div class="grid grid-cols-1 md:grid-cols-2 gap-8">

            <section class="bg-white p-6 rounded-lg shadow-lg">
                <h3 class="text-xl font-semibold text-[#0077B6] mb-3">1. Reduced & Simple Instructions</h3>
                <p class="text-gray-700 mb-4">
                    RISC processors feature a <strong class="text-[#0077B6]">reduced number of instruction classes</strong>. These instructions are designed to be elementary, performing simple operations.
                </p>
                <div class="stat-card p-4 rounded-lg text-center">
                    <div class="stat-number">1</div>
                    <div class="stat-label">Single Cycle Execution (Ideal)</div>
                </div>
                <p class="text-gray-700 mt-4">
                    This simplicity allows each instruction to ideally execute within a single clock cycle, streamlining processing and enabling higher clock speeds.
                </p>
            </section>

            <section class="bg-white p-6 rounded-lg shadow-lg">
                <h3 class="text-xl font-semibold text-[#0077B6] mb-3">2. Efficient Pipelining</h3>
                <p class="text-gray-700 mb-4">
                    Instruction processing is broken down into smaller, sequential stages. These stages for different instructions can be <strong class="text-[#0077B6]">executed in parallel</strong> using pipelines, dramatically increasing throughput.
                </p>
                <div class="overflow-x-auto p-2 bg-slate-50 rounded-md">
                    <p class="text-sm text-center font-semibold text-[#0077B6] mb-2">Simplified Pipeline Example:</p>
                    <div class="flex items-center justify-center mb-1">
                        <span class="text-xs w-20 mr-1">Instr 1:</span>
                        <div class="flowchart-stage">Fetch</div>
                        <div class="flowchart-stage">Decode</div>
                        <div class="flowchart-stage">Execute</div>
                        <div class="flowchart-stage">Write</div>
                    </div>
                    <div class="flex items-center justify-center mb-1">
                        <span class="text-xs w-20 mr-1">Instr 2:</span>
                        <div class="flowchart-stage opacity-0">N/A</div>
                        <div class="flowchart-stage">Fetch</div>
                        <div class="flowchart-stage">Decode</div>
                        <div class="flowchart-stage">Execute</div>
                        <div class="flowchart-stage">Write</div>
                    </div>
                    <div class="flex items-center justify-center">
                        <span class="text-xs w-20 mr-1">Instr 3:</span>
                        <div class="flowchart-stage opacity-0">N/A</div>
                        <div class="flowchart-stage opacity-0">N/A</div>
                        <div class="flowchart-stage">Fetch</div>
                        <div class="flowchart-stage">Decode</div>
                        <div class="flowchart-stage">Execute</div>
                    </div>
                </div>
                 <p class="text-gray-700 mt-4">This parallel processing means the processor can effectively complete one instruction per clock cycle after the pipeline is filled.</p>
            </section>

            <section class="bg-white p-6 rounded-lg shadow-lg">
                <h3 class="text-xl font-semibold text-[#0077B6] mb-3">3. Large Register Set</h3>
                <p class="text-gray-700 mb-4">
                    RISC architectures boast a <strong class="text-[#0077B6]">large set of General Purpose Registers (GPRs)</strong>. These are high-speed memory locations directly within the processor.
                </p>
                <div class="grid grid-cols-4 sm:grid-cols-6 gap-1 p-2 bg-slate-50 rounded-md max-w-xs mx-auto">
                    <div class="register-block">R0</div> <div class="register-block">R1</div>
                    <div class="register-block">R2</div> <div class="register-block">R3</div>
                    <div class="register-block">R4</div> <div class="register-block">R5</div>
                    <div class="register-block">R6</div> <div class="register-block">R7</div>
                    <div class="register-block">...</div> <div class="register-block">...</div>
                    <div class="register-block">Rn-1</div> <div class="register-block">Rn</div>
                </div>
                <p class="text-gray-700 mt-4">
                    Operating on data held in these fast registers, rather than constantly accessing slower external memory, significantly speeds up computations.
                </p>
            </section>

            <section class="bg-white p-6 rounded-lg shadow-lg">
                <h3 class="text-xl font-semibold text-[#0077B6] mb-3">4. Load/Store Architecture</h3>
                <p class="text-gray-700 mb-4">
                    The processor primarily operates on data held in its registers. Data transfer between the register bank and external memory is handled by <strong class="text-[#0077B6]">separate load and store instructions</strong>.
                </p>
                <div class="text-center p-2 bg-slate-50 rounded-md">
                     <p class="text-sm font-semibold text-[#0077B6] mb-2">Data Flow:</p>
                    <div class="flex flex-col items-center space-y-2">
                        <div class="flowchart-stage w-32">External Memory</div>
                        <div class="flex items-center">
                            <span class="text-xs mr-1">Load</span> <span class="flowchart-arrow transform rotate-90">↑</span> <span class="flowchart-arrow transform -rotate-90">↓</span> <span class="text-xs ml-1">Store</span>
                        </div>
                        <div class="flowchart-stage w-32">Register Bank</div>
                        <div class="flowchart-arrow">↕</div>
                        <div class="flowchart-stage w-32">CPU (ALU)</div>
                    </div>
                </div>
                <p class="text-gray-700 mt-4">
                    This crucial design choice <strong class="text-[#00B4D8]">separates memory access operations from data processing operations</strong>, simplifying instruction design and improving pipeline efficiency.
                </p>
            </section>
        </div>

        <section class="mt-12 mb-12 bg-white p-6 rounded-lg shadow-lg">
            <h2 class="text-2xl font-semibold text-[#0077B6] mb-6">RISC vs. CISC: A Comparative Analysis</h2>
            <p class="text-gray-700 mb-6 leading-relaxed">
                While RISC emphasizes simplicity, CISC (Complex Instruction Set Computing) processors utilize a different design philosophy. The contrasting approaches are best exemplified by the widely used ARM (RISC) and x86 (CISC) architectures.
            </p>

            <div class="grid grid-cols-1 lg:grid-cols-2 gap-6">

                <div class="bg-[#CAF0F8] p-6 rounded-lg shadow-md border-t-4 border-[#00B4D8]">
                    <h3 class="text-xl font-bold text-[#0077B6] mb-4">x86 (CISC) Processors</h3>
                    <ul class="list-none space-y-3 text-gray-700">
                        <li class="flex items-start">
                            <span class="text-lg mr-2 text-[#0077B6]">&#9658;</span> 
                            <div><strong class="text-gray-800">Instruction Philosophy:</strong> Favors <strong class="font-semibold">raw power and complex instructions</strong>, where a single instruction can perform multiple operations.</div>
                        </li>
                        <li class="flex items-start">
                            <span class="text-lg mr-2 text-[#0077B6]">&#9658;</span> 
                            <div><strong class="text-gray-800">Design Approach:</strong> Follows a <strong class="font-semibold">modular design</strong>, with CPU, memory, storage, and other components as separate and interchangeable units.</div>
                        </li>
                        <li class="flex items-start">
                            <span class="text-lg mr-2 text-[#0077B6]">&#9658;</span> 
                            <div><strong class="text-gray-800">Performance Goal:</strong> Primarily designed to <strong class="font-semibold">optimize performance</strong>, often at the cost of power efficiency.</div>
                        </li>
                        <li class="flex items-start">
                            <span class="text-lg mr-2 text-[#0077B6]">&#9658;</span> 
                            <div><strong class="text-gray-800">Typical Use Cases:</strong> Dominant in <strong class="font-semibold">desktops and servers</strong>, where high computational power is critical.</div>
                        </li>
                         <li class="flex items-start">
                            <span class="text-lg mr-2 text-[#0077B6]">&#9658;</span> 
                            <div><strong class="text-gray-800">Manufacturing Model:</strong> Processors are manufactured directly by companies like <strong class="font-semibold">AMD and Intel</strong>.</div>
                        </li>
                    </ul>
                </div>

                <div class="bg-[#CAF0F8] p-6 rounded-lg shadow-md border-t-4 border-[#ADE8F4]">
                    <h3 class="text-xl font-bold text-[#0077B6] mb-4">ARM (RISC) Processors</h3>
                    <ul class="list-none space-y-3 text-gray-700">
                        <li class="flex items-start">
                            <span class="text-lg mr-2 text-[#0077B6]">&#9658;</span> 
                            <div><strong class="text-gray-800">Instruction Philosophy:</strong> Prioritizes <strong class="font-semibold">energy efficiency and simpler instructions</strong>, with each instruction performing a basic task.</div>
                        </li>
                        <li class="flex items-start">
                            <span class="text-lg mr-2 text-[#0077B6]">&#9658;</span> 
                            <div><strong class="text-gray-800">Design Approach:</strong> Uses an <strong class="font-semibold">integrated System on a Chip (SoC) approach</strong>, integrating CPU, memory controllers, and I/O on a single platform.</div>
                        </li>
                        <li class="flex items-start">
                            <span class="text-lg mr-2 text-[#0077B6]">&#9658;</span> 
                            <div><strong class="text-gray-800">Performance Goal:</strong> Designed to <strong class="font-semibold">balance cost with smaller sizes, lower power, lower heat, and longer battery life</strong>.</div>
                        </li>
                        <li class="flex items-start">
                            <span class="text-lg mr-2 text-[#0077B6]">&#9658;</span> 
                            <div><strong class="text-gray-800">Typical Use Cases:</strong> Used in almost all <strong class="font-semibold">smartphones, small mobile devices, and increasingly in laptops</strong>.</div>
                        </li>
                        <li class="flex items-start">
                            <span class="text-lg mr-2 text-[#0077B6]">&#9658;</span> 
                            <div><strong class="text-gray-800">Manufacturing Model:</strong> <strong class="font-semibold">Arm Holdings licenses designs</strong>, which hardware manufacturers then adapt and produce for specific devices.</div>
                        </li>
                    </ul>
                </div>
            </div>
        </section>

        <section class="mt-12 mb-12 bg-white p-6 rounded-lg shadow-lg">
            <h2 class="text-2xl font-semibold text-[#0077B6] mb-6">The ARM Design Philosophy: Driving Features</h2>
            <p class="text-gray-700 mb-6 leading-relaxed">
                Beyond the core RISC principles, several physical and market-driven features have profoundly shaped the ARM processor's design, making it highly suitable for its primary application: the embedded system.
            </p>

            <div class="grid grid-cols-1 md:grid-cols-2 gap-6">
                <div class="feature-card p-4 rounded-lg shadow-sm flex items-start space-x-4">
                    <div class="feature-icon">&#128267;</div> <div>
                        <h4 class="font-semibold text-[#0077B6] text-lg mb-1">Portable & Power Efficient</h4>
                        <p class="text-gray-700 text-sm">
                            Designed to be <strong class="font-medium">small to reduce power consumption</strong> and extend battery operation, essential for mobile phones and PDAs.
                        </p>
                    </div>
                </div>

                <div class="feature-card p-4 rounded-lg shadow-sm flex items-start space-x-4">
                    <div class="feature-icon">&#128187;</div> <div>
                        <h4 class="font-semibold text-[#0077B6] text-lg mb-1">High Code Density</h4>
                        <p class="text-gray-700 text-sm">
                            A major requirement for embedded systems with <strong class="font-medium">limited memory</strong> (due to cost/size), useful for mobile phones and mass storage devices.
                        </p>
                    </div>
                </div>

                <div class="feature-card p-4 rounded-lg shadow-sm flex items-start space-x-4">
                    <div class="feature-icon">&#128176;</div> <div>
                        <h4 class="font-semibold text-[#0077B6] text-lg mb-1">Price Sensitivity</h4>
                        <p class="text-gray-700 text-sm">
                            Utilizes <strong class="font-medium">slow and low-cost memory devices</strong> for substantial savings. A <strong class="font-medium">smaller die area</strong> further reduces design and manufacturing costs.
                        </p>
                    </div>
                </div>

                <div class="feature-card p-4 rounded-lg shadow-sm flex items-start space-x-4">
                    <div class="feature-icon">&#128269;</div> <div>
                        <h4 class="font-semibold text-[#0077B6] text-lg mb-1">Integrated Hardware Debug</h4>
                        <p class="text-gray-700 text-sm">
                            Allows software engineers to <strong class="font-medium">view processor execution</strong>, enabling faster issue resolution and development.
                        </p>
                    </div>
                </div>
            </div>
            <p class="text-gray-700 mt-6 leading-relaxed border-t border-gray-200 pt-4">
                <strong class="text-[#00B4D8]">Important Note:</strong> The ARM core is not a pure RISC architecture. Its design incorporates specific adaptations driven by the constraints and requirements of embedded systems. In a sense, ARM's strength lies in its pragmatic approach, not taking the pure RISC concept too far, allowing for optimal performance in its target applications.
            </p>
        </section>

        <section class="mt-12 bg-[#0077B6] text-white p-8 rounded-lg shadow-xl text-center">
            <h2 class="text-3xl font-bold mb-3">Core Architectural Impact</h2>
            <p class="text-xl md:text-2xl leading-relaxed">
                The fundamental difference between RISC and CISC lies in complexity vs. efficiency. RISC's simplified instruction set enables efficient pipelining and integrated designs, favoring power and size. CISC's complex instructions offer raw power and modularity, excelling in high-performance computing. ARM's design further optimizes RISC for embedded systems, balancing performance, cost, and power.
            </p>
        </section>

        <footer class="text-center mt-12 py-4 border-t border-gray-300">
            <p class="text-sm text-gray-500">Infographic on Processor Architectures. Information based on provided Deep Research insights.</p>
        </footer>

    </div>

    <script>
        const riscPrinciplesCtx = document.getElementById('riscPrinciplesChart').getContext('2d');
        const riscPrinciplesChart = new Chart(riscPrinciplesCtx, {
            type: 'doughnut',
            data: {
                labels: [
                    'Reduced Instructions', 
                    'Pipelining', 
                    'Large Register Set', 
                    'Load/Store Architecture'
                ],
                datasets: [{
                    label: 'RISC Design Principles',
                    data: [1, 1, 1, 1], // Equal representation for 4 principles
                    backgroundColor: [
                        '#0077B6', // Primary Blue
                        '#00B4D8', // Secondary Blue
                        '#ADE8F4', // Accent Blue
                        '#48cae4'  // Another shade if available or a repeat
                    ],
                    borderColor: [
                        '#FFFFFF',
                        '#FFFFFF',
                        '#FFFFFF',
                        '#FFFFFF'
                    ],
                    borderWidth: 2
                }]
            },
            options: {
                responsive: true,
                maintainAspectRatio: false,
                plugins: {
                    legend: {
                        position: 'bottom',
                        labels: {
                            color: '#333', // Darker text for legend
                             // Custom label wrapping logic for Chart.js labels (if needed here, but these are short)
                            generateLabels: function(chart) {
                                const data = chart.data;
                                if (data.labels.length && data.datasets.length) {
                                    return data.labels.map(function(label, i) {
                                        const meta = chart.getDatasetMeta(0);
                                        const style = meta.controller.getStyle(i);
                                        
                                        // Simple wrap for demonstration if a label was long (e.g., > 16 chars)
                                        let processedLabel = label;
                                        if (typeof label === 'string' && label.length > 16) {
                                            const words = label.split(' ');
                                            let currentLine = '';
                                            const lines = [];
                                            words.forEach(word => {
                                                if ((currentLine + word).length > 16 && currentLine.length > 0) {
                                                    lines.push(currentLine.trim());
                                                    currentLine = word + ' ';
                                                } else {
                                                    currentLine += word + ' ';
                                                }
                                            });
                                            lines.push(currentLine.trim());
                                            processedLabel = lines; // Chart.js can take an array for multiline
                                        }

                                        return {
                                            text: processedLabel,
                                            fillStyle: style.backgroundColor,
                                            strokeStyle: style.borderColor,
                                            lineWidth: style.borderWidth,
                                            hidden: isNaN(data.datasets[0].data[i]) || meta.data[i].hidden,
                                            index: i
                                        };
                                    });
                                }
                                return [];
                            }
                        }
                    },
                    tooltip: {
                        callbacks: {
                            title: function(tooltipItems) {
                                const item = tooltipItems[0];
                                let label = item.chart.data.labels[item.dataIndex];
                                if (Array.isArray(label)) {
                                  return label.join(' ');
                                } else {
                                  return label;
                                }
                            }
                        }
                    },
                    title: {
                        display: false, // No need for a chart title here, section has one
                        text: 'Core RISC Principles'
                    }
                }
            }
        });
    </script>

</body>
</html>