/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_9762192a9d3345d4a74ab4abcf94be4c.v:1.2-7.12" *)
module top(\in[0] , \in[1] , \in[2] , \out[0] , \out[1] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_9762192a9d3345d4a74ab4abcf94be4c.v:2.19-2.21" *)
  input \in[0] ;
  wire \in[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_9762192a9d3345d4a74ab4abcf94be4c.v:2.19-2.21" *)
  input \in[1] ;
  wire \in[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_9762192a9d3345d4a74ab4abcf94be4c.v:2.19-2.21" *)
  input \in[2] ;
  wire \in[2] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_9762192a9d3345d4a74ab4abcf94be4c.v:3.20-3.23" *)
  output \out[0] ;
  wire \out[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_9762192a9d3345d4a74ab4abcf94be4c.v:3.20-3.23" *)
  output \out[1] ;
  wire \out[1] ;
  \$_NOT_  _06_ (
    .A(\in[1] ),
    .Y(_01_)
  );
  \$_NOT_  _07_ (
    .A(\in[2] ),
    .Y(_02_)
  );
  \$_NOT_  _08_ (
    .A(\in[0] ),
    .Y(_03_)
  );
  \$_NOR_  _09_ (
    .A(_01_),
    .B(\in[2] ),
    .Y(_04_)
  );
  \$_NOR_  _10_ (
    .A(\in[1] ),
    .B(_02_),
    .Y(_05_)
  );
  \$_NOR_  _11_ (
    .A(_04_),
    .B(_05_),
    .Y(_00_)
  );
  \$_NOR_  _12_ (
    .A(_03_),
    .B(_00_),
    .Y(\out[0] )
  );
  assign \out[1]  = 1'h0;
endmodule
