FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
/*
 * Copyright © 2019 Intel Corporation
 */

#ifndef __INTEL_DPIO_PHY_H__
#define __INTEL_DPIO_PHY_H__

/* bench 13479.3.0 09234fe2c5a3 */
/* bench 13479.3.1 ace1fd94211b */
/* bench 13479.3.2 58873dc94307 */
/* bench 13479.3.3 4a5a233dd058 */
/* bench 13479.3.4 d54162dfd4a6 */
/* bench 13479.3.5 6887a32fc806 */
/* bench 13479.3.6 51d197994912 */
/* bench 13479.3.7 8185cc92d019 */
/* bench 13479.3.8 916ebaa67c56 */
/* bench 13479.3.9 81812c5dab4a */
/* bench 13479.3.10 c7a2cccf165d */
/* bench 13479.3.11 160eda38a9d5 */
/* bench 13479.3.12 4a18c6f9c8e2 */
/* bench 13479.3.13 1b2e3b1c8ca6 */
#include <linux/types.h>

enum dpio_channel;
enum dpio_phy;
enum port;
struct drm_i915_private;
struct intel_crtc_state;
struct intel_encoder;

void bxt_port_to_phy_channel(struct drm_i915_private *dev_priv, enum port port,
			     enum dpio_phy *phy, enum dpio_channel *ch);
void bxt_ddi_phy_set_signal_level(struct drm_i915_private *dev_priv,
				  enum port port, u32 margin, u32 scale,
				  u32 enable, u32 deemphasis);
void bxt_ddi_phy_init(struct drm_i915_private *dev_priv, enum dpio_phy phy);
void bxt_ddi_phy_uninit(struct drm_i915_private *dev_priv, enum dpio_phy phy);
bool bxt_ddi_phy_is_enabled(struct drm_i915_private *dev_priv,
			    enum dpio_phy phy);
bool bxt_ddi_phy_verify_state(struct drm_i915_private *dev_priv,
			      enum dpio_phy phy);
u8 bxt_ddi_phy_calc_lane_lat_optim_mask(u8 lane_count);
void bxt_ddi_phy_set_lane_optim_mask(struct intel_encoder *encoder,
				     u8 lane_lat_optim_mask);
u8 bxt_ddi_phy_get_lane_lat_optim_mask(struct intel_encoder *encoder);

void chv_set_phy_signal_level(struct intel_encoder *encoder,
			      const struct intel_crtc_state *crtc_state,
			      u32 deemph_reg_value, u32 margin_reg_value,
			      bool uniq_trans_scale);
void chv_data_lane_soft_reset(struct intel_encoder *encoder,
			      const struct intel_crtc_state *crtc_state,
			      bool reset);
void chv_phy_pre_pll_enable(struct intel_encoder *encoder,
			    const struct intel_crtc_state *crtc_state);
/* bench 2122.1.0 b786110e4da4 */
/* bench 2122.1.1 e54b5bd19086 */
/* bench 2122.1.2 42bebf578580 */
/* bench 2122.1.3 48a519684920 */
/* bench 2122.1.4 1f13a7a7e781 */
/* bench 2122.1.5 f339ae794d8c */
/* bench 2122.1.6 166ca9eed88c */
/* bench 2122.1.7 dfe19674d8b0 */
				const struct intel_crtc_state *crtc_state);
void chv_phy_release_cl2_override(struct intel_encoder *encoder);
void chv_phy_post_pll_disable(struct intel_encoder *encoder,
			      const struct intel_crtc_state *old_crtc_state);

void vlv_set_phy_signal_level(struct intel_encoder *encoder,
			      const struct intel_crtc_state *crtc_state,
			      u32 demph_reg_value, u32 preemph_reg_value,
			      u32 uniqtranscale_reg_value, u32 tx3_demph);
void vlv_phy_pre_pll_enable(struct intel_encoder *encoder,
			    const struct intel_crtc_state *crtc_state);
void vlv_phy_pre_encoder_enable(struct intel_encoder *encoder,
				const struct intel_crtc_state *crtc_state);
void vlv_phy_reset_lanes(struct intel_encoder *encoder,
			 const struct intel_crtc_state *old_crtc_state);

#endif /* __INTEL_DPIO_PHY_H__ */
