Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Wed Dec 21 15:24:24 2016
| Host             : DESKTOP-I9KA4SE running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 40.809 (Junction temp exceeded!) |
| Dynamic (W)              | 40.058                           |
| Device Static (W)        | 0.750                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     4.458 |     1633 |       --- |             --- |
|   LUT as Logic           |     3.430 |      870 |     17600 |            4.94 |
|   CARRY4                 |     0.760 |      206 |      4400 |            4.68 |
|   LUT as Distributed RAM |     0.172 |       24 |      6000 |            0.40 |
|   Register               |     0.085 |      242 |     35200 |            0.69 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       33 |       --- |             --- |
| Signals                  |     4.018 |     1236 |       --- |             --- |
| Block RAM                |     0.029 |      0.5 |        60 |            0.83 |
| PLL                      |     3.069 |        1 |         2 |           50.00 |
| I/O                      |    28.485 |       37 |       100 |           37.00 |
| Static Power             |     0.750 |          |           |                 |
| Total                    |    40.809 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     9.141 |       9.011 |      0.130 |
| Vccaux    |       1.800 |     2.513 |       2.473 |      0.040 |
| Vcco33    |       3.300 |     8.060 |       8.059 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.014 |       0.002 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+-----------+
| Name                                                      | Power (W) |
+-----------------------------------------------------------+-----------+
| TOP                                                       |    40.058 |
|   background1                                             |     4.542 |
|   disp_drive                                              |     0.517 |
|   pd                                                      |     0.150 |
|   pll                                                     |     3.076 |
|   rectangle1                                              |     0.117 |
|   spi_driver                                              |     2.847 |
|     processor                                             |     2.541 |
|       active_interrupt_lut                                |     0.015 |
|       address_loop[0].output_data.pc_vector_mux_lut       |     0.022 |
|       address_loop[10].output_data.pc_vector_mux_lut      |     0.019 |
|       address_loop[2].output_data.pc_vector_mux_lut       |     0.027 |
|       address_loop[4].output_data.pc_vector_mux_lut       |     0.027 |
|       address_loop[6].output_data.pc_vector_mux_lut       |     0.020 |
|       address_loop[8].output_data.pc_vector_mux_lut       |     0.025 |
|       alu_decode0_lut                                     |     0.031 |
|       alu_decode1_lut                                     |     0.012 |
|       alu_decode2_lut                                     |     0.022 |
|       carry_flag_lut                                      |     0.017 |
|       data_path_loop[0].arith_logical_lut                 |     0.020 |
|       data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |     0.029 |
|       data_path_loop[0].output_data.sy_kk_mux_lut         |     0.061 |
|       data_path_loop[0].second_operand.out_port_lut       |     0.042 |
|       data_path_loop[0].small_spm.small_spm_ram.spm_ram   |     0.034 |
|       data_path_loop[1].arith_logical_lut                 |     0.020 |
|       data_path_loop[2].arith_logical_lut                 |     0.019 |
|       data_path_loop[2].mid_shift_rotate.shift_rotate_lut |     0.027 |
|       data_path_loop[2].output_data.sy_kk_mux_lut         |     0.060 |
|       data_path_loop[2].second_operand.out_port_lut       |     0.038 |
|       data_path_loop[3].arith_logical_lut                 |     0.020 |
|       data_path_loop[4].arith_logical_lut                 |     0.021 |
|       data_path_loop[4].mid_shift_rotate.shift_rotate_lut |     0.029 |
|       data_path_loop[4].output_data.sy_kk_mux_lut         |     0.069 |
|       data_path_loop[4].second_operand.out_port_lut       |     0.034 |
|       data_path_loop[4].small_spm.small_spm_ram.spm_ram   |     0.040 |
|       data_path_loop[5].arith_logical_lut                 |     0.020 |
|       data_path_loop[6].arith_logical_lut                 |     0.019 |
|       data_path_loop[6].msb_shift_rotate.shift_rotate_lut |     0.033 |
|       data_path_loop[6].output_data.sy_kk_mux_lut         |     0.027 |
|       data_path_loop[6].second_operand.out_port_lut       |     0.036 |
|       data_path_loop[7].arith_logical_lut                 |     0.019 |
|       int_enable_type_lut                                 |     0.012 |
|       lower_parity_lut                                    |     0.014 |
|       lower_reg_banks                                     |     0.139 |
|       lower_zero_lut                                      |     0.020 |
|       middle_zero_lut                                     |     0.015 |
|       move_type_lut                                       |     0.015 |
|       pc_mode1_lut                                        |     0.038 |
|       push_pop_lut                                        |     0.016 |
|       read_strobe_lut                                     |     0.010 |
|       register_enable_lut                                 |     0.017 |
|       register_enable_type_lut                            |     0.019 |
|       reset_lut                                           |     0.018 |
|       spm_enable_lut                                      |     0.010 |
|       stack_loop[0].lsb_stack.stack_pointer_lut           |     0.022 |
|       stack_loop[1].upper_stack.stack_pointer_lut         |     0.017 |
|       stack_loop[2].upper_stack.stack_pointer_lut         |     0.018 |
|       stack_loop[3].upper_stack.stack_pointer_lut         |     0.018 |
|       stack_loop[4].upper_stack.stack_pointer_lut         |     0.017 |
|       stack_ram_high                                      |     0.032 |
|       stack_ram_low                                       |     0.034 |
|       t_state_lut                                         |     0.027 |
|       upper_reg_banks                                     |     0.144 |
|       use_zero_flag_lut                                   |     0.016 |
|     program_rom                                           |     0.291 |
+-----------------------------------------------------------+-----------+


