module datapath (
    clk,
    reset,
    RegSrcD,
    ImmSrcD,
    ALUSrcE,
    BranchTakenE,
    ALUControlE,
    MemtoRegW,
    PCSrcW,
    RegWriteW,
    PCF,
    InstrF,
    InstrD,
    ALUOutM,
    WriteDataM,
    ReadDataM,
    ALUFlagsE,
    Match_1E_M,
    Match_1E_W,
    Match_2E_M,
    Match_2E_W,
    Match_12D_E,
    ForwardAE,
    ForwardBE,
    StallF,
    StallD,
    FlushD,
    FlushE,
    sh
);
input wire clk;
input wire reset;
input wire [1:0] RegSrcD;
input wire [1:0] ImmSrcD;
input wire ALUSrcE;
input wire BranchTakenE;
input wire [1:0] ALUControlE;
input wire MemtoRegW;
input wire PCSrcW;
input wire RegWriteW;
output wire [31:0] PCF;
input wire [31:0] InstrF;
output wire [31:0] InstrD;
output wire [31:0] ALUOutM;
output wire [31:0] WriteDataM;
input wire [31:0] ReadDataM;
output wire [3:0] ALUFlagsE;
output wire Match_1E_M;
output wire Match_1E_W;
output wire Match_2E_M;
output wire Match_2E_W;
output wire Match_12D_E;
input wire [1:0] ForwardAE;
input wire [1:0] ForwardBE;
input wire StallF;
input wire StallD;
input wire FlushD;
wire [31:0] PCPlus4F;
wire [31:0] PCnext1F;
wire [31:0] PCnextF;
wire [31:0] ExtImmD;
wire [31:0] rd1D;
wire [31:0] rd2D;
wire [31:0] PCPlus8D;
wire [31:0] rd1E;
wire [31:0] rd2E;
wire [31:0] ExtImmE;
wire [31:0] SrcAE;
wire [31:0] SrcBE;
wire [31:0] WriteDataE;
wire [31:0] ALUResultE;
wire [31:0] ReadDataW;
wire [31:0] ALUOutW;
wire [31:0] ResultW;
wire [3:0] RA1D;
wire [3:0] RA2D;
wire [3:0] RA1E;
wire [3:0] RA2E;
wire [3:0] WA3E;
wire [3:0] WA3M;
wire [3:0] WA3W;
wire Match_1D_E;
wire Match_2D_E;
//--------------------------//
input wire FlushE;
//--------------------------//
//          Shift           //
wire [7:0] paquete;
wire [31:0] res;
wire [31:0] SHres;
input wire sh;
//--------------------------//
    mux2 #(
        .WIDTH(32)
    ) pcnextmux (
        .d0(PCPlus4F),
        .d1(ResultW),
        .s (PCSrcW),
        .y (PCnext1F)
    );
    mux2 #(
        .WIDTH(32)
    ) branchmux (
        .d0(PCnext1F),
        .d1(ALUResultE),
        .s (BranchTakenE),
        .y (PCnextF)
    );
    flopenr #(
        .WIDTH(32)
    ) pcreg (
        .clk(clk),
        .reset(reset),
        .en(~StallF),
        .d(PCnextF),
        .q(PCF)
    );
    adder #(
        .WIDTH(32)
    ) pcadd (
        .a(PCF),
        .b(32'h00000004),
        .y(PCPlus4F)
    );
    assign PCPlus8D = PCPlus4F;
    flopenrc #(
        .WIDTH(32)
    ) instrreg (
        .clk(clk),
        .reset(reset),
        .en(~StallD),
        .clear(FlushD),
        .d(InstrF),
        .q(InstrD)
    );
    mux2 #(
        .WIDTH(4)
    ) ra1mux (
        .d0(InstrD[19:16]),
        .d1(4'b1111),
        .s (RegSrcD[0]),
        .y (RA1D)
    );
    mux2 #(
        .WIDTH(4)
    ) ra2mux (
        .d0(InstrD[3:0]),
        .d1(InstrD[15:12]),
        .s (RegSrcD[1]),
        .y (RA2D)
    );
    regfile rf (
        .clk(clk),
        .we3(RegWriteW),
        .ra1(RA1D),
        .ra2(RA2D),
        .wa3(WA3W),
        .wd3(ResultW),
        .r15(PCPlus8D),
        .rd1(rd1D),
        .rd2(rd2D)
    );
    extend ext (
        .Instr (InstrD[23:0]),
        .ImmSrc(ImmSrcD),
        .ExtImm(ExtImmD)
    );
    //-----FlopsActualizados-----//
    floprc #(.WIDTH(32)) 
    rd1reg (
        .clk(clk),
        .reset(reset),
        .clear(FlushE),
        .d(rd1D),
        .q(rd1E)
    );
    floprc #(.WIDTH(32))
    rd2reg (
        .clk(clk),
        .reset(reset),
        .clear(FlushE),
        .d(rd2D),
        .q(rd2E)
    );
    floprc #(.WIDTH(32)) 
    immreg (
        .clk(clk),
        .reset(reset),
        .clear(FlushE),
        .d(ExtImmD),
        .q(ExtImmE)
    );
    floprc #(.WIDTH(8)) 
    flopshift (
        .clk(clk),
        .reset(reset),
        .clear(FlushE),
        .d(InstrD[11:4]),
        .q(paquete)
    );
    //--------------------------//
    floprc #(
        .WIDTH(4)
    ) wa3ereg (
        .clk(clk),
        .reset(reset),
        .clear(FlushE),
        .d(InstrD[15:12]),
        .q(WA3E)
    );
    floprc #(
        .WIDTH(4)
    ) ra1reg (
        .clk(clk),
        .reset(reset),
        .clear(FlushE),
        .d(RA1D),
        .q(RA1E)
    );
    floprc #(
        .WIDTH(4)
    ) ra2reg (
        .clk(clk),
        .reset(reset),
        .clear(FlushE),
        .d(RA2D),
        .q(RA2E)
    );
    //---------------------------//
    mux3 #(
        .WIDTH(32)
    ) byp1mux (
        .d0(rd1E),
        .d1(ResultW),
        .d2(ALUOutM),
        .s (ForwardAE),
        .y (SrcAE)
    );
    mux3 #(
        .WIDTH(32)
    ) byp2mux (
        .d0(SHres),
        .d1(ResultW),
        .d2(ALUOutM),
        .s (ForwardBE),
        .y (WriteDataE)
    );
    mux2 #(
        .WIDTH(32)
    ) srcbmux (
        .d0(WriteDataE),
        .d1(ExtImmE),
        .s (ALUSrcE),
        .y (SrcBE)
    );
    alu alu (
        .a(SrcAE),
        .b(SrcBE),
        .ALUControl(ALUControlE),
        .Result(ALUResultE),
        .Flags(ALUFlagsE)
    );
    //--------------------------//
    //          shift           //
    shift shi (
        .RS(rd2E),
        .RM(rd1E),
        .paquete(paquete),
        .res(res) 
    );
    mux2 #(
        .WIDTH(32)
    ) shmux (
        .d0(rd2E),
        .d1(res),
        .s (sh),
        .y (SHres)
    );

    //--------------------------//
    //          Memory          //
    flopr #(.WIDTH(32)) 
    aluresreg (
        .clk(clk),
        .reset(reset),
        .d(ALUResultE),
        .q(ALUOutM)
    );
    flopr #(
        .WIDTH(32)
    ) wdreg (
        .clk(clk),
        .reset(reset),
        .d(WriteDataE),
        .q(WriteDataM)
    );
    flopr #(
        .WIDTH(4)
    ) wa3mreg (
        .clk(clk),
        .reset(reset),
        .d(WA3E),
        .q(WA3M)
    );
    //----------------------------//
    //         WriteBack          //
    flopr #(
        .WIDTH(32)
    ) aluoutreg (
        .clk(clk),
        .reset(reset),
        .d(ALUOutM),
        .q(ALUOutW)
    );
    flopr #(
        .WIDTH(32)
    ) rdreg (
        .clk(clk),
        .reset(reset),
        .d(ReadDataM),
        .q(ReadDataW)
    );
    flopr #(
        .WIDTH(4)
    ) wa3wreg (
        .clk(clk),
        .reset(reset),
        .d(WA3M),
        .q(WA3W)
    );
    mux2 #(
        .WIDTH(32)
    ) resmux (
        .d0(ALUOutW),
        .d1(ReadDataW),
        .s (MemtoRegW),
        .y (ResultW)
    );
    //----------------------------//
    eqcmp #(
        .WIDTH(4)
    ) m0 (
        .a(WA3M),
        .b(RA1E),
        .y(Match_1E_M)
    );
    eqcmp #(
        .WIDTH(4)
    ) m1 (
        .a(WA3W),
        .b(RA1E),
        .y(Match_1E_W)
    );
    eqcmp #(
        .WIDTH(4)
    ) m2 (
        .a(WA3M),
        .b(RA2E),
        .y(Match_2E_M)
    );
    eqcmp #(
        .WIDTH(4)
    ) m3 (
        .a(WA3W),
        .b(RA2E),
        .y(Match_2E_W)
    );
    eqcmp #(
        .WIDTH(4)
    ) m4a (
        .a(WA3E),
        .b(RA1D),
        .y(Match_1D_E)
    );
    eqcmp #(
        .WIDTH(4)
    ) m4b (
        .a(WA3E),
        .b(RA2D),
        .y(Match_2D_E)
    );
    assign Match_12D_E = Match_1D_E | Match_2D_E;
endmodule