// Seed: 3159865886
module module_0 (
    input wand id_0,
    input supply1 id_1
);
  wand id_3 = 1;
  assign module_2.id_11  = 0;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    tri1 id_3
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  task id_5;
    begin : LABEL_0
      id_1 <= 1;
    end
  endtask
  always @* begin : LABEL_0
    wait (id_0);
  end
  assign id_4 = 1 - id_3;
endmodule
module module_2 (
    input uwire id_0,
    input tri id_1,
    output wand id_2,
    output wor id_3
    , id_18,
    output wor id_4,
    input uwire id_5
    , id_19,
    output uwire id_6,
    output wire id_7,
    input wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    output wand id_11,
    output supply1 id_12,
    input supply0 id_13,
    output uwire id_14,
    input supply1 id_15,
    output tri id_16
);
  assign id_12 = 1;
  module_0 modCall_1 (
      id_0,
      id_10
  );
endmodule
