var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[3.849, 1.62349, 2.25638, 1.62805, 1.28472], "total":[28745, 83767, 189, 74, 67], "name":"Kernel System", "max_resources":[1853108, 3712450, 11609, 5760, 92655], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[4121, 5284, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"hotspot", "compute_units":1, "type":"function", "total_percent":[2.31282, 0.69235, 1.5726, 0.64605, 1.28472], "total_kernel_resources":[11490, 58382, 75, 73.5, 67], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'east\' (hotspot_kernel_v5.cl:62)\\n - \'center\' (hotspot_kernel_v5.cl:62)\\n - \'in_sr\' (hotspot_kernel_v5.cl:26)", "type":"resource", "data":[40, 58, 1, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":26}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":62}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'east\' (hotspot_kernel_v5.cl:62)\\n - \'in_sr\' (hotspot_kernel_v5.cl:26)", "type":"resource", "data":[40, 58, 1, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":26}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":62}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'east\' (hotspot_kernel_v5.cl:62)\\n - \'west\' (hotspot_kernel_v5.cl:62)\\n - \'center\' (hotspot_kernel_v5.cl:62)\\n - \'in_sr\' (hotspot_kernel_v5.cl:26)", "type":"resource", "data":[240, 348, 6, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":26}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":62}]], "details":[{"type":"text", "text":"Type: Shift Register (6 or fewer tap points)"}, {"type":"text", "text":"6 registers of width 32"}, {"type":"brief", "text":"Shift Register,\\n6 regs, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'south\' (hotspot_kernel_v5.cl:62)\\n - \'east\' (hotspot_kernel_v5.cl:62)\\n - \'west\' (hotspot_kernel_v5.cl:62)\\n - \'center\' (hotspot_kernel_v5.cl:62)\\n - \'in_sr\' (hotspot_kernel_v5.cl:26)", "type":"resource", "data":[8, 14, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":26}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":62}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width"}]}, {"name":"Coalesced Private Variables: \\n - \'south\' (hotspot_kernel_v5.cl:62)\\n - \'in_sr\' (hotspot_kernel_v5.cl:26)", "type":"resource", "data":[320, 464, 8, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":26}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":62}]], "details":[{"type":"text", "text":"Type: Shift Register (8 or fewer tap points)"}, {"type":"text", "text":"8 registers of width 32"}, {"type":"brief", "text":"Shift Register,\\n8 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'bx\' (hotspot_kernel_v5.cl:38)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":38}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'in_sr\' (hotspot_kernel_v5.cl:26)", "type":"resource", "data":[176, 512, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":26}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32"}, {"type":"brief", "text":"Register,\\n8 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'index\' (hotspot_kernel_v5.cl:39)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":39}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'x\' (hotspot_kernel_v5.cl:36)", "type":"resource", "data":[12, 18, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":36}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 9"}, {"type":"brief", "text":"Register,\\n1 reg, 9 width"}]}, {"name":"hotspot.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 99, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}, {"name":"hotspot_kernel_v5.cl:41", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":41}]]}, {"name":"hotspot_kernel_v5.cl:94", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":94}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hotspot_kernel_v5.cl:15", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":15}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[20, 29, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hotspot_kernel_v5.cl:41", "type":"resource", "data":[76, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":41}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:94", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":94}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"hotspot.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[706, 7505, 2, 0, 54], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[706, 7505, 2, 0, 54]}]}, {"name":"Feedback", "type":"resource", "data":[809, 265, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hotspot_kernel_v5.cl:142", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":142}]]}, {"name":"hotspot_kernel_v5.cl:149", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":149}]]}, {"name":"hotspot_kernel_v5.cl:153", "type":"resource", "data":[4, 32, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":153}]]}, {"name":"hotspot_kernel_v5.cl:26", "type":"resource", "data":[622, 128, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":26}]]}, {"name":"hotspot_kernel_v5.cl:36", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":36}]]}, {"name":"hotspot_kernel_v5.cl:37", "type":"resource", "data":[44, 96, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":37}]]}, {"name":"hotspot_kernel_v5.cl:38", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":38}]]}, {"name":"hotspot_kernel_v5.cl:41", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":41}]]}, {"name":"hotspot_kernel_v5.cl:62", "type":"resource", "data":[78, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":62}]]}, {"name":"hotspot_kernel_v5.cl:71", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":71}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[384, 657, 9, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}]}, {"name":"hotspot_kernel_v5.cl:26", "type":"resource", "data":[167.5, 112, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":26}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[125, 112, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"7-bit Integer Subtract", "type":"resource", "count":3, "data":[15.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:37", "type":"resource", "data":[200.5, 1.5, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":37}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[11, 0.5, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[29, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[36, 1, 0, 0, 0]}, {"name":"33-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:38", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":38}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:41", "type":"resource", "data":[43.5, 5, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":41}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[4.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":9, "data":[5, 4, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":10, "data":[1, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:55", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":55}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:56", "type":"resource", "data":[224, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":56}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":7, "data":[224, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:57", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":57}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:58", "type":"resource", "data":[87, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":58}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:59", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":59}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:60", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":60}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:62", "type":"resource", "data":[3.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":62}]], "children":[{"name":"7-bit Integer Subtract", "type":"resource", "count":1, "data":[3.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:66", "type":"resource", "data":[579, 25, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":66}]], "children":[{"name":"1-bit And", "type":"resource", "count":16, "data":[12, 8, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":7, "data":[7, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[560, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:69", "type":"resource", "data":[15.5, 0.5, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":69}]], "children":[{"name":"1-bit And", "type":"resource", "count":9, "data":[4.25, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[11, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:71", "type":"resource", "data":[1775, 21540, 16, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":71}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[125, 112, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1650, 21428, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:75", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":75}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:77", "type":"resource", "data":[1650, 21428, 16, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":77}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1650, 21428, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:84", "type":"resource", "data":[344, 264, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":84}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[88, 8, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":8, "data":[256, 256, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:94", "type":"resource", "data":[344, 264, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":94}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[88, 8, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":8, "data":[256, 256, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:104", "type":"resource", "data":[256, 256, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":104}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[256, 256, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:114", "type":"resource", "data":[267, 257, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":114}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":8, "data":[256, 256, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:124", "type":"resource", "data":[0, 0, 0, 32, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":124}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":8, "data":[0, 0, 0, 16, 0]}, {"name":"Hardened Floating-point Add", "type":"resource", "count":16, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:125", "type":"resource", "data":[0, 0, 0, 24, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":125}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}, {"name":"Hardened Floating-point Add", "type":"resource", "count":16, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:126", "type":"resource", "data":[0, 0, 0, 8, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":126}]], "children":[{"name":"Hardened Floating-point Sub", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:132", "type":"resource", "data":[488, 16, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":132}]], "children":[{"name":"1-bit And", "type":"resource", "count":16, "data":[16, 8, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":6, "data":[192, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:134", "type":"resource", "data":[1838.5, 3997, 16, 8, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":134}]], "children":[{"name":"1-bit And", "type":"resource", "count":7, "data":[3.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":8, "data":[4, 4, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[1831, 3993, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Store uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:142", "type":"resource", "data":[11.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":142}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:144", "type":"resource", "data":[2.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":144}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:149", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":149}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hotspot_kernel_v5.cl:153", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":153}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"hotspot.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hotspot_kernel_v5.cl:157", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":157}]]}]}]}]}]}';
var area_srcJSON='{"max_resources":[1853108,3712450,11609,5760,92655],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[4121,5284,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"hotspot","total_kernel_resources":[11490,58382,75,73.5,67],"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":26}]],"type":"function","total_percent":[2.31282,0.69235,1.5726,0.64605,1.28472],"children":[{"name":"Data control overhead","type":"resource","data":[1225,961,9,0,13],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'east\' (hotspot_kernel_v5.cl:62)\\n - \'center\' (hotspot_kernel_v5.cl:62)\\n - \'in_sr\' (hotspot_kernel_v5.cl:26)","type":"resource","data":[40,58,1,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'east\' (hotspot_kernel_v5.cl:62)\\n - \'in_sr\' (hotspot_kernel_v5.cl:26)","type":"resource","data":[40,58,1,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'east\' (hotspot_kernel_v5.cl:62)\\n - \'west\' (hotspot_kernel_v5.cl:62)\\n - \'center\' (hotspot_kernel_v5.cl:62)\\n - \'in_sr\' (hotspot_kernel_v5.cl:26)","type":"resource","data":[240,348,6,0,0],"details":[{"text":"Type: Shift Register (6 or fewer tap points)","type":"text"},{"text":"6 registers of width 32","type":"text"},{"text":"Shift Register,\\n6 regs, 32 width","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'south\' (hotspot_kernel_v5.cl:62)\\n - \'east\' (hotspot_kernel_v5.cl:62)\\n - \'west\' (hotspot_kernel_v5.cl:62)\\n - \'center\' (hotspot_kernel_v5.cl:62)\\n - \'in_sr\' (hotspot_kernel_v5.cl:26)","type":"resource","data":[8,14,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"Register,\\n1 reg, 7 width","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'south\' (hotspot_kernel_v5.cl:62)\\n - \'in_sr\' (hotspot_kernel_v5.cl:26)","type":"resource","data":[320,464,8,0,0],"details":[{"text":"Type: Shift Register (8 or fewer tap points)","type":"text"},{"text":"8 registers of width 32","type":"text"},{"text":"Shift Register,\\n8 regs, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'bx\' (hotspot_kernel_v5.cl:38)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'in_sr\' (hotspot_kernel_v5.cl:26)","type":"resource","data":[176,512,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32","type":"text"},{"text":"Register,\\n8 regs, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'index\' (hotspot_kernel_v5.cl:39)","type":"resource","data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}]},{"name":"Private Variable: \\n - \'x\' (hotspot_kernel_v5.cl:36)","type":"resource","data":[12,18,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 9","type":"text"},{"text":"Register,\\n1 reg, 9 width","type":"brief"}]},{"name":"No Source Line","children":[{"count":2,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[706,7538,2,0,54]},{"count":1,"name":"1-bit And","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,0,0,0,0]},{"count":3,"name":"1-bit Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[3,0,0,0,0]}],"type":"resource","data":[710,7538,2,0,54]},{"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:41","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":41}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":41}]],"type":"resource","data":[0,34,0,0,0]},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":41}]],"name":"32-bit Integer Add","data":[32,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":41}]],"name":"32-bit Integer Compare","data":[11,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":41}]],"name":"33-bit Integer Add","data":[66,0,0,0,0],"type":"resource"},{"count":8,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":41}]],"name":"1-bit And","data":[4.5,0,0,0,0],"type":"resource"},{"count":9,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":41}]],"name":"1-bit Or","data":[5,4,0,0,0],"type":"resource"},{"count":10,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":41}]],"name":"1-bit Xor","data":[1,1,0,0,0],"type":"resource"}],"type":"resource","data":[119.5,39,0,0,0]},{"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:94","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":94}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":94}]],"type":"resource","data":[0,32,0,0,0]},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":94}]],"name":"32-bit Integer Add","data":[32,0,0,0,0],"type":"resource"},{"count":8,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":94}]],"name":"32-bit Integer Compare","data":[88,8,0,0,0],"type":"resource"},{"count":8,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":94}]],"name":"32-bit Select","data":[256,256,0,0,0],"type":"resource"}],"type":"resource","data":[376,296,0,0,0]},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":26}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:26","children":[{"count":8,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":26}]],"type":"resource","data":[125,112,0,0,0]},{"count":1,"name":"33-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":26}]],"type":"resource","data":[27,0,0,0,0]},{"count":3,"name":"7-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":26}]],"type":"resource","data":[15.5,0,0,0,0]}],"data":[167.5,112,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":37}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:37","children":[{"count":1,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":37}]],"type":"resource","data":[0.25,0,0,0,0]},{"count":1,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":37}]],"type":"resource","data":[0.25,0,0,0,0]},{"count":2,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":37}]],"type":"resource","data":[11,0.5,0,0,0]},{"count":2,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":37}]],"type":"resource","data":[29,0,0,0,0]},{"count":2,"name":"33-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":37}]],"type":"resource","data":[66,0,0,0,0]},{"count":1,"name":"33-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":37}]],"type":"resource","data":[36,1,0,0,0]},{"count":1,"name":"33-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":37}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"33-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":37}]],"type":"resource","data":[26,0,0,0,0]}],"data":[200.5,1.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":38}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:38","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":38}]],"type":"resource","data":[13,0,0,0,0]}],"data":[13,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":55}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:55","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":55}]],"type":"resource","data":[64,0,0,0,0]}],"data":[64,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":56}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:56","children":[{"count":7,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":56}]],"type":"resource","data":[224,0,0,0,0]}],"data":[224,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":57}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:57","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":57}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":58}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:58","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":58}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":58}]],"type":"resource","data":[55,46,0,1.5,0]}],"data":[87,46,0,1.5,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":59}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:59","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":59}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":60}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:60","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":60}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":62}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:62","children":[{"count":1,"name":"7-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":62}]],"type":"resource","data":[3.5,0,0,0,0]}],"data":[3.5,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":66}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:66","children":[{"count":16,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":66}]],"type":"resource","data":[12,8,0,0,0]},{"count":7,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":66}]],"type":"resource","data":[7,1,0,0,0]},{"count":16,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":66}]],"type":"resource","data":[560,16,0,0,0]}],"data":[579,25,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":69}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:69","children":[{"count":9,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":69}]],"type":"resource","data":[4.25,0,0,0,0]},{"count":1,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":69}]],"type":"resource","data":[0.25,0,0,0,0]},{"count":2,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":69}]],"type":"resource","data":[11,0.5,0,0,0]}],"data":[15.5,0.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":71}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:71","children":[{"count":8,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":71}]],"type":"resource","data":[125,112,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":71}]],"type":"resource","data":[1650,21428,16,0,0]}],"data":[1775,21540,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":75}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:75","children":[{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":75}]],"type":"resource","data":[35,1,0,0,0]}],"data":[35,1,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":77}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:77","children":[{"count":1,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":77}]],"type":"resource","data":[1650,21428,16,0,0]}],"data":[1650,21428,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":84}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:84","children":[{"count":8,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":84}]],"type":"resource","data":[88,8,0,0,0]},{"count":8,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":84}]],"type":"resource","data":[256,256,0,0,0]}],"data":[344,264,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":104}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:104","children":[{"count":8,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":104}]],"type":"resource","data":[256,256,0,0,0]}],"data":[256,256,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":114}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:114","children":[{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":114}]],"type":"resource","data":[11,1,0,0,0]},{"count":8,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":114}]],"type":"resource","data":[256,256,0,0,0]}],"data":[267,257,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":124}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:124","children":[{"count":8,"name":"Hardened Floating-Point Dot Product of Size 2","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":124}]],"type":"resource","data":[0,0,0,16,0]},{"count":16,"name":"Hardened Floating-point Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":124}]],"type":"resource","data":[0,0,0,16,0]}],"data":[0,0,0,32,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":125}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:125","children":[{"count":8,"name":"Hardened Floating-Point Multiply-Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":125}]],"type":"resource","data":[0,0,0,8,0]},{"count":16,"name":"Hardened Floating-point Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":125}]],"type":"resource","data":[0,0,0,16,0]}],"data":[0,0,0,24,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":126}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:126","children":[{"count":8,"name":"Hardened Floating-point Sub","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":126}]],"type":"resource","data":[0,0,0,8,0]}],"data":[0,0,0,8,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":132}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:132","children":[{"count":16,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":132}]],"type":"resource","data":[16,8,0,0,0]},{"count":6,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":132}]],"type":"resource","data":[192,0,0,0,0]},{"count":8,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":132}]],"type":"resource","data":[280,8,0,0,0]}],"data":[488,16,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":134}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:134","children":[{"count":7,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":134}]],"type":"resource","data":[3.5,0,0,0,0]},{"count":8,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":134}]],"type":"resource","data":[4,4,0,0,0]},{"count":8,"name":"Hardened Floating-Point Multiply-Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":134}]],"type":"resource","data":[0,0,0,8,0]},{"count":1,"name":"Store","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":134}]],"type":"resource","data":[1831,3993,16,0,0]}],"data":[1838.5,3997,16,8,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":142}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:142","children":[{"count":1,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":142}]],"type":"resource","data":[0.25,0,0,0,0]},{"count":1,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":142}]],"type":"resource","data":[0.25,0,0,0,0]},{"count":1,"name":"1-bit Xor","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":142}]],"type":"resource","data":[0.5,0.5,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":142}]],"type":"resource","data":[9,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":142}]],"type":"resource","data":[1.5,0.5,0,0,0]}],"data":[11.5,1,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":144}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:144","children":[{"count":1,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":144}]],"type":"resource","data":[0.25,0,0,0,0]},{"count":1,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":144}]],"type":"resource","data":[0.25,0,0,0,0]},{"count":1,"name":"1-bit Xor","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":144}]],"type":"resource","data":[0.5,0.5,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":144}]],"type":"resource","data":[1.5,0.5,0,0,0]}],"data":[2.5,1,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":149}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:149","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":149}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":149}]],"type":"resource","data":[13,0,0,0,0]}],"data":[45,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":153}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl:153","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":153}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl","line":153}]],"type":"resource","data":[13,0,0,0,0]}],"data":[45,0,0,0,0],"type":"resource"}],"data":[11490,58382,75,73.5,67],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"compute_units":1}],"data":[15613,63737,77,73.5,67],"total_percent":[3.849,1.62349,2.25638,1.62805,1.28472],"total":[28745,83767,189,74,67],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"hotspot", "children":[{"type":"bb", "id":3, "name":"hotspot.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":4, "name":"hotspot.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":71}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"28", "Latency":"193", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":77}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"28", "Latency":"193", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":134}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"259", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"loop", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":41}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"10"}]}, {"type":"inst", "id":10, "name":"loop end", "details":[{"type":"table", "Start Cycle":"261", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"261", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":5, "name":"hotspot.B2", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":11, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":10, "to":9}, {"from":3, "to":9}, {"from":6, "to":10}, {"from":7, "to":10}, {"from":8, "to":10}, {"from":10, "to":5}, {"from":9, "to":6}, {"from":9, "to":7}, {"from":6, "to":8}, {"from":7, "to":8}, {"from":11, "to":7}, {"from":11, "to":6}, {"from":8, "to":11}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: hotspot", "data":["", "", ""], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":15}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":30}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"hotspot.B1", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":41}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":"71"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":"77"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":"134"}]}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":47}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":53}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"], "children":[{"name":"hotspot", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Stall latency disabled due to instruction Load Operation which does not support stall latency."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":15}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"hotspot", "data":[11490, 58382, 75, 73.5, 67], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":15}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[4121, 5284, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[28745, 83767, 189, 73, 67], "data_percent":[1.55118, 2.25638, 1.62805, 1.28472, 3.78811]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1853108, 3712450, 11609, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":71}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":77}]]}, {"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "line":134}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"name":"Project Name","data":["hotspot_kernel_v5"]},{"name":"Target Family, Device, Board","data":["Stratix 10, 1SG280LU3F50E1VGS1, s10_ref:s10gx"]},{"name":"AOC Version","data":["18.1.0 Build 222"]},{"name":"Quartus Version","data":["18.1.0 Build 222 Pro"]},{"name":"Command","data":["aoc hotspot_kernel_v5.cl -fpc -board-package=/opt/IntelFPGA/18.1/hld/board/s10_ref -o hotspot_kernel_v5_no.aocx"]},{"name":"Reports Generated At","data":["Mon May  6 12:17:22 2019"]}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[356.25]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"hotspot","data":[12123.4 ,25336 ,72 ,74 ,90]  }]}}';
var fileJSON=[{"path":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_common.h", "name":"hotspot_common.h", "has_active_debug_locs":false, "absName":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_common.h", "content":"#define AMB_TEMP (80.0f)\012\012// Block size\012#ifndef BSIZE\012	#ifdef AMD\012		#define BSIZE 16\012	#else\012		#define BSIZE 512\012	#endif\012#endif\012\012#ifndef BLOCK_X\012	#define BLOCK_X 16\012#endif\012\012#ifndef BLOCK_Y\012	#define BLOCK_Y 16\012#endif\012\012// Vector size\012#ifndef SSIZE\012	#ifdef AOCL_BOARD_de5net_a7\012		#define SSIZE 8\012	#elif AOCL_BOARD_p385a_sch_ax115\012		#define SSIZE 8\012	#elif AMD\012		#define SSIZE 4\012	#else\012		#define SSIZE 8\012	#endif\012#endif\012\012// Radius of stencil, e.g 5-point stencil => 1\012#ifndef RAD\012  #define RAD  1\012#endif\012\012// Number of parallel time steps\012#ifndef TIME\012	#ifdef AOCL_BOARD_de5net_a7\012		#define TIME 6\012	#elif AOCL_BOARD_p385a_sch_ax115\012		#define TIME 21\012	#elif AMD\012		#define TIME 1\012	#else\012		#define TIME 6\012	#endif\012#endif\012\012// Padding to fix alignment for time steps that are not a multiple of 8\012#ifndef PAD\012  #define PAD TIME % 16\012#endif\012\012#define HALO_SIZE		TIME * RAD			// halo size\012#define BACK_OFF		2 * HALO_SIZE			// back off for going to next block\012"}, {"path":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "name":"hotspot_kernel_v5.cl", "has_active_debug_locs":false, "absName":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/hotspot/hotspot_kernel_v5.cl", "content":"#include \"hotspot_common.h\"\012\012// input shift register parameters\012#define IN_SR_BASE		2 * BSIZE				// this shows the point to write into the shift register; one row for top neighbors and one row for center\012#define IN_SR_SIZE		IN_SR_BASE + SSIZE		// SSIZE indexes are enough for the bottommost row\012\012// offsets for reading from the input shift register\012#define SR_OFF_C		BSIZE				// center\012#define SR_OFF_N		SR_OFF_C + BSIZE		// north  (+y direction)\012#define SR_OFF_S		SR_OFF_C - BSIZE		// south  (-y direction)\012#define SR_OFF_E		SR_OFF_C + 1			// east   (-x direction)\012#define SR_OFF_W		SR_OFF_C - 1			// west   (+x direction)\012\012__attribute__((max_global_work_dim(0)))\012__kernel void hotspot(__global const float* restrict pwr_in,		// power input\012                      __global const float* restrict src,			// temperature input\012                      __global       float* restrict dst,			// temperature output\012                               const int             grid_cols,		// number of columns\012                               const int             grid_rows,		// number of rows\012                               const float           sdc,			// step/Capacitance\012                               const float           Rx_1,\012                               const float           Ry_1,\012                               const float           Rz_1,\012                               const int             comp_exit)		// exit condition for compute loop\012{\012	float in_sr[IN_SR_SIZE];									// shift register for spatial blocking\012\012	// initialize the shift register\012	#pragma unroll\012	for (int i = 0; i < IN_SR_SIZE; i++)\012	{\012		in_sr[i] = 0.0f;\012	}\012\012	// starting points\012	int x = 0;\012	int y = 0;\012	int bx = 0;											// block number in x dimension\012	int index = 0;											// global index\012\012	while (index != comp_exit)\012	{\012		index++;											// increment global index\012		\012		// shift shift register by SSIZE\012		#pragma unroll\012		for (int i = 0; i < IN_SR_BASE; i++)\012		{\012			in_sr[i] = in_sr[i + SSIZE];\012		}\012\012		#pragma unroll\012		for (int i = 0; i < SSIZE; i++)\012		{\012			int gx = bx + x - 1;							// global x position offset\012			int real_x = gx + i;							// global x position\012			int comp_offset_y = y - 1;						// global y position, will be out-of-bound for first and last iterations\012			int comp_offset = gx + comp_offset_y * grid_cols;		// index offset for computation, reading from power buffer, and writing back to destination\012			int read_offset = comp_offset + grid_cols;			// index to read from memory\012			int real_block_x = x + i - 1;						// local x position in block, adjusted for halo\012\012			float north, south, east, west, center, local_pwr;\012\012			// read input values from memory\012			// avoid out-of-bound indexes in x direction\012			if (real_x >= 0 && real_x < grid_cols)				// avoid out-of-bound indexes in x direction\012			{\012				// nothing to read on last row\012				if (comp_offset_y != grid_rows - 1)\012				{\012					in_sr[IN_SR_BASE + i]  = src[read_offset + i];// read new temperature values from memory\012				}\012\012				// there is nothing to compute on the first out-of-bound row\012				if (comp_offset_y >= 0)\012				{\012					local_pwr = pwr_in[comp_offset + i];	// read new power values from memory\012				}\012			}\012			\012			center = in_sr[SR_OFF_C + i];						// center index\012\012			// west neighbor\012			if (real_x == 0)								// leftmost column in matrix\012			{\012				west = center;								// fall back on center\012			}\012			else\012			{\012				west = in_sr[SR_OFF_W + i];					// read from shift register\012			}\012\012			// east neighbor\012			if (real_x == grid_cols - 1)						// rightmost column in matrix\012			{\012				east = center;								// fall back on center\012			}\012			else\012			{\012				east = in_sr[SR_OFF_E + i];					// read from shift register\012			}\012\012			// top neighbor\012			if (comp_offset_y == grid_rows - 1)				// topmost row, deliberately written like this to align with v1 kernel\012			{\012				north = center;							// fall back on center\012			}\012			else\012			{\012				north = in_sr[SR_OFF_N + i];					// read from shift register\012			}\012\012			// bottom neighbor\012			if (comp_offset_y == 0)							// bottommost row, deliberately written like this to align with v1 kernel\012			{\012				south = center;							// fall back on center\012			}\012			else\012			{\012				south = in_sr[SR_OFF_S + i];					// read from shift register\012			}\012\012			float v = local_pwr                              +\012					(north + south - 2.0f * center) * Ry_1 +\012					(east  + west  - 2.0f * center) * Rx_1 +\012					(AMB_TEMP - center)             * Rz_1;\012\012			float delta = sdc * v;\012\012			// write output values to memory\012			// the following condition is to avoid halos and going out of bounds in all axes\012			if (comp_offset_y >= 0 && real_block_x >= 0 && real_block_x < BSIZE - 2 && real_x < grid_cols)\012			{\012				dst[comp_offset + i] = center + delta;\012			}\012\012			//if (ID == 1 && comp_offset_y >=0 && comp_offset_y < grid_rows && real_x >=0 && real_x < grid_cols)\012				//printf(\"ID: %d, row: %04d, col: %04d, center: %f, top: %f, bottom: %f, left: %f, right: %f, pow: %f, out: %f\\n\", ID, comp_offset_y, real_x, center, north, south, west, east, local_pwr, out.data[i]);\012		}\012\012		// equivalent to x = (x + SSIZE) % BSIZE\012		x = (x + SSIZE) & (BSIZE - 1);						// move one chunk forward and reset to zero if end of row was reached\012\012		if (x == 0)										// if one row finished\012		{\012			if (y == grid_rows)								// if on last row (compute traverses one more plane than memory read/write)\012			{\012				y = 0;									// reset row number\012				bx += BSIZE - 2;							// go to next block, account for overlapping\012			}\012			else\012			{\012				y++;										// go to next row\012			}\012		}\012	}\012}\012"}];
