FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SCALER<6>";
2"SCALER<5>";
3"SCALER<4>";
4"JX2_SE_1";
5"BCKP_CLK_IN_USE";
6"INIT#";
7"GPIO4";
8"GENERIC_PULSE";
9"CLOCKS_DATA_RDY";
10"CARRIER_SRST#";
11"SMELLIE_PULSE";
12"TELLIE_DELAY";
13"SMELLIE_DELAY";
14"SPKR";
15"V3P3\G";
16"GPIO3";
17"VCCIO_EN_O";
18"CNTRL_REG_CHK";
19"GPIO1";
20"GPIO5";
21"TUBII_RT_OUT";
22"VCC\G";
23"EXT_TRIG<4>";
24"EXT_TRIG<7>";
25"RESET_CLK";
26"VCC\G";
27"VCC\G";
28"EXT_TRIG<0>";
29"CLK100_IN";
30"EXT_TRIG<1>";
31"SMELLIE_PRE_DELAY";
32"JX2_GUIDE_PIN1";
33"JX2_GUIDE_PIN2";
34"JX1_GUIDE_PIN1";
35"TELLIE_PRE_DELAY";
36"JX1_SE_)";
37"EXT_TRIG<14>";
38"EXT_TRIG<13>";
39"EXT_TRIG<9>";
40"EXT_TRIG<11>";
41"EXT_TRIG<10>";
42"V3P3\G";
43"EXT_TRIG<12>";
44"EXT_TRIG<15>";
45"JX1_GUIDE_PIN2";
46"EXT_TRIG<2>";
47"EXT_TRIG<3>";
48"EXT_TRIG<5>";
49"EXT_TRIG<6>";
50"JTAG_TDO";
51"PWR_EN";
52"VBAT";
53"LE<2>";
54"LE<1>";
55"I2C_SDA";
56"VCC\G";
57"CNTRL_RDY";
58"SYNC24";
59"SYNC";
60"MTCA_MIMIC_DATA_RDY";
61"MTCA_MIMIC_TRIG1";
62"MTCA_MIMIC_TRIG2";
63"GT";
64"TELLIE_PULSE";
65"CLK";
66"DATA";
67"LE<0>";
68"JX2_SE_0";
69"CAEN_DATA_RDY";
70"GENERIC_DELAY_OUT";
71"PWR_GOOD";
72"GPIO0";
73"JTAG_TDI";
74"GENERIC_DELAY_IN";
75"JX1_SE_1";
76"FPGA_DONE";
77"I2C_SCL";
78"GPIO2";
79"READ_CNTRL_REG_BIT";
80"VCC\G";
81"GND\G";
82"V3P3\G";
83"V3P3\G";
84"EXT_TRIG<8>";
85"GND\G";
86"JTAG_TCK";
87"JTAG_TMS";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"34;
"100"
$PN"100"0;
"96"
$PN"96"85;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"85;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"15;
"76"
$PN"76"0;
"78"
$PN"78"15;
"74"
$PN"74"0;
"72"
$PN"72"85;
"70"
$PN"70"0;
"66"
$PN"66"85;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"26;
"58"
$PN"58"26;
"56"
$PN"56"0;
"52"
$PN"52"85;
"50"
$PN"50"12;
"54"
$PN"54"13;
"48"
$PN"48"11;
"46"
$PN"46"85;
"42"
$PN"42"14;
"40"
$PN"40"85;
"44"
$PN"44"64;
"38"
$PN"38"65;
"36"
$PN"36"66;
"34"
$PN"34"85;
"32"
$PN"32"60;
"30"
$PN"30"61;
"28"
$PN"28"85;
"26"
$PN"26"62;
"24"
$PN"24"63;
"22"
$PN"22"85;
"20"
$PN"20"59;
"18"
$PN"18"58;
"16"
$PN"16"85;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"75;
"8"
$PN"8"76;
"6"
$PN"6"10;
"4"
$PN"4"73;
"2"
$PN"2"87;
"101"
$PN"101"45;
"99"
$PN"99"0;
"95"
$PN"95"85;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"85;
"87"
$PN"87"0;
"83"
$PN"83"44;
"81"
$PN"81"43;
"79"
$PN"79"42;
"75"
$PN"75"38;
"77"
$PN"77"85;
"73"
$PN"73"37;
"71"
$PN"71"85;
"69"
$PN"69"40;
"65"
$PN"65"85;
"67"
$PN"67"84;
"63"
$PN"63"39;
"61"
$PN"61"41;
"59"
$PN"59"27;
"57"
$PN"57"27;
"55"
$PN"55"53;
"51"
$PN"51"85;
"49"
$PN"49"67;
"53"
$PN"53"54;
"47"
$PN"47"0;
"45"
$PN"45"85;
"41"
$PN"41"0;
"39"
$PN"39"85;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"85;
"31"
$PN"31"74;
"29"
$PN"29"0;
"27"
$PN"27"85;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"85;
"19"
$PN"19"35;
"15"
$PN"15"85;
"17"
$PN"17"31;
"13"
$PN"13"0;
"9"
$PN"9"36;
"11"
$PN"11"0;
"5"
$PN"5"51;
"7"
$PN"7"52;
"3"
$PN"3"50;
"1"
$PN"1"86;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"66;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"14;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"32;
"100"
$PN"100"0;
"96"
$PN"96"81;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"81;
"88"
$PN"88"0;
"84"
$PN"84"30;
"82"
$PN"82"46;
"80"
$PN"80"83;
"76"
$PN"76"47;
"78"
$PN"78"83;
"74"
$PN"74"28;
"72"
$PN"72"81;
"70"
$PN"70"48;
"66"
$PN"66"81;
"68"
$PN"68"49;
"64"
$PN"64"24;
"62"
$PN"62"23;
"60"
$PN"60"22;
"58"
$PN"58"22;
"56"
$PN"56"0;
"52"
$PN"52"81;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"81;
"42"
$PN"42"0;
"40"
$PN"40"81;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"57;
"34"
$PN"34"81;
"32"
$PN"32"79;
"30"
$PN"30"18;
"28"
$PN"28"81;
"26"
$PN"26"2;
"24"
$PN"24"1;
"22"
$PN"22"81;
"20"
$PN"20"3;
"18"
$PN"18"21;
"16"
$PN"16"81;
"14"
$PN"14"4;
"12"
$PN"12"56;
"10"
$PN"10"17;
"8"
$PN"8"20;
"6"
$PN"6"16;
"4"
$PN"4"19;
"2"
$PN"2"55;
"101"
$PN"101"33;
"99"
$PN"99"0;
"95"
$PN"95"81;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"81;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"82;
"75"
$PN"75"0;
"77"
$PN"77"81;
"73"
$PN"73"0;
"71"
$PN"71"81;
"69"
$PN"69"0;
"65"
$PN"65"81;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"80;
"57"
$PN"57"80;
"55"
$PN"55"0;
"51"
$PN"51"81;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"25;
"45"
$PN"45"81;
"41"
$PN"41"29;
"39"
$PN"39"81;
"43"
$PN"43"5;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"81;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"81;
"25"
$PN"25"9;
"23"
$PN"23"70;
"21"
$PN"21"81;
"19"
$PN"19"8;
"15"
$PN"15"81;
"17"
$PN"17"69;
"13"
$PN"13"68;
"9"
$PN"9"6;
"11"
$PN"11"71;
"5"
$PN"5"78;
"7"
$PN"7"7;
"3"
$PN"3"72;
"1"
$PN"1"77;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"74;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"84;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"37;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"44;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"49;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"48;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"47;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"46;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"29;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"69;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"70;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"53;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"54;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"67;
%"OUTPORT"
"1","(2850,2725)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"25;
%"OUTPORT"
"1","(700,3325)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(700,3275)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(700,3025)","2","standard","I88";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"57;
%"INPORT"
"1","(700,3175)","0","standard","I89";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"60;
%"OUTPORT"
"1","(700,3125)","2","standard","I90";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"79;
%"INPORT"
"1","(-2800,3250)","0","standard","I91";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"62;
%"INPORT"
"1","(-2800,3400)","0","standard","I92";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"59;
%"INPORT"
"1","(-2800,3450)","0","standard","I93";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"58;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"65;
%"INPORT"
"1","(-2800,3150)","0","standard","I95";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"61;
%"INPORT"
"1","(-2800,3300)","0","standard","I96";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"63;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"11;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"64;
END.
