Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f8ea4123b40e4c61a8931fb447d46362 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dht11_behav xil_defaultlib.tb_dht11 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_debounce_default
Compiling module xil_defaultlib.tick_gen_1u
Compiling module xil_defaultlib.dht11_controller
Compiling module xil_defaultlib.dot_onoff_comp
Compiling module xil_defaultlib.digit_splitter
Compiling module xil_defaultlib.digit_splitter(BIT_WIDTH=6)
Compiling module xil_defaultlib.digit_splitter(BIT_WIDTH=5)
Compiling module xil_defaultlib.mux_8X1
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.decoder_2x4
Compiling module xil_defaultlib.bcd
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.top_dht11_fnd
Compiling module xil_defaultlib.tb_dht11
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dht11_behav
