# Reading pref.tcl
# do Practica1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/victo/OneDrive/Escritorio/Escuela\ Victoria/Universidad/Logica\ Programable/Practica\ 1 {C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica 1/GATES.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:41:31 on Feb 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica 1" C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica 1/GATES.v 
# -- Compiling module GATES
# 
# Top level modules:
# 	GATES
# End time: 07:41:31 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/victo/OneDrive/Escritorio/Escuela\ Victoria/Universidad/Logica\ Programable/Practica\ 1 {C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica 1/GATES_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:41:31 on Feb 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica 1" C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica 1/GATES_tb.v 
# -- Compiling module GATES_tb
# 
# Top level modules:
# 	GATES_tb
# End time: 07:41:31 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  GATES_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" GATES_tb 
# Start time: 07:41:32 on Feb 20,2023
# Loading work.GATES_tb
# Loading work.GATES
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica 1/GATES_tb.v(77)
#    Time: 400 ps  Iteration: 0  Instance: /GATES_tb
# Break in Module GATES_tb at C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Practica 1/GATES_tb.v line 77
# End time: 07:42:32 on Feb 20,2023, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
