// Seed: 1922830959
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  always @(posedge 1)
    if (1'd0 & id_0) begin
      id_2 = id_2 == id_0 * id_1 ? id_0 : 1;
    end else id_3 <= 1;
  logic id_4;
endmodule
