
*** Running vivado
    with args -log final.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source final.tcl -notrace



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Dec  9 14:57:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source final.tcl -notrace
Command: link_design -top final -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 694.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.srcs/constrs_1/new/const.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.srcs/constrs_1/new/const.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.srcs/constrs_1/new/const.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.srcs/constrs_1/new/const.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.953 . Memory (MB): peak = 866.891 ; gain = 34.996

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23fc6b8cb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1410.844 ; gain = 543.953

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 23fc6b8cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 23fc6b8cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 1 Initialization | Checksum: 23fc6b8cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 23fc6b8cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 23fc6b8cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 23fc6b8cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 23fc6b8cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1843.387 ; gain = 0.000
Retarget | Checksum: 23fc6b8cb
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 23fc6b8cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1843.387 ; gain = 0.000
Constant propagation | Checksum: 23fc6b8cb
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 5 Sweep | Checksum: 1b821a6bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1843.387 ; gain = 0.000
Sweep | Checksum: 1b821a6bb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b821a6bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1843.387 ; gain = 0.000
BUFG optimization | Checksum: 1b821a6bb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b821a6bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1843.387 ; gain = 0.000
Shift Register Optimization | Checksum: 1b821a6bb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b821a6bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1843.387 ; gain = 0.000
Post Processing Netlist | Checksum: 1b821a6bb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 26fd67ca7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 26fd67ca7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 9 Finalization | Checksum: 26fd67ca7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1843.387 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 26fd67ca7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1843.387 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 26fd67ca7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1843.387 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 26fd67ca7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1843.387 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.387 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 26fd67ca7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1843.387 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.387 ; gain = 1011.492
INFO: [Vivado 12-24828] Executing command : report_drc -file final_drc_opted.rpt -pb final_drc_opted.pb -rpx final_drc_opted.rpx
Command: report_drc -file final_drc_opted.rpt -pb final_drc_opted.pb -rpx final_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.runs/impl_1/final_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1843.387 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1843.387 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.387 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1843.387 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.387 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1843.387 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1843.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.runs/impl_1/final_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19a9892b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1843.387 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: faed7563

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17325e0bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.237 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17325e0bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 17325e0bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.242 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ee06490b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ad1375e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.308 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ad1375e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1cbc12627

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 19dc611d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 108 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 32, two critical 76, total 108, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 113 nets or LUTs. Breaked 108 LUTs, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1843.387 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          108  |              5  |                   113  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          108  |              5  |                   113  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1814591e2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 199523b0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 2 Global Placement | Checksum: 199523b0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b9c2d71b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1da3ce94f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25a29ed96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1df4c179e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 215fa2db5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1bcb1d613

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15c756e9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c752e0b5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b4770c53

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b4770c53

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21e744a8d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.702 | TNS=-217.356 |
Phase 1 Physical Synthesis Initialization | Checksum: 23ea08d12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1843.387 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2621bbdd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 21e744a8d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.276. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 27f554893

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.387 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 27f554893

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27f554893

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27f554893

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 27f554893

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.387 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.387 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.387 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a73cfebb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.387 ; gain = 0.000
Ending Placer Task | Checksum: 2896aa41a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.387 ; gain = 0.000
72 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1843.387 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file final_utilization_placed.rpt -pb final_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file final_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1843.387 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file final_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1843.387 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1843.387 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1843.387 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.387 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1843.387 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1843.387 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1843.387 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1843.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.runs/impl_1/final_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1844.633 ; gain = 1.246
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.06s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.633 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.276 | TNS=-165.104 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d6b3247f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1844.641 ; gain = 0.008
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.276 | TNS=-165.104 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d6b3247f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1844.641 ; gain = 0.008

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.276 | TNS=-165.104 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg7/U17/data7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/data_out_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg3/U16/data_in[0]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg3/U16/data_out_i_1__17_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/data_out_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.199 | TNS=-164.866 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg7/U18/data7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg3/U17/data_in[0]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg3/U17/data_out_i_1__16_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/data_out_i_2__29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.187 | TNS=-164.829 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg7/U16/data7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg3/U17/data_in[1]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg3/U17/data_out_i_1__18_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/alu0/m0/a14/add1/fa3/cw_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.177 | TNS=-164.655 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg7/U15/data7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg3/U17/data_in[2]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg3/U17/data_out_i_1__19_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/alu0/m0/a14/add1/fa3/cw_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.162 | TNS=-164.619 |
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg3/U18/cw_2.  Re-placed instance mfr0/rg0/rg3/U18/data_out_i_3__20
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U18/cw_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.149 | TNS=-164.568 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg6/U15/data7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg2/U15/data_out_reg_3.  Re-placed instance mfr0/rg0/rg2/U15/data_out_i_2__28
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U15/data_out_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.141 | TNS=-164.541 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s13[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a13/add1/cw_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg2/U15/cw_1_2.  Re-placed instance mfr0/rg0/rg2/U15/data_out_i_4__27
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U15/cw_1_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.122 | TNS=-164.469 |
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg3/U18/data_in[0]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg3/U18/data_out_i_1__15_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U15/data_out_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.111 | TNS=-163.939 |
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg3/U17/data_in[0]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg3/U17/data_out_i_1__16_comp_1.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U18/cw_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.105 | TNS=-163.563 |
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg3/U17/alu0/m0/a12/add1/fa3/cw_0.  Re-placed instance mfr0/rg0/rg3/U17/data_out_i_5__27
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/alu0/m0/a12/add1/fa3/cw_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.045 | TNS=-163.357 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a14/add1/fa3/cw_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U15/cw_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U18/data_out_reg_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.020 | TNS=-163.282 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/cw_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-242] Processed net mfr0/rg0/rg2/U16/data_out_reg_3[0]. Rewired (signal push) mfr0/rg0/rg2/U16/s12[0] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U16/data_out_reg_3[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.020 | TNS=-163.258 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U18/data_out_reg_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.008 | TNS=-163.222 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/cw_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg1/U16/cw_1_1.  Re-placed instance mfr0/rg0/rg1/U16/data_out_i_3__26
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U16/cw_1_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.004 | TNS=-162.831 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s13[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/cw_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/data_out_reg_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.998 | TNS=-162.825 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/data_out_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.983 | TNS=-162.793 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a12/add1/fa3/cw_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a12/add1/cw_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s11[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a11/add1/fa2/cw_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U15/cw_1_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U18/data_out_reg_4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.966 | TNS=-162.578 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg1/U16/cw_1_1. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg1/U16/data_out_i_3__26_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U17/cw_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.939 | TNS=-162.103 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U18/data_out_reg_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.920 | TNS=-162.055 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/data_out_reg_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U16/data_out_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.905 | TNS=-161.762 |
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg3/U17/data_out_reg_4[0].  Re-placed instance mfr0/rg0/rg3/U17/data_out_i_5__25
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/data_out_reg_4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.887 | TNS=-161.726 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/cw_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/cw_1_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U17/cw_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.884 | TNS=-161.643 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U15/cw_1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U16/cw_0_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.870 | TNS=-161.555 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a10/add1/fa2/cw_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a10/add1/fa2/cw_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/cw_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/data_out_reg_9[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.869 | TNS=-161.552 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/cw_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/cw_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_2_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg1/U16/data_out_reg_6[0].  Re-placed instance mfr0/rg0/rg1/U16/data_out_i_16__1
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U16/data_out_reg_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.869 | TNS=-161.409 |
INFO: [Physopt 32-601] Processed net mfr0/rg0/rg2/U16/cw_1_8. Net driver mfr0/rg0/rg2/U16/data_out_i_13__3 was replaced.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U16/cw_1_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.867 | TNS=-161.403 |
INFO: [Physopt 32-242] Processed net mfr0/rg0/rg1/U15/s10[0]. Rewired (signal push) mfr0/rg0/rg1/U15/data_out_i_10__2[0] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U15/s10[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.854 | TNS=-161.359 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/cw_0_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/cw_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net mfr0/rg0/rg2/U17/s12[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/s12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U16/data_out_reg_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.849 | TNS=-161.343 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/data_out_reg_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/s10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/cw_0_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/cw_2_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U17/cw_0_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.849 | TNS=-161.337 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U17/data_out_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.843 | TNS=-161.316 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U15/data_out_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.840 | TNS=-161.295 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U16/cw_1_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.832 | TNS=-161.244 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U15/s13[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.823 | TNS=-160.698 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U16/cw_1_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.822 | TNS=-160.695 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/data_out_reg_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg3/U17/data_out_reg_10.  Re-placed instance mfr0/rg0/rg3/U17/data_out_i_16__4
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/data_out_reg_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.821 | TNS=-160.692 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s10[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s9[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a8/add1/fa2/cw_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/alu0/m0/a8/add1/cw_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.815 | TNS=-160.674 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U15/data_out_reg_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg2/U17/cw_0_0.  Re-placed instance mfr0/rg0/rg2/U17/data_out_i_18__1
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U17/cw_0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.815 | TNS=-160.649 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/cw_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/cw_0_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U16/cw_0_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.814 | TNS=-160.602 |
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg1/U17/cw_0_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U17/cw_0_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.811 | TNS=-160.599 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_0_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U18/carryW. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U18/cw_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net mfr0/rg0/rg1/U17/data_out_reg_9. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U17/data_out_reg_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.809 | TNS=-160.520 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U17/data_out_reg_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.803 | TNS=-160.492 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_0_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net mfr0/rg0/rg2/U18/data_out_reg_5. Net driver mfr0/rg0/rg2/U18/data_out_i_10__3 was replaced.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U18/data_out_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.796 | TNS=-160.303 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_0_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U15/s8[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.791 | TNS=-159.862 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net mfr0/rg0/rg1/U15/alu0/m0/s9[17]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/alu0/m0/s9[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net mfr0/rg0/rg1/U16/carryW. Net driver mfr0/rg0/rg1/U16/data_out_i_22__1 was replaced.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U16/carryW. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.767 | TNS=-159.716 |
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg3/U17/data_out_reg_9[1].  Re-placed instance mfr0/rg0/rg3/U17/data_out_i_19__1
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/data_out_reg_9[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.766 | TNS=-159.713 |
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg2/U18/alu0/m0/s7[16].  Re-placed instance mfr0/rg0/rg2/U18/data_out_i_21__1
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U18/alu0/m0/s7[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.764 | TNS=-159.707 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/alu0/m0/a8/add1/cw_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.754 | TNS=-159.669 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U15/s8[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.750 | TNS=-159.637 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg1/U17/cw_1_4.  Re-placed instance mfr0/rg0/rg1/U17/data_out_i_20__4
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U17/cw_1_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.746 | TNS=-159.448 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a9/add1/cw_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U15/cw_1_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/data_out_reg_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U16/cw_0_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.740 | TNS=-159.430 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/data_out_reg_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U15/data_out_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.731 | TNS=-159.023 |
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg0/U15/cw_1_4.  Re-placed instance mfr0/rg0/rg0/U15/data_out_i_15__8
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg0/U15/cw_1_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.729 | TNS=-158.914 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg0/U15/cw_1_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.729 | TNS=-158.914 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/data_out_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg0/U15/cw_0_5. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg0/U15/cw_0_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.727 | TNS=-158.909 |
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg0/U15/cw_0_5_repN.  Re-placed instance mfr0/rg0/rg0/U15/data_out_i_19__7_replica
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg0/U15/cw_0_5_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.719 | TNS=-158.712 |
INFO: [Physopt 32-601] Processed net mfr0/rg0/rg0/U15/cw_1_4. Net driver mfr0/rg0/rg0/U15/data_out_i_15__8 was replaced.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg0/U15/cw_1_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.717 | TNS=-158.580 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/data_out_reg_11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s6[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/cw_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/data_out_reg_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s4[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg3/U18/cw_1_3. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U18/cw_1_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.710 | TNS=-158.559 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/cw_1_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/alu0/m0/s9[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U17/cw_0_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.703 | TNS=-158.538 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/cw_0_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg2/U16/data_out_reg_9[0].  Re-placed instance mfr0/rg0/rg2/U16/data_out_i_18__3
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U16/data_out_reg_9[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.702 | TNS=-158.525 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_1_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg1/U18/cw_0_3.  Re-placed instance mfr0/rg0/rg1/U18/data_out_i_24__5
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U18/cw_0_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.692 | TNS=-158.345 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U15/cw_1_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.690 | TNS=-158.339 |
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg3/U18/data_out_reg_7[0].  Re-placed instance mfr0/rg0/rg3/U18/data_out_i_17__1
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U18/data_out_reg_7[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.688 | TNS=-158.329 |
INFO: [Physopt 32-601] Processed net mfr0/rg0/rg1/U18/cw_0_3. Net driver mfr0/rg0/rg1/U18/data_out_i_24__5 was replaced.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U18/cw_0_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.684 | TNS=-158.048 |
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg3/U17/data_out_reg_10. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/data_out_reg_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.683 | TNS=-158.045 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U15/cw_0_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.680 | TNS=-158.036 |
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg1/U16/carryW.  Re-placed instance mfr0/rg0/rg1/U16/data_out_i_22__1
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U16/carryW. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.672 | TNS=-158.012 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_1_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg0/U15/cw_1_4. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg0/U15/data_out_i_15__8_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U17/data_out_reg_10[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.672 | TNS=-157.964 |
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg3/U17/data_out_reg_9[0]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg3/U17/data_out_i_11__4_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/alu0/m0/s8[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.664 | TNS=-157.928 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U18/data_out_reg_9[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.655 | TNS=-157.811 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_2_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/data_out_reg_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U15/data_out_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.652 | TNS=-157.618 |
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg3/U17/alu0/m0/s6[21]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg3/U17/data_out_i_28__0_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/alu0/m0/s5[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.638 | TNS=-157.559 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U18/cw_0_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg0/U15/cw_2_7. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg0/U15/cw_2_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.620 | TNS=-157.306 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/alu0/m0/s8[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.618 | TNS=-157.283 |
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg1/U18/cw_0_3. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg1/U18/data_out_i_24__5_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U16/data_out_reg_10[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.614 | TNS=-157.236 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U16/cw_1_16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.611 | TNS=-157.163 |
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg0/U16/cw_0_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg0/U16/cw_0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.603 | TNS=-157.123 |
INFO: [Physopt 32-134] Processed net mfr0/rg0/rg1/U16/s6[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U16/s6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.600 | TNS=-157.077 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U18/data_out_reg_4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.599 | TNS=-157.047 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U17/data_out_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.598 | TNS=-157.009 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_1_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U16/data_out_reg_10[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.596 | TNS=-156.675 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U15/cw_1_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U18/data_out_reg_10[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.594 | TNS=-156.669 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/alu0/m0/s10[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg2/U18/alu0/m0/s10[19]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg2/U18/data_out_i_9__11_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U17/data_out_reg_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.589 | TNS=-156.646 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_0_5_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg0/U15/cw_0_5_repN. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg0/U15/data_out_i_19__7_replica_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg0/U16/data_out_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.581 | TNS=-156.562 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U15/s7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/data_out_reg_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U16/cw_1_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.578 | TNS=-156.553 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/carryW. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/cw_1_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U16/cw_2_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.573 | TNS=-156.538 |
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg3/U17/data_out_reg_14[0].  Re-placed instance mfr0/rg0/rg3/U17/data_out_i_25__1
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/data_out_reg_14[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.571 | TNS=-156.530 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U18/cw_2_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.569 | TNS=-156.308 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/data_out_reg_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg3/U18/cw_1_3_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U18/cw_1_3_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.566 | TNS=-156.299 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U18/data_out_reg_10[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.565 | TNS=-156.296 |
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg3/U17/alu0/m0/s6[21]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg3/U17/data_out_i_28__0_comp_1.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/alu0/m0/s5[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.565 | TNS=-156.296 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a8/add1/cw_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net mfr0/rg0/rg3/U17/alu0/m0/s7[22]. Net driver mfr0/rg0/rg3/U17/data_out_i_20__1 was replaced.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U17/alu0/m0/s7[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.564 | TNS=-156.293 |
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg3/U17/data_out_reg_14[0]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg3/U17/data_out_i_25__1_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg3/U18/cw_1_3_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.561 | TNS=-156.284 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U17/data_out_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.558 | TNS=-156.221 |
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg0/U15/cw_2_3.  Re-placed instance mfr0/rg0/rg0/U15/data_out_i_15__7
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg0/U15/cw_2_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.551 | TNS=-156.218 |
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg0/U15/carryW.  Re-placed instance mfr0/rg0/rg0/U15/data_out_i_12__2
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg0/U15/carryW. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.540 | TNS=-156.156 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/data_out_reg_10[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U17/cw_2_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.530 | TNS=-155.899 |
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/data_out_reg_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/carryW. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U15/s3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/cw_1_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/cw_2_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg1/U15/s2[0]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg1/U15/data_out_i_24__9_comp.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg2/U18/data_out_reg_14[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.523 | TNS=-155.808 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/cw_1_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_1_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_1_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/data_out_reg_20[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg0/U15/cw_0_17. Optimization improves timing on the net.
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg1/U17/data_out_reg_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U17/data_out_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/data_out_reg_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mfr0/rg0/rg1/U17/carryW. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_0_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/data_out_reg_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg0/U16/cw_0_0_repN.  Re-placed instance mfr0/rg0/rg0/U16/data_out_i_13__7_replica
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/data_out_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg1/U17/cw_0_3.  Re-placed instance mfr0/rg0/rg1/U17/data_out_i_24__6
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg1/U18/cw_2_2. Replicated 1 times.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U16/cw_0_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg0/U16/data_out_reg_4.  Re-placed instance mfr0/rg0/rg0/U16/data_out_i_12__10
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U18/data_out_reg_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg0/U15/cw_2_7.  Re-placed instance mfr0/rg0/rg0/U15/data_out_i_17__6
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U18/cw_2_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_2_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg0/U15/cw_2_9. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg0/U15/data_out_i_15__10_comp.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/data_out_reg_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_2_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_1_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg0/U15/cw_1_11. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg0/U15/data_out_i_19__9_comp.
INFO: [Physopt 32-242] Processed net mfr0/rg0/rg2/U18/data_out_reg_4[0]. Rewired (signal push) mfr0/rg0/rg2/U18/data_out_i_5__21[0] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/alu0/m0/s11[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg0/U15/carryW.  Re-placed instance mfr0/rg0/rg0/U15/data_out_i_12__2
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/data_out_reg_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/data_out_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg0/U17/cw_2_1.  Re-placed instance mfr0/rg0/rg0/U17/data_out_i_13__8
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg0/U15/cw_2_3. Replicated 1 times.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/data_out_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s12[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg3/U17/alu0/m0/s11[26]. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s11[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg3/U17/alu0/m0/s11[26]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg3/U17/data_out_i_6__10_comp.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg2/U17/data_out_reg_7. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg2/U17/data_out_i_15__3_comp.
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg0/U15/carryW. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U16/data_out_reg_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg0/U16/data_out_reg_6. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg0/U16/data_out_i_13__10_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_2_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/data_out_reg_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_1_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_1_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U16/cw_2_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg0/U16/cw_2_3. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg0/U16/data_out_i_14__15_comp.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U16/cw_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg1/U18/data_out_reg_11[0]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U16/cw_1_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U17/cw_0_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U17/alu0/m0/a2/add0/cw_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U15/s6[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/cw_1_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg2/U16/data_out_reg_11[0]. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/data_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg7/U16/data7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg0/U15/data_out_reg_0.  Re-placed instance mfr0/rg0/rg0/U15/data_out_reg
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg0/U18/data_out_reg_0.  Re-placed instance mfr0/rg0/rg0/U18/data_out_reg
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg0/U16/data_out_reg_0.  Re-placed instance mfr0/rg0/rg0/U16/data_out_reg
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U16/data_out_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a14/add1/fa3/cw_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s13[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s12[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s11[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a11/add1/fa2/cw_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s10[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s9[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a9/add1/cw_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/cw_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/cw_0_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/cw_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/s12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg2/U16/data_out_reg_6[0].  Re-placed instance mfr0/rg0/rg2/U16/data_out_i_7__8
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/data_out_reg_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/cw_1_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/cw_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/cw_0_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/alu0/m0/s10[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/cw_2_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_0_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_1_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U18/cw_0_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U18/cw_2_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_2_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U16/cw_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U18/data_out_reg_11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/data_out_reg_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/data_out_reg_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_1_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_1_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/data_out_reg_20[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_0_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/data_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1853.703 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 14bd26916

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 1853.703 ; gain = 9.070

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg7/U16/data7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg0/U16/data_out_reg_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mfr0/rg0/rg0/U16/data_out_reg_0_repN. Replicated 1 times.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U16/data_out_reg_0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a14/add1/fa3/cw_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s13[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/cw_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/data_out_reg_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/cw_1_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/cw_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/cw_0_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg2/U18/data_out_reg_4[0]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg2/U18/data_out_i_6__8_rewire_comp.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_0_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mfr0/rg0/rg1/U15/s10[0]_repN.  Re-placed instance mfr0/rg0/rg1/U15/data_out_i_8__3_replica
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/alu0/m0/s11[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/cw_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_2_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net mfr0/rg0/rg1/U15/alu0/m0/s9[17]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/alu0/m0/s9[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net mfr0/rg0/rg2/U18/data_out_reg_7[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/data_out_reg_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/data_out_reg_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/carryW. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg2/U18/data_out_reg_10[0]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg2/U18/data_out_i_22__5_comp.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/cw_1_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_2_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/data_out_reg_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_1_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_1_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg1/U16/data_out_reg_13[0]. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg1/U16/data_out_i_21__8_comp.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/alu0/m0/s10[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/cw_2_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_0_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_1_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U18/cw_0_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U18/cw_2_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mfr0/rg0/rg1/U18/cw_2_2. Critical path length was reduced through logic transformation on cell mfr0/rg0/rg1/U18/data_out_i_16__8_comp.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/data_out_reg_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_1_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_1_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/data_out_reg_20[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_0_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/data_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg7/U16/data7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U16/data_out_reg_0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/a14/add1/fa3/cw_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/alu0/m0/s13[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/cw_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U18/data_out_reg_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/cw_1_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/cw_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/alu0/m0/s11[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/cw_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_2_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/alu0/m0/s9[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U17/data_out_reg_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U16/data_out_reg_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/carryW. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/cw_1_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg2/U18/data_out_reg_11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/cw_2_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/data_out_reg_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_1_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U16/data_out_reg_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U15/s1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/cw_1_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_1_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg1/U17/data_out_reg_20[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg0/U15/cw_0_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mfr0/rg0/rg3/U17/data_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1853.711 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 14bd26916

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1853.711 ; gain = 9.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1853.711 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-10.099 | TNS=-149.144 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.177  |         15.960  |           20  |              0  |                   149  |           0  |           2  |  00:00:25  |
|  Total          |          1.177  |         15.960  |           20  |              0  |                   149  |           0  |           3  |  00:00:25  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.711 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2addd6d30

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1853.711 ; gain = 9.078
INFO: [Common 17-83] Releasing license: Implementation
694 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1853.711 ; gain = 10.324
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1862.551 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1862.551 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1862.551 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1862.551 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1862.551 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1862.551 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1862.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.runs/impl_1/final_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b30a301b ConstDB: 0 ShapeSum: 644e9873 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 78597187 | NumContArr: 45dcc451 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 243882b12

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1953.953 ; gain = 74.074

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 243882b12

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1953.953 ; gain = 74.074

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 243882b12

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1953.953 ; gain = 74.074
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 28072811b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1984.688 ; gain = 104.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.711 | TNS=-143.144| WHS=-0.132 | THS=-2.397 |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 25efac7d2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2008.699 ; gain = 128.820

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 869
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 869
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25efac7d2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2008.699 ; gain = 128.820

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 25efac7d2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2008.699 ; gain = 128.820

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2f4838b62

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2008.699 ; gain = 128.820
Phase 4 Initial Routing | Checksum: 2f4838b62

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2008.699 ; gain = 128.820
INFO: [Route 35-580] Design has 9 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=================================+
| Launch Setup Clock | Launch Hold Clock | Pin                             |
+====================+===================+=================================+
| sys_clk_pin        | sys_clk_pin       | mfr0/rg0/rg6/U16/data_out_reg/D |
| sys_clk_pin        | sys_clk_pin       | mfr0/rg0/rg7/U17/data_out_reg/D |
| sys_clk_pin        | sys_clk_pin       | mfr0/rg0/rg6/U15/data_out_reg/D |
| sys_clk_pin        | sys_clk_pin       | mfr0/rg0/rg5/U17/data_out_reg/D |
| sys_clk_pin        | sys_clk_pin       | mfr0/rg0/rg5/U15/data_out_reg/D |
+--------------------+-------------------+---------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 692
 Number of Nodes with overlaps = 484
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.437| TNS=-184.752| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2ef33d695

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2014.777 ; gain = 134.898

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 544
 Number of Nodes with overlaps = 206
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.902| TNS=-193.396| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 290ce7a62

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898
Phase 5 Rip-up And Reroute | Checksum: 290ce7a62

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ecc9ebcc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.358| TNS=-181.726| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 19a6679c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 19a6679c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898
Phase 6 Delay and Skew Optimization | Checksum: 19a6679c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.343| TNS=-165.283| WHS=0.106  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 18e37fbce

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898
Phase 7 Post Hold Fix | Checksum: 18e37fbce

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.347604 %
  Global Horizontal Routing Utilization  = 0.461739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 18e37fbce

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18e37fbce

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 186d0fac6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 186d0fac6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.343| TNS=-165.283| WHS=0.106  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 186d0fac6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898
Total Elapsed time in route_design: 20.887 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1b025c190

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1b025c190

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 134.898

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
710 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.777 ; gain = 152.227
INFO: [Vivado 12-24828] Executing command : report_drc -file final_drc_routed.rpt -pb final_drc_routed.pb -rpx final_drc_routed.rpx
Command: report_drc -file final_drc_routed.rpt -pb final_drc_routed.pb -rpx final_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.runs/impl_1/final_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file final_methodology_drc_routed.rpt -pb final_methodology_drc_routed.pb -rpx final_methodology_drc_routed.rpx
Command: report_methodology -file final_methodology_drc_routed.rpt -pb final_methodology_drc_routed.pb -rpx final_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.runs/impl_1/final_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file final_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file final_route_status.rpt -pb final_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file final_power_routed.rpt -pb final_power_summary_routed.pb -rpx final_power_routed.rpx
Command: report_power -file final_power_routed.rpt -pb final_power_summary_routed.pb -rpx final_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
727 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file final_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file final_bus_skew_routed.rpt -pb final_bus_skew_routed.pb -rpx final_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2060.938 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2060.938 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.938 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2060.938 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2060.938 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2060.938 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2060.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sunkg/OneDrive/Desktop/Binghamton/Semester 3/DLD/Final/project_1/project_1.runs/impl_1/final_routed.dcp' has been generated.
Command: write_bitstream -force final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
742 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.352 ; gain = 463.414
INFO: [Common 17-206] Exiting Vivado at Tue Dec  9 14:59:25 2025...
