$date
	Tue Nov 26 22:10:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module usingjk $end
$var wire 2 ! state [1:0] $end
$var wire 1 " FB $end
$var wire 1 # FA $end
$var reg 1 $ t_clock $end
$var reg 1 % t_reset $end
$scope module p $end
$var wire 1 & JA $end
$var wire 1 ' JB $end
$var wire 1 ( KA $end
$var wire 1 ) KB $end
$var wire 1 $ clock $end
$var wire 1 % reset $end
$var wire 1 " FB $end
$var wire 1 # FA $end
$scope module J_A $end
$var wire 1 $ Clk $end
$var wire 1 & J $end
$var wire 1 * JK $end
$var wire 1 ( K $end
$var wire 1 % rst $end
$var wire 1 # Q $end
$scope module JK1 $end
$var wire 1 $ Clk $end
$var wire 1 * D $end
$var wire 1 % rst $end
$var reg 1 # Q $end
$upscope $end
$upscope $end
$scope module J_B $end
$var wire 1 $ Clk $end
$var wire 1 ' J $end
$var wire 1 + JK $end
$var wire 1 ) K $end
$var wire 1 % rst $end
$var wire 1 " Q $end
$scope module JK1 $end
$var wire 1 $ Clk $end
$var wire 1 + D $end
$var wire 1 % rst $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x+
x*
1)
1(
1'
1&
1%
0$
x#
x"
bx !
$end
#5
1*
1+
0#
b0 !
0"
1$
0%
#10
0$
1%
#15
0+
0*
1"
b11 !
1#
1$
#20
0$
#25
1*
1+
0#
b0 !
0"
1$
#30
0$
#35
0+
0*
1"
b11 !
1#
1$
#40
0$
#45
1*
1+
0#
b0 !
0"
1$
#50
0$
#55
0+
0*
1"
b11 !
1#
1$
#60
0$
#65
1*
1+
0#
b0 !
0"
1$
#70
0$
#75
0+
0*
1"
b11 !
1#
1$
#80
0$
#85
1*
1+
0#
b0 !
0"
1$
#90
0$
#95
0+
0*
1"
b11 !
1#
1$
#100
0$
#105
1*
1+
0#
b0 !
0"
1$
#110
0$
#115
0+
0*
1"
b11 !
1#
1$
#120
0$
#125
1*
1+
0#
b0 !
0"
1$
#130
0$
#135
0+
0*
1"
b11 !
1#
1$
#140
0$
#150
