{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653732268879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653732268879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 12:04:28 2022 " "Processing started: Sat May 28 12:04:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653732268879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732268879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732268879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653732269068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653732269068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653732276830 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653732276830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-behaviour " "Found design unit 1: hex-behaviour" {  } { { "hex.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/hex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653732276831 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653732276831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory " "Elaborating entity \"memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653732276870 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_block memory.vhd(47) " "VHDL Process Statement warning at memory.vhd(47): signal \"ram_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR memory.vhd(33) " "VHDL Process Statement warning at memory.vhd(33): inferring latch(es) for signal or variable \"MAR\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MBR memory.vhd(33) " "VHDL Process Statement warning at memory.vhd(33): inferring latch(es) for signal or variable \"MBR\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[0\] memory.vhd(46) " "Inferred latch for \"MBR\[0\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[1\] memory.vhd(46) " "Inferred latch for \"MBR\[1\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[2\] memory.vhd(46) " "Inferred latch for \"MBR\[2\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[3\] memory.vhd(46) " "Inferred latch for \"MBR\[3\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[4\] memory.vhd(46) " "Inferred latch for \"MBR\[4\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[5\] memory.vhd(46) " "Inferred latch for \"MBR\[5\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[6\] memory.vhd(46) " "Inferred latch for \"MBR\[6\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[7\] memory.vhd(46) " "Inferred latch for \"MBR\[7\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[8\] memory.vhd(46) " "Inferred latch for \"MBR\[8\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[9\] memory.vhd(46) " "Inferred latch for \"MBR\[9\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[10\] memory.vhd(46) " "Inferred latch for \"MBR\[10\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[11\] memory.vhd(46) " "Inferred latch for \"MBR\[11\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[12\] memory.vhd(46) " "Inferred latch for \"MBR\[12\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[13\] memory.vhd(46) " "Inferred latch for \"MBR\[13\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[14\] memory.vhd(46) " "Inferred latch for \"MBR\[14\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBR\[15\] memory.vhd(46) " "Inferred latch for \"MBR\[15\]\" at memory.vhd(46)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[0\] memory.vhd(38) " "Inferred latch for \"MAR\[0\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[1\] memory.vhd(38) " "Inferred latch for \"MAR\[1\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[2\] memory.vhd(38) " "Inferred latch for \"MAR\[2\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[3\] memory.vhd(38) " "Inferred latch for \"MAR\[3\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[4\] memory.vhd(38) " "Inferred latch for \"MAR\[4\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276872 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[5\] memory.vhd(38) " "Inferred latch for \"MAR\[5\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[6\] memory.vhd(38) " "Inferred latch for \"MAR\[6\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[7\] memory.vhd(38) " "Inferred latch for \"MAR\[7\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[8\] memory.vhd(38) " "Inferred latch for \"MAR\[8\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[9\] memory.vhd(38) " "Inferred latch for \"MAR\[9\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[10\] memory.vhd(38) " "Inferred latch for \"MAR\[10\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[11\] memory.vhd(38) " "Inferred latch for \"MAR\[11\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[12\] memory.vhd(38) " "Inferred latch for \"MAR\[12\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[13\] memory.vhd(38) " "Inferred latch for \"MAR\[13\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[14\] memory.vhd(38) " "Inferred latch for \"MAR\[14\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[15\] memory.vhd(38) " "Inferred latch for \"MAR\[15\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[16\] memory.vhd(38) " "Inferred latch for \"MAR\[16\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[17\] memory.vhd(38) " "Inferred latch for \"MAR\[17\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[18\] memory.vhd(38) " "Inferred latch for \"MAR\[18\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[19\] memory.vhd(38) " "Inferred latch for \"MAR\[19\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[20\] memory.vhd(38) " "Inferred latch for \"MAR\[20\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[21\] memory.vhd(38) " "Inferred latch for \"MAR\[21\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[22\] memory.vhd(38) " "Inferred latch for \"MAR\[22\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[23\] memory.vhd(38) " "Inferred latch for \"MAR\[23\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[24\] memory.vhd(38) " "Inferred latch for \"MAR\[24\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[25\] memory.vhd(38) " "Inferred latch for \"MAR\[25\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[26\] memory.vhd(38) " "Inferred latch for \"MAR\[26\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[27\] memory.vhd(38) " "Inferred latch for \"MAR\[27\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[28\] memory.vhd(38) " "Inferred latch for \"MAR\[28\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[29\] memory.vhd(38) " "Inferred latch for \"MAR\[29\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[30\] memory.vhd(38) " "Inferred latch for \"MAR\[30\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[31\] memory.vhd(38) " "Inferred latch for \"MAR\[31\]\" at memory.vhd(38)" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732276873 "|memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:HEX1 " "Elaborating entity \"hex\" for hierarchy \"hex:HEX1\"" {  } { { "memory.vhd" "HEX1" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653732276874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[0\] " "Latch MBR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277359 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[1\] " "Latch MBR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277359 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[2\] " "Latch MBR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277359 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[3\] " "Latch MBR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277359 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[4\] " "Latch MBR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277359 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[5\] " "Latch MBR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277360 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[6\] " "Latch MBR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277360 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[7\] " "Latch MBR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277360 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[8\] " "Latch MBR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277360 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[9\] " "Latch MBR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277360 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[10\] " "Latch MBR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277360 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[11\] " "Latch MBR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277360 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[12\] " "Latch MBR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277360 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[13\] " "Latch MBR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277360 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[14\] " "Latch MBR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277360 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MBR\[15\] " "Latch MBR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RDin " "Ports D and ENA on the latch are fed by the same signal RDin" {  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653732277360 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653732277360 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653732277526 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653732279980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653732279980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1094 " "Implemented 1094 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653732280047 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653732280047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "978 " "Implemented 978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653732280047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653732280047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653732280055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 12:04:40 2022 " "Processing ended: Sat May 28 12:04:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653732280055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653732280055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653732280055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653732280055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653732281405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653732281405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 12:04:41 2022 " "Processing started: Sat May 28 12:04:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653732281405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653732281405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off memory -c memory " "Command: quartus_fit --read_settings_files=off --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653732281405 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653732281436 ""}
{ "Info" "0" "" "Project  = memory" {  } {  } 0 0 "Project  = memory" 0 0 "Fitter" 0 0 1653732281436 ""}
{ "Info" "0" "" "Revision = memory" {  } {  } 0 0 "Revision = memory" 0 0 "Fitter" 0 0 1653732281436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653732281531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653732281531 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "memory EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"memory\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653732281543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653732281610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653732281610 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653732282037 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653732282042 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653732282089 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653732282089 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653732282089 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653732282089 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653732282089 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 1255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653732282095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 1257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653732282095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 1259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653732282095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 1261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653732282095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 1263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653732282095 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653732282095 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653732282097 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "80 116 " "No exact pin location assignment(s) for 80 pins of 116 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653732283384 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "560 " "The Timing Analyzer is analyzing 560 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1653732283753 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "memory.sdc " "Synopsys Design Constraints File file not found: 'memory.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653732283755 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653732283755 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653732283764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653732283764 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653732283765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MBR\[15\]~2  " "Automatically promoted node MBR\[15\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "memory.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/memory.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~11  " "Automatically promoted node rtl~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~12  " "Automatically promoted node rtl~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~13  " "Automatically promoted node rtl~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~14  " "Automatically promoted node rtl~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~15  " "Automatically promoted node rtl~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~16  " "Automatically promoted node rtl~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~17  " "Automatically promoted node rtl~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~18  " "Automatically promoted node rtl~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~19  " "Automatically promoted node rtl~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~20  " "Automatically promoted node rtl~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~21  " "Automatically promoted node rtl~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~22  " "Automatically promoted node rtl~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~23  " "Automatically promoted node rtl~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~24  " "Automatically promoted node rtl~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283839 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~25  " "Automatically promoted node rtl~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283840 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~26  " "Automatically promoted node rtl~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283840 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~27  " "Automatically promoted node rtl~27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283840 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~28  " "Automatically promoted node rtl~28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283840 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~29  " "Automatically promoted node rtl~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283840 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~3  " "Automatically promoted node rtl~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283840 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~30  " "Automatically promoted node rtl~30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283840 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~31  " "Automatically promoted node rtl~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283840 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~4  " "Automatically promoted node rtl~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283840 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~5  " "Automatically promoted node rtl~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283840 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~6  " "Automatically promoted node rtl~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653732283840 ""}  } { { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653732283840 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653732284155 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653732284155 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653732284155 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653732284157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653732284158 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653732284158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653732284158 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653732284158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653732284159 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653732284160 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653732284160 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "80 unused 2.5V 40 40 0 " "Number of I/O pins in group: 80 (unused VREF, 2.5V VCCIO, 40 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1653732284166 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1653732284166 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1653732284166 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 22 47 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 14 67 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653732284169 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1653732284169 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1653732284169 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653732284483 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653732284486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653732287141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653732287458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653732287516 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653732300417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653732300417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653732300930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X82_Y57 X93_Y68 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X82_Y57 to location X93_Y68" {  } { { "loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X82_Y57 to location X93_Y68"} { { 12 { 0 ""} 82 57 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653732307045 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653732307045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653732315656 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653732315656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653732315658 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653732315813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653732315826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653732316248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653732316249 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653732316672 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653732317685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/output_files/memory.fit.smsg " "Generated suppressed messages file /home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/lab3.3/output_files/memory.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653732318486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1635 " "Peak virtual memory: 1635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653732318809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 12:05:18 2022 " "Processing ended: Sat May 28 12:05:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653732318809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653732318809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653732318809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653732318809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653732320232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653732320232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 12:05:20 2022 " "Processing started: Sat May 28 12:05:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653732320232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653732320232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off memory -c memory " "Command: quartus_asm --read_settings_files=off --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653732320232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653732320485 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653732323681 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653732323811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653732324135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 12:05:24 2022 " "Processing ended: Sat May 28 12:05:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653732324135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653732324135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653732324135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653732324135 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653732324951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653732325568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653732325568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 12:05:25 2022 " "Processing started: Sat May 28 12:05:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653732325568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653732325568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta memory -c memory " "Command: quartus_sta memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653732325568 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653732325601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653732325680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653732325680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653732325751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653732325751 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "560 " "The Timing Analyzer is analyzing 560 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653732326304 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "memory.sdc " "Synopsys Design Constraints File file not found: 'memory.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653732326322 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653732326323 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Smar Smar " "create_clock -period 1.000 -name Smar Smar" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653732326325 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WRin WRin " "create_clock -period 1.000 -name WRin WRin" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653732326325 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RDin RDin " "create_clock -period 1.000 -name RDin RDin" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653732326325 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653732326325 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653732326329 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653732326329 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653732326331 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653732326337 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653732326355 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653732326355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.743 " "Worst-case setup slack is -9.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.743            -150.399 RDin  " "   -9.743            -150.399 RDin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.052            -784.995 WRin  " "   -2.052            -784.995 WRin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653732326356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 WRin  " "    0.379               0.000 WRin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 RDin  " "    0.794               0.000 RDin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653732326360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653732326361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653732326361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RDin  " "   -3.000              -3.000 RDin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Smar  " "   -3.000              -3.000 Smar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 WRin  " "   -3.000              -3.000 WRin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653732326362 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653732326408 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653732326435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653732326874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653732326936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653732326942 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653732326942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.853 " "Worst-case setup slack is -8.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.853            -136.320 RDin  " "   -8.853            -136.320 RDin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.841            -718.361 WRin  " "   -1.841            -718.361 WRin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653732326943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 WRin  " "    0.356               0.000 WRin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 RDin  " "    0.804               0.000 RDin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653732326947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653732326948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653732326950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RDin  " "   -3.000              -3.000 RDin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Smar  " "   -3.000              -3.000 Smar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 WRin  " "   -3.000              -3.000 WRin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732326952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653732326952 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653732327002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653732327098 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653732327102 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653732327102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.739 " "Worst-case setup slack is -4.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.739             -72.135 RDin  " "   -4.739             -72.135 RDin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653            -163.085 WRin  " "   -0.653            -163.085 WRin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653732327104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.063 " "Worst-case hold slack is -0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.344 WRin  " "   -0.063              -0.344 WRin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 RDin  " "    0.320               0.000 RDin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653732327109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653732327111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653732327114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -223.409 WRin  " "   -3.000            -223.409 WRin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.067 Smar  " "   -3.000              -3.067 Smar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RDin  " "   -3.000              -3.000 RDin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653732327116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653732327116 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653732327605 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653732327606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653732327655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 12:05:27 2022 " "Processing ended: Sat May 28 12:05:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653732327655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653732327655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653732327655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653732327655 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653732328360 ""}
