INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jan 10 17:41:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.680ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mulf0/gen_flopoco_ip.ip/ip/SignificandMultiplication/tile_0_mult/Mint/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.250ns (25.363%)  route 3.678ns (74.637%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 5.487 - 4.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3416, unset)         1.565     1.565    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X53Y34         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDCE (Prop_fdce_C_Q)         0.223     1.788 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/Q
                         net (fo=53, routed)          0.522     2.310    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]
    SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.043     2.353 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_3_q_i_8/O
                         net (fo=1, routed)           0.000     2.353    lsq1/handshake_lsq_lsq1_core/ldq_valid_3_q_i_8_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.612 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.612    lsq1/handshake_lsq_lsq1_core/ldq_valid_3_q_reg_i_3_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.665 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.665    lsq1/handshake_lsq_lsq1_core/ldq_valid_7_q_reg_i_3_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.718 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.718    lsq1/handshake_lsq_lsq1_core/ldq_valid_11_q_reg_i_3_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.771 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.771    lsq1/handshake_lsq_lsq1_core/ldq_valid_15_q_reg_i_3_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.824 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.824    lsq1/handshake_lsq_lsq1_core/ldq_valid_3_q_reg_i_4_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.877 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.877    lsq1/handshake_lsq_lsq1_core/ldq_valid_7_q_reg_i_4_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.930 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_11_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.930    lsq1/handshake_lsq_lsq1_core/ldq_valid_11_q_reg_i_4_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.041 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_15_q_reg_i_4/O[0]
                         net (fo=28, routed)          0.337     3.379    lsq1/handshake_lsq_lsq1_core/ldq_valid_15_q_reg_i_4_n_7
    SLICE_X55Y37         LUT4 (Prop_lut4_I2_O)        0.124     3.503 f  lsq1/handshake_lsq_lsq1_core/expSumPreSub_d1[2]_i_12/O
                         net (fo=1, routed)           0.473     3.975    lsq1/handshake_lsq_lsq1_core/expSumPreSub_d1[2]_i_12_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.043     4.018 r  lsq1/handshake_lsq_lsq1_core/expSumPreSub_d1[2]_i_3_comp_1/O
                         net (fo=1, routed)           0.313     4.331    lsq1/handshake_lsq_lsq1_core/expSumPreSub_d1[2]_i_3_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I3_O)        0.043     4.374 f  lsq1/handshake_lsq_lsq1_core/data_tehb/expSumPreSub_d1[2]_i_1_comp/O
                         net (fo=10, routed)          0.670     5.044    lsq1/handshake_lsq_lsq1_core/dataReg_reg[24]
    SLICE_X53Y29         LUT6 (Prop_lut6_I0_O)        0.043     5.087 r  lsq1/handshake_lsq_lsq1_core/Mint_i_25__2_rewire/O
                         net (fo=4, routed)           0.639     5.726    lsq1/handshake_lsq_lsq1_core/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/eqOp1_in
    SLICE_X54Y27         LUT6 (Prop_lut6_I4_O)        0.043     5.769 r  lsq1/handshake_lsq_lsq1_core/Mint_i_6__5_comp/O
                         net (fo=10, routed)          0.725     6.493    mulf0/gen_flopoco_ip.ip/ip/SignificandMultiplication/tile_0_mult/A[12]
    DSP48_X3Y12          DSP48E1                                      r  mulf0/gen_flopoco_ip.ip/ip/SignificandMultiplication/tile_0_mult/Mint/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3416, unset)         1.487     5.487    mulf0/gen_flopoco_ip.ip/ip/SignificandMultiplication/tile_0_mult/clk
    DSP48_X3Y12          DSP48E1                                      r  mulf0/gen_flopoco_ip.ip/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.017     5.504    
                         clock uncertainty           -0.035     5.468    
    DSP48_X3Y12          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -2.655     2.813    mulf0/gen_flopoco_ip.ip/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          2.813    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                 -3.680    




