// Seed: 3337661049
module module_0;
  wire id_1;
  assign module_2.id_4 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 ();
  output reg id_2;
  output wire id_1;
  not primCall (id_1, id_3);
  always begin : LABEL_0
    id_2 = id_3;
  end
endmodule
module module_2 (
    input wire id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4,
    input tri1 id_5,
    output tri id_6
);
  initial assume (id_3 | 1'h0);
  module_0 modCall_1 ();
endmodule
