Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:298]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num(zero='b0111111,one='b011...
Compiling module xil_defaultlib.led_show_num_led_num_0_0
Compiling module xil_defaultlib.led_show_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
