TimeQuest Timing Analyzer report for pwm_module
Mon May 22 14:29:06 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'tc_clock_50'
 13. Slow Model Setup: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 14. Slow Model Hold: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 15. Slow Model Hold: 'tc_clock_50'
 16. Slow Model Recovery: 'tc_clock_50'
 17. Slow Model Removal: 'tc_clock_50'
 18. Slow Model Minimum Pulse Width: 'tc_clock_50'
 19. Slow Model Minimum Pulse Width: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'tc_clock_50'
 30. Fast Model Setup: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 31. Fast Model Hold: 'tc_clock_50'
 32. Fast Model Hold: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 33. Fast Model Recovery: 'tc_clock_50'
 34. Fast Model Removal: 'tc_clock_50'
 35. Fast Model Minimum Pulse Width: 'tc_clock_50'
 36. Fast Model Minimum Pulse Width: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Setup Transfers
 47. Hold Transfers
 48. Recovery Transfers
 49. Removal Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pwm_module                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C15AF484C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; sdc_constraints.sdc ; OK     ; Mon May 22 14:29:06 2023 ;
+---------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-------------------------------------------------------+---------------------------------------------------------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; tc_clock_50 ; \b_gen_pll:i_altera_pll|altpll_component|pll|inclk[0] ; { \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] } ;
; tc_clock_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                       ; { clock_50 }                                            ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                   ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 73.15 MHz  ; 73.15 MHz       ; tc_clock_50                                         ;      ;
; 370.78 MHz ; 370.78 MHz      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                     ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; tc_clock_50                                         ; 6.330  ; 0.000         ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 17.303 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Hold Summary                                                     ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.445 ; 0.000         ;
; tc_clock_50                                         ; 0.445 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+--------------------------------------+
; Slow Model Recovery Summary          ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; tc_clock_50 ; 15.817 ; 0.000         ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow Model Removal Summary          ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; tc_clock_50 ; 0.006 ; 0.000         ;
+-------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                      ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; tc_clock_50                                         ; 7.686 ; 0.000         ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 8.889 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'tc_clock_50'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.330  ; serial_uart:i_serial_uart|tx                                                                                            ; fpga_out_tx                                      ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.814     ; 2.856      ;
; 6.632  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]                                                                        ; hex2_n[2]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.675     ; 2.693      ;
; 6.632  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1                                                           ; hex2_n[3]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.675     ; 2.693      ;
; 6.636  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]                                                                        ; hex1_n[5]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.671     ; 2.693      ;
; 6.636  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]                                                                        ; hex1_n[6]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.671     ; 2.693      ;
; 6.643  ; serial_uart:i_serial_uart|received_error                                                                                ; ledr[0]                                          ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.684     ; 2.673      ;
; 6.646  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[6]                                                                        ; hex2_n[6]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.681     ; 2.673      ;
; 6.649  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]                                                                        ; hex2_n[4]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.678     ; 2.673      ;
; 6.651  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]                                                                        ; hex1_n[0]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.656     ; 2.693      ;
; 6.651  ; pwm_ctrl:i_pwm_ctrl|led                                                                                                 ; ledg[0]                                          ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.666     ; 2.683      ;
; 6.657  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]                                                                        ; hex0_n[1]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.670     ; 2.673      ;
; 6.659  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5]                                                                        ; hex2_n[5]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.678     ; 2.663      ;
; 6.661  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]                                                                        ; hex0_n[4]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.656     ; 2.683      ;
; 6.661  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]                                                                        ; hex0_n[5]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.656     ; 2.683      ;
; 6.661  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]                                                                        ; hex0_n[6]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.656     ; 2.683      ;
; 6.662  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]                                                                        ; hex1_n[4]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.665     ; 2.673      ;
; 6.663  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]                                                                        ; hex0_n[2]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.664     ; 2.673      ;
; 6.663  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]                                                                        ; hex0_n[3]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.664     ; 2.673      ;
; 6.672  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]                                                                        ; hex1_n[3]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.665     ; 2.663      ;
; 6.672  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]                                                                        ; hex2_n[1]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.675     ; 2.653      ;
; 6.676  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]                                                                        ; hex2_n[0]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.671     ; 2.653      ;
; 6.682  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]                                                                        ; hex1_n[1]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.665     ; 2.653      ;
; 6.682  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]                                                                        ; hex1_n[2]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.665     ; 2.653      ;
; 6.687  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]                                                                        ; hex0_n[0]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.670     ; 2.643      ;
; 8.852  ; key_n[1]                                                                                                                ; key_ctrl:i_key_ctrl|key_on_r                     ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.849      ; 6.035      ;
; 9.174  ; key_n[2]                                                                                                                ; key_ctrl:i_key_ctrl|key_down_r                   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.849      ; 5.713      ;
; 9.356  ; key_n[3]                                                                                                                ; key_ctrl:i_key_ctrl|key_up_r                     ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.849      ; 5.531      ;
; 9.405  ; fpga_in_rx                                                                                                              ; serial_uart:i_serial_uart|rx_r                   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.836      ; 5.469      ;
; 9.464  ; key_n[0]                                                                                                                ; key_ctrl:i_key_ctrl|key_off_r                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.854      ; 5.428      ;
; 10.357 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.272     ; 9.282      ;
; 10.357 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.272     ; 9.282      ;
; 10.357 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.272     ; 9.282      ;
; 10.357 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.272     ; 9.282      ;
; 10.357 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.272     ; 9.282      ;
; 10.357 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.272     ; 9.282      ;
; 10.357 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.272     ; 9.282      ;
; 10.357 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.272     ; 9.282      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.383 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.263     ; 9.265      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.522 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.257     ; 9.132      ;
; 10.657 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.307      ;
; 10.657 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.307      ;
; 10.657 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.307      ;
; 10.657 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.307      ;
; 10.657 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.307      ;
; 10.657 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.307      ;
; 10.657 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.307      ;
; 10.657 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.307      ;
; 10.772 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.192      ;
; 10.772 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.192      ;
; 10.772 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.192      ;
; 10.772 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.192      ;
; 10.772 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.192      ;
; 10.772 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.192      ;
; 10.772 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.074     ; 9.192      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                         ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 17.303 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.735      ;
; 17.303 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.735      ;
; 17.303 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.735      ;
; 17.303 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.735      ;
; 17.303 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.735      ;
; 17.303 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.735      ;
; 17.349 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.689      ;
; 17.349 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.689      ;
; 17.349 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.689      ;
; 17.349 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.689      ;
; 17.349 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.689      ;
; 17.349 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.689      ;
; 17.542 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.496      ;
; 17.542 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.496      ;
; 17.542 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.496      ;
; 17.542 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.496      ;
; 17.542 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.496      ;
; 17.542 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.496      ;
; 17.586 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.452      ;
; 17.586 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.452      ;
; 17.586 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.452      ;
; 17.586 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.452      ;
; 17.586 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.452      ;
; 17.586 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.452      ;
; 17.610 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.428      ;
; 17.656 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.382      ;
; 17.693 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.345      ;
; 17.693 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.345      ;
; 17.693 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.345      ;
; 17.693 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.345      ;
; 17.693 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.345      ;
; 17.693 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.345      ;
; 17.835 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.203      ;
; 17.835 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.203      ;
; 17.835 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.203      ;
; 17.835 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.203      ;
; 17.835 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.203      ;
; 17.835 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.203      ;
; 17.849 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.189      ;
; 17.893 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.145      ;
; 17.907 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.131      ;
; 18.000 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.038      ;
; 18.025 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.013      ;
; 18.025 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.013      ;
; 18.025 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.013      ;
; 18.025 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.013      ;
; 18.025 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.013      ;
; 18.025 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.013      ;
; 18.103 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.935      ;
; 18.142 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.896      ;
; 18.232 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.806      ;
; 18.263 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.775      ;
; 18.278 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.760      ;
; 18.332 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.706      ;
; 18.471 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.567      ;
; 18.622 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.416      ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                         ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.445 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.635 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.921      ;
; 0.984 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.270      ;
; 0.992 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.278      ;
; 0.993 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.279      ;
; 1.026 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.312      ;
; 1.027 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.313      ;
; 1.031 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.317      ;
; 1.281 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.567      ;
; 1.416 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.702      ;
; 1.420 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.706      ;
; 1.424 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.710      ;
; 1.425 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.711      ;
; 1.458 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.744      ;
; 1.459 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.745      ;
; 1.464 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.750      ;
; 1.474 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.760      ;
; 1.489 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.775      ;
; 1.496 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.782      ;
; 1.504 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.790      ;
; 1.505 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.791      ;
; 1.520 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.806      ;
; 1.538 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.824      ;
; 1.539 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.825      ;
; 1.576 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.862      ;
; 1.584 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.870      ;
; 1.610 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.896      ;
; 1.618 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.904      ;
; 1.619 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.905      ;
; 1.649 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.935      ;
; 1.656 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.942      ;
; 1.664 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.950      ;
; 1.698 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.984      ;
; 1.727 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.013      ;
; 1.727 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.013      ;
; 1.727 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.013      ;
; 1.727 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.013      ;
; 1.744 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.030      ;
; 1.752 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.038      ;
; 1.778 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.064      ;
; 1.845 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.131      ;
; 1.859 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.145      ;
; 1.903 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.189      ;
; 1.917 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.203      ;
; 1.917 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.203      ;
; 1.917 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.203      ;
; 1.917 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.203      ;
; 1.917 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.203      ;
; 2.096 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.382      ;
; 2.142 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.428      ;
; 2.166 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.452      ;
; 2.166 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.452      ;
; 2.166 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.452      ;
; 2.210 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.496      ;
; 2.210 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.496      ;
; 2.403 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.689      ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'tc_clock_50'                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; serial_uart:i_serial_uart|rx_state.s_idle                     ; serial_uart:i_serial_uart|rx_state.s_idle                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_bit_no[2]                        ; serial_uart:i_serial_uart|rx_bit_no[2]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_bit_no[0]                        ; serial_uart:i_serial_uart|rx_bit_no[0]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_bit_no[1]                        ; serial_uart:i_serial_uart|rx_bit_no[1]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_state.s_rx_data                  ; serial_uart:i_serial_uart|rx_state.s_rx_data                                                                            ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|received_error~_Duplicate_1         ; serial_uart:i_serial_uart|received_error~_Duplicate_1                                                                   ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; key_ctrl:i_key_ctrl|key_in_states                             ; key_ctrl:i_key_ctrl|key_in_states                                                                                       ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; key_ctrl:i_key_ctrl|key_up_out                                ; key_ctrl:i_key_ctrl|key_up_out                                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[6]                      ; serial_uart:i_serial_uart|rx_byte_int[6]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[5]                      ; serial_uart:i_serial_uart|rx_byte_int[5]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[4]                      ; serial_uart:i_serial_uart|rx_byte_int[4]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[3]                      ; serial_uart:i_serial_uart|rx_byte_int[3]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[2]                      ; serial_uart:i_serial_uart|rx_byte_int[2]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[1]                      ; serial_uart:i_serial_uart|rx_byte_int[1]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|rx_byte_int[0]                      ; serial_uart:i_serial_uart|rx_byte_int[0]                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_ctrl:i_serial_ctrl|s_pulse                             ; serial_ctrl:i_serial_ctrl|s_pulse                                                                                       ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_ctrl:i_serial_ctrl|serial_on_out                       ; serial_ctrl:i_serial_ctrl|serial_on_out                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_ctrl:i_serial_ctrl|serial_down_out                     ; serial_ctrl:i_serial_ctrl|serial_down_out                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_ctrl:i_serial_ctrl|serial_off_out                      ; serial_ctrl:i_serial_ctrl|serial_off_out                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_ctrl:i_serial_ctrl|serial_up_out                       ; serial_ctrl:i_serial_ctrl|serial_up_out                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; key_ctrl:i_key_ctrl|key_down_out                              ; key_ctrl:i_key_ctrl|key_down_out                                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; key_ctrl:i_key_ctrl|key_off_out                               ; key_ctrl:i_key_ctrl|key_off_out                                                                                         ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; key_ctrl:i_key_ctrl|key_on_out                                ; key_ctrl:i_key_ctrl|key_on_out                                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                          ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                                                                                    ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pwm_ctrl:i_pwm_ctrl|previous_dc[7]                            ; pwm_ctrl:i_pwm_ctrl|previous_dc[7]                                                                                      ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pwm_ctrl:i_pwm_ctrl|update_dc                                 ; pwm_ctrl:i_pwm_ctrl|update_dc                                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; pwm_ctrl:i_pwm_ctrl|update_dc_now                             ; pwm_ctrl:i_pwm_ctrl|update_dc_now                                                                                       ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent    ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr         ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr                                                                   ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle            ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle                                                                      ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|tx_state.s_start_bit                ; serial_uart:i_serial_uart|tx_state.s_start_bit                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|tx_bit_no[1]                        ; serial_uart:i_serial_uart|tx_bit_no[1]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|tx_state.s_tx_data                  ; serial_uart:i_serial_uart|tx_state.s_tx_data                                                                            ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|tx_bit_no[0]                        ; serial_uart:i_serial_uart|tx_bit_no[0]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|tx_bit_no[2]                        ; serial_uart:i_serial_uart|tx_bit_no[2]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; serial_uart:i_serial_uart|tx_state.s_stop_bit                 ; serial_uart:i_serial_uart|tx_state.s_stop_bit                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0]              ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0]                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[1]              ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[1]                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[4]              ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[4]                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]              ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[2]              ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[2]                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.898      ;
; 0.615 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.901      ;
; 0.617 ; serial_uart:i_serial_uart|rx_r                                ; serial_uart:i_serial_uart|rx_2r                                                                                         ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.903      ;
; 0.619 ; serial_uart:i_serial_uart|tx_byte_saved[4]                    ; serial_uart:i_serial_uart|tx_byte_saved[3]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.906      ;
; 0.625 ; serial_uart:i_serial_uart|rx_byte_int[3]                      ; serial_uart:i_serial_uart|received_data[3]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.911      ;
; 0.629 ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                            ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                                                                                      ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.915      ;
; 0.633 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.919      ;
; 0.636 ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[18]                         ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[18]                                                                                   ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.922      ;
; 0.636 ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[18]                         ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[18]                                                                                   ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.922      ;
; 0.636 ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[18]                        ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[18]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.922      ;
; 0.641 ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[18]                       ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[18]                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.927      ;
; 0.642 ; serial_uart:i_serial_uart|rx_bit_cnt[8]                       ; serial_uart:i_serial_uart|rx_bit_cnt[8]                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.928      ;
; 0.643 ; key_ctrl:i_key_ctrl|key_up_2r                                 ; key_ctrl:i_key_ctrl|key_up_out                                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.929      ;
; 0.644 ; key_ctrl:i_key_ctrl|key_down_2r                               ; key_ctrl:i_key_ctrl|key_down_out                                                                                        ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.930      ;
; 0.646 ; key_ctrl:i_key_ctrl|key_in_states                             ; key_ctrl:i_key_ctrl|key_off_out                                                                                         ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.932      ;
; 0.649 ; serial_uart:i_serial_uart|rx_bit_cnt[8]                       ; serial_uart:i_serial_uart|rx_bit_cnt_half                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.935      ;
; 0.651 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.937      ;
; 0.660 ; serial_uart:i_serial_uart|tx_state.s_tx_data                  ; serial_uart:i_serial_uart|tx_bit_no[0]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.946      ;
; 0.671 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                 ; serial_uart:i_serial_uart|received_error~_Duplicate_1                                                                   ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.957      ;
; 0.675 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                 ; serial_uart:i_serial_uart|rx_bit_no[1]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.961      ;
; 0.676 ; serial_uart:i_serial_uart|rx_state.s_rx_data                  ; serial_uart:i_serial_uart|rx_bit_no[0]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.962      ;
; 0.677 ; serial_uart:i_serial_uart|rx_state.s_stop_bit                 ; serial_uart:i_serial_uart|received_valid                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.963      ;
; 0.677 ; serial_uart:i_serial_uart|rx_state.s_rx_data                  ; serial_uart:i_serial_uart|rx_bit_no[2]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.963      ;
; 0.682 ; serial_uart:i_serial_uart|rx_state.s_rx_data                  ; serial_uart:i_serial_uart|rx_state.s_stop_bit                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.968      ;
; 0.682 ; serial_uart:i_serial_uart|tx_state.s_idle                     ; serial_uart:i_serial_uart|tx_bit_no[2]                                                                                  ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 0.968      ;
; 0.760 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.046      ;
; 0.764 ; key_ctrl:i_key_ctrl|key_up_r                                  ; key_ctrl:i_key_ctrl|key_up_2r                                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.050      ;
; 0.769 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.055      ;
; 0.769 ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]               ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[0]                                                                             ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.055      ;
; 0.772 ; serial_uart:i_serial_uart|rx_byte_int[4]                      ; serial_uart:i_serial_uart|received_data[4]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.058      ;
; 0.779 ; serial_uart:i_serial_uart|rx_byte_int[2]                      ; serial_uart:i_serial_uart|received_data[2]                                                                              ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.065      ;
; 0.788 ; serial_uart:i_serial_uart|tx_bit_cnt[8]                       ; serial_uart:i_serial_uart|tx_bit_cnt_wrap                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.074      ;
; 0.791 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.120      ;
; 0.803 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.132      ;
; 0.805 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.134      ;
; 0.812 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.141      ;
; 0.812 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.141      ;
; 0.812 ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                   ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.079      ; 1.141      ;
; 0.817 ; serial_uart:i_serial_uart|rx_bit_cnt[7]                       ; serial_uart:i_serial_uart|rx_bit_cnt_wrap                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.103      ;
; 0.818 ; serial_uart:i_serial_uart|rx_bit_cnt[7]                       ; serial_uart:i_serial_uart|rx_bit_cnt_half                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.104      ;
; 0.884 ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                                 ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]                                                                                      ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.001      ; 1.171      ;
; 0.889 ; serial_uart:i_serial_uart|received_data[0]                    ; serial_ctrl:i_serial_ctrl|serial_off_out                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.001      ; 1.176      ;
; 0.892 ; serial_uart:i_serial_uart|received_data[0]                    ; serial_ctrl:i_serial_ctrl|serial_on_out                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.001      ; 1.179      ;
; 0.928 ; serial_uart:i_serial_uart|tx_bit_cnt_wrap                     ; serial_uart:i_serial_uart|tx_state.s_start_bit                                                                          ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.214      ;
; 0.929 ; serial_uart:i_serial_uart|tx_bit_cnt_wrap                     ; serial_uart:i_serial_uart|tx_state.s_stop_bit                                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.215      ;
; 0.935 ; serial_uart:i_serial_uart|tx_bit_cnt_wrap                     ; serial_uart:i_serial_uart|tx_bit_cnt_en                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.221      ;
; 0.935 ; serial_ctrl:i_serial_ctrl|s_pulse                             ; serial_ctrl:i_serial_ctrl|serial_on_out                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.221      ;
; 0.935 ; serial_uart:i_serial_uart|tx_bit_cnt_wrap                     ; serial_uart:i_serial_uart|tx_state.s_tx_data                                                                            ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.221      ;
; 0.941 ; serial_ctrl:i_serial_ctrl|s_pulse                             ; serial_ctrl:i_serial_ctrl|serial_down_out                                                                               ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.227      ;
; 0.942 ; serial_ctrl:i_serial_ctrl|s_pulse                             ; serial_ctrl:i_serial_ctrl|serial_off_out                                                                                ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.228      ;
; 0.942 ; serial_ctrl:i_serial_ctrl|s_pulse                             ; serial_ctrl:i_serial_ctrl|serial_up_out                                                                                 ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.228      ;
; 0.944 ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1                                                           ; tc_clock_50  ; tc_clock_50 ; 0.000        ; 0.000      ; 1.230      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'tc_clock_50'                                                                                                                                                                                                 ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                       ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 15.817 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[7]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.770      ; 6.991      ;
; 15.849 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[1]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.768      ; 6.957      ;
; 15.849 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.768      ; 6.957      ;
; 15.849 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.768      ; 6.957      ;
; 15.849 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.768      ; 6.957      ;
; 15.849 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.768      ; 6.957      ;
; 15.849 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[0]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.768      ; 6.957      ;
; 15.849 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.768      ; 6.957      ;
; 15.849 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.768      ; 6.957      ;
; 15.872 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.769      ; 6.935      ;
; 15.872 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.769      ; 6.935      ;
; 15.872 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.769      ; 6.935      ;
; 15.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.771      ; 6.933      ;
; 15.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.771      ; 6.933      ;
; 15.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.771      ; 6.933      ;
; 15.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.771      ; 6.933      ;
; 15.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                           ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.771      ; 6.933      ;
; 16.221 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[1]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.773      ; 6.590      ;
; 16.221 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[2]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.773      ; 6.590      ;
; 16.221 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[3]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.773      ; 6.590      ;
; 16.221 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[0]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.773      ; 6.590      ;
; 16.221 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.775      ; 6.592      ;
; 16.221 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.775      ; 6.592      ;
; 16.221 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.775      ; 6.592      ;
; 16.221 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.775      ; 6.592      ;
; 16.221 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.775      ; 6.592      ;
; 16.221 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.775      ; 6.592      ;
; 16.394 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|led                                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.584      ; 6.101      ;
; 16.518 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.776      ; 6.296      ;
; 16.518 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.776      ; 6.296      ;
; 16.518 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.776      ; 6.296      ;
; 16.518 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.776      ; 6.296      ;
; 16.518 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.776      ; 6.296      ;
; 16.518 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.776      ; 6.296      ;
; 16.518 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.776      ; 6.296      ;
; 16.520 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.776      ; 6.294      ;
; 16.861 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_up_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.767      ; 5.944      ;
; 16.861 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_down_out                              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.767      ; 5.944      ;
; 16.861 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_off_out                               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.767      ; 5.944      ;
; 16.861 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_on_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.767      ; 5.944      ;
; 17.128 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_on_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.773      ; 5.683      ;
; 17.128 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_down_out                     ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.773      ; 5.683      ;
; 17.128 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_off_out                      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.773      ; 5.683      ;
; 17.128 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_up_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.773      ; 5.683      ;
; 17.128 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|update_dc_now                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.773      ; 5.683      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.149 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.667      ;
; 17.705 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.111      ;
; 17.705 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.111      ;
; 17.705 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.111      ;
; 17.705 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 5.111      ;
; 17.711 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.772      ; 5.099      ;
; 17.957 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.760      ; 4.841      ;
; 17.974 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 4.842      ;
; 17.974 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 4.842      ;
; 17.974 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.778      ; 4.842      ;
; 18.002 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.772      ; 4.808      ;
; 18.002 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.772      ; 4.808      ;
; 18.002 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.772      ; 4.808      ;
; 18.002 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.772      ; 4.808      ;
; 18.002 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.772      ; 4.808      ;
; 18.297 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.767      ; 4.508      ;
; 18.297 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.767      ; 4.508      ;
; 18.297 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.767      ; 4.508      ;
; 18.297 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.767      ; 4.508      ;
; 18.297 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.767      ; 4.508      ;
; 18.297 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.767      ; 4.508      ;
; 18.297 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.767      ; 4.508      ;
; 18.297 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.767      ; 4.508      ;
; 19.047 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.599      ; 3.463      ;
; 19.049 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.596      ; 3.458      ;
; 19.049 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.596      ; 3.458      ;
; 19.057 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.593      ; 3.447      ;
; 19.057 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.593      ; 3.447      ;
; 19.057 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.593      ; 3.447      ;
; 19.401 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.589      ; 3.099      ;
; 19.401 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.589      ; 3.099      ;
; 19.401 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.589      ; 3.099      ;
; 19.402 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.583      ; 3.092      ;
; 19.402 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.583      ; 3.092      ;
; 19.402 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.583      ; 3.092      ;
; 19.402 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.583      ; 3.092      ;
; 19.405 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.574      ; 3.080      ;
; 19.405 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.574      ; 3.080      ;
; 19.405 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.574      ; 3.080      ;
; 19.405 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.574      ; 3.080      ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'tc_clock_50'                                                                                                                                                                                                 ;
+-------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                       ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.006 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.588      ; 2.691      ;
; 0.006 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.588      ; 2.691      ;
; 0.382 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.582      ; 3.061      ;
; 0.382 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.582      ; 3.061      ;
; 0.409 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.574      ; 3.080      ;
; 0.409 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.574      ; 3.080      ;
; 0.409 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.574      ; 3.080      ;
; 0.409 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.574      ; 3.080      ;
; 0.412 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.583      ; 3.092      ;
; 0.412 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.583      ; 3.092      ;
; 0.412 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.583      ; 3.092      ;
; 0.412 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.583      ; 3.092      ;
; 0.413 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.589      ; 3.099      ;
; 0.413 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.589      ; 3.099      ;
; 0.413 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.589      ; 3.099      ;
; 0.757 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.593      ; 3.447      ;
; 0.757 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.593      ; 3.447      ;
; 0.757 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.593      ; 3.447      ;
; 0.765 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.596      ; 3.458      ;
; 0.765 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.596      ; 3.458      ;
; 0.767 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.599      ; 3.463      ;
; 1.455 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.767      ; 4.508      ;
; 1.455 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.767      ; 4.508      ;
; 1.455 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.767      ; 4.508      ;
; 1.455 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.767      ; 4.508      ;
; 1.455 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.767      ; 4.508      ;
; 1.455 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.767      ; 4.508      ;
; 1.455 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.767      ; 4.508      ;
; 1.455 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.767      ; 4.508      ;
; 1.750 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.772      ; 4.808      ;
; 1.750 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.772      ; 4.808      ;
; 1.750 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.772      ; 4.808      ;
; 1.750 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.772      ; 4.808      ;
; 1.750 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.772      ; 4.808      ;
; 1.778 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 4.842      ;
; 1.778 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 4.842      ;
; 1.778 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 4.842      ;
; 1.795 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.760      ; 4.841      ;
; 2.041 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.772      ; 5.099      ;
; 2.047 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.111      ;
; 2.047 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.111      ;
; 2.047 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.111      ;
; 2.047 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.111      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.603 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.778      ; 5.667      ;
; 2.624 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_on_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.773      ; 5.683      ;
; 2.624 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_down_out                     ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.773      ; 5.683      ;
; 2.624 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_off_out                      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.773      ; 5.683      ;
; 2.624 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_up_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.773      ; 5.683      ;
; 2.624 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|update_dc_now                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.773      ; 5.683      ;
; 2.891 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_up_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.767      ; 5.944      ;
; 2.891 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_down_out                              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.767      ; 5.944      ;
; 2.891 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_off_out                               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.767      ; 5.944      ;
; 2.891 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_on_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.767      ; 5.944      ;
; 3.232 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.776      ; 6.294      ;
; 3.234 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.776      ; 6.296      ;
; 3.234 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.776      ; 6.296      ;
; 3.234 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.776      ; 6.296      ;
; 3.234 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.776      ; 6.296      ;
; 3.234 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.776      ; 6.296      ;
; 3.234 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.776      ; 6.296      ;
; 3.234 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.776      ; 6.296      ;
; 3.420 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|led                                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.584      ; 6.101      ;
; 3.531 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[1]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.773      ; 6.590      ;
; 3.531 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[2]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.773      ; 6.590      ;
; 3.531 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[3]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.773      ; 6.590      ;
; 3.531 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[0]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.773      ; 6.590      ;
; 3.531 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.775      ; 6.592      ;
; 3.531 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.775      ; 6.592      ;
; 3.531 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.775      ; 6.592      ;
; 3.531 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.775      ; 6.592      ;
; 3.531 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.775      ; 6.592      ;
; 3.531 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.775      ; 6.592      ;
; 3.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.771      ; 6.933      ;
; 3.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.771      ; 6.933      ;
; 3.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.771      ; 6.933      ;
; 3.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.771      ; 6.933      ;
; 3.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                           ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.771      ; 6.933      ;
; 3.880 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.769      ; 6.935      ;
; 3.880 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.769      ; 6.935      ;
; 3.880 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.769      ; 6.935      ;
; 3.903 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[1]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.768      ; 6.957      ;
; 3.903 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.768      ; 6.957      ;
; 3.903 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.768      ; 6.957      ;
; 3.903 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.768      ; 6.957      ;
; 3.903 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.768      ; 6.957      ;
+-------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'tc_clock_50'                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[0]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[0]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[6]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[6]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle                                                                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle                                                                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr                                                                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr                                                                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones                                                                 ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones                                                                 ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]                                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out                    ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[0]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[0]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[1]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[1]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[2]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[2]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[3]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[3]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[4]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[4]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[5]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[5]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[6]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[6]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_out|clk                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_out|clk                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; 2.595 ; 2.595 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; 3.148 ; 3.148 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; 2.536 ; 2.536 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; 3.148 ; 3.148 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; 2.826 ; 2.826 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; 2.644 ; 2.644 ; Rise       ; tc_clock_50     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; -2.347 ; -2.347 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; -2.288 ; -2.288 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; -2.288 ; -2.288 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; -2.900 ; -2.900 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; -2.578 ; -2.578 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; -2.396 ; -2.396 ; Rise       ; tc_clock_50     ;
+------------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-------------+-------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+-------------+-------+-------+------------+-----------------+
; fpga_out_tx ; tc_clock_50 ; 5.670 ; 5.670 ; Rise       ; tc_clock_50     ;
; hex0_n[*]   ; tc_clock_50 ; 5.343 ; 5.343 ; Rise       ; tc_clock_50     ;
;  hex0_n[0]  ; tc_clock_50 ; 5.313 ; 5.313 ; Rise       ; tc_clock_50     ;
;  hex0_n[1]  ; tc_clock_50 ; 5.343 ; 5.343 ; Rise       ; tc_clock_50     ;
;  hex0_n[2]  ; tc_clock_50 ; 5.337 ; 5.337 ; Rise       ; tc_clock_50     ;
;  hex0_n[3]  ; tc_clock_50 ; 5.337 ; 5.337 ; Rise       ; tc_clock_50     ;
;  hex0_n[4]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
;  hex0_n[5]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
;  hex0_n[6]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
; hex1_n[*]   ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
;  hex1_n[0]  ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
;  hex1_n[1]  ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[2]  ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[3]  ; tc_clock_50 ; 5.328 ; 5.328 ; Rise       ; tc_clock_50     ;
;  hex1_n[4]  ; tc_clock_50 ; 5.338 ; 5.338 ; Rise       ; tc_clock_50     ;
;  hex1_n[5]  ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
;  hex1_n[6]  ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
; hex2_n[*]   ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[0]  ; tc_clock_50 ; 5.324 ; 5.324 ; Rise       ; tc_clock_50     ;
;  hex2_n[1]  ; tc_clock_50 ; 5.328 ; 5.328 ; Rise       ; tc_clock_50     ;
;  hex2_n[2]  ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[3]  ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[4]  ; tc_clock_50 ; 5.351 ; 5.351 ; Rise       ; tc_clock_50     ;
;  hex2_n[5]  ; tc_clock_50 ; 5.341 ; 5.341 ; Rise       ; tc_clock_50     ;
;  hex2_n[6]  ; tc_clock_50 ; 5.354 ; 5.354 ; Rise       ; tc_clock_50     ;
; ledg[*]     ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
;  ledg[0]    ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
; ledr[*]     ; tc_clock_50 ; 5.357 ; 5.357 ; Rise       ; tc_clock_50     ;
;  ledr[0]    ; tc_clock_50 ; 5.357 ; 5.357 ; Rise       ; tc_clock_50     ;
+-------------+-------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+-------------+-------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+-------------+-------+-------+------------+-----------------+
; fpga_out_tx ; tc_clock_50 ; 5.670 ; 5.670 ; Rise       ; tc_clock_50     ;
; hex0_n[*]   ; tc_clock_50 ; 5.313 ; 5.313 ; Rise       ; tc_clock_50     ;
;  hex0_n[0]  ; tc_clock_50 ; 5.313 ; 5.313 ; Rise       ; tc_clock_50     ;
;  hex0_n[1]  ; tc_clock_50 ; 5.343 ; 5.343 ; Rise       ; tc_clock_50     ;
;  hex0_n[2]  ; tc_clock_50 ; 5.337 ; 5.337 ; Rise       ; tc_clock_50     ;
;  hex0_n[3]  ; tc_clock_50 ; 5.337 ; 5.337 ; Rise       ; tc_clock_50     ;
;  hex0_n[4]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
;  hex0_n[5]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
;  hex0_n[6]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
; hex1_n[*]   ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[0]  ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
;  hex1_n[1]  ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[2]  ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[3]  ; tc_clock_50 ; 5.328 ; 5.328 ; Rise       ; tc_clock_50     ;
;  hex1_n[4]  ; tc_clock_50 ; 5.338 ; 5.338 ; Rise       ; tc_clock_50     ;
;  hex1_n[5]  ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
;  hex1_n[6]  ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
; hex2_n[*]   ; tc_clock_50 ; 5.324 ; 5.324 ; Rise       ; tc_clock_50     ;
;  hex2_n[0]  ; tc_clock_50 ; 5.324 ; 5.324 ; Rise       ; tc_clock_50     ;
;  hex2_n[1]  ; tc_clock_50 ; 5.328 ; 5.328 ; Rise       ; tc_clock_50     ;
;  hex2_n[2]  ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[3]  ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[4]  ; tc_clock_50 ; 5.351 ; 5.351 ; Rise       ; tc_clock_50     ;
;  hex2_n[5]  ; tc_clock_50 ; 5.341 ; 5.341 ; Rise       ; tc_clock_50     ;
;  hex2_n[6]  ; tc_clock_50 ; 5.354 ; 5.354 ; Rise       ; tc_clock_50     ;
; ledg[*]     ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
;  ledg[0]    ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
; ledr[*]     ; tc_clock_50 ; 5.357 ; 5.357 ; Rise       ; tc_clock_50     ;
;  ledr[0]    ; tc_clock_50 ; 5.357 ; 5.357 ; Rise       ; tc_clock_50     ;
+-------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                     ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; tc_clock_50                                         ; 8.835  ; 0.000         ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 18.887 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                      ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; tc_clock_50                                         ; -0.390 ; -0.390        ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.215  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------+
; Fast Model Recovery Summary          ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; tc_clock_50 ; 19.220 ; 0.000         ;
+-------------+--------+---------------+


+--------------------------------------+
; Fast Model Removal Summary           ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; tc_clock_50 ; -0.679 ; -14.393       ;
+-------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                      ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; tc_clock_50                                         ; 8.077 ; 0.000         ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 9.000 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'tc_clock_50'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.835  ; serial_uart:i_serial_uart|tx                                                                                            ; fpga_out_tx                                      ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.738     ; 1.427      ;
; 8.996  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]                                                                        ; hex2_n[2]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.647     ; 1.357      ;
; 8.996  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1                                                           ; hex2_n[3]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.647     ; 1.357      ;
; 9.001  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]                                                                        ; hex1_n[5]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.642     ; 1.357      ;
; 9.001  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]                                                                        ; hex1_n[6]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.642     ; 1.357      ;
; 9.007  ; serial_uart:i_serial_uart|received_error                                                                                ; ledr[0]                                          ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.656     ; 1.337      ;
; 9.011  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[6]                                                                        ; hex2_n[6]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.652     ; 1.337      ;
; 9.011  ; pwm_ctrl:i_pwm_ctrl|led                                                                                                 ; ledg[0]                                          ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.642     ; 1.347      ;
; 9.012  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]                                                                        ; hex1_n[0]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.631     ; 1.357      ;
; 9.013  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]                                                                        ; hex2_n[4]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.650     ; 1.337      ;
; 9.021  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]                                                                        ; hex0_n[1]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.642     ; 1.337      ;
; 9.022  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]                                                                        ; hex0_n[4]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.631     ; 1.347      ;
; 9.022  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]                                                                        ; hex0_n[5]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.631     ; 1.347      ;
; 9.022  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]                                                                        ; hex0_n[6]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.631     ; 1.347      ;
; 9.023  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5]                                                                        ; hex2_n[5]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.650     ; 1.327      ;
; 9.026  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]                                                                        ; hex0_n[2]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.637     ; 1.337      ;
; 9.026  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]                                                                        ; hex0_n[3]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.637     ; 1.337      ;
; 9.026  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]                                                                        ; hex1_n[4]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.637     ; 1.337      ;
; 9.036  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]                                                                        ; hex1_n[3]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.637     ; 1.327      ;
; 9.036  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]                                                                        ; hex2_n[1]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.647     ; 1.317      ;
; 9.041  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]                                                                        ; hex2_n[0]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.642     ; 1.317      ;
; 9.046  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]                                                                        ; hex1_n[1]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.637     ; 1.317      ;
; 9.046  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]                                                                        ; hex1_n[2]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.637     ; 1.317      ;
; 9.051  ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]                                                                        ; hex0_n[0]                                        ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.642     ; 1.307      ;
; 10.710 ; key_n[1]                                                                                                                ; key_ctrl:i_key_ctrl|key_on_r                     ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.785      ; 3.107      ;
; 10.977 ; key_n[2]                                                                                                                ; key_ctrl:i_key_ctrl|key_down_r                   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.786      ; 2.841      ;
; 11.004 ; key_n[3]                                                                                                                ; key_ctrl:i_key_ctrl|key_up_r                     ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.785      ; 2.813      ;
; 11.017 ; key_n[0]                                                                                                                ; key_ctrl:i_key_ctrl|key_off_r                    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.789      ; 2.804      ;
; 11.038 ; fpga_in_rx                                                                                                              ; serial_uart:i_serial_uart|rx_r                   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.775      ; 2.769      ;
; 15.561 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.221     ; 4.183      ;
; 15.561 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.221     ; 4.183      ;
; 15.561 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.221     ; 4.183      ;
; 15.561 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.221     ; 4.183      ;
; 15.561 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.221     ; 4.183      ;
; 15.561 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.221     ; 4.183      ;
; 15.561 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.221     ; 4.183      ;
; 15.561 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.221     ; 4.183      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.582 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.215     ; 4.168      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.649 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.210     ; 4.106      ;
; 15.839 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.205     ; 3.921      ;
; 15.839 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.205     ; 3.921      ;
; 15.839 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.205     ; 3.921      ;
; 15.839 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.205     ; 3.921      ;
; 15.839 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.205     ; 3.921      ;
; 15.839 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.205     ; 3.921      ;
; 15.839 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.205     ; 3.921      ;
; 15.839 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.205     ; 3.921      ;
; 15.894 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.064     ; 4.074      ;
; 15.894 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.064     ; 4.074      ;
; 15.894 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.064     ; 4.074      ;
; 15.894 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.064     ; 4.074      ;
; 15.894 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.064     ; 4.074      ;
; 15.894 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.064     ; 4.074      ;
; 15.894 ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0] ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -0.064     ; 4.074      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                         ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 18.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.145      ;
; 18.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.145      ;
; 18.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.145      ;
; 18.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.145      ;
; 18.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.145      ;
; 18.887 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.145      ;
; 18.902 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.130      ;
; 18.902 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.130      ;
; 18.902 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.130      ;
; 18.902 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.130      ;
; 18.902 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.130      ;
; 18.902 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.130      ;
; 18.967 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.065      ;
; 18.967 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.065      ;
; 18.967 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.065      ;
; 18.967 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.065      ;
; 18.967 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.065      ;
; 18.967 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.065      ;
; 18.996 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.036      ;
; 18.996 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.036      ;
; 18.996 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.036      ;
; 18.996 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.036      ;
; 18.996 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.036      ;
; 18.996 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.036      ;
; 18.997 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.035      ;
; 18.997 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.035      ;
; 18.997 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.035      ;
; 18.997 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.035      ;
; 18.997 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.035      ;
; 18.997 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.035      ;
; 19.075 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.957      ;
; 19.075 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.957      ;
; 19.075 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.957      ;
; 19.075 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.957      ;
; 19.075 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.957      ;
; 19.075 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.957      ;
; 19.107 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.925      ;
; 19.122 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.910      ;
; 19.136 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.896      ;
; 19.136 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.896      ;
; 19.136 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.896      ;
; 19.136 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.896      ;
; 19.136 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.896      ;
; 19.136 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.896      ;
; 19.187 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.845      ;
; 19.216 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.816      ;
; 19.217 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.815      ;
; 19.218 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.814      ;
; 19.282 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.750      ;
; 19.295 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.737      ;
; 19.319 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.713      ;
; 19.321 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.711      ;
; 19.336 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.696      ;
; 19.356 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.676      ;
; 19.401 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.631      ;
; 19.431 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.601      ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'tc_clock_50'                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.390 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; serial_uart:i_serial_uart|reset_r                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.072      ; 1.834      ;
; 0.068  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[9]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.284      ;
; 0.068  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[10]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.284      ;
; 0.068  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[11]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.284      ;
; 0.068  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[12]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.284      ;
; 0.068  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[13]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.284      ;
; 0.068  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[14]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.284      ;
; 0.068  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[15]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.284      ;
; 0.068  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[16]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.284      ;
; 0.068  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[18]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.284      ;
; 0.068  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[17]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.064      ; 2.284      ;
; 0.070  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[0]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.293      ;
; 0.070  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[1]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.293      ;
; 0.070  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[2]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.293      ;
; 0.070  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[3]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.293      ;
; 0.070  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[4]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.293      ;
; 0.070  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[5]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.293      ;
; 0.070  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[6]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.293      ;
; 0.070  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[7]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.293      ;
; 0.070  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_off_cnt[8]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.293      ;
; 0.083  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; serial_ctrl:i_serial_ctrl|s_pulse                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.076      ; 2.311      ;
; 0.083  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; pwm_ctrl:i_pwm_ctrl|update_dc                           ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.076      ; 2.311      ;
; 0.171  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[9]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.393      ;
; 0.171  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[10]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.393      ;
; 0.171  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[11]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.393      ;
; 0.171  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[12]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.393      ;
; 0.171  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[13]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.393      ;
; 0.171  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[14]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.393      ;
; 0.171  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[15]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.393      ;
; 0.171  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[16]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.393      ;
; 0.171  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[17]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.393      ;
; 0.171  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[18]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.393      ;
; 0.174  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[0]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.075      ; 2.401      ;
; 0.174  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[1]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.075      ; 2.401      ;
; 0.174  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[2]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.075      ; 2.401      ;
; 0.174  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[3]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.075      ; 2.401      ;
; 0.174  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[4]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.075      ; 2.401      ;
; 0.174  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[5]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.075      ; 2.401      ;
; 0.174  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[6]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.075      ; 2.401      ;
; 0.174  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[7]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.075      ; 2.401      ;
; 0.174  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_up_cnt[8]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.075      ; 2.401      ;
; 0.179  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|key_in_states                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.401      ;
; 0.181  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[0]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.407      ;
; 0.181  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[1]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.407      ;
; 0.181  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[2]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.407      ;
; 0.181  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[3]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.407      ;
; 0.181  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[4]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.407      ;
; 0.181  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[5]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.407      ;
; 0.181  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[6]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.407      ;
; 0.181  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[7]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.407      ;
; 0.181  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_down_cnt[8]                  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.407      ;
; 0.190  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[9]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.407      ;
; 0.190  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[10]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.407      ;
; 0.190  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[11]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.407      ;
; 0.190  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[12]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.407      ;
; 0.190  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[13]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.407      ;
; 0.190  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[14]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.407      ;
; 0.190  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[15]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.407      ;
; 0.190  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[16]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.407      ;
; 0.190  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[17]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.407      ;
; 0.190  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[18]                   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.407      ;
; 0.199  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[0]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.422      ;
; 0.199  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[1]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.422      ;
; 0.199  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[2]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.422      ;
; 0.199  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[3]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.422      ;
; 0.199  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[5]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.422      ;
; 0.199  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[6]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.422      ;
; 0.199  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[7]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.422      ;
; 0.199  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[8]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.422      ;
; 0.199  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out            ; key_ctrl:i_key_ctrl|ten_ms_on_cnt[4]                    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.422      ;
; 0.215  ; serial_uart:i_serial_uart|rx_state.s_idle               ; serial_uart:i_serial_uart|rx_state.s_idle               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_bit_no[2]                  ; serial_uart:i_serial_uart|rx_bit_no[2]                  ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_bit_no[0]                  ; serial_uart:i_serial_uart|rx_bit_no[0]                  ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_bit_no[1]                  ; serial_uart:i_serial_uart|rx_bit_no[1]                  ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_state.s_rx_data            ; serial_uart:i_serial_uart|rx_state.s_rx_data            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_state.s_stop_bit           ; serial_uart:i_serial_uart|rx_state.s_stop_bit           ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|received_error~_Duplicate_1   ; serial_uart:i_serial_uart|received_error~_Duplicate_1   ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; key_ctrl:i_key_ctrl|key_in_states                       ; key_ctrl:i_key_ctrl|key_in_states                       ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; key_ctrl:i_key_ctrl|key_up_out                          ; key_ctrl:i_key_ctrl|key_up_out                          ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[6]                ; serial_uart:i_serial_uart|rx_byte_int[6]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[5]                ; serial_uart:i_serial_uart|rx_byte_int[5]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[4]                ; serial_uart:i_serial_uart|rx_byte_int[4]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[3]                ; serial_uart:i_serial_uart|rx_byte_int[3]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[2]                ; serial_uart:i_serial_uart|rx_byte_int[2]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[1]                ; serial_uart:i_serial_uart|rx_byte_int[1]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[0]                ; serial_uart:i_serial_uart|rx_byte_int[0]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_ctrl:i_serial_ctrl|s_pulse                       ; serial_ctrl:i_serial_ctrl|s_pulse                       ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_ctrl:i_serial_ctrl|serial_on_out                 ; serial_ctrl:i_serial_ctrl|serial_on_out                 ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_ctrl:i_serial_ctrl|serial_down_out               ; serial_ctrl:i_serial_ctrl|serial_down_out               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_ctrl:i_serial_ctrl|serial_off_out                ; serial_ctrl:i_serial_ctrl|serial_off_out                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_ctrl:i_serial_ctrl|serial_up_out                 ; serial_ctrl:i_serial_ctrl|serial_up_out                 ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; key_ctrl:i_key_ctrl|key_down_out                        ; key_ctrl:i_key_ctrl|key_down_out                        ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; key_ctrl:i_key_ctrl|key_off_out                         ; key_ctrl:i_key_ctrl|key_off_out                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; key_ctrl:i_key_ctrl|key_on_out                          ; key_ctrl:i_key_ctrl|key_on_out                          ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                    ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pwm_ctrl:i_pwm_ctrl|previous_dc[7]                      ; pwm_ctrl:i_pwm_ctrl|previous_dc[7]                      ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pwm_ctrl:i_pwm_ctrl|update_dc                           ; pwm_ctrl:i_pwm_ctrl|update_dc                           ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pwm_ctrl:i_pwm_ctrl|update_dc_now                       ; pwm_ctrl:i_pwm_ctrl|update_dc_now                       ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                         ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.215 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.248 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.400      ;
; 0.367 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.376 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.528      ;
; 0.379 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.535      ;
; 0.479 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.631      ;
; 0.505 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.659      ;
; 0.511 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.663      ;
; 0.519 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.671      ;
; 0.521 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.673      ;
; 0.523 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.675      ;
; 0.524 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.676      ;
; 0.540 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.692      ;
; 0.542 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.546 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.698      ;
; 0.554 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.708      ;
; 0.559 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.711      ;
; 0.561 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.713      ;
; 0.575 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.727      ;
; 0.581 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.733      ;
; 0.585 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.737      ;
; 0.589 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.591 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.743      ;
; 0.598 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.750      ;
; 0.610 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.762      ;
; 0.616 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.768      ;
; 0.624 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.776      ;
; 0.651 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.803      ;
; 0.659 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.811      ;
; 0.662 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.814      ;
; 0.663 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.815      ;
; 0.664 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.816      ;
; 0.693 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.845      ;
; 0.744 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.744 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.744 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.744 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.758 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.773 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.925      ;
; 0.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.957      ;
; 0.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.957      ;
; 0.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.957      ;
; 0.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.957      ;
; 0.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.957      ;
; 0.884 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.036      ;
; 0.884 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.036      ;
; 0.884 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.036      ;
; 0.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.913 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.978 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.130      ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'tc_clock_50'                                                                                                                                                                                                 ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                       ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 19.220 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[7]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.073      ; 2.885      ;
; 19.237 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[1]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 2.866      ;
; 19.237 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 2.866      ;
; 19.237 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 2.866      ;
; 19.237 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 2.866      ;
; 19.237 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 2.866      ;
; 19.237 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[0]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 2.866      ;
; 19.237 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 2.866      ;
; 19.237 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 2.866      ;
; 19.248 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.072      ; 2.856      ;
; 19.248 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.072      ; 2.856      ;
; 19.248 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.072      ; 2.856      ;
; 19.250 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.074      ; 2.856      ;
; 19.250 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.074      ; 2.856      ;
; 19.250 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.074      ; 2.856      ;
; 19.250 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.074      ; 2.856      ;
; 19.250 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                           ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.074      ; 2.856      ;
; 19.365 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|led                                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.927      ; 2.527      ;
; 19.384 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[1]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.076      ; 2.724      ;
; 19.384 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[2]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.076      ; 2.724      ;
; 19.384 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[3]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.076      ; 2.724      ;
; 19.384 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[0]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.076      ; 2.724      ;
; 19.385 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.725      ;
; 19.385 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.725      ;
; 19.385 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.725      ;
; 19.385 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.725      ;
; 19.385 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.725      ;
; 19.385 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.725      ;
; 19.498 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.079      ; 2.613      ;
; 19.498 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.079      ; 2.613      ;
; 19.498 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.079      ; 2.613      ;
; 19.498 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.079      ; 2.613      ;
; 19.498 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.079      ; 2.613      ;
; 19.498 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.079      ; 2.613      ;
; 19.498 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.079      ; 2.613      ;
; 19.501 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.079      ; 2.610      ;
; 19.629 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_up_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.070      ; 2.473      ;
; 19.629 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_down_out                              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.070      ; 2.473      ;
; 19.629 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_off_out                               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.070      ; 2.473      ;
; 19.629 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_on_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.070      ; 2.473      ;
; 19.725 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_on_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.076      ; 2.383      ;
; 19.725 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_down_out                     ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.076      ; 2.383      ;
; 19.725 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_off_out                      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.076      ; 2.383      ;
; 19.725 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_up_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.076      ; 2.383      ;
; 19.725 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|update_dc_now                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.076      ; 2.383      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.735 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.080      ; 2.377      ;
; 19.947 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.163      ;
; 19.947 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.163      ;
; 19.947 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.163      ;
; 19.947 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.163      ;
; 19.951 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.072      ; 2.153      ;
; 20.032 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.065      ; 2.065      ;
; 20.041 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.069      ;
; 20.041 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.069      ;
; 20.041 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.078      ; 2.069      ;
; 20.059 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.073      ; 2.046      ;
; 20.059 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.073      ; 2.046      ;
; 20.059 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.073      ; 2.046      ;
; 20.059 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.073      ; 2.046      ;
; 20.059 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.073      ; 2.046      ;
; 20.175 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 1.928      ;
; 20.175 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 1.928      ;
; 20.175 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 1.928      ;
; 20.175 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 1.928      ;
; 20.175 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 1.928      ;
; 20.175 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 1.928      ;
; 20.175 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 1.928      ;
; 20.175 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.071      ; 1.928      ;
; 20.275 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.937      ; 1.627      ;
; 20.278 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.935      ; 1.622      ;
; 20.278 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.935      ; 1.622      ;
; 20.285 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.932      ; 1.612      ;
; 20.285 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.932      ; 1.612      ;
; 20.285 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.932      ; 1.612      ;
; 20.416 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.922      ; 1.471      ;
; 20.416 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.922      ; 1.471      ;
; 20.416 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.922      ; 1.471      ;
; 20.416 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.922      ; 1.471      ;
; 20.416 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.927      ; 1.476      ;
; 20.416 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.927      ; 1.476      ;
; 20.416 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.927      ; 1.476      ;
; 20.421 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.916      ; 1.460      ;
; 20.421 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.916      ; 1.460      ;
; 20.421 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.916      ; 1.460      ;
; 20.421 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 1.916      ; 1.460      ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'tc_clock_50'                                                                                                                                                                                                  ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                       ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.679 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.927      ; 1.299      ;
; -0.679 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.927      ; 1.299      ;
; -0.531 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.922      ; 1.442      ;
; -0.531 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.922      ; 1.442      ;
; -0.507 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.916      ; 1.460      ;
; -0.507 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.916      ; 1.460      ;
; -0.507 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.916      ; 1.460      ;
; -0.507 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.916      ; 1.460      ;
; -0.502 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.922      ; 1.471      ;
; -0.502 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.922      ; 1.471      ;
; -0.502 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.922      ; 1.471      ;
; -0.502 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.922      ; 1.471      ;
; -0.502 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.927      ; 1.476      ;
; -0.502 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.927      ; 1.476      ;
; -0.502 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.927      ; 1.476      ;
; -0.371 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.932      ; 1.612      ;
; -0.371 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.932      ; 1.612      ;
; -0.371 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.932      ; 1.612      ;
; -0.364 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.935      ; 1.622      ;
; -0.364 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.935      ; 1.622      ;
; -0.361 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[6]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.937      ; 1.627      ;
; -0.295 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 1.928      ;
; -0.295 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 1.928      ;
; -0.295 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 1.928      ;
; -0.295 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 1.928      ;
; -0.295 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 1.928      ;
; -0.295 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 1.928      ;
; -0.295 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 1.928      ;
; -0.295 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 1.928      ;
; -0.179 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.073      ; 2.046      ;
; -0.179 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.073      ; 2.046      ;
; -0.179 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.073      ; 2.046      ;
; -0.179 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[0]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.073      ; 2.046      ;
; -0.179 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[3]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.073      ; 2.046      ;
; -0.161 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.069      ;
; -0.161 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[4]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.069      ;
; -0.161 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[5]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.069      ;
; -0.152 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[1]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.065      ; 2.065      ;
; -0.071 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_data_out[2]              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.072      ; 2.153      ;
; -0.067 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.163      ;
; -0.067 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.163      ;
; -0.067 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.163      ;
; -0.067 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; dc_disp_ctrl:i_dc_disp_ctrl|transmit_valid_out                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.163      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.145  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.080      ; 2.377      ;
; 0.155  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_on_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.076      ; 2.383      ;
; 0.155  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_down_out                     ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.076      ; 2.383      ;
; 0.155  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_off_out                      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.076      ; 2.383      ;
; 0.155  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_up_out                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.076      ; 2.383      ;
; 0.155  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|update_dc_now                             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.076      ; 2.383      ;
; 0.251  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_up_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.473      ;
; 0.251  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_down_out                              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.473      ;
; 0.251  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_off_out                               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.473      ;
; 0.251  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_on_out                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.070      ; 2.473      ;
; 0.379  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.079      ; 2.610      ;
; 0.382  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.079      ; 2.613      ;
; 0.382  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.079      ; 2.613      ;
; 0.382  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.079      ; 2.613      ;
; 0.382  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.079      ; 2.613      ;
; 0.382  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.079      ; 2.613      ;
; 0.382  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.079      ; 2.613      ;
; 0.382  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.079      ; 2.613      ;
; 0.495  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.725      ;
; 0.495  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.725      ;
; 0.495  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.725      ;
; 0.495  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.725      ;
; 0.495  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.725      ;
; 0.495  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]                                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.078      ; 2.725      ;
; 0.496  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[1]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.076      ; 2.724      ;
; 0.496  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[2]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.076      ; 2.724      ;
; 0.496  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[3]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.076      ; 2.724      ;
; 0.496  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[0]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.076      ; 2.724      ;
; 0.549  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|led                                       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.927      ; 2.527      ;
; 0.630  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_idle                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.856      ;
; 0.630  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down                          ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.856      ;
; 0.630  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.856      ;
; 0.630  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.856      ;
; 0.630  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                           ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.074      ; 2.856      ;
; 0.632  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[5]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.072      ; 2.856      ;
; 0.632  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[4]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.072      ; 2.856      ;
; 0.632  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|previous_dc[6]                            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.072      ; 2.856      ;
; 0.643  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[1]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.866      ;
; 0.643  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.866      ;
; 0.643  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.866      ;
; 0.643  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.866      ;
; 0.643  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                                 ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.071      ; 2.866      ;
+--------+----------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'tc_clock_50'                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|altsyncram:bcd_rom_rtl_0|altsyncram_as71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[0]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[0]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[1]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[2]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[3]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[4]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[5]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[6]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[6]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; bcd_decode_rom:i_bcd_decode_rom|rom_addr[7]                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[0]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[1]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[2]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[3]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[4]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[5]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[6]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|bcd_input_vector[7]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_idle                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_cr                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_hundreds                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_ones                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_procent                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|send_data_state.s_send_tens                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[0]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[5]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector0[6]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[0]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[5]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector1[6]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[1]~_Duplicate_1                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[3]~_Duplicate_1                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; dc_disp_ctrl:i_dc_disp_ctrl|seven_seg_vector2[4]                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out                    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[0]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[0]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[1]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[1]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[2]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[2]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[3]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[3]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[4]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[4]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[5]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[5]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[6]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[6]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_out|clk                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_out|clk                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; 0.962 ; 0.962 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; 1.290 ; 1.290 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; 0.983 ; 0.983 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; 1.290 ; 1.290 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; 1.023 ; 1.023 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; 0.996 ; 0.996 ; Rise       ; tc_clock_50     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; -0.842 ; -0.842 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; -0.863 ; -0.863 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; -0.863 ; -0.863 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; -1.170 ; -1.170 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; -0.903 ; -0.903 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; -0.876 ; -0.876 ; Rise       ; tc_clock_50     ;
+------------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-------------+-------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+-------------+-------+-------+------------+-----------------+
; fpga_out_tx ; tc_clock_50 ; 3.165 ; 3.165 ; Rise       ; tc_clock_50     ;
; hex0_n[*]   ; tc_clock_50 ; 2.979 ; 2.979 ; Rise       ; tc_clock_50     ;
;  hex0_n[0]  ; tc_clock_50 ; 2.949 ; 2.949 ; Rise       ; tc_clock_50     ;
;  hex0_n[1]  ; tc_clock_50 ; 2.979 ; 2.979 ; Rise       ; tc_clock_50     ;
;  hex0_n[2]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex0_n[3]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex0_n[4]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
;  hex0_n[5]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
;  hex0_n[6]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
; hex1_n[*]   ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
;  hex1_n[0]  ; tc_clock_50 ; 2.988 ; 2.988 ; Rise       ; tc_clock_50     ;
;  hex1_n[1]  ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[2]  ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[3]  ; tc_clock_50 ; 2.964 ; 2.964 ; Rise       ; tc_clock_50     ;
;  hex1_n[4]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex1_n[5]  ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
;  hex1_n[6]  ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
; hex2_n[*]   ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[0]  ; tc_clock_50 ; 2.959 ; 2.959 ; Rise       ; tc_clock_50     ;
;  hex2_n[1]  ; tc_clock_50 ; 2.964 ; 2.964 ; Rise       ; tc_clock_50     ;
;  hex2_n[2]  ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[3]  ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[4]  ; tc_clock_50 ; 2.987 ; 2.987 ; Rise       ; tc_clock_50     ;
;  hex2_n[5]  ; tc_clock_50 ; 2.977 ; 2.977 ; Rise       ; tc_clock_50     ;
;  hex2_n[6]  ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
; ledg[*]     ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
;  ledg[0]    ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
; ledr[*]     ; tc_clock_50 ; 2.993 ; 2.993 ; Rise       ; tc_clock_50     ;
;  ledr[0]    ; tc_clock_50 ; 2.993 ; 2.993 ; Rise       ; tc_clock_50     ;
+-------------+-------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+-------------+-------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+-------------+-------+-------+------------+-----------------+
; fpga_out_tx ; tc_clock_50 ; 3.165 ; 3.165 ; Rise       ; tc_clock_50     ;
; hex0_n[*]   ; tc_clock_50 ; 2.949 ; 2.949 ; Rise       ; tc_clock_50     ;
;  hex0_n[0]  ; tc_clock_50 ; 2.949 ; 2.949 ; Rise       ; tc_clock_50     ;
;  hex0_n[1]  ; tc_clock_50 ; 2.979 ; 2.979 ; Rise       ; tc_clock_50     ;
;  hex0_n[2]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex0_n[3]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex0_n[4]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
;  hex0_n[5]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
;  hex0_n[6]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
; hex1_n[*]   ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[0]  ; tc_clock_50 ; 2.988 ; 2.988 ; Rise       ; tc_clock_50     ;
;  hex1_n[1]  ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[2]  ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[3]  ; tc_clock_50 ; 2.964 ; 2.964 ; Rise       ; tc_clock_50     ;
;  hex1_n[4]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex1_n[5]  ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
;  hex1_n[6]  ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
; hex2_n[*]   ; tc_clock_50 ; 2.959 ; 2.959 ; Rise       ; tc_clock_50     ;
;  hex2_n[0]  ; tc_clock_50 ; 2.959 ; 2.959 ; Rise       ; tc_clock_50     ;
;  hex2_n[1]  ; tc_clock_50 ; 2.964 ; 2.964 ; Rise       ; tc_clock_50     ;
;  hex2_n[2]  ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[3]  ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[4]  ; tc_clock_50 ; 2.987 ; 2.987 ; Rise       ; tc_clock_50     ;
;  hex2_n[5]  ; tc_clock_50 ; 2.977 ; 2.977 ; Rise       ; tc_clock_50     ;
;  hex2_n[6]  ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
; ledg[*]     ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
;  ledg[0]    ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
; ledr[*]     ; tc_clock_50 ; 2.993 ; 2.993 ; Rise       ; tc_clock_50     ;
;  ledr[0]    ; tc_clock_50 ; 2.993 ; 2.993 ; Rise       ; tc_clock_50     ;
+-------------+-------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; 6.330  ; -0.390 ; 15.817   ; -0.679  ; 7.686               ;
;  \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 17.303 ; 0.215  ; N/A      ; N/A     ; 8.889               ;
;  tc_clock_50                                         ; 6.330  ; -0.390 ; 15.817   ; -0.679  ; 7.686               ;
; Design-wide TNS                                      ; 0.0    ; -0.39  ; 0.0      ; -14.393 ; 0.0                 ;
;  \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  tc_clock_50                                         ; 0.000  ; -0.390 ; 0.000    ; -14.393 ; 0.000               ;
+------------------------------------------------------+--------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; 2.595 ; 2.595 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; 3.148 ; 3.148 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; 2.536 ; 2.536 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; 3.148 ; 3.148 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; 2.826 ; 2.826 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; 2.644 ; 2.644 ; Rise       ; tc_clock_50     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; -0.842 ; -0.842 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; -0.863 ; -0.863 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; -0.863 ; -0.863 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; -1.170 ; -1.170 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; -0.903 ; -0.903 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; -0.876 ; -0.876 ; Rise       ; tc_clock_50     ;
+------------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-------------+-------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+-------------+-------+-------+------------+-----------------+
; fpga_out_tx ; tc_clock_50 ; 5.670 ; 5.670 ; Rise       ; tc_clock_50     ;
; hex0_n[*]   ; tc_clock_50 ; 5.343 ; 5.343 ; Rise       ; tc_clock_50     ;
;  hex0_n[0]  ; tc_clock_50 ; 5.313 ; 5.313 ; Rise       ; tc_clock_50     ;
;  hex0_n[1]  ; tc_clock_50 ; 5.343 ; 5.343 ; Rise       ; tc_clock_50     ;
;  hex0_n[2]  ; tc_clock_50 ; 5.337 ; 5.337 ; Rise       ; tc_clock_50     ;
;  hex0_n[3]  ; tc_clock_50 ; 5.337 ; 5.337 ; Rise       ; tc_clock_50     ;
;  hex0_n[4]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
;  hex0_n[5]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
;  hex0_n[6]  ; tc_clock_50 ; 5.339 ; 5.339 ; Rise       ; tc_clock_50     ;
; hex1_n[*]   ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
;  hex1_n[0]  ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
;  hex1_n[1]  ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[2]  ; tc_clock_50 ; 5.318 ; 5.318 ; Rise       ; tc_clock_50     ;
;  hex1_n[3]  ; tc_clock_50 ; 5.328 ; 5.328 ; Rise       ; tc_clock_50     ;
;  hex1_n[4]  ; tc_clock_50 ; 5.338 ; 5.338 ; Rise       ; tc_clock_50     ;
;  hex1_n[5]  ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
;  hex1_n[6]  ; tc_clock_50 ; 5.364 ; 5.364 ; Rise       ; tc_clock_50     ;
; hex2_n[*]   ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[0]  ; tc_clock_50 ; 5.324 ; 5.324 ; Rise       ; tc_clock_50     ;
;  hex2_n[1]  ; tc_clock_50 ; 5.328 ; 5.328 ; Rise       ; tc_clock_50     ;
;  hex2_n[2]  ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[3]  ; tc_clock_50 ; 5.368 ; 5.368 ; Rise       ; tc_clock_50     ;
;  hex2_n[4]  ; tc_clock_50 ; 5.351 ; 5.351 ; Rise       ; tc_clock_50     ;
;  hex2_n[5]  ; tc_clock_50 ; 5.341 ; 5.341 ; Rise       ; tc_clock_50     ;
;  hex2_n[6]  ; tc_clock_50 ; 5.354 ; 5.354 ; Rise       ; tc_clock_50     ;
; ledg[*]     ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
;  ledg[0]    ; tc_clock_50 ; 5.349 ; 5.349 ; Rise       ; tc_clock_50     ;
; ledr[*]     ; tc_clock_50 ; 5.357 ; 5.357 ; Rise       ; tc_clock_50     ;
;  ledr[0]    ; tc_clock_50 ; 5.357 ; 5.357 ; Rise       ; tc_clock_50     ;
+-------------+-------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+-------------+-------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+-------------+-------+-------+------------+-----------------+
; fpga_out_tx ; tc_clock_50 ; 3.165 ; 3.165 ; Rise       ; tc_clock_50     ;
; hex0_n[*]   ; tc_clock_50 ; 2.949 ; 2.949 ; Rise       ; tc_clock_50     ;
;  hex0_n[0]  ; tc_clock_50 ; 2.949 ; 2.949 ; Rise       ; tc_clock_50     ;
;  hex0_n[1]  ; tc_clock_50 ; 2.979 ; 2.979 ; Rise       ; tc_clock_50     ;
;  hex0_n[2]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex0_n[3]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex0_n[4]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
;  hex0_n[5]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
;  hex0_n[6]  ; tc_clock_50 ; 2.978 ; 2.978 ; Rise       ; tc_clock_50     ;
; hex1_n[*]   ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[0]  ; tc_clock_50 ; 2.988 ; 2.988 ; Rise       ; tc_clock_50     ;
;  hex1_n[1]  ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[2]  ; tc_clock_50 ; 2.954 ; 2.954 ; Rise       ; tc_clock_50     ;
;  hex1_n[3]  ; tc_clock_50 ; 2.964 ; 2.964 ; Rise       ; tc_clock_50     ;
;  hex1_n[4]  ; tc_clock_50 ; 2.974 ; 2.974 ; Rise       ; tc_clock_50     ;
;  hex1_n[5]  ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
;  hex1_n[6]  ; tc_clock_50 ; 2.999 ; 2.999 ; Rise       ; tc_clock_50     ;
; hex2_n[*]   ; tc_clock_50 ; 2.959 ; 2.959 ; Rise       ; tc_clock_50     ;
;  hex2_n[0]  ; tc_clock_50 ; 2.959 ; 2.959 ; Rise       ; tc_clock_50     ;
;  hex2_n[1]  ; tc_clock_50 ; 2.964 ; 2.964 ; Rise       ; tc_clock_50     ;
;  hex2_n[2]  ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[3]  ; tc_clock_50 ; 3.004 ; 3.004 ; Rise       ; tc_clock_50     ;
;  hex2_n[4]  ; tc_clock_50 ; 2.987 ; 2.987 ; Rise       ; tc_clock_50     ;
;  hex2_n[5]  ; tc_clock_50 ; 2.977 ; 2.977 ; Rise       ; tc_clock_50     ;
;  hex2_n[6]  ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
; ledg[*]     ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
;  ledg[0]    ; tc_clock_50 ; 2.989 ; 2.989 ; Rise       ; tc_clock_50     ;
; ledr[*]     ; tc_clock_50 ; 2.993 ; 2.993 ; Rise       ; tc_clock_50     ;
;  ledr[0]    ; tc_clock_50 ; 2.993 ; 2.993 ; Rise       ; tc_clock_50     ;
+-------------+-------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 84       ; 0        ; 0        ; 0        ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50                                         ; 80       ; 0        ; 0        ; 0        ;
; tc_clock_50                                         ; tc_clock_50                                         ; 8514     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 84       ; 0        ; 0        ; 0        ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50                                         ; 80       ; 0        ; 0        ; 0        ;
; tc_clock_50                                         ; tc_clock_50                                         ; 8514     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 104      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 104      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 22 14:29:05 2023
Info: Command: quartus_sta pwm_module -c pwm_module
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'sdc_constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {\b_gen_pll:i_altera_pll|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]} {\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]}
Warning (332070): Port "clock_50" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "clock_50" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "fpga_in_rx" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "fpga_in_rx" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "key_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "key_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "key_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "key_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "key_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "key_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "key_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "key_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "fpga_out_tx" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "fpga_out_tx" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[7]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[7]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[7]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[7]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[8]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[8]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[9]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[9]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "~LVDS91p/nCEO~" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "~LVDS91p/nCEO~" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.330
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.330         0.000 tc_clock_50 
    Info (332119):    17.303         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
    Info (332119):     0.445         0.000 tc_clock_50 
Info (332146): Worst-case recovery slack is 15.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.817         0.000 tc_clock_50 
Info (332146): Worst-case removal slack is 0.006
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.006         0.000 tc_clock_50 
Info (332146): Worst-case minimum pulse width slack is 7.686
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.686         0.000 tc_clock_50 
    Info (332119):     8.889         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 8.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.835         0.000 tc_clock_50 
    Info (332119):    18.887         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -0.390
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.390        -0.390 tc_clock_50 
    Info (332119):     0.215         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 19.220
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.220         0.000 tc_clock_50 
Info (332146): Worst-case removal slack is -0.679
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.679       -14.393 tc_clock_50 
Info (332146): Worst-case minimum pulse width slack is 8.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.077         0.000 tc_clock_50 
    Info (332119):     9.000         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 4547 megabytes
    Info: Processing ended: Mon May 22 14:29:06 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


