###############################################################
#  Generated by:      Cadence Encounter 14.14-s028_1
#  OS:                Linux x86_64(Host ID tlab-01.ece.northwestern.edu)
#  Generated on:      Tue May 30 14:43:39 2017
#  Design:            alu_conv
#  Command:           timeDesign -postCTS -numPaths 200
###############################################################
Path 1: MET Setup Check with Pin C_int_reg[16]/CK 
Endpoint:   C_int_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.038
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.964
= Slack Time                    0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.049 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.049 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.084 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.085 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.120 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.120 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.149 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.149 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | DFF_X1    | 0.095 |   0.195 |    0.244 | 
     | add_28_48/g1078/B       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.195 |    0.244 | 
     | add_28_48/g1078/CO      |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.236 |    0.285 | 
     | add_28_48/g1131/CI      |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.236 |    0.285 | 
     | add_28_48/g1131/CO      |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.303 |    0.352 | 
     | add_28_48/g1130/A       |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.303 |    0.352 | 
     | add_28_48/g1130/ZN      |   ^   | add_28_48/n_132 | INV_X1    | 0.023 |   0.327 |    0.376 | 
     | add_28_48/g1072/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.327 |    0.376 | 
     | add_28_48/g1072/ZN      |   v   | add_28_48/n_58  | OAI21_X1  | 0.022 |   0.349 |    0.398 | 
     | add_28_48/g1069/A1      |   v   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.349 |    0.398 | 
     | add_28_48/g1069/ZN      |   ^   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.364 |    0.414 | 
     | add_28_48/g1128/A1      |   ^   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.364 |    0.414 | 
     | add_28_48/g1128/ZN      |   ^   | add_28_48/n_0   | AND2_X1   | 0.038 |   0.402 |    0.451 | 
     | add_28_48/g1147/A1      |   ^   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.402 |    0.451 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_147 | NOR2_X1   | 0.010 |   0.412 |    0.462 | 
     | add_28_48/FE_RC_10_0/A1 |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.412 |    0.462 | 
     | add_28_48/FE_RC_10_0/ZN |   ^   | add_28_48/n_148 | NOR2_X1   | 0.037 |   0.450 |    0.499 | 
     | add_28_48/g1145/A1      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.450 |    0.499 | 
     | add_28_48/g1145/ZN      |   v   | add_28_48/n_145 | NOR2_X1   | 0.011 |   0.461 |    0.510 | 
     | add_28_48/FE_RC_6_0/A1  |   v   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.461 |    0.510 | 
     | add_28_48/FE_RC_6_0/ZN  |   ^   | add_28_48/n_146 | NOR2_X1   | 0.038 |   0.499 |    0.548 | 
     | add_28_48/g1143/A1      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.499 |    0.548 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_143 | NOR2_X1   | 0.012 |   0.511 |    0.560 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_143 | NOR2_X1   | 0.000 |   0.511 |    0.560 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_144 | NOR2_X1   | 0.037 |   0.548 |    0.597 | 
     | add_28_48/g1141/A1      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.548 |    0.597 | 
     | add_28_48/g1141/ZN      |   v   | add_28_48/n_141 | NOR2_X1   | 0.012 |   0.560 |    0.609 | 
     | add_28_48/FE_RC_0_0/A1  |   v   | add_28_48/n_141 | NOR2_X1   | 0.000 |   0.560 |    0.609 | 
     | add_28_48/FE_RC_0_0/ZN  |   ^   | add_28_48/n_142 | NOR2_X1   | 0.038 |   0.598 |    0.647 | 
     | add_28_48/g1048/A1      |   ^   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.598 |    0.647 | 
     | add_28_48/g1048/ZN      |   v   | add_28_48/n_77  | NOR2_X1   | 0.015 |   0.612 |    0.661 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.612 |    0.661 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_129 | OAI21_X1  | 0.024 |   0.637 |    0.686 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_129 | AND2_X1   | 0.000 |   0.637 |    0.686 | 
     | add_28_48/g1129/ZN      |   ^   | add_28_48/n_130 | AND2_X1   | 0.043 |   0.680 |    0.729 | 
     | add_28_48/g1042/B1      |   ^   | add_28_48/n_130 | OAI21_X1  | 0.000 |   0.680 |    0.729 | 
     | add_28_48/g1042/ZN      |   v   | add_28_48/n_83  | OAI21_X1  | 0.023 |   0.703 |    0.752 | 
     | add_28_48/g1039/A1      |   v   | add_28_48/n_83  | NAND2_X1  | 0.000 |   0.703 |    0.752 | 
     | add_28_48/g1039/ZN      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.018 |   0.721 |    0.770 | 
     | add_28_48/g1037/A1      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.721 |    0.770 | 
     | add_28_48/g1037/ZN      |   v   | add_28_48/n_86  | NAND2_X1  | 0.019 |   0.739 |    0.788 | 
     | add_28_48/g1034/A1      |   v   | add_28_48/n_86  | NAND2_X1  | 0.000 |   0.740 |    0.789 | 
     | add_28_48/g1034/ZN      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.016 |   0.756 |    0.805 | 
     | add_28_48/g1032/A1      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.756 |    0.805 | 
     | add_28_48/g1032/ZN      |   v   | add_28_48/n_88  | NAND2_X1  | 0.019 |   0.775 |    0.824 | 
     | add_28_48/g1029/A1      |   v   | add_28_48/n_88  | NAND2_X1  | 0.000 |   0.775 |    0.824 | 
     | add_28_48/g1029/ZN      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.016 |   0.791 |    0.840 | 
     | add_28_48/g1027/A1      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.000 |   0.791 |    0.840 | 
     | add_28_48/g1027/ZN      |   v   | add_28_48/n_90  | NAND2_X1  | 0.019 |   0.810 |    0.859 | 
     | add_28_48/g1025/A1      |   v   | add_28_48/n_90  | NAND2_X1  | 0.000 |   0.810 |    0.859 | 
     | add_28_48/g1025/ZN      |   ^   | add_28_48/n_91  | NAND2_X1  | 0.016 |   0.826 |    0.875 | 
     | add_28_48/g1023/A1      |   ^   | add_28_48/n_91  | NAND2_X1  | 0.000 |   0.826 |    0.875 | 
     | add_28_48/g1023/ZN      |   v   | add_28_48/n_93  | NAND2_X1  | 0.021 |   0.847 |    0.896 | 
     | add_28_48/g1022/A1      |   v   | add_28_48/n_93  | NAND2_X1  | 0.000 |   0.847 |    0.896 | 
     | add_28_48/g1022/ZN      |   ^   | add_28_48/n_94  | NAND2_X1  | 0.017 |   0.864 |    0.913 | 
     | add_28_48/g1020/A1      |   ^   | add_28_48/n_94  | NAND2_X1  | 0.000 |   0.864 |    0.913 | 
     | add_28_48/g1020/ZN      |   v   | n_171           | NAND2_X1  | 0.014 |   0.878 |    0.927 | 
     | FE_RC_5_0/B1            |   v   | n_171           | AOI222_X1 | 0.000 |   0.878 |    0.927 | 
     | FE_RC_5_0/ZN            |   ^   | n_132           | AOI222_X1 | 0.077 |   0.955 |    1.004 | 
     | g995/A                  |   ^   | n_132           | INV_X1    | 0.000 |   0.956 |    1.005 | 
     | g995/ZN                 |   v   | n_140           | INV_X1    | 0.009 |   0.964 |    1.013 | 
     | C_int_reg[16]/D         |   v   | n_140           | DFF_X1    | 0.000 |   0.964 |    1.013 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.049 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.049 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.014 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.013 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.034 |   0.071 |    0.022 | 
     | clk__L3_I18/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.071 |    0.022 | 
     | clk__L3_I18/Z    |   ^   | clk__L3_N18 | CLKBUF_X3 | 0.031 |   0.102 |    0.052 | 
     | C_int_reg[16]/CK |   ^   | clk__L3_N18 | DFF_X1    | 0.000 |   0.102 |    0.053 | 
     +---------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin C_int_reg[15]/CK 
Endpoint:   C_int_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.954
= Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.058 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.058 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.093 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.094 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.128 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.128 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.158 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.158 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | DFF_X1    | 0.095 |   0.195 |    0.253 | 
     | add_28_48/g1078/B       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.195 |    0.253 | 
     | add_28_48/g1078/CO      |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.236 |    0.294 | 
     | add_28_48/g1131/CI      |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.236 |    0.294 | 
     | add_28_48/g1131/CO      |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.303 |    0.361 | 
     | add_28_48/g1130/A       |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.303 |    0.361 | 
     | add_28_48/g1130/ZN      |   ^   | add_28_48/n_132 | INV_X1    | 0.023 |   0.327 |    0.384 | 
     | add_28_48/g1072/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.327 |    0.384 | 
     | add_28_48/g1072/ZN      |   v   | add_28_48/n_58  | OAI21_X1  | 0.022 |   0.349 |    0.406 | 
     | add_28_48/g1069/A1      |   v   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.349 |    0.406 | 
     | add_28_48/g1069/ZN      |   ^   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.365 |    0.422 | 
     | add_28_48/g1128/A1      |   ^   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.365 |    0.422 | 
     | add_28_48/g1128/ZN      |   ^   | add_28_48/n_0   | AND2_X1   | 0.038 |   0.402 |    0.460 | 
     | add_28_48/g1147/A1      |   ^   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.402 |    0.460 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_147 | NOR2_X1   | 0.010 |   0.413 |    0.470 | 
     | add_28_48/FE_RC_10_0/A1 |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.413 |    0.470 | 
     | add_28_48/FE_RC_10_0/ZN |   ^   | add_28_48/n_148 | NOR2_X1   | 0.037 |   0.450 |    0.508 | 
     | add_28_48/g1145/A1      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.450 |    0.508 | 
     | add_28_48/g1145/ZN      |   v   | add_28_48/n_145 | NOR2_X1   | 0.011 |   0.461 |    0.519 | 
     | add_28_48/FE_RC_6_0/A1  |   v   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.461 |    0.519 | 
     | add_28_48/FE_RC_6_0/ZN  |   ^   | add_28_48/n_146 | NOR2_X1   | 0.038 |   0.499 |    0.557 | 
     | add_28_48/g1143/A1      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.499 |    0.557 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_143 | NOR2_X1   | 0.012 |   0.511 |    0.568 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_143 | NOR2_X1   | 0.000 |   0.511 |    0.569 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_144 | NOR2_X1   | 0.037 |   0.548 |    0.606 | 
     | add_28_48/g1141/A1      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.548 |    0.606 | 
     | add_28_48/g1141/ZN      |   v   | add_28_48/n_141 | NOR2_X1   | 0.012 |   0.560 |    0.617 | 
     | add_28_48/FE_RC_0_0/A1  |   v   | add_28_48/n_141 | NOR2_X1   | 0.000 |   0.560 |    0.617 | 
     | add_28_48/FE_RC_0_0/ZN  |   ^   | add_28_48/n_142 | NOR2_X1   | 0.038 |   0.598 |    0.655 | 
     | add_28_48/g1048/A1      |   ^   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.598 |    0.655 | 
     | add_28_48/g1048/ZN      |   v   | add_28_48/n_77  | NOR2_X1   | 0.015 |   0.612 |    0.670 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.612 |    0.670 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_129 | OAI21_X1  | 0.024 |   0.637 |    0.695 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_129 | AND2_X1   | 0.000 |   0.637 |    0.695 | 
     | add_28_48/g1129/ZN      |   ^   | add_28_48/n_130 | AND2_X1   | 0.043 |   0.680 |    0.738 | 
     | add_28_48/g1042/B1      |   ^   | add_28_48/n_130 | OAI21_X1  | 0.000 |   0.680 |    0.738 | 
     | add_28_48/g1042/ZN      |   v   | add_28_48/n_83  | OAI21_X1  | 0.023 |   0.703 |    0.761 | 
     | add_28_48/g1039/A1      |   v   | add_28_48/n_83  | NAND2_X1  | 0.000 |   0.703 |    0.761 | 
     | add_28_48/g1039/ZN      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.018 |   0.721 |    0.778 | 
     | add_28_48/g1037/A1      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.721 |    0.779 | 
     | add_28_48/g1037/ZN      |   v   | add_28_48/n_86  | NAND2_X1  | 0.019 |   0.739 |    0.797 | 
     | add_28_48/g1034/A1      |   v   | add_28_48/n_86  | NAND2_X1  | 0.000 |   0.740 |    0.797 | 
     | add_28_48/g1034/ZN      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.016 |   0.756 |    0.814 | 
     | add_28_48/g1032/A1      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.756 |    0.814 | 
     | add_28_48/g1032/ZN      |   v   | add_28_48/n_88  | NAND2_X1  | 0.019 |   0.775 |    0.832 | 
     | add_28_48/g1029/A1      |   v   | add_28_48/n_88  | NAND2_X1  | 0.000 |   0.775 |    0.832 | 
     | add_28_48/g1029/ZN      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.016 |   0.791 |    0.848 | 
     | add_28_48/g1027/A1      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.000 |   0.791 |    0.848 | 
     | add_28_48/g1027/ZN      |   v   | add_28_48/n_90  | NAND2_X1  | 0.019 |   0.810 |    0.867 | 
     | add_28_48/g1025/A1      |   v   | add_28_48/n_90  | NAND2_X1  | 0.000 |   0.810 |    0.867 | 
     | add_28_48/g1025/ZN      |   ^   | add_28_48/n_91  | NAND2_X1  | 0.016 |   0.826 |    0.884 | 
     | add_28_48/g1023/A1      |   ^   | add_28_48/n_91  | NAND2_X1  | 0.000 |   0.826 |    0.884 | 
     | add_28_48/g1023/ZN      |   v   | add_28_48/n_93  | NAND2_X1  | 0.021 |   0.847 |    0.904 | 
     | add_28_48/g1021/A       |   v   | add_28_48/n_93  | XNOR2_X1  | 0.000 |   0.847 |    0.905 | 
     | add_28_48/g1021/ZN      |   v   | n_173           | XNOR2_X1  | 0.040 |   0.887 |    0.945 | 
     | FE_RC_4_0/A1            |   v   | n_173           | AOI222_X1 | 0.000 |   0.887 |    0.945 | 
     | FE_RC_4_0/ZN            |   ^   | n_133           | AOI222_X1 | 0.058 |   0.946 |    1.003 | 
     | g994/A                  |   ^   | n_133           | INV_X1    | 0.000 |   0.946 |    1.003 | 
     | g994/ZN                 |   v   | n_141           | INV_X1    | 0.008 |   0.954 |    1.012 | 
     | C_int_reg[15]/D         |   v   | n_141           | DFF_X1    | 0.000 |   0.954 |    1.012 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.058 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.058 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.022 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.021 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.034 |   0.071 |    0.013 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.071 |    0.013 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.030 |   0.100 |    0.043 | 
     | C_int_reg[15]/CK |   ^   | clk__L3_N16 | DFF_X1    | 0.000 |   0.101 |    0.043 | 
     +---------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin C_int_reg[14]/CK 
Endpoint:   C_int_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.104
- Setup                         0.038
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.946
= Slack Time                    0.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.070 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.070 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.105 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.106 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.140 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.140 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.169 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.170 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | DFF_X1    | 0.095 |   0.195 |    0.264 | 
     | add_28_48/g1078/B       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.195 |    0.265 | 
     | add_28_48/g1078/CO      |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.236 |    0.306 | 
     | add_28_48/g1131/CI      |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.236 |    0.306 | 
     | add_28_48/g1131/CO      |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.303 |    0.373 | 
     | add_28_48/g1130/A       |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.303 |    0.373 | 
     | add_28_48/g1130/ZN      |   ^   | add_28_48/n_132 | INV_X1    | 0.023 |   0.327 |    0.396 | 
     | add_28_48/g1072/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.327 |    0.396 | 
     | add_28_48/g1072/ZN      |   v   | add_28_48/n_58  | OAI21_X1  | 0.022 |   0.349 |    0.418 | 
     | add_28_48/g1069/A1      |   v   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.349 |    0.418 | 
     | add_28_48/g1069/ZN      |   ^   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.365 |    0.434 | 
     | add_28_48/g1128/A1      |   ^   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.365 |    0.434 | 
     | add_28_48/g1128/ZN      |   ^   | add_28_48/n_0   | AND2_X1   | 0.038 |   0.402 |    0.472 | 
     | add_28_48/g1147/A1      |   ^   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.402 |    0.472 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_147 | NOR2_X1   | 0.010 |   0.413 |    0.482 | 
     | add_28_48/FE_RC_10_0/A1 |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.413 |    0.482 | 
     | add_28_48/FE_RC_10_0/ZN |   ^   | add_28_48/n_148 | NOR2_X1   | 0.037 |   0.450 |    0.519 | 
     | add_28_48/g1145/A1      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.450 |    0.520 | 
     | add_28_48/g1145/ZN      |   v   | add_28_48/n_145 | NOR2_X1   | 0.011 |   0.461 |    0.531 | 
     | add_28_48/FE_RC_6_0/A1  |   v   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.461 |    0.531 | 
     | add_28_48/FE_RC_6_0/ZN  |   ^   | add_28_48/n_146 | NOR2_X1   | 0.038 |   0.499 |    0.569 | 
     | add_28_48/g1143/A1      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.499 |    0.569 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_143 | NOR2_X1   | 0.012 |   0.511 |    0.580 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_143 | NOR2_X1   | 0.000 |   0.511 |    0.581 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_144 | NOR2_X1   | 0.037 |   0.548 |    0.618 | 
     | add_28_48/g1141/A1      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.548 |    0.618 | 
     | add_28_48/g1141/ZN      |   v   | add_28_48/n_141 | NOR2_X1   | 0.012 |   0.560 |    0.629 | 
     | add_28_48/FE_RC_0_0/A1  |   v   | add_28_48/n_141 | NOR2_X1   | 0.000 |   0.560 |    0.629 | 
     | add_28_48/FE_RC_0_0/ZN  |   ^   | add_28_48/n_142 | NOR2_X1   | 0.038 |   0.598 |    0.667 | 
     | add_28_48/g1048/A1      |   ^   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.598 |    0.667 | 
     | add_28_48/g1048/ZN      |   v   | add_28_48/n_77  | NOR2_X1   | 0.015 |   0.612 |    0.682 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.612 |    0.682 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_129 | OAI21_X1  | 0.024 |   0.637 |    0.706 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_129 | AND2_X1   | 0.000 |   0.637 |    0.706 | 
     | add_28_48/g1129/ZN      |   ^   | add_28_48/n_130 | AND2_X1   | 0.043 |   0.680 |    0.749 | 
     | add_28_48/g1042/B1      |   ^   | add_28_48/n_130 | OAI21_X1  | 0.000 |   0.680 |    0.750 | 
     | add_28_48/g1042/ZN      |   v   | add_28_48/n_83  | OAI21_X1  | 0.023 |   0.703 |    0.772 | 
     | add_28_48/g1039/A1      |   v   | add_28_48/n_83  | NAND2_X1  | 0.000 |   0.703 |    0.773 | 
     | add_28_48/g1039/ZN      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.018 |   0.721 |    0.790 | 
     | add_28_48/g1037/A1      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.721 |    0.790 | 
     | add_28_48/g1037/ZN      |   v   | add_28_48/n_86  | NAND2_X1  | 0.019 |   0.739 |    0.809 | 
     | add_28_48/g1034/A1      |   v   | add_28_48/n_86  | NAND2_X1  | 0.000 |   0.740 |    0.809 | 
     | add_28_48/g1034/ZN      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.016 |   0.756 |    0.826 | 
     | add_28_48/g1032/A1      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.756 |    0.826 | 
     | add_28_48/g1032/ZN      |   v   | add_28_48/n_88  | NAND2_X1  | 0.019 |   0.775 |    0.844 | 
     | add_28_48/g1029/A1      |   v   | add_28_48/n_88  | NAND2_X1  | 0.000 |   0.775 |    0.844 | 
     | add_28_48/g1029/ZN      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.016 |   0.791 |    0.860 | 
     | add_28_48/g1027/A1      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.000 |   0.791 |    0.860 | 
     | add_28_48/g1027/ZN      |   v   | add_28_48/n_90  | NAND2_X1  | 0.019 |   0.810 |    0.879 | 
     | add_28_48/g1024/A       |   v   | add_28_48/n_90  | XNOR2_X1  | 0.000 |   0.810 |    0.879 | 
     | add_28_48/g1024/ZN      |   v   | n_175           | XNOR2_X1  | 0.040 |   0.850 |    0.920 | 
     | g1002/C1                |   v   | n_175           | AOI222_X1 | 0.000 |   0.850 |    0.920 | 
     | g1002/ZN                |   ^   | n_134           | AOI222_X1 | 0.086 |   0.937 |    1.006 | 
     | g993/A                  |   ^   | n_134           | INV_X1    | 0.000 |   0.937 |    1.006 | 
     | g993/ZN                 |   v   | n_142           | INV_X1    | 0.009 |   0.946 |    1.015 | 
     | C_int_reg[14]/D         |   v   | n_142           | DFF_X1    | 0.000 |   0.946 |    1.015 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.070 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.070 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.034 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.033 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.034 |   0.071 |    0.001 | 
     | clk__L3_I13/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.071 |    0.001 | 
     | clk__L3_I13/Z    |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.032 |   0.103 |    0.034 | 
     | C_int_reg[14]/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.104 |    0.034 | 
     +---------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin C_int_reg[13]/CK 
Endpoint:   C_int_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.104
- Setup                         0.038
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.910
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.106 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.106 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.141 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.142 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.177 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.177 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.206 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.206 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | DFF_X1    | 0.095 |   0.195 |    0.301 | 
     | add_28_48/g1078/B       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.195 |    0.301 | 
     | add_28_48/g1078/CO      |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.236 |    0.342 | 
     | add_28_48/g1131/CI      |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.236 |    0.342 | 
     | add_28_48/g1131/CO      |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.303 |    0.409 | 
     | add_28_48/g1130/A       |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.303 |    0.409 | 
     | add_28_48/g1130/ZN      |   ^   | add_28_48/n_132 | INV_X1    | 0.023 |   0.327 |    0.432 | 
     | add_28_48/g1072/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.327 |    0.433 | 
     | add_28_48/g1072/ZN      |   v   | add_28_48/n_58  | OAI21_X1  | 0.022 |   0.349 |    0.454 | 
     | add_28_48/g1069/A1      |   v   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.349 |    0.455 | 
     | add_28_48/g1069/ZN      |   ^   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.364 |    0.470 | 
     | add_28_48/g1128/A1      |   ^   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.364 |    0.470 | 
     | add_28_48/g1128/ZN      |   ^   | add_28_48/n_0   | AND2_X1   | 0.038 |   0.402 |    0.508 | 
     | add_28_48/g1147/A1      |   ^   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.402 |    0.508 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_147 | NOR2_X1   | 0.010 |   0.413 |    0.518 | 
     | add_28_48/FE_RC_10_0/A1 |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.413 |    0.518 | 
     | add_28_48/FE_RC_10_0/ZN |   ^   | add_28_48/n_148 | NOR2_X1   | 0.037 |   0.450 |    0.556 | 
     | add_28_48/g1145/A1      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.450 |    0.556 | 
     | add_28_48/g1145/ZN      |   v   | add_28_48/n_145 | NOR2_X1   | 0.011 |   0.461 |    0.567 | 
     | add_28_48/FE_RC_6_0/A1  |   v   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.461 |    0.567 | 
     | add_28_48/FE_RC_6_0/ZN  |   ^   | add_28_48/n_146 | NOR2_X1   | 0.038 |   0.499 |    0.605 | 
     | add_28_48/g1143/A1      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.499 |    0.605 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_143 | NOR2_X1   | 0.012 |   0.511 |    0.617 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_143 | NOR2_X1   | 0.000 |   0.511 |    0.617 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_144 | NOR2_X1   | 0.037 |   0.548 |    0.654 | 
     | add_28_48/g1141/A1      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.548 |    0.654 | 
     | add_28_48/g1141/ZN      |   v   | add_28_48/n_141 | NOR2_X1   | 0.012 |   0.560 |    0.666 | 
     | add_28_48/FE_RC_0_0/A1  |   v   | add_28_48/n_141 | NOR2_X1   | 0.000 |   0.560 |    0.666 | 
     | add_28_48/FE_RC_0_0/ZN  |   ^   | add_28_48/n_142 | NOR2_X1   | 0.038 |   0.598 |    0.703 | 
     | add_28_48/g1048/A1      |   ^   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.598 |    0.703 | 
     | add_28_48/g1048/ZN      |   v   | add_28_48/n_77  | NOR2_X1   | 0.015 |   0.612 |    0.718 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.612 |    0.718 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_129 | OAI21_X1  | 0.024 |   0.637 |    0.743 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_129 | AND2_X1   | 0.000 |   0.637 |    0.743 | 
     | add_28_48/g1129/ZN      |   ^   | add_28_48/n_130 | AND2_X1   | 0.043 |   0.680 |    0.786 | 
     | add_28_48/g1042/B1      |   ^   | add_28_48/n_130 | OAI21_X1  | 0.000 |   0.680 |    0.786 | 
     | add_28_48/g1042/ZN      |   v   | add_28_48/n_83  | OAI21_X1  | 0.023 |   0.703 |    0.809 | 
     | add_28_48/g1039/A1      |   v   | add_28_48/n_83  | NAND2_X1  | 0.000 |   0.703 |    0.809 | 
     | add_28_48/g1039/ZN      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.018 |   0.721 |    0.827 | 
     | add_28_48/g1037/A1      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.721 |    0.827 | 
     | add_28_48/g1037/ZN      |   v   | add_28_48/n_86  | NAND2_X1  | 0.019 |   0.739 |    0.845 | 
     | add_28_48/g1034/A1      |   v   | add_28_48/n_86  | NAND2_X1  | 0.000 |   0.740 |    0.845 | 
     | add_28_48/g1034/ZN      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.016 |   0.756 |    0.862 | 
     | add_28_48/g1032/A1      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.756 |    0.862 | 
     | add_28_48/g1032/ZN      |   v   | add_28_48/n_88  | NAND2_X1  | 0.019 |   0.775 |    0.881 | 
     | add_28_48/g2/A          |   v   | add_28_48/n_88  | XNOR2_X1  | 0.000 |   0.775 |    0.881 | 
     | add_28_48/g2/ZN         |   v   | n_177           | XNOR2_X1  | 0.040 |   0.815 |    0.920 | 
     | g1001/C1                |   v   | n_177           | AOI222_X1 | 0.000 |   0.815 |    0.921 | 
     | g1001/ZN                |   ^   | n_135           | AOI222_X1 | 0.086 |   0.901 |    1.007 | 
     | g992/A                  |   ^   | n_135           | INV_X1    | 0.000 |   0.901 |    1.007 | 
     | g992/ZN                 |   v   | n_143           | INV_X1    | 0.009 |   0.910 |    1.015 | 
     | C_int_reg[13]/D         |   v   | n_143           | DFF_X1    | 0.000 |   0.910 |    1.015 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.106 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.106 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.071 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.069 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.034 |   0.071 |   -0.035 | 
     | clk__L3_I13/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.071 |   -0.035 | 
     | clk__L3_I13/Z    |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.032 |   0.103 |   -0.003 | 
     | C_int_reg[13]/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.104 |   -0.002 | 
     +---------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin C_int_reg[17]/CK 
Endpoint:   C_int_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.895
= Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                         |       |                        |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |           |       |   0.000 |    0.119 | 
     | clk__L1_I0/A            |   ^   | clk                    | CLKBUF_X3 | 0.000 |   0.000 |    0.119 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0             | CLKBUF_X3 | 0.035 |   0.035 |    0.155 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0             | CLKBUF_X3 | 0.001 |   0.036 |    0.156 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1             | CLKBUF_X3 | 0.034 |   0.071 |    0.190 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1             | CLKBUF_X3 | 0.000 |   0.071 |    0.190 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4             | CLKBUF_X3 | 0.029 |   0.100 |    0.219 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4             | DFF_X1    | 0.000 |   0.100 |    0.219 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]               | DFF_X1    | 0.106 |   0.207 |    0.326 | 
     | add_33_48/g1197/B       |   ^   | A_int[0]               | HA_X1     | 0.000 |   0.207 |    0.326 | 
     | add_33_48/g1197/CO      |   ^   | add_33_48/n_54         | HA_X1     | 0.040 |   0.247 |    0.366 | 
     | add_33_48/g1257/CI      |   ^   | add_33_48/n_54         | FA_X1     | 0.000 |   0.247 |    0.366 | 
     | add_33_48/g1257/CO      |   ^   | add_33_48/UNCONNECTED2 | FA_X1     | 0.044 |   0.291 |    0.410 | 
     | add_33_48/g3/A          |   ^   | add_33_48/UNCONNECTED2 | INV_X1    | 0.000 |   0.291 |    0.410 | 
     | add_33_48/g3/ZN         |   v   | add_33_48/n_137        | INV_X1    | 0.013 |   0.304 |    0.423 | 
     | add_33_48/g1261/A1      |   v   | add_33_48/n_137        | NOR2_X1   | 0.000 |   0.304 |    0.423 | 
     | add_33_48/g1261/ZN      |   ^   | add_33_48/n_146        | NOR2_X1   | 0.024 |   0.328 |    0.447 | 
     | add_33_48/FE_RC_8_0/A1  |   ^   | add_33_48/n_146        | NOR2_X1   | 0.000 |   0.328 |    0.447 | 
     | add_33_48/FE_RC_8_0/ZN  |   v   | add_33_48/n_147        | NOR2_X1   | 0.015 |   0.343 |    0.462 | 
     | add_33_48/g1259/A1      |   v   | add_33_48/n_147        | NOR2_X1   | 0.000 |   0.343 |    0.463 | 
     | add_33_48/g1259/ZN      |   ^   | add_33_48/n_144        | NOR2_X1   | 0.025 |   0.368 |    0.487 | 
     | add_33_48/FE_RC_12_0/A1 |   ^   | add_33_48/n_144        | NOR2_X1   | 0.000 |   0.368 |    0.487 | 
     | add_33_48/FE_RC_12_0/ZN |   v   | add_33_48/n_145        | NOR2_X1   | 0.015 |   0.383 |    0.503 | 
     | add_33_48/g1180/B1      |   v   | add_33_48/n_145        | OAI21_X1  | 0.000 |   0.383 |    0.503 | 
     | add_33_48/g1180/ZN      |   ^   | add_33_48/n_71         | OAI21_X1  | 0.041 |   0.424 |    0.544 | 
     | add_33_48/g1177/A1      |   ^   | add_33_48/n_71         | NAND2_X1  | 0.000 |   0.424 |    0.544 | 
     | add_33_48/g1177/ZN      |   v   | add_33_48/n_73         | NAND2_X1  | 0.018 |   0.442 |    0.561 | 
     | add_33_48/g1175/A1      |   v   | add_33_48/n_73         | NAND2_X1  | 0.000 |   0.442 |    0.561 | 
     | add_33_48/g1175/ZN      |   ^   | add_33_48/n_74         | NAND2_X1  | 0.022 |   0.464 |    0.584 | 
     | add_33_48/g1172/A1      |   ^   | add_33_48/n_74         | NAND2_X1  | 0.000 |   0.464 |    0.584 | 
     | add_33_48/g1172/ZN      |   v   | add_33_48/n_75         | NAND2_X1  | 0.015 |   0.480 |    0.599 | 
     | add_33_48/g1170/A1      |   v   | add_33_48/n_75         | NAND2_X1  | 0.000 |   0.480 |    0.599 | 
     | add_33_48/g1170/ZN      |   ^   | add_33_48/n_76         | NAND2_X1  | 0.021 |   0.501 |    0.620 | 
     | add_33_48/g1167/A1      |   ^   | add_33_48/n_76         | NAND2_X1  | 0.000 |   0.501 |    0.620 | 
     | add_33_48/g1167/ZN      |   v   | add_33_48/n_77         | NAND2_X1  | 0.015 |   0.516 |    0.635 | 
     | add_33_48/g1165/A1      |   v   | add_33_48/n_77         | NAND2_X1  | 0.000 |   0.516 |    0.635 | 
     | add_33_48/g1165/ZN      |   ^   | add_33_48/n_78         | NAND2_X1  | 0.025 |   0.541 |    0.660 | 
     | add_33_48/g1161/A1      |   ^   | add_33_48/n_78         | NAND3_X1  | 0.000 |   0.541 |    0.661 | 
     | add_33_48/g1161/ZN      |   v   | add_33_48/n_81         | NAND3_X1  | 0.033 |   0.574 |    0.693 | 
     | add_33_48/g1156/B1      |   v   | add_33_48/n_81         | OAI21_X1  | 0.000 |   0.574 |    0.693 | 
     | add_33_48/g1156/ZN      |   ^   | add_33_48/n_86         | OAI21_X1  | 0.047 |   0.621 |    0.740 | 
     | add_33_48/g1152/A1      |   ^   | add_33_48/n_86         | NAND2_X1  | 0.000 |   0.621 |    0.740 | 
     | add_33_48/g1152/ZN      |   v   | add_33_48/n_89         | NAND2_X1  | 0.019 |   0.640 |    0.760 | 
     | add_33_48/g1150/A1      |   v   | add_33_48/n_89         | NAND2_X1  | 0.000 |   0.641 |    0.760 | 
     | add_33_48/g1150/ZN      |   ^   | add_33_48/n_90         | NAND2_X1  | 0.023 |   0.664 |    0.783 | 
     | add_33_48/g1146/A1      |   ^   | add_33_48/n_90         | NAND2_X1  | 0.000 |   0.664 |    0.783 | 
     | add_33_48/g1146/ZN      |   v   | add_33_48/n_92         | NAND2_X1  | 0.016 |   0.679 |    0.799 | 
     | add_33_48/g1144/A1      |   v   | add_33_48/n_92         | NAND2_X1  | 0.000 |   0.679 |    0.799 | 
     | add_33_48/g1144/ZN      |   ^   | add_33_48/n_93         | NAND2_X1  | 0.022 |   0.701 |    0.820 | 
     | add_33_48/g1142/A1      |   ^   | add_33_48/n_93         | NAND2_X1  | 0.000 |   0.701 |    0.821 | 
     | add_33_48/g1142/ZN      |   v   | add_33_48/n_94         | NAND2_X1  | 0.015 |   0.716 |    0.836 | 
     | add_33_48/g1140/A1      |   v   | add_33_48/n_94         | NAND2_X1  | 0.000 |   0.716 |    0.836 | 
     | add_33_48/g1140/ZN      |   ^   | add_33_48/n_96         | NAND2_X1  | 0.020 |   0.736 |    0.856 | 
     | add_33_48/g1139/CI      |   ^   | add_33_48/n_96         | FA_X1     | 0.000 |   0.737 |    0.856 | 
     | add_33_48/g1139/CO      |   ^   | add_33_48/n_98         | FA_X1     | 0.052 |   0.788 |    0.907 | 
     | add_33_48/g1138/A1      |   ^   | add_33_48/n_98         | NAND2_X1  | 0.000 |   0.788 |    0.908 | 
     | add_33_48/g1138/ZN      |   v   | add_33_48/n_99         | NAND2_X1  | 0.017 |   0.805 |    0.924 | 
     | add_33_48/g1252/A       |   v   | add_33_48/n_99         | XNOR2_X1  | 0.000 |   0.805 |    0.925 | 
     | add_33_48/g1252/ZN      |   v   | n_169                  | XNOR2_X1  | 0.038 |   0.843 |    0.962 | 
     | g1074/B1                |   v   | n_169                  | AOI22_X1  | 0.000 |   0.843 |    0.962 | 
     | g1074/ZN                |   ^   | n_112                  | AOI22_X1  | 0.043 |   0.886 |    1.005 | 
     | g1048/A                 |   ^   | n_112                  | INV_X1    | 0.000 |   0.886 |    1.006 | 
     | g1048/ZN                |   v   | n_113                  | INV_X1    | 0.009 |   0.895 |    1.015 | 
     | C_int_reg[17]/D         |   v   | n_113                  | DFF_X1    | 0.000 |   0.895 |    1.015 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.119 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.119 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.084 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.083 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.034 |   0.071 |   -0.049 | 
     | clk__L3_I18/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.071 |   -0.048 | 
     | clk__L3_I18/Z    |   ^   | clk__L3_N18 | CLKBUF_X3 | 0.031 |   0.102 |   -0.018 | 
     | C_int_reg[17]/CK |   ^   | clk__L3_N18 | DFF_X1    | 0.000 |   0.102 |   -0.018 | 
     +---------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin C_int_reg[12]/CK 
Endpoint:   C_int_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.878
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.134 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.134 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.169 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.170 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.204 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.205 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.234 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.234 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | DFF_X1    | 0.095 |   0.195 |    0.329 | 
     | add_28_48/g1078/B       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.195 |    0.329 | 
     | add_28_48/g1078/CO      |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.236 |    0.370 | 
     | add_28_48/g1131/CI      |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.236 |    0.370 | 
     | add_28_48/g1131/CO      |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.303 |    0.437 | 
     | add_28_48/g1130/A       |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.303 |    0.437 | 
     | add_28_48/g1130/ZN      |   ^   | add_28_48/n_132 | INV_X1    | 0.023 |   0.327 |    0.460 | 
     | add_28_48/g1072/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.327 |    0.460 | 
     | add_28_48/g1072/ZN      |   v   | add_28_48/n_58  | OAI21_X1  | 0.022 |   0.349 |    0.482 | 
     | add_28_48/g1069/A1      |   v   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.349 |    0.482 | 
     | add_28_48/g1069/ZN      |   ^   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.364 |    0.498 | 
     | add_28_48/g1128/A1      |   ^   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.364 |    0.498 | 
     | add_28_48/g1128/ZN      |   ^   | add_28_48/n_0   | AND2_X1   | 0.038 |   0.402 |    0.536 | 
     | add_28_48/g1147/A1      |   ^   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.402 |    0.536 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_147 | NOR2_X1   | 0.010 |   0.413 |    0.546 | 
     | add_28_48/FE_RC_10_0/A1 |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.413 |    0.546 | 
     | add_28_48/FE_RC_10_0/ZN |   ^   | add_28_48/n_148 | NOR2_X1   | 0.037 |   0.450 |    0.584 | 
     | add_28_48/g1145/A1      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.450 |    0.584 | 
     | add_28_48/g1145/ZN      |   v   | add_28_48/n_145 | NOR2_X1   | 0.011 |   0.461 |    0.595 | 
     | add_28_48/FE_RC_6_0/A1  |   v   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.461 |    0.595 | 
     | add_28_48/FE_RC_6_0/ZN  |   ^   | add_28_48/n_146 | NOR2_X1   | 0.038 |   0.499 |    0.633 | 
     | add_28_48/g1143/A1      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.499 |    0.633 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_143 | NOR2_X1   | 0.012 |   0.511 |    0.645 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_143 | NOR2_X1   | 0.000 |   0.511 |    0.645 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_144 | NOR2_X1   | 0.037 |   0.548 |    0.682 | 
     | add_28_48/g1141/A1      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.548 |    0.682 | 
     | add_28_48/g1141/ZN      |   v   | add_28_48/n_141 | NOR2_X1   | 0.012 |   0.560 |    0.694 | 
     | add_28_48/FE_RC_0_0/A1  |   v   | add_28_48/n_141 | NOR2_X1   | 0.000 |   0.560 |    0.694 | 
     | add_28_48/FE_RC_0_0/ZN  |   ^   | add_28_48/n_142 | NOR2_X1   | 0.038 |   0.598 |    0.731 | 
     | add_28_48/g1048/A1      |   ^   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.598 |    0.731 | 
     | add_28_48/g1048/ZN      |   v   | add_28_48/n_77  | NOR2_X1   | 0.015 |   0.612 |    0.746 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.612 |    0.746 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_129 | OAI21_X1  | 0.024 |   0.637 |    0.771 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_129 | AND2_X1   | 0.000 |   0.637 |    0.771 | 
     | add_28_48/g1129/ZN      |   ^   | add_28_48/n_130 | AND2_X1   | 0.043 |   0.680 |    0.814 | 
     | add_28_48/g1042/B1      |   ^   | add_28_48/n_130 | OAI21_X1  | 0.000 |   0.680 |    0.814 | 
     | add_28_48/g1042/ZN      |   v   | add_28_48/n_83  | OAI21_X1  | 0.023 |   0.703 |    0.837 | 
     | add_28_48/g1039/A1      |   v   | add_28_48/n_83  | NAND2_X1  | 0.000 |   0.703 |    0.837 | 
     | add_28_48/g1039/ZN      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.018 |   0.721 |    0.855 | 
     | add_28_48/g1037/A1      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.721 |    0.855 | 
     | add_28_48/g1037/ZN      |   v   | add_28_48/n_86  | NAND2_X1  | 0.019 |   0.739 |    0.873 | 
     | add_28_48/g1125/A       |   v   | add_28_48/n_86  | XNOR2_X1  | 0.000 |   0.740 |    0.873 | 
     | add_28_48/g1125/ZN      |   v   | n_179           | XNOR2_X1  | 0.041 |   0.781 |    0.915 | 
     | g999/C1                 |   v   | n_179           | AOI222_X1 | 0.000 |   0.781 |    0.915 | 
     | g999/ZN                 |   ^   | n_137           | AOI222_X1 | 0.089 |   0.870 |    1.004 | 
     | g990/A                  |   ^   | n_137           | INV_X1    | 0.000 |   0.870 |    1.004 | 
     | g990/ZN                 |   v   | n_145           | INV_X1    | 0.008 |   0.878 |    1.012 | 
     | C_int_reg[12]/D         |   v   | n_145           | DFF_X1    | 0.000 |   0.878 |    1.012 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.134 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.134 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.099 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.097 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.034 |   0.071 |   -0.063 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.071 |   -0.063 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.029 |   0.100 |   -0.033 | 
     | C_int_reg[12]/CK |   ^   | clk__L3_N15 | DFF_X1    | 0.000 |   0.101 |   -0.033 | 
     +---------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin C_int_reg[11]/CK 
Endpoint:   C_int_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.014
- Arrival Time                  0.849
= Slack Time                    0.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.164 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.164 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.200 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.201 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.235 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.235 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.264 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.264 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | DFF_X1    | 0.095 |   0.195 |    0.359 | 
     | add_28_48/g1078/B       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.195 |    0.360 | 
     | add_28_48/g1078/CO      |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.236 |    0.401 | 
     | add_28_48/g1131/CI      |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.236 |    0.401 | 
     | add_28_48/g1131/CO      |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.303 |    0.468 | 
     | add_28_48/g1130/A       |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.303 |    0.468 | 
     | add_28_48/g1130/ZN      |   ^   | add_28_48/n_132 | INV_X1    | 0.023 |   0.327 |    0.491 | 
     | add_28_48/g1072/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.327 |    0.491 | 
     | add_28_48/g1072/ZN      |   v   | add_28_48/n_58  | OAI21_X1  | 0.022 |   0.349 |    0.513 | 
     | add_28_48/g1069/A1      |   v   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.349 |    0.513 | 
     | add_28_48/g1069/ZN      |   ^   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.364 |    0.529 | 
     | add_28_48/g1128/A1      |   ^   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.364 |    0.529 | 
     | add_28_48/g1128/ZN      |   ^   | add_28_48/n_0   | AND2_X1   | 0.038 |   0.402 |    0.567 | 
     | add_28_48/g1147/A1      |   ^   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.402 |    0.567 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_147 | NOR2_X1   | 0.010 |   0.413 |    0.577 | 
     | add_28_48/FE_RC_10_0/A1 |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.413 |    0.577 | 
     | add_28_48/FE_RC_10_0/ZN |   ^   | add_28_48/n_148 | NOR2_X1   | 0.037 |   0.450 |    0.614 | 
     | add_28_48/g1145/A1      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.450 |    0.614 | 
     | add_28_48/g1145/ZN      |   v   | add_28_48/n_145 | NOR2_X1   | 0.011 |   0.461 |    0.626 | 
     | add_28_48/FE_RC_6_0/A1  |   v   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.461 |    0.626 | 
     | add_28_48/FE_RC_6_0/ZN  |   ^   | add_28_48/n_146 | NOR2_X1   | 0.038 |   0.499 |    0.664 | 
     | add_28_48/g1143/A1      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.499 |    0.664 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_143 | NOR2_X1   | 0.012 |   0.511 |    0.675 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_143 | NOR2_X1   | 0.000 |   0.511 |    0.675 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_144 | NOR2_X1   | 0.037 |   0.548 |    0.713 | 
     | add_28_48/g1141/A1      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.548 |    0.713 | 
     | add_28_48/g1141/ZN      |   v   | add_28_48/n_141 | NOR2_X1   | 0.012 |   0.560 |    0.724 | 
     | add_28_48/FE_RC_0_0/A1  |   v   | add_28_48/n_141 | NOR2_X1   | 0.000 |   0.560 |    0.724 | 
     | add_28_48/FE_RC_0_0/ZN  |   ^   | add_28_48/n_142 | NOR2_X1   | 0.038 |   0.598 |    0.762 | 
     | add_28_48/g1048/A1      |   ^   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.598 |    0.762 | 
     | add_28_48/g1048/ZN      |   v   | add_28_48/n_77  | NOR2_X1   | 0.015 |   0.612 |    0.777 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.612 |    0.777 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_129 | OAI21_X1  | 0.024 |   0.637 |    0.801 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_129 | AND2_X1   | 0.000 |   0.637 |    0.801 | 
     | add_28_48/g1129/ZN      |   ^   | add_28_48/n_130 | AND2_X1   | 0.043 |   0.680 |    0.844 | 
     | add_28_48/g1042/B1      |   ^   | add_28_48/n_130 | OAI21_X1  | 0.000 |   0.680 |    0.845 | 
     | add_28_48/g1042/ZN      |   v   | add_28_48/n_83  | OAI21_X1  | 0.023 |   0.703 |    0.867 | 
     | add_28_48/g1126/A       |   v   | add_28_48/n_83  | XNOR2_X1  | 0.000 |   0.703 |    0.867 | 
     | add_28_48/g1126/ZN      |   v   | n_181           | XNOR2_X1  | 0.045 |   0.748 |    0.913 | 
     | g1000/C1                |   v   | n_181           | AOI222_X1 | 0.000 |   0.749 |    0.913 | 
     | g1000/ZN                |   ^   | n_136           | AOI222_X1 | 0.091 |   0.840 |    1.004 | 
     | g991/A                  |   ^   | n_136           | INV_X1    | 0.000 |   0.840 |    1.004 | 
     | g991/ZN                 |   v   | n_144           | INV_X1    | 0.009 |   0.849 |    1.014 | 
     | C_int_reg[11]/D         |   v   | n_144           | DFF_X1    | 0.000 |   0.849 |    1.014 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.164 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.164 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.129 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.128 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.034 |   0.071 |   -0.094 | 
     | clk__L3_I17/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.071 |   -0.093 | 
     | clk__L3_I17/Z    |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.102 |   -0.062 | 
     | C_int_reg[11]/CK |   ^   | clk__L3_N17 | DFF_X1    | 0.000 |   0.102 |   -0.062 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin C_int_reg[10]/CK 
Endpoint:   C_int_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.799
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.213 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.213 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.248 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.249 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.283 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.283 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.313 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.313 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | DFF_X1    | 0.095 |   0.195 |    0.408 | 
     | add_28_48/g1078/B       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.195 |    0.408 | 
     | add_28_48/g1078/CO      |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.236 |    0.449 | 
     | add_28_48/g1131/CI      |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.236 |    0.449 | 
     | add_28_48/g1131/CO      |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.303 |    0.516 | 
     | add_28_48/g1130/A       |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.303 |    0.516 | 
     | add_28_48/g1130/ZN      |   ^   | add_28_48/n_132 | INV_X1    | 0.023 |   0.327 |    0.539 | 
     | add_28_48/g1072/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.327 |    0.539 | 
     | add_28_48/g1072/ZN      |   v   | add_28_48/n_58  | OAI21_X1  | 0.022 |   0.349 |    0.561 | 
     | add_28_48/g1069/A1      |   v   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.349 |    0.561 | 
     | add_28_48/g1069/ZN      |   ^   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.365 |    0.577 | 
     | add_28_48/g1128/A1      |   ^   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.365 |    0.577 | 
     | add_28_48/g1128/ZN      |   ^   | add_28_48/n_0   | AND2_X1   | 0.038 |   0.402 |    0.615 | 
     | add_28_48/g1147/A1      |   ^   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.402 |    0.615 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_147 | NOR2_X1   | 0.010 |   0.413 |    0.625 | 
     | add_28_48/FE_RC_10_0/A1 |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.413 |    0.625 | 
     | add_28_48/FE_RC_10_0/ZN |   ^   | add_28_48/n_148 | NOR2_X1   | 0.037 |   0.450 |    0.663 | 
     | add_28_48/g1145/A1      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.450 |    0.663 | 
     | add_28_48/g1145/ZN      |   v   | add_28_48/n_145 | NOR2_X1   | 0.011 |   0.461 |    0.674 | 
     | add_28_48/FE_RC_6_0/A1  |   v   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.461 |    0.674 | 
     | add_28_48/FE_RC_6_0/ZN  |   ^   | add_28_48/n_146 | NOR2_X1   | 0.038 |   0.499 |    0.712 | 
     | add_28_48/g1143/A1      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.499 |    0.712 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_143 | NOR2_X1   | 0.012 |   0.511 |    0.724 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_143 | NOR2_X1   | 0.000 |   0.511 |    0.724 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_144 | NOR2_X1   | 0.037 |   0.548 |    0.761 | 
     | add_28_48/g1141/A1      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.548 |    0.761 | 
     | add_28_48/g1141/ZN      |   v   | add_28_48/n_141 | NOR2_X1   | 0.012 |   0.560 |    0.772 | 
     | add_28_48/FE_RC_0_0/A1  |   v   | add_28_48/n_141 | NOR2_X1   | 0.000 |   0.560 |    0.772 | 
     | add_28_48/FE_RC_0_0/ZN  |   ^   | add_28_48/n_142 | NOR2_X1   | 0.038 |   0.598 |    0.810 | 
     | add_28_48/g1048/A1      |   ^   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.598 |    0.810 | 
     | add_28_48/g1048/ZN      |   v   | add_28_48/n_77  | NOR2_X1   | 0.015 |   0.612 |    0.825 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.612 |    0.825 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_129 | OAI21_X1  | 0.024 |   0.637 |    0.850 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_129 | AND2_X1   | 0.000 |   0.637 |    0.850 | 
     | add_28_48/g1129/ZN      |   ^   | add_28_48/n_130 | AND2_X1   | 0.043 |   0.680 |    0.893 | 
     | add_28_48/g1132/A       |   ^   | add_28_48/n_130 | XOR2_X1   | 0.000 |   0.680 |    0.893 | 
     | add_28_48/g1132/Z       |   v   | n_183           | XOR2_X1   | 0.022 |   0.702 |    0.915 | 
     | g997/C1                 |   v   | n_183           | AOI222_X1 | 0.000 |   0.702 |    0.915 | 
     | g997/ZN                 |   ^   | n_139           | AOI222_X1 | 0.089 |   0.791 |    1.004 | 
     | g988/A                  |   ^   | n_139           | INV_X1    | 0.000 |   0.791 |    1.004 | 
     | g988/ZN                 |   v   | n_147           | INV_X1    | 0.008 |   0.799 |    1.012 | 
     | C_int_reg[10]/D         |   v   | n_147           | DFF_X1    | 0.000 |   0.799 |    1.012 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.213 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.213 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.177 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.176 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.034 |   0.071 |   -0.142 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.071 |   -0.142 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.029 |   0.100 |   -0.112 | 
     | C_int_reg[10]/CK |   ^   | clk__L3_N15 | DFF_X1    | 0.000 |   0.101 |   -0.112 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin C_int_reg[9]/CK 
Endpoint:   C_int_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.798
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.214 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.214 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.249 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.250 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.284 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.284 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.314 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.314 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | DFF_X1    | 0.095 |   0.195 |    0.409 | 
     | add_28_48/g1078/B       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.195 |    0.409 | 
     | add_28_48/g1078/CO      |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.236 |    0.450 | 
     | add_28_48/g1131/CI      |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.236 |    0.450 | 
     | add_28_48/g1131/CO      |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.303 |    0.517 | 
     | add_28_48/g1130/A       |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.303 |    0.517 | 
     | add_28_48/g1130/ZN      |   ^   | add_28_48/n_132 | INV_X1    | 0.023 |   0.327 |    0.540 | 
     | add_28_48/g1072/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.327 |    0.540 | 
     | add_28_48/g1072/ZN      |   v   | add_28_48/n_58  | OAI21_X1  | 0.022 |   0.349 |    0.562 | 
     | add_28_48/g1069/A1      |   v   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.349 |    0.562 | 
     | add_28_48/g1069/ZN      |   ^   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.365 |    0.578 | 
     | add_28_48/g1128/A1      |   ^   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.365 |    0.578 | 
     | add_28_48/g1128/ZN      |   ^   | add_28_48/n_0   | AND2_X1   | 0.038 |   0.402 |    0.616 | 
     | add_28_48/g1147/A1      |   ^   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.402 |    0.616 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_147 | NOR2_X1   | 0.010 |   0.413 |    0.626 | 
     | add_28_48/FE_RC_10_0/A1 |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.413 |    0.626 | 
     | add_28_48/FE_RC_10_0/ZN |   ^   | add_28_48/n_148 | NOR2_X1   | 0.037 |   0.450 |    0.664 | 
     | add_28_48/g1145/A1      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.450 |    0.664 | 
     | add_28_48/g1145/ZN      |   v   | add_28_48/n_145 | NOR2_X1   | 0.011 |   0.461 |    0.675 | 
     | add_28_48/FE_RC_6_0/A1  |   v   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.461 |    0.675 | 
     | add_28_48/FE_RC_6_0/ZN  |   ^   | add_28_48/n_146 | NOR2_X1   | 0.038 |   0.499 |    0.713 | 
     | add_28_48/g1143/A1      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.499 |    0.713 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_143 | NOR2_X1   | 0.012 |   0.511 |    0.725 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_143 | NOR2_X1   | 0.000 |   0.511 |    0.725 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_144 | NOR2_X1   | 0.037 |   0.548 |    0.762 | 
     | add_28_48/g1141/A1      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.548 |    0.762 | 
     | add_28_48/g1141/ZN      |   v   | add_28_48/n_141 | NOR2_X1   | 0.012 |   0.560 |    0.773 | 
     | add_28_48/FE_RC_0_0/A1  |   v   | add_28_48/n_141 | NOR2_X1   | 0.000 |   0.560 |    0.773 | 
     | add_28_48/FE_RC_0_0/ZN  |   ^   | add_28_48/n_142 | NOR2_X1   | 0.038 |   0.598 |    0.811 | 
     | add_28_48/g1048/A1      |   ^   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.598 |    0.811 | 
     | add_28_48/g1048/ZN      |   v   | add_28_48/n_77  | NOR2_X1   | 0.015 |   0.612 |    0.826 | 
     | add_28_48/g1046/A1      |   v   | add_28_48/n_77  | OR2_X1    | 0.000 |   0.612 |    0.826 | 
     | add_28_48/g1046/ZN      |   v   | add_28_48/n_79  | OR2_X1    | 0.047 |   0.659 |    0.873 | 
     | add_28_48/g1044/A       |   v   | add_28_48/n_79  | XNOR2_X1  | 0.000 |   0.659 |    0.873 | 
     | add_28_48/g1044/ZN      |   v   | n_185           | XNOR2_X1  | 0.042 |   0.701 |    0.914 | 
     | g1022/C1                |   v   | n_185           | AOI222_X1 | 0.000 |   0.701 |    0.915 | 
     | g1022/ZN                |   ^   | n_114           | AOI222_X1 | 0.088 |   0.789 |    1.002 | 
     | g1013/A                 |   ^   | n_114           | INV_X1    | 0.000 |   0.789 |    1.002 | 
     | g1013/ZN                |   v   | n_123           | INV_X1    | 0.010 |   0.798 |    1.012 | 
     | C_int_reg[9]/D          |   v   | n_123           | DFF_X1    | 0.000 |   0.798 |    1.012 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.214 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.214 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.178 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.177 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.034 |   0.071 |   -0.143 | 
     | clk__L3_I16/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.071 |   -0.143 | 
     | clk__L3_I16/Z   |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.030 |   0.100 |   -0.113 | 
     | C_int_reg[9]/CK |   ^   | clk__L3_N16 | DFF_X1    | 0.000 |   0.101 |   -0.113 | 
     +--------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin C_int_reg[8]/CK 
Endpoint:   C_int_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.038
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.718
= Slack Time                    0.294
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.295 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.295 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.330 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.331 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.365 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.365 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.394 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.395 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | DFF_X1    | 0.095 |   0.195 |    0.489 | 
     | add_28_48/g1078/B       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.195 |    0.490 | 
     | add_28_48/g1078/CO      |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.236 |    0.531 | 
     | add_28_48/g1131/CI      |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.236 |    0.531 | 
     | add_28_48/g1131/CO      |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.303 |    0.598 | 
     | add_28_48/g1130/A       |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.303 |    0.598 | 
     | add_28_48/g1130/ZN      |   ^   | add_28_48/n_132 | INV_X1    | 0.023 |   0.327 |    0.621 | 
     | add_28_48/g1072/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.327 |    0.621 | 
     | add_28_48/g1072/ZN      |   v   | add_28_48/n_58  | OAI21_X1  | 0.022 |   0.349 |    0.643 | 
     | add_28_48/g1069/A1      |   v   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.349 |    0.643 | 
     | add_28_48/g1069/ZN      |   ^   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.364 |    0.659 | 
     | add_28_48/g1128/A1      |   ^   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.364 |    0.659 | 
     | add_28_48/g1128/ZN      |   ^   | add_28_48/n_0   | AND2_X1   | 0.038 |   0.402 |    0.697 | 
     | add_28_48/g1147/A1      |   ^   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.402 |    0.697 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_147 | NOR2_X1   | 0.010 |   0.413 |    0.707 | 
     | add_28_48/FE_RC_10_0/A1 |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.413 |    0.707 | 
     | add_28_48/FE_RC_10_0/ZN |   ^   | add_28_48/n_148 | NOR2_X1   | 0.037 |   0.450 |    0.744 | 
     | add_28_48/g1145/A1      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.450 |    0.744 | 
     | add_28_48/g1145/ZN      |   v   | add_28_48/n_145 | NOR2_X1   | 0.011 |   0.461 |    0.756 | 
     | add_28_48/FE_RC_6_0/A1  |   v   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.461 |    0.756 | 
     | add_28_48/FE_RC_6_0/ZN  |   ^   | add_28_48/n_146 | NOR2_X1   | 0.038 |   0.499 |    0.794 | 
     | add_28_48/g1143/A1      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.499 |    0.794 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_143 | NOR2_X1   | 0.012 |   0.511 |    0.805 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_143 | NOR2_X1   | 0.000 |   0.511 |    0.806 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_144 | NOR2_X1   | 0.037 |   0.548 |    0.843 | 
     | add_28_48/g1141/A1      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.548 |    0.843 | 
     | add_28_48/g1141/ZN      |   v   | add_28_48/n_141 | NOR2_X1   | 0.012 |   0.560 |    0.854 | 
     | add_28_48/FE_RC_0_0/A1  |   v   | add_28_48/n_141 | NOR2_X1   | 0.000 |   0.560 |    0.854 | 
     | add_28_48/FE_RC_0_0/ZN  |   ^   | add_28_48/n_142 | NOR2_X1   | 0.038 |   0.598 |    0.892 | 
     | add_28_48/g1047/A       |   ^   | add_28_48/n_142 | XNOR2_X1  | 0.000 |   0.598 |    0.892 | 
     | add_28_48/g1047/ZN      |   v   | n_187           | XNOR2_X1  | 0.024 |   0.621 |    0.916 | 
     | g1021/C1                |   v   | n_187           | AOI222_X1 | 0.000 |   0.622 |    0.916 | 
     | g1021/ZN                |   ^   | n_115           | AOI222_X1 | 0.088 |   0.709 |    1.004 | 
     | g1012/A                 |   ^   | n_115           | INV_X1    | 0.000 |   0.709 |    1.004 | 
     | g1012/ZN                |   v   | n_124           | INV_X1    | 0.009 |   0.718 |    1.013 | 
     | C_int_reg[8]/D          |   v   | n_124           | DFF_X1    | 0.000 |   0.718 |    1.013 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.294 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.294 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.259 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.258 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.070 |   -0.225 | 
     | clk__L3_I7/A    |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.224 | 
     | clk__L3_I7/Z    |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.101 |   -0.193 | 
     | C_int_reg[8]/CK |   ^   | clk__L3_N7 | DFF_X1    | 0.000 |   0.101 |   -0.193 | 
     +-------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin C_int_reg[7]/CK 
Endpoint:   C_int_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.038
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.676
= Slack Time                    0.337
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.337 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.337 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.372 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.373 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.408 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.408 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.437 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.437 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.106 |   0.206 |    0.543 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.207 |    0.544 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.254 |    0.591 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.254 |    0.591 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.301 |    0.638 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.301 |    0.638 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.013 |   0.314 |    0.651 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.314 |    0.651 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X1  | 0.041 |   0.355 |    0.692 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.355 |    0.692 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.371 |    0.708 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.371 |    0.708 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.034 |   0.405 |    0.742 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.405 |    0.742 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.025 |   0.430 |    0.767 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.430 |    0.767 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X1   | 0.015 |   0.445 |    0.782 | 
     | add_28_48/g1145/A1      |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.445 |    0.782 | 
     | add_28_48/g1145/ZN      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.024 |   0.469 |    0.806 | 
     | add_28_48/FE_RC_6_0/A1  |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.469 |    0.806 | 
     | add_28_48/FE_RC_6_0/ZN  |   v   | add_28_48/n_146 | NOR2_X1   | 0.015 |   0.484 |    0.821 | 
     | add_28_48/g1143/A1      |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.484 |    0.821 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_143 | NOR2_X1   | 0.025 |   0.509 |    0.846 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_143 | NOR2_X1   | 0.000 |   0.509 |    0.846 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_144 | NOR2_X1   | 0.015 |   0.524 |    0.861 | 
     | add_28_48/g1133/A       |   v   | add_28_48/n_144 | XOR2_X1   | 0.000 |   0.524 |    0.861 | 
     | add_28_48/g1133/Z       |   v   | n_189           | XOR2_X1   | 0.052 |   0.576 |    0.913 | 
     | g1020/C1                |   v   | n_189           | AOI222_X1 | 0.000 |   0.576 |    0.913 | 
     | g1020/ZN                |   ^   | n_116           | AOI222_X1 | 0.090 |   0.667 |    1.004 | 
     | g1011/A                 |   ^   | n_116           | INV_X1    | 0.000 |   0.667 |    1.004 | 
     | g1011/ZN                |   v   | n_125           | INV_X1    | 0.009 |   0.676 |    1.013 | 
     | C_int_reg[7]/D          |   v   | n_125           | DFF_X1    | 0.000 |   0.676 |    1.013 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.337 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.337 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.302 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.301 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.070 |   -0.267 | 
     | clk__L3_I7/A    |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.267 | 
     | clk__L3_I7/Z    |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.101 |   -0.236 | 
     | C_int_reg[7]/CK |   ^   | clk__L3_N7 | DFF_X1    | 0.000 |   0.101 |   -0.236 | 
     +-------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin C_int_reg[6]/CK 
Endpoint:   C_int_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.103
- Setup                         0.038
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.635
= Slack Time                    0.380
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.380 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.380 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.415 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.416 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.450 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.450 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.479 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.480 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.106 |   0.206 |    0.586 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.207 |    0.586 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.254 |    0.634 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.254 |    0.634 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.301 |    0.680 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.301 |    0.680 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.013 |   0.314 |    0.693 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.314 |    0.694 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X1  | 0.041 |   0.355 |    0.734 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.355 |    0.734 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.371 |    0.750 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.371 |    0.750 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.034 |   0.405 |    0.784 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.405 |    0.784 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.025 |   0.430 |    0.809 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.430 |    0.809 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X1   | 0.015 |   0.445 |    0.825 | 
     | add_28_48/g1145/A1      |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.445 |    0.825 | 
     | add_28_48/g1145/ZN      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.024 |   0.469 |    0.849 | 
     | add_28_48/FE_RC_6_0/A1  |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.469 |    0.849 | 
     | add_28_48/FE_RC_6_0/ZN  |   v   | add_28_48/n_146 | NOR2_X1   | 0.015 |   0.484 |    0.864 | 
     | add_28_48/g1134/A       |   v   | add_28_48/n_146 | XOR2_X1   | 0.000 |   0.484 |    0.864 | 
     | add_28_48/g1134/Z       |   v   | n_191           | XOR2_X1   | 0.052 |   0.537 |    0.916 | 
     | g1019/C1                |   v   | n_191           | AOI222_X1 | 0.000 |   0.537 |    0.916 | 
     | g1019/ZN                |   ^   | n_117           | AOI222_X1 | 0.090 |   0.627 |    1.006 | 
     | g1010/A                 |   ^   | n_117           | INV_X1    | 0.000 |   0.627 |    1.007 | 
     | g1010/ZN                |   v   | n_126           | INV_X1    | 0.008 |   0.635 |    1.015 | 
     | C_int_reg[6]/D          |   v   | n_126           | DFF_X1    | 0.000 |   0.635 |    1.015 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.380 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.380 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.344 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.343 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |   -0.309 | 
     | clk__L3_I6/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |   -0.309 | 
     | clk__L3_I6/Z    |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.032 |   0.102 |   -0.277 | 
     | C_int_reg[6]/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.000 |   0.103 |   -0.277 | 
     +-------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin C_int_reg[5]/CK 
Endpoint:   C_int_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.038
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.595
= Slack Time                    0.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.418 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.418 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.453 | 
     | clk__L2_I1/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.454 | 
     | clk__L2_I1/Z            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.489 | 
     | clk__L3_I4/A            |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.489 | 
     | clk__L3_I4/Z            |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.518 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.518 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.106 |   0.206 |    0.624 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.207 |    0.625 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.254 |    0.672 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.254 |    0.672 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.301 |    0.719 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.301 |    0.719 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.013 |   0.314 |    0.732 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.314 |    0.732 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X1  | 0.041 |   0.355 |    0.773 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.355 |    0.773 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.371 |    0.789 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.371 |    0.789 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.034 |   0.405 |    0.823 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.405 |    0.823 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.025 |   0.430 |    0.848 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.430 |    0.848 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X1   | 0.015 |   0.445 |    0.863 | 
     | add_28_48/g1135/A       |   v   | add_28_48/n_148 | XOR2_X1   | 0.000 |   0.445 |    0.863 | 
     | add_28_48/g1135/Z       |   v   | n_193           | XOR2_X1   | 0.053 |   0.498 |    0.916 | 
     | g1018/C1                |   v   | n_193           | AOI222_X1 | 0.000 |   0.498 |    0.916 | 
     | g1018/ZN                |   ^   | n_118           | AOI222_X1 | 0.088 |   0.586 |    1.004 | 
     | g1009/A                 |   ^   | n_118           | INV_X1    | 0.000 |   0.586 |    1.004 | 
     | g1009/ZN                |   v   | n_127           | INV_X1    | 0.008 |   0.595 |    1.013 | 
     | C_int_reg[5]/D          |   v   | n_127           | DFF_X1    | 0.000 |   0.595 |    1.013 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.418 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.418 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.383 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.382 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.070 |   -0.348 | 
     | clk__L3_I9/A    |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.348 | 
     | clk__L3_I9/Z    |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.031 |   0.101 |   -0.317 | 
     | C_int_reg[5]/CK |   ^   | clk__L3_N9 | DFF_X1    | 0.000 |   0.101 |   -0.317 | 
     +-------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin C_int_reg[4]/CK 
Endpoint:   C_int_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.103
- Setup                         0.038
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.014
- Arrival Time                  0.556
= Slack Time                    0.458
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |    0.458 | 
     | clk__L1_I0/A       |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.458 | 
     | clk__L1_I0/Z       |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.493 | 
     | clk__L2_I1/A       |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.494 | 
     | clk__L2_I1/Z       |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.529 | 
     | clk__L3_I4/A       |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.529 | 
     | clk__L3_I4/Z       |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.558 | 
     | A_int_reg[0]/CK    |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.558 | 
     | A_int_reg[0]/Q     |   ^   | A_int[0]        | DFF_X1    | 0.106 |   0.206 |    0.664 | 
     | add_28_48/g1078/B  |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.207 |    0.665 | 
     | add_28_48/g1078/CO |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.254 |    0.712 | 
     | add_28_48/g1131/CI |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.254 |    0.712 | 
     | add_28_48/g1131/CO |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.301 |    0.759 | 
     | add_28_48/g1130/A  |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.301 |    0.759 | 
     | add_28_48/g1130/ZN |   v   | add_28_48/n_132 | INV_X1    | 0.013 |   0.314 |    0.772 | 
     | add_28_48/g1072/B1 |   v   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.314 |    0.772 | 
     | add_28_48/g1072/ZN |   ^   | add_28_48/n_58  | OAI21_X1  | 0.041 |   0.355 |    0.813 | 
     | add_28_48/g1069/A1 |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.355 |    0.813 | 
     | add_28_48/g1069/ZN |   v   | add_28_48/n_60  | NAND2_X1  | 0.016 |   0.371 |    0.829 | 
     | add_28_48/g1128/A1 |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.371 |    0.829 | 
     | add_28_48/g1128/ZN |   v   | add_28_48/n_0   | AND2_X1   | 0.034 |   0.405 |    0.863 | 
     | add_28_48/g1136/A  |   v   | add_28_48/n_0   | XOR2_X1   | 0.000 |   0.405 |    0.863 | 
     | add_28_48/g1136/Z  |   v   | n_195           | XOR2_X1   | 0.053 |   0.458 |    0.916 | 
     | g1017/C1           |   v   | n_195           | AOI222_X1 | 0.000 |   0.458 |    0.916 | 
     | g1017/ZN           |   ^   | n_119           | AOI222_X1 | 0.089 |   0.547 |    1.005 | 
     | g1008/A            |   ^   | n_119           | INV_X1    | 0.000 |   0.547 |    1.005 | 
     | g1008/ZN           |   v   | n_128           | INV_X1    | 0.009 |   0.556 |    1.014 | 
     | C_int_reg[4]/D     |   v   | n_128           | DFF_X1    | 0.000 |   0.556 |    1.014 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.458 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.458 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.423 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.422 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |   -0.387 | 
     | clk__L3_I6/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |   -0.387 | 
     | clk__L3_I6/Z    |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.032 |   0.102 |   -0.356 | 
     | C_int_reg[4]/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.000 |   0.103 |   -0.355 | 
     +-------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin B_int_reg[2]/CK 
Endpoint:   B_int_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.103
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.541
= Slack Time                    0.475
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.475 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.475 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.510 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.512 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4     | CLKBUF_X3 | 0.034 |   0.071 |    0.546 | 
     | clk__L3_I13/A    |   ^   | clk__L2_N4     | CLKBUF_X3 | 0.000 |   0.071 |    0.546 | 
     | clk__L3_I13/Z    |   ^   | clk__L3_N13    | CLKBUF_X3 | 0.032 |   0.103 |    0.579 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N13    | DFF_X1    | 0.000 |   0.103 |    0.579 | 
     | state_reg[0]/Q   |   v   | state[0]       | DFF_X1    | 0.095 |   0.198 |    0.674 | 
     | g1184/A2         |   v   | state[0]       | OR2_X4    | 0.000 |   0.199 |    0.674 | 
     | g1184/ZN         |   v   | n_5            | OR2_X4    | 0.070 |   0.269 |    0.744 | 
     | g1183/A          |   v   | n_5            | INV_X1    | 0.004 |   0.273 |    0.748 | 
     | g1183/ZN         |   ^   | n_4            | INV_X1    | 0.054 |   0.327 |    0.802 | 
     | g1147/S          |   ^   | n_4            | MUX2_X1   | 0.001 |   0.327 |    0.803 | 
     | g1147/Z          |   v   | n_41           | MUX2_X1   | 0.060 |   0.387 |    0.863 | 
     | FE_PHC93_n_41/A  |   v   | n_41           | CLKBUF_X1 | 0.000 |   0.387 |    0.863 | 
     | FE_PHC93_n_41/Z  |   v   | FE_PHN93_n_41  | CLKBUF_X1 | 0.028 |   0.415 |    0.890 | 
     | FE_PHC133_n_41/A |   v   | FE_PHN93_n_41  | BUF_X1    | 0.000 |   0.415 |    0.890 | 
     | FE_PHC133_n_41/Z |   v   | FE_PHN133_n_41 | BUF_X1    | 0.024 |   0.438 |    0.914 | 
     | FE_PHC111_n_41/A |   v   | FE_PHN133_n_41 | CLKBUF_X1 | 0.000 |   0.438 |    0.914 | 
     | FE_PHC111_n_41/Z |   v   | FE_PHN111_n_41 | CLKBUF_X1 | 0.025 |   0.463 |    0.939 | 
     | g1076/A1         |   v   | FE_PHN111_n_41 | AND2_X1   | 0.000 |   0.463 |    0.939 | 
     | g1076/ZN         |   v   | n_110          | AND2_X1   | 0.026 |   0.489 |    0.964 | 
     | FE_PHC38_n_110/A |   v   | n_110          | CLKBUF_X1 | 0.000 |   0.489 |    0.964 | 
     | FE_PHC38_n_110/Z |   v   | FE_PHN38_n_110 | CLKBUF_X1 | 0.025 |   0.515 |    0.990 | 
     | FE_PHC4_n_110/A  |   v   | FE_PHN38_n_110 | CLKBUF_X1 | 0.000 |   0.515 |    0.990 | 
     | FE_PHC4_n_110/Z  |   v   | FE_PHN4_n_110  | CLKBUF_X1 | 0.026 |   0.541 |    1.016 | 
     | B_int_reg[2]/D   |   v   | FE_PHN4_n_110  | DFF_X1    | 0.000 |   0.541 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.475 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.475 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.440 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.439 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |   -0.405 | 
     | clk__L3_I3/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |   -0.405 | 
     | clk__L3_I3/Z    |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.032 |   0.102 |   -0.373 | 
     | B_int_reg[2]/CK |   ^   | clk__L3_N3 | DFF_X1    | 0.000 |   0.103 |   -0.373 | 
     +-------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin B_int_reg[4]/CK 
Endpoint:   B_int_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.103
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.519
= Slack Time                    0.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.497 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.497 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.533 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.534 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4     | CLKBUF_X3 | 0.034 |   0.071 |    0.568 | 
     | clk__L3_I13/A    |   ^   | clk__L2_N4     | CLKBUF_X3 | 0.000 |   0.071 |    0.568 | 
     | clk__L3_I13/Z    |   ^   | clk__L3_N13    | CLKBUF_X3 | 0.032 |   0.103 |    0.601 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N13    | DFF_X1    | 0.000 |   0.103 |    0.601 | 
     | state_reg[0]/Q   |   v   | state[0]       | DFF_X1    | 0.095 |   0.198 |    0.696 | 
     | g1184/A2         |   v   | state[0]       | OR2_X4    | 0.000 |   0.199 |    0.696 | 
     | g1184/ZN         |   v   | n_5            | OR2_X4    | 0.070 |   0.269 |    0.766 | 
     | g1183/A          |   v   | n_5            | INV_X1    | 0.004 |   0.273 |    0.770 | 
     | g1183/ZN         |   ^   | n_4            | INV_X1    | 0.054 |   0.327 |    0.824 | 
     | g1149/S          |   ^   | n_4            | MUX2_X1   | 0.001 |   0.327 |    0.825 | 
     | g1149/Z          |   v   | n_39           | MUX2_X1   | 0.062 |   0.389 |    0.887 | 
     | FE_PHC83_n_39/A  |   v   | n_39           | CLKBUF_X3 | 0.000 |   0.389 |    0.887 | 
     | FE_PHC83_n_39/Z  |   v   | FE_PHN83_n_39  | CLKBUF_X3 | 0.028 |   0.417 |    0.915 | 
     | FE_PHC103_n_39/A |   v   | FE_PHN83_n_39  | CLKBUF_X1 | 0.000 |   0.417 |    0.915 | 
     | FE_PHC103_n_39/Z |   v   | FE_PHN103_n_39 | CLKBUF_X1 | 0.026 |   0.443 |    0.940 | 
     | g1078/A1         |   v   | FE_PHN103_n_39 | AND2_X1   | 0.000 |   0.443 |    0.940 | 
     | g1078/ZN         |   v   | n_108          | AND2_X1   | 0.026 |   0.468 |    0.966 | 
     | FE_PHC56_n_108/A |   v   | n_108          | CLKBUF_X1 | 0.000 |   0.468 |    0.966 | 
     | FE_PHC56_n_108/Z |   v   | FE_PHN56_n_108 | CLKBUF_X1 | 0.025 |   0.493 |    0.990 | 
     | FE_PHC11_n_108/A |   v   | FE_PHN56_n_108 | CLKBUF_X1 | 0.000 |   0.493 |    0.990 | 
     | FE_PHC11_n_108/Z |   v   | FE_PHN11_n_108 | CLKBUF_X1 | 0.026 |   0.519 |    1.016 | 
     | B_int_reg[4]/D   |   v   | FE_PHN11_n_108 | DFF_X1    | 0.000 |   0.519 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.497 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.497 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.462 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.461 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |   -0.427 | 
     | clk__L3_I3/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |   -0.427 | 
     | clk__L3_I3/Z    |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.032 |   0.102 |   -0.395 | 
     | B_int_reg[4]/CK |   ^   | clk__L3_N3 | DFF_X1    | 0.000 |   0.103 |   -0.395 | 
     +-------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin B_int_reg[3]/CK 
Endpoint:   B_int_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.518
= Slack Time                    0.498
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.498 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.498 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.533 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.534 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4     | CLKBUF_X3 | 0.034 |   0.071 |    0.569 | 
     | clk__L3_I13/A    |   ^   | clk__L2_N4     | CLKBUF_X3 | 0.000 |   0.071 |    0.569 | 
     | clk__L3_I13/Z    |   ^   | clk__L3_N13    | CLKBUF_X3 | 0.032 |   0.103 |    0.601 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N13    | DFF_X1    | 0.000 |   0.103 |    0.601 | 
     | state_reg[0]/Q   |   v   | state[0]       | DFF_X1    | 0.095 |   0.198 |    0.696 | 
     | g1184/A2         |   v   | state[0]       | OR2_X4    | 0.000 |   0.199 |    0.697 | 
     | g1184/ZN         |   v   | n_5            | OR2_X4    | 0.070 |   0.269 |    0.767 | 
     | g1183/A          |   v   | n_5            | INV_X1    | 0.004 |   0.273 |    0.771 | 
     | g1183/ZN         |   ^   | n_4            | INV_X1    | 0.054 |   0.327 |    0.825 | 
     | g1148/S          |   ^   | n_4            | MUX2_X1   | 0.001 |   0.327 |    0.825 | 
     | g1148/Z          |   v   | n_40           | MUX2_X1   | 0.060 |   0.387 |    0.885 | 
     | FE_PHC89_n_40/A  |   v   | n_40           | CLKBUF_X1 | 0.000 |   0.387 |    0.885 | 
     | FE_PHC89_n_40/Z  |   v   | FE_PHN89_n_40  | CLKBUF_X1 | 0.027 |   0.414 |    0.912 | 
     | FE_PHC113_n_40/A |   v   | FE_PHN89_n_40  | CLKBUF_X1 | 0.000 |   0.414 |    0.912 | 
     | FE_PHC113_n_40/Z |   v   | FE_PHN113_n_40 | CLKBUF_X1 | 0.026 |   0.440 |    0.938 | 
     | g1077/A1         |   v   | FE_PHN113_n_40 | AND2_X1   | 0.000 |   0.440 |    0.938 | 
     | g1077/ZN         |   v   | n_109          | AND2_X1   | 0.027 |   0.467 |    0.965 | 
     | FE_PHC54_n_109/A |   v   | n_109          | CLKBUF_X1 | 0.000 |   0.467 |    0.965 | 
     | FE_PHC54_n_109/Z |   v   | FE_PHN54_n_109 | CLKBUF_X1 | 0.025 |   0.491 |    0.989 | 
     | FE_PHC18_n_109/A |   v   | FE_PHN54_n_109 | CLKBUF_X1 | 0.000 |   0.491 |    0.989 | 
     | FE_PHC18_n_109/Z |   v   | FE_PHN18_n_109 | CLKBUF_X1 | 0.026 |   0.518 |    1.016 | 
     | B_int_reg[3]/D   |   v   | FE_PHN18_n_109 | DFF_X1    | 0.000 |   0.518 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.498 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.498 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.463 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.462 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.034 |   0.071 |   -0.427 | 
     | clk__L3_I2/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.071 |   -0.427 | 
     | clk__L3_I2/Z    |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.031 |   0.102 |   -0.396 | 
     | B_int_reg[3]/CK |   ^   | clk__L3_N2 | DFF_X1    | 0.000 |   0.102 |   -0.396 | 
     +-------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin B_int_reg[5]/CK 
Endpoint:   B_int_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.103
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.518
= Slack Time                    0.498
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.498 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.498 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.533 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.535 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4     | CLKBUF_X3 | 0.034 |   0.071 |    0.569 | 
     | clk__L3_I13/A    |   ^   | clk__L2_N4     | CLKBUF_X3 | 0.000 |   0.071 |    0.569 | 
     | clk__L3_I13/Z    |   ^   | clk__L3_N13    | CLKBUF_X3 | 0.032 |   0.103 |    0.601 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N13    | DFF_X1    | 0.000 |   0.104 |    0.602 | 
     | state_reg[0]/Q   |   v   | state[0]       | DFF_X1    | 0.095 |   0.198 |    0.697 | 
     | g1184/A2         |   v   | state[0]       | OR2_X4    | 0.000 |   0.199 |    0.697 | 
     | g1184/ZN         |   v   | n_5            | OR2_X4    | 0.070 |   0.269 |    0.767 | 
     | g1183/A          |   v   | n_5            | INV_X1    | 0.004 |   0.273 |    0.771 | 
     | g1183/ZN         |   ^   | n_4            | INV_X1    | 0.054 |   0.327 |    0.825 | 
     | g1150/S          |   ^   | n_4            | MUX2_X1   | 0.001 |   0.327 |    0.826 | 
     | g1150/Z          |   v   | n_38           | MUX2_X1   | 0.062 |   0.389 |    0.888 | 
     | FE_PHC95_n_38/A  |   v   | n_38           | CLKBUF_X3 | 0.000 |   0.389 |    0.888 | 
     | FE_PHC95_n_38/Z  |   v   | FE_PHN95_n_38  | CLKBUF_X3 | 0.028 |   0.417 |    0.915 | 
     | FE_PHC101_n_38/A |   v   | FE_PHN95_n_38  | CLKBUF_X1 | 0.000 |   0.417 |    0.915 | 
     | FE_PHC101_n_38/Z |   v   | FE_PHN101_n_38 | CLKBUF_X1 | 0.025 |   0.442 |    0.940 | 
     | g1079/A1         |   v   | FE_PHN101_n_38 | AND2_X1   | 0.000 |   0.442 |    0.940 | 
     | g1079/ZN         |   v   | n_107          | AND2_X1   | 0.025 |   0.468 |    0.966 | 
     | FE_PHC53_n_107/A |   v   | n_107          | CLKBUF_X1 | 0.000 |   0.468 |    0.966 | 
     | FE_PHC53_n_107/Z |   v   | FE_PHN53_n_107 | CLKBUF_X1 | 0.025 |   0.492 |    0.990 | 
     | FE_PHC23_n_107/A |   v   | FE_PHN53_n_107 | CLKBUF_X1 | 0.000 |   0.492 |    0.990 | 
     | FE_PHC23_n_107/Z |   v   | FE_PHN23_n_107 | CLKBUF_X1 | 0.026 |   0.518 |    1.016 | 
     | B_int_reg[5]/D   |   v   | FE_PHN23_n_107 | DFF_X1    | 0.000 |   0.518 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.498 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.498 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.463 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.462 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |   -0.427 | 
     | clk__L3_I3/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |   -0.427 | 
     | clk__L3_I3/Z    |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.032 |   0.102 |   -0.396 | 
     | B_int_reg[5]/CK |   ^   | clk__L3_N3 | DFF_X1    | 0.000 |   0.103 |   -0.396 | 
     +-------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin B_int_reg[1]/CK 
Endpoint:   B_int_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.103
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.517
= Slack Time                    0.499
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.499 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.499 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.534 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.536 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4     | CLKBUF_X3 | 0.034 |   0.071 |    0.570 | 
     | clk__L3_I13/A    |   ^   | clk__L2_N4     | CLKBUF_X3 | 0.000 |   0.071 |    0.570 | 
     | clk__L3_I13/Z    |   ^   | clk__L3_N13    | CLKBUF_X3 | 0.032 |   0.103 |    0.603 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N13    | DFF_X1    | 0.000 |   0.104 |    0.603 | 
     | state_reg[0]/Q   |   v   | state[0]       | DFF_X1    | 0.095 |   0.198 |    0.698 | 
     | g1184/A2         |   v   | state[0]       | OR2_X4    | 0.000 |   0.199 |    0.698 | 
     | g1184/ZN         |   v   | n_5            | OR2_X4    | 0.070 |   0.269 |    0.768 | 
     | g1183/A          |   v   | n_5            | INV_X1    | 0.004 |   0.273 |    0.772 | 
     | g1183/ZN         |   ^   | n_4            | INV_X1    | 0.054 |   0.327 |    0.826 | 
     | g1146/S          |   ^   | n_4            | MUX2_X1   | 0.000 |   0.327 |    0.827 | 
     | g1146/Z          |   v   | n_42           | MUX2_X1   | 0.060 |   0.388 |    0.887 | 
     | FE_PHC74_n_42/A  |   v   | n_42           | CLKBUF_X1 | 0.000 |   0.388 |    0.887 | 
     | FE_PHC74_n_42/Z  |   v   | FE_PHN74_n_42  | CLKBUF_X1 | 0.027 |   0.415 |    0.914 | 
     | FE_PHC118_n_42/A |   v   | FE_PHN74_n_42  | CLKBUF_X1 | 0.000 |   0.415 |    0.914 | 
     | FE_PHC118_n_42/Z |   v   | FE_PHN118_n_42 | CLKBUF_X1 | 0.026 |   0.440 |    0.940 | 
     | g1075/A1         |   v   | FE_PHN118_n_42 | AND2_X1   | 0.000 |   0.440 |    0.940 | 
     | g1075/ZN         |   v   | n_111          | AND2_X1   | 0.026 |   0.466 |    0.966 | 
     | FE_PHC48_n_111/A |   v   | n_111          | CLKBUF_X1 | 0.000 |   0.466 |    0.966 | 
     | FE_PHC48_n_111/Z |   v   | FE_PHN48_n_111 | CLKBUF_X1 | 0.025 |   0.491 |    0.990 | 
     | FE_PHC5_n_111/A  |   v   | FE_PHN48_n_111 | CLKBUF_X1 | 0.000 |   0.491 |    0.990 | 
     | FE_PHC5_n_111/Z  |   v   | FE_PHN5_n_111  | CLKBUF_X1 | 0.026 |   0.517 |    1.016 | 
     | B_int_reg[1]/D   |   v   | FE_PHN5_n_111  | DFF_X1    | 0.000 |   0.517 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.499 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.499 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.464 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.463 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |   -0.429 | 
     | clk__L3_I3/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |   -0.428 | 
     | clk__L3_I3/Z    |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.032 |   0.102 |   -0.397 | 
     | B_int_reg[1]/CK |   ^   | clk__L3_N3 | DFF_X1    | 0.000 |   0.103 |   -0.397 | 
     +-------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin C_int_reg[3]/CK 
Endpoint:   C_int_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.103
- Setup                         0.038
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.495
= Slack Time                    0.519
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |    0.519 | 
     | clk__L1_I0/A       |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.519 | 
     | clk__L1_I0/Z       |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.554 | 
     | clk__L2_I1/A       |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.555 | 
     | clk__L2_I1/Z       |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.590 | 
     | clk__L3_I4/A       |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.590 | 
     | clk__L3_I4/Z       |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.619 | 
     | A_int_reg[0]/CK    |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.619 | 
     | A_int_reg[0]/Q     |   v   | A_int[0]        | DFF_X1    | 0.095 |   0.195 |    0.714 | 
     | add_28_48/g1078/B  |   v   | A_int[0]        | HA_X1     | 0.000 |   0.195 |    0.714 | 
     | add_28_48/g1078/CO |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.236 |    0.755 | 
     | add_28_48/g1131/CI |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.236 |    0.755 | 
     | add_28_48/g1131/CO |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.303 |    0.822 | 
     | add_28_48/g1130/A  |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.303 |    0.822 | 
     | add_28_48/g1130/ZN |   ^   | add_28_48/n_132 | INV_X1    | 0.023 |   0.327 |    0.846 | 
     | add_28_48/g1072/B1 |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.327 |    0.846 | 
     | add_28_48/g1072/ZN |   v   | add_28_48/n_58  | OAI21_X1  | 0.022 |   0.349 |    0.868 | 
     | add_28_48/g1127/A  |   v   | add_28_48/n_58  | XNOR2_X1  | 0.000 |   0.349 |    0.868 | 
     | add_28_48/g1127/ZN |   v   | n_197           | XNOR2_X1  | 0.042 |   0.391 |    0.910 | 
     | g1016/C2           |   v   | n_197           | AOI222_X1 | 0.000 |   0.391 |    0.910 | 
     | g1016/ZN           |   ^   | n_120           | AOI222_X1 | 0.095 |   0.486 |    1.005 | 
     | g1007/A            |   ^   | n_120           | INV_X1    | 0.000 |   0.486 |    1.005 | 
     | g1007/ZN           |   v   | n_129           | INV_X1    | 0.009 |   0.495 |    1.015 | 
     | C_int_reg[3]/D     |   v   | n_129           | DFF_X1    | 0.000 |   0.495 |    1.015 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.519 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.519 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.484 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.483 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |   -0.448 | 
     | clk__L3_I6/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |   -0.448 | 
     | clk__L3_I6/Z    |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.032 |   0.102 |   -0.417 | 
     | C_int_reg[3]/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.000 |   0.103 |   -0.416 | 
     +-------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin A_int_reg[7]/CK 
Endpoint:   A_int_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.487
= Slack Time                    0.526
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.526 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.526 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.562 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.563 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.597 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.597 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.626 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.626 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.746 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.746 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.813 | 
     | g1169/S          |   ^   | n_5            | MUX2_X1   | 0.008 |   0.295 |    0.821 | 
     | g1169/Z          |   v   | n_19           | MUX2_X1   | 0.062 |   0.356 |    0.883 | 
     | FE_PHC80_n_19/A  |   v   | n_19           | CLKBUF_X1 | 0.000 |   0.356 |    0.883 | 
     | FE_PHC80_n_19/Z  |   v   | FE_PHN80_n_19  | CLKBUF_X1 | 0.028 |   0.384 |    0.911 | 
     | FE_PHC127_n_19/A |   v   | FE_PHN80_n_19  | CLKBUF_X1 | 0.000 |   0.384 |    0.911 | 
     | FE_PHC127_n_19/Z |   v   | FE_PHN127_n_19 | CLKBUF_X1 | 0.027 |   0.411 |    0.937 | 
     | g1099/A1         |   v   | FE_PHN127_n_19 | AND2_X1   | 0.000 |   0.411 |    0.937 | 
     | g1099/ZN         |   v   | n_87           | AND2_X1   | 0.025 |   0.436 |    0.963 | 
     | FE_PHC66_n_87/A  |   v   | n_87           | CLKBUF_X1 | 0.000 |   0.436 |    0.963 | 
     | FE_PHC66_n_87/Z  |   v   | FE_PHN66_n_87  | CLKBUF_X1 | 0.025 |   0.461 |    0.987 | 
     | FE_PHC21_n_87/A  |   v   | FE_PHN66_n_87  | CLKBUF_X1 | 0.000 |   0.461 |    0.987 | 
     | FE_PHC21_n_87/Z  |   v   | FE_PHN21_n_87  | CLKBUF_X1 | 0.026 |   0.487 |    1.013 | 
     | A_int_reg[7]/D   |   v   | FE_PHN21_n_87  | DFF_X1    | 0.000 |   0.487 |    1.013 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.526 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.526 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.491 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.490 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.034 |   0.070 |   -0.456 | 
     | clk__L3_I0/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.071 |   -0.456 | 
     | clk__L3_I0/Z    |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.029 |   0.100 |   -0.426 | 
     | A_int_reg[7]/CK |   ^   | clk__L3_N0 | DFF_X1    | 0.000 |   0.100 |   -0.426 | 
     +-------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin B_int_reg[12]/CK 
Endpoint:   B_int_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.487
= Slack Time                    0.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.527 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.527 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.562 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.563 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.597 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.597 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.627 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.627 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.746 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.747 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.813 | 
     | g1174/S          |   ^   | n_5            | MUX2_X1   | 0.009 |   0.296 |    0.823 | 
     | g1174/Z          |   v   | n_14           | MUX2_X1   | 0.061 |   0.357 |    0.883 | 
     | FE_PHC69_n_14/A  |   v   | n_14           | CLKBUF_X1 | 0.000 |   0.357 |    0.883 | 
     | FE_PHC69_n_14/Z  |   v   | FE_PHN69_n_14  | CLKBUF_X1 | 0.027 |   0.384 |    0.910 | 
     | FE_PHC131_n_14/A |   v   | FE_PHN69_n_14  | CLKBUF_X1 | 0.000 |   0.384 |    0.910 | 
     | FE_PHC131_n_14/Z |   v   | FE_PHN131_n_14 | CLKBUF_X1 | 0.026 |   0.410 |    0.936 | 
     | g1117/A1         |   v   | FE_PHN131_n_14 | AND2_X1   | 0.000 |   0.410 |    0.936 | 
     | g1117/ZN         |   v   | n_69           | AND2_X1   | 0.026 |   0.436 |    0.962 | 
     | FE_PHC41_n_69/A  |   v   | n_69           | CLKBUF_X1 | 0.000 |   0.436 |    0.962 | 
     | FE_PHC41_n_69/Z  |   v   | FE_PHN41_n_69  | CLKBUF_X1 | 0.025 |   0.461 |    0.987 | 
     | FE_PHC26_n_69/A  |   v   | FE_PHN41_n_69  | CLKBUF_X1 | 0.000 |   0.461 |    0.987 | 
     | FE_PHC26_n_69/Z  |   v   | FE_PHN26_n_69  | CLKBUF_X1 | 0.026 |   0.487 |    1.013 | 
     | B_int_reg[12]/D  |   v   | FE_PHN26_n_69  | DFF_X1    | 0.000 |   0.487 |    1.013 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.527 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.527 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.491 | 
     | clk__L2_I3/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.490 | 
     | clk__L2_I3/Z     |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.034 |   0.071 |   -0.456 | 
     | clk__L3_I10/A    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.071 |   -0.456 | 
     | clk__L3_I10/Z    |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.029 |   0.100 |   -0.426 | 
     | B_int_reg[12]/CK |   ^   | clk__L3_N10 | DFF_X1    | 0.000 |   0.100 |   -0.426 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin A_int_reg[11]/CK 
Endpoint:   A_int_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.486
= Slack Time                    0.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.528 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.528 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.563 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.564 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.598 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.598 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.627 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.628 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.747 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.748 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.814 | 
     | g1157/S          |   ^   | n_5            | MUX2_X1   | 0.009 |   0.296 |    0.824 | 
     | g1157/Z          |   v   | n_31           | MUX2_X1   | 0.060 |   0.356 |    0.884 | 
     | FE_PHC82_n_31/A  |   v   | n_31           | CLKBUF_X1 | 0.000 |   0.356 |    0.884 | 
     | FE_PHC82_n_31/Z  |   v   | FE_PHN82_n_31  | CLKBUF_X1 | 0.026 |   0.383 |    0.910 | 
     | FE_PHC128_n_31/A |   v   | FE_PHN82_n_31  | CLKBUF_X1 | 0.000 |   0.383 |    0.910 | 
     | FE_PHC128_n_31/Z |   v   | FE_PHN128_n_31 | CLKBUF_X1 | 0.025 |   0.408 |    0.936 | 
     | g1086/A1         |   v   | FE_PHN128_n_31 | AND2_X1   | 0.000 |   0.408 |    0.936 | 
     | g1086/ZN         |   v   | n_100          | AND2_X1   | 0.025 |   0.434 |    0.961 | 
     | FE_PHC40_n_100/A |   v   | n_100          | CLKBUF_X1 | 0.000 |   0.434 |    0.961 | 
     | FE_PHC40_n_100/Z |   v   | FE_PHN40_n_100 | CLKBUF_X1 | 0.026 |   0.459 |    0.987 | 
     | FE_PHC9_n_100/A  |   v   | FE_PHN40_n_100 | CLKBUF_X1 | 0.000 |   0.459 |    0.987 | 
     | FE_PHC9_n_100/Z  |   v   | FE_PHN9_n_100  | CLKBUF_X1 | 0.026 |   0.486 |    1.013 | 
     | A_int_reg[11]/D  |   v   | FE_PHN9_n_100  | DFF_X1    | 0.000 |   0.486 |    1.013 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.528 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.528 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.492 | 
     | clk__L2_I3/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.491 | 
     | clk__L2_I3/Z     |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.034 |   0.071 |   -0.457 | 
     | clk__L3_I10/A    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.071 |   -0.457 | 
     | clk__L3_I10/Z    |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.029 |   0.100 |   -0.427 | 
     | A_int_reg[11]/CK |   ^   | clk__L3_N10 | DFF_X1    | 0.000 |   0.100 |   -0.427 | 
     +---------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin A_int_reg[15]/CK 
Endpoint:   A_int_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.104
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.017
- Arrival Time                  0.490
= Slack Time                    0.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.528 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.528 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.563 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.564 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.598 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.599 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.628 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.628 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.747 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.748 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.814 | 
     | g1163/S          |   ^   | n_5            | MUX2_X1   | 0.010 |   0.296 |    0.824 | 
     | g1163/Z          |   v   | n_25           | MUX2_X1   | 0.063 |   0.359 |    0.887 | 
     | FE_PHC85_n_25/A  |   v   | n_25           | CLKBUF_X3 | 0.000 |   0.359 |    0.887 | 
     | FE_PHC85_n_25/Z  |   v   | FE_PHN85_n_25  | CLKBUF_X3 | 0.027 |   0.386 |    0.914 | 
     | FE_PHC105_n_25/A |   v   | FE_PHN85_n_25  | CLKBUF_X1 | 0.000 |   0.386 |    0.914 | 
     | FE_PHC105_n_25/Z |   v   | FE_PHN105_n_25 | CLKBUF_X1 | 0.025 |   0.412 |    0.939 | 
     | g1090/A1         |   v   | FE_PHN105_n_25 | AND2_X1   | 0.000 |   0.412 |    0.939 | 
     | g1090/ZN         |   v   | n_96           | AND2_X1   | 0.026 |   0.438 |    0.966 | 
     | FE_PHC37_n_96/A  |   v   | n_96           | CLKBUF_X1 | 0.000 |   0.438 |    0.966 | 
     | FE_PHC37_n_96/Z  |   v   | FE_PHN37_n_96  | CLKBUF_X1 | 0.025 |   0.463 |    0.991 | 
     | FE_PHC10_n_96/A  |   v   | FE_PHN37_n_96  | CLKBUF_X1 | 0.000 |   0.463 |    0.991 | 
     | FE_PHC10_n_96/Z  |   v   | FE_PHN10_n_96  | CLKBUF_X1 | 0.026 |   0.490 |    1.017 | 
     | A_int_reg[15]/D  |   v   | FE_PHN10_n_96  | DFF_X1    | 0.000 |   0.490 |    1.017 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.528 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.528 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.493 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.491 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.034 |   0.071 |   -0.457 | 
     | clk__L3_I13/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.071 |   -0.457 | 
     | clk__L3_I13/Z    |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.032 |   0.103 |   -0.424 | 
     | A_int_reg[15]/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.104 |   -0.424 | 
     +---------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin B_int_reg[9]/CK 
Endpoint:   B_int_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.488
= Slack Time                    0.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.528 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.528 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.563 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.564 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.599 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.599 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.628 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.628 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.748 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.748 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.814 | 
     | g1156/S          |   ^   | n_5            | MUX2_X1   | 0.009 |   0.295 |    0.823 | 
     | g1156/Z          |   v   | n_32           | MUX2_X1   | 0.063 |   0.358 |    0.886 | 
     | FE_PHC86_n_32/A  |   v   | n_32           | CLKBUF_X3 | 0.000 |   0.358 |    0.886 | 
     | FE_PHC86_n_32/Z  |   v   | FE_PHN86_n_32  | CLKBUF_X3 | 0.028 |   0.385 |    0.913 | 
     | FE_PHC110_n_32/A |   v   | FE_PHN86_n_32  | CLKBUF_X1 | 0.000 |   0.385 |    0.913 | 
     | FE_PHC110_n_32/Z |   v   | FE_PHN110_n_32 | CLKBUF_X1 | 0.025 |   0.411 |    0.939 | 
     | g1083/A1         |   v   | FE_PHN110_n_32 | AND2_X1   | 0.000 |   0.411 |    0.939 | 
     | g1083/ZN         |   v   | n_103          | AND2_X1   | 0.026 |   0.436 |    0.964 | 
     | FE_PHC46_n_103/A |   v   | n_103          | CLKBUF_X1 | 0.000 |   0.436 |    0.964 | 
     | FE_PHC46_n_103/Z |   v   | FE_PHN46_n_103 | CLKBUF_X1 | 0.025 |   0.461 |    0.989 | 
     | FE_PHC16_n_103/A |   v   | FE_PHN46_n_103 | CLKBUF_X1 | 0.000 |   0.461 |    0.989 | 
     | FE_PHC16_n_103/Z |   v   | FE_PHN16_n_103 | CLKBUF_X1 | 0.027 |   0.488 |    1.016 | 
     | B_int_reg[9]/D   |   v   | FE_PHN16_n_103 | DFF_X1    | 0.000 |   0.488 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.528 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.528 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.493 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.492 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.034 |   0.071 |   -0.457 | 
     | clk__L3_I12/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.071 |   -0.457 | 
     | clk__L3_I12/Z   |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.102 |   -0.426 | 
     | B_int_reg[9]/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.000 |   0.102 |   -0.426 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin A_int_reg[14]/CK 
Endpoint:   A_int_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.104
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.017
- Arrival Time                  0.489
= Slack Time                    0.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.528 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.528 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.563 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.564 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.599 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.599 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.628 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.628 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.748 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.748 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.815 | 
     | g1162/S          |   ^   | n_5            | MUX2_X1   | 0.010 |   0.296 |    0.824 | 
     | g1162/Z          |   v   | n_26           | MUX2_X1   | 0.063 |   0.359 |    0.887 | 
     | FE_PHC84_n_26/A  |   v   | n_26           | CLKBUF_X3 | 0.000 |   0.359 |    0.887 | 
     | FE_PHC84_n_26/Z  |   v   | FE_PHN84_n_26  | CLKBUF_X3 | 0.028 |   0.387 |    0.915 | 
     | FE_PHC106_n_26/A |   v   | FE_PHN84_n_26  | CLKBUF_X1 | 0.000 |   0.387 |    0.915 | 
     | FE_PHC106_n_26/Z |   v   | FE_PHN106_n_26 | CLKBUF_X1 | 0.025 |   0.412 |    0.940 | 
     | g1089/A1         |   v   | FE_PHN106_n_26 | AND2_X1   | 0.000 |   0.412 |    0.940 | 
     | g1089/ZN         |   v   | n_97           | AND2_X1   | 0.026 |   0.437 |    0.965 | 
     | FE_PHC36_n_97/A  |   v   | n_97           | CLKBUF_X1 | 0.000 |   0.437 |    0.965 | 
     | FE_PHC36_n_97/Z  |   v   | FE_PHN36_n_97  | CLKBUF_X1 | 0.025 |   0.463 |    0.991 | 
     | FE_PHC28_n_97/A  |   v   | FE_PHN36_n_97  | CLKBUF_X1 | 0.000 |   0.463 |    0.991 | 
     | FE_PHC28_n_97/Z  |   v   | FE_PHN28_n_97  | CLKBUF_X1 | 0.027 |   0.489 |    1.017 | 
     | A_int_reg[14]/D  |   v   | FE_PHN28_n_97  | DFF_X1    | 0.000 |   0.489 |    1.017 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.528 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.528 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.493 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.492 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.034 |   0.071 |   -0.457 | 
     | clk__L3_I14/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.071 |   -0.457 | 
     | clk__L3_I14/Z    |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.032 |   0.103 |   -0.425 | 
     | A_int_reg[14]/CK |   ^   | clk__L3_N14 | DFF_X1    | 0.000 |   0.104 |   -0.424 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin A_int_reg[10]/CK 
Endpoint:   A_int_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.488
= Slack Time                    0.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.528 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.528 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.563 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.565 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.599 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.599 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.628 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.628 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.748 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.748 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.815 | 
     | g1155/S          |   ^   | n_5            | MUX2_X1   | 0.009 |   0.296 |    0.824 | 
     | g1155/Z          |   v   | n_33           | MUX2_X1   | 0.062 |   0.358 |    0.886 | 
     | FE_PHC97_n_33/A  |   v   | n_33           | CLKBUF_X3 | 0.000 |   0.358 |    0.886 | 
     | FE_PHC97_n_33/Z  |   v   | FE_PHN97_n_33  | CLKBUF_X3 | 0.027 |   0.385 |    0.913 | 
     | FE_PHC104_n_33/A |   v   | FE_PHN97_n_33  | CLKBUF_X1 | 0.000 |   0.385 |    0.913 | 
     | FE_PHC104_n_33/Z |   v   | FE_PHN104_n_33 | CLKBUF_X1 | 0.025 |   0.411 |    0.939 | 
     | g1085/A1         |   v   | FE_PHN104_n_33 | AND2_X1   | 0.000 |   0.411 |    0.939 | 
     | g1085/ZN         |   v   | n_101          | AND2_X1   | 0.025 |   0.436 |    0.964 | 
     | FE_PHC52_n_101/A |   v   | n_101          | CLKBUF_X1 | 0.000 |   0.436 |    0.964 | 
     | FE_PHC52_n_101/Z |   v   | FE_PHN52_n_101 | CLKBUF_X1 | 0.025 |   0.461 |    0.990 | 
     | FE_PHC22_n_101/A |   v   | FE_PHN52_n_101 | CLKBUF_X1 | 0.000 |   0.461 |    0.990 | 
     | FE_PHC22_n_101/Z |   v   | FE_PHN22_n_101 | CLKBUF_X1 | 0.026 |   0.488 |    1.016 | 
     | A_int_reg[10]/D  |   v   | FE_PHN22_n_101 | DFF_X1    | 0.000 |   0.488 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.528 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.528 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.493 | 
     | clk__L2_I3/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.492 | 
     | clk__L2_I3/Z     |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.034 |   0.071 |   -0.458 | 
     | clk__L3_I11/A    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.071 |   -0.457 | 
     | clk__L3_I11/Z    |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.102 |   -0.426 | 
     | A_int_reg[10]/CK |   ^   | clk__L3_N11 | DFF_X1    | 0.000 |   0.102 |   -0.426 | 
     +---------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin B_int_reg[7]/CK 
Endpoint:   B_int_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.485
= Slack Time                    0.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.528 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.528 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.563 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.565 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.599 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.599 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.628 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.628 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.748 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.748 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.815 | 
     | g1152/S          |   ^   | n_5            | MUX2_X1   | 0.008 |   0.295 |    0.823 | 
     | g1152/Z          |   v   | n_36           | MUX2_X1   | 0.061 |   0.356 |    0.884 | 
     | FE_PHC72_n_36/A  |   v   | n_36           | CLKBUF_X1 | 0.000 |   0.356 |    0.884 | 
     | FE_PHC72_n_36/Z  |   v   | FE_PHN72_n_36  | CLKBUF_X1 | 0.027 |   0.382 |    0.911 | 
     | FE_PHC130_n_36/A |   v   | FE_PHN72_n_36  | CLKBUF_X1 | 0.000 |   0.382 |    0.911 | 
     | FE_PHC130_n_36/Z |   v   | FE_PHN130_n_36 | CLKBUF_X1 | 0.026 |   0.408 |    0.936 | 
     | g1081/A1         |   v   | FE_PHN130_n_36 | AND2_X1   | 0.000 |   0.408 |    0.936 | 
     | g1081/ZN         |   v   | n_105          | AND2_X1   | 0.026 |   0.434 |    0.962 | 
     | FE_PHC63_n_105/A |   v   | n_105          | CLKBUF_X1 | 0.000 |   0.434 |    0.962 | 
     | FE_PHC63_n_105/Z |   v   | FE_PHN63_n_105 | CLKBUF_X1 | 0.025 |   0.458 |    0.987 | 
     | FE_PHC13_n_105/A |   v   | FE_PHN63_n_105 | CLKBUF_X1 | 0.000 |   0.458 |    0.987 | 
     | FE_PHC13_n_105/Z |   v   | FE_PHN13_n_105 | CLKBUF_X1 | 0.027 |   0.485 |    1.013 | 
     | B_int_reg[7]/D   |   v   | FE_PHN13_n_105 | DFF_X1    | 0.000 |   0.485 |    1.013 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.528 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.528 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.493 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.492 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.034 |   0.070 |   -0.458 | 
     | clk__L3_I0/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.071 |   -0.458 | 
     | clk__L3_I0/Z    |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.029 |   0.100 |   -0.428 | 
     | B_int_reg[7]/CK |   ^   | clk__L3_N0 | DFF_X1    | 0.000 |   0.100 |   -0.428 | 
     +-------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin B_int_reg[14]/CK 
Endpoint:   B_int_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.487
= Slack Time                    0.529
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.529 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.529 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.564 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.565 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.599 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.599 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.629 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.629 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.748 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.749 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.815 | 
     | g1176/S          |   ^   | n_5            | MUX2_X1   | 0.009 |   0.295 |    0.824 | 
     | g1176/Z          |   v   | n_12           | MUX2_X1   | 0.062 |   0.357 |    0.886 | 
     | FE_PHC90_n_12/A  |   v   | n_12           | CLKBUF_X1 | 0.000 |   0.357 |    0.886 | 
     | FE_PHC90_n_12/Z  |   v   | FE_PHN90_n_12  | CLKBUF_X1 | 0.028 |   0.385 |    0.914 | 
     | FE_PHC115_n_12/A |   v   | FE_PHN90_n_12  | CLKBUF_X1 | 0.000 |   0.385 |    0.914 | 
     | FE_PHC115_n_12/Z |   v   | FE_PHN115_n_12 | CLKBUF_X1 | 0.026 |   0.411 |    0.940 | 
     | g1122/A1         |   v   | FE_PHN115_n_12 | AND2_X1   | 0.000 |   0.411 |    0.940 | 
     | g1122/ZN         |   v   | n_64           | AND2_X1   | 0.025 |   0.436 |    0.965 | 
     | FE_PHC51_n_64/A  |   v   | n_64           | CLKBUF_X1 | 0.000 |   0.436 |    0.965 | 
     | FE_PHC51_n_64/Z  |   v   | FE_PHN51_n_64  | CLKBUF_X1 | 0.025 |   0.461 |    0.990 | 
     | FE_PHC30_n_64/A  |   v   | FE_PHN51_n_64  | CLKBUF_X1 | 0.000 |   0.461 |    0.990 | 
     | FE_PHC30_n_64/Z  |   v   | FE_PHN30_n_64  | CLKBUF_X1 | 0.026 |   0.487 |    1.016 | 
     | B_int_reg[14]/D  |   v   | FE_PHN30_n_64  | DFF_X1    | 0.000 |   0.487 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.529 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.529 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.493 | 
     | clk__L2_I3/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.492 | 
     | clk__L2_I3/Z     |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.034 |   0.071 |   -0.458 | 
     | clk__L3_I11/A    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.071 |   -0.458 | 
     | clk__L3_I11/Z    |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.102 |   -0.427 | 
     | B_int_reg[14]/CK |   ^   | clk__L3_N11 | DFF_X1    | 0.000 |   0.102 |   -0.426 | 
     +---------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin A_int_reg[12]/CK 
Endpoint:   A_int_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.485
= Slack Time                    0.529
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.529 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.529 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.564 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.565 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.600 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.600 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.629 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.629 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.749 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.749 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.815 | 
     | g1159/S          |   ^   | n_5            | MUX2_X1   | 0.009 |   0.296 |    0.825 | 
     | g1159/Z          |   v   | n_29           | MUX2_X1   | 0.060 |   0.356 |    0.885 | 
     | FE_PHC81_n_29/A  |   v   | n_29           | CLKBUF_X1 | 0.000 |   0.356 |    0.885 | 
     | FE_PHC81_n_29/Z  |   v   | FE_PHN81_n_29  | CLKBUF_X1 | 0.026 |   0.383 |    0.912 | 
     | FE_PHC124_n_29/A |   v   | FE_PHN81_n_29  | CLKBUF_X1 | 0.000 |   0.383 |    0.912 | 
     | FE_PHC124_n_29/Z |   v   | FE_PHN124_n_29 | CLKBUF_X1 | 0.025 |   0.408 |    0.937 | 
     | g1087/A1         |   v   | FE_PHN124_n_29 | AND2_X1   | 0.000 |   0.408 |    0.937 | 
     | g1087/ZN         |   v   | n_99           | AND2_X1   | 0.025 |   0.433 |    0.962 | 
     | FE_PHC42_n_99/A  |   v   | n_99           | CLKBUF_X1 | 0.000 |   0.433 |    0.962 | 
     | FE_PHC42_n_99/Z  |   v   | FE_PHN42_n_99  | CLKBUF_X1 | 0.025 |   0.458 |    0.987 | 
     | FE_PHC32_n_99/A  |   v   | FE_PHN42_n_99  | CLKBUF_X1 | 0.000 |   0.458 |    0.987 | 
     | FE_PHC32_n_99/Z  |   v   | FE_PHN32_n_99  | CLKBUF_X1 | 0.026 |   0.485 |    1.013 | 
     | A_int_reg[12]/D  |   v   | FE_PHN32_n_99  | DFF_X1    | 0.000 |   0.485 |    1.013 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.529 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.529 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.494 | 
     | clk__L2_I3/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.492 | 
     | clk__L2_I3/Z     |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.034 |   0.071 |   -0.458 | 
     | clk__L3_I10/A    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.071 |   -0.458 | 
     | clk__L3_I10/Z    |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.029 |   0.100 |   -0.429 | 
     | A_int_reg[12]/CK |   ^   | clk__L3_N10 | DFF_X1    | 0.000 |   0.100 |   -0.429 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin B_int_reg[15]/CK 
Endpoint:   B_int_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.487
= Slack Time                    0.529
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.529 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.529 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.564 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.565 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.600 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.600 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.629 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.629 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.749 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.749 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.816 | 
     | g1177/S          |   ^   | n_5            | MUX2_X1   | 0.010 |   0.296 |    0.825 | 
     | g1177/Z          |   v   | n_11           | MUX2_X1   | 0.060 |   0.357 |    0.886 | 
     | FE_PHC70_n_11/A  |   v   | n_11           | CLKBUF_X1 | 0.000 |   0.357 |    0.886 | 
     | FE_PHC70_n_11/Z  |   v   | FE_PHN70_n_11  | CLKBUF_X1 | 0.027 |   0.384 |    0.913 | 
     | FE_PHC121_n_11/A |   v   | FE_PHN70_n_11  | CLKBUF_X1 | 0.000 |   0.384 |    0.913 | 
     | FE_PHC121_n_11/Z |   v   | FE_PHN121_n_11 | CLKBUF_X1 | 0.026 |   0.410 |    0.939 | 
     | g1124/A1         |   v   | FE_PHN121_n_11 | AND2_X1   | 0.000 |   0.410 |    0.939 | 
     | g1124/ZN         |   v   | n_62           | AND2_X1   | 0.025 |   0.436 |    0.965 | 
     | FE_PHC47_n_62/A  |   v   | n_62           | CLKBUF_X1 | 0.000 |   0.436 |    0.965 | 
     | FE_PHC47_n_62/Z  |   v   | FE_PHN47_n_62  | CLKBUF_X1 | 0.025 |   0.461 |    0.989 | 
     | FE_PHC29_n_62/A  |   v   | FE_PHN47_n_62  | CLKBUF_X1 | 0.000 |   0.461 |    0.989 | 
     | FE_PHC29_n_62/Z  |   v   | FE_PHN29_n_62  | CLKBUF_X1 | 0.026 |   0.487 |    1.016 | 
     | B_int_reg[15]/D  |   v   | FE_PHN29_n_62  | DFF_X1    | 0.000 |   0.487 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.529 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.529 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.494 | 
     | clk__L2_I3/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.493 | 
     | clk__L2_I3/Z     |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.034 |   0.071 |   -0.458 | 
     | clk__L3_I12/A    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.071 |   -0.458 | 
     | clk__L3_I12/Z    |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.102 |   -0.427 | 
     | B_int_reg[15]/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.000 |   0.102 |   -0.427 | 
     +---------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin B_int_reg[13]/CK 
Endpoint:   B_int_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.487
= Slack Time                    0.529
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.529 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.529 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.564 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.565 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.600 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.600 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.629 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.629 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.749 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.749 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.815 | 
     | g1175/S          |   ^   | n_5            | MUX2_X1   | 0.009 |   0.296 |    0.825 | 
     | g1175/Z          |   v   | n_13           | MUX2_X1   | 0.060 |   0.356 |    0.885 | 
     | FE_PHC78_n_13/A  |   v   | n_13           | CLKBUF_X1 | 0.000 |   0.356 |    0.885 | 
     | FE_PHC78_n_13/Z  |   v   | FE_PHN78_n_13  | CLKBUF_X1 | 0.026 |   0.383 |    0.912 | 
     | FE_PHC125_n_13/A |   v   | FE_PHN78_n_13  | CLKBUF_X1 | 0.000 |   0.383 |    0.912 | 
     | FE_PHC125_n_13/Z |   v   | FE_PHN125_n_13 | CLKBUF_X1 | 0.025 |   0.408 |    0.937 | 
     | g1120/A1         |   v   | FE_PHN125_n_13 | AND2_X1   | 0.000 |   0.408 |    0.937 | 
     | g1120/ZN         |   v   | n_66           | AND2_X1   | 0.027 |   0.435 |    0.964 | 
     | FE_PHC39_n_66/A  |   v   | n_66           | CLKBUF_X1 | 0.000 |   0.435 |    0.964 | 
     | FE_PHC39_n_66/Z  |   v   | FE_PHN39_n_66  | CLKBUF_X1 | 0.026 |   0.461 |    0.990 | 
     | FE_PHC7_n_66/A   |   v   | FE_PHN39_n_66  | CLKBUF_X1 | 0.000 |   0.461 |    0.990 | 
     | FE_PHC7_n_66/Z   |   v   | FE_PHN7_n_66   | CLKBUF_X1 | 0.026 |   0.487 |    1.016 | 
     | B_int_reg[13]/D  |   v   | FE_PHN7_n_66   | DFF_X1    | 0.000 |   0.487 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.529 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.529 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.494 | 
     | clk__L2_I3/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.493 | 
     | clk__L2_I3/Z     |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.034 |   0.071 |   -0.458 | 
     | clk__L3_I11/A    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.071 |   -0.458 | 
     | clk__L3_I11/Z    |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.102 |   -0.427 | 
     | B_int_reg[13]/CK |   ^   | clk__L3_N11 | DFF_X1    | 0.000 |   0.102 |   -0.427 | 
     +---------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin B_int_reg[11]/CK 
Endpoint:   B_int_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.104
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.017
- Arrival Time                  0.488
= Slack Time                    0.529
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.529 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.529 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.565 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.566 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.600 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.600 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.629 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.629 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.749 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.749 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.816 | 
     | g1173/S          |   ^   | n_5            | MUX2_X1   | 0.009 |   0.296 |    0.825 | 
     | g1173/Z          |   v   | n_15           | MUX2_X1   | 0.062 |   0.358 |    0.888 | 
     | FE_PHC98_n_15/A  |   v   | n_15           | CLKBUF_X3 | 0.000 |   0.358 |    0.888 | 
     | FE_PHC98_n_15/Z  |   v   | FE_PHN98_n_15  | CLKBUF_X3 | 0.027 |   0.386 |    0.915 | 
     | FE_PHC100_n_15/A |   v   | FE_PHN98_n_15  | CLKBUF_X1 | 0.000 |   0.386 |    0.915 | 
     | FE_PHC100_n_15/Z |   v   | FE_PHN100_n_15 | CLKBUF_X1 | 0.025 |   0.411 |    0.940 | 
     | g1116/A1         |   v   | FE_PHN100_n_15 | AND2_X1   | 0.000 |   0.411 |    0.940 | 
     | g1116/ZN         |   v   | n_70           | AND2_X1   | 0.026 |   0.436 |    0.966 | 
     | FE_PHC45_n_70/A  |   v   | n_70           | CLKBUF_X1 | 0.000 |   0.436 |    0.966 | 
     | FE_PHC45_n_70/Z  |   v   | FE_PHN45_n_70  | CLKBUF_X1 | 0.025 |   0.462 |    0.991 | 
     | FE_PHC17_n_70/A  |   v   | FE_PHN45_n_70  | CLKBUF_X1 | 0.000 |   0.462 |    0.991 | 
     | FE_PHC17_n_70/Z  |   v   | FE_PHN17_n_70  | CLKBUF_X1 | 0.026 |   0.488 |    1.017 | 
     | B_int_reg[11]/D  |   v   | FE_PHN17_n_70  | DFF_X1    | 0.000 |   0.488 |    1.017 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.529 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.529 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.494 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.493 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.034 |   0.071 |   -0.459 | 
     | clk__L3_I14/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.071 |   -0.459 | 
     | clk__L3_I14/Z    |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.032 |   0.103 |   -0.426 | 
     | B_int_reg[11]/CK |   ^   | clk__L3_N14 | DFF_X1    | 0.000 |   0.104 |   -0.426 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin A_int_reg[2]/CK 
Endpoint:   A_int_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.486
= Slack Time                    0.530
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.530 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.530 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.565 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.566 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.600 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.600 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.630 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.630 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.749 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.750 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.816 | 
     | g1165/S          |   ^   | n_5            | MUX2_X1   | 0.008 |   0.294 |    0.824 | 
     | g1165/Z          |   v   | n_23           | MUX2_X1   | 0.062 |   0.357 |    0.886 | 
     | FE_PHC88_n_23/A  |   v   | n_23           | CLKBUF_X3 | 0.000 |   0.357 |    0.886 | 
     | FE_PHC88_n_23/Z  |   v   | FE_PHN88_n_23  | CLKBUF_X3 | 0.027 |   0.384 |    0.914 | 
     | FE_PHC108_n_23/A |   v   | FE_PHN88_n_23  | CLKBUF_X1 | 0.000 |   0.384 |    0.914 | 
     | FE_PHC108_n_23/Z |   v   | FE_PHN108_n_23 | CLKBUF_X1 | 0.025 |   0.409 |    0.939 | 
     | g1092/A1         |   v   | FE_PHN108_n_23 | AND2_X1   | 0.000 |   0.409 |    0.939 | 
     | g1092/ZN         |   v   | n_94           | AND2_X1   | 0.026 |   0.435 |    0.965 | 
     | FE_PHC55_n_94/A  |   v   | n_94           | CLKBUF_X1 | 0.000 |   0.435 |    0.965 | 
     | FE_PHC55_n_94/Z  |   v   | FE_PHN55_n_94  | CLKBUF_X1 | 0.025 |   0.460 |    0.989 | 
     | FE_PHC14_n_94/A  |   v   | FE_PHN55_n_94  | CLKBUF_X1 | 0.000 |   0.460 |    0.989 | 
     | FE_PHC14_n_94/Z  |   v   | FE_PHN14_n_94  | CLKBUF_X1 | 0.026 |   0.486 |    1.016 | 
     | A_int_reg[2]/D   |   v   | FE_PHN14_n_94  | DFF_X1    | 0.000 |   0.486 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.530 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.530 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.495 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.493 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.034 |   0.071 |   -0.459 | 
     | clk__L3_I2/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.071 |   -0.459 | 
     | clk__L3_I2/Z    |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.031 |   0.102 |   -0.428 | 
     | A_int_reg[2]/CK |   ^   | clk__L3_N2 | DFF_X1    | 0.000 |   0.102 |   -0.428 | 
     +-------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin A_int_reg[0]/CK 
Endpoint:   A_int_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.483
= Slack Time                    0.530
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.530 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.530 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.565 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.566 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.601 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.601 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.630 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.630 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.750 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.750 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.817 | 
     | g1153/S          |   ^   | n_5            | MUX2_X1   | 0.007 |   0.293 |    0.823 | 
     | g1153/Z          |   v   | n_35           | MUX2_X1   | 0.061 |   0.354 |    0.884 | 
     | FE_PHC76_n_35/A  |   v   | n_35           | CLKBUF_X1 | 0.000 |   0.354 |    0.884 | 
     | FE_PHC76_n_35/Z  |   v   | FE_PHN76_n_35  | CLKBUF_X1 | 0.027 |   0.381 |    0.911 | 
     | FE_PHC129_n_35/A |   v   | FE_PHN76_n_35  | CLKBUF_X1 | 0.000 |   0.381 |    0.911 | 
     | FE_PHC129_n_35/Z |   v   | FE_PHN129_n_35 | CLKBUF_X1 | 0.026 |   0.406 |    0.937 | 
     | g1084/A1         |   v   | FE_PHN129_n_35 | AND2_X1   | 0.000 |   0.406 |    0.937 | 
     | g1084/ZN         |   v   | n_102          | AND2_X1   | 0.025 |   0.432 |    0.962 | 
     | FE_PHC59_n_102/A |   v   | n_102          | CLKBUF_X1 | 0.000 |   0.432 |    0.962 | 
     | FE_PHC59_n_102/Z |   v   | FE_PHN59_n_102 | CLKBUF_X1 | 0.025 |   0.457 |    0.987 | 
     | FE_PHC27_n_102/A |   v   | FE_PHN59_n_102 | CLKBUF_X1 | 0.000 |   0.457 |    0.987 | 
     | FE_PHC27_n_102/Z |   v   | FE_PHN27_n_102 | CLKBUF_X1 | 0.026 |   0.483 |    1.013 | 
     | A_int_reg[0]/D   |   v   | FE_PHN27_n_102 | DFF_X1    | 0.000 |   0.483 |    1.013 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.530 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.530 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.495 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.494 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |   -0.459 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |   -0.459 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |   -0.430 | 
     | A_int_reg[0]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |   -0.430 | 
     +-------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin A_int_reg[3]/CK 
Endpoint:   A_int_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.485
= Slack Time                    0.530
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.530 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.530 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.565 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.567 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.601 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.601 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.630 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.630 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.750 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.750 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.817 | 
     | g1158/S          |   ^   | n_5            | MUX2_X1   | 0.008 |   0.294 |    0.825 | 
     | g1158/Z          |   v   | n_30           | MUX2_X1   | 0.062 |   0.357 |    0.887 | 
     | FE_PHC87_n_30/A  |   v   | n_30           | CLKBUF_X3 | 0.000 |   0.357 |    0.887 | 
     | FE_PHC87_n_30/Z  |   v   | FE_PHN87_n_30  | CLKBUF_X3 | 0.027 |   0.384 |    0.914 | 
     | FE_PHC107_n_30/A |   v   | FE_PHN87_n_30  | CLKBUF_X1 | 0.000 |   0.384 |    0.914 | 
     | FE_PHC107_n_30/Z |   v   | FE_PHN107_n_30 | CLKBUF_X1 | 0.025 |   0.409 |    0.939 | 
     | g1093/A1         |   v   | FE_PHN107_n_30 | AND2_X1   | 0.000 |   0.409 |    0.939 | 
     | g1093/ZN         |   v   | n_93           | AND2_X1   | 0.026 |   0.435 |    0.965 | 
     | FE_PHC60_n_93/A  |   v   | n_93           | CLKBUF_X1 | 0.000 |   0.435 |    0.965 | 
     | FE_PHC60_n_93/Z  |   v   | FE_PHN60_n_93  | CLKBUF_X1 | 0.025 |   0.459 |    0.990 | 
     | FE_PHC25_n_93/A  |   v   | FE_PHN60_n_93  | CLKBUF_X1 | 0.000 |   0.459 |    0.990 | 
     | FE_PHC25_n_93/Z  |   v   | FE_PHN25_n_93  | CLKBUF_X1 | 0.026 |   0.485 |    1.016 | 
     | A_int_reg[3]/D   |   v   | FE_PHN25_n_93  | DFF_X1    | 0.000 |   0.485 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.530 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.530 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.495 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.494 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.034 |   0.071 |   -0.460 | 
     | clk__L3_I2/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.071 |   -0.460 | 
     | clk__L3_I2/Z    |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.031 |   0.102 |   -0.428 | 
     | A_int_reg[3]/CK |   ^   | clk__L3_N2 | DFF_X1    | 0.000 |   0.102 |   -0.428 | 
     +-------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin A_int_reg[4]/CK 
Endpoint:   A_int_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.485
= Slack Time                    0.530
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.530 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.530 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.566 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.567 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.601 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.601 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.630 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.630 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.750 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.750 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.817 | 
     | g1166/S          |   ^   | n_5            | MUX2_X1   | 0.008 |   0.294 |    0.825 | 
     | g1166/Z          |   v   | n_22           | MUX2_X1   | 0.061 |   0.355 |    0.886 | 
     | FE_PHC67_n_22/A  |   v   | n_22           | CLKBUF_X1 | 0.000 |   0.355 |    0.886 | 
     | FE_PHC67_n_22/Z  |   v   | FE_PHN67_n_22  | CLKBUF_X1 | 0.027 |   0.382 |    0.912 | 
     | FE_PHC119_n_22/A |   v   | FE_PHN67_n_22  | CLKBUF_X1 | 0.000 |   0.382 |    0.912 | 
     | FE_PHC119_n_22/Z |   v   | FE_PHN119_n_22 | CLKBUF_X1 | 0.026 |   0.408 |    0.938 | 
     | g1096/A1         |   v   | FE_PHN119_n_22 | AND2_X1   | 0.000 |   0.408 |    0.938 | 
     | g1096/ZN         |   v   | n_90           | AND2_X1   | 0.026 |   0.433 |    0.964 | 
     | FE_PHC62_n_90/A  |   v   | n_90           | CLKBUF_X1 | 0.000 |   0.433 |    0.964 | 
     | FE_PHC62_n_90/Z  |   v   | FE_PHN62_n_90  | CLKBUF_X1 | 0.025 |   0.459 |    0.989 | 
     | FE_PHC24_n_90/A  |   v   | FE_PHN62_n_90  | CLKBUF_X1 | 0.000 |   0.459 |    0.989 | 
     | FE_PHC24_n_90/Z  |   v   | FE_PHN24_n_90  | CLKBUF_X1 | 0.026 |   0.485 |    1.016 | 
     | A_int_reg[4]/D   |   v   | FE_PHN24_n_90  | DFF_X1    | 0.000 |   0.485 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.530 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.530 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.495 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.494 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.034 |   0.071 |   -0.460 | 
     | clk__L3_I2/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.071 |   -0.460 | 
     | clk__L3_I2/Z    |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.031 |   0.102 |   -0.429 | 
     | A_int_reg[4]/CK |   ^   | clk__L3_N2 | DFF_X1    | 0.000 |   0.102 |   -0.428 | 
     +-------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin A_int_reg[5]/CK 
Endpoint:   A_int_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.485
= Slack Time                    0.530
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.530 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.530 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.566 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.567 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.601 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.601 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.630 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.630 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.750 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.750 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.817 | 
     | g1168/S          |   ^   | n_5            | MUX2_X1   | 0.008 |   0.294 |    0.825 | 
     | g1168/Z          |   v   | n_20           | MUX2_X1   | 0.061 |   0.355 |    0.886 | 
     | FE_PHC75_n_20/A  |   v   | n_20           | CLKBUF_X1 | 0.000 |   0.355 |    0.886 | 
     | FE_PHC75_n_20/Z  |   v   | FE_PHN75_n_20  | CLKBUF_X1 | 0.027 |   0.382 |    0.913 | 
     | FE_PHC122_n_20/A |   v   | FE_PHN75_n_20  | CLKBUF_X1 | 0.000 |   0.382 |    0.913 | 
     | FE_PHC122_n_20/Z |   v   | FE_PHN122_n_20 | CLKBUF_X1 | 0.025 |   0.408 |    0.938 | 
     | g1098/A1         |   v   | FE_PHN122_n_20 | AND2_X1   | 0.000 |   0.408 |    0.938 | 
     | g1098/ZN         |   v   | n_88           | AND2_X1   | 0.026 |   0.434 |    0.965 | 
     | FE_PHC61_n_88/A  |   v   | n_88           | CLKBUF_X1 | 0.000 |   0.434 |    0.965 | 
     | FE_PHC61_n_88/Z  |   v   | FE_PHN61_n_88  | CLKBUF_X1 | 0.025 |   0.459 |    0.990 | 
     | FE_PHC8_n_88/A   |   v   | FE_PHN61_n_88  | CLKBUF_X1 | 0.000 |   0.459 |    0.990 | 
     | FE_PHC8_n_88/Z   |   v   | FE_PHN8_n_88   | CLKBUF_X1 | 0.026 |   0.485 |    1.016 | 
     | A_int_reg[5]/D   |   v   | FE_PHN8_n_88   | DFF_X1    | 0.000 |   0.485 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.530 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.530 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.495 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.494 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.034 |   0.070 |   -0.460 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.071 |   -0.460 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.102 |   -0.428 | 
     | A_int_reg[5]/CK |   ^   | clk__L3_N1 | DFF_X1    | 0.000 |   0.102 |   -0.428 | 
     +-------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin A_int_reg[13]/CK 
Endpoint:   A_int_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.104
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.017
- Arrival Time                  0.487
= Slack Time                    0.530
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.530 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.530 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.566 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.567 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.601 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.601 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.630 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.630 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.750 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.750 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.817 | 
     | g1160/S          |   ^   | n_5            | MUX2_X1   | 0.009 |   0.296 |    0.826 | 
     | g1160/Z          |   v   | n_28           | MUX2_X1   | 0.061 |   0.357 |    0.887 | 
     | FE_PHC68_n_28/A  |   v   | n_28           | CLKBUF_X1 | 0.000 |   0.357 |    0.887 | 
     | FE_PHC68_n_28/Z  |   v   | FE_PHN68_n_28  | CLKBUF_X1 | 0.027 |   0.384 |    0.914 | 
     | FE_PHC112_n_28/A |   v   | FE_PHN68_n_28  | CLKBUF_X1 | 0.000 |   0.384 |    0.914 | 
     | FE_PHC112_n_28/Z |   v   | FE_PHN112_n_28 | CLKBUF_X1 | 0.026 |   0.410 |    0.941 | 
     | g1088/A1         |   v   | FE_PHN112_n_28 | AND2_X1   | 0.000 |   0.410 |    0.941 | 
     | g1088/ZN         |   v   | n_98           | AND2_X1   | 0.026 |   0.436 |    0.967 | 
     | FE_PHC50_n_98/A  |   v   | n_98           | CLKBUF_X1 | 0.000 |   0.436 |    0.967 | 
     | FE_PHC50_n_98/Z  |   v   | FE_PHN50_n_98  | CLKBUF_X1 | 0.025 |   0.461 |    0.991 | 
     | FE_PHC20_n_98/A  |   v   | FE_PHN50_n_98  | CLKBUF_X1 | 0.000 |   0.461 |    0.991 | 
     | FE_PHC20_n_98/Z  |   v   | FE_PHN20_n_98  | CLKBUF_X1 | 0.026 |   0.487 |    1.017 | 
     | A_int_reg[13]/D  |   v   | FE_PHN20_n_98  | DFF_X1    | 0.000 |   0.487 |    1.017 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.530 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.530 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.495 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.494 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.034 |   0.071 |   -0.460 | 
     | clk__L3_I14/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.071 |   -0.459 | 
     | clk__L3_I14/Z    |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.032 |   0.103 |   -0.427 | 
     | A_int_reg[13]/CK |   ^   | clk__L3_N14 | DFF_X1    | 0.000 |   0.104 |   -0.427 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin B_int_reg[8]/CK 
Endpoint:   B_int_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.485
= Slack Time                    0.530
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.530 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.530 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.566 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.567 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.601 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.601 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.630 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.631 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.750 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.751 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.817 | 
     | g1154/S          |   ^   | n_5            | MUX2_X1   | 0.008 |   0.295 |    0.825 | 
     | g1154/Z          |   v   | n_34           | MUX2_X1   | 0.061 |   0.356 |    0.886 | 
     | FE_PHC92_n_34/A  |   v   | n_34           | CLKBUF_X1 | 0.000 |   0.356 |    0.886 | 
     | FE_PHC92_n_34/Z  |   v   | FE_PHN92_n_34  | CLKBUF_X1 | 0.026 |   0.382 |    0.912 | 
     | FE_PHC117_n_34/A |   v   | FE_PHN92_n_34  | CLKBUF_X1 | 0.000 |   0.382 |    0.912 | 
     | FE_PHC117_n_34/Z |   v   | FE_PHN117_n_34 | CLKBUF_X1 | 0.026 |   0.408 |    0.938 | 
     | g1082/A1         |   v   | FE_PHN117_n_34 | AND2_X1   | 0.000 |   0.408 |    0.938 | 
     | g1082/ZN         |   v   | n_104          | AND2_X1   | 0.026 |   0.434 |    0.964 | 
     | FE_PHC35_n_104/A |   v   | n_104          | CLKBUF_X1 | 0.000 |   0.434 |    0.964 | 
     | FE_PHC35_n_104/Z |   v   | FE_PHN35_n_104 | CLKBUF_X1 | 0.025 |   0.458 |    0.989 | 
     | FE_PHC31_n_104/A |   v   | FE_PHN35_n_104 | CLKBUF_X1 | 0.000 |   0.458 |    0.989 | 
     | FE_PHC31_n_104/Z |   v   | FE_PHN31_n_104 | CLKBUF_X1 | 0.027 |   0.485 |    1.016 | 
     | B_int_reg[8]/D   |   v   | FE_PHN31_n_104 | DFF_X1    | 0.000 |   0.485 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.530 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.530 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.495 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.494 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.034 |   0.071 |   -0.460 | 
     | clk__L3_I12/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.071 |   -0.460 | 
     | clk__L3_I12/Z   |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.102 |   -0.428 | 
     | B_int_reg[8]/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.000 |   0.102 |   -0.428 | 
     +--------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin B_int_reg[0]/CK 
Endpoint:   B_int_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.483
= Slack Time                    0.530
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.530 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.530 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.566 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.567 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.601 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.601 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.630 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.630 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.750 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.750 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.817 | 
     | g1170/S          |   ^   | n_5            | MUX2_X1   | 0.007 |   0.293 |    0.823 | 
     | g1170/Z          |   v   | n_18           | MUX2_X1   | 0.061 |   0.354 |    0.884 | 
     | FE_PHC79_n_18/A  |   v   | n_18           | CLKBUF_X1 | 0.000 |   0.354 |    0.884 | 
     | FE_PHC79_n_18/Z  |   v   | FE_PHN79_n_18  | CLKBUF_X1 | 0.026 |   0.380 |    0.910 | 
     | FE_PHC126_n_18/A |   v   | FE_PHN79_n_18  | CLKBUF_X1 | 0.000 |   0.380 |    0.910 | 
     | FE_PHC126_n_18/Z |   v   | FE_PHN126_n_18 | CLKBUF_X1 | 0.026 |   0.406 |    0.936 | 
     | g1108/A1         |   v   | FE_PHN126_n_18 | AND2_X1   | 0.000 |   0.406 |    0.936 | 
     | g1108/ZN         |   v   | n_78           | AND2_X1   | 0.026 |   0.432 |    0.962 | 
     | FE_PHC57_n_78/A  |   v   | n_78           | CLKBUF_X1 | 0.000 |   0.432 |    0.962 | 
     | FE_PHC57_n_78/Z  |   v   | FE_PHN57_n_78  | CLKBUF_X1 | 0.025 |   0.457 |    0.987 | 
     | FE_PHC15_n_78/A  |   v   | FE_PHN57_n_78  | CLKBUF_X1 | 0.000 |   0.457 |    0.987 | 
     | FE_PHC15_n_78/Z  |   v   | FE_PHN15_n_78  | CLKBUF_X1 | 0.026 |   0.483 |    1.013 | 
     | B_int_reg[0]/D   |   v   | FE_PHN15_n_78  | DFF_X1    | 0.000 |   0.483 |    1.013 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.530 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.530 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.495 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.494 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.034 |   0.070 |   -0.460 | 
     | clk__L3_I0/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.071 |   -0.460 | 
     | clk__L3_I0/Z    |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.029 |   0.100 |   -0.430 | 
     | B_int_reg[0]/CK |   ^   | clk__L3_N0 | DFF_X1    | 0.000 |   0.100 |   -0.430 | 
     +-------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin B_int_reg[10]/CK 
Endpoint:   B_int_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.485
= Slack Time                    0.531
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.531 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.531 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.566 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.567 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.601 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.602 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.631 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.631 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.750 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.751 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.286 |    0.817 | 
     | g1172/S          |   ^   | n_5            | MUX2_X1   | 0.009 |   0.296 |    0.826 | 
     | g1172/Z          |   v   | n_16           | MUX2_X1   | 0.061 |   0.356 |    0.887 | 
     | FE_PHC71_n_16/A  |   v   | n_16           | CLKBUF_X1 | 0.000 |   0.356 |    0.887 | 
     | FE_PHC71_n_16/Z  |   v   | FE_PHN71_n_16  | CLKBUF_X1 | 0.027 |   0.383 |    0.914 | 
     | FE_PHC120_n_16/A |   v   | FE_PHN71_n_16  | CLKBUF_X1 | 0.000 |   0.383 |    0.914 | 
     | FE_PHC120_n_16/Z |   v   | FE_PHN120_n_16 | CLKBUF_X1 | 0.026 |   0.409 |    0.940 | 
     | g1111/A1         |   v   | FE_PHN120_n_16 | AND2_X1   | 0.000 |   0.409 |    0.940 | 
     | g1111/ZN         |   v   | n_75           | AND2_X1   | 0.026 |   0.435 |    0.965 | 
     | FE_PHC43_n_75/A  |   v   | n_75           | CLKBUF_X1 | 0.000 |   0.435 |    0.965 | 
     | FE_PHC43_n_75/Z  |   v   | FE_PHN43_n_75  | CLKBUF_X1 | 0.025 |   0.459 |    0.990 | 
     | FE_PHC33_n_75/A  |   v   | FE_PHN43_n_75  | CLKBUF_X1 | 0.000 |   0.459 |    0.990 | 
     | FE_PHC33_n_75/Z  |   v   | FE_PHN33_n_75  | CLKBUF_X1 | 0.026 |   0.485 |    1.016 | 
     | B_int_reg[10]/D  |   v   | FE_PHN33_n_75  | DFF_X1    | 0.000 |   0.485 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.531 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.531 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.496 | 
     | clk__L2_I3/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.494 | 
     | clk__L2_I3/Z     |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.034 |   0.071 |   -0.460 | 
     | clk__L3_I11/A    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.071 |   -0.460 | 
     | clk__L3_I11/Z    |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.102 |   -0.429 | 
     | B_int_reg[10]/CK |   ^   | clk__L3_N11 | DFF_X1    | 0.000 |   0.102 |   -0.428 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin A_int_reg[6]/CK 
Endpoint:   A_int_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.485
= Slack Time                    0.531
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.531 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.531 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.566 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.567 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.602 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.602 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.631 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.631 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.751 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.751 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.817 | 
     | g1161/S          |   ^   | n_5            | MUX2_X1   | 0.007 |   0.294 |    0.825 | 
     | g1161/Z          |   v   | n_27           | MUX2_X1   | 0.062 |   0.356 |    0.887 | 
     | FE_PHC96_n_27/A  |   v   | n_27           | CLKBUF_X3 | 0.000 |   0.356 |    0.887 | 
     | FE_PHC96_n_27/Z  |   v   | FE_PHN96_n_27  | CLKBUF_X3 | 0.027 |   0.383 |    0.914 | 
     | FE_PHC109_n_27/A |   v   | FE_PHN96_n_27  | CLKBUF_X1 | 0.000 |   0.383 |    0.914 | 
     | FE_PHC109_n_27/Z |   v   | FE_PHN109_n_27 | CLKBUF_X1 | 0.025 |   0.408 |    0.939 | 
     | g1097/A1         |   v   | FE_PHN109_n_27 | AND2_X1   | 0.000 |   0.408 |    0.939 | 
     | g1097/ZN         |   v   | n_89           | AND2_X1   | 0.025 |   0.434 |    0.965 | 
     | FE_PHC64_n_89/A  |   v   | n_89           | CLKBUF_X1 | 0.000 |   0.434 |    0.965 | 
     | FE_PHC64_n_89/Z  |   v   | FE_PHN64_n_89  | CLKBUF_X1 | 0.025 |   0.458 |    0.989 | 
     | FE_PHC3_n_89/A   |   v   | FE_PHN64_n_89  | CLKBUF_X1 | 0.000 |   0.458 |    0.989 | 
     | FE_PHC3_n_89/Z   |   v   | FE_PHN3_n_89   | CLKBUF_X1 | 0.026 |   0.485 |    1.016 | 
     | A_int_reg[6]/D   |   v   | FE_PHN3_n_89   | DFF_X1    | 0.000 |   0.485 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.531 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.531 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.496 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.495 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.034 |   0.070 |   -0.460 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.071 |   -0.460 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.102 |   -0.429 | 
     | A_int_reg[6]/CK |   ^   | clk__L3_N1 | DFF_X1    | 0.000 |   0.102 |   -0.429 | 
     +-------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin B_int_reg[6]/CK 
Endpoint:   B_int_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.484
= Slack Time                    0.532
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.532 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.532 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.567 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.568 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.602 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.603 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.632 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.632 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.751 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.752 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.818 | 
     | g1151/S          |   ^   | n_5            | MUX2_X1   | 0.007 |   0.293 |    0.825 | 
     | g1151/Z          |   v   | n_37           | MUX2_X1   | 0.061 |   0.355 |    0.886 | 
     | FE_PHC73_n_37/A  |   v   | n_37           | CLKBUF_X1 | 0.000 |   0.355 |    0.886 | 
     | FE_PHC73_n_37/Z  |   v   | FE_PHN73_n_37  | CLKBUF_X1 | 0.026 |   0.381 |    0.913 | 
     | FE_PHC123_n_37/A |   v   | FE_PHN73_n_37  | CLKBUF_X1 | 0.000 |   0.381 |    0.913 | 
     | FE_PHC123_n_37/Z |   v   | FE_PHN123_n_37 | CLKBUF_X1 | 0.026 |   0.407 |    0.939 | 
     | g1080/A1         |   v   | FE_PHN123_n_37 | AND2_X1   | 0.000 |   0.407 |    0.939 | 
     | g1080/ZN         |   v   | n_106          | AND2_X1   | 0.025 |   0.432 |    0.964 | 
     | FE_PHC65_n_106/A |   v   | n_106          | CLKBUF_X1 | 0.000 |   0.432 |    0.964 | 
     | FE_PHC65_n_106/Z |   v   | FE_PHN65_n_106 | CLKBUF_X1 | 0.025 |   0.457 |    0.989 | 
     | FE_PHC2_n_106/A  |   v   | FE_PHN65_n_106 | CLKBUF_X1 | 0.000 |   0.457 |    0.989 | 
     | FE_PHC2_n_106/Z  |   v   | FE_PHN2_n_106  | CLKBUF_X1 | 0.027 |   0.484 |    1.015 | 
     | B_int_reg[6]/D   |   v   | FE_PHN2_n_106  | DFF_X1    | 0.000 |   0.484 |    1.015 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.532 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.532 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.497 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.495 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.034 |   0.070 |   -0.461 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.071 |   -0.461 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.102 |   -0.430 | 
     | B_int_reg[6]/CK |   ^   | clk__L3_N1 | DFF_X1    | 0.000 |   0.102 |   -0.430 | 
     +-------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin A_int_reg[8]/CK 
Endpoint:   A_int_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.104
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.017
- Arrival Time                  0.485
= Slack Time                    0.532
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.532 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.532 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.567 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.569 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.603 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.603 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.632 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.632 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.752 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.752 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.819 | 
     | g1167/S          |   ^   | n_5            | MUX2_X1   | 0.007 |   0.293 |    0.825 | 
     | g1167/Z          |   v   | n_21           | MUX2_X1   | 0.062 |   0.355 |    0.888 | 
     | FE_PHC94_n_21/A  |   v   | n_21           | CLKBUF_X3 | 0.000 |   0.355 |    0.888 | 
     | FE_PHC94_n_21/Z  |   v   | FE_PHN94_n_21  | CLKBUF_X3 | 0.028 |   0.383 |    0.915 | 
     | FE_PHC102_n_21/A |   v   | FE_PHN94_n_21  | CLKBUF_X1 | 0.000 |   0.383 |    0.915 | 
     | FE_PHC102_n_21/Z |   v   | FE_PHN102_n_21 | CLKBUF_X1 | 0.025 |   0.408 |    0.940 | 
     | g1101/A1         |   v   | FE_PHN102_n_21 | AND2_X1   | 0.000 |   0.408 |    0.940 | 
     | g1101/ZN         |   v   | n_85           | AND2_X1   | 0.026 |   0.434 |    0.966 | 
     | FE_PHC44_n_85/A  |   v   | n_85           | CLKBUF_X1 | 0.000 |   0.434 |    0.966 | 
     | FE_PHC44_n_85/Z  |   v   | FE_PHN44_n_85  | CLKBUF_X1 | 0.025 |   0.459 |    0.991 | 
     | FE_PHC19_n_85/A  |   v   | FE_PHN44_n_85  | CLKBUF_X1 | 0.000 |   0.459 |    0.991 | 
     | FE_PHC19_n_85/Z  |   v   | FE_PHN19_n_85  | CLKBUF_X1 | 0.026 |   0.485 |    1.017 | 
     | A_int_reg[8]/D   |   v   | FE_PHN19_n_85  | DFF_X1    | 0.000 |   0.485 |    1.017 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.532 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.532 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.497 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.496 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.034 |   0.071 |   -0.461 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.071 |   -0.461 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.032 |   0.103 |   -0.429 | 
     | A_int_reg[8]/CK |   ^   | clk__L3_N14 | DFF_X1    | 0.000 |   0.104 |   -0.429 | 
     +--------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin A_int_reg[9]/CK 
Endpoint:   A_int_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.483
= Slack Time                    0.533
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.533 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.533 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.568 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.569 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.604 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.604 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.633 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.633 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.753 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.753 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.819 | 
     | g1171/S          |   ^   | n_5            | MUX2_X1   | 0.007 |   0.293 |    0.826 | 
     | g1171/Z          |   v   | n_17           | MUX2_X1   | 0.060 |   0.353 |    0.886 | 
     | FE_PHC77_n_17/A  |   v   | n_17           | CLKBUF_X1 | 0.000 |   0.353 |    0.886 | 
     | FE_PHC77_n_17/Z  |   v   | FE_PHN77_n_17  | CLKBUF_X1 | 0.026 |   0.380 |    0.913 | 
     | FE_PHC116_n_17/A |   v   | FE_PHN77_n_17  | CLKBUF_X1 | 0.000 |   0.380 |    0.913 | 
     | FE_PHC116_n_17/Z |   v   | FE_PHN116_n_17 | CLKBUF_X1 | 0.026 |   0.405 |    0.938 | 
     | g1105/A1         |   v   | FE_PHN116_n_17 | AND2_X1   | 0.000 |   0.405 |    0.938 | 
     | g1105/ZN         |   v   | n_81           | AND2_X1   | 0.026 |   0.432 |    0.965 | 
     | FE_PHC49_n_81/A  |   v   | n_81           | CLKBUF_X1 | 0.000 |   0.432 |    0.965 | 
     | FE_PHC49_n_81/Z  |   v   | FE_PHN49_n_81  | CLKBUF_X1 | 0.025 |   0.457 |    0.990 | 
     | FE_PHC6_n_81/A   |   v   | FE_PHN49_n_81  | CLKBUF_X1 | 0.000 |   0.457 |    0.990 | 
     | FE_PHC6_n_81/Z   |   v   | FE_PHN6_n_81   | CLKBUF_X1 | 0.026 |   0.483 |    1.016 | 
     | A_int_reg[9]/D   |   v   | FE_PHN6_n_81   | DFF_X1    | 0.000 |   0.483 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.533 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.533 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.498 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.496 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.034 |   0.071 |   -0.462 | 
     | clk__L3_I12/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.071 |   -0.462 | 
     | clk__L3_I12/Z   |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.102 |   -0.431 | 
     | A_int_reg[9]/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.000 |   0.102 |   -0.431 | 
     +--------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin A_int_reg[1]/CK 
Endpoint:   A_int_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.483
= Slack Time                    0.533
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk            |           |       |   0.000 |    0.533 | 
     | clk__L1_I0/A     |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.533 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.568 | 
     | clk__L2_I1/A     |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.569 | 
     | clk__L2_I1/Z     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.604 | 
     | clk__L3_I4/A     |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.604 | 
     | clk__L3_I4/Z     |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.633 | 
     | state_reg[1]/CK  |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.633 | 
     | state_reg[1]/Q   |   ^   | state[1]       | DFF_X1    | 0.120 |   0.220 |    0.753 | 
     | g1184/A1         |   ^   | state[1]       | OR2_X4    | 0.000 |   0.220 |    0.753 | 
     | g1184/ZN         |   ^   | n_5            | OR2_X4    | 0.067 |   0.287 |    0.820 | 
     | g1164/S          |   ^   | n_5            | MUX2_X1   | 0.008 |   0.294 |    0.827 | 
     | g1164/Z          |   v   | n_24           | MUX2_X1   | 0.061 |   0.355 |    0.888 | 
     | FE_PHC91_n_24/A  |   v   | n_24           | CLKBUF_X1 | 0.000 |   0.355 |    0.888 | 
     | FE_PHC91_n_24/Z  |   v   | FE_PHN91_n_24  | CLKBUF_X1 | 0.026 |   0.381 |    0.915 | 
     | FE_PHC114_n_24/A |   v   | FE_PHN91_n_24  | CLKBUF_X1 | 0.000 |   0.381 |    0.915 | 
     | FE_PHC114_n_24/Z |   v   | FE_PHN114_n_24 | CLKBUF_X1 | 0.025 |   0.407 |    0.940 | 
     | g1091/A1         |   v   | FE_PHN114_n_24 | AND2_X1   | 0.000 |   0.407 |    0.940 | 
     | g1091/ZN         |   v   | n_95           | AND2_X1   | 0.025 |   0.432 |    0.965 | 
     | FE_PHC58_n_95/A  |   v   | n_95           | CLKBUF_X1 | 0.000 |   0.432 |    0.965 | 
     | FE_PHC58_n_95/Z  |   v   | FE_PHN58_n_95  | CLKBUF_X1 | 0.024 |   0.457 |    0.990 | 
     | FE_PHC12_n_95/A  |   v   | FE_PHN58_n_95  | CLKBUF_X1 | 0.000 |   0.457 |    0.990 | 
     | FE_PHC12_n_95/Z  |   v   | FE_PHN12_n_95  | CLKBUF_X1 | 0.026 |   0.483 |    1.016 | 
     | A_int_reg[1]/D   |   v   | FE_PHN12_n_95  | DFF_X1    | 0.000 |   0.483 |    1.016 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.533 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.533 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.498 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.497 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.034 |   0.070 |   -0.463 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.071 |   -0.462 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.102 |   -0.431 | 
     | A_int_reg[1]/CK |   ^   | clk__L3_N1 | DFF_X1    | 0.000 |   0.102 |   -0.431 | 
     +-------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin C_int_reg[2]/CK 
Endpoint:   C_int_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.010
- Arrival Time                  0.468
= Slack Time                    0.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |    0.541 | 
     | clk__L1_I0/A       |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.541 | 
     | clk__L1_I0/Z       |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.577 | 
     | clk__L2_I1/A       |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.001 |   0.036 |    0.578 | 
     | clk__L2_I1/Z       |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.034 |   0.071 |    0.612 | 
     | clk__L3_I4/A       |   ^   | clk__L2_N1      | CLKBUF_X3 | 0.000 |   0.071 |    0.612 | 
     | clk__L3_I4/Z       |   ^   | clk__L3_N4      | CLKBUF_X3 | 0.029 |   0.100 |    0.641 | 
     | A_int_reg[0]/CK    |   ^   | clk__L3_N4      | DFF_X1    | 0.000 |   0.100 |    0.641 | 
     | A_int_reg[0]/Q     |   ^   | A_int[0]        | DFF_X1    | 0.106 |   0.206 |    0.748 | 
     | add_28_48/g1078/B  |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.207 |    0.748 | 
     | add_28_48/g1078/CO |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.254 |    0.796 | 
     | add_28_48/g1131/CI |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.254 |    0.796 | 
     | add_28_48/g1131/CO |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.301 |    0.842 | 
     | add_28_48/g1130/A  |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.301 |    0.842 | 
     | add_28_48/g1130/ZN |   v   | add_28_48/n_132 | INV_X1    | 0.013 |   0.314 |    0.855 | 
     | add_28_48/g1137/A  |   v   | add_28_48/n_132 | XOR2_X1   | 0.000 |   0.314 |    0.855 | 
     | add_28_48/g1137/Z  |   v   | n_199           | XOR2_X1   | 0.052 |   0.366 |    0.907 | 
     | g1015/B2           |   v   | n_199           | AOI222_X1 | 0.000 |   0.366 |    0.908 | 
     | g1015/ZN           |   ^   | n_121           | AOI222_X1 | 0.091 |   0.457 |    0.999 | 
     | g1006/A            |   ^   | n_121           | INV_X1    | 0.000 |   0.457 |    0.999 | 
     | g1006/ZN           |   v   | n_130           | INV_X1    | 0.011 |   0.468 |    1.010 | 
     | C_int_reg[2]/D     |   v   | n_130           | DFF_X1    | 0.000 |   0.468 |    1.010 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.542 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.542 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.506 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.505 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |   -0.471 | 
     | clk__L3_I5/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |   -0.471 | 
     | clk__L3_I5/Z    |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.028 |   0.099 |   -0.442 | 
     | C_int_reg[2]/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.000 |   0.099 |   -0.442 | 
     +-------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin C_int_reg[1]/CK 
Endpoint:   C_int_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.010
- Arrival Time                  0.446
= Slack Time                    0.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                |           |       |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk            |           |       |   0.000 |    0.565 | 
     | clk__L1_I0/A       |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.565 | 
     | clk__L1_I0/Z       |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.600 | 
     | clk__L2_I1/A       |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.601 | 
     | clk__L2_I1/Z       |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.034 |   0.071 |    0.635 | 
     | clk__L3_I4/A       |   ^   | clk__L2_N1     | CLKBUF_X3 | 0.000 |   0.071 |    0.635 | 
     | clk__L3_I4/Z       |   ^   | clk__L3_N4     | CLKBUF_X3 | 0.029 |   0.100 |    0.665 | 
     | A_int_reg[0]/CK    |   ^   | clk__L3_N4     | DFF_X1    | 0.000 |   0.100 |    0.665 | 
     | A_int_reg[0]/Q     |   ^   | A_int[0]       | DFF_X1    | 0.106 |   0.206 |    0.771 | 
     | add_28_48/g1078/B  |   ^   | A_int[0]       | HA_X1     | 0.000 |   0.207 |    0.771 | 
     | add_28_48/g1078/CO |   ^   | add_28_48/n_52 | HA_X1     | 0.048 |   0.254 |    0.819 | 
     | add_28_48/g1139/CI |   ^   | add_28_48/n_52 | FA_X1     | 0.000 |   0.254 |    0.819 | 
     | add_28_48/g1139/S  |   v   | n_201          | FA_X1     | 0.095 |   0.349 |    0.914 | 
     | g1014/B2           |   v   | n_201          | AOI222_X1 | 0.000 |   0.350 |    0.914 | 
     | g1014/ZN           |   ^   | n_122          | AOI222_X1 | 0.087 |   0.437 |    1.001 | 
     | g1005/A            |   ^   | n_122          | INV_X1    | 0.000 |   0.437 |    1.001 | 
     | g1005/ZN           |   v   | n_131          | INV_X1    | 0.009 |   0.446 |    1.010 | 
     | C_int_reg[1]/D     |   v   | n_131          | DFF_X1    | 0.000 |   0.446 |    1.010 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.565 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.565 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.530 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.528 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |   -0.494 | 
     | clk__L3_I5/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |   -0.494 | 
     | clk__L3_I5/Z    |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.028 |   0.099 |   -0.466 | 
     | C_int_reg[1]/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.000 |   0.099 |   -0.466 | 
     +-------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin C_int_reg[0]/CK 
Endpoint:   C_int_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.103
- Setup                         0.038
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.393
= Slack Time                    0.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.622 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.622 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.657 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.658 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.692 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.692 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.721 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.722 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.841 | 
     | g1184/A1        |   ^   | state[1]   | OR2_X4    | 0.000 |   0.220 |    0.842 | 
     | g1184/ZN        |   ^   | n_5        | OR2_X4    | 0.067 |   0.286 |    0.908 | 
     | g1127/B1        |   ^   | n_5        | AOI21_X4  | 0.003 |   0.289 |    0.911 | 
     | g1127/ZN        |   v   | n_61       | AOI21_X4  | 0.035 |   0.324 |    0.946 | 
     | g998/A1         |   v   | n_61       | AOI222_X1 | 0.000 |   0.324 |    0.946 | 
     | g998/ZN         |   ^   | n_138      | AOI222_X1 | 0.060 |   0.384 |    1.006 | 
     | g989/A          |   ^   | n_138      | INV_X1    | 0.000 |   0.384 |    1.006 | 
     | g989/ZN         |   v   | n_146      | INV_X1    | 0.009 |   0.393 |    1.015 | 
     | C_int_reg[0]/D  |   v   | n_146      | DFF_X1    | 0.000 |   0.393 |    1.015 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.622 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.622 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.586 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.585 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |   -0.551 | 
     | clk__L3_I6/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |   -0.551 | 
     | clk__L3_I6/Z    |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.032 |   0.102 |   -0.519 | 
     | C_int_reg[0]/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.000 |   0.103 |   -0.519 | 
     +-------------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin state_reg[1]/CK 
Endpoint:   state_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.033
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.017
- Arrival Time                  0.358
= Slack Time                    0.659
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.659 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.659 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.694 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.695 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.730 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.730 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.759 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.759 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.879 | 
     | g1184/A1        |   ^   | state[1]   | OR2_X4    | 0.000 |   0.220 |    0.879 | 
     | g1184/ZN        |   ^   | n_5        | OR2_X4    | 0.067 |   0.286 |    0.946 | 
     | g1183/A         |   ^   | n_5        | INV_X1    | 0.005 |   0.291 |    0.950 | 
     | g1183/ZN        |   v   | n_4        | INV_X1    | 0.038 |   0.329 |    0.989 | 
     | g1180/A1        |   v   | n_4        | NOR2_X1   | 0.000 |   0.330 |    0.989 | 
     | g1180/ZN        |   ^   | n_8        | NOR2_X1   | 0.029 |   0.358 |    1.017 | 
     | state_reg[1]/D  |   ^   | n_8        | DFF_X1    | 0.000 |   0.358 |    1.017 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.659 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.659 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.624 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.623 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |   -0.588 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |   -0.588 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |   -0.559 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |   -0.559 | 
     +-------------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin Y_reg[15]/CK 
Endpoint:   Y_reg[15]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.352
= Slack Time                    0.663
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.663 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.663 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.700 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.734 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.734 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.763 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.763 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.883 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.883 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.928 | 
     | g1136/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.269 |    0.932 | 
     | g1136/Z         |   v   | n_52       | MUX2_X1   | 0.055 |   0.324 |    0.987 | 
     | g1109/A1        |   v   | n_52       | AND2_X1   | 0.000 |   0.324 |    0.987 | 
     | g1109/ZN        |   v   | n_77       | AND2_X1   | 0.028 |   0.352 |    1.016 | 
     | Y_reg[15]/D     |   v   | n_77       | DFF_X1    | 0.000 |   0.352 |    1.016 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |               |       |             |           |       |  Time   |   Time   | 
     |---------------+-------+-------------+-----------+-------+---------+----------| 
     | clk           |   ^   | clk         |           |       |   0.000 |   -0.663 | 
     | clk__L1_I0/A  |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.663 | 
     | clk__L1_I0/Z  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.628 | 
     | clk__L2_I5/A  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.627 | 
     | clk__L2_I5/Z  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.034 |   0.071 |   -0.593 | 
     | clk__L3_I19/A |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.071 |   -0.592 | 
     | clk__L3_I19/Z |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.031 |   0.102 |   -0.562 | 
     | Y_reg[15]/CK  |   ^   | clk__L3_N19 | DFF_X1    | 0.000 |   0.102 |   -0.561 | 
     +------------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin Y_reg[2]/CK 
Endpoint:   Y_reg[2]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.351
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.700 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.734 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.883 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.928 | 
     | g1140/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.269 |    0.932 | 
     | g1140/Z         |   v   | n_48       | MUX2_X1   | 0.054 |   0.323 |    0.987 | 
     | g1114/A1        |   v   | n_48       | AND2_X1   | 0.000 |   0.323 |    0.987 | 
     | g1114/ZN        |   v   | n_72       | AND2_X1   | 0.028 |   0.351 |    1.015 | 
     | Y_reg[2]/D      |   v   | n_72       | DFF_X1    | 0.000 |   0.351 |    1.015 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.627 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.070 |   -0.594 | 
     | clk__L3_I9/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.594 | 
     | clk__L3_I9/Z |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.031 |   0.101 |   -0.563 | 
     | Y_reg[2]/CK  |   ^   | clk__L3_N9 | DFF_X1    | 0.000 |   0.101 |   -0.563 | 
     +----------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin Y_reg[1]/CK 
Endpoint:   Y_reg[1]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.351
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.700 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.734 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.883 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.928 | 
     | g1139/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.269 |    0.932 | 
     | g1139/Z         |   v   | n_49       | MUX2_X1   | 0.054 |   0.323 |    0.987 | 
     | g1113/A1        |   v   | n_49       | AND2_X1   | 0.000 |   0.323 |    0.987 | 
     | g1113/ZN        |   v   | n_73       | AND2_X1   | 0.028 |   0.351 |    1.015 | 
     | Y_reg[1]/D      |   v   | n_73       | DFF_X1    | 0.000 |   0.351 |    1.015 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.627 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.070 |   -0.594 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.594 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.101 |   -0.563 | 
     | Y_reg[1]/CK  |   ^   | clk__L3_N8 | DFF_X1    | 0.000 |   0.101 |   -0.563 | 
     +----------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin Y_reg[4]/CK 
Endpoint:   Y_reg[4]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.351
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.700 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.734 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.928 | 
     | g1141/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.269 |    0.933 | 
     | g1141/Z         |   v   | n_47       | MUX2_X1   | 0.054 |   0.323 |    0.987 | 
     | g1094/A1        |   v   | n_47       | AND2_X1   | 0.000 |   0.323 |    0.987 | 
     | g1094/ZN        |   v   | n_92       | AND2_X1   | 0.028 |   0.351 |    1.015 | 
     | Y_reg[4]/D      |   v   | n_92       | DFF_X1    | 0.000 |   0.351 |    1.015 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.627 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.070 |   -0.594 | 
     | clk__L3_I9/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.594 | 
     | clk__L3_I9/Z |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.031 |   0.101 |   -0.563 | 
     | Y_reg[4]/CK  |   ^   | clk__L3_N9 | DFF_X1    | 0.000 |   0.101 |   -0.563 | 
     +----------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin Y_reg[6]/CK 
Endpoint:   Y_reg[6]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.351
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.700 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.735 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.928 | 
     | g1143/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.268 |    0.932 | 
     | g1143/Z         |   v   | n_45       | MUX2_X1   | 0.055 |   0.323 |    0.987 | 
     | g1119/A1        |   v   | n_45       | AND2_X1   | 0.000 |   0.323 |    0.987 | 
     | g1119/ZN        |   v   | n_67       | AND2_X1   | 0.028 |   0.351 |    1.015 | 
     | Y_reg[6]/D      |   v   | n_67       | DFF_X1    | 0.000 |   0.351 |    1.015 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.628 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.070 |   -0.594 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.594 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.101 |   -0.563 | 
     | Y_reg[6]/CK  |   ^   | clk__L3_N8 | DFF_X1    | 0.000 |   0.101 |   -0.563 | 
     +----------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin Y_reg[5]/CK 
Endpoint:   Y_reg[5]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.351
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.700 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.735 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.929 | 
     | g1142/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.269 |    0.932 | 
     | g1142/Z         |   v   | n_46       | MUX2_X1   | 0.054 |   0.323 |    0.987 | 
     | g1118/A1        |   v   | n_46       | AND2_X1   | 0.000 |   0.323 |    0.987 | 
     | g1118/ZN        |   v   | n_68       | AND2_X1   | 0.028 |   0.351 |    1.015 | 
     | Y_reg[5]/D      |   v   | n_68       | DFF_X1    | 0.000 |   0.351 |    1.015 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.628 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.070 |   -0.594 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.594 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.101 |   -0.563 | 
     | Y_reg[5]/CK  |   ^   | clk__L3_N8 | DFF_X1    | 0.000 |   0.101 |   -0.563 | 
     +----------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin Y_reg[3]/CK 
Endpoint:   Y_reg[3]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.351
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.700 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.735 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.929 | 
     | g1128/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.269 |    0.933 | 
     | g1128/Z         |   v   | n_60       | MUX2_X1   | 0.054 |   0.323 |    0.987 | 
     | g1115/A1        |   v   | n_60       | AND2_X1   | 0.000 |   0.323 |    0.987 | 
     | g1115/ZN        |   v   | n_71       | AND2_X1   | 0.028 |   0.351 |    1.015 | 
     | Y_reg[3]/D      |   v   | n_71       | DFF_X1    | 0.000 |   0.351 |    1.015 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.628 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.070 |   -0.594 | 
     | clk__L3_I9/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.594 | 
     | clk__L3_I9/Z |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.031 |   0.101 |   -0.563 | 
     | Y_reg[3]/CK  |   ^   | clk__L3_N9 | DFF_X1    | 0.000 |   0.101 |   -0.563 | 
     +----------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin Y_reg[0]/CK 
Endpoint:   Y_reg[0]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.351
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.700 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.735 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.929 | 
     | g1130/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.268 |    0.932 | 
     | g1130/Z         |   v   | n_58       | MUX2_X1   | 0.054 |   0.323 |    0.987 | 
     | g1100/A1        |   v   | n_58       | AND2_X1   | 0.000 |   0.323 |    0.987 | 
     | g1100/ZN        |   v   | n_86       | AND2_X1   | 0.028 |   0.351 |    1.015 | 
     | Y_reg[0]/D      |   v   | n_86       | DFF_X1    | 0.000 |   0.351 |    1.015 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.628 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.070 |   -0.594 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.594 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.101 |   -0.563 | 
     | Y_reg[0]/CK  |   ^   | clk__L3_N8 | DFF_X1    | 0.000 |   0.101 |   -0.563 | 
     +----------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin Y_reg[17]/CK 
Endpoint:   Y_reg[17]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.351
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.700 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.735 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.929 | 
     | g1138/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.269 |    0.933 | 
     | g1138/Z         |   v   | n_50       | MUX2_X1   | 0.054 |   0.323 |    0.987 | 
     | g1112/A1        |   v   | n_50       | AND2_X1   | 0.000 |   0.323 |    0.987 | 
     | g1112/ZN        |   v   | n_74       | AND2_X1   | 0.028 |   0.351 |    1.015 | 
     | Y_reg[17]/D     |   v   | n_74       | DFF_X1    | 0.000 |   0.351 |    1.015 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |               |       |             |           |       |  Time   |   Time   | 
     |---------------+-------+-------------+-----------+-------+---------+----------| 
     | clk           |   ^   | clk         |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A  |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I5/A  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.628 | 
     | clk__L2_I5/Z  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.034 |   0.071 |   -0.593 | 
     | clk__L3_I18/A |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.071 |   -0.593 | 
     | clk__L3_I18/Z |   ^   | clk__L3_N18 | CLKBUF_X3 | 0.031 |   0.101 |   -0.563 | 
     | Y_reg[17]/CK  |   ^   | clk__L3_N18 | DFF_X1    | 0.000 |   0.102 |   -0.562 | 
     +------------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin Y_reg[14]/CK 
Endpoint:   Y_reg[14]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.352
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.700 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.735 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.929 | 
     | g1135/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.269 |    0.933 | 
     | g1135/Z         |   v   | n_53       | MUX2_X1   | 0.055 |   0.323 |    0.987 | 
     | g1107/A1        |   v   | n_53       | AND2_X1   | 0.000 |   0.323 |    0.987 | 
     | g1107/ZN        |   v   | n_79       | AND2_X1   | 0.028 |   0.352 |    1.016 | 
     | Y_reg[14]/D     |   v   | n_79       | DFF_X1    | 0.000 |   0.352 |    1.016 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |               |       |             |           |       |  Time   |   Time   | 
     |---------------+-------+-------------+-----------+-------+---------+----------| 
     | clk           |   ^   | clk         |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A  |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I5/A  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.628 | 
     | clk__L2_I5/Z  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.034 |   0.071 |   -0.593 | 
     | clk__L3_I19/A |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.071 |   -0.593 | 
     | clk__L3_I19/Z |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.031 |   0.102 |   -0.562 | 
     | Y_reg[14]/CK  |   ^   | clk__L3_N19 | DFF_X1    | 0.000 |   0.102 |   -0.562 | 
     +------------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin Y_reg[8]/CK 
Endpoint:   Y_reg[8]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.351
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.700 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.735 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.929 | 
     | g1144/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.268 |    0.932 | 
     | g1144/Z         |   v   | n_44       | MUX2_X1   | 0.055 |   0.323 |    0.987 | 
     | g1095/A1        |   v   | n_44       | AND2_X1   | 0.000 |   0.323 |    0.987 | 
     | g1095/ZN        |   v   | n_91       | AND2_X1   | 0.028 |   0.351 |    1.015 | 
     | Y_reg[8]/D      |   v   | n_91       | DFF_X1    | 0.000 |   0.351 |    1.015 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.628 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.070 |   -0.594 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.594 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.101 |   -0.563 | 
     | Y_reg[8]/CK  |   ^   | clk__L3_N7 | DFF_X1    | 0.000 |   0.101 |   -0.563 | 
     +----------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin Y_reg[10]/CK 
Endpoint:   Y_reg[10]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.352
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.700 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.735 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.929 | 
     | g1131/S         |   v   | n_3        | MUX2_X1   | 0.005 |   0.269 |    0.933 | 
     | g1131/Z         |   v   | n_57       | MUX2_X1   | 0.054 |   0.323 |    0.988 | 
     | g1102/A1        |   v   | n_57       | AND2_X1   | 0.000 |   0.323 |    0.988 | 
     | g1102/ZN        |   v   | n_84       | AND2_X1   | 0.028 |   0.352 |    1.016 | 
     | Y_reg[10]/D     |   v   | n_84       | DFF_X1    | 0.000 |   0.352 |    1.016 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |               |       |             |           |       |  Time   |   Time   | 
     |---------------+-------+-------------+-----------+-------+---------+----------| 
     | clk           |   ^   | clk         |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A  |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I5/A  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.628 | 
     | clk__L2_I5/Z  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.034 |   0.071 |   -0.594 | 
     | clk__L3_I17/A |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.071 |   -0.593 | 
     | clk__L3_I17/Z |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.102 |   -0.562 | 
     | Y_reg[10]/CK  |   ^   | clk__L3_N17 | DFF_X1    | 0.000 |   0.102 |   -0.562 | 
     +------------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin Y_reg[16]/CK 
Endpoint:   Y_reg[16]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.351
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.701 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.735 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.929 | 
     | g1137/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.269 |    0.933 | 
     | g1137/Z         |   v   | n_51       | MUX2_X1   | 0.054 |   0.323 |    0.987 | 
     | g1110/A1        |   v   | n_51       | AND2_X1   | 0.000 |   0.323 |    0.987 | 
     | g1110/ZN        |   v   | n_76       | AND2_X1   | 0.028 |   0.351 |    1.016 | 
     | Y_reg[16]/D     |   v   | n_76       | DFF_X1    | 0.000 |   0.351 |    1.016 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |               |       |             |           |       |  Time   |   Time   | 
     |---------------+-------+-------------+-----------+-------+---------+----------| 
     | clk           |   ^   | clk         |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A  |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I5/A  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.628 | 
     | clk__L2_I5/Z  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.034 |   0.071 |   -0.594 | 
     | clk__L3_I19/A |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.071 |   -0.593 | 
     | clk__L3_I19/Z |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.031 |   0.102 |   -0.562 | 
     | Y_reg[16]/CK  |   ^   | clk__L3_N19 | DFF_X1    | 0.000 |   0.102 |   -0.562 | 
     +------------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin Y_reg[12]/CK 
Endpoint:   Y_reg[12]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.352
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.699 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.701 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.735 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.764 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.764 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.884 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.929 | 
     | g1133/S         |   v   | n_3        | MUX2_X1   | 0.005 |   0.269 |    0.933 | 
     | g1133/Z         |   v   | n_55       | MUX2_X1   | 0.054 |   0.324 |    0.988 | 
     | g1104/A1        |   v   | n_55       | AND2_X1   | 0.000 |   0.324 |    0.988 | 
     | g1104/ZN        |   v   | n_82       | AND2_X1   | 0.028 |   0.352 |    1.016 | 
     | Y_reg[12]/D     |   v   | n_82       | DFF_X1    | 0.000 |   0.352 |    1.016 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |               |       |             |           |       |  Time   |   Time   | 
     |---------------+-------+-------------+-----------+-------+---------+----------| 
     | clk           |   ^   | clk         |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A  |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Z  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I5/A  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.628 | 
     | clk__L2_I5/Z  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.034 |   0.071 |   -0.594 | 
     | clk__L3_I17/A |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.071 |   -0.593 | 
     | clk__L3_I17/Z |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.102 |   -0.562 | 
     | Y_reg[12]/CK  |   ^   | clk__L3_N17 | DFF_X1    | 0.000 |   0.102 |   -0.562 | 
     +------------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin Y_reg[11]/CK 
Endpoint:   Y_reg[11]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.351
= Slack Time                    0.665
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.665 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.665 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.700 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.701 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.735 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.735 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.765 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.765 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.885 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.929 | 
     | g1132/S         |   v   | n_3        | MUX2_X1   | 0.005 |   0.269 |    0.934 | 
     | g1132/Z         |   v   | n_56       | MUX2_X1   | 0.054 |   0.323 |    0.988 | 
     | g1103/A1        |   v   | n_56       | AND2_X1   | 0.000 |   0.323 |    0.988 | 
     | g1103/ZN        |   v   | n_83       | AND2_X1   | 0.028 |   0.351 |    1.016 | 
     | Y_reg[11]/D     |   v   | n_83       | DFF_X1    | 0.000 |   0.351 |    1.016 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |               |       |             |           |       |  Time   |   Time   | 
     |---------------+-------+-------------+-----------+-------+---------+----------| 
     | clk           |   ^   | clk         |           |       |   0.000 |   -0.665 | 
     | clk__L1_I0/A  |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.665 | 
     | clk__L1_I0/Z  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.629 | 
     | clk__L2_I5/A  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.628 | 
     | clk__L2_I5/Z  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.034 |   0.071 |   -0.594 | 
     | clk__L3_I17/A |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.071 |   -0.594 | 
     | clk__L3_I17/Z |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.102 |   -0.563 | 
     | Y_reg[11]/CK  |   ^   | clk__L3_N17 | DFF_X1    | 0.000 |   0.102 |   -0.562 | 
     +------------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin Y_reg[13]/CK 
Endpoint:   Y_reg[13]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.351
= Slack Time                    0.665
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.665 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.665 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.700 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.701 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.735 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.736 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.765 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.765 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.884 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.885 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.929 | 
     | g1134/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.269 |    0.934 | 
     | g1134/Z         |   v   | n_54       | MUX2_X1   | 0.054 |   0.323 |    0.988 | 
     | g1106/A1        |   v   | n_54       | AND2_X1   | 0.000 |   0.323 |    0.988 | 
     | g1106/ZN        |   v   | n_80       | AND2_X1   | 0.028 |   0.351 |    1.015 | 
     | Y_reg[13]/D     |   v   | n_80       | DFF_X1    | 0.000 |   0.351 |    1.015 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |               |       |             |           |       |  Time   |   Time   | 
     |---------------+-------+-------------+-----------+-------+---------+----------| 
     | clk           |   ^   | clk         |           |       |   0.000 |   -0.665 | 
     | clk__L1_I0/A  |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.665 | 
     | clk__L1_I0/Z  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.630 | 
     | clk__L2_I5/A  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.628 | 
     | clk__L2_I5/Z  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.034 |   0.071 |   -0.594 | 
     | clk__L3_I18/A |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.071 |   -0.594 | 
     | clk__L3_I18/Z |   ^   | clk__L3_N18 | CLKBUF_X3 | 0.031 |   0.101 |   -0.563 | 
     | Y_reg[13]/CK  |   ^   | clk__L3_N18 | DFF_X1    | 0.000 |   0.102 |   -0.563 | 
     +------------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin Y_reg[7]/CK 
Endpoint:   Y_reg[7]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.015
- Arrival Time                  0.350
= Slack Time                    0.665
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.665 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.665 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.700 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.701 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.736 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.736 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.765 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.765 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.885 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.885 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.929 | 
     | g1129/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.268 |    0.933 | 
     | g1129/Z         |   v   | n_59       | MUX2_X1   | 0.054 |   0.322 |    0.987 | 
     | g1121/A1        |   v   | n_59       | AND2_X1   | 0.000 |   0.322 |    0.987 | 
     | g1121/ZN        |   v   | n_65       | AND2_X1   | 0.028 |   0.350 |    1.015 | 
     | Y_reg[7]/D      |   v   | n_65       | DFF_X1    | 0.000 |   0.350 |    1.015 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.665 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.665 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.630 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.629 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.070 |   -0.595 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.595 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.101 |   -0.564 | 
     | Y_reg[7]/CK  |   ^   | clk__L3_N7 | DFF_X1    | 0.000 |   0.101 |   -0.564 | 
     +----------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin Y_reg[9]/CK 
Endpoint:   Y_reg[9]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.036
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.016
- Arrival Time                  0.350
= Slack Time                    0.665
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.665 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.665 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.701 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.702 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.736 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.736 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.765 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.765 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.885 | 
     | g1185/A1        |   ^   | state[1]   | NAND2_X4  | 0.000 |   0.220 |    0.885 | 
     | g1185/ZN        |   v   | n_3        | NAND2_X4  | 0.045 |   0.265 |    0.930 | 
     | g1145/S         |   v   | n_3        | MUX2_X1   | 0.004 |   0.269 |    0.934 | 
     | g1145/Z         |   v   | n_43       | MUX2_X1   | 0.054 |   0.322 |    0.988 | 
     | g1123/A1        |   v   | n_43       | AND2_X1   | 0.000 |   0.322 |    0.988 | 
     | g1123/ZN        |   v   | n_63       | AND2_X1   | 0.028 |   0.350 |    1.016 | 
     | Y_reg[9]/D      |   v   | n_63       | DFF_X1    | 0.000 |   0.350 |    1.016 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |               |       |             |           |       |  Time   |   Time   | 
     |---------------+-------+-------------+-----------+-------+---------+----------| 
     | clk           |   ^   | clk         |           |       |   0.000 |   -0.665 | 
     | clk__L1_I0/A  |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.665 | 
     | clk__L1_I0/Z  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.630 | 
     | clk__L2_I5/A  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.629 | 
     | clk__L2_I5/Z  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.034 |   0.071 |   -0.595 | 
     | clk__L3_I19/A |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.071 |   -0.594 | 
     | clk__L3_I19/Z |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.031 |   0.102 |   -0.564 | 
     | Y_reg[9]/CK   |   ^   | clk__L3_N19 | DFF_X1    | 0.000 |   0.102 |   -0.563 | 
     +------------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin state_reg[0]/CK 
Endpoint:   state_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.104
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.021
- Arrival Time                  0.261
= Slack Time                    0.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.760 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.760 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.795 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.796 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.071 |    0.831 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.071 |    0.831 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.029 |   0.100 |    0.860 | 
     | state_reg[1]/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.000 |   0.100 |    0.860 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFF_X1    | 0.120 |   0.220 |    0.980 | 
     | g1182/A1        |   ^   | state[1]   | NOR2_X1   | 0.000 |   0.220 |    0.980 | 
     | g1182/ZN        |   v   | n_6        | NOR2_X1   | 0.017 |   0.237 |    0.997 | 
     | g1179/A1        |   v   | n_6        | NOR2_X1   | 0.000 |   0.237 |    0.997 | 
     | g1179/ZN        |   ^   | n_9        | NOR2_X1   | 0.024 |   0.261 |    1.021 | 
     | state_reg[0]/D  |   ^   | n_9        | DFF_X1    | 0.000 |   0.261 |    1.021 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.760 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.760 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.725 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.036 |   -0.724 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.034 |   0.071 |   -0.689 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.071 |   -0.689 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.032 |   0.103 |   -0.657 | 
     | state_reg[0]/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.104 |   -0.656 | 
     +--------------------------------------------------------------------------------+ 

