# ğŸ“˜ Full System FSM & FPGA Error Recovery Documentation

## ğŸ§  Overview

This document outlines the complete FSM (Finite State Machine) flow of the ALPR system and details the FPGA error handling and recovery strategy. The design ensures real-time operation with robust fault tolerance across both software and hardware boundaries.

---

## ğŸ“ 1. FSM Main States

| FSM State        | Description                            |
|------------------|----------------------------------------|
| `FRAME_CAPTURE`  | Capture frame from camera or folder    |
| `DETECTION`      | Run NanoDet object detection           |
| `SEGMENATION`    | Segment LP images from detection       |
| `CHECK_FPGA`     | Poll FPGA state and decide next action |
| `SEND_IMAGE`     | Send segmented images to FPGA          |
| `RECEIVE_RESULT` | Receive OCR results                    |
| `POSTPROCESS`    | Deduplicate and filter final LPs       |
| `SEND_ACK`       | Acknowledge empty results              |
| `RESET_FPGA`     | Attempt recovery                       |
| `SPLIT_BANKS`    | Bank too large, split batch            |
| `MARGE_BANKS`    | Combine and resend                     |
| `ERROR`          | Fatal, unrecoverable state             |
| `HALT`           | Service shutdown                       |

---

## âš ï¸ 2. Error Entry Points

| Location          | Error Type                    | Recovery/Fallback Path              |
|-------------------|-------------------------------|-------------------------------------|
| `FRAME_CAPTURE`   | Camera frame empty            | Try reopen, fallback to folder/demo |
| `DETECTION`       | No LPs found                  | Skip to next frame or CHECK_FPGA    |
| `SEGMENATION`     | Invalid or empty segmentation | Skip current object                 |
| `SEND_IMAGE`      | FPGA send fails               | Go to CHECK_FPGA                    |
| `RECEIVE_RESULT`  | Receive from FPGA fails       | Go to CHECK_FPGA                    |
| `CHECK_FPGA`      | Handles all FPGA FSM errors   | Tiered fallback logic               |
| `RESET_FPGA`      | Reset fails                   | Escalate to ERROR                   |
| `SPLIT_BANKS`     | Reset fails or resend fails   | Escalate to ERROR                   |
| `MARGE_BANKS`     | Reset or resend fails         | Escalate to ERROR                   |
| `cmdInit()` fails | FPGA init fails               | Retry until threshold, then ERROR   |

---

## ğŸ” 3. Global Recovery Strategy

Every critical operation has 3 fallback levels:

1. ğŸ” **Retry or alternate action**
2. ğŸ”§ **Reset and reinit subsystem**
3. âŒ **Declare critical error (FSM enters ERROR)**

---

## ğŸ”„ 4. Master FSM Flow (Top-Down)

```
SYSTEM START â†’
FRAME_CAPTURE
â”œâ”€ Camera OK â†’ continue
â””â”€ Frame Empty?
â”œâ”€ Retry camera
â”œâ”€ If fail â†’ demo mode?
â”‚ â”œâ”€ Yes â†’ switch to folder mode
â”‚ â””â”€ No â†’ enter ERROR
â””â”€ Recovered â†’ continue

DETECTION
â”œâ”€ No LPs?
â”‚ â”œâ”€ fpga_job_pending_ â†’ CHECK_FPGA
â”‚ â””â”€ otherwise â†’ FRAME_CAPTURE
â””â”€ LPs found â†’ SEGMENATION

SEGMENATION
â”œâ”€ Some objects fail? â†’ skip them
â”œâ”€ All failed? â†’ skip send
â””â”€ Else â†’ continue to CHECK_FPGA

CHECK_FPGA
â”œâ”€ IDLE â†’ SEND_IMAGE
â”œâ”€ WAIT_TX â†’ RECEIVE_RESULT
â”œâ”€ WAIT_ACK â†’ SEND_ACK
â””â”€ ERROR_XXX â†’ use FPGA ERROR TREE (see below)

RECEIVE_RESULT
â”œâ”€ Failed? â†’ CHECK_FPGA
â””â”€ OK â†’ POSTPROCESS

POSTPROCESS
â””â”€ Done â†’ SEND_ACK

SEND_ACK
â””â”€ Back to SEND_IMAGE or FRAME_CAPTURE

HALT
â””â”€ Cleanup, stop

ERROR
â””â”€ Log all state, halt system, flush logs
```

---

## ğŸ“¦ 5. FPGA FSM Error Recovery Trees

### ğŸ”„ `ERROR_RX`

```
1. Reset FPGA + reinit
2. If repeated â†’ clear buffer + retry
3. If repeated again â†’ enter ERROR
```

## ğŸ“¤ `ERROR_TX`

```
1. Reset FPGA + reinit
2. If repeated â†’ clear buffer + retry
3. If repeated again â†’ enter ERROR
```

### ğŸ”Œ `ERROR_COM`

```
1. Reset FPGA + reinit
2. If repeated â†’ enter ERROR
```


### ğŸ“¦ `ERROR_OVERFLOW`

```
1. Split bank, resend
2. If repeated â†’ reset FPGA, resend
3. If repeated again â†’ enter ERROR
```

### âš ï¸ `OFFLINE`

```
1. Attempt init
2. If repeated max times â†’ enter ERROR
3. Else â†’ retry
```

### ğŸŒ€ `UNKNOWN_STUCK_STATE`

```
1. Reset FPGA if stuck too long
2. If already tried reset â†’ enter ERROR
```


---

## âœ… Summary

- Tiered fallback for all recoverable faults  
- FPGA-aware handling with real-time auto-detection  
- Only enters `ERROR` after multiple failed recovery attempts  
- Ensures system does not silently fail or crash  
- All transitions are logged for traceability


