module ben_unit(
	input logic CLK, Reset, LD_BEN, LD_CC,
	input logic [15:0] DataBus,
	input logic [2:0] IR_11_9,
	
	output logic BEN_out
);

	logic n,z,p;
	
	always_comb
	begin
		if(DataBus == 16'h0000)
			begin
				n = 1'b0;
				z = 1'b1;
				p = 1'b0;
			end
		
		else if(DataBus[15] == 1'b0 && DataBus != 16'h0000)
			begin
				n = 1'b0;
				z = 1'b0;
				p = 1'b1;
			end
		
		else if(DataBus[15] == 1'b1)
			begin
				n = 1'b1;
				z = 1'b0;
				p = 1'b0;
			end
		
		else
			begin
				n = 1'bZ;
				z = 1'bZ;
				p = 1'bZ;
			end
	end
	
	always_ff @ (posedge CLK)
	begin
		if(Reset)
			BEN_out <= 16'h0000;
		
		else if(LD_BEN)
			BEN_out <= ((IR_11_9 & {n,z,p}) != 3'b000);
		
		if(LD_CC)
			begin
				n_out <= n;
				z_out <= z;
				p_out <= p;
			end
	end
endmodule