
amitco.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003898  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003a70  08003a70  00004a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a80  08003a80  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003a80  08003a80  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a80  08003a80  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a80  08003a80  00004a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a84  08003a84  00004a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003a88  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  2000000c  08003a94  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  08003a94  000050ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000db23  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d86  00000000  00000000  00012b5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef0  00000000  00000000  000148e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b81  00000000  00000000  000157d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026ee6  00000000  00000000  00016359  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fa2b  00000000  00000000  0003d23f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001093a3  00000000  00000000  0004cc6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015600d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fc0  00000000  00000000  00156050  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0015a010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003a58 	.word	0x08003a58

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08003a58 	.word	0x08003a58

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 fa8f 	bl	800073e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f83a 	bl	8000298 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000224:	f000 f940 	bl	80004a8 <MX_GPIO_Init>
  MX_ADC5_Init();
 8000228:	f000 f882 	bl	8000330 <MX_ADC5_Init>
  MX_TIM1_Init();
 800022c:	f000 f8e8 	bl	8000400 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);   // Start timer
 8000230:	4813      	ldr	r0, [pc, #76]	@ (8000280 <main+0x68>)
 8000232:	f003 f879 	bl	8003328 <HAL_TIM_Base_Start>
  HAL_ADC_Start(&hadc5);        // Arm ADC (waits for trigger)
 8000236:	4813      	ldr	r0, [pc, #76]	@ (8000284 <main+0x6c>)
 8000238:	f000 feda 	bl	8000ff0 <HAL_ADC_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (HAL_ADC_PollForConversion(&hadc5, 10) == HAL_OK)
 800023c:	210a      	movs	r1, #10
 800023e:	4811      	ldr	r0, [pc, #68]	@ (8000284 <main+0x6c>)
 8000240:	f000 ffba 	bl	80011b8 <HAL_ADC_PollForConversion>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d1f8      	bne.n	800023c <main+0x24>
	  {
		  adc_val = HAL_ADC_GetValue(&hadc5);
 800024a:	480e      	ldr	r0, [pc, #56]	@ (8000284 <main+0x6c>)
 800024c:	f001 f8ba 	bl	80013c4 <HAL_ADC_GetValue>
 8000250:	4603      	mov	r3, r0
 8000252:	b29a      	uxth	r2, r3
 8000254:	4b0c      	ldr	r3, [pc, #48]	@ (8000288 <main+0x70>)
 8000256:	801a      	strh	r2, [r3, #0]
//		  val = adc_val;
		  vout = (adc_val / 4095.0f) * 3.3f; // mV
 8000258:	4b0b      	ldr	r3, [pc, #44]	@ (8000288 <main+0x70>)
 800025a:	881b      	ldrh	r3, [r3, #0]
 800025c:	b29b      	uxth	r3, r3
 800025e:	ee07 3a90 	vmov	s15, r3
 8000262:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000266:	eddf 6a09 	vldr	s13, [pc, #36]	@ 800028c <main+0x74>
 800026a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800026e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000290 <main+0x78>
 8000272:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000276:	4b07      	ldr	r3, [pc, #28]	@ (8000294 <main+0x7c>)
 8000278:	edc3 7a00 	vstr	s15, [r3]
	  if (HAL_ADC_PollForConversion(&hadc5, 10) == HAL_OK)
 800027c:	e7de      	b.n	800023c <main+0x24>
 800027e:	bf00      	nop
 8000280:	2000009c 	.word	0x2000009c
 8000284:	20000030 	.word	0x20000030
 8000288:	2000002c 	.word	0x2000002c
 800028c:	457ff000 	.word	0x457ff000
 8000290:	40533333 	.word	0x40533333
 8000294:	20000028 	.word	0x20000028

08000298 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b094      	sub	sp, #80	@ 0x50
 800029c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800029e:	f107 0318 	add.w	r3, r7, #24
 80002a2:	2238      	movs	r2, #56	@ 0x38
 80002a4:	2100      	movs	r1, #0
 80002a6:	4618      	mov	r0, r3
 80002a8:	f003 fbaa 	bl	8003a00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ac:	1d3b      	adds	r3, r7, #4
 80002ae:	2200      	movs	r2, #0
 80002b0:	601a      	str	r2, [r3, #0]
 80002b2:	605a      	str	r2, [r3, #4]
 80002b4:	609a      	str	r2, [r3, #8]
 80002b6:	60da      	str	r2, [r3, #12]
 80002b8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80002ba:	2000      	movs	r0, #0
 80002bc:	f001 ffe4 	bl	8002288 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c0:	2302      	movs	r3, #2
 80002c2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ca:	2340      	movs	r3, #64	@ 0x40
 80002cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ce:	2302      	movs	r3, #2
 80002d0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002d2:	2302      	movs	r3, #2
 80002d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80002d6:	2304      	movs	r3, #4
 80002d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80002da:	2355      	movs	r3, #85	@ 0x55
 80002dc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002de:	2302      	movs	r3, #2
 80002e0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002e2:	2302      	movs	r3, #2
 80002e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002e6:	2302      	movs	r3, #2
 80002e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ea:	f107 0318 	add.w	r3, r7, #24
 80002ee:	4618      	mov	r0, r3
 80002f0:	f002 f87e 	bl	80023f0 <HAL_RCC_OscConfig>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002fa:	f000 f913 	bl	8000524 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002fe:	230f      	movs	r3, #15
 8000300:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000302:	2303      	movs	r3, #3
 8000304:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000306:	2300      	movs	r3, #0
 8000308:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800030a:	2300      	movs	r3, #0
 800030c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800030e:	2300      	movs	r3, #0
 8000310:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	2104      	movs	r1, #4
 8000316:	4618      	mov	r0, r3
 8000318:	f002 fb7c 	bl	8002a14 <HAL_RCC_ClockConfig>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d001      	beq.n	8000326 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000322:	f000 f8ff 	bl	8000524 <Error_Handler>
  }
}
 8000326:	bf00      	nop
 8000328:	3750      	adds	r7, #80	@ 0x50
 800032a:	46bd      	mov	sp, r7
 800032c:	bd80      	pop	{r7, pc}
	...

08000330 <MX_ADC5_Init>:
  * @brief ADC5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC5_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b088      	sub	sp, #32
 8000334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000336:	463b      	mov	r3, r7
 8000338:	2220      	movs	r2, #32
 800033a:	2100      	movs	r1, #0
 800033c:	4618      	mov	r0, r3
 800033e:	f003 fb5f 	bl	8003a00 <memset>

  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
 8000342:	4b2c      	ldr	r3, [pc, #176]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 8000344:	4a2c      	ldr	r2, [pc, #176]	@ (80003f8 <MX_ADC5_Init+0xc8>)
 8000346:	601a      	str	r2, [r3, #0]
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000348:	4b2a      	ldr	r3, [pc, #168]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 800034a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800034e:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 8000350:	4b28      	ldr	r3, [pc, #160]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 8000352:	2200      	movs	r2, #0
 8000354:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000356:	4b27      	ldr	r3, [pc, #156]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 8000358:	2200      	movs	r2, #0
 800035a:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation = 0;
 800035c:	4b25      	ldr	r3, [pc, #148]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 800035e:	2200      	movs	r2, #0
 8000360:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000362:	4b24      	ldr	r3, [pc, #144]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 8000364:	2200      	movs	r2, #0
 8000366:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000368:	4b22      	ldr	r3, [pc, #136]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 800036a:	2204      	movs	r2, #4
 800036c:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait = DISABLE;
 800036e:	4b21      	ldr	r3, [pc, #132]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 8000370:	2200      	movs	r2, #0
 8000372:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode = DISABLE;
 8000374:	4b1f      	ldr	r3, [pc, #124]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 8000376:	2200      	movs	r2, #0
 8000378:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion = 1;
 800037a:	4b1e      	ldr	r3, [pc, #120]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 800037c:	2201      	movs	r2, #1
 800037e:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 8000380:	4b1c      	ldr	r3, [pc, #112]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 8000382:	2200      	movs	r2, #0
 8000384:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc5.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000388:	4b1a      	ldr	r3, [pc, #104]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 800038a:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 800038e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000390:	4b18      	ldr	r3, [pc, #96]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 8000392:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000396:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc5.Init.DMAContinuousRequests = DISABLE;
 8000398:	4b16      	ldr	r3, [pc, #88]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 800039a:	2200      	movs	r2, #0
 800039c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003a0:	4b14      	ldr	r3, [pc, #80]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc5.Init.OversamplingMode = DISABLE;
 80003a6:	4b13      	ldr	r3, [pc, #76]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 80003ae:	4811      	ldr	r0, [pc, #68]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 80003b0:	f000 fc62 	bl	8000c78 <HAL_ADC_Init>
 80003b4:	4603      	mov	r3, r0
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d001      	beq.n	80003be <MX_ADC5_Init+0x8e>
  {
    Error_Handler();
 80003ba:	f000 f8b3 	bl	8000524 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80003be:	4b0f      	ldr	r3, [pc, #60]	@ (80003fc <MX_ADC5_Init+0xcc>)
 80003c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003c2:	2306      	movs	r3, #6
 80003c4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80003c6:	2300      	movs	r3, #0
 80003c8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003ca:	237f      	movs	r3, #127	@ 0x7f
 80003cc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003ce:	2304      	movs	r3, #4
 80003d0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80003d2:	2300      	movs	r3, #0
 80003d4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 80003d6:	463b      	mov	r3, r7
 80003d8:	4619      	mov	r1, r3
 80003da:	4806      	ldr	r0, [pc, #24]	@ (80003f4 <MX_ADC5_Init+0xc4>)
 80003dc:	f001 f800 	bl	80013e0 <HAL_ADC_ConfigChannel>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <MX_ADC5_Init+0xba>
  {
    Error_Handler();
 80003e6:	f000 f89d 	bl	8000524 <Error_Handler>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 80003ea:	bf00      	nop
 80003ec:	3720      	adds	r7, #32
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	bf00      	nop
 80003f4:	20000030 	.word	0x20000030
 80003f8:	50000600 	.word	0x50000600
 80003fc:	32601000 	.word	0x32601000

08000400 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b088      	sub	sp, #32
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000406:	f107 0310 	add.w	r3, r7, #16
 800040a:	2200      	movs	r2, #0
 800040c:	601a      	str	r2, [r3, #0]
 800040e:	605a      	str	r2, [r3, #4]
 8000410:	609a      	str	r2, [r3, #8]
 8000412:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000414:	1d3b      	adds	r3, r7, #4
 8000416:	2200      	movs	r2, #0
 8000418:	601a      	str	r2, [r3, #0]
 800041a:	605a      	str	r2, [r3, #4]
 800041c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800041e:	4b20      	ldr	r3, [pc, #128]	@ (80004a0 <MX_TIM1_Init+0xa0>)
 8000420:	4a20      	ldr	r2, [pc, #128]	@ (80004a4 <MX_TIM1_Init+0xa4>)
 8000422:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8000424:	4b1e      	ldr	r3, [pc, #120]	@ (80004a0 <MX_TIM1_Init+0xa0>)
 8000426:	22a9      	movs	r2, #169	@ 0xa9
 8000428:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800042a:	4b1d      	ldr	r3, [pc, #116]	@ (80004a0 <MX_TIM1_Init+0xa0>)
 800042c:	2200      	movs	r2, #0
 800042e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000430:	4b1b      	ldr	r3, [pc, #108]	@ (80004a0 <MX_TIM1_Init+0xa0>)
 8000432:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000436:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000438:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <MX_TIM1_Init+0xa0>)
 800043a:	2200      	movs	r2, #0
 800043c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800043e:	4b18      	ldr	r3, [pc, #96]	@ (80004a0 <MX_TIM1_Init+0xa0>)
 8000440:	2200      	movs	r2, #0
 8000442:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000444:	4b16      	ldr	r3, [pc, #88]	@ (80004a0 <MX_TIM1_Init+0xa0>)
 8000446:	2280      	movs	r2, #128	@ 0x80
 8000448:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800044a:	4815      	ldr	r0, [pc, #84]	@ (80004a0 <MX_TIM1_Init+0xa0>)
 800044c:	f002 ff14 	bl	8003278 <HAL_TIM_Base_Init>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d001      	beq.n	800045a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000456:	f000 f865 	bl	8000524 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800045a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800045e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000460:	f107 0310 	add.w	r3, r7, #16
 8000464:	4619      	mov	r1, r3
 8000466:	480e      	ldr	r0, [pc, #56]	@ (80004a0 <MX_TIM1_Init+0xa0>)
 8000468:	f002 ffce 	bl	8003408 <HAL_TIM_ConfigClockSource>
 800046c:	4603      	mov	r3, r0
 800046e:	2b00      	cmp	r3, #0
 8000470:	d001      	beq.n	8000476 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000472:	f000 f857 	bl	8000524 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000476:	2320      	movs	r3, #32
 8000478:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800047a:	2300      	movs	r3, #0
 800047c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800047e:	2300      	movs	r3, #0
 8000480:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000482:	1d3b      	adds	r3, r7, #4
 8000484:	4619      	mov	r1, r3
 8000486:	4806      	ldr	r0, [pc, #24]	@ (80004a0 <MX_TIM1_Init+0xa0>)
 8000488:	f003 fa24 	bl	80038d4 <HAL_TIMEx_MasterConfigSynchronization>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d001      	beq.n	8000496 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000492:	f000 f847 	bl	8000524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000496:	bf00      	nop
 8000498:	3720      	adds	r7, #32
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}
 800049e:	bf00      	nop
 80004a0:	2000009c 	.word	0x2000009c
 80004a4:	40012c00 	.word	0x40012c00

080004a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b088      	sub	sp, #32
 80004ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ae:	f107 030c 	add.w	r3, r7, #12
 80004b2:	2200      	movs	r2, #0
 80004b4:	601a      	str	r2, [r3, #0]
 80004b6:	605a      	str	r2, [r3, #4]
 80004b8:	609a      	str	r2, [r3, #8]
 80004ba:	60da      	str	r2, [r3, #12]
 80004bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004be:	4b18      	ldr	r3, [pc, #96]	@ (8000520 <MX_GPIO_Init+0x78>)
 80004c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004c2:	4a17      	ldr	r2, [pc, #92]	@ (8000520 <MX_GPIO_Init+0x78>)
 80004c4:	f043 0301 	orr.w	r3, r3, #1
 80004c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004ca:	4b15      	ldr	r3, [pc, #84]	@ (8000520 <MX_GPIO_Init+0x78>)
 80004cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ce:	f003 0301 	and.w	r3, r3, #1
 80004d2:	60bb      	str	r3, [r7, #8]
 80004d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004d6:	4b12      	ldr	r3, [pc, #72]	@ (8000520 <MX_GPIO_Init+0x78>)
 80004d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004da:	4a11      	ldr	r2, [pc, #68]	@ (8000520 <MX_GPIO_Init+0x78>)
 80004dc:	f043 0308 	orr.w	r3, r3, #8
 80004e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000520 <MX_GPIO_Init+0x78>)
 80004e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004e6:	f003 0308 	and.w	r3, r3, #8
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80004ee:	2200      	movs	r2, #0
 80004f0:	2102      	movs	r1, #2
 80004f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004f6:	f001 feaf 	bl	8002258 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80004fa:	2302      	movs	r3, #2
 80004fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004fe:	2301      	movs	r3, #1
 8000500:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000502:	2300      	movs	r3, #0
 8000504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000506:	2300      	movs	r3, #0
 8000508:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800050a:	f107 030c 	add.w	r3, r7, #12
 800050e:	4619      	mov	r1, r3
 8000510:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000514:	f001 fd1e 	bl	8001f54 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000518:	bf00      	nop
 800051a:	3720      	adds	r7, #32
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}
 8000520:	40021000 	.word	0x40021000

08000524 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000528:	b672      	cpsid	i
}
 800052a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800052c:	bf00      	nop
 800052e:	e7fd      	b.n	800052c <Error_Handler+0x8>

08000530 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000536:	4b0f      	ldr	r3, [pc, #60]	@ (8000574 <HAL_MspInit+0x44>)
 8000538:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800053a:	4a0e      	ldr	r2, [pc, #56]	@ (8000574 <HAL_MspInit+0x44>)
 800053c:	f043 0301 	orr.w	r3, r3, #1
 8000540:	6613      	str	r3, [r2, #96]	@ 0x60
 8000542:	4b0c      	ldr	r3, [pc, #48]	@ (8000574 <HAL_MspInit+0x44>)
 8000544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000546:	f003 0301 	and.w	r3, r3, #1
 800054a:	607b      	str	r3, [r7, #4]
 800054c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800054e:	4b09      	ldr	r3, [pc, #36]	@ (8000574 <HAL_MspInit+0x44>)
 8000550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000552:	4a08      	ldr	r2, [pc, #32]	@ (8000574 <HAL_MspInit+0x44>)
 8000554:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000558:	6593      	str	r3, [r2, #88]	@ 0x58
 800055a:	4b06      	ldr	r3, [pc, #24]	@ (8000574 <HAL_MspInit+0x44>)
 800055c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800055e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000562:	603b      	str	r3, [r7, #0]
 8000564:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000566:	f001 ff33 	bl	80023d0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800056a:	bf00      	nop
 800056c:	3708      	adds	r7, #8
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	40021000 	.word	0x40021000

08000578 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b09e      	sub	sp, #120	@ 0x78
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000580:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000584:	2200      	movs	r2, #0
 8000586:	601a      	str	r2, [r3, #0]
 8000588:	605a      	str	r2, [r3, #4]
 800058a:	609a      	str	r2, [r3, #8]
 800058c:	60da      	str	r2, [r3, #12]
 800058e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000590:	f107 0310 	add.w	r3, r7, #16
 8000594:	2254      	movs	r2, #84	@ 0x54
 8000596:	2100      	movs	r1, #0
 8000598:	4618      	mov	r0, r3
 800059a:	f003 fa31 	bl	8003a00 <memset>
  if(hadc->Instance==ADC5)
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	4a1e      	ldr	r2, [pc, #120]	@ (800061c <HAL_ADC_MspInit+0xa4>)
 80005a4:	4293      	cmp	r3, r2
 80005a6:	d134      	bne.n	8000612 <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC5_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80005a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005ac:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80005ae:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80005b2:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005b4:	f107 0310 	add.w	r3, r7, #16
 80005b8:	4618      	mov	r0, r3
 80005ba:	f002 fc0f 	bl	8002ddc <HAL_RCCEx_PeriphCLKConfig>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d001      	beq.n	80005c8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80005c4:	f7ff ffae 	bl	8000524 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC345_CLK_ENABLE();
 80005c8:	4b15      	ldr	r3, [pc, #84]	@ (8000620 <HAL_ADC_MspInit+0xa8>)
 80005ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005cc:	4a14      	ldr	r2, [pc, #80]	@ (8000620 <HAL_ADC_MspInit+0xa8>)
 80005ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005d4:	4b12      	ldr	r3, [pc, #72]	@ (8000620 <HAL_ADC_MspInit+0xa8>)
 80005d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80005e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000620 <HAL_ADC_MspInit+0xa8>)
 80005e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e4:	4a0e      	ldr	r2, [pc, #56]	@ (8000620 <HAL_ADC_MspInit+0xa8>)
 80005e6:	f043 0308 	orr.w	r3, r3, #8
 80005ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000620 <HAL_ADC_MspInit+0xa8>)
 80005ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f0:	f003 0308 	and.w	r3, r3, #8
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	68bb      	ldr	r3, [r7, #8]
    /**ADC5 GPIO Configuration
    PD8     ------> ADC5_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80005f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005fc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005fe:	2303      	movs	r3, #3
 8000600:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000602:	2300      	movs	r3, #0
 8000604:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000606:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800060a:	4619      	mov	r1, r3
 800060c:	4805      	ldr	r0, [pc, #20]	@ (8000624 <HAL_ADC_MspInit+0xac>)
 800060e:	f001 fca1 	bl	8001f54 <HAL_GPIO_Init>

  /* USER CODE END ADC5_MspInit 1 */

  }

}
 8000612:	bf00      	nop
 8000614:	3778      	adds	r7, #120	@ 0x78
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	50000600 	.word	0x50000600
 8000620:	40021000 	.word	0x40021000
 8000624:	48000c00 	.word	0x48000c00

08000628 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000628:	b480      	push	{r7}
 800062a:	b085      	sub	sp, #20
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a0a      	ldr	r2, [pc, #40]	@ (8000660 <HAL_TIM_Base_MspInit+0x38>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d10b      	bne.n	8000652 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800063a:	4b0a      	ldr	r3, [pc, #40]	@ (8000664 <HAL_TIM_Base_MspInit+0x3c>)
 800063c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800063e:	4a09      	ldr	r2, [pc, #36]	@ (8000664 <HAL_TIM_Base_MspInit+0x3c>)
 8000640:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000644:	6613      	str	r3, [r2, #96]	@ 0x60
 8000646:	4b07      	ldr	r3, [pc, #28]	@ (8000664 <HAL_TIM_Base_MspInit+0x3c>)
 8000648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800064a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800064e:	60fb      	str	r3, [r7, #12]
 8000650:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000652:	bf00      	nop
 8000654:	3714      	adds	r7, #20
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	40012c00 	.word	0x40012c00
 8000664:	40021000 	.word	0x40021000

08000668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800066c:	bf00      	nop
 800066e:	e7fd      	b.n	800066c <NMI_Handler+0x4>

08000670 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <HardFault_Handler+0x4>

08000678 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800067c:	bf00      	nop
 800067e:	e7fd      	b.n	800067c <MemManage_Handler+0x4>

08000680 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000684:	bf00      	nop
 8000686:	e7fd      	b.n	8000684 <BusFault_Handler+0x4>

08000688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800068c:	bf00      	nop
 800068e:	e7fd      	b.n	800068c <UsageFault_Handler+0x4>

08000690 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr

0800069e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800069e:	b480      	push	{r7}
 80006a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006a2:	bf00      	nop
 80006a4:	46bd      	mov	sp, r7
 80006a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006aa:	4770      	bx	lr

080006ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006b0:	bf00      	nop
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr

080006ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006ba:	b580      	push	{r7, lr}
 80006bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006be:	f000 f891 	bl	80007e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
	...

080006c8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006cc:	4b06      	ldr	r3, [pc, #24]	@ (80006e8 <SystemInit+0x20>)
 80006ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006d2:	4a05      	ldr	r2, [pc, #20]	@ (80006e8 <SystemInit+0x20>)
 80006d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006dc:	bf00      	nop
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	e000ed00 	.word	0xe000ed00

080006ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006ec:	480d      	ldr	r0, [pc, #52]	@ (8000724 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006ee:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006f0:	f7ff ffea 	bl	80006c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006f4:	480c      	ldr	r0, [pc, #48]	@ (8000728 <LoopForever+0x6>)
  ldr r1, =_edata
 80006f6:	490d      	ldr	r1, [pc, #52]	@ (800072c <LoopForever+0xa>)
  ldr r2, =_sidata
 80006f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000730 <LoopForever+0xe>)
  movs r3, #0
 80006fa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80006fc:	e002      	b.n	8000704 <LoopCopyDataInit>

080006fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000700:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000702:	3304      	adds	r3, #4

08000704 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000704:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000706:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000708:	d3f9      	bcc.n	80006fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800070a:	4a0a      	ldr	r2, [pc, #40]	@ (8000734 <LoopForever+0x12>)
  ldr r4, =_ebss
 800070c:	4c0a      	ldr	r4, [pc, #40]	@ (8000738 <LoopForever+0x16>)
  movs r3, #0
 800070e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000710:	e001      	b.n	8000716 <LoopFillZerobss>

08000712 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000712:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000714:	3204      	adds	r2, #4

08000716 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000716:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000718:	d3fb      	bcc.n	8000712 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800071a:	f003 f979 	bl	8003a10 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800071e:	f7ff fd7b 	bl	8000218 <main>

08000722 <LoopForever>:

LoopForever:
    b LoopForever
 8000722:	e7fe      	b.n	8000722 <LoopForever>
  ldr   r0, =_estack
 8000724:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000728:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800072c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000730:	08003a88 	.word	0x08003a88
  ldr r2, =_sbss
 8000734:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000738:	200000ec 	.word	0x200000ec

0800073c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800073c:	e7fe      	b.n	800073c <ADC1_2_IRQHandler>

0800073e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800073e:	b580      	push	{r7, lr}
 8000740:	b082      	sub	sp, #8
 8000742:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000744:	2300      	movs	r3, #0
 8000746:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000748:	2003      	movs	r0, #3
 800074a:	f001 fbd1 	bl	8001ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800074e:	200f      	movs	r0, #15
 8000750:	f000 f80e 	bl	8000770 <HAL_InitTick>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d002      	beq.n	8000760 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800075a:	2301      	movs	r3, #1
 800075c:	71fb      	strb	r3, [r7, #7]
 800075e:	e001      	b.n	8000764 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000760:	f7ff fee6 	bl	8000530 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000764:	79fb      	ldrb	r3, [r7, #7]

}
 8000766:	4618      	mov	r0, r3
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
	...

08000770 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000778:	2300      	movs	r3, #0
 800077a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800077c:	4b16      	ldr	r3, [pc, #88]	@ (80007d8 <HAL_InitTick+0x68>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d022      	beq.n	80007ca <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000784:	4b15      	ldr	r3, [pc, #84]	@ (80007dc <HAL_InitTick+0x6c>)
 8000786:	681a      	ldr	r2, [r3, #0]
 8000788:	4b13      	ldr	r3, [pc, #76]	@ (80007d8 <HAL_InitTick+0x68>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000790:	fbb1 f3f3 	udiv	r3, r1, r3
 8000794:	fbb2 f3f3 	udiv	r3, r2, r3
 8000798:	4618      	mov	r0, r3
 800079a:	f001 fbce 	bl	8001f3a <HAL_SYSTICK_Config>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d10f      	bne.n	80007c4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	2b0f      	cmp	r3, #15
 80007a8:	d809      	bhi.n	80007be <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007aa:	2200      	movs	r2, #0
 80007ac:	6879      	ldr	r1, [r7, #4]
 80007ae:	f04f 30ff 	mov.w	r0, #4294967295
 80007b2:	f001 fba8 	bl	8001f06 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007b6:	4a0a      	ldr	r2, [pc, #40]	@ (80007e0 <HAL_InitTick+0x70>)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	6013      	str	r3, [r2, #0]
 80007bc:	e007      	b.n	80007ce <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80007be:	2301      	movs	r3, #1
 80007c0:	73fb      	strb	r3, [r7, #15]
 80007c2:	e004      	b.n	80007ce <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007c4:	2301      	movs	r3, #1
 80007c6:	73fb      	strb	r3, [r7, #15]
 80007c8:	e001      	b.n	80007ce <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007ca:	2301      	movs	r3, #1
 80007cc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	3710      	adds	r7, #16
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	20000008 	.word	0x20000008
 80007dc:	20000000 	.word	0x20000000
 80007e0:	20000004 	.word	0x20000004

080007e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007e8:	4b05      	ldr	r3, [pc, #20]	@ (8000800 <HAL_IncTick+0x1c>)
 80007ea:	681a      	ldr	r2, [r3, #0]
 80007ec:	4b05      	ldr	r3, [pc, #20]	@ (8000804 <HAL_IncTick+0x20>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4413      	add	r3, r2
 80007f2:	4a03      	ldr	r2, [pc, #12]	@ (8000800 <HAL_IncTick+0x1c>)
 80007f4:	6013      	str	r3, [r2, #0]
}
 80007f6:	bf00      	nop
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	200000e8 	.word	0x200000e8
 8000804:	20000008 	.word	0x20000008

08000808 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  return uwTick;
 800080c:	4b03      	ldr	r3, [pc, #12]	@ (800081c <HAL_GetTick+0x14>)
 800080e:	681b      	ldr	r3, [r3, #0]
}
 8000810:	4618      	mov	r0, r3
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	200000e8 	.word	0x200000e8

08000820 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
 8000828:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	689b      	ldr	r3, [r3, #8]
 800082e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	431a      	orrs	r2, r3
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	609a      	str	r2, [r3, #8]
}
 800083a:	bf00      	nop
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr

08000846 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000846:	b480      	push	{r7}
 8000848:	b083      	sub	sp, #12
 800084a:	af00      	add	r7, sp, #0
 800084c:	6078      	str	r0, [r7, #4]
 800084e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	689b      	ldr	r3, [r3, #8]
 8000854:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	431a      	orrs	r2, r3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	609a      	str	r2, [r3, #8]
}
 8000860:	bf00      	nop
 8000862:	370c      	adds	r7, #12
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr

0800086c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	689b      	ldr	r3, [r3, #8]
 8000878:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800087c:	4618      	mov	r0, r3
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr

08000888 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000888:	b480      	push	{r7}
 800088a:	b087      	sub	sp, #28
 800088c:	af00      	add	r7, sp, #0
 800088e:	60f8      	str	r0, [r7, #12]
 8000890:	60b9      	str	r1, [r7, #8]
 8000892:	607a      	str	r2, [r7, #4]
 8000894:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	3360      	adds	r3, #96	@ 0x60
 800089a:	461a      	mov	r2, r3
 800089c:	68bb      	ldr	r3, [r7, #8]
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	4413      	add	r3, r2
 80008a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	4b08      	ldr	r3, [pc, #32]	@ (80008cc <LL_ADC_SetOffset+0x44>)
 80008aa:	4013      	ands	r3, r2
 80008ac:	687a      	ldr	r2, [r7, #4]
 80008ae:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80008b2:	683a      	ldr	r2, [r7, #0]
 80008b4:	430a      	orrs	r2, r1
 80008b6:	4313      	orrs	r3, r2
 80008b8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80008c0:	bf00      	nop
 80008c2:	371c      	adds	r7, #28
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	03fff000 	.word	0x03fff000

080008d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b085      	sub	sp, #20
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	3360      	adds	r3, #96	@ 0x60
 80008de:	461a      	mov	r2, r3
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	009b      	lsls	r3, r3, #2
 80008e4:	4413      	add	r3, r2
 80008e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b087      	sub	sp, #28
 8000900:	af00      	add	r7, sp, #0
 8000902:	60f8      	str	r0, [r7, #12]
 8000904:	60b9      	str	r1, [r7, #8]
 8000906:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	3360      	adds	r3, #96	@ 0x60
 800090c:	461a      	mov	r2, r3
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	4413      	add	r3, r2
 8000914:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	431a      	orrs	r2, r3
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000926:	bf00      	nop
 8000928:	371c      	adds	r7, #28
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr

08000932 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000932:	b480      	push	{r7}
 8000934:	b087      	sub	sp, #28
 8000936:	af00      	add	r7, sp, #0
 8000938:	60f8      	str	r0, [r7, #12]
 800093a:	60b9      	str	r1, [r7, #8]
 800093c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	3360      	adds	r3, #96	@ 0x60
 8000942:	461a      	mov	r2, r3
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	009b      	lsls	r3, r3, #2
 8000948:	4413      	add	r3, r2
 800094a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	431a      	orrs	r2, r3
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800095c:	bf00      	nop
 800095e:	371c      	adds	r7, #28
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000968:	b480      	push	{r7}
 800096a:	b087      	sub	sp, #28
 800096c:	af00      	add	r7, sp, #0
 800096e:	60f8      	str	r0, [r7, #12]
 8000970:	60b9      	str	r1, [r7, #8]
 8000972:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	3360      	adds	r3, #96	@ 0x60
 8000978:	461a      	mov	r2, r3
 800097a:	68bb      	ldr	r3, [r7, #8]
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	4413      	add	r3, r2
 8000980:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	431a      	orrs	r2, r3
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8000992:	bf00      	nop
 8000994:	371c      	adds	r7, #28
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr

0800099e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800099e:	b480      	push	{r7}
 80009a0:	b083      	sub	sp, #12
 80009a2:	af00      	add	r7, sp, #0
 80009a4:	6078      	str	r0, [r7, #4]
 80009a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	695b      	ldr	r3, [r3, #20]
 80009ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	431a      	orrs	r2, r3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	615a      	str	r2, [r3, #20]
}
 80009b8:	bf00      	nop
 80009ba:	370c      	adds	r7, #12
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	68db      	ldr	r3, [r3, #12]
 80009d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d101      	bne.n	80009dc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80009d8:	2301      	movs	r3, #1
 80009da:	e000      	b.n	80009de <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80009dc:	2300      	movs	r3, #0
}
 80009de:	4618      	mov	r0, r3
 80009e0:	370c      	adds	r7, #12
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr

080009ea <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80009ea:	b480      	push	{r7}
 80009ec:	b087      	sub	sp, #28
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	60f8      	str	r0, [r7, #12]
 80009f2:	60b9      	str	r1, [r7, #8]
 80009f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	3330      	adds	r3, #48	@ 0x30
 80009fa:	461a      	mov	r2, r3
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	0a1b      	lsrs	r3, r3, #8
 8000a00:	009b      	lsls	r3, r3, #2
 8000a02:	f003 030c 	and.w	r3, r3, #12
 8000a06:	4413      	add	r3, r2
 8000a08:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	681a      	ldr	r2, [r3, #0]
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	f003 031f 	and.w	r3, r3, #31
 8000a14:	211f      	movs	r1, #31
 8000a16:	fa01 f303 	lsl.w	r3, r1, r3
 8000a1a:	43db      	mvns	r3, r3
 8000a1c:	401a      	ands	r2, r3
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	0e9b      	lsrs	r3, r3, #26
 8000a22:	f003 011f 	and.w	r1, r3, #31
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	f003 031f 	and.w	r3, r3, #31
 8000a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a30:	431a      	orrs	r2, r3
 8000a32:	697b      	ldr	r3, [r7, #20]
 8000a34:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000a36:	bf00      	nop
 8000a38:	371c      	adds	r7, #28
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr

08000a42 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000a42:	b480      	push	{r7}
 8000a44:	b087      	sub	sp, #28
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	60f8      	str	r0, [r7, #12]
 8000a4a:	60b9      	str	r1, [r7, #8]
 8000a4c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	3314      	adds	r3, #20
 8000a52:	461a      	mov	r2, r3
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	0e5b      	lsrs	r3, r3, #25
 8000a58:	009b      	lsls	r3, r3, #2
 8000a5a:	f003 0304 	and.w	r3, r3, #4
 8000a5e:	4413      	add	r3, r2
 8000a60:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	0d1b      	lsrs	r3, r3, #20
 8000a6a:	f003 031f 	and.w	r3, r3, #31
 8000a6e:	2107      	movs	r1, #7
 8000a70:	fa01 f303 	lsl.w	r3, r1, r3
 8000a74:	43db      	mvns	r3, r3
 8000a76:	401a      	ands	r2, r3
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	0d1b      	lsrs	r3, r3, #20
 8000a7c:	f003 031f 	and.w	r3, r3, #31
 8000a80:	6879      	ldr	r1, [r7, #4]
 8000a82:	fa01 f303 	lsl.w	r3, r1, r3
 8000a86:	431a      	orrs	r2, r3
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000a8c:	bf00      	nop
 8000a8e:	371c      	adds	r7, #28
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr

08000a98 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b085      	sub	sp, #20
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	60f8      	str	r0, [r7, #12]
 8000aa0:	60b9      	str	r1, [r7, #8]
 8000aa2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000aaa:	68bb      	ldr	r3, [r7, #8]
 8000aac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ab0:	43db      	mvns	r3, r3
 8000ab2:	401a      	ands	r2, r3
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	f003 0318 	and.w	r3, r3, #24
 8000aba:	4908      	ldr	r1, [pc, #32]	@ (8000adc <LL_ADC_SetChannelSingleDiff+0x44>)
 8000abc:	40d9      	lsrs	r1, r3
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	400b      	ands	r3, r1
 8000ac2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ac6:	431a      	orrs	r2, r3
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000ace:	bf00      	nop
 8000ad0:	3714      	adds	r7, #20
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	0007ffff 	.word	0x0007ffff

08000ae0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	689b      	ldr	r3, [r3, #8]
 8000aec:	f003 031f 	and.w	r3, r3, #31
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	689b      	ldr	r3, [r3, #8]
 8000b08:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000b28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000b2c:	687a      	ldr	r2, [r7, #4]
 8000b2e:	6093      	str	r3, [r2, #8]
}
 8000b30:	bf00      	nop
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	689b      	ldr	r3, [r3, #8]
 8000b48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000b4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000b50:	d101      	bne.n	8000b56 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000b52:	2301      	movs	r3, #1
 8000b54:	e000      	b.n	8000b58 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000b56:	2300      	movs	r3, #0
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	689b      	ldr	r3, [r3, #8]
 8000b70:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000b74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000b78:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000b80:	bf00      	nop
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr

08000b8c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	689b      	ldr	r3, [r3, #8]
 8000b98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000ba0:	d101      	bne.n	8000ba6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e000      	b.n	8000ba8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000ba6:	2300      	movs	r3, #0
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	370c      	adds	r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr

08000bb4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	689b      	ldr	r3, [r3, #8]
 8000bc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000bc4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000bc8:	f043 0201 	orr.w	r2, r3, #1
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr

08000bdc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	689b      	ldr	r3, [r3, #8]
 8000be8:	f003 0301 	and.w	r3, r3, #1
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d101      	bne.n	8000bf4 <LL_ADC_IsEnabled+0x18>
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e000      	b.n	8000bf6 <LL_ADC_IsEnabled+0x1a>
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000c02:	b480      	push	{r7}
 8000c04:	b083      	sub	sp, #12
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	689b      	ldr	r3, [r3, #8]
 8000c0e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000c12:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000c16:	f043 0204 	orr.w	r2, r3, #4
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000c1e:	bf00      	nop
 8000c20:	370c      	adds	r7, #12
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr

08000c2a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000c2a:	b480      	push	{r7}
 8000c2c:	b083      	sub	sp, #12
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	689b      	ldr	r3, [r3, #8]
 8000c36:	f003 0304 	and.w	r3, r3, #4
 8000c3a:	2b04      	cmp	r3, #4
 8000c3c:	d101      	bne.n	8000c42 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e000      	b.n	8000c44 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000c42:	2300      	movs	r3, #0
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr

08000c50 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	f003 0308 	and.w	r3, r3, #8
 8000c60:	2b08      	cmp	r3, #8
 8000c62:	d101      	bne.n	8000c68 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000c64:	2301      	movs	r3, #1
 8000c66:	e000      	b.n	8000c6a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000c68:	2300      	movs	r3, #0
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
	...

08000c78 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000c78:	b590      	push	{r4, r7, lr}
 8000c7a:	b089      	sub	sp, #36	@ 0x24
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c80:	2300      	movs	r3, #0
 8000c82:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d101      	bne.n	8000c92 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e1a9      	b.n	8000fe6 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	695b      	ldr	r3, [r3, #20]
 8000c96:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d109      	bne.n	8000cb4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ca0:	6878      	ldr	r0, [r7, #4]
 8000ca2:	f7ff fc69 	bl	8000578 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f7ff ff3f 	bl	8000b3c <LL_ADC_IsDeepPowerDownEnabled>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d004      	beq.n	8000cce <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f7ff ff25 	bl	8000b18 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ff5a 	bl	8000b8c <LL_ADC_IsInternalRegulatorEnabled>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d115      	bne.n	8000d0a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff ff3e 	bl	8000b64 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000ce8:	4b9c      	ldr	r3, [pc, #624]	@ (8000f5c <HAL_ADC_Init+0x2e4>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	099b      	lsrs	r3, r3, #6
 8000cee:	4a9c      	ldr	r2, [pc, #624]	@ (8000f60 <HAL_ADC_Init+0x2e8>)
 8000cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8000cf4:	099b      	lsrs	r3, r3, #6
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000cfc:	e002      	b.n	8000d04 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	3b01      	subs	r3, #1
 8000d02:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d1f9      	bne.n	8000cfe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff ff3c 	bl	8000b8c <LL_ADC_IsInternalRegulatorEnabled>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d10d      	bne.n	8000d36 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d1e:	f043 0210 	orr.w	r2, r3, #16
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d2a:	f043 0201 	orr.w	r2, r3, #1
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f7ff ff75 	bl	8000c2a <LL_ADC_REG_IsConversionOngoing>
 8000d40:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d46:	f003 0310 	and.w	r3, r3, #16
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	f040 8142 	bne.w	8000fd4 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	f040 813e 	bne.w	8000fd4 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d5c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000d60:	f043 0202 	orr.w	r2, r3, #2
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff ff35 	bl	8000bdc <LL_ADC_IsEnabled>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d141      	bne.n	8000dfc <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d80:	d004      	beq.n	8000d8c <HAL_ADC_Init+0x114>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a77      	ldr	r2, [pc, #476]	@ (8000f64 <HAL_ADC_Init+0x2ec>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d10f      	bne.n	8000dac <HAL_ADC_Init+0x134>
 8000d8c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000d90:	f7ff ff24 	bl	8000bdc <LL_ADC_IsEnabled>
 8000d94:	4604      	mov	r4, r0
 8000d96:	4873      	ldr	r0, [pc, #460]	@ (8000f64 <HAL_ADC_Init+0x2ec>)
 8000d98:	f7ff ff20 	bl	8000bdc <LL_ADC_IsEnabled>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	4323      	orrs	r3, r4
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	bf0c      	ite	eq
 8000da4:	2301      	moveq	r3, #1
 8000da6:	2300      	movne	r3, #0
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	e012      	b.n	8000dd2 <HAL_ADC_Init+0x15a>
 8000dac:	486e      	ldr	r0, [pc, #440]	@ (8000f68 <HAL_ADC_Init+0x2f0>)
 8000dae:	f7ff ff15 	bl	8000bdc <LL_ADC_IsEnabled>
 8000db2:	4604      	mov	r4, r0
 8000db4:	486d      	ldr	r0, [pc, #436]	@ (8000f6c <HAL_ADC_Init+0x2f4>)
 8000db6:	f7ff ff11 	bl	8000bdc <LL_ADC_IsEnabled>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	431c      	orrs	r4, r3
 8000dbe:	486c      	ldr	r0, [pc, #432]	@ (8000f70 <HAL_ADC_Init+0x2f8>)
 8000dc0:	f7ff ff0c 	bl	8000bdc <LL_ADC_IsEnabled>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	4323      	orrs	r3, r4
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	bf0c      	ite	eq
 8000dcc:	2301      	moveq	r3, #1
 8000dce:	2300      	movne	r3, #0
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d012      	beq.n	8000dfc <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000dde:	d004      	beq.n	8000dea <HAL_ADC_Init+0x172>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a5f      	ldr	r2, [pc, #380]	@ (8000f64 <HAL_ADC_Init+0x2ec>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d101      	bne.n	8000dee <HAL_ADC_Init+0x176>
 8000dea:	4a62      	ldr	r2, [pc, #392]	@ (8000f74 <HAL_ADC_Init+0x2fc>)
 8000dec:	e000      	b.n	8000df0 <HAL_ADC_Init+0x178>
 8000dee:	4a62      	ldr	r2, [pc, #392]	@ (8000f78 <HAL_ADC_Init+0x300>)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	4619      	mov	r1, r3
 8000df6:	4610      	mov	r0, r2
 8000df8:	f7ff fd12 	bl	8000820 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	7f5b      	ldrb	r3, [r3, #29]
 8000e00:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000e06:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8000e0c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8000e12:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000e1a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d106      	bne.n	8000e38 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	045b      	lsls	r3, r3, #17
 8000e32:	69ba      	ldr	r2, [r7, #24]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d009      	beq.n	8000e54 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e44:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	68da      	ldr	r2, [r3, #12]
 8000e5a:	4b48      	ldr	r3, [pc, #288]	@ (8000f7c <HAL_ADC_Init+0x304>)
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	6812      	ldr	r2, [r2, #0]
 8000e62:	69b9      	ldr	r1, [r7, #24]
 8000e64:	430b      	orrs	r3, r1
 8000e66:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	691b      	ldr	r3, [r3, #16]
 8000e6e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	430a      	orrs	r2, r1
 8000e7c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4618      	mov	r0, r3
 8000e84:	f7ff fee4 	bl	8000c50 <LL_ADC_INJ_IsConversionOngoing>
 8000e88:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d17f      	bne.n	8000f90 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d17c      	bne.n	8000f90 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000e9a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000ea2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	68db      	ldr	r3, [r3, #12]
 8000eae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000eb2:	f023 0302 	bic.w	r3, r3, #2
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	6812      	ldr	r2, [r2, #0]
 8000eba:	69b9      	ldr	r1, [r7, #24]
 8000ebc:	430b      	orrs	r3, r1
 8000ebe:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	691b      	ldr	r3, [r3, #16]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d017      	beq.n	8000ef8 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	691a      	ldr	r2, [r3, #16]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000ed6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8000ee0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000ee4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	6911      	ldr	r1, [r2, #16]
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	6812      	ldr	r2, [r2, #0]
 8000ef0:	430b      	orrs	r3, r1
 8000ef2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8000ef6:	e013      	b.n	8000f20 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	691a      	ldr	r2, [r3, #16]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000f06:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	6812      	ldr	r2, [r2, #0]
 8000f14:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000f18:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000f1c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d12a      	bne.n	8000f80 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	691b      	ldr	r3, [r3, #16]
 8000f30:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000f34:	f023 0304 	bic.w	r3, r3, #4
 8000f38:	687a      	ldr	r2, [r7, #4]
 8000f3a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8000f3c:	687a      	ldr	r2, [r7, #4]
 8000f3e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8000f40:	4311      	orrs	r1, r2
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000f46:	4311      	orrs	r1, r2
 8000f48:	687a      	ldr	r2, [r7, #4]
 8000f4a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8000f4c:	430a      	orrs	r2, r1
 8000f4e:	431a      	orrs	r2, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f042 0201 	orr.w	r2, r2, #1
 8000f58:	611a      	str	r2, [r3, #16]
 8000f5a:	e019      	b.n	8000f90 <HAL_ADC_Init+0x318>
 8000f5c:	20000000 	.word	0x20000000
 8000f60:	053e2d63 	.word	0x053e2d63
 8000f64:	50000100 	.word	0x50000100
 8000f68:	50000400 	.word	0x50000400
 8000f6c:	50000500 	.word	0x50000500
 8000f70:	50000600 	.word	0x50000600
 8000f74:	50000300 	.word	0x50000300
 8000f78:	50000700 	.word	0x50000700
 8000f7c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	691a      	ldr	r2, [r3, #16]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f022 0201 	bic.w	r2, r2, #1
 8000f8e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	695b      	ldr	r3, [r3, #20]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d10c      	bne.n	8000fb2 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f023 010f 	bic.w	r1, r3, #15
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6a1b      	ldr	r3, [r3, #32]
 8000fa6:	1e5a      	subs	r2, r3, #1
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	430a      	orrs	r2, r1
 8000fae:	631a      	str	r2, [r3, #48]	@ 0x30
 8000fb0:	e007      	b.n	8000fc2 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f022 020f 	bic.w	r2, r2, #15
 8000fc0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fc6:	f023 0303 	bic.w	r3, r3, #3
 8000fca:	f043 0201 	orr.w	r2, r3, #1
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000fd2:	e007      	b.n	8000fe4 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fd8:	f043 0210 	orr.w	r2, r3, #16
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8000fe4:	7ffb      	ldrb	r3, [r7, #31]
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3724      	adds	r7, #36	@ 0x24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd90      	pop	{r4, r7, pc}
 8000fee:	bf00      	nop

08000ff0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001000:	d004      	beq.n	800100c <HAL_ADC_Start+0x1c>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a67      	ldr	r2, [pc, #412]	@ (80011a4 <HAL_ADC_Start+0x1b4>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d101      	bne.n	8001010 <HAL_ADC_Start+0x20>
 800100c:	4b66      	ldr	r3, [pc, #408]	@ (80011a8 <HAL_ADC_Start+0x1b8>)
 800100e:	e000      	b.n	8001012 <HAL_ADC_Start+0x22>
 8001010:	4b66      	ldr	r3, [pc, #408]	@ (80011ac <HAL_ADC_Start+0x1bc>)
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fd64 	bl	8000ae0 <LL_ADC_GetMultimode>
 8001018:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fe03 	bl	8000c2a <LL_ADC_REG_IsConversionOngoing>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	f040 80b4 	bne.w	8001194 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001032:	2b01      	cmp	r3, #1
 8001034:	d101      	bne.n	800103a <HAL_ADC_Start+0x4a>
 8001036:	2302      	movs	r3, #2
 8001038:	e0af      	b.n	800119a <HAL_ADC_Start+0x1aa>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2201      	movs	r2, #1
 800103e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f000 fe0c 	bl	8001c60 <ADC_Enable>
 8001048:	4603      	mov	r3, r0
 800104a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800104c:	7dfb      	ldrb	r3, [r7, #23]
 800104e:	2b00      	cmp	r3, #0
 8001050:	f040 809b 	bne.w	800118a <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001058:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800105c:	f023 0301 	bic.w	r3, r3, #1
 8001060:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a4d      	ldr	r2, [pc, #308]	@ (80011a4 <HAL_ADC_Start+0x1b4>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d009      	beq.n	8001086 <HAL_ADC_Start+0x96>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a4e      	ldr	r2, [pc, #312]	@ (80011b0 <HAL_ADC_Start+0x1c0>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d002      	beq.n	8001082 <HAL_ADC_Start+0x92>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	e003      	b.n	800108a <HAL_ADC_Start+0x9a>
 8001082:	4b4c      	ldr	r3, [pc, #304]	@ (80011b4 <HAL_ADC_Start+0x1c4>)
 8001084:	e001      	b.n	800108a <HAL_ADC_Start+0x9a>
 8001086:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800108a:	687a      	ldr	r2, [r7, #4]
 800108c:	6812      	ldr	r2, [r2, #0]
 800108e:	4293      	cmp	r3, r2
 8001090:	d002      	beq.n	8001098 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d105      	bne.n	80010a4 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800109c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80010b0:	d106      	bne.n	80010c0 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010b6:	f023 0206 	bic.w	r2, r3, #6
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	661a      	str	r2, [r3, #96]	@ 0x60
 80010be:	e002      	b.n	80010c6 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	221c      	movs	r2, #28
 80010cc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2200      	movs	r2, #0
 80010d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a32      	ldr	r2, [pc, #200]	@ (80011a4 <HAL_ADC_Start+0x1b4>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d009      	beq.n	80010f4 <HAL_ADC_Start+0x104>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a32      	ldr	r2, [pc, #200]	@ (80011b0 <HAL_ADC_Start+0x1c0>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d002      	beq.n	80010f0 <HAL_ADC_Start+0x100>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	e003      	b.n	80010f8 <HAL_ADC_Start+0x108>
 80010f0:	4b30      	ldr	r3, [pc, #192]	@ (80011b4 <HAL_ADC_Start+0x1c4>)
 80010f2:	e001      	b.n	80010f8 <HAL_ADC_Start+0x108>
 80010f4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	6812      	ldr	r2, [r2, #0]
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d008      	beq.n	8001112 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d005      	beq.n	8001112 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	2b05      	cmp	r3, #5
 800110a:	d002      	beq.n	8001112 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	2b09      	cmp	r3, #9
 8001110:	d114      	bne.n	800113c <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800111c:	2b00      	cmp	r3, #0
 800111e:	d007      	beq.n	8001130 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001124:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001128:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff fd64 	bl	8000c02 <LL_ADC_REG_StartConversion>
 800113a:	e02d      	b.n	8001198 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001140:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a15      	ldr	r2, [pc, #84]	@ (80011a4 <HAL_ADC_Start+0x1b4>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d009      	beq.n	8001166 <HAL_ADC_Start+0x176>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a16      	ldr	r2, [pc, #88]	@ (80011b0 <HAL_ADC_Start+0x1c0>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d002      	beq.n	8001162 <HAL_ADC_Start+0x172>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	e003      	b.n	800116a <HAL_ADC_Start+0x17a>
 8001162:	4b14      	ldr	r3, [pc, #80]	@ (80011b4 <HAL_ADC_Start+0x1c4>)
 8001164:	e001      	b.n	800116a <HAL_ADC_Start+0x17a>
 8001166:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800116a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d00f      	beq.n	8001198 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800117c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001180:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001188:	e006      	b.n	8001198 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001192:	e001      	b.n	8001198 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001194:	2302      	movs	r3, #2
 8001196:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001198:	7dfb      	ldrb	r3, [r7, #23]
}
 800119a:	4618      	mov	r0, r3
 800119c:	3718      	adds	r7, #24
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	50000100 	.word	0x50000100
 80011a8:	50000300 	.word	0x50000300
 80011ac:	50000700 	.word	0x50000700
 80011b0:	50000500 	.word	0x50000500
 80011b4:	50000400 	.word	0x50000400

080011b8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b088      	sub	sp, #32
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80011ca:	d004      	beq.n	80011d6 <HAL_ADC_PollForConversion+0x1e>
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a77      	ldr	r2, [pc, #476]	@ (80013b0 <HAL_ADC_PollForConversion+0x1f8>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d101      	bne.n	80011da <HAL_ADC_PollForConversion+0x22>
 80011d6:	4b77      	ldr	r3, [pc, #476]	@ (80013b4 <HAL_ADC_PollForConversion+0x1fc>)
 80011d8:	e000      	b.n	80011dc <HAL_ADC_PollForConversion+0x24>
 80011da:	4b77      	ldr	r3, [pc, #476]	@ (80013b8 <HAL_ADC_PollForConversion+0x200>)
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff fc7f 	bl	8000ae0 <LL_ADC_GetMultimode>
 80011e2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	699b      	ldr	r3, [r3, #24]
 80011e8:	2b08      	cmp	r3, #8
 80011ea:	d102      	bne.n	80011f2 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80011ec:	2308      	movs	r3, #8
 80011ee:	61fb      	str	r3, [r7, #28]
 80011f0:	e037      	b.n	8001262 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d005      	beq.n	8001204 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	2b05      	cmp	r3, #5
 80011fc:	d002      	beq.n	8001204 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	2b09      	cmp	r3, #9
 8001202:	d111      	bne.n	8001228 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	68db      	ldr	r3, [r3, #12]
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	2b00      	cmp	r3, #0
 8001210:	d007      	beq.n	8001222 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001216:	f043 0220 	orr.w	r2, r3, #32
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e0c1      	b.n	80013a6 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001222:	2304      	movs	r3, #4
 8001224:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001226:	e01c      	b.n	8001262 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001230:	d004      	beq.n	800123c <HAL_ADC_PollForConversion+0x84>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a5e      	ldr	r2, [pc, #376]	@ (80013b0 <HAL_ADC_PollForConversion+0x1f8>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d101      	bne.n	8001240 <HAL_ADC_PollForConversion+0x88>
 800123c:	4b5d      	ldr	r3, [pc, #372]	@ (80013b4 <HAL_ADC_PollForConversion+0x1fc>)
 800123e:	e000      	b.n	8001242 <HAL_ADC_PollForConversion+0x8a>
 8001240:	4b5d      	ldr	r3, [pc, #372]	@ (80013b8 <HAL_ADC_PollForConversion+0x200>)
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fc5a 	bl	8000afc <LL_ADC_GetMultiDMATransfer>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d007      	beq.n	800125e <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001252:	f043 0220 	orr.w	r2, r3, #32
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e0a3      	b.n	80013a6 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800125e:	2304      	movs	r3, #4
 8001260:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001262:	f7ff fad1 	bl	8000808 <HAL_GetTick>
 8001266:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001268:	e021      	b.n	80012ae <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001270:	d01d      	beq.n	80012ae <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001272:	f7ff fac9 	bl	8000808 <HAL_GetTick>
 8001276:	4602      	mov	r2, r0
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	683a      	ldr	r2, [r7, #0]
 800127e:	429a      	cmp	r2, r3
 8001280:	d302      	bcc.n	8001288 <HAL_ADC_PollForConversion+0xd0>
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d112      	bne.n	80012ae <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	4013      	ands	r3, r2
 8001292:	2b00      	cmp	r3, #0
 8001294:	d10b      	bne.n	80012ae <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800129a:	f043 0204 	orr.w	r2, r3, #4
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2200      	movs	r2, #0
 80012a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80012aa:	2303      	movs	r3, #3
 80012ac:	e07b      	b.n	80013a6 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	4013      	ands	r3, r2
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0d6      	beq.n	800126a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff fb79 	bl	80009c4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d01c      	beq.n	8001312 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	7f5b      	ldrb	r3, [r3, #29]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d118      	bne.n	8001312 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0308 	and.w	r3, r3, #8
 80012ea:	2b08      	cmp	r3, #8
 80012ec:	d111      	bne.n	8001312 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012f2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d105      	bne.n	8001312 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800130a:	f043 0201 	orr.w	r2, r3, #1
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a26      	ldr	r2, [pc, #152]	@ (80013b0 <HAL_ADC_PollForConversion+0x1f8>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d009      	beq.n	8001330 <HAL_ADC_PollForConversion+0x178>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a26      	ldr	r2, [pc, #152]	@ (80013bc <HAL_ADC_PollForConversion+0x204>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d002      	beq.n	800132c <HAL_ADC_PollForConversion+0x174>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	e003      	b.n	8001334 <HAL_ADC_PollForConversion+0x17c>
 800132c:	4b24      	ldr	r3, [pc, #144]	@ (80013c0 <HAL_ADC_PollForConversion+0x208>)
 800132e:	e001      	b.n	8001334 <HAL_ADC_PollForConversion+0x17c>
 8001330:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	6812      	ldr	r2, [r2, #0]
 8001338:	4293      	cmp	r3, r2
 800133a:	d008      	beq.n	800134e <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d005      	beq.n	800134e <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	2b05      	cmp	r3, #5
 8001346:	d002      	beq.n	800134e <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	2b09      	cmp	r3, #9
 800134c:	d104      	bne.n	8001358 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	61bb      	str	r3, [r7, #24]
 8001356:	e014      	b.n	8001382 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a14      	ldr	r2, [pc, #80]	@ (80013b0 <HAL_ADC_PollForConversion+0x1f8>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d009      	beq.n	8001376 <HAL_ADC_PollForConversion+0x1be>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a15      	ldr	r2, [pc, #84]	@ (80013bc <HAL_ADC_PollForConversion+0x204>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d002      	beq.n	8001372 <HAL_ADC_PollForConversion+0x1ba>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	e003      	b.n	800137a <HAL_ADC_PollForConversion+0x1c2>
 8001372:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <HAL_ADC_PollForConversion+0x208>)
 8001374:	e001      	b.n	800137a <HAL_ADC_PollForConversion+0x1c2>
 8001376:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800137a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	2b08      	cmp	r3, #8
 8001386:	d104      	bne.n	8001392 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2208      	movs	r2, #8
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	e008      	b.n	80013a4 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d103      	bne.n	80013a4 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	220c      	movs	r2, #12
 80013a2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3720      	adds	r7, #32
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	50000100 	.word	0x50000100
 80013b4:	50000300 	.word	0x50000300
 80013b8:	50000700 	.word	0x50000700
 80013bc:	50000500 	.word	0x50000500
 80013c0:	50000400 	.word	0x50000400

080013c4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
	...

080013e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b0b6      	sub	sp, #216	@ 0xd8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013ea:	2300      	movs	r3, #0
 80013ec:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d102      	bne.n	8001404 <HAL_ADC_ConfigChannel+0x24>
 80013fe:	2302      	movs	r3, #2
 8001400:	f000 bc13 	b.w	8001c2a <HAL_ADC_ConfigChannel+0x84a>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2201      	movs	r2, #1
 8001408:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff fc0a 	bl	8000c2a <LL_ADC_REG_IsConversionOngoing>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	f040 83f3 	bne.w	8001c04 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6818      	ldr	r0, [r3, #0]
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	6859      	ldr	r1, [r3, #4]
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	461a      	mov	r2, r3
 800142c:	f7ff fadd 	bl	80009ea <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fbf8 	bl	8000c2a <LL_ADC_REG_IsConversionOngoing>
 800143a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff fc04 	bl	8000c50 <LL_ADC_INJ_IsConversionOngoing>
 8001448:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800144c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001450:	2b00      	cmp	r3, #0
 8001452:	f040 81d9 	bne.w	8001808 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001456:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800145a:	2b00      	cmp	r3, #0
 800145c:	f040 81d4 	bne.w	8001808 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001468:	d10f      	bne.n	800148a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6818      	ldr	r0, [r3, #0]
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2200      	movs	r2, #0
 8001474:	4619      	mov	r1, r3
 8001476:	f7ff fae4 	bl	8000a42 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff fa8b 	bl	800099e <LL_ADC_SetSamplingTimeCommonConfig>
 8001488:	e00e      	b.n	80014a8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6818      	ldr	r0, [r3, #0]
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	6819      	ldr	r1, [r3, #0]
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	461a      	mov	r2, r3
 8001498:	f7ff fad3 	bl	8000a42 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff fa7b 	bl	800099e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	695a      	ldr	r2, [r3, #20]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	08db      	lsrs	r3, r3, #3
 80014b4:	f003 0303 	and.w	r3, r3, #3
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	fa02 f303 	lsl.w	r3, r2, r3
 80014be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	691b      	ldr	r3, [r3, #16]
 80014c6:	2b04      	cmp	r3, #4
 80014c8:	d022      	beq.n	8001510 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6818      	ldr	r0, [r3, #0]
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	6919      	ldr	r1, [r3, #16]
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80014da:	f7ff f9d5 	bl	8000888 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6818      	ldr	r0, [r3, #0]
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	6919      	ldr	r1, [r3, #16]
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	699b      	ldr	r3, [r3, #24]
 80014ea:	461a      	mov	r2, r3
 80014ec:	f7ff fa21 	bl	8000932 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6818      	ldr	r0, [r3, #0]
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d102      	bne.n	8001506 <HAL_ADC_ConfigChannel+0x126>
 8001500:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001504:	e000      	b.n	8001508 <HAL_ADC_ConfigChannel+0x128>
 8001506:	2300      	movs	r3, #0
 8001508:	461a      	mov	r2, r3
 800150a:	f7ff fa2d 	bl	8000968 <LL_ADC_SetOffsetSaturation>
 800150e:	e17b      	b.n	8001808 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff f9da 	bl	80008d0 <LL_ADC_GetOffsetChannel>
 800151c:	4603      	mov	r3, r0
 800151e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001522:	2b00      	cmp	r3, #0
 8001524:	d10a      	bne.n	800153c <HAL_ADC_ConfigChannel+0x15c>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2100      	movs	r1, #0
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff f9cf 	bl	80008d0 <LL_ADC_GetOffsetChannel>
 8001532:	4603      	mov	r3, r0
 8001534:	0e9b      	lsrs	r3, r3, #26
 8001536:	f003 021f 	and.w	r2, r3, #31
 800153a:	e01e      	b.n	800157a <HAL_ADC_ConfigChannel+0x19a>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2100      	movs	r1, #0
 8001542:	4618      	mov	r0, r3
 8001544:	f7ff f9c4 	bl	80008d0 <LL_ADC_GetOffsetChannel>
 8001548:	4603      	mov	r3, r0
 800154a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001552:	fa93 f3a3 	rbit	r3, r3
 8001556:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800155a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800155e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001562:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d101      	bne.n	800156e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800156a:	2320      	movs	r3, #32
 800156c:	e004      	b.n	8001578 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800156e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001572:	fab3 f383 	clz	r3, r3
 8001576:	b2db      	uxtb	r3, r3
 8001578:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001582:	2b00      	cmp	r3, #0
 8001584:	d105      	bne.n	8001592 <HAL_ADC_ConfigChannel+0x1b2>
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	0e9b      	lsrs	r3, r3, #26
 800158c:	f003 031f 	and.w	r3, r3, #31
 8001590:	e018      	b.n	80015c4 <HAL_ADC_ConfigChannel+0x1e4>
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800159a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800159e:	fa93 f3a3 	rbit	r3, r3
 80015a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80015a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80015ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80015b6:	2320      	movs	r3, #32
 80015b8:	e004      	b.n	80015c4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80015ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80015be:	fab3 f383 	clz	r3, r3
 80015c2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d106      	bne.n	80015d6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2200      	movs	r2, #0
 80015ce:	2100      	movs	r1, #0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff f993 	bl	80008fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2101      	movs	r1, #1
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff f977 	bl	80008d0 <LL_ADC_GetOffsetChannel>
 80015e2:	4603      	mov	r3, r0
 80015e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d10a      	bne.n	8001602 <HAL_ADC_ConfigChannel+0x222>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2101      	movs	r1, #1
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff f96c 	bl	80008d0 <LL_ADC_GetOffsetChannel>
 80015f8:	4603      	mov	r3, r0
 80015fa:	0e9b      	lsrs	r3, r3, #26
 80015fc:	f003 021f 	and.w	r2, r3, #31
 8001600:	e01e      	b.n	8001640 <HAL_ADC_ConfigChannel+0x260>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2101      	movs	r1, #1
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff f961 	bl	80008d0 <LL_ADC_GetOffsetChannel>
 800160e:	4603      	mov	r3, r0
 8001610:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001614:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001618:	fa93 f3a3 	rbit	r3, r3
 800161c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001620:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001624:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001628:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800162c:	2b00      	cmp	r3, #0
 800162e:	d101      	bne.n	8001634 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8001630:	2320      	movs	r3, #32
 8001632:	e004      	b.n	800163e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8001634:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001638:	fab3 f383 	clz	r3, r3
 800163c:	b2db      	uxtb	r3, r3
 800163e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001648:	2b00      	cmp	r3, #0
 800164a:	d105      	bne.n	8001658 <HAL_ADC_ConfigChannel+0x278>
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	0e9b      	lsrs	r3, r3, #26
 8001652:	f003 031f 	and.w	r3, r3, #31
 8001656:	e018      	b.n	800168a <HAL_ADC_ConfigChannel+0x2aa>
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001660:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001664:	fa93 f3a3 	rbit	r3, r3
 8001668:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800166c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001670:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001674:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001678:	2b00      	cmp	r3, #0
 800167a:	d101      	bne.n	8001680 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800167c:	2320      	movs	r3, #32
 800167e:	e004      	b.n	800168a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8001680:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001684:	fab3 f383 	clz	r3, r3
 8001688:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800168a:	429a      	cmp	r2, r3
 800168c:	d106      	bne.n	800169c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2200      	movs	r2, #0
 8001694:	2101      	movs	r1, #1
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff f930 	bl	80008fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2102      	movs	r1, #2
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff f914 	bl	80008d0 <LL_ADC_GetOffsetChannel>
 80016a8:	4603      	mov	r3, r0
 80016aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d10a      	bne.n	80016c8 <HAL_ADC_ConfigChannel+0x2e8>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2102      	movs	r1, #2
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff f909 	bl	80008d0 <LL_ADC_GetOffsetChannel>
 80016be:	4603      	mov	r3, r0
 80016c0:	0e9b      	lsrs	r3, r3, #26
 80016c2:	f003 021f 	and.w	r2, r3, #31
 80016c6:	e01e      	b.n	8001706 <HAL_ADC_ConfigChannel+0x326>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2102      	movs	r1, #2
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff f8fe 	bl	80008d0 <LL_ADC_GetOffsetChannel>
 80016d4:	4603      	mov	r3, r0
 80016d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016de:	fa93 f3a3 	rbit	r3, r3
 80016e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80016e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80016ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80016ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d101      	bne.n	80016fa <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80016f6:	2320      	movs	r3, #32
 80016f8:	e004      	b.n	8001704 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80016fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80016fe:	fab3 f383 	clz	r3, r3
 8001702:	b2db      	uxtb	r3, r3
 8001704:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800170e:	2b00      	cmp	r3, #0
 8001710:	d105      	bne.n	800171e <HAL_ADC_ConfigChannel+0x33e>
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	0e9b      	lsrs	r3, r3, #26
 8001718:	f003 031f 	and.w	r3, r3, #31
 800171c:	e016      	b.n	800174c <HAL_ADC_ConfigChannel+0x36c>
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001726:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800172a:	fa93 f3a3 	rbit	r3, r3
 800172e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001730:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001732:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001736:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800173a:	2b00      	cmp	r3, #0
 800173c:	d101      	bne.n	8001742 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800173e:	2320      	movs	r3, #32
 8001740:	e004      	b.n	800174c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8001742:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001746:	fab3 f383 	clz	r3, r3
 800174a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800174c:	429a      	cmp	r2, r3
 800174e:	d106      	bne.n	800175e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2200      	movs	r2, #0
 8001756:	2102      	movs	r1, #2
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff f8cf 	bl	80008fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2103      	movs	r1, #3
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff f8b3 	bl	80008d0 <LL_ADC_GetOffsetChannel>
 800176a:	4603      	mov	r3, r0
 800176c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001770:	2b00      	cmp	r3, #0
 8001772:	d10a      	bne.n	800178a <HAL_ADC_ConfigChannel+0x3aa>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2103      	movs	r1, #3
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff f8a8 	bl	80008d0 <LL_ADC_GetOffsetChannel>
 8001780:	4603      	mov	r3, r0
 8001782:	0e9b      	lsrs	r3, r3, #26
 8001784:	f003 021f 	and.w	r2, r3, #31
 8001788:	e017      	b.n	80017ba <HAL_ADC_ConfigChannel+0x3da>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2103      	movs	r1, #3
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff f89d 	bl	80008d0 <LL_ADC_GetOffsetChannel>
 8001796:	4603      	mov	r3, r0
 8001798:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800179a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800179c:	fa93 f3a3 	rbit	r3, r3
 80017a0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80017a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80017a4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80017a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d101      	bne.n	80017b0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80017ac:	2320      	movs	r3, #32
 80017ae:	e003      	b.n	80017b8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80017b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80017b2:	fab3 f383 	clz	r3, r3
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d105      	bne.n	80017d2 <HAL_ADC_ConfigChannel+0x3f2>
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	0e9b      	lsrs	r3, r3, #26
 80017cc:	f003 031f 	and.w	r3, r3, #31
 80017d0:	e011      	b.n	80017f6 <HAL_ADC_ConfigChannel+0x416>
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017da:	fa93 f3a3 	rbit	r3, r3
 80017de:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80017e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80017e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80017e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d101      	bne.n	80017ee <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80017ea:	2320      	movs	r3, #32
 80017ec:	e003      	b.n	80017f6 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80017ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80017f0:	fab3 f383 	clz	r3, r3
 80017f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d106      	bne.n	8001808 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2200      	movs	r2, #0
 8001800:	2103      	movs	r1, #3
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff f87a 	bl	80008fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff f9e5 	bl	8000bdc <LL_ADC_IsEnabled>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	f040 813d 	bne.w	8001a94 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6818      	ldr	r0, [r3, #0]
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	6819      	ldr	r1, [r3, #0]
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	461a      	mov	r2, r3
 8001828:	f7ff f936 	bl	8000a98 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	4aa2      	ldr	r2, [pc, #648]	@ (8001abc <HAL_ADC_ConfigChannel+0x6dc>)
 8001832:	4293      	cmp	r3, r2
 8001834:	f040 812e 	bne.w	8001a94 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001844:	2b00      	cmp	r3, #0
 8001846:	d10b      	bne.n	8001860 <HAL_ADC_ConfigChannel+0x480>
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	0e9b      	lsrs	r3, r3, #26
 800184e:	3301      	adds	r3, #1
 8001850:	f003 031f 	and.w	r3, r3, #31
 8001854:	2b09      	cmp	r3, #9
 8001856:	bf94      	ite	ls
 8001858:	2301      	movls	r3, #1
 800185a:	2300      	movhi	r3, #0
 800185c:	b2db      	uxtb	r3, r3
 800185e:	e019      	b.n	8001894 <HAL_ADC_ConfigChannel+0x4b4>
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001866:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001868:	fa93 f3a3 	rbit	r3, r3
 800186c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800186e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001870:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001872:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001874:	2b00      	cmp	r3, #0
 8001876:	d101      	bne.n	800187c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8001878:	2320      	movs	r3, #32
 800187a:	e003      	b.n	8001884 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800187c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800187e:	fab3 f383 	clz	r3, r3
 8001882:	b2db      	uxtb	r3, r3
 8001884:	3301      	adds	r3, #1
 8001886:	f003 031f 	and.w	r3, r3, #31
 800188a:	2b09      	cmp	r3, #9
 800188c:	bf94      	ite	ls
 800188e:	2301      	movls	r3, #1
 8001890:	2300      	movhi	r3, #0
 8001892:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001894:	2b00      	cmp	r3, #0
 8001896:	d079      	beq.n	800198c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d107      	bne.n	80018b4 <HAL_ADC_ConfigChannel+0x4d4>
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	0e9b      	lsrs	r3, r3, #26
 80018aa:	3301      	adds	r3, #1
 80018ac:	069b      	lsls	r3, r3, #26
 80018ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80018b2:	e015      	b.n	80018e0 <HAL_ADC_ConfigChannel+0x500>
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80018bc:	fa93 f3a3 	rbit	r3, r3
 80018c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80018c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80018c4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80018c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d101      	bne.n	80018d0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80018cc:	2320      	movs	r3, #32
 80018ce:	e003      	b.n	80018d8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80018d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80018d2:	fab3 f383 	clz	r3, r3
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	3301      	adds	r3, #1
 80018da:	069b      	lsls	r3, r3, #26
 80018dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d109      	bne.n	8001900 <HAL_ADC_ConfigChannel+0x520>
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	0e9b      	lsrs	r3, r3, #26
 80018f2:	3301      	adds	r3, #1
 80018f4:	f003 031f 	and.w	r3, r3, #31
 80018f8:	2101      	movs	r1, #1
 80018fa:	fa01 f303 	lsl.w	r3, r1, r3
 80018fe:	e017      	b.n	8001930 <HAL_ADC_ConfigChannel+0x550>
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001906:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001908:	fa93 f3a3 	rbit	r3, r3
 800190c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800190e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001910:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001912:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001914:	2b00      	cmp	r3, #0
 8001916:	d101      	bne.n	800191c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8001918:	2320      	movs	r3, #32
 800191a:	e003      	b.n	8001924 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800191c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800191e:	fab3 f383 	clz	r3, r3
 8001922:	b2db      	uxtb	r3, r3
 8001924:	3301      	adds	r3, #1
 8001926:	f003 031f 	and.w	r3, r3, #31
 800192a:	2101      	movs	r1, #1
 800192c:	fa01 f303 	lsl.w	r3, r1, r3
 8001930:	ea42 0103 	orr.w	r1, r2, r3
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800193c:	2b00      	cmp	r3, #0
 800193e:	d10a      	bne.n	8001956 <HAL_ADC_ConfigChannel+0x576>
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	0e9b      	lsrs	r3, r3, #26
 8001946:	3301      	adds	r3, #1
 8001948:	f003 021f 	and.w	r2, r3, #31
 800194c:	4613      	mov	r3, r2
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	4413      	add	r3, r2
 8001952:	051b      	lsls	r3, r3, #20
 8001954:	e018      	b.n	8001988 <HAL_ADC_ConfigChannel+0x5a8>
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800195c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800195e:	fa93 f3a3 	rbit	r3, r3
 8001962:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001966:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001968:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800196a:	2b00      	cmp	r3, #0
 800196c:	d101      	bne.n	8001972 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800196e:	2320      	movs	r3, #32
 8001970:	e003      	b.n	800197a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8001972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001974:	fab3 f383 	clz	r3, r3
 8001978:	b2db      	uxtb	r3, r3
 800197a:	3301      	adds	r3, #1
 800197c:	f003 021f 	and.w	r2, r3, #31
 8001980:	4613      	mov	r3, r2
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	4413      	add	r3, r2
 8001986:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001988:	430b      	orrs	r3, r1
 800198a:	e07e      	b.n	8001a8a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001994:	2b00      	cmp	r3, #0
 8001996:	d107      	bne.n	80019a8 <HAL_ADC_ConfigChannel+0x5c8>
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	0e9b      	lsrs	r3, r3, #26
 800199e:	3301      	adds	r3, #1
 80019a0:	069b      	lsls	r3, r3, #26
 80019a2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80019a6:	e015      	b.n	80019d4 <HAL_ADC_ConfigChannel+0x5f4>
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019b0:	fa93 f3a3 	rbit	r3, r3
 80019b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80019b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019b8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80019ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d101      	bne.n	80019c4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80019c0:	2320      	movs	r3, #32
 80019c2:	e003      	b.n	80019cc <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80019c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019c6:	fab3 f383 	clz	r3, r3
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	3301      	adds	r3, #1
 80019ce:	069b      	lsls	r3, r3, #26
 80019d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d109      	bne.n	80019f4 <HAL_ADC_ConfigChannel+0x614>
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	0e9b      	lsrs	r3, r3, #26
 80019e6:	3301      	adds	r3, #1
 80019e8:	f003 031f 	and.w	r3, r3, #31
 80019ec:	2101      	movs	r1, #1
 80019ee:	fa01 f303 	lsl.w	r3, r1, r3
 80019f2:	e017      	b.n	8001a24 <HAL_ADC_ConfigChannel+0x644>
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019fa:	6a3b      	ldr	r3, [r7, #32]
 80019fc:	fa93 f3a3 	rbit	r3, r3
 8001a00:	61fb      	str	r3, [r7, #28]
  return result;
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d101      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8001a0c:	2320      	movs	r3, #32
 8001a0e:	e003      	b.n	8001a18 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8001a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a12:	fab3 f383 	clz	r3, r3
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	3301      	adds	r3, #1
 8001a1a:	f003 031f 	and.w	r3, r3, #31
 8001a1e:	2101      	movs	r1, #1
 8001a20:	fa01 f303 	lsl.w	r3, r1, r3
 8001a24:	ea42 0103 	orr.w	r1, r2, r3
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d10d      	bne.n	8001a50 <HAL_ADC_ConfigChannel+0x670>
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	0e9b      	lsrs	r3, r3, #26
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	f003 021f 	and.w	r2, r3, #31
 8001a40:	4613      	mov	r3, r2
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	4413      	add	r3, r2
 8001a46:	3b1e      	subs	r3, #30
 8001a48:	051b      	lsls	r3, r3, #20
 8001a4a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a4e:	e01b      	b.n	8001a88 <HAL_ADC_ConfigChannel+0x6a8>
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	fa93 f3a3 	rbit	r3, r3
 8001a5c:	613b      	str	r3, [r7, #16]
  return result;
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d101      	bne.n	8001a6c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8001a68:	2320      	movs	r3, #32
 8001a6a:	e003      	b.n	8001a74 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	fab3 f383 	clz	r3, r3
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	3301      	adds	r3, #1
 8001a76:	f003 021f 	and.w	r2, r3, #31
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	4413      	add	r3, r2
 8001a80:	3b1e      	subs	r3, #30
 8001a82:	051b      	lsls	r3, r3, #20
 8001a84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001a88:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001a8a:	683a      	ldr	r2, [r7, #0]
 8001a8c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001a8e:	4619      	mov	r1, r3
 8001a90:	f7fe ffd7 	bl	8000a42 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	4b09      	ldr	r3, [pc, #36]	@ (8001ac0 <HAL_ADC_ConfigChannel+0x6e0>)
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	f000 80be 	beq.w	8001c1e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001aaa:	d004      	beq.n	8001ab6 <HAL_ADC_ConfigChannel+0x6d6>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a04      	ldr	r2, [pc, #16]	@ (8001ac4 <HAL_ADC_ConfigChannel+0x6e4>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d10a      	bne.n	8001acc <HAL_ADC_ConfigChannel+0x6ec>
 8001ab6:	4b04      	ldr	r3, [pc, #16]	@ (8001ac8 <HAL_ADC_ConfigChannel+0x6e8>)
 8001ab8:	e009      	b.n	8001ace <HAL_ADC_ConfigChannel+0x6ee>
 8001aba:	bf00      	nop
 8001abc:	407f0000 	.word	0x407f0000
 8001ac0:	80080000 	.word	0x80080000
 8001ac4:	50000100 	.word	0x50000100
 8001ac8:	50000300 	.word	0x50000300
 8001acc:	4b59      	ldr	r3, [pc, #356]	@ (8001c34 <HAL_ADC_ConfigChannel+0x854>)
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7fe fecc 	bl	800086c <LL_ADC_GetCommonPathInternalCh>
 8001ad4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a56      	ldr	r2, [pc, #344]	@ (8001c38 <HAL_ADC_ConfigChannel+0x858>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d004      	beq.n	8001aec <HAL_ADC_ConfigChannel+0x70c>
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a55      	ldr	r2, [pc, #340]	@ (8001c3c <HAL_ADC_ConfigChannel+0x85c>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d13a      	bne.n	8001b62 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001aec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001af0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d134      	bne.n	8001b62 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b00:	d005      	beq.n	8001b0e <HAL_ADC_ConfigChannel+0x72e>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a4e      	ldr	r2, [pc, #312]	@ (8001c40 <HAL_ADC_ConfigChannel+0x860>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	f040 8085 	bne.w	8001c18 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b16:	d004      	beq.n	8001b22 <HAL_ADC_ConfigChannel+0x742>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a49      	ldr	r2, [pc, #292]	@ (8001c44 <HAL_ADC_ConfigChannel+0x864>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d101      	bne.n	8001b26 <HAL_ADC_ConfigChannel+0x746>
 8001b22:	4a49      	ldr	r2, [pc, #292]	@ (8001c48 <HAL_ADC_ConfigChannel+0x868>)
 8001b24:	e000      	b.n	8001b28 <HAL_ADC_ConfigChannel+0x748>
 8001b26:	4a43      	ldr	r2, [pc, #268]	@ (8001c34 <HAL_ADC_ConfigChannel+0x854>)
 8001b28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b2c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001b30:	4619      	mov	r1, r3
 8001b32:	4610      	mov	r0, r2
 8001b34:	f7fe fe87 	bl	8000846 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b38:	4b44      	ldr	r3, [pc, #272]	@ (8001c4c <HAL_ADC_ConfigChannel+0x86c>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	099b      	lsrs	r3, r3, #6
 8001b3e:	4a44      	ldr	r2, [pc, #272]	@ (8001c50 <HAL_ADC_ConfigChannel+0x870>)
 8001b40:	fba2 2303 	umull	r2, r3, r2, r3
 8001b44:	099b      	lsrs	r3, r3, #6
 8001b46:	1c5a      	adds	r2, r3, #1
 8001b48:	4613      	mov	r3, r2
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	4413      	add	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b52:	e002      	b.n	8001b5a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	3b01      	subs	r3, #1
 8001b58:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1f9      	bne.n	8001b54 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001b60:	e05a      	b.n	8001c18 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a3b      	ldr	r2, [pc, #236]	@ (8001c54 <HAL_ADC_ConfigChannel+0x874>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d125      	bne.n	8001bb8 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001b6c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d11f      	bne.n	8001bb8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a31      	ldr	r2, [pc, #196]	@ (8001c44 <HAL_ADC_ConfigChannel+0x864>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d104      	bne.n	8001b8c <HAL_ADC_ConfigChannel+0x7ac>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a34      	ldr	r2, [pc, #208]	@ (8001c58 <HAL_ADC_ConfigChannel+0x878>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d047      	beq.n	8001c1c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b94:	d004      	beq.n	8001ba0 <HAL_ADC_ConfigChannel+0x7c0>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a2a      	ldr	r2, [pc, #168]	@ (8001c44 <HAL_ADC_ConfigChannel+0x864>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d101      	bne.n	8001ba4 <HAL_ADC_ConfigChannel+0x7c4>
 8001ba0:	4a29      	ldr	r2, [pc, #164]	@ (8001c48 <HAL_ADC_ConfigChannel+0x868>)
 8001ba2:	e000      	b.n	8001ba6 <HAL_ADC_ConfigChannel+0x7c6>
 8001ba4:	4a23      	ldr	r2, [pc, #140]	@ (8001c34 <HAL_ADC_ConfigChannel+0x854>)
 8001ba6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001baa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4610      	mov	r0, r2
 8001bb2:	f7fe fe48 	bl	8000846 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001bb6:	e031      	b.n	8001c1c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a27      	ldr	r2, [pc, #156]	@ (8001c5c <HAL_ADC_ConfigChannel+0x87c>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d12d      	bne.n	8001c1e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001bc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001bc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d127      	bne.n	8001c1e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8001c44 <HAL_ADC_ConfigChannel+0x864>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d022      	beq.n	8001c1e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001be0:	d004      	beq.n	8001bec <HAL_ADC_ConfigChannel+0x80c>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a17      	ldr	r2, [pc, #92]	@ (8001c44 <HAL_ADC_ConfigChannel+0x864>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d101      	bne.n	8001bf0 <HAL_ADC_ConfigChannel+0x810>
 8001bec:	4a16      	ldr	r2, [pc, #88]	@ (8001c48 <HAL_ADC_ConfigChannel+0x868>)
 8001bee:	e000      	b.n	8001bf2 <HAL_ADC_ConfigChannel+0x812>
 8001bf0:	4a10      	ldr	r2, [pc, #64]	@ (8001c34 <HAL_ADC_ConfigChannel+0x854>)
 8001bf2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001bf6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4610      	mov	r0, r2
 8001bfe:	f7fe fe22 	bl	8000846 <LL_ADC_SetCommonPathInternalCh>
 8001c02:	e00c      	b.n	8001c1e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c08:	f043 0220 	orr.w	r2, r3, #32
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8001c16:	e002      	b.n	8001c1e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001c18:	bf00      	nop
 8001c1a:	e000      	b.n	8001c1e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001c1c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8001c26:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	37d8      	adds	r7, #216	@ 0xd8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	50000700 	.word	0x50000700
 8001c38:	c3210000 	.word	0xc3210000
 8001c3c:	90c00010 	.word	0x90c00010
 8001c40:	50000600 	.word	0x50000600
 8001c44:	50000100 	.word	0x50000100
 8001c48:	50000300 	.word	0x50000300
 8001c4c:	20000000 	.word	0x20000000
 8001c50:	053e2d63 	.word	0x053e2d63
 8001c54:	c7520000 	.word	0xc7520000
 8001c58:	50000500 	.word	0x50000500
 8001c5c:	cb840000 	.word	0xcb840000

08001c60 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe ffb3 	bl	8000bdc <LL_ADC_IsEnabled>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d176      	bne.n	8001d6a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	689a      	ldr	r2, [r3, #8]
 8001c82:	4b3c      	ldr	r3, [pc, #240]	@ (8001d74 <ADC_Enable+0x114>)
 8001c84:	4013      	ands	r3, r2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d00d      	beq.n	8001ca6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c8e:	f043 0210 	orr.w	r2, r3, #16
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c9a:	f043 0201 	orr.w	r2, r3, #1
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e062      	b.n	8001d6c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7fe ff82 	bl	8000bb4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001cb8:	d004      	beq.n	8001cc4 <ADC_Enable+0x64>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a2e      	ldr	r2, [pc, #184]	@ (8001d78 <ADC_Enable+0x118>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d101      	bne.n	8001cc8 <ADC_Enable+0x68>
 8001cc4:	4b2d      	ldr	r3, [pc, #180]	@ (8001d7c <ADC_Enable+0x11c>)
 8001cc6:	e000      	b.n	8001cca <ADC_Enable+0x6a>
 8001cc8:	4b2d      	ldr	r3, [pc, #180]	@ (8001d80 <ADC_Enable+0x120>)
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7fe fdce 	bl	800086c <LL_ADC_GetCommonPathInternalCh>
 8001cd0:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001cd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d013      	beq.n	8001d02 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cda:	4b2a      	ldr	r3, [pc, #168]	@ (8001d84 <ADC_Enable+0x124>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	099b      	lsrs	r3, r3, #6
 8001ce0:	4a29      	ldr	r2, [pc, #164]	@ (8001d88 <ADC_Enable+0x128>)
 8001ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce6:	099b      	lsrs	r3, r3, #6
 8001ce8:	1c5a      	adds	r2, r3, #1
 8001cea:	4613      	mov	r3, r2
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	4413      	add	r3, r2
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001cf4:	e002      	b.n	8001cfc <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1f9      	bne.n	8001cf6 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001d02:	f7fe fd81 	bl	8000808 <HAL_GetTick>
 8001d06:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d08:	e028      	b.n	8001d5c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7fe ff64 	bl	8000bdc <LL_ADC_IsEnabled>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d104      	bne.n	8001d24 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7fe ff48 	bl	8000bb4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d24:	f7fe fd70 	bl	8000808 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d914      	bls.n	8001d5c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d00d      	beq.n	8001d5c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d44:	f043 0210 	orr.w	r2, r3, #16
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d50:	f043 0201 	orr.w	r2, r3, #1
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e007      	b.n	8001d6c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d1cf      	bne.n	8001d0a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3710      	adds	r7, #16
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	8000003f 	.word	0x8000003f
 8001d78:	50000100 	.word	0x50000100
 8001d7c:	50000300 	.word	0x50000300
 8001d80:	50000700 	.word	0x50000700
 8001d84:	20000000 	.word	0x20000000
 8001d88:	053e2d63 	.word	0x053e2d63

08001d8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001da2:	68ba      	ldr	r2, [r7, #8]
 8001da4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001da8:	4013      	ands	r3, r2
 8001daa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001db4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001db8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dbe:	4a04      	ldr	r2, [pc, #16]	@ (8001dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	60d3      	str	r3, [r2, #12]
}
 8001dc4:	bf00      	nop
 8001dc6:	3714      	adds	r7, #20
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	e000ed00 	.word	0xe000ed00

08001dd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dd8:	4b04      	ldr	r3, [pc, #16]	@ (8001dec <__NVIC_GetPriorityGrouping+0x18>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	0a1b      	lsrs	r3, r3, #8
 8001dde:	f003 0307 	and.w	r3, r3, #7
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	6039      	str	r1, [r7, #0]
 8001dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	db0a      	blt.n	8001e1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	490c      	ldr	r1, [pc, #48]	@ (8001e3c <__NVIC_SetPriority+0x4c>)
 8001e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0e:	0112      	lsls	r2, r2, #4
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	440b      	add	r3, r1
 8001e14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e18:	e00a      	b.n	8001e30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	4908      	ldr	r1, [pc, #32]	@ (8001e40 <__NVIC_SetPriority+0x50>)
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	f003 030f 	and.w	r3, r3, #15
 8001e26:	3b04      	subs	r3, #4
 8001e28:	0112      	lsls	r2, r2, #4
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	761a      	strb	r2, [r3, #24]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	e000e100 	.word	0xe000e100
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b089      	sub	sp, #36	@ 0x24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f1c3 0307 	rsb	r3, r3, #7
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	bf28      	it	cs
 8001e62:	2304      	movcs	r3, #4
 8001e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	3304      	adds	r3, #4
 8001e6a:	2b06      	cmp	r3, #6
 8001e6c:	d902      	bls.n	8001e74 <NVIC_EncodePriority+0x30>
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3b03      	subs	r3, #3
 8001e72:	e000      	b.n	8001e76 <NVIC_EncodePriority+0x32>
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	f04f 32ff 	mov.w	r2, #4294967295
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43da      	mvns	r2, r3
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	401a      	ands	r2, r3
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	fa01 f303 	lsl.w	r3, r1, r3
 8001e96:	43d9      	mvns	r1, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e9c:	4313      	orrs	r3, r2
         );
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3724      	adds	r7, #36	@ 0x24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ebc:	d301      	bcc.n	8001ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e00f      	b.n	8001ee2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8001eec <SysTick_Config+0x40>)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eca:	210f      	movs	r1, #15
 8001ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed0:	f7ff ff8e 	bl	8001df0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed4:	4b05      	ldr	r3, [pc, #20]	@ (8001eec <SysTick_Config+0x40>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eda:	4b04      	ldr	r3, [pc, #16]	@ (8001eec <SysTick_Config+0x40>)
 8001edc:	2207      	movs	r2, #7
 8001ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	e000e010 	.word	0xe000e010

08001ef0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff ff47 	bl	8001d8c <__NVIC_SetPriorityGrouping>
}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b086      	sub	sp, #24
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	60b9      	str	r1, [r7, #8]
 8001f10:	607a      	str	r2, [r7, #4]
 8001f12:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f14:	f7ff ff5e 	bl	8001dd4 <__NVIC_GetPriorityGrouping>
 8001f18:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	68b9      	ldr	r1, [r7, #8]
 8001f1e:	6978      	ldr	r0, [r7, #20]
 8001f20:	f7ff ff90 	bl	8001e44 <NVIC_EncodePriority>
 8001f24:	4602      	mov	r2, r0
 8001f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f2a:	4611      	mov	r1, r2
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff5f 	bl	8001df0 <__NVIC_SetPriority>
}
 8001f32:	bf00      	nop
 8001f34:	3718      	adds	r7, #24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b082      	sub	sp, #8
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7ff ffb2 	bl	8001eac <SysTick_Config>
 8001f48:	4603      	mov	r3, r0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
	...

08001f54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b087      	sub	sp, #28
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f62:	e15a      	b.n	800221a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	2101      	movs	r1, #1
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f70:	4013      	ands	r3, r2
 8001f72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	f000 814c 	beq.w	8002214 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f003 0303 	and.w	r3, r3, #3
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d005      	beq.n	8001f94 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d130      	bne.n	8001ff6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	2203      	movs	r2, #3
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	68da      	ldr	r2, [r3, #12]
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fca:	2201      	movs	r2, #1
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd2:	43db      	mvns	r3, r3
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	091b      	lsrs	r3, r3, #4
 8001fe0:	f003 0201 	and.w	r2, r3, #1
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f003 0303 	and.w	r3, r3, #3
 8001ffe:	2b03      	cmp	r3, #3
 8002000:	d017      	beq.n	8002032 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	2203      	movs	r2, #3
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	43db      	mvns	r3, r3
 8002014:	693a      	ldr	r2, [r7, #16]
 8002016:	4013      	ands	r3, r2
 8002018:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	689a      	ldr	r2, [r3, #8]
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	4313      	orrs	r3, r2
 800202a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f003 0303 	and.w	r3, r3, #3
 800203a:	2b02      	cmp	r3, #2
 800203c:	d123      	bne.n	8002086 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	08da      	lsrs	r2, r3, #3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	3208      	adds	r2, #8
 8002046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800204a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	f003 0307 	and.w	r3, r3, #7
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	220f      	movs	r2, #15
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	43db      	mvns	r3, r3
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	4013      	ands	r3, r2
 8002060:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	691a      	ldr	r2, [r3, #16]
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	f003 0307 	and.w	r3, r3, #7
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	fa02 f303 	lsl.w	r3, r2, r3
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	4313      	orrs	r3, r2
 8002076:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	08da      	lsrs	r2, r3, #3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3208      	adds	r2, #8
 8002080:	6939      	ldr	r1, [r7, #16]
 8002082:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	2203      	movs	r2, #3
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43db      	mvns	r3, r3
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	4013      	ands	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f003 0203 	and.w	r2, r3, #3
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f000 80a6 	beq.w	8002214 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020c8:	4b5b      	ldr	r3, [pc, #364]	@ (8002238 <HAL_GPIO_Init+0x2e4>)
 80020ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020cc:	4a5a      	ldr	r2, [pc, #360]	@ (8002238 <HAL_GPIO_Init+0x2e4>)
 80020ce:	f043 0301 	orr.w	r3, r3, #1
 80020d2:	6613      	str	r3, [r2, #96]	@ 0x60
 80020d4:	4b58      	ldr	r3, [pc, #352]	@ (8002238 <HAL_GPIO_Init+0x2e4>)
 80020d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020d8:	f003 0301 	and.w	r3, r3, #1
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020e0:	4a56      	ldr	r2, [pc, #344]	@ (800223c <HAL_GPIO_Init+0x2e8>)
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	089b      	lsrs	r3, r3, #2
 80020e6:	3302      	adds	r3, #2
 80020e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	220f      	movs	r2, #15
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	43db      	mvns	r3, r3
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	4013      	ands	r3, r2
 8002102:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800210a:	d01f      	beq.n	800214c <HAL_GPIO_Init+0x1f8>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a4c      	ldr	r2, [pc, #304]	@ (8002240 <HAL_GPIO_Init+0x2ec>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d019      	beq.n	8002148 <HAL_GPIO_Init+0x1f4>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a4b      	ldr	r2, [pc, #300]	@ (8002244 <HAL_GPIO_Init+0x2f0>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d013      	beq.n	8002144 <HAL_GPIO_Init+0x1f0>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a4a      	ldr	r2, [pc, #296]	@ (8002248 <HAL_GPIO_Init+0x2f4>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d00d      	beq.n	8002140 <HAL_GPIO_Init+0x1ec>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4a49      	ldr	r2, [pc, #292]	@ (800224c <HAL_GPIO_Init+0x2f8>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d007      	beq.n	800213c <HAL_GPIO_Init+0x1e8>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	4a48      	ldr	r2, [pc, #288]	@ (8002250 <HAL_GPIO_Init+0x2fc>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d101      	bne.n	8002138 <HAL_GPIO_Init+0x1e4>
 8002134:	2305      	movs	r3, #5
 8002136:	e00a      	b.n	800214e <HAL_GPIO_Init+0x1fa>
 8002138:	2306      	movs	r3, #6
 800213a:	e008      	b.n	800214e <HAL_GPIO_Init+0x1fa>
 800213c:	2304      	movs	r3, #4
 800213e:	e006      	b.n	800214e <HAL_GPIO_Init+0x1fa>
 8002140:	2303      	movs	r3, #3
 8002142:	e004      	b.n	800214e <HAL_GPIO_Init+0x1fa>
 8002144:	2302      	movs	r3, #2
 8002146:	e002      	b.n	800214e <HAL_GPIO_Init+0x1fa>
 8002148:	2301      	movs	r3, #1
 800214a:	e000      	b.n	800214e <HAL_GPIO_Init+0x1fa>
 800214c:	2300      	movs	r3, #0
 800214e:	697a      	ldr	r2, [r7, #20]
 8002150:	f002 0203 	and.w	r2, r2, #3
 8002154:	0092      	lsls	r2, r2, #2
 8002156:	4093      	lsls	r3, r2
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	4313      	orrs	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800215e:	4937      	ldr	r1, [pc, #220]	@ (800223c <HAL_GPIO_Init+0x2e8>)
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	089b      	lsrs	r3, r3, #2
 8002164:	3302      	adds	r3, #2
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800216c:	4b39      	ldr	r3, [pc, #228]	@ (8002254 <HAL_GPIO_Init+0x300>)
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	43db      	mvns	r3, r3
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	4013      	ands	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d003      	beq.n	8002190 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	4313      	orrs	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002190:	4a30      	ldr	r2, [pc, #192]	@ (8002254 <HAL_GPIO_Init+0x300>)
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002196:	4b2f      	ldr	r3, [pc, #188]	@ (8002254 <HAL_GPIO_Init+0x300>)
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	43db      	mvns	r3, r3
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	4013      	ands	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80021ba:	4a26      	ldr	r2, [pc, #152]	@ (8002254 <HAL_GPIO_Init+0x300>)
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80021c0:	4b24      	ldr	r3, [pc, #144]	@ (8002254 <HAL_GPIO_Init+0x300>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	43db      	mvns	r3, r3
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	4013      	ands	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80021e4:	4a1b      	ldr	r2, [pc, #108]	@ (8002254 <HAL_GPIO_Init+0x300>)
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80021ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002254 <HAL_GPIO_Init+0x300>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	43db      	mvns	r3, r3
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	4013      	ands	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	4313      	orrs	r3, r2
 800220c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800220e:	4a11      	ldr	r2, [pc, #68]	@ (8002254 <HAL_GPIO_Init+0x300>)
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	3301      	adds	r3, #1
 8002218:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	fa22 f303 	lsr.w	r3, r2, r3
 8002224:	2b00      	cmp	r3, #0
 8002226:	f47f ae9d 	bne.w	8001f64 <HAL_GPIO_Init+0x10>
  }
}
 800222a:	bf00      	nop
 800222c:	bf00      	nop
 800222e:	371c      	adds	r7, #28
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr
 8002238:	40021000 	.word	0x40021000
 800223c:	40010000 	.word	0x40010000
 8002240:	48000400 	.word	0x48000400
 8002244:	48000800 	.word	0x48000800
 8002248:	48000c00 	.word	0x48000c00
 800224c:	48001000 	.word	0x48001000
 8002250:	48001400 	.word	0x48001400
 8002254:	40010400 	.word	0x40010400

08002258 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	460b      	mov	r3, r1
 8002262:	807b      	strh	r3, [r7, #2]
 8002264:	4613      	mov	r3, r2
 8002266:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002268:	787b      	ldrb	r3, [r7, #1]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d003      	beq.n	8002276 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800226e:	887a      	ldrh	r2, [r7, #2]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002274:	e002      	b.n	800227c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002276:	887a      	ldrh	r2, [r7, #2]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d141      	bne.n	800231a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002296:	4b4b      	ldr	r3, [pc, #300]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800229e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022a2:	d131      	bne.n	8002308 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022a4:	4b47      	ldr	r3, [pc, #284]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022aa:	4a46      	ldr	r2, [pc, #280]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022b4:	4b43      	ldr	r3, [pc, #268]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022bc:	4a41      	ldr	r2, [pc, #260]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022c4:	4b40      	ldr	r3, [pc, #256]	@ (80023c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2232      	movs	r2, #50	@ 0x32
 80022ca:	fb02 f303 	mul.w	r3, r2, r3
 80022ce:	4a3f      	ldr	r2, [pc, #252]	@ (80023cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022d0:	fba2 2303 	umull	r2, r3, r2, r3
 80022d4:	0c9b      	lsrs	r3, r3, #18
 80022d6:	3301      	adds	r3, #1
 80022d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022da:	e002      	b.n	80022e2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	3b01      	subs	r3, #1
 80022e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022e2:	4b38      	ldr	r3, [pc, #224]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022e4:	695b      	ldr	r3, [r3, #20]
 80022e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022ee:	d102      	bne.n	80022f6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d1f2      	bne.n	80022dc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022f6:	4b33      	ldr	r3, [pc, #204]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002302:	d158      	bne.n	80023b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002304:	2303      	movs	r3, #3
 8002306:	e057      	b.n	80023b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002308:	4b2e      	ldr	r3, [pc, #184]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800230a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800230e:	4a2d      	ldr	r2, [pc, #180]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002310:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002314:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002318:	e04d      	b.n	80023b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002320:	d141      	bne.n	80023a6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002322:	4b28      	ldr	r3, [pc, #160]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800232a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800232e:	d131      	bne.n	8002394 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002330:	4b24      	ldr	r3, [pc, #144]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002332:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002336:	4a23      	ldr	r2, [pc, #140]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002338:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800233c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002340:	4b20      	ldr	r3, [pc, #128]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002348:	4a1e      	ldr	r2, [pc, #120]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800234a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800234e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002350:	4b1d      	ldr	r3, [pc, #116]	@ (80023c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2232      	movs	r2, #50	@ 0x32
 8002356:	fb02 f303 	mul.w	r3, r2, r3
 800235a:	4a1c      	ldr	r2, [pc, #112]	@ (80023cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800235c:	fba2 2303 	umull	r2, r3, r2, r3
 8002360:	0c9b      	lsrs	r3, r3, #18
 8002362:	3301      	adds	r3, #1
 8002364:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002366:	e002      	b.n	800236e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	3b01      	subs	r3, #1
 800236c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800236e:	4b15      	ldr	r3, [pc, #84]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002376:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800237a:	d102      	bne.n	8002382 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f2      	bne.n	8002368 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002382:	4b10      	ldr	r3, [pc, #64]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800238a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800238e:	d112      	bne.n	80023b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e011      	b.n	80023b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002394:	4b0b      	ldr	r3, [pc, #44]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002396:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800239a:	4a0a      	ldr	r2, [pc, #40]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800239c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80023a4:	e007      	b.n	80023b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80023a6:	4b07      	ldr	r3, [pc, #28]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80023ae:	4a05      	ldr	r2, [pc, #20]	@ (80023c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023b4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3714      	adds	r7, #20
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	40007000 	.word	0x40007000
 80023c8:	20000000 	.word	0x20000000
 80023cc:	431bde83 	.word	0x431bde83

080023d0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80023d4:	4b05      	ldr	r3, [pc, #20]	@ (80023ec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	4a04      	ldr	r2, [pc, #16]	@ (80023ec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80023da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023de:	6093      	str	r3, [r2, #8]
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40007000 	.word	0x40007000

080023f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b088      	sub	sp, #32
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d101      	bne.n	8002402 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e2fe      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	2b00      	cmp	r3, #0
 800240c:	d075      	beq.n	80024fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800240e:	4b97      	ldr	r3, [pc, #604]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f003 030c 	and.w	r3, r3, #12
 8002416:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002418:	4b94      	ldr	r3, [pc, #592]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	f003 0303 	and.w	r3, r3, #3
 8002420:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	2b0c      	cmp	r3, #12
 8002426:	d102      	bne.n	800242e <HAL_RCC_OscConfig+0x3e>
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	2b03      	cmp	r3, #3
 800242c:	d002      	beq.n	8002434 <HAL_RCC_OscConfig+0x44>
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	2b08      	cmp	r3, #8
 8002432:	d10b      	bne.n	800244c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002434:	4b8d      	ldr	r3, [pc, #564]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d05b      	beq.n	80024f8 <HAL_RCC_OscConfig+0x108>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d157      	bne.n	80024f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e2d9      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002454:	d106      	bne.n	8002464 <HAL_RCC_OscConfig+0x74>
 8002456:	4b85      	ldr	r3, [pc, #532]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a84      	ldr	r2, [pc, #528]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 800245c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002460:	6013      	str	r3, [r2, #0]
 8002462:	e01d      	b.n	80024a0 <HAL_RCC_OscConfig+0xb0>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800246c:	d10c      	bne.n	8002488 <HAL_RCC_OscConfig+0x98>
 800246e:	4b7f      	ldr	r3, [pc, #508]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a7e      	ldr	r2, [pc, #504]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002474:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002478:	6013      	str	r3, [r2, #0]
 800247a:	4b7c      	ldr	r3, [pc, #496]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a7b      	ldr	r2, [pc, #492]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002484:	6013      	str	r3, [r2, #0]
 8002486:	e00b      	b.n	80024a0 <HAL_RCC_OscConfig+0xb0>
 8002488:	4b78      	ldr	r3, [pc, #480]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a77      	ldr	r2, [pc, #476]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 800248e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002492:	6013      	str	r3, [r2, #0]
 8002494:	4b75      	ldr	r3, [pc, #468]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a74      	ldr	r2, [pc, #464]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 800249a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800249e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d013      	beq.n	80024d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a8:	f7fe f9ae 	bl	8000808 <HAL_GetTick>
 80024ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024b0:	f7fe f9aa 	bl	8000808 <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b64      	cmp	r3, #100	@ 0x64
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e29e      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024c2:	4b6a      	ldr	r3, [pc, #424]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d0f0      	beq.n	80024b0 <HAL_RCC_OscConfig+0xc0>
 80024ce:	e014      	b.n	80024fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024d0:	f7fe f99a 	bl	8000808 <HAL_GetTick>
 80024d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024d6:	e008      	b.n	80024ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024d8:	f7fe f996 	bl	8000808 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b64      	cmp	r3, #100	@ 0x64
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e28a      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024ea:	4b60      	ldr	r3, [pc, #384]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d1f0      	bne.n	80024d8 <HAL_RCC_OscConfig+0xe8>
 80024f6:	e000      	b.n	80024fa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d075      	beq.n	80025f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002506:	4b59      	ldr	r3, [pc, #356]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	f003 030c 	and.w	r3, r3, #12
 800250e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002510:	4b56      	ldr	r3, [pc, #344]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	f003 0303 	and.w	r3, r3, #3
 8002518:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	2b0c      	cmp	r3, #12
 800251e:	d102      	bne.n	8002526 <HAL_RCC_OscConfig+0x136>
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	2b02      	cmp	r3, #2
 8002524:	d002      	beq.n	800252c <HAL_RCC_OscConfig+0x13c>
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	2b04      	cmp	r3, #4
 800252a:	d11f      	bne.n	800256c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800252c:	4b4f      	ldr	r3, [pc, #316]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002534:	2b00      	cmp	r3, #0
 8002536:	d005      	beq.n	8002544 <HAL_RCC_OscConfig+0x154>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d101      	bne.n	8002544 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e25d      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002544:	4b49      	ldr	r3, [pc, #292]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	691b      	ldr	r3, [r3, #16]
 8002550:	061b      	lsls	r3, r3, #24
 8002552:	4946      	ldr	r1, [pc, #280]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002554:	4313      	orrs	r3, r2
 8002556:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002558:	4b45      	ldr	r3, [pc, #276]	@ (8002670 <HAL_RCC_OscConfig+0x280>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4618      	mov	r0, r3
 800255e:	f7fe f907 	bl	8000770 <HAL_InitTick>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d043      	beq.n	80025f0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e249      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d023      	beq.n	80025bc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002574:	4b3d      	ldr	r3, [pc, #244]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a3c      	ldr	r2, [pc, #240]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 800257a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800257e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002580:	f7fe f942 	bl	8000808 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002588:	f7fe f93e 	bl	8000808 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e232      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800259a:	4b34      	ldr	r3, [pc, #208]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d0f0      	beq.n	8002588 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a6:	4b31      	ldr	r3, [pc, #196]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	061b      	lsls	r3, r3, #24
 80025b4:	492d      	ldr	r1, [pc, #180]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	604b      	str	r3, [r1, #4]
 80025ba:	e01a      	b.n	80025f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025bc:	4b2b      	ldr	r3, [pc, #172]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a2a      	ldr	r2, [pc, #168]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 80025c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c8:	f7fe f91e 	bl	8000808 <HAL_GetTick>
 80025cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025d0:	f7fe f91a 	bl	8000808 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e20e      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025e2:	4b22      	ldr	r3, [pc, #136]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1f0      	bne.n	80025d0 <HAL_RCC_OscConfig+0x1e0>
 80025ee:	e000      	b.n	80025f2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025f0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0308 	and.w	r3, r3, #8
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d041      	beq.n	8002682 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d01c      	beq.n	8002640 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002606:	4b19      	ldr	r3, [pc, #100]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002608:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800260c:	4a17      	ldr	r2, [pc, #92]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 800260e:	f043 0301 	orr.w	r3, r3, #1
 8002612:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002616:	f7fe f8f7 	bl	8000808 <HAL_GetTick>
 800261a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800261c:	e008      	b.n	8002630 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800261e:	f7fe f8f3 	bl	8000808 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	2b02      	cmp	r3, #2
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e1e7      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002630:	4b0e      	ldr	r3, [pc, #56]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002632:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d0ef      	beq.n	800261e <HAL_RCC_OscConfig+0x22e>
 800263e:	e020      	b.n	8002682 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002640:	4b0a      	ldr	r3, [pc, #40]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002642:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002646:	4a09      	ldr	r2, [pc, #36]	@ (800266c <HAL_RCC_OscConfig+0x27c>)
 8002648:	f023 0301 	bic.w	r3, r3, #1
 800264c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002650:	f7fe f8da 	bl	8000808 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002656:	e00d      	b.n	8002674 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002658:	f7fe f8d6 	bl	8000808 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d906      	bls.n	8002674 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e1ca      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
 800266a:	bf00      	nop
 800266c:	40021000 	.word	0x40021000
 8002670:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002674:	4b8c      	ldr	r3, [pc, #560]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 8002676:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1ea      	bne.n	8002658 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0304 	and.w	r3, r3, #4
 800268a:	2b00      	cmp	r3, #0
 800268c:	f000 80a6 	beq.w	80027dc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002690:	2300      	movs	r3, #0
 8002692:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002694:	4b84      	ldr	r3, [pc, #528]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 8002696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002698:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <HAL_RCC_OscConfig+0x2b4>
 80026a0:	2301      	movs	r3, #1
 80026a2:	e000      	b.n	80026a6 <HAL_RCC_OscConfig+0x2b6>
 80026a4:	2300      	movs	r3, #0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d00d      	beq.n	80026c6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026aa:	4b7f      	ldr	r3, [pc, #508]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 80026ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ae:	4a7e      	ldr	r2, [pc, #504]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 80026b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80026b6:	4b7c      	ldr	r3, [pc, #496]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 80026b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026be:	60fb      	str	r3, [r7, #12]
 80026c0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80026c2:	2301      	movs	r3, #1
 80026c4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026c6:	4b79      	ldr	r3, [pc, #484]	@ (80028ac <HAL_RCC_OscConfig+0x4bc>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d118      	bne.n	8002704 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026d2:	4b76      	ldr	r3, [pc, #472]	@ (80028ac <HAL_RCC_OscConfig+0x4bc>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a75      	ldr	r2, [pc, #468]	@ (80028ac <HAL_RCC_OscConfig+0x4bc>)
 80026d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026de:	f7fe f893 	bl	8000808 <HAL_GetTick>
 80026e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026e4:	e008      	b.n	80026f8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026e6:	f7fe f88f 	bl	8000808 <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d901      	bls.n	80026f8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80026f4:	2303      	movs	r3, #3
 80026f6:	e183      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026f8:	4b6c      	ldr	r3, [pc, #432]	@ (80028ac <HAL_RCC_OscConfig+0x4bc>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002700:	2b00      	cmp	r3, #0
 8002702:	d0f0      	beq.n	80026e6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d108      	bne.n	800271e <HAL_RCC_OscConfig+0x32e>
 800270c:	4b66      	ldr	r3, [pc, #408]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 800270e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002712:	4a65      	ldr	r2, [pc, #404]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 8002714:	f043 0301 	orr.w	r3, r3, #1
 8002718:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800271c:	e024      	b.n	8002768 <HAL_RCC_OscConfig+0x378>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	2b05      	cmp	r3, #5
 8002724:	d110      	bne.n	8002748 <HAL_RCC_OscConfig+0x358>
 8002726:	4b60      	ldr	r3, [pc, #384]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 8002728:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800272c:	4a5e      	ldr	r2, [pc, #376]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 800272e:	f043 0304 	orr.w	r3, r3, #4
 8002732:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002736:	4b5c      	ldr	r3, [pc, #368]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 8002738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800273c:	4a5a      	ldr	r2, [pc, #360]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 800273e:	f043 0301 	orr.w	r3, r3, #1
 8002742:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002746:	e00f      	b.n	8002768 <HAL_RCC_OscConfig+0x378>
 8002748:	4b57      	ldr	r3, [pc, #348]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 800274a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800274e:	4a56      	ldr	r2, [pc, #344]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 8002750:	f023 0301 	bic.w	r3, r3, #1
 8002754:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002758:	4b53      	ldr	r3, [pc, #332]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 800275a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800275e:	4a52      	ldr	r2, [pc, #328]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 8002760:	f023 0304 	bic.w	r3, r3, #4
 8002764:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d016      	beq.n	800279e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002770:	f7fe f84a 	bl	8000808 <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002776:	e00a      	b.n	800278e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002778:	f7fe f846 	bl	8000808 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002786:	4293      	cmp	r3, r2
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e138      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800278e:	4b46      	ldr	r3, [pc, #280]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 8002790:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b00      	cmp	r3, #0
 800279a:	d0ed      	beq.n	8002778 <HAL_RCC_OscConfig+0x388>
 800279c:	e015      	b.n	80027ca <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800279e:	f7fe f833 	bl	8000808 <HAL_GetTick>
 80027a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027a4:	e00a      	b.n	80027bc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027a6:	f7fe f82f 	bl	8000808 <HAL_GetTick>
 80027aa:	4602      	mov	r2, r0
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d901      	bls.n	80027bc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e121      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027bc:	4b3a      	ldr	r3, [pc, #232]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 80027be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1ed      	bne.n	80027a6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027ca:	7ffb      	ldrb	r3, [r7, #31]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d105      	bne.n	80027dc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027d0:	4b35      	ldr	r3, [pc, #212]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 80027d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d4:	4a34      	ldr	r2, [pc, #208]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 80027d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027da:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0320 	and.w	r3, r3, #32
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d03c      	beq.n	8002862 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d01c      	beq.n	800282a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80027f0:	4b2d      	ldr	r3, [pc, #180]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 80027f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80027f6:	4a2c      	ldr	r2, [pc, #176]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 80027f8:	f043 0301 	orr.w	r3, r3, #1
 80027fc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002800:	f7fe f802 	bl	8000808 <HAL_GetTick>
 8002804:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002806:	e008      	b.n	800281a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002808:	f7fd fffe 	bl	8000808 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	2b02      	cmp	r3, #2
 8002814:	d901      	bls.n	800281a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e0f2      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800281a:	4b23      	ldr	r3, [pc, #140]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 800281c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002820:	f003 0302 	and.w	r3, r3, #2
 8002824:	2b00      	cmp	r3, #0
 8002826:	d0ef      	beq.n	8002808 <HAL_RCC_OscConfig+0x418>
 8002828:	e01b      	b.n	8002862 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800282a:	4b1f      	ldr	r3, [pc, #124]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 800282c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002830:	4a1d      	ldr	r2, [pc, #116]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 8002832:	f023 0301 	bic.w	r3, r3, #1
 8002836:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800283a:	f7fd ffe5 	bl	8000808 <HAL_GetTick>
 800283e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002840:	e008      	b.n	8002854 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002842:	f7fd ffe1 	bl	8000808 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d901      	bls.n	8002854 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e0d5      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002854:	4b14      	ldr	r3, [pc, #80]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 8002856:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1ef      	bne.n	8002842 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	2b00      	cmp	r3, #0
 8002868:	f000 80c9 	beq.w	80029fe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800286c:	4b0e      	ldr	r3, [pc, #56]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 030c 	and.w	r3, r3, #12
 8002874:	2b0c      	cmp	r3, #12
 8002876:	f000 8083 	beq.w	8002980 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	2b02      	cmp	r3, #2
 8002880:	d15e      	bne.n	8002940 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002882:	4b09      	ldr	r3, [pc, #36]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a08      	ldr	r2, [pc, #32]	@ (80028a8 <HAL_RCC_OscConfig+0x4b8>)
 8002888:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800288c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288e:	f7fd ffbb 	bl	8000808 <HAL_GetTick>
 8002892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002894:	e00c      	b.n	80028b0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002896:	f7fd ffb7 	bl	8000808 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d905      	bls.n	80028b0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e0ab      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
 80028a8:	40021000 	.word	0x40021000
 80028ac:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028b0:	4b55      	ldr	r3, [pc, #340]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1ec      	bne.n	8002896 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028bc:	4b52      	ldr	r3, [pc, #328]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 80028be:	68da      	ldr	r2, [r3, #12]
 80028c0:	4b52      	ldr	r3, [pc, #328]	@ (8002a0c <HAL_RCC_OscConfig+0x61c>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	6a11      	ldr	r1, [r2, #32]
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80028cc:	3a01      	subs	r2, #1
 80028ce:	0112      	lsls	r2, r2, #4
 80028d0:	4311      	orrs	r1, r2
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80028d6:	0212      	lsls	r2, r2, #8
 80028d8:	4311      	orrs	r1, r2
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80028de:	0852      	lsrs	r2, r2, #1
 80028e0:	3a01      	subs	r2, #1
 80028e2:	0552      	lsls	r2, r2, #21
 80028e4:	4311      	orrs	r1, r2
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80028ea:	0852      	lsrs	r2, r2, #1
 80028ec:	3a01      	subs	r2, #1
 80028ee:	0652      	lsls	r2, r2, #25
 80028f0:	4311      	orrs	r1, r2
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80028f6:	06d2      	lsls	r2, r2, #27
 80028f8:	430a      	orrs	r2, r1
 80028fa:	4943      	ldr	r1, [pc, #268]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002900:	4b41      	ldr	r3, [pc, #260]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a40      	ldr	r2, [pc, #256]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 8002906:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800290a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800290c:	4b3e      	ldr	r3, [pc, #248]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	4a3d      	ldr	r2, [pc, #244]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 8002912:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002916:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002918:	f7fd ff76 	bl	8000808 <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002920:	f7fd ff72 	bl	8000808 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e066      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002932:	4b35      	ldr	r3, [pc, #212]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d0f0      	beq.n	8002920 <HAL_RCC_OscConfig+0x530>
 800293e:	e05e      	b.n	80029fe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002940:	4b31      	ldr	r3, [pc, #196]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a30      	ldr	r2, [pc, #192]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 8002946:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800294a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294c:	f7fd ff5c 	bl	8000808 <HAL_GetTick>
 8002950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002952:	e008      	b.n	8002966 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002954:	f7fd ff58 	bl	8000808 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b02      	cmp	r3, #2
 8002960:	d901      	bls.n	8002966 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e04c      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002966:	4b28      	ldr	r3, [pc, #160]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1f0      	bne.n	8002954 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002972:	4b25      	ldr	r3, [pc, #148]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 8002974:	68da      	ldr	r2, [r3, #12]
 8002976:	4924      	ldr	r1, [pc, #144]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 8002978:	4b25      	ldr	r3, [pc, #148]	@ (8002a10 <HAL_RCC_OscConfig+0x620>)
 800297a:	4013      	ands	r3, r2
 800297c:	60cb      	str	r3, [r1, #12]
 800297e:	e03e      	b.n	80029fe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	69db      	ldr	r3, [r3, #28]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d101      	bne.n	800298c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e039      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800298c:	4b1e      	ldr	r3, [pc, #120]	@ (8002a08 <HAL_RCC_OscConfig+0x618>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	f003 0203 	and.w	r2, r3, #3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a1b      	ldr	r3, [r3, #32]
 800299c:	429a      	cmp	r2, r3
 800299e:	d12c      	bne.n	80029fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029aa:	3b01      	subs	r3, #1
 80029ac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d123      	bne.n	80029fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029bc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029be:	429a      	cmp	r2, r3
 80029c0:	d11b      	bne.n	80029fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029cc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d113      	bne.n	80029fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029dc:	085b      	lsrs	r3, r3, #1
 80029de:	3b01      	subs	r3, #1
 80029e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d109      	bne.n	80029fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029f0:	085b      	lsrs	r3, r3, #1
 80029f2:	3b01      	subs	r3, #1
 80029f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d001      	beq.n	80029fe <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e000      	b.n	8002a00 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3720      	adds	r7, #32
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	019f800c 	.word	0x019f800c
 8002a10:	feeefffc 	.word	0xfeeefffc

08002a14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b086      	sub	sp, #24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d101      	bne.n	8002a2c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e11e      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a2c:	4b91      	ldr	r3, [pc, #580]	@ (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 030f 	and.w	r3, r3, #15
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d910      	bls.n	8002a5c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3a:	4b8e      	ldr	r3, [pc, #568]	@ (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f023 020f 	bic.w	r2, r3, #15
 8002a42:	498c      	ldr	r1, [pc, #560]	@ (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a4a:	4b8a      	ldr	r3, [pc, #552]	@ (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 030f 	and.w	r3, r3, #15
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d001      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e106      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0301 	and.w	r3, r3, #1
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d073      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b03      	cmp	r3, #3
 8002a6e:	d129      	bne.n	8002ac4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a70:	4b81      	ldr	r3, [pc, #516]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d101      	bne.n	8002a80 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e0f4      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002a80:	f000 f966 	bl	8002d50 <RCC_GetSysClockFreqFromPLLSource>
 8002a84:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	4a7c      	ldr	r2, [pc, #496]	@ (8002c7c <HAL_RCC_ClockConfig+0x268>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d93f      	bls.n	8002b0e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a8e:	4b7a      	ldr	r3, [pc, #488]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d009      	beq.n	8002aae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d033      	beq.n	8002b0e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d12f      	bne.n	8002b0e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002aae:	4b72      	ldr	r3, [pc, #456]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ab6:	4a70      	ldr	r2, [pc, #448]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002ab8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002abc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002abe:	2380      	movs	r3, #128	@ 0x80
 8002ac0:	617b      	str	r3, [r7, #20]
 8002ac2:	e024      	b.n	8002b0e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d107      	bne.n	8002adc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002acc:	4b6a      	ldr	r3, [pc, #424]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d109      	bne.n	8002aec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e0c6      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002adc:	4b66      	ldr	r3, [pc, #408]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e0be      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002aec:	f000 f8ce 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 8002af0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	4a61      	ldr	r2, [pc, #388]	@ (8002c7c <HAL_RCC_ClockConfig+0x268>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d909      	bls.n	8002b0e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002afa:	4b5f      	ldr	r3, [pc, #380]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b02:	4a5d      	ldr	r2, [pc, #372]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b08:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002b0a:	2380      	movs	r3, #128	@ 0x80
 8002b0c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b0e:	4b5a      	ldr	r3, [pc, #360]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f023 0203 	bic.w	r2, r3, #3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	4957      	ldr	r1, [pc, #348]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b20:	f7fd fe72 	bl	8000808 <HAL_GetTick>
 8002b24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b26:	e00a      	b.n	8002b3e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b28:	f7fd fe6e 	bl	8000808 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d901      	bls.n	8002b3e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e095      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b3e:	4b4e      	ldr	r3, [pc, #312]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 020c 	and.w	r2, r3, #12
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d1eb      	bne.n	8002b28 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d023      	beq.n	8002ba4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d005      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b68:	4b43      	ldr	r3, [pc, #268]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	4a42      	ldr	r2, [pc, #264]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b72:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d007      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002b80:	4b3d      	ldr	r3, [pc, #244]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002b88:	4a3b      	ldr	r2, [pc, #236]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b90:	4b39      	ldr	r3, [pc, #228]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	4936      	ldr	r1, [pc, #216]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	608b      	str	r3, [r1, #8]
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	2b80      	cmp	r3, #128	@ 0x80
 8002ba8:	d105      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002baa:	4b33      	ldr	r3, [pc, #204]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	4a32      	ldr	r2, [pc, #200]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002bb0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002bb4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bb6:	4b2f      	ldr	r3, [pc, #188]	@ (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 030f 	and.w	r3, r3, #15
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d21d      	bcs.n	8002c00 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f023 020f 	bic.w	r2, r3, #15
 8002bcc:	4929      	ldr	r1, [pc, #164]	@ (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002bd4:	f7fd fe18 	bl	8000808 <HAL_GetTick>
 8002bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bda:	e00a      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bdc:	f7fd fe14 	bl	8000808 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e03b      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bf2:	4b20      	ldr	r3, [pc, #128]	@ (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 030f 	and.w	r3, r3, #15
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d1ed      	bne.n	8002bdc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0304 	and.w	r3, r3, #4
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d008      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	4917      	ldr	r1, [pc, #92]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d009      	beq.n	8002c3e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c2a:	4b13      	ldr	r3, [pc, #76]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	00db      	lsls	r3, r3, #3
 8002c38:	490f      	ldr	r1, [pc, #60]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c3e:	f000 f825 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 8002c42:	4602      	mov	r2, r0
 8002c44:	4b0c      	ldr	r3, [pc, #48]	@ (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	091b      	lsrs	r3, r3, #4
 8002c4a:	f003 030f 	and.w	r3, r3, #15
 8002c4e:	490c      	ldr	r1, [pc, #48]	@ (8002c80 <HAL_RCC_ClockConfig+0x26c>)
 8002c50:	5ccb      	ldrb	r3, [r1, r3]
 8002c52:	f003 031f 	and.w	r3, r3, #31
 8002c56:	fa22 f303 	lsr.w	r3, r2, r3
 8002c5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c84 <HAL_RCC_ClockConfig+0x270>)
 8002c5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c88 <HAL_RCC_ClockConfig+0x274>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fd fd84 	bl	8000770 <HAL_InitTick>
 8002c68:	4603      	mov	r3, r0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3718      	adds	r7, #24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	40022000 	.word	0x40022000
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	04c4b400 	.word	0x04c4b400
 8002c80:	08003a70 	.word	0x08003a70
 8002c84:	20000000 	.word	0x20000000
 8002c88:	20000004 	.word	0x20000004

08002c8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b087      	sub	sp, #28
 8002c90:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c92:	4b2c      	ldr	r3, [pc, #176]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f003 030c 	and.w	r3, r3, #12
 8002c9a:	2b04      	cmp	r3, #4
 8002c9c:	d102      	bne.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c9e:	4b2a      	ldr	r3, [pc, #168]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ca0:	613b      	str	r3, [r7, #16]
 8002ca2:	e047      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002ca4:	4b27      	ldr	r3, [pc, #156]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	f003 030c 	and.w	r3, r3, #12
 8002cac:	2b08      	cmp	r3, #8
 8002cae:	d102      	bne.n	8002cb6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002cb0:	4b26      	ldr	r3, [pc, #152]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	e03e      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002cb6:	4b23      	ldr	r3, [pc, #140]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f003 030c 	and.w	r3, r3, #12
 8002cbe:	2b0c      	cmp	r3, #12
 8002cc0:	d136      	bne.n	8002d30 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002cc2:	4b20      	ldr	r3, [pc, #128]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	f003 0303 	and.w	r3, r3, #3
 8002cca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	091b      	lsrs	r3, r3, #4
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2b03      	cmp	r3, #3
 8002cde:	d10c      	bne.n	8002cfa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ce0:	4a1a      	ldr	r2, [pc, #104]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ce8:	4a16      	ldr	r2, [pc, #88]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cea:	68d2      	ldr	r2, [r2, #12]
 8002cec:	0a12      	lsrs	r2, r2, #8
 8002cee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002cf2:	fb02 f303 	mul.w	r3, r2, r3
 8002cf6:	617b      	str	r3, [r7, #20]
      break;
 8002cf8:	e00c      	b.n	8002d14 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002cfa:	4a13      	ldr	r2, [pc, #76]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d02:	4a10      	ldr	r2, [pc, #64]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d04:	68d2      	ldr	r2, [r2, #12]
 8002d06:	0a12      	lsrs	r2, r2, #8
 8002d08:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002d0c:	fb02 f303 	mul.w	r3, r2, r3
 8002d10:	617b      	str	r3, [r7, #20]
      break;
 8002d12:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d14:	4b0b      	ldr	r3, [pc, #44]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	0e5b      	lsrs	r3, r3, #25
 8002d1a:	f003 0303 	and.w	r3, r3, #3
 8002d1e:	3301      	adds	r3, #1
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d2c:	613b      	str	r3, [r7, #16]
 8002d2e:	e001      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002d30:	2300      	movs	r3, #0
 8002d32:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002d34:	693b      	ldr	r3, [r7, #16]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	371c      	adds	r7, #28
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	40021000 	.word	0x40021000
 8002d48:	00f42400 	.word	0x00f42400
 8002d4c:	007a1200 	.word	0x007a1200

08002d50 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b087      	sub	sp, #28
 8002d54:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d56:	4b1e      	ldr	r3, [pc, #120]	@ (8002dd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	f003 0303 	and.w	r3, r3, #3
 8002d5e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d60:	4b1b      	ldr	r3, [pc, #108]	@ (8002dd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	091b      	lsrs	r3, r3, #4
 8002d66:	f003 030f 	and.w	r3, r3, #15
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	2b03      	cmp	r3, #3
 8002d72:	d10c      	bne.n	8002d8e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d74:	4a17      	ldr	r2, [pc, #92]	@ (8002dd4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d7c:	4a14      	ldr	r2, [pc, #80]	@ (8002dd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d7e:	68d2      	ldr	r2, [r2, #12]
 8002d80:	0a12      	lsrs	r2, r2, #8
 8002d82:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002d86:	fb02 f303 	mul.w	r3, r2, r3
 8002d8a:	617b      	str	r3, [r7, #20]
    break;
 8002d8c:	e00c      	b.n	8002da8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d8e:	4a12      	ldr	r2, [pc, #72]	@ (8002dd8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d96:	4a0e      	ldr	r2, [pc, #56]	@ (8002dd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d98:	68d2      	ldr	r2, [r2, #12]
 8002d9a:	0a12      	lsrs	r2, r2, #8
 8002d9c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002da0:	fb02 f303 	mul.w	r3, r2, r3
 8002da4:	617b      	str	r3, [r7, #20]
    break;
 8002da6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002da8:	4b09      	ldr	r3, [pc, #36]	@ (8002dd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	0e5b      	lsrs	r3, r3, #25
 8002dae:	f003 0303 	and.w	r3, r3, #3
 8002db2:	3301      	adds	r3, #1
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002dc2:	687b      	ldr	r3, [r7, #4]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	371c      	adds	r7, #28
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	007a1200 	.word	0x007a1200
 8002dd8:	00f42400 	.word	0x00f42400

08002ddc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b086      	sub	sp, #24
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002de4:	2300      	movs	r3, #0
 8002de6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002de8:	2300      	movs	r3, #0
 8002dea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	f000 8098 	beq.w	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dfe:	4b43      	ldr	r3, [pc, #268]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d10d      	bne.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e0a:	4b40      	ldr	r3, [pc, #256]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e0e:	4a3f      	ldr	r2, [pc, #252]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e14:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e16:	4b3d      	ldr	r3, [pc, #244]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e1e:	60bb      	str	r3, [r7, #8]
 8002e20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e22:	2301      	movs	r3, #1
 8002e24:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e26:	4b3a      	ldr	r3, [pc, #232]	@ (8002f10 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a39      	ldr	r2, [pc, #228]	@ (8002f10 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e30:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e32:	f7fd fce9 	bl	8000808 <HAL_GetTick>
 8002e36:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e38:	e009      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e3a:	f7fd fce5 	bl	8000808 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d902      	bls.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	74fb      	strb	r3, [r7, #19]
        break;
 8002e4c:	e005      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e4e:	4b30      	ldr	r3, [pc, #192]	@ (8002f10 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d0ef      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002e5a:	7cfb      	ldrb	r3, [r7, #19]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d159      	bne.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e60:	4b2a      	ldr	r3, [pc, #168]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e6a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d01e      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d019      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e7c:	4b23      	ldr	r3, [pc, #140]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e86:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e88:	4b20      	ldr	r3, [pc, #128]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e8e:	4a1f      	ldr	r2, [pc, #124]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e98:	4b1c      	ldr	r3, [pc, #112]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e9e:	4a1b      	ldr	r2, [pc, #108]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ea0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ea4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ea8:	4a18      	ldr	r2, [pc, #96]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d016      	beq.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eba:	f7fd fca5 	bl	8000808 <HAL_GetTick>
 8002ebe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ec0:	e00b      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec2:	f7fd fca1 	bl	8000808 <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d902      	bls.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	74fb      	strb	r3, [r7, #19]
            break;
 8002ed8:	e006      	b.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002eda:	4b0c      	ldr	r3, [pc, #48]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d0ec      	beq.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002ee8:	7cfb      	ldrb	r3, [r7, #19]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d10b      	bne.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002eee:	4b07      	ldr	r3, [pc, #28]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002efc:	4903      	ldr	r1, [pc, #12]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002f04:	e008      	b.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f06:	7cfb      	ldrb	r3, [r7, #19]
 8002f08:	74bb      	strb	r3, [r7, #18]
 8002f0a:	e005      	b.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f14:	7cfb      	ldrb	r3, [r7, #19]
 8002f16:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f18:	7c7b      	ldrb	r3, [r7, #17]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d105      	bne.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f1e:	4ba7      	ldr	r3, [pc, #668]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f22:	4aa6      	ldr	r2, [pc, #664]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f28:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d00a      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f36:	4ba1      	ldr	r3, [pc, #644]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f3c:	f023 0203 	bic.w	r2, r3, #3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	499d      	ldr	r1, [pc, #628]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f46:	4313      	orrs	r3, r2
 8002f48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00a      	beq.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f58:	4b98      	ldr	r3, [pc, #608]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f5e:	f023 020c 	bic.w	r2, r3, #12
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	4995      	ldr	r1, [pc, #596]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0304 	and.w	r3, r3, #4
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00a      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f7a:	4b90      	ldr	r3, [pc, #576]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f80:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	498c      	ldr	r1, [pc, #560]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d00a      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002f9c:	4b87      	ldr	r3, [pc, #540]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fa2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	4984      	ldr	r1, [pc, #528]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fac:	4313      	orrs	r3, r2
 8002fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0310 	and.w	r3, r3, #16
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00a      	beq.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002fbe:	4b7f      	ldr	r3, [pc, #508]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fc4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	695b      	ldr	r3, [r3, #20]
 8002fcc:	497b      	ldr	r1, [pc, #492]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0320 	and.w	r3, r3, #32
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d00a      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fe0:	4b76      	ldr	r3, [pc, #472]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fe6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	699b      	ldr	r3, [r3, #24]
 8002fee:	4973      	ldr	r1, [pc, #460]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00a      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003002:	4b6e      	ldr	r3, [pc, #440]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003008:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	69db      	ldr	r3, [r3, #28]
 8003010:	496a      	ldr	r1, [pc, #424]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003012:	4313      	orrs	r3, r2
 8003014:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003020:	2b00      	cmp	r3, #0
 8003022:	d00a      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003024:	4b65      	ldr	r3, [pc, #404]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800302a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	4962      	ldr	r1, [pc, #392]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003034:	4313      	orrs	r3, r2
 8003036:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00a      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003046:	4b5d      	ldr	r3, [pc, #372]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800304c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003054:	4959      	ldr	r1, [pc, #356]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003056:	4313      	orrs	r3, r2
 8003058:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d00a      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003068:	4b54      	ldr	r3, [pc, #336]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800306a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800306e:	f023 0203 	bic.w	r2, r3, #3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003076:	4951      	ldr	r1, [pc, #324]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003078:	4313      	orrs	r3, r2
 800307a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003086:	2b00      	cmp	r3, #0
 8003088:	d00a      	beq.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800308a:	4b4c      	ldr	r3, [pc, #304]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800308c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003090:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003098:	4948      	ldr	r1, [pc, #288]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800309a:	4313      	orrs	r3, r2
 800309c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d015      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80030ac:	4b43      	ldr	r3, [pc, #268]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ba:	4940      	ldr	r1, [pc, #256]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80030ca:	d105      	bne.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030cc:	4b3b      	ldr	r3, [pc, #236]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	4a3a      	ldr	r2, [pc, #232]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030d6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d015      	beq.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80030e4:	4b35      	ldr	r3, [pc, #212]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030f2:	4932      	ldr	r1, [pc, #200]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003102:	d105      	bne.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003104:	4b2d      	ldr	r3, [pc, #180]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	4a2c      	ldr	r2, [pc, #176]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800310a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800310e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d015      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800311c:	4b27      	ldr	r3, [pc, #156]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800311e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003122:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800312a:	4924      	ldr	r1, [pc, #144]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800312c:	4313      	orrs	r3, r2
 800312e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003136:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800313a:	d105      	bne.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800313c:	4b1f      	ldr	r3, [pc, #124]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	4a1e      	ldr	r2, [pc, #120]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003142:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003146:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d015      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003154:	4b19      	ldr	r3, [pc, #100]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800315a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003162:	4916      	ldr	r1, [pc, #88]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003164:	4313      	orrs	r3, r2
 8003166:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003172:	d105      	bne.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003174:	4b11      	ldr	r3, [pc, #68]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	4a10      	ldr	r2, [pc, #64]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800317a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800317e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d019      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800318c:	4b0b      	ldr	r3, [pc, #44]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800318e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003192:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319a:	4908      	ldr	r1, [pc, #32]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800319c:	4313      	orrs	r3, r2
 800319e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031aa:	d109      	bne.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031ac:	4b03      	ldr	r3, [pc, #12]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	4a02      	ldr	r2, [pc, #8]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031b6:	60d3      	str	r3, [r2, #12]
 80031b8:	e002      	b.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80031ba:	bf00      	nop
 80031bc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d015      	beq.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80031cc:	4b29      	ldr	r3, [pc, #164]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80031ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031da:	4926      	ldr	r1, [pc, #152]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031ea:	d105      	bne.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80031ec:	4b21      	ldr	r3, [pc, #132]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	4a20      	ldr	r2, [pc, #128]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80031f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031f6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d015      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003204:	4b1b      	ldr	r3, [pc, #108]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800320a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003212:	4918      	ldr	r1, [pc, #96]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003214:	4313      	orrs	r3, r2
 8003216:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800321e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003222:	d105      	bne.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003224:	4b13      	ldr	r3, [pc, #76]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	4a12      	ldr	r2, [pc, #72]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800322a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800322e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d015      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800323c:	4b0d      	ldr	r3, [pc, #52]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800323e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003242:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800324a:	490a      	ldr	r1, [pc, #40]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800324c:	4313      	orrs	r3, r2
 800324e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003256:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800325a:	d105      	bne.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800325c:	4b05      	ldr	r3, [pc, #20]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	4a04      	ldr	r2, [pc, #16]	@ (8003274 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003262:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003266:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003268:	7cbb      	ldrb	r3, [r7, #18]
}
 800326a:	4618      	mov	r0, r3
 800326c:	3718      	adds	r7, #24
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	40021000 	.word	0x40021000

08003278 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e049      	b.n	800331e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003290:	b2db      	uxtb	r3, r3
 8003292:	2b00      	cmp	r3, #0
 8003294:	d106      	bne.n	80032a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f7fd f9c2 	bl	8000628 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2202      	movs	r2, #2
 80032a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	3304      	adds	r3, #4
 80032b4:	4619      	mov	r1, r3
 80032b6:	4610      	mov	r0, r2
 80032b8:	f000 f9bc 	bl	8003634 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
	...

08003328 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003336:	b2db      	uxtb	r3, r3
 8003338:	2b01      	cmp	r3, #1
 800333a:	d001      	beq.n	8003340 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e04c      	b.n	80033da <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a26      	ldr	r2, [pc, #152]	@ (80033e8 <HAL_TIM_Base_Start+0xc0>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d022      	beq.n	8003398 <HAL_TIM_Base_Start+0x70>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800335a:	d01d      	beq.n	8003398 <HAL_TIM_Base_Start+0x70>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a22      	ldr	r2, [pc, #136]	@ (80033ec <HAL_TIM_Base_Start+0xc4>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d018      	beq.n	8003398 <HAL_TIM_Base_Start+0x70>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a21      	ldr	r2, [pc, #132]	@ (80033f0 <HAL_TIM_Base_Start+0xc8>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d013      	beq.n	8003398 <HAL_TIM_Base_Start+0x70>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a1f      	ldr	r2, [pc, #124]	@ (80033f4 <HAL_TIM_Base_Start+0xcc>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d00e      	beq.n	8003398 <HAL_TIM_Base_Start+0x70>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a1e      	ldr	r2, [pc, #120]	@ (80033f8 <HAL_TIM_Base_Start+0xd0>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d009      	beq.n	8003398 <HAL_TIM_Base_Start+0x70>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a1c      	ldr	r2, [pc, #112]	@ (80033fc <HAL_TIM_Base_Start+0xd4>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d004      	beq.n	8003398 <HAL_TIM_Base_Start+0x70>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a1b      	ldr	r2, [pc, #108]	@ (8003400 <HAL_TIM_Base_Start+0xd8>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d115      	bne.n	80033c4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	4b19      	ldr	r3, [pc, #100]	@ (8003404 <HAL_TIM_Base_Start+0xdc>)
 80033a0:	4013      	ands	r3, r2
 80033a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2b06      	cmp	r3, #6
 80033a8:	d015      	beq.n	80033d6 <HAL_TIM_Base_Start+0xae>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033b0:	d011      	beq.n	80033d6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f042 0201 	orr.w	r2, r2, #1
 80033c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033c2:	e008      	b.n	80033d6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f042 0201 	orr.w	r2, r2, #1
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	e000      	b.n	80033d8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3714      	adds	r7, #20
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	40012c00 	.word	0x40012c00
 80033ec:	40000400 	.word	0x40000400
 80033f0:	40000800 	.word	0x40000800
 80033f4:	40000c00 	.word	0x40000c00
 80033f8:	40013400 	.word	0x40013400
 80033fc:	40014000 	.word	0x40014000
 8003400:	40015000 	.word	0x40015000
 8003404:	00010007 	.word	0x00010007

08003408 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003412:	2300      	movs	r3, #0
 8003414:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800341c:	2b01      	cmp	r3, #1
 800341e:	d101      	bne.n	8003424 <HAL_TIM_ConfigClockSource+0x1c>
 8003420:	2302      	movs	r3, #2
 8003422:	e0f6      	b.n	8003612 <HAL_TIM_ConfigClockSource+0x20a>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2202      	movs	r2, #2
 8003430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8003442:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003446:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800344e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68ba      	ldr	r2, [r7, #8]
 8003456:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a6f      	ldr	r2, [pc, #444]	@ (800361c <HAL_TIM_ConfigClockSource+0x214>)
 800345e:	4293      	cmp	r3, r2
 8003460:	f000 80c1 	beq.w	80035e6 <HAL_TIM_ConfigClockSource+0x1de>
 8003464:	4a6d      	ldr	r2, [pc, #436]	@ (800361c <HAL_TIM_ConfigClockSource+0x214>)
 8003466:	4293      	cmp	r3, r2
 8003468:	f200 80c6 	bhi.w	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800346c:	4a6c      	ldr	r2, [pc, #432]	@ (8003620 <HAL_TIM_ConfigClockSource+0x218>)
 800346e:	4293      	cmp	r3, r2
 8003470:	f000 80b9 	beq.w	80035e6 <HAL_TIM_ConfigClockSource+0x1de>
 8003474:	4a6a      	ldr	r2, [pc, #424]	@ (8003620 <HAL_TIM_ConfigClockSource+0x218>)
 8003476:	4293      	cmp	r3, r2
 8003478:	f200 80be 	bhi.w	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800347c:	4a69      	ldr	r2, [pc, #420]	@ (8003624 <HAL_TIM_ConfigClockSource+0x21c>)
 800347e:	4293      	cmp	r3, r2
 8003480:	f000 80b1 	beq.w	80035e6 <HAL_TIM_ConfigClockSource+0x1de>
 8003484:	4a67      	ldr	r2, [pc, #412]	@ (8003624 <HAL_TIM_ConfigClockSource+0x21c>)
 8003486:	4293      	cmp	r3, r2
 8003488:	f200 80b6 	bhi.w	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800348c:	4a66      	ldr	r2, [pc, #408]	@ (8003628 <HAL_TIM_ConfigClockSource+0x220>)
 800348e:	4293      	cmp	r3, r2
 8003490:	f000 80a9 	beq.w	80035e6 <HAL_TIM_ConfigClockSource+0x1de>
 8003494:	4a64      	ldr	r2, [pc, #400]	@ (8003628 <HAL_TIM_ConfigClockSource+0x220>)
 8003496:	4293      	cmp	r3, r2
 8003498:	f200 80ae 	bhi.w	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800349c:	4a63      	ldr	r2, [pc, #396]	@ (800362c <HAL_TIM_ConfigClockSource+0x224>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	f000 80a1 	beq.w	80035e6 <HAL_TIM_ConfigClockSource+0x1de>
 80034a4:	4a61      	ldr	r2, [pc, #388]	@ (800362c <HAL_TIM_ConfigClockSource+0x224>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	f200 80a6 	bhi.w	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034ac:	4a60      	ldr	r2, [pc, #384]	@ (8003630 <HAL_TIM_ConfigClockSource+0x228>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	f000 8099 	beq.w	80035e6 <HAL_TIM_ConfigClockSource+0x1de>
 80034b4:	4a5e      	ldr	r2, [pc, #376]	@ (8003630 <HAL_TIM_ConfigClockSource+0x228>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	f200 809e 	bhi.w	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034bc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80034c0:	f000 8091 	beq.w	80035e6 <HAL_TIM_ConfigClockSource+0x1de>
 80034c4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80034c8:	f200 8096 	bhi.w	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034d0:	f000 8089 	beq.w	80035e6 <HAL_TIM_ConfigClockSource+0x1de>
 80034d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034d8:	f200 808e 	bhi.w	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034e0:	d03e      	beq.n	8003560 <HAL_TIM_ConfigClockSource+0x158>
 80034e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034e6:	f200 8087 	bhi.w	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034ee:	f000 8086 	beq.w	80035fe <HAL_TIM_ConfigClockSource+0x1f6>
 80034f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034f6:	d87f      	bhi.n	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034f8:	2b70      	cmp	r3, #112	@ 0x70
 80034fa:	d01a      	beq.n	8003532 <HAL_TIM_ConfigClockSource+0x12a>
 80034fc:	2b70      	cmp	r3, #112	@ 0x70
 80034fe:	d87b      	bhi.n	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 8003500:	2b60      	cmp	r3, #96	@ 0x60
 8003502:	d050      	beq.n	80035a6 <HAL_TIM_ConfigClockSource+0x19e>
 8003504:	2b60      	cmp	r3, #96	@ 0x60
 8003506:	d877      	bhi.n	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 8003508:	2b50      	cmp	r3, #80	@ 0x50
 800350a:	d03c      	beq.n	8003586 <HAL_TIM_ConfigClockSource+0x17e>
 800350c:	2b50      	cmp	r3, #80	@ 0x50
 800350e:	d873      	bhi.n	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 8003510:	2b40      	cmp	r3, #64	@ 0x40
 8003512:	d058      	beq.n	80035c6 <HAL_TIM_ConfigClockSource+0x1be>
 8003514:	2b40      	cmp	r3, #64	@ 0x40
 8003516:	d86f      	bhi.n	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 8003518:	2b30      	cmp	r3, #48	@ 0x30
 800351a:	d064      	beq.n	80035e6 <HAL_TIM_ConfigClockSource+0x1de>
 800351c:	2b30      	cmp	r3, #48	@ 0x30
 800351e:	d86b      	bhi.n	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 8003520:	2b20      	cmp	r3, #32
 8003522:	d060      	beq.n	80035e6 <HAL_TIM_ConfigClockSource+0x1de>
 8003524:	2b20      	cmp	r3, #32
 8003526:	d867      	bhi.n	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
 8003528:	2b00      	cmp	r3, #0
 800352a:	d05c      	beq.n	80035e6 <HAL_TIM_ConfigClockSource+0x1de>
 800352c:	2b10      	cmp	r3, #16
 800352e:	d05a      	beq.n	80035e6 <HAL_TIM_ConfigClockSource+0x1de>
 8003530:	e062      	b.n	80035f8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003542:	f000 f9a7 	bl	8003894 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003554:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	609a      	str	r2, [r3, #8]
      break;
 800355e:	e04f      	b.n	8003600 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003570:	f000 f990 	bl	8003894 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689a      	ldr	r2, [r3, #8]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003582:	609a      	str	r2, [r3, #8]
      break;
 8003584:	e03c      	b.n	8003600 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003592:	461a      	mov	r2, r3
 8003594:	f000 f902 	bl	800379c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2150      	movs	r1, #80	@ 0x50
 800359e:	4618      	mov	r0, r3
 80035a0:	f000 f95b 	bl	800385a <TIM_ITRx_SetConfig>
      break;
 80035a4:	e02c      	b.n	8003600 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80035b2:	461a      	mov	r2, r3
 80035b4:	f000 f921 	bl	80037fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2160      	movs	r1, #96	@ 0x60
 80035be:	4618      	mov	r0, r3
 80035c0:	f000 f94b 	bl	800385a <TIM_ITRx_SetConfig>
      break;
 80035c4:	e01c      	b.n	8003600 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035d2:	461a      	mov	r2, r3
 80035d4:	f000 f8e2 	bl	800379c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2140      	movs	r1, #64	@ 0x40
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 f93b 	bl	800385a <TIM_ITRx_SetConfig>
      break;
 80035e4:	e00c      	b.n	8003600 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4619      	mov	r1, r3
 80035f0:	4610      	mov	r0, r2
 80035f2:	f000 f932 	bl	800385a <TIM_ITRx_SetConfig>
      break;
 80035f6:	e003      	b.n	8003600 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	73fb      	strb	r3, [r7, #15]
      break;
 80035fc:	e000      	b.n	8003600 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80035fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003610:	7bfb      	ldrb	r3, [r7, #15]
}
 8003612:	4618      	mov	r0, r3
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	00100070 	.word	0x00100070
 8003620:	00100060 	.word	0x00100060
 8003624:	00100050 	.word	0x00100050
 8003628:	00100040 	.word	0x00100040
 800362c:	00100030 	.word	0x00100030
 8003630:	00100020 	.word	0x00100020

08003634 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a4c      	ldr	r2, [pc, #304]	@ (8003778 <TIM_Base_SetConfig+0x144>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d017      	beq.n	800367c <TIM_Base_SetConfig+0x48>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003652:	d013      	beq.n	800367c <TIM_Base_SetConfig+0x48>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a49      	ldr	r2, [pc, #292]	@ (800377c <TIM_Base_SetConfig+0x148>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d00f      	beq.n	800367c <TIM_Base_SetConfig+0x48>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	4a48      	ldr	r2, [pc, #288]	@ (8003780 <TIM_Base_SetConfig+0x14c>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d00b      	beq.n	800367c <TIM_Base_SetConfig+0x48>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	4a47      	ldr	r2, [pc, #284]	@ (8003784 <TIM_Base_SetConfig+0x150>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d007      	beq.n	800367c <TIM_Base_SetConfig+0x48>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	4a46      	ldr	r2, [pc, #280]	@ (8003788 <TIM_Base_SetConfig+0x154>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d003      	beq.n	800367c <TIM_Base_SetConfig+0x48>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4a45      	ldr	r2, [pc, #276]	@ (800378c <TIM_Base_SetConfig+0x158>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d108      	bne.n	800368e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003682:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	4313      	orrs	r3, r2
 800368c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a39      	ldr	r2, [pc, #228]	@ (8003778 <TIM_Base_SetConfig+0x144>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d023      	beq.n	80036de <TIM_Base_SetConfig+0xaa>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800369c:	d01f      	beq.n	80036de <TIM_Base_SetConfig+0xaa>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a36      	ldr	r2, [pc, #216]	@ (800377c <TIM_Base_SetConfig+0x148>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d01b      	beq.n	80036de <TIM_Base_SetConfig+0xaa>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a35      	ldr	r2, [pc, #212]	@ (8003780 <TIM_Base_SetConfig+0x14c>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d017      	beq.n	80036de <TIM_Base_SetConfig+0xaa>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a34      	ldr	r2, [pc, #208]	@ (8003784 <TIM_Base_SetConfig+0x150>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d013      	beq.n	80036de <TIM_Base_SetConfig+0xaa>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a33      	ldr	r2, [pc, #204]	@ (8003788 <TIM_Base_SetConfig+0x154>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d00f      	beq.n	80036de <TIM_Base_SetConfig+0xaa>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a33      	ldr	r2, [pc, #204]	@ (8003790 <TIM_Base_SetConfig+0x15c>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d00b      	beq.n	80036de <TIM_Base_SetConfig+0xaa>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a32      	ldr	r2, [pc, #200]	@ (8003794 <TIM_Base_SetConfig+0x160>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d007      	beq.n	80036de <TIM_Base_SetConfig+0xaa>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a31      	ldr	r2, [pc, #196]	@ (8003798 <TIM_Base_SetConfig+0x164>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d003      	beq.n	80036de <TIM_Base_SetConfig+0xaa>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a2c      	ldr	r2, [pc, #176]	@ (800378c <TIM_Base_SetConfig+0x158>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d108      	bne.n	80036f0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	68fa      	ldr	r2, [r7, #12]
 8003702:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	689a      	ldr	r2, [r3, #8]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a18      	ldr	r2, [pc, #96]	@ (8003778 <TIM_Base_SetConfig+0x144>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d013      	beq.n	8003744 <TIM_Base_SetConfig+0x110>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	4a1a      	ldr	r2, [pc, #104]	@ (8003788 <TIM_Base_SetConfig+0x154>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d00f      	beq.n	8003744 <TIM_Base_SetConfig+0x110>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	4a1a      	ldr	r2, [pc, #104]	@ (8003790 <TIM_Base_SetConfig+0x15c>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d00b      	beq.n	8003744 <TIM_Base_SetConfig+0x110>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	4a19      	ldr	r2, [pc, #100]	@ (8003794 <TIM_Base_SetConfig+0x160>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d007      	beq.n	8003744 <TIM_Base_SetConfig+0x110>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4a18      	ldr	r2, [pc, #96]	@ (8003798 <TIM_Base_SetConfig+0x164>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d003      	beq.n	8003744 <TIM_Base_SetConfig+0x110>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	4a13      	ldr	r2, [pc, #76]	@ (800378c <TIM_Base_SetConfig+0x158>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d103      	bne.n	800374c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	691a      	ldr	r2, [r3, #16]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b01      	cmp	r3, #1
 800375c:	d105      	bne.n	800376a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	f023 0201 	bic.w	r2, r3, #1
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	611a      	str	r2, [r3, #16]
  }
}
 800376a:	bf00      	nop
 800376c:	3714      	adds	r7, #20
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	40012c00 	.word	0x40012c00
 800377c:	40000400 	.word	0x40000400
 8003780:	40000800 	.word	0x40000800
 8003784:	40000c00 	.word	0x40000c00
 8003788:	40013400 	.word	0x40013400
 800378c:	40015000 	.word	0x40015000
 8003790:	40014000 	.word	0x40014000
 8003794:	40014400 	.word	0x40014400
 8003798:	40014800 	.word	0x40014800

0800379c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800379c:	b480      	push	{r7}
 800379e:	b087      	sub	sp, #28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6a1b      	ldr	r3, [r3, #32]
 80037ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	f023 0201 	bic.w	r2, r3, #1
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	011b      	lsls	r3, r3, #4
 80037cc:	693a      	ldr	r2, [r7, #16]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	f023 030a 	bic.w	r3, r3, #10
 80037d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	4313      	orrs	r3, r2
 80037e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	621a      	str	r2, [r3, #32]
}
 80037ee:	bf00      	nop
 80037f0:	371c      	adds	r7, #28
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr

080037fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b087      	sub	sp, #28
 80037fe:	af00      	add	r7, sp, #0
 8003800:	60f8      	str	r0, [r7, #12]
 8003802:	60b9      	str	r1, [r7, #8]
 8003804:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6a1b      	ldr	r3, [r3, #32]
 800380a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	f023 0210 	bic.w	r2, r3, #16
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003824:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	031b      	lsls	r3, r3, #12
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	4313      	orrs	r3, r2
 800382e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003836:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	011b      	lsls	r3, r3, #4
 800383c:	697a      	ldr	r2, [r7, #20]
 800383e:	4313      	orrs	r3, r2
 8003840:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	693a      	ldr	r2, [r7, #16]
 8003846:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	697a      	ldr	r2, [r7, #20]
 800384c:	621a      	str	r2, [r3, #32]
}
 800384e:	bf00      	nop
 8003850:	371c      	adds	r7, #28
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr

0800385a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800385a:	b480      	push	{r7}
 800385c:	b085      	sub	sp, #20
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
 8003862:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003870:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003874:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003876:	683a      	ldr	r2, [r7, #0]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	4313      	orrs	r3, r2
 800387c:	f043 0307 	orr.w	r3, r3, #7
 8003880:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	609a      	str	r2, [r3, #8]
}
 8003888:	bf00      	nop
 800388a:	3714      	adds	r7, #20
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr

08003894 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003894:	b480      	push	{r7}
 8003896:	b087      	sub	sp, #28
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
 80038a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80038ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	021a      	lsls	r2, r3, #8
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	431a      	orrs	r2, r3
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	697a      	ldr	r2, [r7, #20]
 80038be:	4313      	orrs	r3, r2
 80038c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	609a      	str	r2, [r3, #8]
}
 80038c8:	bf00      	nop
 80038ca:	371c      	adds	r7, #28
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d101      	bne.n	80038ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80038e8:	2302      	movs	r3, #2
 80038ea:	e074      	b.n	80039d6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2202      	movs	r2, #2
 80038f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a34      	ldr	r2, [pc, #208]	@ (80039e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d009      	beq.n	800392a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a33      	ldr	r2, [pc, #204]	@ (80039e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d004      	beq.n	800392a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a31      	ldr	r2, [pc, #196]	@ (80039ec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d108      	bne.n	800393c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003930:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	4313      	orrs	r3, r2
 800393a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003942:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003946:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68fa      	ldr	r2, [r7, #12]
 800394e:	4313      	orrs	r3, r2
 8003950:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a21      	ldr	r2, [pc, #132]	@ (80039e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d022      	beq.n	80039aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800396c:	d01d      	beq.n	80039aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a1f      	ldr	r2, [pc, #124]	@ (80039f0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d018      	beq.n	80039aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a1d      	ldr	r2, [pc, #116]	@ (80039f4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d013      	beq.n	80039aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a1c      	ldr	r2, [pc, #112]	@ (80039f8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d00e      	beq.n	80039aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a15      	ldr	r2, [pc, #84]	@ (80039e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d009      	beq.n	80039aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a18      	ldr	r2, [pc, #96]	@ (80039fc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d004      	beq.n	80039aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a11      	ldr	r2, [pc, #68]	@ (80039ec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d10c      	bne.n	80039c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68ba      	ldr	r2, [r7, #8]
 80039c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3714      	adds	r7, #20
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	40012c00 	.word	0x40012c00
 80039e8:	40013400 	.word	0x40013400
 80039ec:	40015000 	.word	0x40015000
 80039f0:	40000400 	.word	0x40000400
 80039f4:	40000800 	.word	0x40000800
 80039f8:	40000c00 	.word	0x40000c00
 80039fc:	40014000 	.word	0x40014000

08003a00 <memset>:
 8003a00:	4402      	add	r2, r0
 8003a02:	4603      	mov	r3, r0
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d100      	bne.n	8003a0a <memset+0xa>
 8003a08:	4770      	bx	lr
 8003a0a:	f803 1b01 	strb.w	r1, [r3], #1
 8003a0e:	e7f9      	b.n	8003a04 <memset+0x4>

08003a10 <__libc_init_array>:
 8003a10:	b570      	push	{r4, r5, r6, lr}
 8003a12:	4d0d      	ldr	r5, [pc, #52]	@ (8003a48 <__libc_init_array+0x38>)
 8003a14:	4c0d      	ldr	r4, [pc, #52]	@ (8003a4c <__libc_init_array+0x3c>)
 8003a16:	1b64      	subs	r4, r4, r5
 8003a18:	10a4      	asrs	r4, r4, #2
 8003a1a:	2600      	movs	r6, #0
 8003a1c:	42a6      	cmp	r6, r4
 8003a1e:	d109      	bne.n	8003a34 <__libc_init_array+0x24>
 8003a20:	4d0b      	ldr	r5, [pc, #44]	@ (8003a50 <__libc_init_array+0x40>)
 8003a22:	4c0c      	ldr	r4, [pc, #48]	@ (8003a54 <__libc_init_array+0x44>)
 8003a24:	f000 f818 	bl	8003a58 <_init>
 8003a28:	1b64      	subs	r4, r4, r5
 8003a2a:	10a4      	asrs	r4, r4, #2
 8003a2c:	2600      	movs	r6, #0
 8003a2e:	42a6      	cmp	r6, r4
 8003a30:	d105      	bne.n	8003a3e <__libc_init_array+0x2e>
 8003a32:	bd70      	pop	{r4, r5, r6, pc}
 8003a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a38:	4798      	blx	r3
 8003a3a:	3601      	adds	r6, #1
 8003a3c:	e7ee      	b.n	8003a1c <__libc_init_array+0xc>
 8003a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a42:	4798      	blx	r3
 8003a44:	3601      	adds	r6, #1
 8003a46:	e7f2      	b.n	8003a2e <__libc_init_array+0x1e>
 8003a48:	08003a80 	.word	0x08003a80
 8003a4c:	08003a80 	.word	0x08003a80
 8003a50:	08003a80 	.word	0x08003a80
 8003a54:	08003a84 	.word	0x08003a84

08003a58 <_init>:
 8003a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a5a:	bf00      	nop
 8003a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a5e:	bc08      	pop	{r3}
 8003a60:	469e      	mov	lr, r3
 8003a62:	4770      	bx	lr

08003a64 <_fini>:
 8003a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a66:	bf00      	nop
 8003a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a6a:	bc08      	pop	{r3}
 8003a6c:	469e      	mov	lr, r3
 8003a6e:	4770      	bx	lr
