
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for compute reachability ./sample_circuits/c880.ckt: 0.0s 0.0s
T'110111111100101111010010011001110011011011011111001111000001 1'
T'011110010100111000000101000110001010111011101011101010010101 1'
T'010010110101010010001100101001010111111101000111110100111011 1'
T'010100010100010101000101101010111100101111000011011001101000 0'
T'011011110011000100111000111010001000111011101110001101110001 0'
T'010000111110110010001011111000100100101110100011010111010010 0'
T'100110111010101000000101010000111110001110101110001100100000 0'
T'111110011011101110001111101100011010100111100001011111000100 1'
T'110101000001110110001100110001110100110111000101100010001001 1'
T'111110011011101100101000100110100101111101011001011111001110 1'
T'110100110100111100000000001011000110111101010110010000000101 0'
T'011011100010010010011100010111011110010111101100111001100111 1'
T'110111011110110011110011101011010101001100001111001010111001 1'
T'011111010010110101010110001001010101101100111101111100100000 1'
T'100011011111001110011100011111010110000110100111011100101001 0'
T'101111101010101101010010111100000110010111100010000001010101 1'
T'110001100000011111010001010010101111000110110111010101000001 1'
T'011011110000111000111111001100011011100100110010011000100111 1'
T'101011111111001001000111111000010010100111001110001100010100 1'
T'111111111011010110010111000101010101111000101000001011111001 1'
T'111110011110001100001011011100100011101011001000001111101100 1'
T'110100011110010101001110111001110001000110001011111010000010 1'
T'001000010000111000111101100000001011001010100110010001001001 0'
T'011011011111100110111001111001100101010101001010001100011001 1'
T'111101011110011110110011001000101011100011110000001000100101 1'
T'101101010100110100001011111000011011101001101111001100110001 1'
T'000110010010111111100100111001101111110001010111001011011111 1'
T'111011001100101100010111000000011110010011001001000011111110 1'
T'011011110000100110000001011000111011110110110101111111010011 0'
T'011100110000100100110101010100100110111111101101110100000010 0'
T'001110111100011110010100011111110010011000111001101110011001 1'
T'111011111011011001101001010100010111000110011011101000101011 0'
T'000000101100100011101110000001010010000110101110000001001000 0'
T'111110111010001110000010101100010001011110110101101110101011 1'
T'101111011110000111011011011110000111010110110111111010101010 0'
T'110000010111111101000010010101110111010011101011111010000010 1'
T'100011010110101001010111011110000010011000000100101110110011 1'
T'100000101010101101111000111011001000010011000110001001001000 1'
T'111111011110111110100101010011101111100111001111010100000101 0'
T'001110010010111111111100101111100100111101101010001010010101 1'
T'100101101110010100100100010110100110001010001010100100101110 0'
T'101110010100101100010010000001100101011011001111001110000101 1'
T'110110001011110011111110101010001010011100111111000111101000 1'
T'101110001101000100011111110110000111111101000010001111000101 1'
T'001101101100011101101100110000101101011100101001011101101001 0'
T'011101011101101010101011100011000110111010100100110011001001 1'
T'011010101101110110010111001010111000110001110110111100110011 1'
T'101110100001101111111100100111000001011001011101010111101110 1'
T'111000111010100010110101110010100110101100111100010000111101 1'
T'101110111110010100000110000100100011000101100101001010010001 0'
T'001011101010111110110101101001000011101000011000010000101101 0'
T'111001001111100001011010000000001101111001111111010101101001 0'
T'101111101001100110110101001000110010100000101010001011010110 1'
T'011001100111110011111000010000101000100110011010001101010011 0'
T'111111011110100111100111010011101111010111001111011100000101 0'
T'001110011010111111000111000001111001100000001111001101000000 1'
T'101010111010101001010000011010000100001100011101000100111010 1'
T'011110011000111111111000011111110000100010011110011110110010 1'
T'110111111111100110011101100101011111111101000110111011001001 0'
T'001000000111100110000110001001101011011001111101101000001101 0'
T'000111111111100001111000100001001000111101011011000100011011 1'
T'011110111011101011010001001110010100101111011100010110111111 1'
T'101101110100011110011010101101111001010011110011010111001111 1'

#number of aborted faults = 0

#number of redundant faults = 0

#number of calling podem1 = 23

#total number of backtracks = 14870
#atpg: cputime for test pattern generation ./sample_circuits/c880.ckt: 64.0s 64.0s
