library IEEE;
use ieee.std_logic_1164.all;

entity Dem1a8 is 
port (
		a : in std_logic;
		sel : in std_logic_vector (2 downto 0);
		salidas : out std_logic_vector (7 downto 0)
);
end Dem1a8;

architecture behavioural of Dem1a8 is

begin

case sel is

	when "000" =>
		salidas (0) <= a;
	when "001" =>
		salidas (1) <= a;
	when "010" =>
		salidas (2) <= a;
	when "011" =>
		salidas (3) <= a;
	when "100" =>
		salidas (4) <= a;
	when "101" =>
		salidas (5) <= a;
	when "110" =>
		salidas (6) <= a;
	when "111" =>
		salidas (7) <= a;
	when others =>
		salidas <= "00000000";
end case;
	