library verilog;
use verilog.vl_types.all;
entity SDRreceiver is
    port(
        clk             : in     vl_logic;
        clk_fir         : in     vl_logic;
        rst_n           : in     vl_logic;
        adc_data        : in     vl_logic_vector(9 downto 0);
        i_out           : out    vl_logic_vector(31 downto 0);
        q_out           : out    vl_logic_vector(31 downto 0)
    );
end SDRreceiver;
