# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../customip.srcs/sources_1/bd/mb_system/ipshared/b65a" --include "../../../../customip.srcs/sources_1/bd/mb_system/ipshared/ec67/hdl" \
"../../../../customip.ip_user_files/bd/mb_system/ip/mb_system_clk_wiz_1_4/mb_system_clk_wiz_1_4_clk_wiz.v" \
"../../../../customip.ip_user_files/bd/mb_system/ip/mb_system_clk_wiz_1_4/mb_system_clk_wiz_1_4.v" \
"../../../../customip.ip_user_files/bd/mb_system/ip/mb_system_xbar_0/sim/mb_system_xbar_0.v" \
"../../../../customip.ip_user_files/bd/mb_system/ip/mb_system_lmb_bram_5/sim/mb_system_lmb_bram_5.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
