|MIPS_Processor
iCLK => mem:IMem.clk
iCLK => mem:DMem.clk
iCLK => FetchLogic:FETCH.i_CLK
iCLK => Reg32File:REG.i_CLKs
iRST => FetchLogic:FETCH.i_RST
iRST => Reg32File:REG.i_R
iInstLd => mem:IMem.we
iInstLd => mux2to1DF:MUX9_32:0:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:1:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:2:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:3:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:4:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:5:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:6:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:7:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:8:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:9:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:10:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:11:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:12:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:13:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:14:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:15:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:16:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:17:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:18:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:19:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:20:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:21:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:22:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:23:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:24:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:25:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:26:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:27:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:28:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:29:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:30:MUX9.i_S
iInstLd => mux2to1DF:MUX9_32:31:MUX9.i_S
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstAddr[0] => mux2to1DF:MUX9_32:0:MUX9.i_D1
iInstAddr[1] => mux2to1DF:MUX9_32:1:MUX9.i_D1
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[2] => mux2to1DF:MUX9_32:2:MUX9.i_D1
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[3] => mux2to1DF:MUX9_32:3:MUX9.i_D1
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[4] => mux2to1DF:MUX9_32:4:MUX9.i_D1
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[5] => mux2to1DF:MUX9_32:5:MUX9.i_D1
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[6] => mux2to1DF:MUX9_32:6:MUX9.i_D1
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[7] => mux2to1DF:MUX9_32:7:MUX9.i_D1
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[8] => mux2to1DF:MUX9_32:8:MUX9.i_D1
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[9] => mux2to1DF:MUX9_32:9:MUX9.i_D1
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[10] => mux2to1DF:MUX9_32:10:MUX9.i_D1
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[11] => mux2to1DF:MUX9_32:11:MUX9.i_D1
iInstAddr[12] => mux2to1DF:MUX9_32:12:MUX9.i_D1
iInstAddr[13] => mux2to1DF:MUX9_32:13:MUX9.i_D1
iInstAddr[14] => mux2to1DF:MUX9_32:14:MUX9.i_D1
iInstAddr[15] => mux2to1DF:MUX9_32:15:MUX9.i_D1
iInstAddr[16] => mux2to1DF:MUX9_32:16:MUX9.i_D1
iInstAddr[17] => mux2to1DF:MUX9_32:17:MUX9.i_D1
iInstAddr[18] => mux2to1DF:MUX9_32:18:MUX9.i_D1
iInstAddr[19] => mux2to1DF:MUX9_32:19:MUX9.i_D1
iInstAddr[20] => mux2to1DF:MUX9_32:20:MUX9.i_D1
iInstAddr[21] => mux2to1DF:MUX9_32:21:MUX9.i_D1
iInstAddr[22] => mux2to1DF:MUX9_32:22:MUX9.i_D1
iInstAddr[23] => mux2to1DF:MUX9_32:23:MUX9.i_D1
iInstAddr[24] => mux2to1DF:MUX9_32:24:MUX9.i_D1
iInstAddr[25] => mux2to1DF:MUX9_32:25:MUX9.i_D1
iInstAddr[26] => mux2to1DF:MUX9_32:26:MUX9.i_D1
iInstAddr[27] => mux2to1DF:MUX9_32:27:MUX9.i_D1
iInstAddr[28] => mux2to1DF:MUX9_32:28:MUX9.i_D1
iInstAddr[29] => mux2to1DF:MUX9_32:29:MUX9.i_D1
iInstAddr[30] => mux2to1DF:MUX9_32:30:MUX9.i_D1
iInstAddr[31] => mux2to1DF:MUX9_32:31:MUX9.i_D1
iInstExt[0] => mem:IMem.data[0]
iInstExt[1] => mem:IMem.data[1]
iInstExt[2] => mem:IMem.data[2]
iInstExt[3] => mem:IMem.data[3]
iInstExt[4] => mem:IMem.data[4]
iInstExt[5] => mem:IMem.data[5]
iInstExt[6] => mem:IMem.data[6]
iInstExt[7] => mem:IMem.data[7]
iInstExt[8] => mem:IMem.data[8]
iInstExt[9] => mem:IMem.data[9]
iInstExt[10] => mem:IMem.data[10]
iInstExt[11] => mem:IMem.data[11]
iInstExt[12] => mem:IMem.data[12]
iInstExt[13] => mem:IMem.data[13]
iInstExt[14] => mem:IMem.data[14]
iInstExt[15] => mem:IMem.data[15]
iInstExt[16] => mem:IMem.data[16]
iInstExt[17] => mem:IMem.data[17]
iInstExt[18] => mem:IMem.data[18]
iInstExt[19] => mem:IMem.data[19]
iInstExt[20] => mem:IMem.data[20]
iInstExt[21] => mem:IMem.data[21]
iInstExt[22] => mem:IMem.data[22]
iInstExt[23] => mem:IMem.data[23]
iInstExt[24] => mem:IMem.data[24]
iInstExt[25] => mem:IMem.data[25]
iInstExt[26] => mem:IMem.data[26]
iInstExt[27] => mem:IMem.data[27]
iInstExt[28] => mem:IMem.data[28]
iInstExt[29] => mem:IMem.data[29]
iInstExt[30] => mem:IMem.data[30]
iInstExt[31] => mem:IMem.data[31]
oALUOut[0] <= ALU:A.o_Final[0]
oALUOut[1] <= ALU:A.o_Final[1]
oALUOut[2] <= ALU:A.o_Final[2]
oALUOut[3] <= ALU:A.o_Final[3]
oALUOut[4] <= ALU:A.o_Final[4]
oALUOut[5] <= ALU:A.o_Final[5]
oALUOut[6] <= ALU:A.o_Final[6]
oALUOut[7] <= ALU:A.o_Final[7]
oALUOut[8] <= ALU:A.o_Final[8]
oALUOut[9] <= ALU:A.o_Final[9]
oALUOut[10] <= ALU:A.o_Final[10]
oALUOut[11] <= ALU:A.o_Final[11]
oALUOut[12] <= ALU:A.o_Final[12]
oALUOut[13] <= ALU:A.o_Final[13]
oALUOut[14] <= ALU:A.o_Final[14]
oALUOut[15] <= ALU:A.o_Final[15]
oALUOut[16] <= ALU:A.o_Final[16]
oALUOut[17] <= ALU:A.o_Final[17]
oALUOut[18] <= ALU:A.o_Final[18]
oALUOut[19] <= ALU:A.o_Final[19]
oALUOut[20] <= ALU:A.o_Final[20]
oALUOut[21] <= ALU:A.o_Final[21]
oALUOut[22] <= ALU:A.o_Final[22]
oALUOut[23] <= ALU:A.o_Final[23]
oALUOut[24] <= ALU:A.o_Final[24]
oALUOut[25] <= ALU:A.o_Final[25]
oALUOut[26] <= ALU:A.o_Final[26]
oALUOut[27] <= ALU:A.o_Final[27]
oALUOut[28] <= ALU:A.o_Final[28]
oALUOut[29] <= ALU:A.o_Final[29]
oALUOut[30] <= ALU:A.o_Final[30]
oALUOut[31] <= ALU:A.o_Final[31]


|MIPS_Processor|mem:IMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|ControlLogic:CL
i_Opcode[0] => Equal0.IN5
i_Opcode[0] => Equal17.IN4
i_Opcode[0] => Equal18.IN3
i_Opcode[0] => Equal19.IN5
i_Opcode[0] => Equal20.IN3
i_Opcode[0] => Equal21.IN5
i_Opcode[0] => Equal22.IN5
i_Opcode[0] => Equal23.IN2
i_Opcode[0] => Equal24.IN5
i_Opcode[0] => Equal25.IN3
i_Opcode[0] => Equal26.IN5
i_Opcode[0] => Equal27.IN4
i_Opcode[0] => Equal28.IN5
i_Opcode[0] => Equal29.IN4
i_Opcode[0] => Equal30.IN5
i_Opcode[0] => Equal31.IN4
i_Opcode[0] => Equal32.IN5
i_Opcode[0] => Equal33.IN3
i_Opcode[0] => Equal34.IN5
i_Opcode[1] => Equal0.IN4
i_Opcode[1] => Equal17.IN3
i_Opcode[1] => Equal18.IN2
i_Opcode[1] => Equal19.IN3
i_Opcode[1] => Equal20.IN2
i_Opcode[1] => Equal21.IN4
i_Opcode[1] => Equal22.IN4
i_Opcode[1] => Equal23.IN5
i_Opcode[1] => Equal24.IN2
i_Opcode[1] => Equal25.IN5
i_Opcode[1] => Equal26.IN4
i_Opcode[1] => Equal27.IN3
i_Opcode[1] => Equal28.IN3
i_Opcode[1] => Equal29.IN5
i_Opcode[1] => Equal30.IN4
i_Opcode[1] => Equal31.IN3
i_Opcode[1] => Equal32.IN3
i_Opcode[1] => Equal33.IN2
i_Opcode[1] => Equal34.IN2
i_Opcode[2] => Equal0.IN3
i_Opcode[2] => Equal17.IN2
i_Opcode[2] => Equal18.IN5
i_Opcode[2] => Equal19.IN2
i_Opcode[2] => Equal20.IN5
i_Opcode[2] => Equal21.IN3
i_Opcode[2] => Equal22.IN2
i_Opcode[2] => Equal23.IN4
i_Opcode[2] => Equal24.IN4
i_Opcode[2] => Equal25.IN2
i_Opcode[2] => Equal26.IN1
i_Opcode[2] => Equal27.IN5
i_Opcode[2] => Equal28.IN4
i_Opcode[2] => Equal29.IN3
i_Opcode[2] => Equal30.IN3
i_Opcode[2] => Equal31.IN2
i_Opcode[2] => Equal32.IN2
i_Opcode[2] => Equal33.IN5
i_Opcode[2] => Equal34.IN4
i_Opcode[3] => Equal0.IN2
i_Opcode[3] => Equal17.IN5
i_Opcode[3] => Equal18.IN1
i_Opcode[3] => Equal19.IN4
i_Opcode[3] => Equal20.IN4
i_Opcode[3] => Equal21.IN2
i_Opcode[3] => Equal22.IN1
i_Opcode[3] => Equal23.IN3
i_Opcode[3] => Equal24.IN3
i_Opcode[3] => Equal25.IN4
i_Opcode[3] => Equal26.IN3
i_Opcode[3] => Equal27.IN2
i_Opcode[3] => Equal28.IN2
i_Opcode[3] => Equal29.IN2
i_Opcode[3] => Equal30.IN2
i_Opcode[3] => Equal31.IN1
i_Opcode[3] => Equal32.IN1
i_Opcode[3] => Equal33.IN1
i_Opcode[3] => Equal34.IN1
i_Opcode[4] => Equal0.IN1
i_Opcode[4] => Equal17.IN1
i_Opcode[4] => Equal18.IN4
i_Opcode[4] => Equal19.IN1
i_Opcode[4] => Equal20.IN1
i_Opcode[4] => Equal21.IN1
i_Opcode[4] => Equal22.IN0
i_Opcode[4] => Equal23.IN1
i_Opcode[4] => Equal24.IN1
i_Opcode[4] => Equal25.IN1
i_Opcode[4] => Equal26.IN0
i_Opcode[4] => Equal27.IN1
i_Opcode[4] => Equal28.IN1
i_Opcode[4] => Equal29.IN1
i_Opcode[4] => Equal30.IN1
i_Opcode[4] => Equal31.IN0
i_Opcode[4] => Equal32.IN0
i_Opcode[4] => Equal33.IN0
i_Opcode[4] => Equal34.IN0
i_Opcode[5] => Equal0.IN0
i_Opcode[5] => Equal17.IN0
i_Opcode[5] => Equal18.IN0
i_Opcode[5] => Equal19.IN0
i_Opcode[5] => Equal20.IN0
i_Opcode[5] => Equal21.IN0
i_Opcode[5] => Equal22.IN3
i_Opcode[5] => Equal23.IN0
i_Opcode[5] => Equal24.IN0
i_Opcode[5] => Equal25.IN0
i_Opcode[5] => Equal26.IN2
i_Opcode[5] => Equal27.IN0
i_Opcode[5] => Equal28.IN0
i_Opcode[5] => Equal29.IN0
i_Opcode[5] => Equal30.IN0
i_Opcode[5] => Equal31.IN5
i_Opcode[5] => Equal32.IN4
i_Opcode[5] => Equal33.IN4
i_Opcode[5] => Equal34.IN3
i_Funct[0] => Equal1.IN4
i_Funct[0] => Equal2.IN5
i_Funct[0] => Equal3.IN3
i_Funct[0] => Equal4.IN5
i_Funct[0] => Equal5.IN2
i_Funct[0] => Equal6.IN5
i_Funct[0] => Equal7.IN2
i_Funct[0] => Equal8.IN5
i_Funct[0] => Equal9.IN4
i_Funct[0] => Equal10.IN5
i_Funct[0] => Equal11.IN3
i_Funct[0] => Equal12.IN5
i_Funct[0] => Equal13.IN4
i_Funct[0] => Equal14.IN4
i_Funct[0] => Equal15.IN3
i_Funct[0] => Equal16.IN5
i_Funct[1] => Equal1.IN3
i_Funct[1] => Equal2.IN3
i_Funct[1] => Equal3.IN2
i_Funct[1] => Equal4.IN4
i_Funct[1] => Equal5.IN5
i_Funct[1] => Equal6.IN2
i_Funct[1] => Equal7.IN5
i_Funct[1] => Equal8.IN4
i_Funct[1] => Equal9.IN5
i_Funct[1] => Equal10.IN4
i_Funct[1] => Equal11.IN5
i_Funct[1] => Equal12.IN4
i_Funct[1] => Equal13.IN3
i_Funct[1] => Equal14.IN3
i_Funct[1] => Equal15.IN5
i_Funct[1] => Equal16.IN4
i_Funct[2] => Equal1.IN2
i_Funct[2] => Equal2.IN2
i_Funct[2] => Equal3.IN5
i_Funct[2] => Equal4.IN3
i_Funct[2] => Equal5.IN4
i_Funct[2] => Equal6.IN4
i_Funct[2] => Equal7.IN1
i_Funct[2] => Equal8.IN3
i_Funct[2] => Equal9.IN3
i_Funct[2] => Equal10.IN3
i_Funct[2] => Equal11.IN2
i_Funct[2] => Equal12.IN2
i_Funct[2] => Equal13.IN2
i_Funct[2] => Equal14.IN5
i_Funct[2] => Equal15.IN4
i_Funct[2] => Equal16.IN3
i_Funct[3] => Equal1.IN1
i_Funct[3] => Equal2.IN1
i_Funct[3] => Equal3.IN1
i_Funct[3] => Equal4.IN1
i_Funct[3] => Equal5.IN1
i_Funct[3] => Equal6.IN1
i_Funct[3] => Equal7.IN4
i_Funct[3] => Equal8.IN2
i_Funct[3] => Equal9.IN2
i_Funct[3] => Equal10.IN2
i_Funct[3] => Equal11.IN1
i_Funct[3] => Equal12.IN1
i_Funct[3] => Equal13.IN5
i_Funct[3] => Equal14.IN2
i_Funct[3] => Equal15.IN2
i_Funct[3] => Equal16.IN2
i_Funct[4] => Equal1.IN0
i_Funct[4] => Equal2.IN0
i_Funct[4] => Equal3.IN0
i_Funct[4] => Equal4.IN0
i_Funct[4] => Equal5.IN0
i_Funct[4] => Equal6.IN0
i_Funct[4] => Equal7.IN0
i_Funct[4] => Equal8.IN1
i_Funct[4] => Equal9.IN1
i_Funct[4] => Equal10.IN1
i_Funct[4] => Equal11.IN0
i_Funct[4] => Equal12.IN0
i_Funct[4] => Equal13.IN1
i_Funct[4] => Equal14.IN1
i_Funct[4] => Equal15.IN1
i_Funct[4] => Equal16.IN1
i_Funct[5] => Equal1.IN5
i_Funct[5] => Equal2.IN4
i_Funct[5] => Equal3.IN4
i_Funct[5] => Equal4.IN2
i_Funct[5] => Equal5.IN3
i_Funct[5] => Equal6.IN3
i_Funct[5] => Equal7.IN3
i_Funct[5] => Equal8.IN0
i_Funct[5] => Equal9.IN0
i_Funct[5] => Equal10.IN0
i_Funct[5] => Equal11.IN4
i_Funct[5] => Equal12.IN3
i_Funct[5] => Equal13.IN0
i_Funct[5] => Equal14.IN0
i_Funct[5] => Equal15.IN0
i_Funct[5] => Equal16.IN0
o_RegDst <= o_RegDst$latch.DB_MAX_OUTPUT_PORT_TYPE
o_RegWrite <= o_RegWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
o_MemWrite <= o_MemWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
o_MemRead <= o_MemRead$latch.DB_MAX_OUTPUT_PORT_TYPE
o_MemToReg <= o_MemToReg$latch.DB_MAX_OUTPUT_PORT_TYPE
o_ALUsrc <= o_ALUsrc$latch.DB_MAX_OUTPUT_PORT_TYPE
o_lw <= o_lw$latch.DB_MAX_OUTPUT_PORT_TYPE
o_HoB <= o_HoB$latch.DB_MAX_OUTPUT_PORT_TYPE
o_sign <= o_sign$latch.DB_MAX_OUTPUT_PORT_TYPE
o_Branch <= o_Branch$latch.DB_MAX_OUTPUT_PORT_TYPE
o_Branchne <= o_Branchne$latch.DB_MAX_OUTPUT_PORT_TYPE
o_Return <= o_Return$latch.DB_MAX_OUTPUT_PORT_TYPE
o_Link <= o_Link$latch.DB_MAX_OUTPUT_PORT_TYPE
o_Jump <= o_Jump$latch.DB_MAX_OUTPUT_PORT_TYPE
o_Halt <= o_Halt$latch.DB_MAX_OUTPUT_PORT_TYPE
o_ALUnAddSub <= o_ALUnAddSub$latch.DB_MAX_OUTPUT_PORT_TYPE
o_ALUout[0] <= o_ALUout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_ALUout[1] <= o_ALUout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_ALUout[2] <= o_ALUout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_ShiftLorR <= o_ShiftLorR$latch.DB_MAX_OUTPUT_PORT_TYPE
o_ShiftArithemtic <= o_ShiftArithemtic$latch.DB_MAX_OUTPUT_PORT_TYPE
o_SHAMT <= o_SHAMT$latch.DB_MAX_OUTPUT_PORT_TYPE
o_Unsigned <= o_Unsigned$latch.DB_MAX_OUTPUT_PORT_TYPE
o_Lui <= o_Lui$latch.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH
i_jump => mux2to1DF:MUX2_32:0:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:1:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:2:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:3:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:4:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:5:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:6:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:7:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:8:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:9:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:10:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:11:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:12:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:13:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:14:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:15:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:16:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:17:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:18:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:19:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:20:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:21:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:22:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:23:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:24:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:25:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:26:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:27:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:28:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:29:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:30:MUX2.i_S
i_jump => mux2to1DF:MUX2_32:31:MUX2.i_S
i_branch => andg2:and2a.i_A
i_branchne => andg2:and2b.i_A
i_return => mux2to1DF:MUX3_32:0:MUX3.i_S
i_return => mux2to1DF:MUX3_32:1:MUX3.i_S
i_return => mux2to1DF:MUX3_32:2:MUX3.i_S
i_return => mux2to1DF:MUX3_32:3:MUX3.i_S
i_return => mux2to1DF:MUX3_32:4:MUX3.i_S
i_return => mux2to1DF:MUX3_32:5:MUX3.i_S
i_return => mux2to1DF:MUX3_32:6:MUX3.i_S
i_return => mux2to1DF:MUX3_32:7:MUX3.i_S
i_return => mux2to1DF:MUX3_32:8:MUX3.i_S
i_return => mux2to1DF:MUX3_32:9:MUX3.i_S
i_return => mux2to1DF:MUX3_32:10:MUX3.i_S
i_return => mux2to1DF:MUX3_32:11:MUX3.i_S
i_return => mux2to1DF:MUX3_32:12:MUX3.i_S
i_return => mux2to1DF:MUX3_32:13:MUX3.i_S
i_return => mux2to1DF:MUX3_32:14:MUX3.i_S
i_return => mux2to1DF:MUX3_32:15:MUX3.i_S
i_return => mux2to1DF:MUX3_32:16:MUX3.i_S
i_return => mux2to1DF:MUX3_32:17:MUX3.i_S
i_return => mux2to1DF:MUX3_32:18:MUX3.i_S
i_return => mux2to1DF:MUX3_32:19:MUX3.i_S
i_return => mux2to1DF:MUX3_32:20:MUX3.i_S
i_return => mux2to1DF:MUX3_32:21:MUX3.i_S
i_return => mux2to1DF:MUX3_32:22:MUX3.i_S
i_return => mux2to1DF:MUX3_32:23:MUX3.i_S
i_return => mux2to1DF:MUX3_32:24:MUX3.i_S
i_return => mux2to1DF:MUX3_32:25:MUX3.i_S
i_return => mux2to1DF:MUX3_32:26:MUX3.i_S
i_return => mux2to1DF:MUX3_32:27:MUX3.i_S
i_return => mux2to1DF:MUX3_32:28:MUX3.i_S
i_return => mux2to1DF:MUX3_32:29:MUX3.i_S
i_return => mux2to1DF:MUX3_32:30:MUX3.i_S
i_return => mux2to1DF:MUX3_32:31:MUX3.i_S
i_zero => invg:notG.i_A
i_zero => andg2:and2a.i_B
i_RST => PC:PC4.i_R
i_CLK => PC:PC4.i_CLKs
i_ra[0] => mux2to1DF:MUX3_32:0:MUX3.i_D1
i_ra[1] => mux2to1DF:MUX3_32:1:MUX3.i_D1
i_ra[2] => mux2to1DF:MUX3_32:2:MUX3.i_D1
i_ra[3] => mux2to1DF:MUX3_32:3:MUX3.i_D1
i_ra[4] => mux2to1DF:MUX3_32:4:MUX3.i_D1
i_ra[5] => mux2to1DF:MUX3_32:5:MUX3.i_D1
i_ra[6] => mux2to1DF:MUX3_32:6:MUX3.i_D1
i_ra[7] => mux2to1DF:MUX3_32:7:MUX3.i_D1
i_ra[8] => mux2to1DF:MUX3_32:8:MUX3.i_D1
i_ra[9] => mux2to1DF:MUX3_32:9:MUX3.i_D1
i_ra[10] => mux2to1DF:MUX3_32:10:MUX3.i_D1
i_ra[11] => mux2to1DF:MUX3_32:11:MUX3.i_D1
i_ra[12] => mux2to1DF:MUX3_32:12:MUX3.i_D1
i_ra[13] => mux2to1DF:MUX3_32:13:MUX3.i_D1
i_ra[14] => mux2to1DF:MUX3_32:14:MUX3.i_D1
i_ra[15] => mux2to1DF:MUX3_32:15:MUX3.i_D1
i_ra[16] => mux2to1DF:MUX3_32:16:MUX3.i_D1
i_ra[17] => mux2to1DF:MUX3_32:17:MUX3.i_D1
i_ra[18] => mux2to1DF:MUX3_32:18:MUX3.i_D1
i_ra[19] => mux2to1DF:MUX3_32:19:MUX3.i_D1
i_ra[20] => mux2to1DF:MUX3_32:20:MUX3.i_D1
i_ra[21] => mux2to1DF:MUX3_32:21:MUX3.i_D1
i_ra[22] => mux2to1DF:MUX3_32:22:MUX3.i_D1
i_ra[23] => mux2to1DF:MUX3_32:23:MUX3.i_D1
i_ra[24] => mux2to1DF:MUX3_32:24:MUX3.i_D1
i_ra[25] => mux2to1DF:MUX3_32:25:MUX3.i_D1
i_ra[26] => mux2to1DF:MUX3_32:26:MUX3.i_D1
i_ra[27] => mux2to1DF:MUX3_32:27:MUX3.i_D1
i_ra[28] => mux2to1DF:MUX3_32:28:MUX3.i_D1
i_ra[29] => mux2to1DF:MUX3_32:29:MUX3.i_D1
i_ra[30] => mux2to1DF:MUX3_32:30:MUX3.i_D1
i_ra[31] => mux2to1DF:MUX3_32:31:MUX3.i_D1
i_instruction25[0] => mux2to1DF:MUX2_32:2:MUX2.i_D1
i_instruction25[1] => mux2to1DF:MUX2_32:3:MUX2.i_D1
i_instruction25[2] => mux2to1DF:MUX2_32:4:MUX2.i_D1
i_instruction25[3] => mux2to1DF:MUX2_32:5:MUX2.i_D1
i_instruction25[4] => mux2to1DF:MUX2_32:6:MUX2.i_D1
i_instruction25[5] => mux2to1DF:MUX2_32:7:MUX2.i_D1
i_instruction25[6] => mux2to1DF:MUX2_32:8:MUX2.i_D1
i_instruction25[7] => mux2to1DF:MUX2_32:9:MUX2.i_D1
i_instruction25[8] => mux2to1DF:MUX2_32:10:MUX2.i_D1
i_instruction25[9] => mux2to1DF:MUX2_32:11:MUX2.i_D1
i_instruction25[10] => mux2to1DF:MUX2_32:12:MUX2.i_D1
i_instruction25[11] => mux2to1DF:MUX2_32:13:MUX2.i_D1
i_instruction25[12] => mux2to1DF:MUX2_32:14:MUX2.i_D1
i_instruction25[13] => mux2to1DF:MUX2_32:15:MUX2.i_D1
i_instruction25[14] => mux2to1DF:MUX2_32:16:MUX2.i_D1
i_instruction25[15] => mux2to1DF:MUX2_32:17:MUX2.i_D1
i_instruction25[16] => mux2to1DF:MUX2_32:18:MUX2.i_D1
i_instruction25[17] => mux2to1DF:MUX2_32:19:MUX2.i_D1
i_instruction25[18] => mux2to1DF:MUX2_32:20:MUX2.i_D1
i_instruction25[19] => mux2to1DF:MUX2_32:21:MUX2.i_D1
i_instruction25[20] => mux2to1DF:MUX2_32:22:MUX2.i_D1
i_instruction25[21] => mux2to1DF:MUX2_32:23:MUX2.i_D1
i_instruction25[22] => mux2to1DF:MUX2_32:24:MUX2.i_D1
i_instruction25[23] => mux2to1DF:MUX2_32:25:MUX2.i_D1
i_instruction25[24] => mux2to1DF:MUX2_32:26:MUX2.i_D1
i_instruction25[25] => mux2to1DF:MUX2_32:27:MUX2.i_D1
i_instruction16[0] => AddSub:ALU2.i_D0[2]
i_instruction16[1] => AddSub:ALU2.i_D0[3]
i_instruction16[2] => AddSub:ALU2.i_D0[4]
i_instruction16[3] => AddSub:ALU2.i_D0[5]
i_instruction16[4] => AddSub:ALU2.i_D0[6]
i_instruction16[5] => AddSub:ALU2.i_D0[7]
i_instruction16[6] => AddSub:ALU2.i_D0[8]
i_instruction16[7] => AddSub:ALU2.i_D0[9]
i_instruction16[8] => AddSub:ALU2.i_D0[10]
i_instruction16[9] => AddSub:ALU2.i_D0[11]
i_instruction16[10] => AddSub:ALU2.i_D0[12]
i_instruction16[11] => AddSub:ALU2.i_D0[13]
i_instruction16[12] => AddSub:ALU2.i_D0[14]
i_instruction16[13] => AddSub:ALU2.i_D0[15]
i_instruction16[14] => AddSub:ALU2.i_D0[16]
i_instruction16[15] => AddSub:ALU2.i_D0[17]
i_instruction16[16] => AddSub:ALU2.i_D0[18]
i_instruction16[17] => AddSub:ALU2.i_D0[19]
i_instruction16[18] => AddSub:ALU2.i_D0[20]
i_instruction16[19] => AddSub:ALU2.i_D0[21]
i_instruction16[20] => AddSub:ALU2.i_D0[22]
i_instruction16[21] => AddSub:ALU2.i_D0[23]
i_instruction16[22] => AddSub:ALU2.i_D0[24]
i_instruction16[23] => AddSub:ALU2.i_D0[25]
i_instruction16[24] => AddSub:ALU2.i_D0[26]
i_instruction16[25] => AddSub:ALU2.i_D0[27]
i_instruction16[26] => AddSub:ALU2.i_D0[28]
i_instruction16[27] => AddSub:ALU2.i_D0[29]
i_instruction16[28] => AddSub:ALU2.i_D0[30]
i_instruction16[29] => AddSub:ALU2.i_D0[31]
i_instruction16[30] => ~NO_FANOUT~
i_instruction16[31] => ~NO_FANOUT~
o_PC4[0] <= AddSub:ALU1.o_S[0]
o_PC4[1] <= AddSub:ALU1.o_S[1]
o_PC4[2] <= AddSub:ALU1.o_S[2]
o_PC4[3] <= AddSub:ALU1.o_S[3]
o_PC4[4] <= AddSub:ALU1.o_S[4]
o_PC4[5] <= AddSub:ALU1.o_S[5]
o_PC4[6] <= AddSub:ALU1.o_S[6]
o_PC4[7] <= AddSub:ALU1.o_S[7]
o_PC4[8] <= AddSub:ALU1.o_S[8]
o_PC4[9] <= AddSub:ALU1.o_S[9]
o_PC4[10] <= AddSub:ALU1.o_S[10]
o_PC4[11] <= AddSub:ALU1.o_S[11]
o_PC4[12] <= AddSub:ALU1.o_S[12]
o_PC4[13] <= AddSub:ALU1.o_S[13]
o_PC4[14] <= AddSub:ALU1.o_S[14]
o_PC4[15] <= AddSub:ALU1.o_S[15]
o_PC4[16] <= AddSub:ALU1.o_S[16]
o_PC4[17] <= AddSub:ALU1.o_S[17]
o_PC4[18] <= AddSub:ALU1.o_S[18]
o_PC4[19] <= AddSub:ALU1.o_S[19]
o_PC4[20] <= AddSub:ALU1.o_S[20]
o_PC4[21] <= AddSub:ALU1.o_S[21]
o_PC4[22] <= AddSub:ALU1.o_S[22]
o_PC4[23] <= AddSub:ALU1.o_S[23]
o_PC4[24] <= AddSub:ALU1.o_S[24]
o_PC4[25] <= AddSub:ALU1.o_S[25]
o_PC4[26] <= AddSub:ALU1.o_S[26]
o_PC4[27] <= AddSub:ALU1.o_S[27]
o_PC4[28] <= AddSub:ALU1.o_S[28]
o_PC4[29] <= AddSub:ALU1.o_S[29]
o_PC4[30] <= AddSub:ALU1.o_S[30]
o_PC4[31] <= AddSub:ALU1.o_S[31]
o_PCNEW[0] <= PC:PC4.o_OUT[0]
o_PCNEW[1] <= PC:PC4.o_OUT[1]
o_PCNEW[2] <= PC:PC4.o_OUT[2]
o_PCNEW[3] <= PC:PC4.o_OUT[3]
o_PCNEW[4] <= PC:PC4.o_OUT[4]
o_PCNEW[5] <= PC:PC4.o_OUT[5]
o_PCNEW[6] <= PC:PC4.o_OUT[6]
o_PCNEW[7] <= PC:PC4.o_OUT[7]
o_PCNEW[8] <= PC:PC4.o_OUT[8]
o_PCNEW[9] <= PC:PC4.o_OUT[9]
o_PCNEW[10] <= PC:PC4.o_OUT[10]
o_PCNEW[11] <= PC:PC4.o_OUT[11]
o_PCNEW[12] <= PC:PC4.o_OUT[12]
o_PCNEW[13] <= PC:PC4.o_OUT[13]
o_PCNEW[14] <= PC:PC4.o_OUT[14]
o_PCNEW[15] <= PC:PC4.o_OUT[15]
o_PCNEW[16] <= PC:PC4.o_OUT[16]
o_PCNEW[17] <= PC:PC4.o_OUT[17]
o_PCNEW[18] <= PC:PC4.o_OUT[18]
o_PCNEW[19] <= PC:PC4.o_OUT[19]
o_PCNEW[20] <= PC:PC4.o_OUT[20]
o_PCNEW[21] <= PC:PC4.o_OUT[21]
o_PCNEW[22] <= PC:PC4.o_OUT[22]
o_PCNEW[23] <= PC:PC4.o_OUT[23]
o_PCNEW[24] <= PC:PC4.o_OUT[24]
o_PCNEW[25] <= PC:PC4.o_OUT[25]
o_PCNEW[26] <= PC:PC4.o_OUT[26]
o_PCNEW[27] <= PC:PC4.o_OUT[27]
o_PCNEW[28] <= PC:PC4.o_OUT[28]
o_PCNEW[29] <= PC:PC4.o_OUT[29]
o_PCNEW[30] <= PC:PC4.o_OUT[30]
o_PCNEW[31] <= PC:PC4.o_OUT[31]


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1
i_Cin => Adder:fullAdd.i_D2
i_AddSub => mux2to1DF:mux.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:0:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:1:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:2:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:3:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:4:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:5:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:6:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:7:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:8:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:9:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:10:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:11:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:12:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:13:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:14:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:15:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:16:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:17:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:18:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:19:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:20:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:21:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:22:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:23:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:24:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:25:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:26:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:27:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:28:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:29:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:30:MUX.i_S
i_ALUSrc => mux2to1DF:MUX1.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:0:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:1:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:2:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:3:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:4:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:5:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:6:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:7:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:8:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:9:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:10:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:11:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:12:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:13:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:14:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:15:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:16:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:17:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:18:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:19:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:20:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:21:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:22:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:23:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:24:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:25:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:26:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:27:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:28:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:29:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:30:MUX2.i_S
i_D1[0] => Adder:fullAdd.i_D1
i_D1[1] => Adder:G_NBit_ADD:0:ADD.i_D1
i_D1[2] => Adder:G_NBit_ADD:1:ADD.i_D1
i_D1[3] => Adder:G_NBit_ADD:2:ADD.i_D1
i_D1[4] => Adder:G_NBit_ADD:3:ADD.i_D1
i_D1[5] => Adder:G_NBit_ADD:4:ADD.i_D1
i_D1[6] => Adder:G_NBit_ADD:5:ADD.i_D1
i_D1[7] => Adder:G_NBit_ADD:6:ADD.i_D1
i_D1[8] => Adder:G_NBit_ADD:7:ADD.i_D1
i_D1[9] => Adder:G_NBit_ADD:8:ADD.i_D1
i_D1[10] => Adder:G_NBit_ADD:9:ADD.i_D1
i_D1[11] => Adder:G_NBit_ADD:10:ADD.i_D1
i_D1[12] => Adder:G_NBit_ADD:11:ADD.i_D1
i_D1[13] => Adder:G_NBit_ADD:12:ADD.i_D1
i_D1[14] => Adder:G_NBit_ADD:13:ADD.i_D1
i_D1[15] => Adder:G_NBit_ADD:14:ADD.i_D1
i_D1[16] => Adder:G_NBit_ADD:15:ADD.i_D1
i_D1[17] => Adder:G_NBit_ADD:16:ADD.i_D1
i_D1[18] => Adder:G_NBit_ADD:17:ADD.i_D1
i_D1[19] => Adder:G_NBit_ADD:18:ADD.i_D1
i_D1[20] => Adder:G_NBit_ADD:19:ADD.i_D1
i_D1[21] => Adder:G_NBit_ADD:20:ADD.i_D1
i_D1[22] => Adder:G_NBit_ADD:21:ADD.i_D1
i_D1[23] => Adder:G_NBit_ADD:22:ADD.i_D1
i_D1[24] => Adder:G_NBit_ADD:23:ADD.i_D1
i_D1[25] => Adder:G_NBit_ADD:24:ADD.i_D1
i_D1[26] => Adder:G_NBit_ADD:25:ADD.i_D1
i_D1[27] => Adder:G_NBit_ADD:26:ADD.i_D1
i_D1[28] => Adder:G_NBit_ADD:27:ADD.i_D1
i_D1[29] => Adder:G_NBit_ADD:28:ADD.i_D1
i_D1[30] => Adder:G_NBit_ADD:29:ADD.i_D1
i_D1[31] => Adder:G_NBit_ADD:30:ADD.i_D1
i_D0[0] => mux2to1DF:MUX1.i_D0
i_D0[1] => mux2to1DF:G_NBit_ADD:0:MUX2.i_D0
i_D0[2] => mux2to1DF:G_NBit_ADD:1:MUX2.i_D0
i_D0[3] => mux2to1DF:G_NBit_ADD:2:MUX2.i_D0
i_D0[4] => mux2to1DF:G_NBit_ADD:3:MUX2.i_D0
i_D0[5] => mux2to1DF:G_NBit_ADD:4:MUX2.i_D0
i_D0[6] => mux2to1DF:G_NBit_ADD:5:MUX2.i_D0
i_D0[7] => mux2to1DF:G_NBit_ADD:6:MUX2.i_D0
i_D0[8] => mux2to1DF:G_NBit_ADD:7:MUX2.i_D0
i_D0[9] => mux2to1DF:G_NBit_ADD:8:MUX2.i_D0
i_D0[10] => mux2to1DF:G_NBit_ADD:9:MUX2.i_D0
i_D0[11] => mux2to1DF:G_NBit_ADD:10:MUX2.i_D0
i_D0[12] => mux2to1DF:G_NBit_ADD:11:MUX2.i_D0
i_D0[13] => mux2to1DF:G_NBit_ADD:12:MUX2.i_D0
i_D0[14] => mux2to1DF:G_NBit_ADD:13:MUX2.i_D0
i_D0[15] => mux2to1DF:G_NBit_ADD:14:MUX2.i_D0
i_D0[16] => mux2to1DF:G_NBit_ADD:15:MUX2.i_D0
i_D0[17] => mux2to1DF:G_NBit_ADD:16:MUX2.i_D0
i_D0[18] => mux2to1DF:G_NBit_ADD:17:MUX2.i_D0
i_D0[19] => mux2to1DF:G_NBit_ADD:18:MUX2.i_D0
i_D0[20] => mux2to1DF:G_NBit_ADD:19:MUX2.i_D0
i_D0[21] => mux2to1DF:G_NBit_ADD:20:MUX2.i_D0
i_D0[22] => mux2to1DF:G_NBit_ADD:21:MUX2.i_D0
i_D0[23] => mux2to1DF:G_NBit_ADD:22:MUX2.i_D0
i_D0[24] => mux2to1DF:G_NBit_ADD:23:MUX2.i_D0
i_D0[25] => mux2to1DF:G_NBit_ADD:24:MUX2.i_D0
i_D0[26] => mux2to1DF:G_NBit_ADD:25:MUX2.i_D0
i_D0[27] => mux2to1DF:G_NBit_ADD:26:MUX2.i_D0
i_D0[28] => mux2to1DF:G_NBit_ADD:27:MUX2.i_D0
i_D0[29] => mux2to1DF:G_NBit_ADD:28:MUX2.i_D0
i_D0[30] => mux2to1DF:G_NBit_ADD:29:MUX2.i_D0
i_D0[31] => mux2to1DF:G_NBit_ADD:30:MUX2.i_D0
i_regWrite[0] => mux2to1DF:MUX1.i_D1
i_regWrite[1] => mux2to1DF:G_NBit_ADD:0:MUX2.i_D1
i_regWrite[2] => mux2to1DF:G_NBit_ADD:1:MUX2.i_D1
i_regWrite[3] => mux2to1DF:G_NBit_ADD:2:MUX2.i_D1
i_regWrite[4] => mux2to1DF:G_NBit_ADD:3:MUX2.i_D1
i_regWrite[5] => mux2to1DF:G_NBit_ADD:4:MUX2.i_D1
i_regWrite[6] => mux2to1DF:G_NBit_ADD:5:MUX2.i_D1
i_regWrite[7] => mux2to1DF:G_NBit_ADD:6:MUX2.i_D1
i_regWrite[8] => mux2to1DF:G_NBit_ADD:7:MUX2.i_D1
i_regWrite[9] => mux2to1DF:G_NBit_ADD:8:MUX2.i_D1
i_regWrite[10] => mux2to1DF:G_NBit_ADD:9:MUX2.i_D1
i_regWrite[11] => mux2to1DF:G_NBit_ADD:10:MUX2.i_D1
i_regWrite[12] => mux2to1DF:G_NBit_ADD:11:MUX2.i_D1
i_regWrite[13] => mux2to1DF:G_NBit_ADD:12:MUX2.i_D1
i_regWrite[14] => mux2to1DF:G_NBit_ADD:13:MUX2.i_D1
i_regWrite[15] => mux2to1DF:G_NBit_ADD:14:MUX2.i_D1
i_regWrite[16] => mux2to1DF:G_NBit_ADD:15:MUX2.i_D1
i_regWrite[17] => mux2to1DF:G_NBit_ADD:16:MUX2.i_D1
i_regWrite[18] => mux2to1DF:G_NBit_ADD:17:MUX2.i_D1
i_regWrite[19] => mux2to1DF:G_NBit_ADD:18:MUX2.i_D1
i_regWrite[20] => mux2to1DF:G_NBit_ADD:19:MUX2.i_D1
i_regWrite[21] => mux2to1DF:G_NBit_ADD:20:MUX2.i_D1
i_regWrite[22] => mux2to1DF:G_NBit_ADD:21:MUX2.i_D1
i_regWrite[23] => mux2to1DF:G_NBit_ADD:22:MUX2.i_D1
i_regWrite[24] => mux2to1DF:G_NBit_ADD:23:MUX2.i_D1
i_regWrite[25] => mux2to1DF:G_NBit_ADD:24:MUX2.i_D1
i_regWrite[26] => mux2to1DF:G_NBit_ADD:25:MUX2.i_D1
i_regWrite[27] => mux2to1DF:G_NBit_ADD:26:MUX2.i_D1
i_regWrite[28] => mux2to1DF:G_NBit_ADD:27:MUX2.i_D1
i_regWrite[29] => mux2to1DF:G_NBit_ADD:28:MUX2.i_D1
i_regWrite[30] => mux2to1DF:G_NBit_ADD:29:MUX2.i_D1
i_regWrite[31] => mux2to1DF:G_NBit_ADD:30:MUX2.i_D1
o_C[0] <= Adder:fullAdd.o_Cout
o_C[1] <= Adder:G_NBit_ADD:0:ADD.o_Cout
o_C[2] <= Adder:G_NBit_ADD:1:ADD.o_Cout
o_C[3] <= Adder:G_NBit_ADD:2:ADD.o_Cout
o_C[4] <= Adder:G_NBit_ADD:3:ADD.o_Cout
o_C[5] <= Adder:G_NBit_ADD:4:ADD.o_Cout
o_C[6] <= Adder:G_NBit_ADD:5:ADD.o_Cout
o_C[7] <= Adder:G_NBit_ADD:6:ADD.o_Cout
o_C[8] <= Adder:G_NBit_ADD:7:ADD.o_Cout
o_C[9] <= Adder:G_NBit_ADD:8:ADD.o_Cout
o_C[10] <= Adder:G_NBit_ADD:9:ADD.o_Cout
o_C[11] <= Adder:G_NBit_ADD:10:ADD.o_Cout
o_C[12] <= Adder:G_NBit_ADD:11:ADD.o_Cout
o_C[13] <= Adder:G_NBit_ADD:12:ADD.o_Cout
o_C[14] <= Adder:G_NBit_ADD:13:ADD.o_Cout
o_C[15] <= Adder:G_NBit_ADD:14:ADD.o_Cout
o_C[16] <= Adder:G_NBit_ADD:15:ADD.o_Cout
o_C[17] <= Adder:G_NBit_ADD:16:ADD.o_Cout
o_C[18] <= Adder:G_NBit_ADD:17:ADD.o_Cout
o_C[19] <= Adder:G_NBit_ADD:18:ADD.o_Cout
o_C[20] <= Adder:G_NBit_ADD:19:ADD.o_Cout
o_C[21] <= Adder:G_NBit_ADD:20:ADD.o_Cout
o_C[22] <= Adder:G_NBit_ADD:21:ADD.o_Cout
o_C[23] <= Adder:G_NBit_ADD:22:ADD.o_Cout
o_C[24] <= Adder:G_NBit_ADD:23:ADD.o_Cout
o_C[25] <= Adder:G_NBit_ADD:24:ADD.o_Cout
o_C[26] <= Adder:G_NBit_ADD:25:ADD.o_Cout
o_C[27] <= Adder:G_NBit_ADD:26:ADD.o_Cout
o_C[28] <= Adder:G_NBit_ADD:27:ADD.o_Cout
o_C[29] <= Adder:G_NBit_ADD:28:ADD.o_Cout
o_C[30] <= Adder:G_NBit_ADD:29:ADD.o_Cout
o_C[31] <= Adder:G_NBit_ADD:30:ADD.o_Cout
o_S[0] <= Adder:fullAdd.o_Sum
o_S[1] <= Adder:G_NBit_ADD:0:ADD.o_Sum
o_S[2] <= Adder:G_NBit_ADD:1:ADD.o_Sum
o_S[3] <= Adder:G_NBit_ADD:2:ADD.o_Sum
o_S[4] <= Adder:G_NBit_ADD:3:ADD.o_Sum
o_S[5] <= Adder:G_NBit_ADD:4:ADD.o_Sum
o_S[6] <= Adder:G_NBit_ADD:5:ADD.o_Sum
o_S[7] <= Adder:G_NBit_ADD:6:ADD.o_Sum
o_S[8] <= Adder:G_NBit_ADD:7:ADD.o_Sum
o_S[9] <= Adder:G_NBit_ADD:8:ADD.o_Sum
o_S[10] <= Adder:G_NBit_ADD:9:ADD.o_Sum
o_S[11] <= Adder:G_NBit_ADD:10:ADD.o_Sum
o_S[12] <= Adder:G_NBit_ADD:11:ADD.o_Sum
o_S[13] <= Adder:G_NBit_ADD:12:ADD.o_Sum
o_S[14] <= Adder:G_NBit_ADD:13:ADD.o_Sum
o_S[15] <= Adder:G_NBit_ADD:14:ADD.o_Sum
o_S[16] <= Adder:G_NBit_ADD:15:ADD.o_Sum
o_S[17] <= Adder:G_NBit_ADD:16:ADD.o_Sum
o_S[18] <= Adder:G_NBit_ADD:17:ADD.o_Sum
o_S[19] <= Adder:G_NBit_ADD:18:ADD.o_Sum
o_S[20] <= Adder:G_NBit_ADD:19:ADD.o_Sum
o_S[21] <= Adder:G_NBit_ADD:20:ADD.o_Sum
o_S[22] <= Adder:G_NBit_ADD:21:ADD.o_Sum
o_S[23] <= Adder:G_NBit_ADD:22:ADD.o_Sum
o_S[24] <= Adder:G_NBit_ADD:23:ADD.o_Sum
o_S[25] <= Adder:G_NBit_ADD:24:ADD.o_Sum
o_S[26] <= Adder:G_NBit_ADD:25:ADD.o_Sum
o_S[27] <= Adder:G_NBit_ADD:26:ADD.o_Sum
o_S[28] <= Adder:G_NBit_ADD:27:ADD.o_Sum
o_S[29] <= Adder:G_NBit_ADD:28:ADD.o_Sum
o_S[30] <= Adder:G_NBit_ADD:29:ADD.o_Sum
o_S[31] <= Adder:G_NBit_ADD:30:ADD.o_Sum


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:mux
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:0:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:0:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:0:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:0:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:0:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:0:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:0:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:0:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:0:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:0:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:0:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:0:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:0:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:0:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:0:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:1:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:1:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:1:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:1:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:1:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:1:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:1:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:1:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:1:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:1:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:1:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:1:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:1:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:1:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:1:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:2:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:2:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:2:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:2:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:2:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:2:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:2:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:2:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:2:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:2:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:2:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:2:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:2:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:2:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:2:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:3:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:3:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:3:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:3:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:3:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:3:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:3:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:3:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:3:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:3:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:3:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:3:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:3:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:3:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:3:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:4:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:4:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:4:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:4:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:4:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:4:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:4:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:4:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:4:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:4:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:4:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:4:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:4:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:4:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:4:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:5:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:5:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:5:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:5:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:5:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:5:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:5:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:5:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:5:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:5:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:5:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:5:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:5:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:5:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:5:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:6:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:6:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:6:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:6:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:6:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:6:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:6:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:6:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:6:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:6:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:6:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:6:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:6:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:6:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:6:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:7:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:7:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:7:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:7:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:7:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:7:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:7:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:7:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:7:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:7:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:7:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:7:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:7:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:7:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:7:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:8:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:8:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:8:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:8:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:8:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:8:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:8:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:8:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:8:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:8:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:8:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:8:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:8:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:8:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:8:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:9:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:9:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:9:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:9:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:9:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:9:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:9:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:9:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:9:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:9:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:9:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:9:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:9:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:9:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:9:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:10:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:10:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:10:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:10:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:10:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:10:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:10:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:10:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:10:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:10:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:10:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:10:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:10:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:10:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:10:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:11:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:11:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:11:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:11:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:11:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:11:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:11:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:11:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:11:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:11:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:11:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:11:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:11:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:11:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:11:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:12:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:12:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:12:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:12:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:12:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:12:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:12:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:12:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:12:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:12:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:12:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:12:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:12:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:12:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:12:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:13:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:13:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:13:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:13:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:13:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:13:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:13:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:13:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:13:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:13:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:13:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:13:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:13:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:13:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:13:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:14:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:14:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:14:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:14:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:14:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:14:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:14:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:14:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:14:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:14:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:14:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:14:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:14:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:14:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:14:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:15:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:15:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:15:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:15:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:15:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:15:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:15:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:15:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:15:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:15:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:15:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:15:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:15:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:15:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:15:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:16:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:16:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:16:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:16:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:16:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:16:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:16:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:16:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:16:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:16:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:16:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:16:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:16:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:16:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:16:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:17:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:17:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:17:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:17:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:17:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:17:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:17:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:17:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:17:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:17:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:17:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:17:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:17:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:17:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:17:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:18:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:18:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:18:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:18:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:18:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:18:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:18:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:18:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:18:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:18:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:18:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:18:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:18:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:18:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:18:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:19:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:19:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:19:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:19:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:19:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:19:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:19:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:19:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:19:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:19:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:19:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:19:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:19:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:19:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:19:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:20:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:20:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:20:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:20:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:20:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:20:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:20:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:20:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:20:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:20:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:20:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:20:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:20:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:20:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:20:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:21:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:21:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:21:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:21:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:21:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:21:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:21:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:21:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:21:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:21:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:21:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:21:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:21:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:21:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:21:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:22:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:22:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:22:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:22:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:22:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:22:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:22:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:22:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:22:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:22:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:22:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:22:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:22:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:22:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:22:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:23:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:23:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:23:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:23:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:23:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:23:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:23:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:23:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:23:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:23:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:23:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:23:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:23:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:23:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:23:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:24:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:24:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:24:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:24:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:24:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:24:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:24:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:24:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:24:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:24:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:24:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:24:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:24:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:24:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:24:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:25:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:25:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:25:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:25:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:25:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:25:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:25:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:25:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:25:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:25:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:25:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:25:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:25:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:25:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:25:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:26:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:26:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:26:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:26:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:26:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:26:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:26:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:26:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:26:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:26:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:26:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:26:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:26:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:26:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:26:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:27:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:27:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:27:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:27:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:27:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:27:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:27:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:27:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:27:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:27:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:27:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:27:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:27:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:27:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:27:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:28:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:28:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:28:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:28:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:28:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:28:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:28:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:28:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:28:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:28:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:28:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:28:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:28:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:28:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:28:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:29:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:29:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:29:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:29:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:29:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:29:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:29:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:29:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:29:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:29:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:29:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:29:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:29:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:29:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:29:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|invg:\G_NBit_ADD:30:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:30:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:\G_NBit_ADD:30:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:30:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:30:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:30:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:30:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:30:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:30:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:30:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:30:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:30:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:30:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:30:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU1|Adder:\G_NBit_ADD:30:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2
i_Cin => Adder:fullAdd.i_D2
i_AddSub => mux2to1DF:mux.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:0:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:1:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:2:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:3:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:4:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:5:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:6:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:7:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:8:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:9:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:10:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:11:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:12:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:13:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:14:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:15:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:16:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:17:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:18:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:19:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:20:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:21:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:22:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:23:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:24:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:25:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:26:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:27:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:28:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:29:MUX.i_S
i_AddSub => mux2to1DF:G_NBit_ADD:30:MUX.i_S
i_ALUSrc => mux2to1DF:MUX1.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:0:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:1:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:2:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:3:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:4:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:5:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:6:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:7:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:8:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:9:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:10:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:11:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:12:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:13:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:14:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:15:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:16:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:17:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:18:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:19:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:20:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:21:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:22:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:23:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:24:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:25:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:26:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:27:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:28:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:29:MUX2.i_S
i_ALUSrc => mux2to1DF:G_NBit_ADD:30:MUX2.i_S
i_D1[0] => Adder:fullAdd.i_D1
i_D1[1] => Adder:G_NBit_ADD:0:ADD.i_D1
i_D1[2] => Adder:G_NBit_ADD:1:ADD.i_D1
i_D1[3] => Adder:G_NBit_ADD:2:ADD.i_D1
i_D1[4] => Adder:G_NBit_ADD:3:ADD.i_D1
i_D1[5] => Adder:G_NBit_ADD:4:ADD.i_D1
i_D1[6] => Adder:G_NBit_ADD:5:ADD.i_D1
i_D1[7] => Adder:G_NBit_ADD:6:ADD.i_D1
i_D1[8] => Adder:G_NBit_ADD:7:ADD.i_D1
i_D1[9] => Adder:G_NBit_ADD:8:ADD.i_D1
i_D1[10] => Adder:G_NBit_ADD:9:ADD.i_D1
i_D1[11] => Adder:G_NBit_ADD:10:ADD.i_D1
i_D1[12] => Adder:G_NBit_ADD:11:ADD.i_D1
i_D1[13] => Adder:G_NBit_ADD:12:ADD.i_D1
i_D1[14] => Adder:G_NBit_ADD:13:ADD.i_D1
i_D1[15] => Adder:G_NBit_ADD:14:ADD.i_D1
i_D1[16] => Adder:G_NBit_ADD:15:ADD.i_D1
i_D1[17] => Adder:G_NBit_ADD:16:ADD.i_D1
i_D1[18] => Adder:G_NBit_ADD:17:ADD.i_D1
i_D1[19] => Adder:G_NBit_ADD:18:ADD.i_D1
i_D1[20] => Adder:G_NBit_ADD:19:ADD.i_D1
i_D1[21] => Adder:G_NBit_ADD:20:ADD.i_D1
i_D1[22] => Adder:G_NBit_ADD:21:ADD.i_D1
i_D1[23] => Adder:G_NBit_ADD:22:ADD.i_D1
i_D1[24] => Adder:G_NBit_ADD:23:ADD.i_D1
i_D1[25] => Adder:G_NBit_ADD:24:ADD.i_D1
i_D1[26] => Adder:G_NBit_ADD:25:ADD.i_D1
i_D1[27] => Adder:G_NBit_ADD:26:ADD.i_D1
i_D1[28] => Adder:G_NBit_ADD:27:ADD.i_D1
i_D1[29] => Adder:G_NBit_ADD:28:ADD.i_D1
i_D1[30] => Adder:G_NBit_ADD:29:ADD.i_D1
i_D1[31] => Adder:G_NBit_ADD:30:ADD.i_D1
i_D0[0] => mux2to1DF:MUX1.i_D0
i_D0[1] => mux2to1DF:G_NBit_ADD:0:MUX2.i_D0
i_D0[2] => mux2to1DF:G_NBit_ADD:1:MUX2.i_D0
i_D0[3] => mux2to1DF:G_NBit_ADD:2:MUX2.i_D0
i_D0[4] => mux2to1DF:G_NBit_ADD:3:MUX2.i_D0
i_D0[5] => mux2to1DF:G_NBit_ADD:4:MUX2.i_D0
i_D0[6] => mux2to1DF:G_NBit_ADD:5:MUX2.i_D0
i_D0[7] => mux2to1DF:G_NBit_ADD:6:MUX2.i_D0
i_D0[8] => mux2to1DF:G_NBit_ADD:7:MUX2.i_D0
i_D0[9] => mux2to1DF:G_NBit_ADD:8:MUX2.i_D0
i_D0[10] => mux2to1DF:G_NBit_ADD:9:MUX2.i_D0
i_D0[11] => mux2to1DF:G_NBit_ADD:10:MUX2.i_D0
i_D0[12] => mux2to1DF:G_NBit_ADD:11:MUX2.i_D0
i_D0[13] => mux2to1DF:G_NBit_ADD:12:MUX2.i_D0
i_D0[14] => mux2to1DF:G_NBit_ADD:13:MUX2.i_D0
i_D0[15] => mux2to1DF:G_NBit_ADD:14:MUX2.i_D0
i_D0[16] => mux2to1DF:G_NBit_ADD:15:MUX2.i_D0
i_D0[17] => mux2to1DF:G_NBit_ADD:16:MUX2.i_D0
i_D0[18] => mux2to1DF:G_NBit_ADD:17:MUX2.i_D0
i_D0[19] => mux2to1DF:G_NBit_ADD:18:MUX2.i_D0
i_D0[20] => mux2to1DF:G_NBit_ADD:19:MUX2.i_D0
i_D0[21] => mux2to1DF:G_NBit_ADD:20:MUX2.i_D0
i_D0[22] => mux2to1DF:G_NBit_ADD:21:MUX2.i_D0
i_D0[23] => mux2to1DF:G_NBit_ADD:22:MUX2.i_D0
i_D0[24] => mux2to1DF:G_NBit_ADD:23:MUX2.i_D0
i_D0[25] => mux2to1DF:G_NBit_ADD:24:MUX2.i_D0
i_D0[26] => mux2to1DF:G_NBit_ADD:25:MUX2.i_D0
i_D0[27] => mux2to1DF:G_NBit_ADD:26:MUX2.i_D0
i_D0[28] => mux2to1DF:G_NBit_ADD:27:MUX2.i_D0
i_D0[29] => mux2to1DF:G_NBit_ADD:28:MUX2.i_D0
i_D0[30] => mux2to1DF:G_NBit_ADD:29:MUX2.i_D0
i_D0[31] => mux2to1DF:G_NBit_ADD:30:MUX2.i_D0
i_regWrite[0] => mux2to1DF:MUX1.i_D1
i_regWrite[1] => mux2to1DF:G_NBit_ADD:0:MUX2.i_D1
i_regWrite[2] => mux2to1DF:G_NBit_ADD:1:MUX2.i_D1
i_regWrite[3] => mux2to1DF:G_NBit_ADD:2:MUX2.i_D1
i_regWrite[4] => mux2to1DF:G_NBit_ADD:3:MUX2.i_D1
i_regWrite[5] => mux2to1DF:G_NBit_ADD:4:MUX2.i_D1
i_regWrite[6] => mux2to1DF:G_NBit_ADD:5:MUX2.i_D1
i_regWrite[7] => mux2to1DF:G_NBit_ADD:6:MUX2.i_D1
i_regWrite[8] => mux2to1DF:G_NBit_ADD:7:MUX2.i_D1
i_regWrite[9] => mux2to1DF:G_NBit_ADD:8:MUX2.i_D1
i_regWrite[10] => mux2to1DF:G_NBit_ADD:9:MUX2.i_D1
i_regWrite[11] => mux2to1DF:G_NBit_ADD:10:MUX2.i_D1
i_regWrite[12] => mux2to1DF:G_NBit_ADD:11:MUX2.i_D1
i_regWrite[13] => mux2to1DF:G_NBit_ADD:12:MUX2.i_D1
i_regWrite[14] => mux2to1DF:G_NBit_ADD:13:MUX2.i_D1
i_regWrite[15] => mux2to1DF:G_NBit_ADD:14:MUX2.i_D1
i_regWrite[16] => mux2to1DF:G_NBit_ADD:15:MUX2.i_D1
i_regWrite[17] => mux2to1DF:G_NBit_ADD:16:MUX2.i_D1
i_regWrite[18] => mux2to1DF:G_NBit_ADD:17:MUX2.i_D1
i_regWrite[19] => mux2to1DF:G_NBit_ADD:18:MUX2.i_D1
i_regWrite[20] => mux2to1DF:G_NBit_ADD:19:MUX2.i_D1
i_regWrite[21] => mux2to1DF:G_NBit_ADD:20:MUX2.i_D1
i_regWrite[22] => mux2to1DF:G_NBit_ADD:21:MUX2.i_D1
i_regWrite[23] => mux2to1DF:G_NBit_ADD:22:MUX2.i_D1
i_regWrite[24] => mux2to1DF:G_NBit_ADD:23:MUX2.i_D1
i_regWrite[25] => mux2to1DF:G_NBit_ADD:24:MUX2.i_D1
i_regWrite[26] => mux2to1DF:G_NBit_ADD:25:MUX2.i_D1
i_regWrite[27] => mux2to1DF:G_NBit_ADD:26:MUX2.i_D1
i_regWrite[28] => mux2to1DF:G_NBit_ADD:27:MUX2.i_D1
i_regWrite[29] => mux2to1DF:G_NBit_ADD:28:MUX2.i_D1
i_regWrite[30] => mux2to1DF:G_NBit_ADD:29:MUX2.i_D1
i_regWrite[31] => mux2to1DF:G_NBit_ADD:30:MUX2.i_D1
o_C[0] <= Adder:fullAdd.o_Cout
o_C[1] <= Adder:G_NBit_ADD:0:ADD.o_Cout
o_C[2] <= Adder:G_NBit_ADD:1:ADD.o_Cout
o_C[3] <= Adder:G_NBit_ADD:2:ADD.o_Cout
o_C[4] <= Adder:G_NBit_ADD:3:ADD.o_Cout
o_C[5] <= Adder:G_NBit_ADD:4:ADD.o_Cout
o_C[6] <= Adder:G_NBit_ADD:5:ADD.o_Cout
o_C[7] <= Adder:G_NBit_ADD:6:ADD.o_Cout
o_C[8] <= Adder:G_NBit_ADD:7:ADD.o_Cout
o_C[9] <= Adder:G_NBit_ADD:8:ADD.o_Cout
o_C[10] <= Adder:G_NBit_ADD:9:ADD.o_Cout
o_C[11] <= Adder:G_NBit_ADD:10:ADD.o_Cout
o_C[12] <= Adder:G_NBit_ADD:11:ADD.o_Cout
o_C[13] <= Adder:G_NBit_ADD:12:ADD.o_Cout
o_C[14] <= Adder:G_NBit_ADD:13:ADD.o_Cout
o_C[15] <= Adder:G_NBit_ADD:14:ADD.o_Cout
o_C[16] <= Adder:G_NBit_ADD:15:ADD.o_Cout
o_C[17] <= Adder:G_NBit_ADD:16:ADD.o_Cout
o_C[18] <= Adder:G_NBit_ADD:17:ADD.o_Cout
o_C[19] <= Adder:G_NBit_ADD:18:ADD.o_Cout
o_C[20] <= Adder:G_NBit_ADD:19:ADD.o_Cout
o_C[21] <= Adder:G_NBit_ADD:20:ADD.o_Cout
o_C[22] <= Adder:G_NBit_ADD:21:ADD.o_Cout
o_C[23] <= Adder:G_NBit_ADD:22:ADD.o_Cout
o_C[24] <= Adder:G_NBit_ADD:23:ADD.o_Cout
o_C[25] <= Adder:G_NBit_ADD:24:ADD.o_Cout
o_C[26] <= Adder:G_NBit_ADD:25:ADD.o_Cout
o_C[27] <= Adder:G_NBit_ADD:26:ADD.o_Cout
o_C[28] <= Adder:G_NBit_ADD:27:ADD.o_Cout
o_C[29] <= Adder:G_NBit_ADD:28:ADD.o_Cout
o_C[30] <= Adder:G_NBit_ADD:29:ADD.o_Cout
o_C[31] <= Adder:G_NBit_ADD:30:ADD.o_Cout
o_S[0] <= Adder:fullAdd.o_Sum
o_S[1] <= Adder:G_NBit_ADD:0:ADD.o_Sum
o_S[2] <= Adder:G_NBit_ADD:1:ADD.o_Sum
o_S[3] <= Adder:G_NBit_ADD:2:ADD.o_Sum
o_S[4] <= Adder:G_NBit_ADD:3:ADD.o_Sum
o_S[5] <= Adder:G_NBit_ADD:4:ADD.o_Sum
o_S[6] <= Adder:G_NBit_ADD:5:ADD.o_Sum
o_S[7] <= Adder:G_NBit_ADD:6:ADD.o_Sum
o_S[8] <= Adder:G_NBit_ADD:7:ADD.o_Sum
o_S[9] <= Adder:G_NBit_ADD:8:ADD.o_Sum
o_S[10] <= Adder:G_NBit_ADD:9:ADD.o_Sum
o_S[11] <= Adder:G_NBit_ADD:10:ADD.o_Sum
o_S[12] <= Adder:G_NBit_ADD:11:ADD.o_Sum
o_S[13] <= Adder:G_NBit_ADD:12:ADD.o_Sum
o_S[14] <= Adder:G_NBit_ADD:13:ADD.o_Sum
o_S[15] <= Adder:G_NBit_ADD:14:ADD.o_Sum
o_S[16] <= Adder:G_NBit_ADD:15:ADD.o_Sum
o_S[17] <= Adder:G_NBit_ADD:16:ADD.o_Sum
o_S[18] <= Adder:G_NBit_ADD:17:ADD.o_Sum
o_S[19] <= Adder:G_NBit_ADD:18:ADD.o_Sum
o_S[20] <= Adder:G_NBit_ADD:19:ADD.o_Sum
o_S[21] <= Adder:G_NBit_ADD:20:ADD.o_Sum
o_S[22] <= Adder:G_NBit_ADD:21:ADD.o_Sum
o_S[23] <= Adder:G_NBit_ADD:22:ADD.o_Sum
o_S[24] <= Adder:G_NBit_ADD:23:ADD.o_Sum
o_S[25] <= Adder:G_NBit_ADD:24:ADD.o_Sum
o_S[26] <= Adder:G_NBit_ADD:25:ADD.o_Sum
o_S[27] <= Adder:G_NBit_ADD:26:ADD.o_Sum
o_S[28] <= Adder:G_NBit_ADD:27:ADD.o_Sum
o_S[29] <= Adder:G_NBit_ADD:28:ADD.o_Sum
o_S[30] <= Adder:G_NBit_ADD:29:ADD.o_Sum
o_S[31] <= Adder:G_NBit_ADD:30:ADD.o_Sum


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:invert
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:mux
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:fullAdd
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:fullAdd|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:fullAdd|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:fullAdd|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:fullAdd|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:fullAdd|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:fullAdd|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:fullAdd|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:fullAdd|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:fullAdd|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:fullAdd|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:fullAdd|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:0:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:0:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:0:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:0:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:0:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:0:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:0:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:0:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:0:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:0:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:0:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:0:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:0:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:0:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:0:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:1:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:1:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:1:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:1:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:1:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:1:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:1:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:1:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:1:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:1:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:1:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:1:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:1:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:1:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:1:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:2:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:2:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:2:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:2:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:2:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:2:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:2:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:2:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:2:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:2:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:2:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:2:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:2:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:2:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:2:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:3:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:3:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:3:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:3:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:3:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:3:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:3:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:3:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:3:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:3:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:3:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:3:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:3:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:3:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:3:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:4:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:4:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:4:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:4:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:4:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:4:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:4:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:4:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:4:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:4:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:4:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:4:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:4:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:4:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:4:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:5:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:5:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:5:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:5:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:5:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:5:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:5:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:5:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:5:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:5:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:5:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:5:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:5:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:5:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:5:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:6:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:6:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:6:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:6:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:6:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:6:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:6:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:6:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:6:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:6:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:6:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:6:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:6:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:6:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:6:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:7:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:7:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:7:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:7:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:7:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:7:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:7:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:7:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:7:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:7:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:7:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:7:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:7:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:7:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:7:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:8:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:8:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:8:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:8:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:8:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:8:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:8:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:8:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:8:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:8:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:8:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:8:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:8:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:8:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:8:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:9:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:9:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:9:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:9:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:9:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:9:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:9:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:9:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:9:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:9:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:9:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:9:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:9:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:9:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:9:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:10:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:10:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:10:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:10:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:10:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:10:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:10:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:10:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:10:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:10:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:10:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:10:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:10:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:10:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:10:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:11:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:11:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:11:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:11:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:11:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:11:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:11:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:11:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:11:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:11:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:11:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:11:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:11:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:11:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:11:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:12:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:12:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:12:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:12:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:12:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:12:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:12:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:12:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:12:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:12:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:12:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:12:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:12:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:12:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:12:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:13:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:13:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:13:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:13:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:13:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:13:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:13:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:13:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:13:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:13:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:13:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:13:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:13:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:13:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:13:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:14:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:14:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:14:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:14:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:14:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:14:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:14:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:14:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:14:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:14:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:14:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:14:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:14:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:14:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:14:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:15:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:15:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:15:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:15:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:15:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:15:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:15:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:15:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:15:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:15:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:15:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:15:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:15:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:15:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:15:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:16:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:16:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:16:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:16:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:16:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:16:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:16:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:16:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:16:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:16:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:16:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:16:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:16:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:16:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:16:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:17:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:17:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:17:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:17:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:17:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:17:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:17:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:17:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:17:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:17:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:17:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:17:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:17:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:17:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:17:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:18:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:18:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:18:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:18:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:18:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:18:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:18:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:18:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:18:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:18:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:18:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:18:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:18:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:18:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:18:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:19:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:19:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:19:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:19:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:19:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:19:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:19:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:19:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:19:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:19:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:19:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:19:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:19:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:19:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:19:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:20:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:20:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:20:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:20:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:20:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:20:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:20:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:20:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:20:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:20:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:20:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:20:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:20:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:20:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:20:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:21:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:21:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:21:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:21:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:21:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:21:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:21:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:21:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:21:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:21:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:21:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:21:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:21:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:21:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:21:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:22:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:22:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:22:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:22:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:22:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:22:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:22:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:22:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:22:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:22:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:22:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:22:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:22:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:22:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:22:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:23:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:23:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:23:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:23:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:23:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:23:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:23:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:23:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:23:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:23:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:23:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:23:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:23:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:23:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:23:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:24:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:24:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:24:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:24:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:24:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:24:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:24:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:24:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:24:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:24:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:24:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:24:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:24:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:24:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:24:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:25:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:25:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:25:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:25:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:25:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:25:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:25:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:25:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:25:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:25:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:25:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:25:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:25:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:25:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:25:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:26:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:26:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:26:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:26:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:26:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:26:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:26:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:26:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:26:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:26:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:26:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:26:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:26:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:26:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:26:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:27:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:27:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:27:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:27:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:27:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:27:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:27:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:27:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:27:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:27:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:27:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:27:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:27:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:27:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:27:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:28:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:28:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:28:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:28:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:28:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:28:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:28:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:28:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:28:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:28:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:28:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:28:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:28:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:28:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:28:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:29:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:29:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:29:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:29:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:29:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:29:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:29:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:29:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:29:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:29:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:29:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:29:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:29:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:29:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:29:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|invg:\G_NBit_ADD:30:INV
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:30:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|mux2to1DF:\G_NBit_ADD:30:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:30:ADD
i_D2 => invg:notD2.i_A
i_D2 => andg2:notD1orD0andD2.i_B
i_D2 => andg2:D1orD0andD2.i_A
i_D1 => xorg2:xor1.i_A
i_D1 => andg2:D1andD0.i_A
i_D1 => org2:D1orD0.i_A
i_D0 => xorg2:xor1.i_B
i_D0 => andg2:D1andD0.i_B
i_D0 => org2:D1orD0.i_B
o_Sum <= org2:orS.o_C
o_Cout <= org2:orC.o_C


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:30:ADD|invg:notD2
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:30:ADD|xorg2:xor1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:30:ADD|invg:notD1orD0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:30:ADD|andg2:notD1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:30:ADD|andg2:D1orD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:30:ADD|org2:orS
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:30:ADD|andg2:D1andD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:30:ADD|org2:D1orD0
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:30:ADD|andg2:D1andD0andnotD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:30:ADD|andg2:D1orD0andD2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|AddSub:ALU2|Adder:\G_NBit_ADD:30:ADD|org2:orC
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|invg:notG
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|andg2:and2a
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|andg2:and2b
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|org2:or2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:0:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:1:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:2:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:3:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:4:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:5:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:6:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:7:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:8:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:9:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:10:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:11:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:12:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:13:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:14:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:15:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:16:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:17:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:18:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:19:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:20:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:21:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:22:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:23:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:24:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:25:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:26:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:27:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:28:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:29:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:30:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX1_32:31:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:0:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:1:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:2:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:3:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:4:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:5:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:6:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:7:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:8:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:9:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:10:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:11:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:12:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:13:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:14:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:15:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:16:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:17:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:18:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:19:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:20:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:21:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:22:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:23:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:24:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:25:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:26:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:27:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:28:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:29:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:30:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX2_32:31:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:0:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:1:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:2:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:3:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:4:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:5:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:6:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:7:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:8:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:9:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:10:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:11:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:12:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:13:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:14:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:15:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:16:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:17:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:18:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:19:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:20:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:21:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:22:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:23:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:24:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:25:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:26:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:27:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:28:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:29:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:30:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|mux2to1DF:\MUX3_32:31:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg1:DFF1.i_D
i_WD[23] => dffg:G_NBit_REG1:23:DFF0.i_D
i_WD[24] => dffg:G_NBit_REG1:24:DFF0.i_D
i_WD[25] => dffg:G_NBit_REG1:25:DFF0.i_D
i_WD[26] => dffg:G_NBit_REG1:26:DFF0.i_D
i_WD[27] => dffg:G_NBit_REG1:27:DFF0.i_D
i_WD[28] => dffg:G_NBit_REG1:28:DFF0.i_D
i_WD[29] => dffg:G_NBit_REG1:29:DFF0.i_D
i_WD[30] => dffg:G_NBit_REG1:30:DFF0.i_D
i_WD[31] => dffg:G_NBit_REG1:31:DFF0.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg1:DFF1.i_WE
i_WEN => dffg:G_NBit_REG1:23:DFF0.i_WE
i_WEN => dffg:G_NBit_REG1:24:DFF0.i_WE
i_WEN => dffg:G_NBit_REG1:25:DFF0.i_WE
i_WEN => dffg:G_NBit_REG1:26:DFF0.i_WE
i_WEN => dffg:G_NBit_REG1:27:DFF0.i_WE
i_WEN => dffg:G_NBit_REG1:28:DFF0.i_WE
i_WEN => dffg:G_NBit_REG1:29:DFF0.i_WE
i_WEN => dffg:G_NBit_REG1:30:DFF0.i_WE
i_WEN => dffg:G_NBit_REG1:31:DFF0.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg1:DFF1.i_CLK
i_CLKs => dffg:G_NBit_REG1:23:DFF0.i_CLK
i_CLKs => dffg:G_NBit_REG1:24:DFF0.i_CLK
i_CLKs => dffg:G_NBit_REG1:25:DFF0.i_CLK
i_CLKs => dffg:G_NBit_REG1:26:DFF0.i_CLK
i_CLKs => dffg:G_NBit_REG1:27:DFF0.i_CLK
i_CLKs => dffg:G_NBit_REG1:28:DFF0.i_CLK
i_CLKs => dffg:G_NBit_REG1:29:DFF0.i_CLK
i_CLKs => dffg:G_NBit_REG1:30:DFF0.i_CLK
i_CLKs => dffg:G_NBit_REG1:31:DFF0.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg1:DFF1.i_RST
i_R => dffg:G_NBit_REG1:23:DFF0.i_RST
i_R => dffg:G_NBit_REG1:24:DFF0.i_RST
i_R => dffg:G_NBit_REG1:25:DFF0.i_RST
i_R => dffg:G_NBit_REG1:26:DFF0.i_RST
i_R => dffg:G_NBit_REG1:27:DFF0.i_RST
i_R => dffg:G_NBit_REG1:28:DFF0.i_RST
i_R => dffg:G_NBit_REG1:29:DFF0.i_RST
i_R => dffg:G_NBit_REG1:30:DFF0.i_RST
i_R => dffg:G_NBit_REG1:31:DFF0.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg1:DFF1.o_Q
o_OUT[23] <= dffg:G_NBit_REG1:23:DFF0.o_Q
o_OUT[24] <= dffg:G_NBit_REG1:24:DFF0.o_Q
o_OUT[25] <= dffg:G_NBit_REG1:25:DFF0.o_Q
o_OUT[26] <= dffg:G_NBit_REG1:26:DFF0.o_Q
o_OUT[27] <= dffg:G_NBit_REG1:27:DFF0.o_Q
o_OUT[28] <= dffg:G_NBit_REG1:28:DFF0.o_Q
o_OUT[29] <= dffg:G_NBit_REG1:29:DFF0.o_Q
o_OUT[30] <= dffg:G_NBit_REG1:30:DFF0.o_Q
o_OUT[31] <= dffg:G_NBit_REG1:31:DFF0.o_Q


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg1:DFF1
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG1:23:DFF0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG1:24:DFF0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG1:25:DFF0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG1:26:DFF0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG1:27:DFF0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG1:28:DFF0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG1:29:DFF0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG1:30:DFF0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG1:31:DFF0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG
i_CLKs => RegFile:REG0.i_CLKs
i_CLKs => RegFile:G_NBit_REG:0:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:1:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:2:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:3:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:4:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:5:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:6:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:7:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:8:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:9:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:10:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:11:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:12:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:13:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:14:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:15:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:16:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:17:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:18:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:19:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:20:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:21:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:22:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:23:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:24:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:25:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:26:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:27:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:28:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:29:REG.i_CLKs
i_CLKs => RegFile:G_NBit_REG:30:REG.i_CLKs
i_WE => andg2:G_NBit_REG:0:and2.i_A
i_WE => andg2:G_NBit_REG:1:and2.i_A
i_WE => andg2:G_NBit_REG:2:and2.i_A
i_WE => andg2:G_NBit_REG:3:and2.i_A
i_WE => andg2:G_NBit_REG:4:and2.i_A
i_WE => andg2:G_NBit_REG:5:and2.i_A
i_WE => andg2:G_NBit_REG:6:and2.i_A
i_WE => andg2:G_NBit_REG:7:and2.i_A
i_WE => andg2:G_NBit_REG:8:and2.i_A
i_WE => andg2:G_NBit_REG:9:and2.i_A
i_WE => andg2:G_NBit_REG:10:and2.i_A
i_WE => andg2:G_NBit_REG:11:and2.i_A
i_WE => andg2:G_NBit_REG:12:and2.i_A
i_WE => andg2:G_NBit_REG:13:and2.i_A
i_WE => andg2:G_NBit_REG:14:and2.i_A
i_WE => andg2:G_NBit_REG:15:and2.i_A
i_WE => andg2:G_NBit_REG:16:and2.i_A
i_WE => andg2:G_NBit_REG:17:and2.i_A
i_WE => andg2:G_NBit_REG:18:and2.i_A
i_WE => andg2:G_NBit_REG:19:and2.i_A
i_WE => andg2:G_NBit_REG:20:and2.i_A
i_WE => andg2:G_NBit_REG:21:and2.i_A
i_WE => andg2:G_NBit_REG:22:and2.i_A
i_WE => andg2:G_NBit_REG:23:and2.i_A
i_WE => andg2:G_NBit_REG:24:and2.i_A
i_WE => andg2:G_NBit_REG:25:and2.i_A
i_WE => andg2:G_NBit_REG:26:and2.i_A
i_WE => andg2:G_NBit_REG:27:and2.i_A
i_WE => andg2:G_NBit_REG:28:and2.i_A
i_WE => andg2:G_NBit_REG:29:and2.i_A
i_WE => andg2:G_NBit_REG:30:and2.i_A
i_R => RegFile:REG0.i_R
i_R => RegFile:G_NBit_REG:0:REG.i_R
i_R => RegFile:G_NBit_REG:1:REG.i_R
i_R => RegFile:G_NBit_REG:2:REG.i_R
i_R => RegFile:G_NBit_REG:3:REG.i_R
i_R => RegFile:G_NBit_REG:4:REG.i_R
i_R => RegFile:G_NBit_REG:5:REG.i_R
i_R => RegFile:G_NBit_REG:6:REG.i_R
i_R => RegFile:G_NBit_REG:7:REG.i_R
i_R => RegFile:G_NBit_REG:8:REG.i_R
i_R => RegFile:G_NBit_REG:9:REG.i_R
i_R => RegFile:G_NBit_REG:10:REG.i_R
i_R => RegFile:G_NBit_REG:11:REG.i_R
i_R => RegFile:G_NBit_REG:12:REG.i_R
i_R => RegFile:G_NBit_REG:13:REG.i_R
i_R => RegFile:G_NBit_REG:14:REG.i_R
i_R => RegFile:G_NBit_REG:15:REG.i_R
i_R => RegFile:G_NBit_REG:16:REG.i_R
i_R => RegFile:G_NBit_REG:17:REG.i_R
i_R => RegFile:G_NBit_REG:18:REG.i_R
i_R => RegFile:G_NBit_REG:19:REG.i_R
i_R => RegFile:G_NBit_REG:20:REG.i_R
i_R => RegFile:G_NBit_REG:21:REG.i_R
i_R => RegFile:G_NBit_REG:22:REG.i_R
i_R => RegFile:G_NBit_REG:23:REG.i_R
i_R => RegFile:G_NBit_REG:24:REG.i_R
i_R => RegFile:G_NBit_REG:25:REG.i_R
i_R => RegFile:G_NBit_REG:26:REG.i_R
i_R => RegFile:G_NBit_REG:27:REG.i_R
i_R => RegFile:G_NBit_REG:28:REG.i_R
i_R => RegFile:G_NBit_REG:29:REG.i_R
i_R => RegFile:G_NBit_REG:30:REG.i_R
i_WD[0] => RegFile:G_NBit_REG:0:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:1:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:2:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:3:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:4:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:5:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:6:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:7:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:8:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:9:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:10:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:11:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:12:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:13:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:14:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:15:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:16:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:17:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:18:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:19:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:20:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:21:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:22:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:23:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:24:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:25:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:26:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:27:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:28:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:29:REG.i_WD[0]
i_WD[0] => RegFile:G_NBit_REG:30:REG.i_WD[0]
i_WD[1] => RegFile:G_NBit_REG:0:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:1:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:2:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:3:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:4:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:5:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:6:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:7:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:8:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:9:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:10:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:11:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:12:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:13:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:14:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:15:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:16:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:17:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:18:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:19:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:20:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:21:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:22:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:23:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:24:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:25:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:26:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:27:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:28:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:29:REG.i_WD[1]
i_WD[1] => RegFile:G_NBit_REG:30:REG.i_WD[1]
i_WD[2] => RegFile:G_NBit_REG:0:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:1:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:2:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:3:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:4:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:5:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:6:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:7:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:8:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:9:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:10:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:11:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:12:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:13:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:14:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:15:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:16:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:17:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:18:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:19:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:20:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:21:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:22:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:23:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:24:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:25:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:26:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:27:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:28:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:29:REG.i_WD[2]
i_WD[2] => RegFile:G_NBit_REG:30:REG.i_WD[2]
i_WD[3] => RegFile:G_NBit_REG:0:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:1:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:2:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:3:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:4:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:5:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:6:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:7:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:8:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:9:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:10:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:11:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:12:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:13:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:14:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:15:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:16:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:17:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:18:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:19:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:20:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:21:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:22:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:23:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:24:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:25:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:26:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:27:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:28:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:29:REG.i_WD[3]
i_WD[3] => RegFile:G_NBit_REG:30:REG.i_WD[3]
i_WD[4] => RegFile:G_NBit_REG:0:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:1:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:2:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:3:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:4:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:5:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:6:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:7:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:8:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:9:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:10:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:11:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:12:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:13:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:14:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:15:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:16:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:17:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:18:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:19:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:20:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:21:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:22:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:23:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:24:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:25:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:26:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:27:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:28:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:29:REG.i_WD[4]
i_WD[4] => RegFile:G_NBit_REG:30:REG.i_WD[4]
i_WD[5] => RegFile:G_NBit_REG:0:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:1:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:2:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:3:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:4:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:5:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:6:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:7:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:8:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:9:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:10:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:11:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:12:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:13:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:14:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:15:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:16:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:17:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:18:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:19:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:20:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:21:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:22:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:23:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:24:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:25:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:26:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:27:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:28:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:29:REG.i_WD[5]
i_WD[5] => RegFile:G_NBit_REG:30:REG.i_WD[5]
i_WD[6] => RegFile:G_NBit_REG:0:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:1:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:2:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:3:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:4:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:5:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:6:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:7:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:8:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:9:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:10:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:11:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:12:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:13:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:14:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:15:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:16:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:17:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:18:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:19:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:20:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:21:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:22:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:23:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:24:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:25:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:26:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:27:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:28:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:29:REG.i_WD[6]
i_WD[6] => RegFile:G_NBit_REG:30:REG.i_WD[6]
i_WD[7] => RegFile:G_NBit_REG:0:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:1:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:2:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:3:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:4:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:5:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:6:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:7:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:8:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:9:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:10:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:11:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:12:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:13:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:14:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:15:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:16:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:17:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:18:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:19:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:20:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:21:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:22:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:23:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:24:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:25:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:26:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:27:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:28:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:29:REG.i_WD[7]
i_WD[7] => RegFile:G_NBit_REG:30:REG.i_WD[7]
i_WD[8] => RegFile:G_NBit_REG:0:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:1:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:2:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:3:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:4:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:5:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:6:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:7:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:8:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:9:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:10:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:11:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:12:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:13:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:14:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:15:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:16:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:17:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:18:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:19:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:20:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:21:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:22:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:23:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:24:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:25:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:26:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:27:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:28:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:29:REG.i_WD[8]
i_WD[8] => RegFile:G_NBit_REG:30:REG.i_WD[8]
i_WD[9] => RegFile:G_NBit_REG:0:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:1:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:2:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:3:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:4:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:5:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:6:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:7:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:8:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:9:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:10:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:11:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:12:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:13:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:14:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:15:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:16:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:17:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:18:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:19:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:20:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:21:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:22:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:23:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:24:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:25:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:26:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:27:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:28:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:29:REG.i_WD[9]
i_WD[9] => RegFile:G_NBit_REG:30:REG.i_WD[9]
i_WD[10] => RegFile:G_NBit_REG:0:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:1:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:2:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:3:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:4:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:5:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:6:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:7:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:8:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:9:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:10:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:11:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:12:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:13:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:14:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:15:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:16:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:17:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:18:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:19:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:20:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:21:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:22:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:23:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:24:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:25:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:26:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:27:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:28:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:29:REG.i_WD[10]
i_WD[10] => RegFile:G_NBit_REG:30:REG.i_WD[10]
i_WD[11] => RegFile:G_NBit_REG:0:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:1:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:2:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:3:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:4:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:5:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:6:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:7:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:8:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:9:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:10:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:11:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:12:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:13:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:14:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:15:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:16:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:17:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:18:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:19:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:20:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:21:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:22:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:23:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:24:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:25:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:26:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:27:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:28:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:29:REG.i_WD[11]
i_WD[11] => RegFile:G_NBit_REG:30:REG.i_WD[11]
i_WD[12] => RegFile:G_NBit_REG:0:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:1:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:2:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:3:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:4:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:5:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:6:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:7:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:8:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:9:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:10:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:11:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:12:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:13:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:14:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:15:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:16:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:17:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:18:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:19:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:20:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:21:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:22:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:23:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:24:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:25:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:26:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:27:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:28:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:29:REG.i_WD[12]
i_WD[12] => RegFile:G_NBit_REG:30:REG.i_WD[12]
i_WD[13] => RegFile:G_NBit_REG:0:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:1:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:2:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:3:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:4:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:5:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:6:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:7:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:8:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:9:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:10:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:11:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:12:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:13:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:14:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:15:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:16:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:17:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:18:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:19:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:20:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:21:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:22:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:23:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:24:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:25:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:26:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:27:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:28:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:29:REG.i_WD[13]
i_WD[13] => RegFile:G_NBit_REG:30:REG.i_WD[13]
i_WD[14] => RegFile:G_NBit_REG:0:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:1:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:2:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:3:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:4:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:5:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:6:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:7:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:8:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:9:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:10:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:11:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:12:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:13:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:14:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:15:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:16:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:17:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:18:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:19:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:20:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:21:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:22:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:23:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:24:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:25:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:26:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:27:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:28:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:29:REG.i_WD[14]
i_WD[14] => RegFile:G_NBit_REG:30:REG.i_WD[14]
i_WD[15] => RegFile:G_NBit_REG:0:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:1:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:2:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:3:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:4:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:5:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:6:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:7:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:8:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:9:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:10:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:11:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:12:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:13:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:14:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:15:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:16:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:17:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:18:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:19:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:20:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:21:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:22:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:23:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:24:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:25:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:26:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:27:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:28:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:29:REG.i_WD[15]
i_WD[15] => RegFile:G_NBit_REG:30:REG.i_WD[15]
i_WD[16] => RegFile:G_NBit_REG:0:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:1:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:2:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:3:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:4:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:5:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:6:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:7:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:8:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:9:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:10:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:11:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:12:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:13:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:14:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:15:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:16:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:17:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:18:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:19:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:20:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:21:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:22:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:23:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:24:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:25:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:26:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:27:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:28:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:29:REG.i_WD[16]
i_WD[16] => RegFile:G_NBit_REG:30:REG.i_WD[16]
i_WD[17] => RegFile:G_NBit_REG:0:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:1:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:2:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:3:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:4:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:5:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:6:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:7:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:8:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:9:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:10:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:11:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:12:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:13:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:14:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:15:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:16:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:17:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:18:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:19:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:20:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:21:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:22:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:23:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:24:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:25:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:26:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:27:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:28:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:29:REG.i_WD[17]
i_WD[17] => RegFile:G_NBit_REG:30:REG.i_WD[17]
i_WD[18] => RegFile:G_NBit_REG:0:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:1:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:2:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:3:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:4:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:5:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:6:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:7:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:8:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:9:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:10:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:11:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:12:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:13:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:14:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:15:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:16:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:17:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:18:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:19:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:20:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:21:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:22:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:23:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:24:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:25:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:26:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:27:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:28:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:29:REG.i_WD[18]
i_WD[18] => RegFile:G_NBit_REG:30:REG.i_WD[18]
i_WD[19] => RegFile:G_NBit_REG:0:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:1:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:2:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:3:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:4:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:5:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:6:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:7:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:8:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:9:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:10:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:11:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:12:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:13:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:14:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:15:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:16:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:17:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:18:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:19:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:20:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:21:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:22:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:23:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:24:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:25:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:26:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:27:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:28:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:29:REG.i_WD[19]
i_WD[19] => RegFile:G_NBit_REG:30:REG.i_WD[19]
i_WD[20] => RegFile:G_NBit_REG:0:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:1:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:2:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:3:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:4:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:5:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:6:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:7:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:8:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:9:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:10:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:11:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:12:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:13:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:14:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:15:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:16:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:17:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:18:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:19:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:20:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:21:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:22:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:23:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:24:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:25:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:26:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:27:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:28:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:29:REG.i_WD[20]
i_WD[20] => RegFile:G_NBit_REG:30:REG.i_WD[20]
i_WD[21] => RegFile:G_NBit_REG:0:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:1:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:2:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:3:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:4:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:5:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:6:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:7:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:8:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:9:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:10:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:11:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:12:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:13:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:14:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:15:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:16:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:17:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:18:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:19:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:20:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:21:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:22:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:23:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:24:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:25:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:26:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:27:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:28:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:29:REG.i_WD[21]
i_WD[21] => RegFile:G_NBit_REG:30:REG.i_WD[21]
i_WD[22] => RegFile:G_NBit_REG:0:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:1:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:2:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:3:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:4:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:5:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:6:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:7:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:8:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:9:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:10:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:11:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:12:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:13:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:14:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:15:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:16:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:17:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:18:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:19:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:20:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:21:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:22:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:23:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:24:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:25:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:26:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:27:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:28:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:29:REG.i_WD[22]
i_WD[22] => RegFile:G_NBit_REG:30:REG.i_WD[22]
i_WD[23] => RegFile:G_NBit_REG:0:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:1:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:2:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:3:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:4:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:5:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:6:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:7:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:8:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:9:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:10:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:11:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:12:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:13:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:14:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:15:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:16:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:17:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:18:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:19:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:20:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:21:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:22:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:23:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:24:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:25:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:26:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:27:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:28:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:29:REG.i_WD[23]
i_WD[23] => RegFile:G_NBit_REG:30:REG.i_WD[23]
i_WD[24] => RegFile:G_NBit_REG:0:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:1:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:2:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:3:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:4:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:5:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:6:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:7:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:8:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:9:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:10:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:11:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:12:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:13:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:14:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:15:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:16:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:17:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:18:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:19:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:20:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:21:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:22:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:23:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:24:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:25:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:26:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:27:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:28:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:29:REG.i_WD[24]
i_WD[24] => RegFile:G_NBit_REG:30:REG.i_WD[24]
i_WD[25] => RegFile:G_NBit_REG:0:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:1:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:2:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:3:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:4:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:5:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:6:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:7:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:8:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:9:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:10:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:11:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:12:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:13:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:14:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:15:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:16:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:17:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:18:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:19:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:20:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:21:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:22:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:23:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:24:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:25:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:26:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:27:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:28:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:29:REG.i_WD[25]
i_WD[25] => RegFile:G_NBit_REG:30:REG.i_WD[25]
i_WD[26] => RegFile:G_NBit_REG:0:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:1:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:2:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:3:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:4:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:5:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:6:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:7:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:8:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:9:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:10:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:11:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:12:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:13:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:14:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:15:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:16:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:17:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:18:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:19:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:20:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:21:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:22:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:23:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:24:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:25:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:26:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:27:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:28:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:29:REG.i_WD[26]
i_WD[26] => RegFile:G_NBit_REG:30:REG.i_WD[26]
i_WD[27] => RegFile:G_NBit_REG:0:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:1:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:2:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:3:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:4:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:5:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:6:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:7:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:8:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:9:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:10:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:11:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:12:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:13:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:14:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:15:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:16:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:17:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:18:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:19:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:20:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:21:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:22:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:23:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:24:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:25:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:26:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:27:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:28:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:29:REG.i_WD[27]
i_WD[27] => RegFile:G_NBit_REG:30:REG.i_WD[27]
i_WD[28] => RegFile:G_NBit_REG:0:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:1:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:2:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:3:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:4:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:5:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:6:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:7:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:8:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:9:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:10:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:11:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:12:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:13:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:14:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:15:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:16:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:17:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:18:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:19:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:20:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:21:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:22:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:23:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:24:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:25:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:26:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:27:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:28:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:29:REG.i_WD[28]
i_WD[28] => RegFile:G_NBit_REG:30:REG.i_WD[28]
i_WD[29] => RegFile:G_NBit_REG:0:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:1:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:2:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:3:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:4:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:5:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:6:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:7:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:8:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:9:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:10:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:11:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:12:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:13:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:14:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:15:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:16:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:17:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:18:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:19:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:20:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:21:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:22:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:23:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:24:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:25:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:26:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:27:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:28:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:29:REG.i_WD[29]
i_WD[29] => RegFile:G_NBit_REG:30:REG.i_WD[29]
i_WD[30] => RegFile:G_NBit_REG:0:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:1:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:2:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:3:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:4:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:5:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:6:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:7:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:8:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:9:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:10:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:11:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:12:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:13:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:14:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:15:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:16:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:17:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:18:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:19:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:20:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:21:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:22:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:23:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:24:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:25:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:26:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:27:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:28:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:29:REG.i_WD[30]
i_WD[30] => RegFile:G_NBit_REG:30:REG.i_WD[30]
i_WD[31] => RegFile:G_NBit_REG:0:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:1:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:2:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:3:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:4:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:5:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:6:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:7:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:8:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:9:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:10:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:11:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:12:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:13:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:14:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:15:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:16:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:17:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:18:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:19:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:20:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:21:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:22:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:23:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:24:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:25:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:26:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:27:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:28:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:29:REG.i_WD[31]
i_WD[31] => RegFile:G_NBit_REG:30:REG.i_WD[31]
i_WA[0] => Decoder5_32:decode5_32.i_WA[0]
i_WA[1] => Decoder5_32:decode5_32.i_WA[1]
i_WA[2] => Decoder5_32:decode5_32.i_WA[2]
i_WA[3] => Decoder5_32:decode5_32.i_WA[3]
i_WA[4] => Decoder5_32:decode5_32.i_WA[4]
i_RS[0] => mux32_1:mux32_1_0.i_WA[0]
i_RS[1] => mux32_1:mux32_1_0.i_WA[1]
i_RS[2] => mux32_1:mux32_1_0.i_WA[2]
i_RS[3] => mux32_1:mux32_1_0.i_WA[3]
i_RS[4] => mux32_1:mux32_1_0.i_WA[4]
i_RT[0] => mux32_1:mux32_1_1.i_WA[0]
i_RT[1] => mux32_1:mux32_1_1.i_WA[1]
i_RT[2] => mux32_1:mux32_1_1.i_WA[2]
i_RT[3] => mux32_1:mux32_1_1.i_WA[3]
i_RT[4] => mux32_1:mux32_1_1.i_WA[4]
o_OUT1[0] <= mux32_1:mux32_1_0.o_OUT[0]
o_OUT1[1] <= mux32_1:mux32_1_0.o_OUT[1]
o_OUT1[2] <= mux32_1:mux32_1_0.o_OUT[2]
o_OUT1[3] <= mux32_1:mux32_1_0.o_OUT[3]
o_OUT1[4] <= mux32_1:mux32_1_0.o_OUT[4]
o_OUT1[5] <= mux32_1:mux32_1_0.o_OUT[5]
o_OUT1[6] <= mux32_1:mux32_1_0.o_OUT[6]
o_OUT1[7] <= mux32_1:mux32_1_0.o_OUT[7]
o_OUT1[8] <= mux32_1:mux32_1_0.o_OUT[8]
o_OUT1[9] <= mux32_1:mux32_1_0.o_OUT[9]
o_OUT1[10] <= mux32_1:mux32_1_0.o_OUT[10]
o_OUT1[11] <= mux32_1:mux32_1_0.o_OUT[11]
o_OUT1[12] <= mux32_1:mux32_1_0.o_OUT[12]
o_OUT1[13] <= mux32_1:mux32_1_0.o_OUT[13]
o_OUT1[14] <= mux32_1:mux32_1_0.o_OUT[14]
o_OUT1[15] <= mux32_1:mux32_1_0.o_OUT[15]
o_OUT1[16] <= mux32_1:mux32_1_0.o_OUT[16]
o_OUT1[17] <= mux32_1:mux32_1_0.o_OUT[17]
o_OUT1[18] <= mux32_1:mux32_1_0.o_OUT[18]
o_OUT1[19] <= mux32_1:mux32_1_0.o_OUT[19]
o_OUT1[20] <= mux32_1:mux32_1_0.o_OUT[20]
o_OUT1[21] <= mux32_1:mux32_1_0.o_OUT[21]
o_OUT1[22] <= mux32_1:mux32_1_0.o_OUT[22]
o_OUT1[23] <= mux32_1:mux32_1_0.o_OUT[23]
o_OUT1[24] <= mux32_1:mux32_1_0.o_OUT[24]
o_OUT1[25] <= mux32_1:mux32_1_0.o_OUT[25]
o_OUT1[26] <= mux32_1:mux32_1_0.o_OUT[26]
o_OUT1[27] <= mux32_1:mux32_1_0.o_OUT[27]
o_OUT1[28] <= mux32_1:mux32_1_0.o_OUT[28]
o_OUT1[29] <= mux32_1:mux32_1_0.o_OUT[29]
o_OUT1[30] <= mux32_1:mux32_1_0.o_OUT[30]
o_OUT1[31] <= mux32_1:mux32_1_0.o_OUT[31]
o_OUT0[0] <= mux32_1:mux32_1_1.o_OUT[0]
o_OUT0[1] <= mux32_1:mux32_1_1.o_OUT[1]
o_OUT0[2] <= mux32_1:mux32_1_1.o_OUT[2]
o_OUT0[3] <= mux32_1:mux32_1_1.o_OUT[3]
o_OUT0[4] <= mux32_1:mux32_1_1.o_OUT[4]
o_OUT0[5] <= mux32_1:mux32_1_1.o_OUT[5]
o_OUT0[6] <= mux32_1:mux32_1_1.o_OUT[6]
o_OUT0[7] <= mux32_1:mux32_1_1.o_OUT[7]
o_OUT0[8] <= mux32_1:mux32_1_1.o_OUT[8]
o_OUT0[9] <= mux32_1:mux32_1_1.o_OUT[9]
o_OUT0[10] <= mux32_1:mux32_1_1.o_OUT[10]
o_OUT0[11] <= mux32_1:mux32_1_1.o_OUT[11]
o_OUT0[12] <= mux32_1:mux32_1_1.o_OUT[12]
o_OUT0[13] <= mux32_1:mux32_1_1.o_OUT[13]
o_OUT0[14] <= mux32_1:mux32_1_1.o_OUT[14]
o_OUT0[15] <= mux32_1:mux32_1_1.o_OUT[15]
o_OUT0[16] <= mux32_1:mux32_1_1.o_OUT[16]
o_OUT0[17] <= mux32_1:mux32_1_1.o_OUT[17]
o_OUT0[18] <= mux32_1:mux32_1_1.o_OUT[18]
o_OUT0[19] <= mux32_1:mux32_1_1.o_OUT[19]
o_OUT0[20] <= mux32_1:mux32_1_1.o_OUT[20]
o_OUT0[21] <= mux32_1:mux32_1_1.o_OUT[21]
o_OUT0[22] <= mux32_1:mux32_1_1.o_OUT[22]
o_OUT0[23] <= mux32_1:mux32_1_1.o_OUT[23]
o_OUT0[24] <= mux32_1:mux32_1_1.o_OUT[24]
o_OUT0[25] <= mux32_1:mux32_1_1.o_OUT[25]
o_OUT0[26] <= mux32_1:mux32_1_1.o_OUT[26]
o_OUT0[27] <= mux32_1:mux32_1_1.o_OUT[27]
o_OUT0[28] <= mux32_1:mux32_1_1.o_OUT[28]
o_OUT0[29] <= mux32_1:mux32_1_1.o_OUT[29]
o_OUT0[30] <= mux32_1:mux32_1_1.o_OUT[30]
o_OUT0[31] <= mux32_1:mux32_1_1.o_OUT[31]


|MIPS_Processor|Reg32File:REG|Decoder5_32:decode5_32
i_WA[0] => Mux0.IN36
i_WA[0] => Mux1.IN36
i_WA[0] => Mux2.IN36
i_WA[0] => Mux3.IN36
i_WA[0] => Mux4.IN36
i_WA[0] => Mux5.IN36
i_WA[0] => Mux6.IN36
i_WA[0] => Mux7.IN36
i_WA[0] => Mux8.IN36
i_WA[0] => Mux9.IN36
i_WA[0] => Mux10.IN36
i_WA[0] => Mux11.IN36
i_WA[0] => Mux12.IN36
i_WA[0] => Mux13.IN36
i_WA[0] => Mux14.IN36
i_WA[0] => Mux15.IN36
i_WA[0] => Mux16.IN36
i_WA[0] => Mux17.IN36
i_WA[0] => Mux18.IN36
i_WA[0] => Mux19.IN36
i_WA[0] => Mux20.IN36
i_WA[0] => Mux21.IN36
i_WA[0] => Mux22.IN36
i_WA[0] => Mux23.IN36
i_WA[0] => Mux24.IN36
i_WA[0] => Mux25.IN36
i_WA[0] => Mux26.IN36
i_WA[0] => Mux27.IN36
i_WA[0] => Mux28.IN36
i_WA[0] => Mux29.IN36
i_WA[0] => Mux30.IN36
i_WA[0] => Mux31.IN36
i_WA[1] => Mux0.IN35
i_WA[1] => Mux1.IN35
i_WA[1] => Mux2.IN35
i_WA[1] => Mux3.IN35
i_WA[1] => Mux4.IN35
i_WA[1] => Mux5.IN35
i_WA[1] => Mux6.IN35
i_WA[1] => Mux7.IN35
i_WA[1] => Mux8.IN35
i_WA[1] => Mux9.IN35
i_WA[1] => Mux10.IN35
i_WA[1] => Mux11.IN35
i_WA[1] => Mux12.IN35
i_WA[1] => Mux13.IN35
i_WA[1] => Mux14.IN35
i_WA[1] => Mux15.IN35
i_WA[1] => Mux16.IN35
i_WA[1] => Mux17.IN35
i_WA[1] => Mux18.IN35
i_WA[1] => Mux19.IN35
i_WA[1] => Mux20.IN35
i_WA[1] => Mux21.IN35
i_WA[1] => Mux22.IN35
i_WA[1] => Mux23.IN35
i_WA[1] => Mux24.IN35
i_WA[1] => Mux25.IN35
i_WA[1] => Mux26.IN35
i_WA[1] => Mux27.IN35
i_WA[1] => Mux28.IN35
i_WA[1] => Mux29.IN35
i_WA[1] => Mux30.IN35
i_WA[1] => Mux31.IN35
i_WA[2] => Mux0.IN34
i_WA[2] => Mux1.IN34
i_WA[2] => Mux2.IN34
i_WA[2] => Mux3.IN34
i_WA[2] => Mux4.IN34
i_WA[2] => Mux5.IN34
i_WA[2] => Mux6.IN34
i_WA[2] => Mux7.IN34
i_WA[2] => Mux8.IN34
i_WA[2] => Mux9.IN34
i_WA[2] => Mux10.IN34
i_WA[2] => Mux11.IN34
i_WA[2] => Mux12.IN34
i_WA[2] => Mux13.IN34
i_WA[2] => Mux14.IN34
i_WA[2] => Mux15.IN34
i_WA[2] => Mux16.IN34
i_WA[2] => Mux17.IN34
i_WA[2] => Mux18.IN34
i_WA[2] => Mux19.IN34
i_WA[2] => Mux20.IN34
i_WA[2] => Mux21.IN34
i_WA[2] => Mux22.IN34
i_WA[2] => Mux23.IN34
i_WA[2] => Mux24.IN34
i_WA[2] => Mux25.IN34
i_WA[2] => Mux26.IN34
i_WA[2] => Mux27.IN34
i_WA[2] => Mux28.IN34
i_WA[2] => Mux29.IN34
i_WA[2] => Mux30.IN34
i_WA[2] => Mux31.IN34
i_WA[3] => Mux0.IN33
i_WA[3] => Mux1.IN33
i_WA[3] => Mux2.IN33
i_WA[3] => Mux3.IN33
i_WA[3] => Mux4.IN33
i_WA[3] => Mux5.IN33
i_WA[3] => Mux6.IN33
i_WA[3] => Mux7.IN33
i_WA[3] => Mux8.IN33
i_WA[3] => Mux9.IN33
i_WA[3] => Mux10.IN33
i_WA[3] => Mux11.IN33
i_WA[3] => Mux12.IN33
i_WA[3] => Mux13.IN33
i_WA[3] => Mux14.IN33
i_WA[3] => Mux15.IN33
i_WA[3] => Mux16.IN33
i_WA[3] => Mux17.IN33
i_WA[3] => Mux18.IN33
i_WA[3] => Mux19.IN33
i_WA[3] => Mux20.IN33
i_WA[3] => Mux21.IN33
i_WA[3] => Mux22.IN33
i_WA[3] => Mux23.IN33
i_WA[3] => Mux24.IN33
i_WA[3] => Mux25.IN33
i_WA[3] => Mux26.IN33
i_WA[3] => Mux27.IN33
i_WA[3] => Mux28.IN33
i_WA[3] => Mux29.IN33
i_WA[3] => Mux30.IN33
i_WA[3] => Mux31.IN33
i_WA[4] => Mux0.IN32
i_WA[4] => Mux1.IN32
i_WA[4] => Mux2.IN32
i_WA[4] => Mux3.IN32
i_WA[4] => Mux4.IN32
i_WA[4] => Mux5.IN32
i_WA[4] => Mux6.IN32
i_WA[4] => Mux7.IN32
i_WA[4] => Mux8.IN32
i_WA[4] => Mux9.IN32
i_WA[4] => Mux10.IN32
i_WA[4] => Mux11.IN32
i_WA[4] => Mux12.IN32
i_WA[4] => Mux13.IN32
i_WA[4] => Mux14.IN32
i_WA[4] => Mux15.IN32
i_WA[4] => Mux16.IN32
i_WA[4] => Mux17.IN32
i_WA[4] => Mux18.IN32
i_WA[4] => Mux19.IN32
i_WA[4] => Mux20.IN32
i_WA[4] => Mux21.IN32
i_WA[4] => Mux22.IN32
i_WA[4] => Mux23.IN32
i_WA[4] => Mux24.IN32
i_WA[4] => Mux25.IN32
i_WA[4] => Mux26.IN32
i_WA[4] => Mux27.IN32
i_WA[4] => Mux28.IN32
i_WA[4] => Mux29.IN32
i_WA[4] => Mux30.IN32
i_WA[4] => Mux31.IN32
o_OUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:REG0|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:0:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:0:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:1:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:1:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:2:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:2:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:3:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:3:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:4:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:4:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:5:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:5:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:6:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:6:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:7:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:7:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:8:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:8:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:9:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:9:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:10:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:10:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:11:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:11:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:12:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:12:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:13:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:13:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:14:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:15:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:15:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:16:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:16:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:17:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:17:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:18:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:18:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:19:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:19:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:20:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:20:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:21:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:21:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:22:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:22:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:23:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:23:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:24:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:24:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:25:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:25:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:26:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:26:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:27:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:27:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:28:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:28:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:29:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:29:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|andg2:\G_NBit_REG:30:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG
i_WD[0] => dffg:G_NBit_REG:0:DFF.i_D
i_WD[1] => dffg:G_NBit_REG:1:DFF.i_D
i_WD[2] => dffg:G_NBit_REG:2:DFF.i_D
i_WD[3] => dffg:G_NBit_REG:3:DFF.i_D
i_WD[4] => dffg:G_NBit_REG:4:DFF.i_D
i_WD[5] => dffg:G_NBit_REG:5:DFF.i_D
i_WD[6] => dffg:G_NBit_REG:6:DFF.i_D
i_WD[7] => dffg:G_NBit_REG:7:DFF.i_D
i_WD[8] => dffg:G_NBit_REG:8:DFF.i_D
i_WD[9] => dffg:G_NBit_REG:9:DFF.i_D
i_WD[10] => dffg:G_NBit_REG:10:DFF.i_D
i_WD[11] => dffg:G_NBit_REG:11:DFF.i_D
i_WD[12] => dffg:G_NBit_REG:12:DFF.i_D
i_WD[13] => dffg:G_NBit_REG:13:DFF.i_D
i_WD[14] => dffg:G_NBit_REG:14:DFF.i_D
i_WD[15] => dffg:G_NBit_REG:15:DFF.i_D
i_WD[16] => dffg:G_NBit_REG:16:DFF.i_D
i_WD[17] => dffg:G_NBit_REG:17:DFF.i_D
i_WD[18] => dffg:G_NBit_REG:18:DFF.i_D
i_WD[19] => dffg:G_NBit_REG:19:DFF.i_D
i_WD[20] => dffg:G_NBit_REG:20:DFF.i_D
i_WD[21] => dffg:G_NBit_REG:21:DFF.i_D
i_WD[22] => dffg:G_NBit_REG:22:DFF.i_D
i_WD[23] => dffg:G_NBit_REG:23:DFF.i_D
i_WD[24] => dffg:G_NBit_REG:24:DFF.i_D
i_WD[25] => dffg:G_NBit_REG:25:DFF.i_D
i_WD[26] => dffg:G_NBit_REG:26:DFF.i_D
i_WD[27] => dffg:G_NBit_REG:27:DFF.i_D
i_WD[28] => dffg:G_NBit_REG:28:DFF.i_D
i_WD[29] => dffg:G_NBit_REG:29:DFF.i_D
i_WD[30] => dffg:G_NBit_REG:30:DFF.i_D
i_WD[31] => dffg:G_NBit_REG:31:DFF.i_D
i_WEN => dffg:G_NBit_REG:0:DFF.i_WE
i_WEN => dffg:G_NBit_REG:1:DFF.i_WE
i_WEN => dffg:G_NBit_REG:2:DFF.i_WE
i_WEN => dffg:G_NBit_REG:3:DFF.i_WE
i_WEN => dffg:G_NBit_REG:4:DFF.i_WE
i_WEN => dffg:G_NBit_REG:5:DFF.i_WE
i_WEN => dffg:G_NBit_REG:6:DFF.i_WE
i_WEN => dffg:G_NBit_REG:7:DFF.i_WE
i_WEN => dffg:G_NBit_REG:8:DFF.i_WE
i_WEN => dffg:G_NBit_REG:9:DFF.i_WE
i_WEN => dffg:G_NBit_REG:10:DFF.i_WE
i_WEN => dffg:G_NBit_REG:11:DFF.i_WE
i_WEN => dffg:G_NBit_REG:12:DFF.i_WE
i_WEN => dffg:G_NBit_REG:13:DFF.i_WE
i_WEN => dffg:G_NBit_REG:14:DFF.i_WE
i_WEN => dffg:G_NBit_REG:15:DFF.i_WE
i_WEN => dffg:G_NBit_REG:16:DFF.i_WE
i_WEN => dffg:G_NBit_REG:17:DFF.i_WE
i_WEN => dffg:G_NBit_REG:18:DFF.i_WE
i_WEN => dffg:G_NBit_REG:19:DFF.i_WE
i_WEN => dffg:G_NBit_REG:20:DFF.i_WE
i_WEN => dffg:G_NBit_REG:21:DFF.i_WE
i_WEN => dffg:G_NBit_REG:22:DFF.i_WE
i_WEN => dffg:G_NBit_REG:23:DFF.i_WE
i_WEN => dffg:G_NBit_REG:24:DFF.i_WE
i_WEN => dffg:G_NBit_REG:25:DFF.i_WE
i_WEN => dffg:G_NBit_REG:26:DFF.i_WE
i_WEN => dffg:G_NBit_REG:27:DFF.i_WE
i_WEN => dffg:G_NBit_REG:28:DFF.i_WE
i_WEN => dffg:G_NBit_REG:29:DFF.i_WE
i_WEN => dffg:G_NBit_REG:30:DFF.i_WE
i_WEN => dffg:G_NBit_REG:31:DFF.i_WE
i_CLKs => dffg:G_NBit_REG:0:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:1:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:2:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:3:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:4:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:5:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:6:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:7:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:8:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:9:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:10:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:11:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:12:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:13:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:14:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:15:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:16:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:17:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:18:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:19:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:20:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:21:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:22:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:23:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:24:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:25:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:26:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:27:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:28:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:29:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:30:DFF.i_CLK
i_CLKs => dffg:G_NBit_REG:31:DFF.i_CLK
i_R => dffg:G_NBit_REG:0:DFF.i_RST
i_R => dffg:G_NBit_REG:1:DFF.i_RST
i_R => dffg:G_NBit_REG:2:DFF.i_RST
i_R => dffg:G_NBit_REG:3:DFF.i_RST
i_R => dffg:G_NBit_REG:4:DFF.i_RST
i_R => dffg:G_NBit_REG:5:DFF.i_RST
i_R => dffg:G_NBit_REG:6:DFF.i_RST
i_R => dffg:G_NBit_REG:7:DFF.i_RST
i_R => dffg:G_NBit_REG:8:DFF.i_RST
i_R => dffg:G_NBit_REG:9:DFF.i_RST
i_R => dffg:G_NBit_REG:10:DFF.i_RST
i_R => dffg:G_NBit_REG:11:DFF.i_RST
i_R => dffg:G_NBit_REG:12:DFF.i_RST
i_R => dffg:G_NBit_REG:13:DFF.i_RST
i_R => dffg:G_NBit_REG:14:DFF.i_RST
i_R => dffg:G_NBit_REG:15:DFF.i_RST
i_R => dffg:G_NBit_REG:16:DFF.i_RST
i_R => dffg:G_NBit_REG:17:DFF.i_RST
i_R => dffg:G_NBit_REG:18:DFF.i_RST
i_R => dffg:G_NBit_REG:19:DFF.i_RST
i_R => dffg:G_NBit_REG:20:DFF.i_RST
i_R => dffg:G_NBit_REG:21:DFF.i_RST
i_R => dffg:G_NBit_REG:22:DFF.i_RST
i_R => dffg:G_NBit_REG:23:DFF.i_RST
i_R => dffg:G_NBit_REG:24:DFF.i_RST
i_R => dffg:G_NBit_REG:25:DFF.i_RST
i_R => dffg:G_NBit_REG:26:DFF.i_RST
i_R => dffg:G_NBit_REG:27:DFF.i_RST
i_R => dffg:G_NBit_REG:28:DFF.i_RST
i_R => dffg:G_NBit_REG:29:DFF.i_RST
i_R => dffg:G_NBit_REG:30:DFF.i_RST
i_R => dffg:G_NBit_REG:31:DFF.i_RST
o_OUT[0] <= dffg:G_NBit_REG:0:DFF.o_Q
o_OUT[1] <= dffg:G_NBit_REG:1:DFF.o_Q
o_OUT[2] <= dffg:G_NBit_REG:2:DFF.o_Q
o_OUT[3] <= dffg:G_NBit_REG:3:DFF.o_Q
o_OUT[4] <= dffg:G_NBit_REG:4:DFF.o_Q
o_OUT[5] <= dffg:G_NBit_REG:5:DFF.o_Q
o_OUT[6] <= dffg:G_NBit_REG:6:DFF.o_Q
o_OUT[7] <= dffg:G_NBit_REG:7:DFF.o_Q
o_OUT[8] <= dffg:G_NBit_REG:8:DFF.o_Q
o_OUT[9] <= dffg:G_NBit_REG:9:DFF.o_Q
o_OUT[10] <= dffg:G_NBit_REG:10:DFF.o_Q
o_OUT[11] <= dffg:G_NBit_REG:11:DFF.o_Q
o_OUT[12] <= dffg:G_NBit_REG:12:DFF.o_Q
o_OUT[13] <= dffg:G_NBit_REG:13:DFF.o_Q
o_OUT[14] <= dffg:G_NBit_REG:14:DFF.o_Q
o_OUT[15] <= dffg:G_NBit_REG:15:DFF.o_Q
o_OUT[16] <= dffg:G_NBit_REG:16:DFF.o_Q
o_OUT[17] <= dffg:G_NBit_REG:17:DFF.o_Q
o_OUT[18] <= dffg:G_NBit_REG:18:DFF.o_Q
o_OUT[19] <= dffg:G_NBit_REG:19:DFF.o_Q
o_OUT[20] <= dffg:G_NBit_REG:20:DFF.o_Q
o_OUT[21] <= dffg:G_NBit_REG:21:DFF.o_Q
o_OUT[22] <= dffg:G_NBit_REG:22:DFF.o_Q
o_OUT[23] <= dffg:G_NBit_REG:23:DFF.o_Q
o_OUT[24] <= dffg:G_NBit_REG:24:DFF.o_Q
o_OUT[25] <= dffg:G_NBit_REG:25:DFF.o_Q
o_OUT[26] <= dffg:G_NBit_REG:26:DFF.o_Q
o_OUT[27] <= dffg:G_NBit_REG:27:DFF.o_Q
o_OUT[28] <= dffg:G_NBit_REG:28:DFF.o_Q
o_OUT[29] <= dffg:G_NBit_REG:29:DFF.o_Q
o_OUT[30] <= dffg:G_NBit_REG:30:DFF.o_Q
o_OUT[31] <= dffg:G_NBit_REG:31:DFF.o_Q


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:0:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:1:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:2:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:3:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:4:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:5:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:6:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:7:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:8:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:9:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:10:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:11:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:12:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:13:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:14:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:15:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:16:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:17:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:18:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:19:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:20:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:21:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:22:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:23:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:24:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:25:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:26:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:27:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:28:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:29:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:30:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|RegFile:\G_NBit_REG:30:REG|dffg:\G_NBit_REG:31:DFF
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|mux32_1:mux32_1_0
i_MUX31[0] => Mux31.IN0
i_MUX31[1] => Mux30.IN0
i_MUX31[2] => Mux29.IN0
i_MUX31[3] => Mux28.IN0
i_MUX31[4] => Mux27.IN0
i_MUX31[5] => Mux26.IN0
i_MUX31[6] => Mux25.IN0
i_MUX31[7] => Mux24.IN0
i_MUX31[8] => Mux23.IN0
i_MUX31[9] => Mux22.IN0
i_MUX31[10] => Mux21.IN0
i_MUX31[11] => Mux20.IN0
i_MUX31[12] => Mux19.IN0
i_MUX31[13] => Mux18.IN0
i_MUX31[14] => Mux17.IN0
i_MUX31[15] => Mux16.IN0
i_MUX31[16] => Mux15.IN0
i_MUX31[17] => Mux14.IN0
i_MUX31[18] => Mux13.IN0
i_MUX31[19] => Mux12.IN0
i_MUX31[20] => Mux11.IN0
i_MUX31[21] => Mux10.IN0
i_MUX31[22] => Mux9.IN0
i_MUX31[23] => Mux8.IN0
i_MUX31[24] => Mux7.IN0
i_MUX31[25] => Mux6.IN0
i_MUX31[26] => Mux5.IN0
i_MUX31[27] => Mux4.IN0
i_MUX31[28] => Mux3.IN0
i_MUX31[29] => Mux2.IN0
i_MUX31[30] => Mux1.IN0
i_MUX31[31] => Mux0.IN0
i_MUX30[0] => Mux31.IN1
i_MUX30[1] => Mux30.IN1
i_MUX30[2] => Mux29.IN1
i_MUX30[3] => Mux28.IN1
i_MUX30[4] => Mux27.IN1
i_MUX30[5] => Mux26.IN1
i_MUX30[6] => Mux25.IN1
i_MUX30[7] => Mux24.IN1
i_MUX30[8] => Mux23.IN1
i_MUX30[9] => Mux22.IN1
i_MUX30[10] => Mux21.IN1
i_MUX30[11] => Mux20.IN1
i_MUX30[12] => Mux19.IN1
i_MUX30[13] => Mux18.IN1
i_MUX30[14] => Mux17.IN1
i_MUX30[15] => Mux16.IN1
i_MUX30[16] => Mux15.IN1
i_MUX30[17] => Mux14.IN1
i_MUX30[18] => Mux13.IN1
i_MUX30[19] => Mux12.IN1
i_MUX30[20] => Mux11.IN1
i_MUX30[21] => Mux10.IN1
i_MUX30[22] => Mux9.IN1
i_MUX30[23] => Mux8.IN1
i_MUX30[24] => Mux7.IN1
i_MUX30[25] => Mux6.IN1
i_MUX30[26] => Mux5.IN1
i_MUX30[27] => Mux4.IN1
i_MUX30[28] => Mux3.IN1
i_MUX30[29] => Mux2.IN1
i_MUX30[30] => Mux1.IN1
i_MUX30[31] => Mux0.IN1
i_MUX29[0] => Mux31.IN2
i_MUX29[1] => Mux30.IN2
i_MUX29[2] => Mux29.IN2
i_MUX29[3] => Mux28.IN2
i_MUX29[4] => Mux27.IN2
i_MUX29[5] => Mux26.IN2
i_MUX29[6] => Mux25.IN2
i_MUX29[7] => Mux24.IN2
i_MUX29[8] => Mux23.IN2
i_MUX29[9] => Mux22.IN2
i_MUX29[10] => Mux21.IN2
i_MUX29[11] => Mux20.IN2
i_MUX29[12] => Mux19.IN2
i_MUX29[13] => Mux18.IN2
i_MUX29[14] => Mux17.IN2
i_MUX29[15] => Mux16.IN2
i_MUX29[16] => Mux15.IN2
i_MUX29[17] => Mux14.IN2
i_MUX29[18] => Mux13.IN2
i_MUX29[19] => Mux12.IN2
i_MUX29[20] => Mux11.IN2
i_MUX29[21] => Mux10.IN2
i_MUX29[22] => Mux9.IN2
i_MUX29[23] => Mux8.IN2
i_MUX29[24] => Mux7.IN2
i_MUX29[25] => Mux6.IN2
i_MUX29[26] => Mux5.IN2
i_MUX29[27] => Mux4.IN2
i_MUX29[28] => Mux3.IN2
i_MUX29[29] => Mux2.IN2
i_MUX29[30] => Mux1.IN2
i_MUX29[31] => Mux0.IN2
i_MUX28[0] => Mux31.IN3
i_MUX28[1] => Mux30.IN3
i_MUX28[2] => Mux29.IN3
i_MUX28[3] => Mux28.IN3
i_MUX28[4] => Mux27.IN3
i_MUX28[5] => Mux26.IN3
i_MUX28[6] => Mux25.IN3
i_MUX28[7] => Mux24.IN3
i_MUX28[8] => Mux23.IN3
i_MUX28[9] => Mux22.IN3
i_MUX28[10] => Mux21.IN3
i_MUX28[11] => Mux20.IN3
i_MUX28[12] => Mux19.IN3
i_MUX28[13] => Mux18.IN3
i_MUX28[14] => Mux17.IN3
i_MUX28[15] => Mux16.IN3
i_MUX28[16] => Mux15.IN3
i_MUX28[17] => Mux14.IN3
i_MUX28[18] => Mux13.IN3
i_MUX28[19] => Mux12.IN3
i_MUX28[20] => Mux11.IN3
i_MUX28[21] => Mux10.IN3
i_MUX28[22] => Mux9.IN3
i_MUX28[23] => Mux8.IN3
i_MUX28[24] => Mux7.IN3
i_MUX28[25] => Mux6.IN3
i_MUX28[26] => Mux5.IN3
i_MUX28[27] => Mux4.IN3
i_MUX28[28] => Mux3.IN3
i_MUX28[29] => Mux2.IN3
i_MUX28[30] => Mux1.IN3
i_MUX28[31] => Mux0.IN3
i_MUX27[0] => Mux31.IN4
i_MUX27[1] => Mux30.IN4
i_MUX27[2] => Mux29.IN4
i_MUX27[3] => Mux28.IN4
i_MUX27[4] => Mux27.IN4
i_MUX27[5] => Mux26.IN4
i_MUX27[6] => Mux25.IN4
i_MUX27[7] => Mux24.IN4
i_MUX27[8] => Mux23.IN4
i_MUX27[9] => Mux22.IN4
i_MUX27[10] => Mux21.IN4
i_MUX27[11] => Mux20.IN4
i_MUX27[12] => Mux19.IN4
i_MUX27[13] => Mux18.IN4
i_MUX27[14] => Mux17.IN4
i_MUX27[15] => Mux16.IN4
i_MUX27[16] => Mux15.IN4
i_MUX27[17] => Mux14.IN4
i_MUX27[18] => Mux13.IN4
i_MUX27[19] => Mux12.IN4
i_MUX27[20] => Mux11.IN4
i_MUX27[21] => Mux10.IN4
i_MUX27[22] => Mux9.IN4
i_MUX27[23] => Mux8.IN4
i_MUX27[24] => Mux7.IN4
i_MUX27[25] => Mux6.IN4
i_MUX27[26] => Mux5.IN4
i_MUX27[27] => Mux4.IN4
i_MUX27[28] => Mux3.IN4
i_MUX27[29] => Mux2.IN4
i_MUX27[30] => Mux1.IN4
i_MUX27[31] => Mux0.IN4
i_MUX26[0] => Mux31.IN5
i_MUX26[1] => Mux30.IN5
i_MUX26[2] => Mux29.IN5
i_MUX26[3] => Mux28.IN5
i_MUX26[4] => Mux27.IN5
i_MUX26[5] => Mux26.IN5
i_MUX26[6] => Mux25.IN5
i_MUX26[7] => Mux24.IN5
i_MUX26[8] => Mux23.IN5
i_MUX26[9] => Mux22.IN5
i_MUX26[10] => Mux21.IN5
i_MUX26[11] => Mux20.IN5
i_MUX26[12] => Mux19.IN5
i_MUX26[13] => Mux18.IN5
i_MUX26[14] => Mux17.IN5
i_MUX26[15] => Mux16.IN5
i_MUX26[16] => Mux15.IN5
i_MUX26[17] => Mux14.IN5
i_MUX26[18] => Mux13.IN5
i_MUX26[19] => Mux12.IN5
i_MUX26[20] => Mux11.IN5
i_MUX26[21] => Mux10.IN5
i_MUX26[22] => Mux9.IN5
i_MUX26[23] => Mux8.IN5
i_MUX26[24] => Mux7.IN5
i_MUX26[25] => Mux6.IN5
i_MUX26[26] => Mux5.IN5
i_MUX26[27] => Mux4.IN5
i_MUX26[28] => Mux3.IN5
i_MUX26[29] => Mux2.IN5
i_MUX26[30] => Mux1.IN5
i_MUX26[31] => Mux0.IN5
i_MUX25[0] => Mux31.IN6
i_MUX25[1] => Mux30.IN6
i_MUX25[2] => Mux29.IN6
i_MUX25[3] => Mux28.IN6
i_MUX25[4] => Mux27.IN6
i_MUX25[5] => Mux26.IN6
i_MUX25[6] => Mux25.IN6
i_MUX25[7] => Mux24.IN6
i_MUX25[8] => Mux23.IN6
i_MUX25[9] => Mux22.IN6
i_MUX25[10] => Mux21.IN6
i_MUX25[11] => Mux20.IN6
i_MUX25[12] => Mux19.IN6
i_MUX25[13] => Mux18.IN6
i_MUX25[14] => Mux17.IN6
i_MUX25[15] => Mux16.IN6
i_MUX25[16] => Mux15.IN6
i_MUX25[17] => Mux14.IN6
i_MUX25[18] => Mux13.IN6
i_MUX25[19] => Mux12.IN6
i_MUX25[20] => Mux11.IN6
i_MUX25[21] => Mux10.IN6
i_MUX25[22] => Mux9.IN6
i_MUX25[23] => Mux8.IN6
i_MUX25[24] => Mux7.IN6
i_MUX25[25] => Mux6.IN6
i_MUX25[26] => Mux5.IN6
i_MUX25[27] => Mux4.IN6
i_MUX25[28] => Mux3.IN6
i_MUX25[29] => Mux2.IN6
i_MUX25[30] => Mux1.IN6
i_MUX25[31] => Mux0.IN6
i_MUX24[0] => Mux31.IN7
i_MUX24[1] => Mux30.IN7
i_MUX24[2] => Mux29.IN7
i_MUX24[3] => Mux28.IN7
i_MUX24[4] => Mux27.IN7
i_MUX24[5] => Mux26.IN7
i_MUX24[6] => Mux25.IN7
i_MUX24[7] => Mux24.IN7
i_MUX24[8] => Mux23.IN7
i_MUX24[9] => Mux22.IN7
i_MUX24[10] => Mux21.IN7
i_MUX24[11] => Mux20.IN7
i_MUX24[12] => Mux19.IN7
i_MUX24[13] => Mux18.IN7
i_MUX24[14] => Mux17.IN7
i_MUX24[15] => Mux16.IN7
i_MUX24[16] => Mux15.IN7
i_MUX24[17] => Mux14.IN7
i_MUX24[18] => Mux13.IN7
i_MUX24[19] => Mux12.IN7
i_MUX24[20] => Mux11.IN7
i_MUX24[21] => Mux10.IN7
i_MUX24[22] => Mux9.IN7
i_MUX24[23] => Mux8.IN7
i_MUX24[24] => Mux7.IN7
i_MUX24[25] => Mux6.IN7
i_MUX24[26] => Mux5.IN7
i_MUX24[27] => Mux4.IN7
i_MUX24[28] => Mux3.IN7
i_MUX24[29] => Mux2.IN7
i_MUX24[30] => Mux1.IN7
i_MUX24[31] => Mux0.IN7
i_MUX23[0] => Mux31.IN8
i_MUX23[1] => Mux30.IN8
i_MUX23[2] => Mux29.IN8
i_MUX23[3] => Mux28.IN8
i_MUX23[4] => Mux27.IN8
i_MUX23[5] => Mux26.IN8
i_MUX23[6] => Mux25.IN8
i_MUX23[7] => Mux24.IN8
i_MUX23[8] => Mux23.IN8
i_MUX23[9] => Mux22.IN8
i_MUX23[10] => Mux21.IN8
i_MUX23[11] => Mux20.IN8
i_MUX23[12] => Mux19.IN8
i_MUX23[13] => Mux18.IN8
i_MUX23[14] => Mux17.IN8
i_MUX23[15] => Mux16.IN8
i_MUX23[16] => Mux15.IN8
i_MUX23[17] => Mux14.IN8
i_MUX23[18] => Mux13.IN8
i_MUX23[19] => Mux12.IN8
i_MUX23[20] => Mux11.IN8
i_MUX23[21] => Mux10.IN8
i_MUX23[22] => Mux9.IN8
i_MUX23[23] => Mux8.IN8
i_MUX23[24] => Mux7.IN8
i_MUX23[25] => Mux6.IN8
i_MUX23[26] => Mux5.IN8
i_MUX23[27] => Mux4.IN8
i_MUX23[28] => Mux3.IN8
i_MUX23[29] => Mux2.IN8
i_MUX23[30] => Mux1.IN8
i_MUX23[31] => Mux0.IN8
i_MUX22[0] => Mux31.IN9
i_MUX22[1] => Mux30.IN9
i_MUX22[2] => Mux29.IN9
i_MUX22[3] => Mux28.IN9
i_MUX22[4] => Mux27.IN9
i_MUX22[5] => Mux26.IN9
i_MUX22[6] => Mux25.IN9
i_MUX22[7] => Mux24.IN9
i_MUX22[8] => Mux23.IN9
i_MUX22[9] => Mux22.IN9
i_MUX22[10] => Mux21.IN9
i_MUX22[11] => Mux20.IN9
i_MUX22[12] => Mux19.IN9
i_MUX22[13] => Mux18.IN9
i_MUX22[14] => Mux17.IN9
i_MUX22[15] => Mux16.IN9
i_MUX22[16] => Mux15.IN9
i_MUX22[17] => Mux14.IN9
i_MUX22[18] => Mux13.IN9
i_MUX22[19] => Mux12.IN9
i_MUX22[20] => Mux11.IN9
i_MUX22[21] => Mux10.IN9
i_MUX22[22] => Mux9.IN9
i_MUX22[23] => Mux8.IN9
i_MUX22[24] => Mux7.IN9
i_MUX22[25] => Mux6.IN9
i_MUX22[26] => Mux5.IN9
i_MUX22[27] => Mux4.IN9
i_MUX22[28] => Mux3.IN9
i_MUX22[29] => Mux2.IN9
i_MUX22[30] => Mux1.IN9
i_MUX22[31] => Mux0.IN9
i_MUX21[0] => Mux31.IN10
i_MUX21[1] => Mux30.IN10
i_MUX21[2] => Mux29.IN10
i_MUX21[3] => Mux28.IN10
i_MUX21[4] => Mux27.IN10
i_MUX21[5] => Mux26.IN10
i_MUX21[6] => Mux25.IN10
i_MUX21[7] => Mux24.IN10
i_MUX21[8] => Mux23.IN10
i_MUX21[9] => Mux22.IN10
i_MUX21[10] => Mux21.IN10
i_MUX21[11] => Mux20.IN10
i_MUX21[12] => Mux19.IN10
i_MUX21[13] => Mux18.IN10
i_MUX21[14] => Mux17.IN10
i_MUX21[15] => Mux16.IN10
i_MUX21[16] => Mux15.IN10
i_MUX21[17] => Mux14.IN10
i_MUX21[18] => Mux13.IN10
i_MUX21[19] => Mux12.IN10
i_MUX21[20] => Mux11.IN10
i_MUX21[21] => Mux10.IN10
i_MUX21[22] => Mux9.IN10
i_MUX21[23] => Mux8.IN10
i_MUX21[24] => Mux7.IN10
i_MUX21[25] => Mux6.IN10
i_MUX21[26] => Mux5.IN10
i_MUX21[27] => Mux4.IN10
i_MUX21[28] => Mux3.IN10
i_MUX21[29] => Mux2.IN10
i_MUX21[30] => Mux1.IN10
i_MUX21[31] => Mux0.IN10
i_MUX20[0] => Mux31.IN11
i_MUX20[1] => Mux30.IN11
i_MUX20[2] => Mux29.IN11
i_MUX20[3] => Mux28.IN11
i_MUX20[4] => Mux27.IN11
i_MUX20[5] => Mux26.IN11
i_MUX20[6] => Mux25.IN11
i_MUX20[7] => Mux24.IN11
i_MUX20[8] => Mux23.IN11
i_MUX20[9] => Mux22.IN11
i_MUX20[10] => Mux21.IN11
i_MUX20[11] => Mux20.IN11
i_MUX20[12] => Mux19.IN11
i_MUX20[13] => Mux18.IN11
i_MUX20[14] => Mux17.IN11
i_MUX20[15] => Mux16.IN11
i_MUX20[16] => Mux15.IN11
i_MUX20[17] => Mux14.IN11
i_MUX20[18] => Mux13.IN11
i_MUX20[19] => Mux12.IN11
i_MUX20[20] => Mux11.IN11
i_MUX20[21] => Mux10.IN11
i_MUX20[22] => Mux9.IN11
i_MUX20[23] => Mux8.IN11
i_MUX20[24] => Mux7.IN11
i_MUX20[25] => Mux6.IN11
i_MUX20[26] => Mux5.IN11
i_MUX20[27] => Mux4.IN11
i_MUX20[28] => Mux3.IN11
i_MUX20[29] => Mux2.IN11
i_MUX20[30] => Mux1.IN11
i_MUX20[31] => Mux0.IN11
i_MUX19[0] => Mux31.IN12
i_MUX19[1] => Mux30.IN12
i_MUX19[2] => Mux29.IN12
i_MUX19[3] => Mux28.IN12
i_MUX19[4] => Mux27.IN12
i_MUX19[5] => Mux26.IN12
i_MUX19[6] => Mux25.IN12
i_MUX19[7] => Mux24.IN12
i_MUX19[8] => Mux23.IN12
i_MUX19[9] => Mux22.IN12
i_MUX19[10] => Mux21.IN12
i_MUX19[11] => Mux20.IN12
i_MUX19[12] => Mux19.IN12
i_MUX19[13] => Mux18.IN12
i_MUX19[14] => Mux17.IN12
i_MUX19[15] => Mux16.IN12
i_MUX19[16] => Mux15.IN12
i_MUX19[17] => Mux14.IN12
i_MUX19[18] => Mux13.IN12
i_MUX19[19] => Mux12.IN12
i_MUX19[20] => Mux11.IN12
i_MUX19[21] => Mux10.IN12
i_MUX19[22] => Mux9.IN12
i_MUX19[23] => Mux8.IN12
i_MUX19[24] => Mux7.IN12
i_MUX19[25] => Mux6.IN12
i_MUX19[26] => Mux5.IN12
i_MUX19[27] => Mux4.IN12
i_MUX19[28] => Mux3.IN12
i_MUX19[29] => Mux2.IN12
i_MUX19[30] => Mux1.IN12
i_MUX19[31] => Mux0.IN12
i_MUX18[0] => Mux31.IN13
i_MUX18[1] => Mux30.IN13
i_MUX18[2] => Mux29.IN13
i_MUX18[3] => Mux28.IN13
i_MUX18[4] => Mux27.IN13
i_MUX18[5] => Mux26.IN13
i_MUX18[6] => Mux25.IN13
i_MUX18[7] => Mux24.IN13
i_MUX18[8] => Mux23.IN13
i_MUX18[9] => Mux22.IN13
i_MUX18[10] => Mux21.IN13
i_MUX18[11] => Mux20.IN13
i_MUX18[12] => Mux19.IN13
i_MUX18[13] => Mux18.IN13
i_MUX18[14] => Mux17.IN13
i_MUX18[15] => Mux16.IN13
i_MUX18[16] => Mux15.IN13
i_MUX18[17] => Mux14.IN13
i_MUX18[18] => Mux13.IN13
i_MUX18[19] => Mux12.IN13
i_MUX18[20] => Mux11.IN13
i_MUX18[21] => Mux10.IN13
i_MUX18[22] => Mux9.IN13
i_MUX18[23] => Mux8.IN13
i_MUX18[24] => Mux7.IN13
i_MUX18[25] => Mux6.IN13
i_MUX18[26] => Mux5.IN13
i_MUX18[27] => Mux4.IN13
i_MUX18[28] => Mux3.IN13
i_MUX18[29] => Mux2.IN13
i_MUX18[30] => Mux1.IN13
i_MUX18[31] => Mux0.IN13
i_MUX17[0] => Mux31.IN14
i_MUX17[1] => Mux30.IN14
i_MUX17[2] => Mux29.IN14
i_MUX17[3] => Mux28.IN14
i_MUX17[4] => Mux27.IN14
i_MUX17[5] => Mux26.IN14
i_MUX17[6] => Mux25.IN14
i_MUX17[7] => Mux24.IN14
i_MUX17[8] => Mux23.IN14
i_MUX17[9] => Mux22.IN14
i_MUX17[10] => Mux21.IN14
i_MUX17[11] => Mux20.IN14
i_MUX17[12] => Mux19.IN14
i_MUX17[13] => Mux18.IN14
i_MUX17[14] => Mux17.IN14
i_MUX17[15] => Mux16.IN14
i_MUX17[16] => Mux15.IN14
i_MUX17[17] => Mux14.IN14
i_MUX17[18] => Mux13.IN14
i_MUX17[19] => Mux12.IN14
i_MUX17[20] => Mux11.IN14
i_MUX17[21] => Mux10.IN14
i_MUX17[22] => Mux9.IN14
i_MUX17[23] => Mux8.IN14
i_MUX17[24] => Mux7.IN14
i_MUX17[25] => Mux6.IN14
i_MUX17[26] => Mux5.IN14
i_MUX17[27] => Mux4.IN14
i_MUX17[28] => Mux3.IN14
i_MUX17[29] => Mux2.IN14
i_MUX17[30] => Mux1.IN14
i_MUX17[31] => Mux0.IN14
i_MUX16[0] => Mux31.IN15
i_MUX16[1] => Mux30.IN15
i_MUX16[2] => Mux29.IN15
i_MUX16[3] => Mux28.IN15
i_MUX16[4] => Mux27.IN15
i_MUX16[5] => Mux26.IN15
i_MUX16[6] => Mux25.IN15
i_MUX16[7] => Mux24.IN15
i_MUX16[8] => Mux23.IN15
i_MUX16[9] => Mux22.IN15
i_MUX16[10] => Mux21.IN15
i_MUX16[11] => Mux20.IN15
i_MUX16[12] => Mux19.IN15
i_MUX16[13] => Mux18.IN15
i_MUX16[14] => Mux17.IN15
i_MUX16[15] => Mux16.IN15
i_MUX16[16] => Mux15.IN15
i_MUX16[17] => Mux14.IN15
i_MUX16[18] => Mux13.IN15
i_MUX16[19] => Mux12.IN15
i_MUX16[20] => Mux11.IN15
i_MUX16[21] => Mux10.IN15
i_MUX16[22] => Mux9.IN15
i_MUX16[23] => Mux8.IN15
i_MUX16[24] => Mux7.IN15
i_MUX16[25] => Mux6.IN15
i_MUX16[26] => Mux5.IN15
i_MUX16[27] => Mux4.IN15
i_MUX16[28] => Mux3.IN15
i_MUX16[29] => Mux2.IN15
i_MUX16[30] => Mux1.IN15
i_MUX16[31] => Mux0.IN15
i_MUX15[0] => Mux31.IN16
i_MUX15[1] => Mux30.IN16
i_MUX15[2] => Mux29.IN16
i_MUX15[3] => Mux28.IN16
i_MUX15[4] => Mux27.IN16
i_MUX15[5] => Mux26.IN16
i_MUX15[6] => Mux25.IN16
i_MUX15[7] => Mux24.IN16
i_MUX15[8] => Mux23.IN16
i_MUX15[9] => Mux22.IN16
i_MUX15[10] => Mux21.IN16
i_MUX15[11] => Mux20.IN16
i_MUX15[12] => Mux19.IN16
i_MUX15[13] => Mux18.IN16
i_MUX15[14] => Mux17.IN16
i_MUX15[15] => Mux16.IN16
i_MUX15[16] => Mux15.IN16
i_MUX15[17] => Mux14.IN16
i_MUX15[18] => Mux13.IN16
i_MUX15[19] => Mux12.IN16
i_MUX15[20] => Mux11.IN16
i_MUX15[21] => Mux10.IN16
i_MUX15[22] => Mux9.IN16
i_MUX15[23] => Mux8.IN16
i_MUX15[24] => Mux7.IN16
i_MUX15[25] => Mux6.IN16
i_MUX15[26] => Mux5.IN16
i_MUX15[27] => Mux4.IN16
i_MUX15[28] => Mux3.IN16
i_MUX15[29] => Mux2.IN16
i_MUX15[30] => Mux1.IN16
i_MUX15[31] => Mux0.IN16
i_MUX14[0] => Mux31.IN17
i_MUX14[1] => Mux30.IN17
i_MUX14[2] => Mux29.IN17
i_MUX14[3] => Mux28.IN17
i_MUX14[4] => Mux27.IN17
i_MUX14[5] => Mux26.IN17
i_MUX14[6] => Mux25.IN17
i_MUX14[7] => Mux24.IN17
i_MUX14[8] => Mux23.IN17
i_MUX14[9] => Mux22.IN17
i_MUX14[10] => Mux21.IN17
i_MUX14[11] => Mux20.IN17
i_MUX14[12] => Mux19.IN17
i_MUX14[13] => Mux18.IN17
i_MUX14[14] => Mux17.IN17
i_MUX14[15] => Mux16.IN17
i_MUX14[16] => Mux15.IN17
i_MUX14[17] => Mux14.IN17
i_MUX14[18] => Mux13.IN17
i_MUX14[19] => Mux12.IN17
i_MUX14[20] => Mux11.IN17
i_MUX14[21] => Mux10.IN17
i_MUX14[22] => Mux9.IN17
i_MUX14[23] => Mux8.IN17
i_MUX14[24] => Mux7.IN17
i_MUX14[25] => Mux6.IN17
i_MUX14[26] => Mux5.IN17
i_MUX14[27] => Mux4.IN17
i_MUX14[28] => Mux3.IN17
i_MUX14[29] => Mux2.IN17
i_MUX14[30] => Mux1.IN17
i_MUX14[31] => Mux0.IN17
i_MUX13[0] => Mux31.IN18
i_MUX13[1] => Mux30.IN18
i_MUX13[2] => Mux29.IN18
i_MUX13[3] => Mux28.IN18
i_MUX13[4] => Mux27.IN18
i_MUX13[5] => Mux26.IN18
i_MUX13[6] => Mux25.IN18
i_MUX13[7] => Mux24.IN18
i_MUX13[8] => Mux23.IN18
i_MUX13[9] => Mux22.IN18
i_MUX13[10] => Mux21.IN18
i_MUX13[11] => Mux20.IN18
i_MUX13[12] => Mux19.IN18
i_MUX13[13] => Mux18.IN18
i_MUX13[14] => Mux17.IN18
i_MUX13[15] => Mux16.IN18
i_MUX13[16] => Mux15.IN18
i_MUX13[17] => Mux14.IN18
i_MUX13[18] => Mux13.IN18
i_MUX13[19] => Mux12.IN18
i_MUX13[20] => Mux11.IN18
i_MUX13[21] => Mux10.IN18
i_MUX13[22] => Mux9.IN18
i_MUX13[23] => Mux8.IN18
i_MUX13[24] => Mux7.IN18
i_MUX13[25] => Mux6.IN18
i_MUX13[26] => Mux5.IN18
i_MUX13[27] => Mux4.IN18
i_MUX13[28] => Mux3.IN18
i_MUX13[29] => Mux2.IN18
i_MUX13[30] => Mux1.IN18
i_MUX13[31] => Mux0.IN18
i_MUX12[0] => Mux31.IN19
i_MUX12[1] => Mux30.IN19
i_MUX12[2] => Mux29.IN19
i_MUX12[3] => Mux28.IN19
i_MUX12[4] => Mux27.IN19
i_MUX12[5] => Mux26.IN19
i_MUX12[6] => Mux25.IN19
i_MUX12[7] => Mux24.IN19
i_MUX12[8] => Mux23.IN19
i_MUX12[9] => Mux22.IN19
i_MUX12[10] => Mux21.IN19
i_MUX12[11] => Mux20.IN19
i_MUX12[12] => Mux19.IN19
i_MUX12[13] => Mux18.IN19
i_MUX12[14] => Mux17.IN19
i_MUX12[15] => Mux16.IN19
i_MUX12[16] => Mux15.IN19
i_MUX12[17] => Mux14.IN19
i_MUX12[18] => Mux13.IN19
i_MUX12[19] => Mux12.IN19
i_MUX12[20] => Mux11.IN19
i_MUX12[21] => Mux10.IN19
i_MUX12[22] => Mux9.IN19
i_MUX12[23] => Mux8.IN19
i_MUX12[24] => Mux7.IN19
i_MUX12[25] => Mux6.IN19
i_MUX12[26] => Mux5.IN19
i_MUX12[27] => Mux4.IN19
i_MUX12[28] => Mux3.IN19
i_MUX12[29] => Mux2.IN19
i_MUX12[30] => Mux1.IN19
i_MUX12[31] => Mux0.IN19
i_MUX11[0] => Mux31.IN20
i_MUX11[1] => Mux30.IN20
i_MUX11[2] => Mux29.IN20
i_MUX11[3] => Mux28.IN20
i_MUX11[4] => Mux27.IN20
i_MUX11[5] => Mux26.IN20
i_MUX11[6] => Mux25.IN20
i_MUX11[7] => Mux24.IN20
i_MUX11[8] => Mux23.IN20
i_MUX11[9] => Mux22.IN20
i_MUX11[10] => Mux21.IN20
i_MUX11[11] => Mux20.IN20
i_MUX11[12] => Mux19.IN20
i_MUX11[13] => Mux18.IN20
i_MUX11[14] => Mux17.IN20
i_MUX11[15] => Mux16.IN20
i_MUX11[16] => Mux15.IN20
i_MUX11[17] => Mux14.IN20
i_MUX11[18] => Mux13.IN20
i_MUX11[19] => Mux12.IN20
i_MUX11[20] => Mux11.IN20
i_MUX11[21] => Mux10.IN20
i_MUX11[22] => Mux9.IN20
i_MUX11[23] => Mux8.IN20
i_MUX11[24] => Mux7.IN20
i_MUX11[25] => Mux6.IN20
i_MUX11[26] => Mux5.IN20
i_MUX11[27] => Mux4.IN20
i_MUX11[28] => Mux3.IN20
i_MUX11[29] => Mux2.IN20
i_MUX11[30] => Mux1.IN20
i_MUX11[31] => Mux0.IN20
i_MUX10[0] => Mux31.IN21
i_MUX10[1] => Mux30.IN21
i_MUX10[2] => Mux29.IN21
i_MUX10[3] => Mux28.IN21
i_MUX10[4] => Mux27.IN21
i_MUX10[5] => Mux26.IN21
i_MUX10[6] => Mux25.IN21
i_MUX10[7] => Mux24.IN21
i_MUX10[8] => Mux23.IN21
i_MUX10[9] => Mux22.IN21
i_MUX10[10] => Mux21.IN21
i_MUX10[11] => Mux20.IN21
i_MUX10[12] => Mux19.IN21
i_MUX10[13] => Mux18.IN21
i_MUX10[14] => Mux17.IN21
i_MUX10[15] => Mux16.IN21
i_MUX10[16] => Mux15.IN21
i_MUX10[17] => Mux14.IN21
i_MUX10[18] => Mux13.IN21
i_MUX10[19] => Mux12.IN21
i_MUX10[20] => Mux11.IN21
i_MUX10[21] => Mux10.IN21
i_MUX10[22] => Mux9.IN21
i_MUX10[23] => Mux8.IN21
i_MUX10[24] => Mux7.IN21
i_MUX10[25] => Mux6.IN21
i_MUX10[26] => Mux5.IN21
i_MUX10[27] => Mux4.IN21
i_MUX10[28] => Mux3.IN21
i_MUX10[29] => Mux2.IN21
i_MUX10[30] => Mux1.IN21
i_MUX10[31] => Mux0.IN21
i_MUX9[0] => Mux31.IN22
i_MUX9[1] => Mux30.IN22
i_MUX9[2] => Mux29.IN22
i_MUX9[3] => Mux28.IN22
i_MUX9[4] => Mux27.IN22
i_MUX9[5] => Mux26.IN22
i_MUX9[6] => Mux25.IN22
i_MUX9[7] => Mux24.IN22
i_MUX9[8] => Mux23.IN22
i_MUX9[9] => Mux22.IN22
i_MUX9[10] => Mux21.IN22
i_MUX9[11] => Mux20.IN22
i_MUX9[12] => Mux19.IN22
i_MUX9[13] => Mux18.IN22
i_MUX9[14] => Mux17.IN22
i_MUX9[15] => Mux16.IN22
i_MUX9[16] => Mux15.IN22
i_MUX9[17] => Mux14.IN22
i_MUX9[18] => Mux13.IN22
i_MUX9[19] => Mux12.IN22
i_MUX9[20] => Mux11.IN22
i_MUX9[21] => Mux10.IN22
i_MUX9[22] => Mux9.IN22
i_MUX9[23] => Mux8.IN22
i_MUX9[24] => Mux7.IN22
i_MUX9[25] => Mux6.IN22
i_MUX9[26] => Mux5.IN22
i_MUX9[27] => Mux4.IN22
i_MUX9[28] => Mux3.IN22
i_MUX9[29] => Mux2.IN22
i_MUX9[30] => Mux1.IN22
i_MUX9[31] => Mux0.IN22
i_MUX8[0] => Mux31.IN23
i_MUX8[1] => Mux30.IN23
i_MUX8[2] => Mux29.IN23
i_MUX8[3] => Mux28.IN23
i_MUX8[4] => Mux27.IN23
i_MUX8[5] => Mux26.IN23
i_MUX8[6] => Mux25.IN23
i_MUX8[7] => Mux24.IN23
i_MUX8[8] => Mux23.IN23
i_MUX8[9] => Mux22.IN23
i_MUX8[10] => Mux21.IN23
i_MUX8[11] => Mux20.IN23
i_MUX8[12] => Mux19.IN23
i_MUX8[13] => Mux18.IN23
i_MUX8[14] => Mux17.IN23
i_MUX8[15] => Mux16.IN23
i_MUX8[16] => Mux15.IN23
i_MUX8[17] => Mux14.IN23
i_MUX8[18] => Mux13.IN23
i_MUX8[19] => Mux12.IN23
i_MUX8[20] => Mux11.IN23
i_MUX8[21] => Mux10.IN23
i_MUX8[22] => Mux9.IN23
i_MUX8[23] => Mux8.IN23
i_MUX8[24] => Mux7.IN23
i_MUX8[25] => Mux6.IN23
i_MUX8[26] => Mux5.IN23
i_MUX8[27] => Mux4.IN23
i_MUX8[28] => Mux3.IN23
i_MUX8[29] => Mux2.IN23
i_MUX8[30] => Mux1.IN23
i_MUX8[31] => Mux0.IN23
i_MUX7[0] => Mux31.IN24
i_MUX7[1] => Mux30.IN24
i_MUX7[2] => Mux29.IN24
i_MUX7[3] => Mux28.IN24
i_MUX7[4] => Mux27.IN24
i_MUX7[5] => Mux26.IN24
i_MUX7[6] => Mux25.IN24
i_MUX7[7] => Mux24.IN24
i_MUX7[8] => Mux23.IN24
i_MUX7[9] => Mux22.IN24
i_MUX7[10] => Mux21.IN24
i_MUX7[11] => Mux20.IN24
i_MUX7[12] => Mux19.IN24
i_MUX7[13] => Mux18.IN24
i_MUX7[14] => Mux17.IN24
i_MUX7[15] => Mux16.IN24
i_MUX7[16] => Mux15.IN24
i_MUX7[17] => Mux14.IN24
i_MUX7[18] => Mux13.IN24
i_MUX7[19] => Mux12.IN24
i_MUX7[20] => Mux11.IN24
i_MUX7[21] => Mux10.IN24
i_MUX7[22] => Mux9.IN24
i_MUX7[23] => Mux8.IN24
i_MUX7[24] => Mux7.IN24
i_MUX7[25] => Mux6.IN24
i_MUX7[26] => Mux5.IN24
i_MUX7[27] => Mux4.IN24
i_MUX7[28] => Mux3.IN24
i_MUX7[29] => Mux2.IN24
i_MUX7[30] => Mux1.IN24
i_MUX7[31] => Mux0.IN24
i_MUX6[0] => Mux31.IN25
i_MUX6[1] => Mux30.IN25
i_MUX6[2] => Mux29.IN25
i_MUX6[3] => Mux28.IN25
i_MUX6[4] => Mux27.IN25
i_MUX6[5] => Mux26.IN25
i_MUX6[6] => Mux25.IN25
i_MUX6[7] => Mux24.IN25
i_MUX6[8] => Mux23.IN25
i_MUX6[9] => Mux22.IN25
i_MUX6[10] => Mux21.IN25
i_MUX6[11] => Mux20.IN25
i_MUX6[12] => Mux19.IN25
i_MUX6[13] => Mux18.IN25
i_MUX6[14] => Mux17.IN25
i_MUX6[15] => Mux16.IN25
i_MUX6[16] => Mux15.IN25
i_MUX6[17] => Mux14.IN25
i_MUX6[18] => Mux13.IN25
i_MUX6[19] => Mux12.IN25
i_MUX6[20] => Mux11.IN25
i_MUX6[21] => Mux10.IN25
i_MUX6[22] => Mux9.IN25
i_MUX6[23] => Mux8.IN25
i_MUX6[24] => Mux7.IN25
i_MUX6[25] => Mux6.IN25
i_MUX6[26] => Mux5.IN25
i_MUX6[27] => Mux4.IN25
i_MUX6[28] => Mux3.IN25
i_MUX6[29] => Mux2.IN25
i_MUX6[30] => Mux1.IN25
i_MUX6[31] => Mux0.IN25
i_MUX5[0] => Mux31.IN26
i_MUX5[1] => Mux30.IN26
i_MUX5[2] => Mux29.IN26
i_MUX5[3] => Mux28.IN26
i_MUX5[4] => Mux27.IN26
i_MUX5[5] => Mux26.IN26
i_MUX5[6] => Mux25.IN26
i_MUX5[7] => Mux24.IN26
i_MUX5[8] => Mux23.IN26
i_MUX5[9] => Mux22.IN26
i_MUX5[10] => Mux21.IN26
i_MUX5[11] => Mux20.IN26
i_MUX5[12] => Mux19.IN26
i_MUX5[13] => Mux18.IN26
i_MUX5[14] => Mux17.IN26
i_MUX5[15] => Mux16.IN26
i_MUX5[16] => Mux15.IN26
i_MUX5[17] => Mux14.IN26
i_MUX5[18] => Mux13.IN26
i_MUX5[19] => Mux12.IN26
i_MUX5[20] => Mux11.IN26
i_MUX5[21] => Mux10.IN26
i_MUX5[22] => Mux9.IN26
i_MUX5[23] => Mux8.IN26
i_MUX5[24] => Mux7.IN26
i_MUX5[25] => Mux6.IN26
i_MUX5[26] => Mux5.IN26
i_MUX5[27] => Mux4.IN26
i_MUX5[28] => Mux3.IN26
i_MUX5[29] => Mux2.IN26
i_MUX5[30] => Mux1.IN26
i_MUX5[31] => Mux0.IN26
i_MUX4[0] => Mux31.IN27
i_MUX4[1] => Mux30.IN27
i_MUX4[2] => Mux29.IN27
i_MUX4[3] => Mux28.IN27
i_MUX4[4] => Mux27.IN27
i_MUX4[5] => Mux26.IN27
i_MUX4[6] => Mux25.IN27
i_MUX4[7] => Mux24.IN27
i_MUX4[8] => Mux23.IN27
i_MUX4[9] => Mux22.IN27
i_MUX4[10] => Mux21.IN27
i_MUX4[11] => Mux20.IN27
i_MUX4[12] => Mux19.IN27
i_MUX4[13] => Mux18.IN27
i_MUX4[14] => Mux17.IN27
i_MUX4[15] => Mux16.IN27
i_MUX4[16] => Mux15.IN27
i_MUX4[17] => Mux14.IN27
i_MUX4[18] => Mux13.IN27
i_MUX4[19] => Mux12.IN27
i_MUX4[20] => Mux11.IN27
i_MUX4[21] => Mux10.IN27
i_MUX4[22] => Mux9.IN27
i_MUX4[23] => Mux8.IN27
i_MUX4[24] => Mux7.IN27
i_MUX4[25] => Mux6.IN27
i_MUX4[26] => Mux5.IN27
i_MUX4[27] => Mux4.IN27
i_MUX4[28] => Mux3.IN27
i_MUX4[29] => Mux2.IN27
i_MUX4[30] => Mux1.IN27
i_MUX4[31] => Mux0.IN27
i_MUX3[0] => Mux31.IN28
i_MUX3[1] => Mux30.IN28
i_MUX3[2] => Mux29.IN28
i_MUX3[3] => Mux28.IN28
i_MUX3[4] => Mux27.IN28
i_MUX3[5] => Mux26.IN28
i_MUX3[6] => Mux25.IN28
i_MUX3[7] => Mux24.IN28
i_MUX3[8] => Mux23.IN28
i_MUX3[9] => Mux22.IN28
i_MUX3[10] => Mux21.IN28
i_MUX3[11] => Mux20.IN28
i_MUX3[12] => Mux19.IN28
i_MUX3[13] => Mux18.IN28
i_MUX3[14] => Mux17.IN28
i_MUX3[15] => Mux16.IN28
i_MUX3[16] => Mux15.IN28
i_MUX3[17] => Mux14.IN28
i_MUX3[18] => Mux13.IN28
i_MUX3[19] => Mux12.IN28
i_MUX3[20] => Mux11.IN28
i_MUX3[21] => Mux10.IN28
i_MUX3[22] => Mux9.IN28
i_MUX3[23] => Mux8.IN28
i_MUX3[24] => Mux7.IN28
i_MUX3[25] => Mux6.IN28
i_MUX3[26] => Mux5.IN28
i_MUX3[27] => Mux4.IN28
i_MUX3[28] => Mux3.IN28
i_MUX3[29] => Mux2.IN28
i_MUX3[30] => Mux1.IN28
i_MUX3[31] => Mux0.IN28
i_MUX2[0] => Mux31.IN29
i_MUX2[1] => Mux30.IN29
i_MUX2[2] => Mux29.IN29
i_MUX2[3] => Mux28.IN29
i_MUX2[4] => Mux27.IN29
i_MUX2[5] => Mux26.IN29
i_MUX2[6] => Mux25.IN29
i_MUX2[7] => Mux24.IN29
i_MUX2[8] => Mux23.IN29
i_MUX2[9] => Mux22.IN29
i_MUX2[10] => Mux21.IN29
i_MUX2[11] => Mux20.IN29
i_MUX2[12] => Mux19.IN29
i_MUX2[13] => Mux18.IN29
i_MUX2[14] => Mux17.IN29
i_MUX2[15] => Mux16.IN29
i_MUX2[16] => Mux15.IN29
i_MUX2[17] => Mux14.IN29
i_MUX2[18] => Mux13.IN29
i_MUX2[19] => Mux12.IN29
i_MUX2[20] => Mux11.IN29
i_MUX2[21] => Mux10.IN29
i_MUX2[22] => Mux9.IN29
i_MUX2[23] => Mux8.IN29
i_MUX2[24] => Mux7.IN29
i_MUX2[25] => Mux6.IN29
i_MUX2[26] => Mux5.IN29
i_MUX2[27] => Mux4.IN29
i_MUX2[28] => Mux3.IN29
i_MUX2[29] => Mux2.IN29
i_MUX2[30] => Mux1.IN29
i_MUX2[31] => Mux0.IN29
i_MUX1[0] => Mux31.IN30
i_MUX1[1] => Mux30.IN30
i_MUX1[2] => Mux29.IN30
i_MUX1[3] => Mux28.IN30
i_MUX1[4] => Mux27.IN30
i_MUX1[5] => Mux26.IN30
i_MUX1[6] => Mux25.IN30
i_MUX1[7] => Mux24.IN30
i_MUX1[8] => Mux23.IN30
i_MUX1[9] => Mux22.IN30
i_MUX1[10] => Mux21.IN30
i_MUX1[11] => Mux20.IN30
i_MUX1[12] => Mux19.IN30
i_MUX1[13] => Mux18.IN30
i_MUX1[14] => Mux17.IN30
i_MUX1[15] => Mux16.IN30
i_MUX1[16] => Mux15.IN30
i_MUX1[17] => Mux14.IN30
i_MUX1[18] => Mux13.IN30
i_MUX1[19] => Mux12.IN30
i_MUX1[20] => Mux11.IN30
i_MUX1[21] => Mux10.IN30
i_MUX1[22] => Mux9.IN30
i_MUX1[23] => Mux8.IN30
i_MUX1[24] => Mux7.IN30
i_MUX1[25] => Mux6.IN30
i_MUX1[26] => Mux5.IN30
i_MUX1[27] => Mux4.IN30
i_MUX1[28] => Mux3.IN30
i_MUX1[29] => Mux2.IN30
i_MUX1[30] => Mux1.IN30
i_MUX1[31] => Mux0.IN30
i_MUX0[0] => Mux31.IN31
i_MUX0[1] => Mux30.IN31
i_MUX0[2] => Mux29.IN31
i_MUX0[3] => Mux28.IN31
i_MUX0[4] => Mux27.IN31
i_MUX0[5] => Mux26.IN31
i_MUX0[6] => Mux25.IN31
i_MUX0[7] => Mux24.IN31
i_MUX0[8] => Mux23.IN31
i_MUX0[9] => Mux22.IN31
i_MUX0[10] => Mux21.IN31
i_MUX0[11] => Mux20.IN31
i_MUX0[12] => Mux19.IN31
i_MUX0[13] => Mux18.IN31
i_MUX0[14] => Mux17.IN31
i_MUX0[15] => Mux16.IN31
i_MUX0[16] => Mux15.IN31
i_MUX0[17] => Mux14.IN31
i_MUX0[18] => Mux13.IN31
i_MUX0[19] => Mux12.IN31
i_MUX0[20] => Mux11.IN31
i_MUX0[21] => Mux10.IN31
i_MUX0[22] => Mux9.IN31
i_MUX0[23] => Mux8.IN31
i_MUX0[24] => Mux7.IN31
i_MUX0[25] => Mux6.IN31
i_MUX0[26] => Mux5.IN31
i_MUX0[27] => Mux4.IN31
i_MUX0[28] => Mux3.IN31
i_MUX0[29] => Mux2.IN31
i_MUX0[30] => Mux1.IN31
i_MUX0[31] => Mux0.IN31
i_WA[0] => Mux0.IN36
i_WA[0] => Mux1.IN36
i_WA[0] => Mux2.IN36
i_WA[0] => Mux3.IN36
i_WA[0] => Mux4.IN36
i_WA[0] => Mux5.IN36
i_WA[0] => Mux6.IN36
i_WA[0] => Mux7.IN36
i_WA[0] => Mux8.IN36
i_WA[0] => Mux9.IN36
i_WA[0] => Mux10.IN36
i_WA[0] => Mux11.IN36
i_WA[0] => Mux12.IN36
i_WA[0] => Mux13.IN36
i_WA[0] => Mux14.IN36
i_WA[0] => Mux15.IN36
i_WA[0] => Mux16.IN36
i_WA[0] => Mux17.IN36
i_WA[0] => Mux18.IN36
i_WA[0] => Mux19.IN36
i_WA[0] => Mux20.IN36
i_WA[0] => Mux21.IN36
i_WA[0] => Mux22.IN36
i_WA[0] => Mux23.IN36
i_WA[0] => Mux24.IN36
i_WA[0] => Mux25.IN36
i_WA[0] => Mux26.IN36
i_WA[0] => Mux27.IN36
i_WA[0] => Mux28.IN36
i_WA[0] => Mux29.IN36
i_WA[0] => Mux30.IN36
i_WA[0] => Mux31.IN36
i_WA[1] => Mux0.IN35
i_WA[1] => Mux1.IN35
i_WA[1] => Mux2.IN35
i_WA[1] => Mux3.IN35
i_WA[1] => Mux4.IN35
i_WA[1] => Mux5.IN35
i_WA[1] => Mux6.IN35
i_WA[1] => Mux7.IN35
i_WA[1] => Mux8.IN35
i_WA[1] => Mux9.IN35
i_WA[1] => Mux10.IN35
i_WA[1] => Mux11.IN35
i_WA[1] => Mux12.IN35
i_WA[1] => Mux13.IN35
i_WA[1] => Mux14.IN35
i_WA[1] => Mux15.IN35
i_WA[1] => Mux16.IN35
i_WA[1] => Mux17.IN35
i_WA[1] => Mux18.IN35
i_WA[1] => Mux19.IN35
i_WA[1] => Mux20.IN35
i_WA[1] => Mux21.IN35
i_WA[1] => Mux22.IN35
i_WA[1] => Mux23.IN35
i_WA[1] => Mux24.IN35
i_WA[1] => Mux25.IN35
i_WA[1] => Mux26.IN35
i_WA[1] => Mux27.IN35
i_WA[1] => Mux28.IN35
i_WA[1] => Mux29.IN35
i_WA[1] => Mux30.IN35
i_WA[1] => Mux31.IN35
i_WA[2] => Mux0.IN34
i_WA[2] => Mux1.IN34
i_WA[2] => Mux2.IN34
i_WA[2] => Mux3.IN34
i_WA[2] => Mux4.IN34
i_WA[2] => Mux5.IN34
i_WA[2] => Mux6.IN34
i_WA[2] => Mux7.IN34
i_WA[2] => Mux8.IN34
i_WA[2] => Mux9.IN34
i_WA[2] => Mux10.IN34
i_WA[2] => Mux11.IN34
i_WA[2] => Mux12.IN34
i_WA[2] => Mux13.IN34
i_WA[2] => Mux14.IN34
i_WA[2] => Mux15.IN34
i_WA[2] => Mux16.IN34
i_WA[2] => Mux17.IN34
i_WA[2] => Mux18.IN34
i_WA[2] => Mux19.IN34
i_WA[2] => Mux20.IN34
i_WA[2] => Mux21.IN34
i_WA[2] => Mux22.IN34
i_WA[2] => Mux23.IN34
i_WA[2] => Mux24.IN34
i_WA[2] => Mux25.IN34
i_WA[2] => Mux26.IN34
i_WA[2] => Mux27.IN34
i_WA[2] => Mux28.IN34
i_WA[2] => Mux29.IN34
i_WA[2] => Mux30.IN34
i_WA[2] => Mux31.IN34
i_WA[3] => Mux0.IN33
i_WA[3] => Mux1.IN33
i_WA[3] => Mux2.IN33
i_WA[3] => Mux3.IN33
i_WA[3] => Mux4.IN33
i_WA[3] => Mux5.IN33
i_WA[3] => Mux6.IN33
i_WA[3] => Mux7.IN33
i_WA[3] => Mux8.IN33
i_WA[3] => Mux9.IN33
i_WA[3] => Mux10.IN33
i_WA[3] => Mux11.IN33
i_WA[3] => Mux12.IN33
i_WA[3] => Mux13.IN33
i_WA[3] => Mux14.IN33
i_WA[3] => Mux15.IN33
i_WA[3] => Mux16.IN33
i_WA[3] => Mux17.IN33
i_WA[3] => Mux18.IN33
i_WA[3] => Mux19.IN33
i_WA[3] => Mux20.IN33
i_WA[3] => Mux21.IN33
i_WA[3] => Mux22.IN33
i_WA[3] => Mux23.IN33
i_WA[3] => Mux24.IN33
i_WA[3] => Mux25.IN33
i_WA[3] => Mux26.IN33
i_WA[3] => Mux27.IN33
i_WA[3] => Mux28.IN33
i_WA[3] => Mux29.IN33
i_WA[3] => Mux30.IN33
i_WA[3] => Mux31.IN33
i_WA[4] => Mux0.IN32
i_WA[4] => Mux1.IN32
i_WA[4] => Mux2.IN32
i_WA[4] => Mux3.IN32
i_WA[4] => Mux4.IN32
i_WA[4] => Mux5.IN32
i_WA[4] => Mux6.IN32
i_WA[4] => Mux7.IN32
i_WA[4] => Mux8.IN32
i_WA[4] => Mux9.IN32
i_WA[4] => Mux10.IN32
i_WA[4] => Mux11.IN32
i_WA[4] => Mux12.IN32
i_WA[4] => Mux13.IN32
i_WA[4] => Mux14.IN32
i_WA[4] => Mux15.IN32
i_WA[4] => Mux16.IN32
i_WA[4] => Mux17.IN32
i_WA[4] => Mux18.IN32
i_WA[4] => Mux19.IN32
i_WA[4] => Mux20.IN32
i_WA[4] => Mux21.IN32
i_WA[4] => Mux22.IN32
i_WA[4] => Mux23.IN32
i_WA[4] => Mux24.IN32
i_WA[4] => Mux25.IN32
i_WA[4] => Mux26.IN32
i_WA[4] => Mux27.IN32
i_WA[4] => Mux28.IN32
i_WA[4] => Mux29.IN32
i_WA[4] => Mux30.IN32
i_WA[4] => Mux31.IN32
o_OUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Reg32File:REG|mux32_1:mux32_1_1
i_MUX31[0] => Mux31.IN0
i_MUX31[1] => Mux30.IN0
i_MUX31[2] => Mux29.IN0
i_MUX31[3] => Mux28.IN0
i_MUX31[4] => Mux27.IN0
i_MUX31[5] => Mux26.IN0
i_MUX31[6] => Mux25.IN0
i_MUX31[7] => Mux24.IN0
i_MUX31[8] => Mux23.IN0
i_MUX31[9] => Mux22.IN0
i_MUX31[10] => Mux21.IN0
i_MUX31[11] => Mux20.IN0
i_MUX31[12] => Mux19.IN0
i_MUX31[13] => Mux18.IN0
i_MUX31[14] => Mux17.IN0
i_MUX31[15] => Mux16.IN0
i_MUX31[16] => Mux15.IN0
i_MUX31[17] => Mux14.IN0
i_MUX31[18] => Mux13.IN0
i_MUX31[19] => Mux12.IN0
i_MUX31[20] => Mux11.IN0
i_MUX31[21] => Mux10.IN0
i_MUX31[22] => Mux9.IN0
i_MUX31[23] => Mux8.IN0
i_MUX31[24] => Mux7.IN0
i_MUX31[25] => Mux6.IN0
i_MUX31[26] => Mux5.IN0
i_MUX31[27] => Mux4.IN0
i_MUX31[28] => Mux3.IN0
i_MUX31[29] => Mux2.IN0
i_MUX31[30] => Mux1.IN0
i_MUX31[31] => Mux0.IN0
i_MUX30[0] => Mux31.IN1
i_MUX30[1] => Mux30.IN1
i_MUX30[2] => Mux29.IN1
i_MUX30[3] => Mux28.IN1
i_MUX30[4] => Mux27.IN1
i_MUX30[5] => Mux26.IN1
i_MUX30[6] => Mux25.IN1
i_MUX30[7] => Mux24.IN1
i_MUX30[8] => Mux23.IN1
i_MUX30[9] => Mux22.IN1
i_MUX30[10] => Mux21.IN1
i_MUX30[11] => Mux20.IN1
i_MUX30[12] => Mux19.IN1
i_MUX30[13] => Mux18.IN1
i_MUX30[14] => Mux17.IN1
i_MUX30[15] => Mux16.IN1
i_MUX30[16] => Mux15.IN1
i_MUX30[17] => Mux14.IN1
i_MUX30[18] => Mux13.IN1
i_MUX30[19] => Mux12.IN1
i_MUX30[20] => Mux11.IN1
i_MUX30[21] => Mux10.IN1
i_MUX30[22] => Mux9.IN1
i_MUX30[23] => Mux8.IN1
i_MUX30[24] => Mux7.IN1
i_MUX30[25] => Mux6.IN1
i_MUX30[26] => Mux5.IN1
i_MUX30[27] => Mux4.IN1
i_MUX30[28] => Mux3.IN1
i_MUX30[29] => Mux2.IN1
i_MUX30[30] => Mux1.IN1
i_MUX30[31] => Mux0.IN1
i_MUX29[0] => Mux31.IN2
i_MUX29[1] => Mux30.IN2
i_MUX29[2] => Mux29.IN2
i_MUX29[3] => Mux28.IN2
i_MUX29[4] => Mux27.IN2
i_MUX29[5] => Mux26.IN2
i_MUX29[6] => Mux25.IN2
i_MUX29[7] => Mux24.IN2
i_MUX29[8] => Mux23.IN2
i_MUX29[9] => Mux22.IN2
i_MUX29[10] => Mux21.IN2
i_MUX29[11] => Mux20.IN2
i_MUX29[12] => Mux19.IN2
i_MUX29[13] => Mux18.IN2
i_MUX29[14] => Mux17.IN2
i_MUX29[15] => Mux16.IN2
i_MUX29[16] => Mux15.IN2
i_MUX29[17] => Mux14.IN2
i_MUX29[18] => Mux13.IN2
i_MUX29[19] => Mux12.IN2
i_MUX29[20] => Mux11.IN2
i_MUX29[21] => Mux10.IN2
i_MUX29[22] => Mux9.IN2
i_MUX29[23] => Mux8.IN2
i_MUX29[24] => Mux7.IN2
i_MUX29[25] => Mux6.IN2
i_MUX29[26] => Mux5.IN2
i_MUX29[27] => Mux4.IN2
i_MUX29[28] => Mux3.IN2
i_MUX29[29] => Mux2.IN2
i_MUX29[30] => Mux1.IN2
i_MUX29[31] => Mux0.IN2
i_MUX28[0] => Mux31.IN3
i_MUX28[1] => Mux30.IN3
i_MUX28[2] => Mux29.IN3
i_MUX28[3] => Mux28.IN3
i_MUX28[4] => Mux27.IN3
i_MUX28[5] => Mux26.IN3
i_MUX28[6] => Mux25.IN3
i_MUX28[7] => Mux24.IN3
i_MUX28[8] => Mux23.IN3
i_MUX28[9] => Mux22.IN3
i_MUX28[10] => Mux21.IN3
i_MUX28[11] => Mux20.IN3
i_MUX28[12] => Mux19.IN3
i_MUX28[13] => Mux18.IN3
i_MUX28[14] => Mux17.IN3
i_MUX28[15] => Mux16.IN3
i_MUX28[16] => Mux15.IN3
i_MUX28[17] => Mux14.IN3
i_MUX28[18] => Mux13.IN3
i_MUX28[19] => Mux12.IN3
i_MUX28[20] => Mux11.IN3
i_MUX28[21] => Mux10.IN3
i_MUX28[22] => Mux9.IN3
i_MUX28[23] => Mux8.IN3
i_MUX28[24] => Mux7.IN3
i_MUX28[25] => Mux6.IN3
i_MUX28[26] => Mux5.IN3
i_MUX28[27] => Mux4.IN3
i_MUX28[28] => Mux3.IN3
i_MUX28[29] => Mux2.IN3
i_MUX28[30] => Mux1.IN3
i_MUX28[31] => Mux0.IN3
i_MUX27[0] => Mux31.IN4
i_MUX27[1] => Mux30.IN4
i_MUX27[2] => Mux29.IN4
i_MUX27[3] => Mux28.IN4
i_MUX27[4] => Mux27.IN4
i_MUX27[5] => Mux26.IN4
i_MUX27[6] => Mux25.IN4
i_MUX27[7] => Mux24.IN4
i_MUX27[8] => Mux23.IN4
i_MUX27[9] => Mux22.IN4
i_MUX27[10] => Mux21.IN4
i_MUX27[11] => Mux20.IN4
i_MUX27[12] => Mux19.IN4
i_MUX27[13] => Mux18.IN4
i_MUX27[14] => Mux17.IN4
i_MUX27[15] => Mux16.IN4
i_MUX27[16] => Mux15.IN4
i_MUX27[17] => Mux14.IN4
i_MUX27[18] => Mux13.IN4
i_MUX27[19] => Mux12.IN4
i_MUX27[20] => Mux11.IN4
i_MUX27[21] => Mux10.IN4
i_MUX27[22] => Mux9.IN4
i_MUX27[23] => Mux8.IN4
i_MUX27[24] => Mux7.IN4
i_MUX27[25] => Mux6.IN4
i_MUX27[26] => Mux5.IN4
i_MUX27[27] => Mux4.IN4
i_MUX27[28] => Mux3.IN4
i_MUX27[29] => Mux2.IN4
i_MUX27[30] => Mux1.IN4
i_MUX27[31] => Mux0.IN4
i_MUX26[0] => Mux31.IN5
i_MUX26[1] => Mux30.IN5
i_MUX26[2] => Mux29.IN5
i_MUX26[3] => Mux28.IN5
i_MUX26[4] => Mux27.IN5
i_MUX26[5] => Mux26.IN5
i_MUX26[6] => Mux25.IN5
i_MUX26[7] => Mux24.IN5
i_MUX26[8] => Mux23.IN5
i_MUX26[9] => Mux22.IN5
i_MUX26[10] => Mux21.IN5
i_MUX26[11] => Mux20.IN5
i_MUX26[12] => Mux19.IN5
i_MUX26[13] => Mux18.IN5
i_MUX26[14] => Mux17.IN5
i_MUX26[15] => Mux16.IN5
i_MUX26[16] => Mux15.IN5
i_MUX26[17] => Mux14.IN5
i_MUX26[18] => Mux13.IN5
i_MUX26[19] => Mux12.IN5
i_MUX26[20] => Mux11.IN5
i_MUX26[21] => Mux10.IN5
i_MUX26[22] => Mux9.IN5
i_MUX26[23] => Mux8.IN5
i_MUX26[24] => Mux7.IN5
i_MUX26[25] => Mux6.IN5
i_MUX26[26] => Mux5.IN5
i_MUX26[27] => Mux4.IN5
i_MUX26[28] => Mux3.IN5
i_MUX26[29] => Mux2.IN5
i_MUX26[30] => Mux1.IN5
i_MUX26[31] => Mux0.IN5
i_MUX25[0] => Mux31.IN6
i_MUX25[1] => Mux30.IN6
i_MUX25[2] => Mux29.IN6
i_MUX25[3] => Mux28.IN6
i_MUX25[4] => Mux27.IN6
i_MUX25[5] => Mux26.IN6
i_MUX25[6] => Mux25.IN6
i_MUX25[7] => Mux24.IN6
i_MUX25[8] => Mux23.IN6
i_MUX25[9] => Mux22.IN6
i_MUX25[10] => Mux21.IN6
i_MUX25[11] => Mux20.IN6
i_MUX25[12] => Mux19.IN6
i_MUX25[13] => Mux18.IN6
i_MUX25[14] => Mux17.IN6
i_MUX25[15] => Mux16.IN6
i_MUX25[16] => Mux15.IN6
i_MUX25[17] => Mux14.IN6
i_MUX25[18] => Mux13.IN6
i_MUX25[19] => Mux12.IN6
i_MUX25[20] => Mux11.IN6
i_MUX25[21] => Mux10.IN6
i_MUX25[22] => Mux9.IN6
i_MUX25[23] => Mux8.IN6
i_MUX25[24] => Mux7.IN6
i_MUX25[25] => Mux6.IN6
i_MUX25[26] => Mux5.IN6
i_MUX25[27] => Mux4.IN6
i_MUX25[28] => Mux3.IN6
i_MUX25[29] => Mux2.IN6
i_MUX25[30] => Mux1.IN6
i_MUX25[31] => Mux0.IN6
i_MUX24[0] => Mux31.IN7
i_MUX24[1] => Mux30.IN7
i_MUX24[2] => Mux29.IN7
i_MUX24[3] => Mux28.IN7
i_MUX24[4] => Mux27.IN7
i_MUX24[5] => Mux26.IN7
i_MUX24[6] => Mux25.IN7
i_MUX24[7] => Mux24.IN7
i_MUX24[8] => Mux23.IN7
i_MUX24[9] => Mux22.IN7
i_MUX24[10] => Mux21.IN7
i_MUX24[11] => Mux20.IN7
i_MUX24[12] => Mux19.IN7
i_MUX24[13] => Mux18.IN7
i_MUX24[14] => Mux17.IN7
i_MUX24[15] => Mux16.IN7
i_MUX24[16] => Mux15.IN7
i_MUX24[17] => Mux14.IN7
i_MUX24[18] => Mux13.IN7
i_MUX24[19] => Mux12.IN7
i_MUX24[20] => Mux11.IN7
i_MUX24[21] => Mux10.IN7
i_MUX24[22] => Mux9.IN7
i_MUX24[23] => Mux8.IN7
i_MUX24[24] => Mux7.IN7
i_MUX24[25] => Mux6.IN7
i_MUX24[26] => Mux5.IN7
i_MUX24[27] => Mux4.IN7
i_MUX24[28] => Mux3.IN7
i_MUX24[29] => Mux2.IN7
i_MUX24[30] => Mux1.IN7
i_MUX24[31] => Mux0.IN7
i_MUX23[0] => Mux31.IN8
i_MUX23[1] => Mux30.IN8
i_MUX23[2] => Mux29.IN8
i_MUX23[3] => Mux28.IN8
i_MUX23[4] => Mux27.IN8
i_MUX23[5] => Mux26.IN8
i_MUX23[6] => Mux25.IN8
i_MUX23[7] => Mux24.IN8
i_MUX23[8] => Mux23.IN8
i_MUX23[9] => Mux22.IN8
i_MUX23[10] => Mux21.IN8
i_MUX23[11] => Mux20.IN8
i_MUX23[12] => Mux19.IN8
i_MUX23[13] => Mux18.IN8
i_MUX23[14] => Mux17.IN8
i_MUX23[15] => Mux16.IN8
i_MUX23[16] => Mux15.IN8
i_MUX23[17] => Mux14.IN8
i_MUX23[18] => Mux13.IN8
i_MUX23[19] => Mux12.IN8
i_MUX23[20] => Mux11.IN8
i_MUX23[21] => Mux10.IN8
i_MUX23[22] => Mux9.IN8
i_MUX23[23] => Mux8.IN8
i_MUX23[24] => Mux7.IN8
i_MUX23[25] => Mux6.IN8
i_MUX23[26] => Mux5.IN8
i_MUX23[27] => Mux4.IN8
i_MUX23[28] => Mux3.IN8
i_MUX23[29] => Mux2.IN8
i_MUX23[30] => Mux1.IN8
i_MUX23[31] => Mux0.IN8
i_MUX22[0] => Mux31.IN9
i_MUX22[1] => Mux30.IN9
i_MUX22[2] => Mux29.IN9
i_MUX22[3] => Mux28.IN9
i_MUX22[4] => Mux27.IN9
i_MUX22[5] => Mux26.IN9
i_MUX22[6] => Mux25.IN9
i_MUX22[7] => Mux24.IN9
i_MUX22[8] => Mux23.IN9
i_MUX22[9] => Mux22.IN9
i_MUX22[10] => Mux21.IN9
i_MUX22[11] => Mux20.IN9
i_MUX22[12] => Mux19.IN9
i_MUX22[13] => Mux18.IN9
i_MUX22[14] => Mux17.IN9
i_MUX22[15] => Mux16.IN9
i_MUX22[16] => Mux15.IN9
i_MUX22[17] => Mux14.IN9
i_MUX22[18] => Mux13.IN9
i_MUX22[19] => Mux12.IN9
i_MUX22[20] => Mux11.IN9
i_MUX22[21] => Mux10.IN9
i_MUX22[22] => Mux9.IN9
i_MUX22[23] => Mux8.IN9
i_MUX22[24] => Mux7.IN9
i_MUX22[25] => Mux6.IN9
i_MUX22[26] => Mux5.IN9
i_MUX22[27] => Mux4.IN9
i_MUX22[28] => Mux3.IN9
i_MUX22[29] => Mux2.IN9
i_MUX22[30] => Mux1.IN9
i_MUX22[31] => Mux0.IN9
i_MUX21[0] => Mux31.IN10
i_MUX21[1] => Mux30.IN10
i_MUX21[2] => Mux29.IN10
i_MUX21[3] => Mux28.IN10
i_MUX21[4] => Mux27.IN10
i_MUX21[5] => Mux26.IN10
i_MUX21[6] => Mux25.IN10
i_MUX21[7] => Mux24.IN10
i_MUX21[8] => Mux23.IN10
i_MUX21[9] => Mux22.IN10
i_MUX21[10] => Mux21.IN10
i_MUX21[11] => Mux20.IN10
i_MUX21[12] => Mux19.IN10
i_MUX21[13] => Mux18.IN10
i_MUX21[14] => Mux17.IN10
i_MUX21[15] => Mux16.IN10
i_MUX21[16] => Mux15.IN10
i_MUX21[17] => Mux14.IN10
i_MUX21[18] => Mux13.IN10
i_MUX21[19] => Mux12.IN10
i_MUX21[20] => Mux11.IN10
i_MUX21[21] => Mux10.IN10
i_MUX21[22] => Mux9.IN10
i_MUX21[23] => Mux8.IN10
i_MUX21[24] => Mux7.IN10
i_MUX21[25] => Mux6.IN10
i_MUX21[26] => Mux5.IN10
i_MUX21[27] => Mux4.IN10
i_MUX21[28] => Mux3.IN10
i_MUX21[29] => Mux2.IN10
i_MUX21[30] => Mux1.IN10
i_MUX21[31] => Mux0.IN10
i_MUX20[0] => Mux31.IN11
i_MUX20[1] => Mux30.IN11
i_MUX20[2] => Mux29.IN11
i_MUX20[3] => Mux28.IN11
i_MUX20[4] => Mux27.IN11
i_MUX20[5] => Mux26.IN11
i_MUX20[6] => Mux25.IN11
i_MUX20[7] => Mux24.IN11
i_MUX20[8] => Mux23.IN11
i_MUX20[9] => Mux22.IN11
i_MUX20[10] => Mux21.IN11
i_MUX20[11] => Mux20.IN11
i_MUX20[12] => Mux19.IN11
i_MUX20[13] => Mux18.IN11
i_MUX20[14] => Mux17.IN11
i_MUX20[15] => Mux16.IN11
i_MUX20[16] => Mux15.IN11
i_MUX20[17] => Mux14.IN11
i_MUX20[18] => Mux13.IN11
i_MUX20[19] => Mux12.IN11
i_MUX20[20] => Mux11.IN11
i_MUX20[21] => Mux10.IN11
i_MUX20[22] => Mux9.IN11
i_MUX20[23] => Mux8.IN11
i_MUX20[24] => Mux7.IN11
i_MUX20[25] => Mux6.IN11
i_MUX20[26] => Mux5.IN11
i_MUX20[27] => Mux4.IN11
i_MUX20[28] => Mux3.IN11
i_MUX20[29] => Mux2.IN11
i_MUX20[30] => Mux1.IN11
i_MUX20[31] => Mux0.IN11
i_MUX19[0] => Mux31.IN12
i_MUX19[1] => Mux30.IN12
i_MUX19[2] => Mux29.IN12
i_MUX19[3] => Mux28.IN12
i_MUX19[4] => Mux27.IN12
i_MUX19[5] => Mux26.IN12
i_MUX19[6] => Mux25.IN12
i_MUX19[7] => Mux24.IN12
i_MUX19[8] => Mux23.IN12
i_MUX19[9] => Mux22.IN12
i_MUX19[10] => Mux21.IN12
i_MUX19[11] => Mux20.IN12
i_MUX19[12] => Mux19.IN12
i_MUX19[13] => Mux18.IN12
i_MUX19[14] => Mux17.IN12
i_MUX19[15] => Mux16.IN12
i_MUX19[16] => Mux15.IN12
i_MUX19[17] => Mux14.IN12
i_MUX19[18] => Mux13.IN12
i_MUX19[19] => Mux12.IN12
i_MUX19[20] => Mux11.IN12
i_MUX19[21] => Mux10.IN12
i_MUX19[22] => Mux9.IN12
i_MUX19[23] => Mux8.IN12
i_MUX19[24] => Mux7.IN12
i_MUX19[25] => Mux6.IN12
i_MUX19[26] => Mux5.IN12
i_MUX19[27] => Mux4.IN12
i_MUX19[28] => Mux3.IN12
i_MUX19[29] => Mux2.IN12
i_MUX19[30] => Mux1.IN12
i_MUX19[31] => Mux0.IN12
i_MUX18[0] => Mux31.IN13
i_MUX18[1] => Mux30.IN13
i_MUX18[2] => Mux29.IN13
i_MUX18[3] => Mux28.IN13
i_MUX18[4] => Mux27.IN13
i_MUX18[5] => Mux26.IN13
i_MUX18[6] => Mux25.IN13
i_MUX18[7] => Mux24.IN13
i_MUX18[8] => Mux23.IN13
i_MUX18[9] => Mux22.IN13
i_MUX18[10] => Mux21.IN13
i_MUX18[11] => Mux20.IN13
i_MUX18[12] => Mux19.IN13
i_MUX18[13] => Mux18.IN13
i_MUX18[14] => Mux17.IN13
i_MUX18[15] => Mux16.IN13
i_MUX18[16] => Mux15.IN13
i_MUX18[17] => Mux14.IN13
i_MUX18[18] => Mux13.IN13
i_MUX18[19] => Mux12.IN13
i_MUX18[20] => Mux11.IN13
i_MUX18[21] => Mux10.IN13
i_MUX18[22] => Mux9.IN13
i_MUX18[23] => Mux8.IN13
i_MUX18[24] => Mux7.IN13
i_MUX18[25] => Mux6.IN13
i_MUX18[26] => Mux5.IN13
i_MUX18[27] => Mux4.IN13
i_MUX18[28] => Mux3.IN13
i_MUX18[29] => Mux2.IN13
i_MUX18[30] => Mux1.IN13
i_MUX18[31] => Mux0.IN13
i_MUX17[0] => Mux31.IN14
i_MUX17[1] => Mux30.IN14
i_MUX17[2] => Mux29.IN14
i_MUX17[3] => Mux28.IN14
i_MUX17[4] => Mux27.IN14
i_MUX17[5] => Mux26.IN14
i_MUX17[6] => Mux25.IN14
i_MUX17[7] => Mux24.IN14
i_MUX17[8] => Mux23.IN14
i_MUX17[9] => Mux22.IN14
i_MUX17[10] => Mux21.IN14
i_MUX17[11] => Mux20.IN14
i_MUX17[12] => Mux19.IN14
i_MUX17[13] => Mux18.IN14
i_MUX17[14] => Mux17.IN14
i_MUX17[15] => Mux16.IN14
i_MUX17[16] => Mux15.IN14
i_MUX17[17] => Mux14.IN14
i_MUX17[18] => Mux13.IN14
i_MUX17[19] => Mux12.IN14
i_MUX17[20] => Mux11.IN14
i_MUX17[21] => Mux10.IN14
i_MUX17[22] => Mux9.IN14
i_MUX17[23] => Mux8.IN14
i_MUX17[24] => Mux7.IN14
i_MUX17[25] => Mux6.IN14
i_MUX17[26] => Mux5.IN14
i_MUX17[27] => Mux4.IN14
i_MUX17[28] => Mux3.IN14
i_MUX17[29] => Mux2.IN14
i_MUX17[30] => Mux1.IN14
i_MUX17[31] => Mux0.IN14
i_MUX16[0] => Mux31.IN15
i_MUX16[1] => Mux30.IN15
i_MUX16[2] => Mux29.IN15
i_MUX16[3] => Mux28.IN15
i_MUX16[4] => Mux27.IN15
i_MUX16[5] => Mux26.IN15
i_MUX16[6] => Mux25.IN15
i_MUX16[7] => Mux24.IN15
i_MUX16[8] => Mux23.IN15
i_MUX16[9] => Mux22.IN15
i_MUX16[10] => Mux21.IN15
i_MUX16[11] => Mux20.IN15
i_MUX16[12] => Mux19.IN15
i_MUX16[13] => Mux18.IN15
i_MUX16[14] => Mux17.IN15
i_MUX16[15] => Mux16.IN15
i_MUX16[16] => Mux15.IN15
i_MUX16[17] => Mux14.IN15
i_MUX16[18] => Mux13.IN15
i_MUX16[19] => Mux12.IN15
i_MUX16[20] => Mux11.IN15
i_MUX16[21] => Mux10.IN15
i_MUX16[22] => Mux9.IN15
i_MUX16[23] => Mux8.IN15
i_MUX16[24] => Mux7.IN15
i_MUX16[25] => Mux6.IN15
i_MUX16[26] => Mux5.IN15
i_MUX16[27] => Mux4.IN15
i_MUX16[28] => Mux3.IN15
i_MUX16[29] => Mux2.IN15
i_MUX16[30] => Mux1.IN15
i_MUX16[31] => Mux0.IN15
i_MUX15[0] => Mux31.IN16
i_MUX15[1] => Mux30.IN16
i_MUX15[2] => Mux29.IN16
i_MUX15[3] => Mux28.IN16
i_MUX15[4] => Mux27.IN16
i_MUX15[5] => Mux26.IN16
i_MUX15[6] => Mux25.IN16
i_MUX15[7] => Mux24.IN16
i_MUX15[8] => Mux23.IN16
i_MUX15[9] => Mux22.IN16
i_MUX15[10] => Mux21.IN16
i_MUX15[11] => Mux20.IN16
i_MUX15[12] => Mux19.IN16
i_MUX15[13] => Mux18.IN16
i_MUX15[14] => Mux17.IN16
i_MUX15[15] => Mux16.IN16
i_MUX15[16] => Mux15.IN16
i_MUX15[17] => Mux14.IN16
i_MUX15[18] => Mux13.IN16
i_MUX15[19] => Mux12.IN16
i_MUX15[20] => Mux11.IN16
i_MUX15[21] => Mux10.IN16
i_MUX15[22] => Mux9.IN16
i_MUX15[23] => Mux8.IN16
i_MUX15[24] => Mux7.IN16
i_MUX15[25] => Mux6.IN16
i_MUX15[26] => Mux5.IN16
i_MUX15[27] => Mux4.IN16
i_MUX15[28] => Mux3.IN16
i_MUX15[29] => Mux2.IN16
i_MUX15[30] => Mux1.IN16
i_MUX15[31] => Mux0.IN16
i_MUX14[0] => Mux31.IN17
i_MUX14[1] => Mux30.IN17
i_MUX14[2] => Mux29.IN17
i_MUX14[3] => Mux28.IN17
i_MUX14[4] => Mux27.IN17
i_MUX14[5] => Mux26.IN17
i_MUX14[6] => Mux25.IN17
i_MUX14[7] => Mux24.IN17
i_MUX14[8] => Mux23.IN17
i_MUX14[9] => Mux22.IN17
i_MUX14[10] => Mux21.IN17
i_MUX14[11] => Mux20.IN17
i_MUX14[12] => Mux19.IN17
i_MUX14[13] => Mux18.IN17
i_MUX14[14] => Mux17.IN17
i_MUX14[15] => Mux16.IN17
i_MUX14[16] => Mux15.IN17
i_MUX14[17] => Mux14.IN17
i_MUX14[18] => Mux13.IN17
i_MUX14[19] => Mux12.IN17
i_MUX14[20] => Mux11.IN17
i_MUX14[21] => Mux10.IN17
i_MUX14[22] => Mux9.IN17
i_MUX14[23] => Mux8.IN17
i_MUX14[24] => Mux7.IN17
i_MUX14[25] => Mux6.IN17
i_MUX14[26] => Mux5.IN17
i_MUX14[27] => Mux4.IN17
i_MUX14[28] => Mux3.IN17
i_MUX14[29] => Mux2.IN17
i_MUX14[30] => Mux1.IN17
i_MUX14[31] => Mux0.IN17
i_MUX13[0] => Mux31.IN18
i_MUX13[1] => Mux30.IN18
i_MUX13[2] => Mux29.IN18
i_MUX13[3] => Mux28.IN18
i_MUX13[4] => Mux27.IN18
i_MUX13[5] => Mux26.IN18
i_MUX13[6] => Mux25.IN18
i_MUX13[7] => Mux24.IN18
i_MUX13[8] => Mux23.IN18
i_MUX13[9] => Mux22.IN18
i_MUX13[10] => Mux21.IN18
i_MUX13[11] => Mux20.IN18
i_MUX13[12] => Mux19.IN18
i_MUX13[13] => Mux18.IN18
i_MUX13[14] => Mux17.IN18
i_MUX13[15] => Mux16.IN18
i_MUX13[16] => Mux15.IN18
i_MUX13[17] => Mux14.IN18
i_MUX13[18] => Mux13.IN18
i_MUX13[19] => Mux12.IN18
i_MUX13[20] => Mux11.IN18
i_MUX13[21] => Mux10.IN18
i_MUX13[22] => Mux9.IN18
i_MUX13[23] => Mux8.IN18
i_MUX13[24] => Mux7.IN18
i_MUX13[25] => Mux6.IN18
i_MUX13[26] => Mux5.IN18
i_MUX13[27] => Mux4.IN18
i_MUX13[28] => Mux3.IN18
i_MUX13[29] => Mux2.IN18
i_MUX13[30] => Mux1.IN18
i_MUX13[31] => Mux0.IN18
i_MUX12[0] => Mux31.IN19
i_MUX12[1] => Mux30.IN19
i_MUX12[2] => Mux29.IN19
i_MUX12[3] => Mux28.IN19
i_MUX12[4] => Mux27.IN19
i_MUX12[5] => Mux26.IN19
i_MUX12[6] => Mux25.IN19
i_MUX12[7] => Mux24.IN19
i_MUX12[8] => Mux23.IN19
i_MUX12[9] => Mux22.IN19
i_MUX12[10] => Mux21.IN19
i_MUX12[11] => Mux20.IN19
i_MUX12[12] => Mux19.IN19
i_MUX12[13] => Mux18.IN19
i_MUX12[14] => Mux17.IN19
i_MUX12[15] => Mux16.IN19
i_MUX12[16] => Mux15.IN19
i_MUX12[17] => Mux14.IN19
i_MUX12[18] => Mux13.IN19
i_MUX12[19] => Mux12.IN19
i_MUX12[20] => Mux11.IN19
i_MUX12[21] => Mux10.IN19
i_MUX12[22] => Mux9.IN19
i_MUX12[23] => Mux8.IN19
i_MUX12[24] => Mux7.IN19
i_MUX12[25] => Mux6.IN19
i_MUX12[26] => Mux5.IN19
i_MUX12[27] => Mux4.IN19
i_MUX12[28] => Mux3.IN19
i_MUX12[29] => Mux2.IN19
i_MUX12[30] => Mux1.IN19
i_MUX12[31] => Mux0.IN19
i_MUX11[0] => Mux31.IN20
i_MUX11[1] => Mux30.IN20
i_MUX11[2] => Mux29.IN20
i_MUX11[3] => Mux28.IN20
i_MUX11[4] => Mux27.IN20
i_MUX11[5] => Mux26.IN20
i_MUX11[6] => Mux25.IN20
i_MUX11[7] => Mux24.IN20
i_MUX11[8] => Mux23.IN20
i_MUX11[9] => Mux22.IN20
i_MUX11[10] => Mux21.IN20
i_MUX11[11] => Mux20.IN20
i_MUX11[12] => Mux19.IN20
i_MUX11[13] => Mux18.IN20
i_MUX11[14] => Mux17.IN20
i_MUX11[15] => Mux16.IN20
i_MUX11[16] => Mux15.IN20
i_MUX11[17] => Mux14.IN20
i_MUX11[18] => Mux13.IN20
i_MUX11[19] => Mux12.IN20
i_MUX11[20] => Mux11.IN20
i_MUX11[21] => Mux10.IN20
i_MUX11[22] => Mux9.IN20
i_MUX11[23] => Mux8.IN20
i_MUX11[24] => Mux7.IN20
i_MUX11[25] => Mux6.IN20
i_MUX11[26] => Mux5.IN20
i_MUX11[27] => Mux4.IN20
i_MUX11[28] => Mux3.IN20
i_MUX11[29] => Mux2.IN20
i_MUX11[30] => Mux1.IN20
i_MUX11[31] => Mux0.IN20
i_MUX10[0] => Mux31.IN21
i_MUX10[1] => Mux30.IN21
i_MUX10[2] => Mux29.IN21
i_MUX10[3] => Mux28.IN21
i_MUX10[4] => Mux27.IN21
i_MUX10[5] => Mux26.IN21
i_MUX10[6] => Mux25.IN21
i_MUX10[7] => Mux24.IN21
i_MUX10[8] => Mux23.IN21
i_MUX10[9] => Mux22.IN21
i_MUX10[10] => Mux21.IN21
i_MUX10[11] => Mux20.IN21
i_MUX10[12] => Mux19.IN21
i_MUX10[13] => Mux18.IN21
i_MUX10[14] => Mux17.IN21
i_MUX10[15] => Mux16.IN21
i_MUX10[16] => Mux15.IN21
i_MUX10[17] => Mux14.IN21
i_MUX10[18] => Mux13.IN21
i_MUX10[19] => Mux12.IN21
i_MUX10[20] => Mux11.IN21
i_MUX10[21] => Mux10.IN21
i_MUX10[22] => Mux9.IN21
i_MUX10[23] => Mux8.IN21
i_MUX10[24] => Mux7.IN21
i_MUX10[25] => Mux6.IN21
i_MUX10[26] => Mux5.IN21
i_MUX10[27] => Mux4.IN21
i_MUX10[28] => Mux3.IN21
i_MUX10[29] => Mux2.IN21
i_MUX10[30] => Mux1.IN21
i_MUX10[31] => Mux0.IN21
i_MUX9[0] => Mux31.IN22
i_MUX9[1] => Mux30.IN22
i_MUX9[2] => Mux29.IN22
i_MUX9[3] => Mux28.IN22
i_MUX9[4] => Mux27.IN22
i_MUX9[5] => Mux26.IN22
i_MUX9[6] => Mux25.IN22
i_MUX9[7] => Mux24.IN22
i_MUX9[8] => Mux23.IN22
i_MUX9[9] => Mux22.IN22
i_MUX9[10] => Mux21.IN22
i_MUX9[11] => Mux20.IN22
i_MUX9[12] => Mux19.IN22
i_MUX9[13] => Mux18.IN22
i_MUX9[14] => Mux17.IN22
i_MUX9[15] => Mux16.IN22
i_MUX9[16] => Mux15.IN22
i_MUX9[17] => Mux14.IN22
i_MUX9[18] => Mux13.IN22
i_MUX9[19] => Mux12.IN22
i_MUX9[20] => Mux11.IN22
i_MUX9[21] => Mux10.IN22
i_MUX9[22] => Mux9.IN22
i_MUX9[23] => Mux8.IN22
i_MUX9[24] => Mux7.IN22
i_MUX9[25] => Mux6.IN22
i_MUX9[26] => Mux5.IN22
i_MUX9[27] => Mux4.IN22
i_MUX9[28] => Mux3.IN22
i_MUX9[29] => Mux2.IN22
i_MUX9[30] => Mux1.IN22
i_MUX9[31] => Mux0.IN22
i_MUX8[0] => Mux31.IN23
i_MUX8[1] => Mux30.IN23
i_MUX8[2] => Mux29.IN23
i_MUX8[3] => Mux28.IN23
i_MUX8[4] => Mux27.IN23
i_MUX8[5] => Mux26.IN23
i_MUX8[6] => Mux25.IN23
i_MUX8[7] => Mux24.IN23
i_MUX8[8] => Mux23.IN23
i_MUX8[9] => Mux22.IN23
i_MUX8[10] => Mux21.IN23
i_MUX8[11] => Mux20.IN23
i_MUX8[12] => Mux19.IN23
i_MUX8[13] => Mux18.IN23
i_MUX8[14] => Mux17.IN23
i_MUX8[15] => Mux16.IN23
i_MUX8[16] => Mux15.IN23
i_MUX8[17] => Mux14.IN23
i_MUX8[18] => Mux13.IN23
i_MUX8[19] => Mux12.IN23
i_MUX8[20] => Mux11.IN23
i_MUX8[21] => Mux10.IN23
i_MUX8[22] => Mux9.IN23
i_MUX8[23] => Mux8.IN23
i_MUX8[24] => Mux7.IN23
i_MUX8[25] => Mux6.IN23
i_MUX8[26] => Mux5.IN23
i_MUX8[27] => Mux4.IN23
i_MUX8[28] => Mux3.IN23
i_MUX8[29] => Mux2.IN23
i_MUX8[30] => Mux1.IN23
i_MUX8[31] => Mux0.IN23
i_MUX7[0] => Mux31.IN24
i_MUX7[1] => Mux30.IN24
i_MUX7[2] => Mux29.IN24
i_MUX7[3] => Mux28.IN24
i_MUX7[4] => Mux27.IN24
i_MUX7[5] => Mux26.IN24
i_MUX7[6] => Mux25.IN24
i_MUX7[7] => Mux24.IN24
i_MUX7[8] => Mux23.IN24
i_MUX7[9] => Mux22.IN24
i_MUX7[10] => Mux21.IN24
i_MUX7[11] => Mux20.IN24
i_MUX7[12] => Mux19.IN24
i_MUX7[13] => Mux18.IN24
i_MUX7[14] => Mux17.IN24
i_MUX7[15] => Mux16.IN24
i_MUX7[16] => Mux15.IN24
i_MUX7[17] => Mux14.IN24
i_MUX7[18] => Mux13.IN24
i_MUX7[19] => Mux12.IN24
i_MUX7[20] => Mux11.IN24
i_MUX7[21] => Mux10.IN24
i_MUX7[22] => Mux9.IN24
i_MUX7[23] => Mux8.IN24
i_MUX7[24] => Mux7.IN24
i_MUX7[25] => Mux6.IN24
i_MUX7[26] => Mux5.IN24
i_MUX7[27] => Mux4.IN24
i_MUX7[28] => Mux3.IN24
i_MUX7[29] => Mux2.IN24
i_MUX7[30] => Mux1.IN24
i_MUX7[31] => Mux0.IN24
i_MUX6[0] => Mux31.IN25
i_MUX6[1] => Mux30.IN25
i_MUX6[2] => Mux29.IN25
i_MUX6[3] => Mux28.IN25
i_MUX6[4] => Mux27.IN25
i_MUX6[5] => Mux26.IN25
i_MUX6[6] => Mux25.IN25
i_MUX6[7] => Mux24.IN25
i_MUX6[8] => Mux23.IN25
i_MUX6[9] => Mux22.IN25
i_MUX6[10] => Mux21.IN25
i_MUX6[11] => Mux20.IN25
i_MUX6[12] => Mux19.IN25
i_MUX6[13] => Mux18.IN25
i_MUX6[14] => Mux17.IN25
i_MUX6[15] => Mux16.IN25
i_MUX6[16] => Mux15.IN25
i_MUX6[17] => Mux14.IN25
i_MUX6[18] => Mux13.IN25
i_MUX6[19] => Mux12.IN25
i_MUX6[20] => Mux11.IN25
i_MUX6[21] => Mux10.IN25
i_MUX6[22] => Mux9.IN25
i_MUX6[23] => Mux8.IN25
i_MUX6[24] => Mux7.IN25
i_MUX6[25] => Mux6.IN25
i_MUX6[26] => Mux5.IN25
i_MUX6[27] => Mux4.IN25
i_MUX6[28] => Mux3.IN25
i_MUX6[29] => Mux2.IN25
i_MUX6[30] => Mux1.IN25
i_MUX6[31] => Mux0.IN25
i_MUX5[0] => Mux31.IN26
i_MUX5[1] => Mux30.IN26
i_MUX5[2] => Mux29.IN26
i_MUX5[3] => Mux28.IN26
i_MUX5[4] => Mux27.IN26
i_MUX5[5] => Mux26.IN26
i_MUX5[6] => Mux25.IN26
i_MUX5[7] => Mux24.IN26
i_MUX5[8] => Mux23.IN26
i_MUX5[9] => Mux22.IN26
i_MUX5[10] => Mux21.IN26
i_MUX5[11] => Mux20.IN26
i_MUX5[12] => Mux19.IN26
i_MUX5[13] => Mux18.IN26
i_MUX5[14] => Mux17.IN26
i_MUX5[15] => Mux16.IN26
i_MUX5[16] => Mux15.IN26
i_MUX5[17] => Mux14.IN26
i_MUX5[18] => Mux13.IN26
i_MUX5[19] => Mux12.IN26
i_MUX5[20] => Mux11.IN26
i_MUX5[21] => Mux10.IN26
i_MUX5[22] => Mux9.IN26
i_MUX5[23] => Mux8.IN26
i_MUX5[24] => Mux7.IN26
i_MUX5[25] => Mux6.IN26
i_MUX5[26] => Mux5.IN26
i_MUX5[27] => Mux4.IN26
i_MUX5[28] => Mux3.IN26
i_MUX5[29] => Mux2.IN26
i_MUX5[30] => Mux1.IN26
i_MUX5[31] => Mux0.IN26
i_MUX4[0] => Mux31.IN27
i_MUX4[1] => Mux30.IN27
i_MUX4[2] => Mux29.IN27
i_MUX4[3] => Mux28.IN27
i_MUX4[4] => Mux27.IN27
i_MUX4[5] => Mux26.IN27
i_MUX4[6] => Mux25.IN27
i_MUX4[7] => Mux24.IN27
i_MUX4[8] => Mux23.IN27
i_MUX4[9] => Mux22.IN27
i_MUX4[10] => Mux21.IN27
i_MUX4[11] => Mux20.IN27
i_MUX4[12] => Mux19.IN27
i_MUX4[13] => Mux18.IN27
i_MUX4[14] => Mux17.IN27
i_MUX4[15] => Mux16.IN27
i_MUX4[16] => Mux15.IN27
i_MUX4[17] => Mux14.IN27
i_MUX4[18] => Mux13.IN27
i_MUX4[19] => Mux12.IN27
i_MUX4[20] => Mux11.IN27
i_MUX4[21] => Mux10.IN27
i_MUX4[22] => Mux9.IN27
i_MUX4[23] => Mux8.IN27
i_MUX4[24] => Mux7.IN27
i_MUX4[25] => Mux6.IN27
i_MUX4[26] => Mux5.IN27
i_MUX4[27] => Mux4.IN27
i_MUX4[28] => Mux3.IN27
i_MUX4[29] => Mux2.IN27
i_MUX4[30] => Mux1.IN27
i_MUX4[31] => Mux0.IN27
i_MUX3[0] => Mux31.IN28
i_MUX3[1] => Mux30.IN28
i_MUX3[2] => Mux29.IN28
i_MUX3[3] => Mux28.IN28
i_MUX3[4] => Mux27.IN28
i_MUX3[5] => Mux26.IN28
i_MUX3[6] => Mux25.IN28
i_MUX3[7] => Mux24.IN28
i_MUX3[8] => Mux23.IN28
i_MUX3[9] => Mux22.IN28
i_MUX3[10] => Mux21.IN28
i_MUX3[11] => Mux20.IN28
i_MUX3[12] => Mux19.IN28
i_MUX3[13] => Mux18.IN28
i_MUX3[14] => Mux17.IN28
i_MUX3[15] => Mux16.IN28
i_MUX3[16] => Mux15.IN28
i_MUX3[17] => Mux14.IN28
i_MUX3[18] => Mux13.IN28
i_MUX3[19] => Mux12.IN28
i_MUX3[20] => Mux11.IN28
i_MUX3[21] => Mux10.IN28
i_MUX3[22] => Mux9.IN28
i_MUX3[23] => Mux8.IN28
i_MUX3[24] => Mux7.IN28
i_MUX3[25] => Mux6.IN28
i_MUX3[26] => Mux5.IN28
i_MUX3[27] => Mux4.IN28
i_MUX3[28] => Mux3.IN28
i_MUX3[29] => Mux2.IN28
i_MUX3[30] => Mux1.IN28
i_MUX3[31] => Mux0.IN28
i_MUX2[0] => Mux31.IN29
i_MUX2[1] => Mux30.IN29
i_MUX2[2] => Mux29.IN29
i_MUX2[3] => Mux28.IN29
i_MUX2[4] => Mux27.IN29
i_MUX2[5] => Mux26.IN29
i_MUX2[6] => Mux25.IN29
i_MUX2[7] => Mux24.IN29
i_MUX2[8] => Mux23.IN29
i_MUX2[9] => Mux22.IN29
i_MUX2[10] => Mux21.IN29
i_MUX2[11] => Mux20.IN29
i_MUX2[12] => Mux19.IN29
i_MUX2[13] => Mux18.IN29
i_MUX2[14] => Mux17.IN29
i_MUX2[15] => Mux16.IN29
i_MUX2[16] => Mux15.IN29
i_MUX2[17] => Mux14.IN29
i_MUX2[18] => Mux13.IN29
i_MUX2[19] => Mux12.IN29
i_MUX2[20] => Mux11.IN29
i_MUX2[21] => Mux10.IN29
i_MUX2[22] => Mux9.IN29
i_MUX2[23] => Mux8.IN29
i_MUX2[24] => Mux7.IN29
i_MUX2[25] => Mux6.IN29
i_MUX2[26] => Mux5.IN29
i_MUX2[27] => Mux4.IN29
i_MUX2[28] => Mux3.IN29
i_MUX2[29] => Mux2.IN29
i_MUX2[30] => Mux1.IN29
i_MUX2[31] => Mux0.IN29
i_MUX1[0] => Mux31.IN30
i_MUX1[1] => Mux30.IN30
i_MUX1[2] => Mux29.IN30
i_MUX1[3] => Mux28.IN30
i_MUX1[4] => Mux27.IN30
i_MUX1[5] => Mux26.IN30
i_MUX1[6] => Mux25.IN30
i_MUX1[7] => Mux24.IN30
i_MUX1[8] => Mux23.IN30
i_MUX1[9] => Mux22.IN30
i_MUX1[10] => Mux21.IN30
i_MUX1[11] => Mux20.IN30
i_MUX1[12] => Mux19.IN30
i_MUX1[13] => Mux18.IN30
i_MUX1[14] => Mux17.IN30
i_MUX1[15] => Mux16.IN30
i_MUX1[16] => Mux15.IN30
i_MUX1[17] => Mux14.IN30
i_MUX1[18] => Mux13.IN30
i_MUX1[19] => Mux12.IN30
i_MUX1[20] => Mux11.IN30
i_MUX1[21] => Mux10.IN30
i_MUX1[22] => Mux9.IN30
i_MUX1[23] => Mux8.IN30
i_MUX1[24] => Mux7.IN30
i_MUX1[25] => Mux6.IN30
i_MUX1[26] => Mux5.IN30
i_MUX1[27] => Mux4.IN30
i_MUX1[28] => Mux3.IN30
i_MUX1[29] => Mux2.IN30
i_MUX1[30] => Mux1.IN30
i_MUX1[31] => Mux0.IN30
i_MUX0[0] => Mux31.IN31
i_MUX0[1] => Mux30.IN31
i_MUX0[2] => Mux29.IN31
i_MUX0[3] => Mux28.IN31
i_MUX0[4] => Mux27.IN31
i_MUX0[5] => Mux26.IN31
i_MUX0[6] => Mux25.IN31
i_MUX0[7] => Mux24.IN31
i_MUX0[8] => Mux23.IN31
i_MUX0[9] => Mux22.IN31
i_MUX0[10] => Mux21.IN31
i_MUX0[11] => Mux20.IN31
i_MUX0[12] => Mux19.IN31
i_MUX0[13] => Mux18.IN31
i_MUX0[14] => Mux17.IN31
i_MUX0[15] => Mux16.IN31
i_MUX0[16] => Mux15.IN31
i_MUX0[17] => Mux14.IN31
i_MUX0[18] => Mux13.IN31
i_MUX0[19] => Mux12.IN31
i_MUX0[20] => Mux11.IN31
i_MUX0[21] => Mux10.IN31
i_MUX0[22] => Mux9.IN31
i_MUX0[23] => Mux8.IN31
i_MUX0[24] => Mux7.IN31
i_MUX0[25] => Mux6.IN31
i_MUX0[26] => Mux5.IN31
i_MUX0[27] => Mux4.IN31
i_MUX0[28] => Mux3.IN31
i_MUX0[29] => Mux2.IN31
i_MUX0[30] => Mux1.IN31
i_MUX0[31] => Mux0.IN31
i_WA[0] => Mux0.IN36
i_WA[0] => Mux1.IN36
i_WA[0] => Mux2.IN36
i_WA[0] => Mux3.IN36
i_WA[0] => Mux4.IN36
i_WA[0] => Mux5.IN36
i_WA[0] => Mux6.IN36
i_WA[0] => Mux7.IN36
i_WA[0] => Mux8.IN36
i_WA[0] => Mux9.IN36
i_WA[0] => Mux10.IN36
i_WA[0] => Mux11.IN36
i_WA[0] => Mux12.IN36
i_WA[0] => Mux13.IN36
i_WA[0] => Mux14.IN36
i_WA[0] => Mux15.IN36
i_WA[0] => Mux16.IN36
i_WA[0] => Mux17.IN36
i_WA[0] => Mux18.IN36
i_WA[0] => Mux19.IN36
i_WA[0] => Mux20.IN36
i_WA[0] => Mux21.IN36
i_WA[0] => Mux22.IN36
i_WA[0] => Mux23.IN36
i_WA[0] => Mux24.IN36
i_WA[0] => Mux25.IN36
i_WA[0] => Mux26.IN36
i_WA[0] => Mux27.IN36
i_WA[0] => Mux28.IN36
i_WA[0] => Mux29.IN36
i_WA[0] => Mux30.IN36
i_WA[0] => Mux31.IN36
i_WA[1] => Mux0.IN35
i_WA[1] => Mux1.IN35
i_WA[1] => Mux2.IN35
i_WA[1] => Mux3.IN35
i_WA[1] => Mux4.IN35
i_WA[1] => Mux5.IN35
i_WA[1] => Mux6.IN35
i_WA[1] => Mux7.IN35
i_WA[1] => Mux8.IN35
i_WA[1] => Mux9.IN35
i_WA[1] => Mux10.IN35
i_WA[1] => Mux11.IN35
i_WA[1] => Mux12.IN35
i_WA[1] => Mux13.IN35
i_WA[1] => Mux14.IN35
i_WA[1] => Mux15.IN35
i_WA[1] => Mux16.IN35
i_WA[1] => Mux17.IN35
i_WA[1] => Mux18.IN35
i_WA[1] => Mux19.IN35
i_WA[1] => Mux20.IN35
i_WA[1] => Mux21.IN35
i_WA[1] => Mux22.IN35
i_WA[1] => Mux23.IN35
i_WA[1] => Mux24.IN35
i_WA[1] => Mux25.IN35
i_WA[1] => Mux26.IN35
i_WA[1] => Mux27.IN35
i_WA[1] => Mux28.IN35
i_WA[1] => Mux29.IN35
i_WA[1] => Mux30.IN35
i_WA[1] => Mux31.IN35
i_WA[2] => Mux0.IN34
i_WA[2] => Mux1.IN34
i_WA[2] => Mux2.IN34
i_WA[2] => Mux3.IN34
i_WA[2] => Mux4.IN34
i_WA[2] => Mux5.IN34
i_WA[2] => Mux6.IN34
i_WA[2] => Mux7.IN34
i_WA[2] => Mux8.IN34
i_WA[2] => Mux9.IN34
i_WA[2] => Mux10.IN34
i_WA[2] => Mux11.IN34
i_WA[2] => Mux12.IN34
i_WA[2] => Mux13.IN34
i_WA[2] => Mux14.IN34
i_WA[2] => Mux15.IN34
i_WA[2] => Mux16.IN34
i_WA[2] => Mux17.IN34
i_WA[2] => Mux18.IN34
i_WA[2] => Mux19.IN34
i_WA[2] => Mux20.IN34
i_WA[2] => Mux21.IN34
i_WA[2] => Mux22.IN34
i_WA[2] => Mux23.IN34
i_WA[2] => Mux24.IN34
i_WA[2] => Mux25.IN34
i_WA[2] => Mux26.IN34
i_WA[2] => Mux27.IN34
i_WA[2] => Mux28.IN34
i_WA[2] => Mux29.IN34
i_WA[2] => Mux30.IN34
i_WA[2] => Mux31.IN34
i_WA[3] => Mux0.IN33
i_WA[3] => Mux1.IN33
i_WA[3] => Mux2.IN33
i_WA[3] => Mux3.IN33
i_WA[3] => Mux4.IN33
i_WA[3] => Mux5.IN33
i_WA[3] => Mux6.IN33
i_WA[3] => Mux7.IN33
i_WA[3] => Mux8.IN33
i_WA[3] => Mux9.IN33
i_WA[3] => Mux10.IN33
i_WA[3] => Mux11.IN33
i_WA[3] => Mux12.IN33
i_WA[3] => Mux13.IN33
i_WA[3] => Mux14.IN33
i_WA[3] => Mux15.IN33
i_WA[3] => Mux16.IN33
i_WA[3] => Mux17.IN33
i_WA[3] => Mux18.IN33
i_WA[3] => Mux19.IN33
i_WA[3] => Mux20.IN33
i_WA[3] => Mux21.IN33
i_WA[3] => Mux22.IN33
i_WA[3] => Mux23.IN33
i_WA[3] => Mux24.IN33
i_WA[3] => Mux25.IN33
i_WA[3] => Mux26.IN33
i_WA[3] => Mux27.IN33
i_WA[3] => Mux28.IN33
i_WA[3] => Mux29.IN33
i_WA[3] => Mux30.IN33
i_WA[3] => Mux31.IN33
i_WA[4] => Mux0.IN32
i_WA[4] => Mux1.IN32
i_WA[4] => Mux2.IN32
i_WA[4] => Mux3.IN32
i_WA[4] => Mux4.IN32
i_WA[4] => Mux5.IN32
i_WA[4] => Mux6.IN32
i_WA[4] => Mux7.IN32
i_WA[4] => Mux8.IN32
i_WA[4] => Mux9.IN32
i_WA[4] => Mux10.IN32
i_WA[4] => Mux11.IN32
i_WA[4] => Mux12.IN32
i_WA[4] => Mux13.IN32
i_WA[4] => Mux14.IN32
i_WA[4] => Mux15.IN32
i_WA[4] => Mux16.IN32
i_WA[4] => Mux17.IN32
i_WA[4] => Mux18.IN32
i_WA[4] => Mux19.IN32
i_WA[4] => Mux20.IN32
i_WA[4] => Mux21.IN32
i_WA[4] => Mux22.IN32
i_WA[4] => Mux23.IN32
i_WA[4] => Mux24.IN32
i_WA[4] => Mux25.IN32
i_WA[4] => Mux26.IN32
i_WA[4] => Mux27.IN32
i_WA[4] => Mux28.IN32
i_WA[4] => Mux29.IN32
i_WA[4] => Mux30.IN32
i_WA[4] => Mux31.IN32
o_OUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_OUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A
i_A[0] => Nbit_andg2:andgateoperation.i_A[0]
i_A[0] => Nbit_org2:orgateoperation.i_A[0]
i_A[0] => Nbit_AddSub:adder_subtractor.i_A[0]
i_A[0] => Nbit_xorg2:xorgate.i_A[0]
i_A[0] => Nbit_org2:orgate_noroperation.i_A[0]
i_A[0] => BarrelShifter:Shifter.i_WD[0]
i_A[1] => Nbit_andg2:andgateoperation.i_A[1]
i_A[1] => Nbit_org2:orgateoperation.i_A[1]
i_A[1] => Nbit_AddSub:adder_subtractor.i_A[1]
i_A[1] => Nbit_xorg2:xorgate.i_A[1]
i_A[1] => Nbit_org2:orgate_noroperation.i_A[1]
i_A[1] => BarrelShifter:Shifter.i_WD[1]
i_A[2] => Nbit_andg2:andgateoperation.i_A[2]
i_A[2] => Nbit_org2:orgateoperation.i_A[2]
i_A[2] => Nbit_AddSub:adder_subtractor.i_A[2]
i_A[2] => Nbit_xorg2:xorgate.i_A[2]
i_A[2] => Nbit_org2:orgate_noroperation.i_A[2]
i_A[2] => BarrelShifter:Shifter.i_WD[2]
i_A[3] => Nbit_andg2:andgateoperation.i_A[3]
i_A[3] => Nbit_org2:orgateoperation.i_A[3]
i_A[3] => Nbit_AddSub:adder_subtractor.i_A[3]
i_A[3] => Nbit_xorg2:xorgate.i_A[3]
i_A[3] => Nbit_org2:orgate_noroperation.i_A[3]
i_A[3] => BarrelShifter:Shifter.i_WD[3]
i_A[4] => Nbit_andg2:andgateoperation.i_A[4]
i_A[4] => Nbit_org2:orgateoperation.i_A[4]
i_A[4] => Nbit_AddSub:adder_subtractor.i_A[4]
i_A[4] => Nbit_xorg2:xorgate.i_A[4]
i_A[4] => Nbit_org2:orgate_noroperation.i_A[4]
i_A[4] => BarrelShifter:Shifter.i_WD[4]
i_A[5] => Nbit_andg2:andgateoperation.i_A[5]
i_A[5] => Nbit_org2:orgateoperation.i_A[5]
i_A[5] => Nbit_AddSub:adder_subtractor.i_A[5]
i_A[5] => Nbit_xorg2:xorgate.i_A[5]
i_A[5] => Nbit_org2:orgate_noroperation.i_A[5]
i_A[5] => BarrelShifter:Shifter.i_WD[5]
i_A[6] => Nbit_andg2:andgateoperation.i_A[6]
i_A[6] => Nbit_org2:orgateoperation.i_A[6]
i_A[6] => Nbit_AddSub:adder_subtractor.i_A[6]
i_A[6] => Nbit_xorg2:xorgate.i_A[6]
i_A[6] => Nbit_org2:orgate_noroperation.i_A[6]
i_A[6] => BarrelShifter:Shifter.i_WD[6]
i_A[7] => Nbit_andg2:andgateoperation.i_A[7]
i_A[7] => Nbit_org2:orgateoperation.i_A[7]
i_A[7] => Nbit_AddSub:adder_subtractor.i_A[7]
i_A[7] => Nbit_xorg2:xorgate.i_A[7]
i_A[7] => Nbit_org2:orgate_noroperation.i_A[7]
i_A[7] => BarrelShifter:Shifter.i_WD[7]
i_A[8] => Nbit_andg2:andgateoperation.i_A[8]
i_A[8] => Nbit_org2:orgateoperation.i_A[8]
i_A[8] => Nbit_AddSub:adder_subtractor.i_A[8]
i_A[8] => Nbit_xorg2:xorgate.i_A[8]
i_A[8] => Nbit_org2:orgate_noroperation.i_A[8]
i_A[8] => BarrelShifter:Shifter.i_WD[8]
i_A[9] => Nbit_andg2:andgateoperation.i_A[9]
i_A[9] => Nbit_org2:orgateoperation.i_A[9]
i_A[9] => Nbit_AddSub:adder_subtractor.i_A[9]
i_A[9] => Nbit_xorg2:xorgate.i_A[9]
i_A[9] => Nbit_org2:orgate_noroperation.i_A[9]
i_A[9] => BarrelShifter:Shifter.i_WD[9]
i_A[10] => Nbit_andg2:andgateoperation.i_A[10]
i_A[10] => Nbit_org2:orgateoperation.i_A[10]
i_A[10] => Nbit_AddSub:adder_subtractor.i_A[10]
i_A[10] => Nbit_xorg2:xorgate.i_A[10]
i_A[10] => Nbit_org2:orgate_noroperation.i_A[10]
i_A[10] => BarrelShifter:Shifter.i_WD[10]
i_A[11] => Nbit_andg2:andgateoperation.i_A[11]
i_A[11] => Nbit_org2:orgateoperation.i_A[11]
i_A[11] => Nbit_AddSub:adder_subtractor.i_A[11]
i_A[11] => Nbit_xorg2:xorgate.i_A[11]
i_A[11] => Nbit_org2:orgate_noroperation.i_A[11]
i_A[11] => BarrelShifter:Shifter.i_WD[11]
i_A[12] => Nbit_andg2:andgateoperation.i_A[12]
i_A[12] => Nbit_org2:orgateoperation.i_A[12]
i_A[12] => Nbit_AddSub:adder_subtractor.i_A[12]
i_A[12] => Nbit_xorg2:xorgate.i_A[12]
i_A[12] => Nbit_org2:orgate_noroperation.i_A[12]
i_A[12] => BarrelShifter:Shifter.i_WD[12]
i_A[13] => Nbit_andg2:andgateoperation.i_A[13]
i_A[13] => Nbit_org2:orgateoperation.i_A[13]
i_A[13] => Nbit_AddSub:adder_subtractor.i_A[13]
i_A[13] => Nbit_xorg2:xorgate.i_A[13]
i_A[13] => Nbit_org2:orgate_noroperation.i_A[13]
i_A[13] => BarrelShifter:Shifter.i_WD[13]
i_A[14] => Nbit_andg2:andgateoperation.i_A[14]
i_A[14] => Nbit_org2:orgateoperation.i_A[14]
i_A[14] => Nbit_AddSub:adder_subtractor.i_A[14]
i_A[14] => Nbit_xorg2:xorgate.i_A[14]
i_A[14] => Nbit_org2:orgate_noroperation.i_A[14]
i_A[14] => BarrelShifter:Shifter.i_WD[14]
i_A[15] => Nbit_andg2:andgateoperation.i_A[15]
i_A[15] => Nbit_org2:orgateoperation.i_A[15]
i_A[15] => Nbit_AddSub:adder_subtractor.i_A[15]
i_A[15] => Nbit_xorg2:xorgate.i_A[15]
i_A[15] => Nbit_org2:orgate_noroperation.i_A[15]
i_A[15] => BarrelShifter:Shifter.i_WD[15]
i_A[16] => Nbit_andg2:andgateoperation.i_A[16]
i_A[16] => Nbit_org2:orgateoperation.i_A[16]
i_A[16] => Nbit_AddSub:adder_subtractor.i_A[16]
i_A[16] => Nbit_xorg2:xorgate.i_A[16]
i_A[16] => Nbit_org2:orgate_noroperation.i_A[16]
i_A[16] => BarrelShifter:Shifter.i_WD[16]
i_A[17] => Nbit_andg2:andgateoperation.i_A[17]
i_A[17] => Nbit_org2:orgateoperation.i_A[17]
i_A[17] => Nbit_AddSub:adder_subtractor.i_A[17]
i_A[17] => Nbit_xorg2:xorgate.i_A[17]
i_A[17] => Nbit_org2:orgate_noroperation.i_A[17]
i_A[17] => BarrelShifter:Shifter.i_WD[17]
i_A[18] => Nbit_andg2:andgateoperation.i_A[18]
i_A[18] => Nbit_org2:orgateoperation.i_A[18]
i_A[18] => Nbit_AddSub:adder_subtractor.i_A[18]
i_A[18] => Nbit_xorg2:xorgate.i_A[18]
i_A[18] => Nbit_org2:orgate_noroperation.i_A[18]
i_A[18] => BarrelShifter:Shifter.i_WD[18]
i_A[19] => Nbit_andg2:andgateoperation.i_A[19]
i_A[19] => Nbit_org2:orgateoperation.i_A[19]
i_A[19] => Nbit_AddSub:adder_subtractor.i_A[19]
i_A[19] => Nbit_xorg2:xorgate.i_A[19]
i_A[19] => Nbit_org2:orgate_noroperation.i_A[19]
i_A[19] => BarrelShifter:Shifter.i_WD[19]
i_A[20] => Nbit_andg2:andgateoperation.i_A[20]
i_A[20] => Nbit_org2:orgateoperation.i_A[20]
i_A[20] => Nbit_AddSub:adder_subtractor.i_A[20]
i_A[20] => Nbit_xorg2:xorgate.i_A[20]
i_A[20] => Nbit_org2:orgate_noroperation.i_A[20]
i_A[20] => BarrelShifter:Shifter.i_WD[20]
i_A[21] => Nbit_andg2:andgateoperation.i_A[21]
i_A[21] => Nbit_org2:orgateoperation.i_A[21]
i_A[21] => Nbit_AddSub:adder_subtractor.i_A[21]
i_A[21] => Nbit_xorg2:xorgate.i_A[21]
i_A[21] => Nbit_org2:orgate_noroperation.i_A[21]
i_A[21] => BarrelShifter:Shifter.i_WD[21]
i_A[22] => Nbit_andg2:andgateoperation.i_A[22]
i_A[22] => Nbit_org2:orgateoperation.i_A[22]
i_A[22] => Nbit_AddSub:adder_subtractor.i_A[22]
i_A[22] => Nbit_xorg2:xorgate.i_A[22]
i_A[22] => Nbit_org2:orgate_noroperation.i_A[22]
i_A[22] => BarrelShifter:Shifter.i_WD[22]
i_A[23] => Nbit_andg2:andgateoperation.i_A[23]
i_A[23] => Nbit_org2:orgateoperation.i_A[23]
i_A[23] => Nbit_AddSub:adder_subtractor.i_A[23]
i_A[23] => Nbit_xorg2:xorgate.i_A[23]
i_A[23] => Nbit_org2:orgate_noroperation.i_A[23]
i_A[23] => BarrelShifter:Shifter.i_WD[23]
i_A[24] => Nbit_andg2:andgateoperation.i_A[24]
i_A[24] => Nbit_org2:orgateoperation.i_A[24]
i_A[24] => Nbit_AddSub:adder_subtractor.i_A[24]
i_A[24] => Nbit_xorg2:xorgate.i_A[24]
i_A[24] => Nbit_org2:orgate_noroperation.i_A[24]
i_A[24] => BarrelShifter:Shifter.i_WD[24]
i_A[25] => Nbit_andg2:andgateoperation.i_A[25]
i_A[25] => Nbit_org2:orgateoperation.i_A[25]
i_A[25] => Nbit_AddSub:adder_subtractor.i_A[25]
i_A[25] => Nbit_xorg2:xorgate.i_A[25]
i_A[25] => Nbit_org2:orgate_noroperation.i_A[25]
i_A[25] => BarrelShifter:Shifter.i_WD[25]
i_A[26] => Nbit_andg2:andgateoperation.i_A[26]
i_A[26] => Nbit_org2:orgateoperation.i_A[26]
i_A[26] => Nbit_AddSub:adder_subtractor.i_A[26]
i_A[26] => Nbit_xorg2:xorgate.i_A[26]
i_A[26] => Nbit_org2:orgate_noroperation.i_A[26]
i_A[26] => BarrelShifter:Shifter.i_WD[26]
i_A[27] => Nbit_andg2:andgateoperation.i_A[27]
i_A[27] => Nbit_org2:orgateoperation.i_A[27]
i_A[27] => Nbit_AddSub:adder_subtractor.i_A[27]
i_A[27] => Nbit_xorg2:xorgate.i_A[27]
i_A[27] => Nbit_org2:orgate_noroperation.i_A[27]
i_A[27] => BarrelShifter:Shifter.i_WD[27]
i_A[28] => Nbit_andg2:andgateoperation.i_A[28]
i_A[28] => Nbit_org2:orgateoperation.i_A[28]
i_A[28] => Nbit_AddSub:adder_subtractor.i_A[28]
i_A[28] => Nbit_xorg2:xorgate.i_A[28]
i_A[28] => Nbit_org2:orgate_noroperation.i_A[28]
i_A[28] => BarrelShifter:Shifter.i_WD[28]
i_A[29] => Nbit_andg2:andgateoperation.i_A[29]
i_A[29] => Nbit_org2:orgateoperation.i_A[29]
i_A[29] => Nbit_AddSub:adder_subtractor.i_A[29]
i_A[29] => Nbit_xorg2:xorgate.i_A[29]
i_A[29] => Nbit_org2:orgate_noroperation.i_A[29]
i_A[29] => BarrelShifter:Shifter.i_WD[29]
i_A[30] => Nbit_andg2:andgateoperation.i_A[30]
i_A[30] => Nbit_org2:orgateoperation.i_A[30]
i_A[30] => Nbit_AddSub:adder_subtractor.i_A[30]
i_A[30] => Nbit_xorg2:xorgate.i_A[30]
i_A[30] => Nbit_org2:orgate_noroperation.i_A[30]
i_A[30] => BarrelShifter:Shifter.i_WD[30]
i_A[31] => Nbit_andg2:andgateoperation.i_A[31]
i_A[31] => Nbit_org2:orgateoperation.i_A[31]
i_A[31] => Nbit_AddSub:adder_subtractor.i_A[31]
i_A[31] => Nbit_xorg2:xorgate.i_A[31]
i_A[31] => Nbit_org2:orgate_noroperation.i_A[31]
i_A[31] => BarrelShifter:Shifter.i_WD[31]
i_B[0] => Nbit_andg2:andgateoperation.i_B[0]
i_B[0] => Nbit_org2:orgateoperation.i_B[0]
i_B[0] => Nbit_AddSub:adder_subtractor.i_B[0]
i_B[0] => Nbit_xorg2:xorgate.i_B[0]
i_B[0] => Nbit_org2:orgate_noroperation.i_B[0]
i_B[0] => BarrelShifter:Shifter.i_SHAMT[0]
i_B[1] => Nbit_andg2:andgateoperation.i_B[1]
i_B[1] => Nbit_org2:orgateoperation.i_B[1]
i_B[1] => Nbit_AddSub:adder_subtractor.i_B[1]
i_B[1] => Nbit_xorg2:xorgate.i_B[1]
i_B[1] => Nbit_org2:orgate_noroperation.i_B[1]
i_B[1] => BarrelShifter:Shifter.i_SHAMT[1]
i_B[2] => Nbit_andg2:andgateoperation.i_B[2]
i_B[2] => Nbit_org2:orgateoperation.i_B[2]
i_B[2] => Nbit_AddSub:adder_subtractor.i_B[2]
i_B[2] => Nbit_xorg2:xorgate.i_B[2]
i_B[2] => Nbit_org2:orgate_noroperation.i_B[2]
i_B[2] => BarrelShifter:Shifter.i_SHAMT[2]
i_B[3] => Nbit_andg2:andgateoperation.i_B[3]
i_B[3] => Nbit_org2:orgateoperation.i_B[3]
i_B[3] => Nbit_AddSub:adder_subtractor.i_B[3]
i_B[3] => Nbit_xorg2:xorgate.i_B[3]
i_B[3] => Nbit_org2:orgate_noroperation.i_B[3]
i_B[3] => BarrelShifter:Shifter.i_SHAMT[3]
i_B[4] => Nbit_andg2:andgateoperation.i_B[4]
i_B[4] => Nbit_org2:orgateoperation.i_B[4]
i_B[4] => Nbit_AddSub:adder_subtractor.i_B[4]
i_B[4] => Nbit_xorg2:xorgate.i_B[4]
i_B[4] => Nbit_org2:orgate_noroperation.i_B[4]
i_B[4] => BarrelShifter:Shifter.i_SHAMT[4]
i_B[5] => Nbit_andg2:andgateoperation.i_B[5]
i_B[5] => Nbit_org2:orgateoperation.i_B[5]
i_B[5] => Nbit_AddSub:adder_subtractor.i_B[5]
i_B[5] => Nbit_xorg2:xorgate.i_B[5]
i_B[5] => Nbit_org2:orgate_noroperation.i_B[5]
i_B[6] => Nbit_andg2:andgateoperation.i_B[6]
i_B[6] => Nbit_org2:orgateoperation.i_B[6]
i_B[6] => Nbit_AddSub:adder_subtractor.i_B[6]
i_B[6] => Nbit_xorg2:xorgate.i_B[6]
i_B[6] => Nbit_org2:orgate_noroperation.i_B[6]
i_B[7] => Nbit_andg2:andgateoperation.i_B[7]
i_B[7] => Nbit_org2:orgateoperation.i_B[7]
i_B[7] => Nbit_AddSub:adder_subtractor.i_B[7]
i_B[7] => Nbit_xorg2:xorgate.i_B[7]
i_B[7] => Nbit_org2:orgate_noroperation.i_B[7]
i_B[8] => Nbit_andg2:andgateoperation.i_B[8]
i_B[8] => Nbit_org2:orgateoperation.i_B[8]
i_B[8] => Nbit_AddSub:adder_subtractor.i_B[8]
i_B[8] => Nbit_xorg2:xorgate.i_B[8]
i_B[8] => Nbit_org2:orgate_noroperation.i_B[8]
i_B[9] => Nbit_andg2:andgateoperation.i_B[9]
i_B[9] => Nbit_org2:orgateoperation.i_B[9]
i_B[9] => Nbit_AddSub:adder_subtractor.i_B[9]
i_B[9] => Nbit_xorg2:xorgate.i_B[9]
i_B[9] => Nbit_org2:orgate_noroperation.i_B[9]
i_B[10] => Nbit_andg2:andgateoperation.i_B[10]
i_B[10] => Nbit_org2:orgateoperation.i_B[10]
i_B[10] => Nbit_AddSub:adder_subtractor.i_B[10]
i_B[10] => Nbit_xorg2:xorgate.i_B[10]
i_B[10] => Nbit_org2:orgate_noroperation.i_B[10]
i_B[11] => Nbit_andg2:andgateoperation.i_B[11]
i_B[11] => Nbit_org2:orgateoperation.i_B[11]
i_B[11] => Nbit_AddSub:adder_subtractor.i_B[11]
i_B[11] => Nbit_xorg2:xorgate.i_B[11]
i_B[11] => Nbit_org2:orgate_noroperation.i_B[11]
i_B[12] => Nbit_andg2:andgateoperation.i_B[12]
i_B[12] => Nbit_org2:orgateoperation.i_B[12]
i_B[12] => Nbit_AddSub:adder_subtractor.i_B[12]
i_B[12] => Nbit_xorg2:xorgate.i_B[12]
i_B[12] => Nbit_org2:orgate_noroperation.i_B[12]
i_B[13] => Nbit_andg2:andgateoperation.i_B[13]
i_B[13] => Nbit_org2:orgateoperation.i_B[13]
i_B[13] => Nbit_AddSub:adder_subtractor.i_B[13]
i_B[13] => Nbit_xorg2:xorgate.i_B[13]
i_B[13] => Nbit_org2:orgate_noroperation.i_B[13]
i_B[14] => Nbit_andg2:andgateoperation.i_B[14]
i_B[14] => Nbit_org2:orgateoperation.i_B[14]
i_B[14] => Nbit_AddSub:adder_subtractor.i_B[14]
i_B[14] => Nbit_xorg2:xorgate.i_B[14]
i_B[14] => Nbit_org2:orgate_noroperation.i_B[14]
i_B[15] => Nbit_andg2:andgateoperation.i_B[15]
i_B[15] => Nbit_org2:orgateoperation.i_B[15]
i_B[15] => Nbit_AddSub:adder_subtractor.i_B[15]
i_B[15] => Nbit_xorg2:xorgate.i_B[15]
i_B[15] => Nbit_org2:orgate_noroperation.i_B[15]
i_B[16] => Nbit_andg2:andgateoperation.i_B[16]
i_B[16] => Nbit_org2:orgateoperation.i_B[16]
i_B[16] => Nbit_AddSub:adder_subtractor.i_B[16]
i_B[16] => Nbit_xorg2:xorgate.i_B[16]
i_B[16] => Nbit_org2:orgate_noroperation.i_B[16]
i_B[17] => Nbit_andg2:andgateoperation.i_B[17]
i_B[17] => Nbit_org2:orgateoperation.i_B[17]
i_B[17] => Nbit_AddSub:adder_subtractor.i_B[17]
i_B[17] => Nbit_xorg2:xorgate.i_B[17]
i_B[17] => Nbit_org2:orgate_noroperation.i_B[17]
i_B[18] => Nbit_andg2:andgateoperation.i_B[18]
i_B[18] => Nbit_org2:orgateoperation.i_B[18]
i_B[18] => Nbit_AddSub:adder_subtractor.i_B[18]
i_B[18] => Nbit_xorg2:xorgate.i_B[18]
i_B[18] => Nbit_org2:orgate_noroperation.i_B[18]
i_B[19] => Nbit_andg2:andgateoperation.i_B[19]
i_B[19] => Nbit_org2:orgateoperation.i_B[19]
i_B[19] => Nbit_AddSub:adder_subtractor.i_B[19]
i_B[19] => Nbit_xorg2:xorgate.i_B[19]
i_B[19] => Nbit_org2:orgate_noroperation.i_B[19]
i_B[20] => Nbit_andg2:andgateoperation.i_B[20]
i_B[20] => Nbit_org2:orgateoperation.i_B[20]
i_B[20] => Nbit_AddSub:adder_subtractor.i_B[20]
i_B[20] => Nbit_xorg2:xorgate.i_B[20]
i_B[20] => Nbit_org2:orgate_noroperation.i_B[20]
i_B[21] => Nbit_andg2:andgateoperation.i_B[21]
i_B[21] => Nbit_org2:orgateoperation.i_B[21]
i_B[21] => Nbit_AddSub:adder_subtractor.i_B[21]
i_B[21] => Nbit_xorg2:xorgate.i_B[21]
i_B[21] => Nbit_org2:orgate_noroperation.i_B[21]
i_B[22] => Nbit_andg2:andgateoperation.i_B[22]
i_B[22] => Nbit_org2:orgateoperation.i_B[22]
i_B[22] => Nbit_AddSub:adder_subtractor.i_B[22]
i_B[22] => Nbit_xorg2:xorgate.i_B[22]
i_B[22] => Nbit_org2:orgate_noroperation.i_B[22]
i_B[23] => Nbit_andg2:andgateoperation.i_B[23]
i_B[23] => Nbit_org2:orgateoperation.i_B[23]
i_B[23] => Nbit_AddSub:adder_subtractor.i_B[23]
i_B[23] => Nbit_xorg2:xorgate.i_B[23]
i_B[23] => Nbit_org2:orgate_noroperation.i_B[23]
i_B[24] => Nbit_andg2:andgateoperation.i_B[24]
i_B[24] => Nbit_org2:orgateoperation.i_B[24]
i_B[24] => Nbit_AddSub:adder_subtractor.i_B[24]
i_B[24] => Nbit_xorg2:xorgate.i_B[24]
i_B[24] => Nbit_org2:orgate_noroperation.i_B[24]
i_B[25] => Nbit_andg2:andgateoperation.i_B[25]
i_B[25] => Nbit_org2:orgateoperation.i_B[25]
i_B[25] => Nbit_AddSub:adder_subtractor.i_B[25]
i_B[25] => Nbit_xorg2:xorgate.i_B[25]
i_B[25] => Nbit_org2:orgate_noroperation.i_B[25]
i_B[26] => Nbit_andg2:andgateoperation.i_B[26]
i_B[26] => Nbit_org2:orgateoperation.i_B[26]
i_B[26] => Nbit_AddSub:adder_subtractor.i_B[26]
i_B[26] => Nbit_xorg2:xorgate.i_B[26]
i_B[26] => Nbit_org2:orgate_noroperation.i_B[26]
i_B[27] => Nbit_andg2:andgateoperation.i_B[27]
i_B[27] => Nbit_org2:orgateoperation.i_B[27]
i_B[27] => Nbit_AddSub:adder_subtractor.i_B[27]
i_B[27] => Nbit_xorg2:xorgate.i_B[27]
i_B[27] => Nbit_org2:orgate_noroperation.i_B[27]
i_B[28] => Nbit_andg2:andgateoperation.i_B[28]
i_B[28] => Nbit_org2:orgateoperation.i_B[28]
i_B[28] => Nbit_AddSub:adder_subtractor.i_B[28]
i_B[28] => Nbit_xorg2:xorgate.i_B[28]
i_B[28] => Nbit_org2:orgate_noroperation.i_B[28]
i_B[29] => Nbit_andg2:andgateoperation.i_B[29]
i_B[29] => Nbit_org2:orgateoperation.i_B[29]
i_B[29] => Nbit_AddSub:adder_subtractor.i_B[29]
i_B[29] => Nbit_xorg2:xorgate.i_B[29]
i_B[29] => Nbit_org2:orgate_noroperation.i_B[29]
i_B[30] => Nbit_andg2:andgateoperation.i_B[30]
i_B[30] => Nbit_org2:orgateoperation.i_B[30]
i_B[30] => Nbit_AddSub:adder_subtractor.i_B[30]
i_B[30] => Nbit_xorg2:xorgate.i_B[30]
i_B[30] => Nbit_org2:orgate_noroperation.i_B[30]
i_B[31] => Nbit_andg2:andgateoperation.i_B[31]
i_B[31] => Nbit_org2:orgateoperation.i_B[31]
i_B[31] => Nbit_AddSub:adder_subtractor.i_B[31]
i_B[31] => Nbit_xorg2:xorgate.i_B[31]
i_B[31] => Nbit_org2:orgate_noroperation.i_B[31]
i_ALUout[0] => Nbit_8t1Mux:muxxx.i_select[0]
i_ALUout[1] => Nbit_8t1Mux:muxxx.i_select[1]
i_ALUout[2] => Nbit_8t1Mux:muxxx.i_select[2]
i_nAdd_Sub => Nbit_AddSub:adder_subtractor.i_nAdd_Sub
i_ShiftArithemtic => BarrelShifter:Shifter.i_signed
i_ShiftLorR => BarrelShifter:Shifter.i_left
i_Unsigned => andg2:overflowchecker.i_A
i_Lui => mux2t1_N:luiselection.i_S
o_Final[0] <= mux2t1_N:luiselection.o_O[0]
o_Final[1] <= mux2t1_N:luiselection.o_O[1]
o_Final[2] <= mux2t1_N:luiselection.o_O[2]
o_Final[3] <= mux2t1_N:luiselection.o_O[3]
o_Final[4] <= mux2t1_N:luiselection.o_O[4]
o_Final[5] <= mux2t1_N:luiselection.o_O[5]
o_Final[6] <= mux2t1_N:luiselection.o_O[6]
o_Final[7] <= mux2t1_N:luiselection.o_O[7]
o_Final[8] <= mux2t1_N:luiselection.o_O[8]
o_Final[9] <= mux2t1_N:luiselection.o_O[9]
o_Final[10] <= mux2t1_N:luiselection.o_O[10]
o_Final[11] <= mux2t1_N:luiselection.o_O[11]
o_Final[12] <= mux2t1_N:luiselection.o_O[12]
o_Final[13] <= mux2t1_N:luiselection.o_O[13]
o_Final[14] <= mux2t1_N:luiselection.o_O[14]
o_Final[15] <= mux2t1_N:luiselection.o_O[15]
o_Final[16] <= mux2t1_N:luiselection.o_O[16]
o_Final[17] <= mux2t1_N:luiselection.o_O[17]
o_Final[18] <= mux2t1_N:luiselection.o_O[18]
o_Final[19] <= mux2t1_N:luiselection.o_O[19]
o_Final[20] <= mux2t1_N:luiselection.o_O[20]
o_Final[21] <= mux2t1_N:luiselection.o_O[21]
o_Final[22] <= mux2t1_N:luiselection.o_O[22]
o_Final[23] <= mux2t1_N:luiselection.o_O[23]
o_Final[24] <= mux2t1_N:luiselection.o_O[24]
o_Final[25] <= mux2t1_N:luiselection.o_O[25]
o_Final[26] <= mux2t1_N:luiselection.o_O[26]
o_Final[27] <= mux2t1_N:luiselection.o_O[27]
o_Final[28] <= mux2t1_N:luiselection.o_O[28]
o_Final[29] <= mux2t1_N:luiselection.o_O[29]
o_Final[30] <= mux2t1_N:luiselection.o_O[30]
o_Final[31] <= mux2t1_N:luiselection.o_O[31]
o_Carry_Out <= Nbit_AddSub:adder_subtractor.o_Carry_Out
o_Zero <= ZeroChecker:branchchecker.is_zero
o_Negative <= NegativeChecker:sltchecker.is_negative
o_Overflow <= andg2:overflowchecker.o_C


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx
i_select[0] => mux2t1_N:Mux0.i_S
i_select[0] => mux2t1_N:Mux1.i_S
i_select[0] => mux2t1_N:Mux2.i_S
i_select[0] => mux2t1_N:Mux3.i_S
i_select[1] => mux2t1_N:Mux4.i_S
i_select[1] => mux2t1_N:Mux5.i_S
i_select[2] => mux2t1_N:Mux6.i_S
i_A[0] => mux2t1_N:Mux0.i_D0[0]
i_A[1] => mux2t1_N:Mux0.i_D0[1]
i_A[2] => mux2t1_N:Mux0.i_D0[2]
i_A[3] => mux2t1_N:Mux0.i_D0[3]
i_A[4] => mux2t1_N:Mux0.i_D0[4]
i_A[5] => mux2t1_N:Mux0.i_D0[5]
i_A[6] => mux2t1_N:Mux0.i_D0[6]
i_A[7] => mux2t1_N:Mux0.i_D0[7]
i_A[8] => mux2t1_N:Mux0.i_D0[8]
i_A[9] => mux2t1_N:Mux0.i_D0[9]
i_A[10] => mux2t1_N:Mux0.i_D0[10]
i_A[11] => mux2t1_N:Mux0.i_D0[11]
i_A[12] => mux2t1_N:Mux0.i_D0[12]
i_A[13] => mux2t1_N:Mux0.i_D0[13]
i_A[14] => mux2t1_N:Mux0.i_D0[14]
i_A[15] => mux2t1_N:Mux0.i_D0[15]
i_A[16] => mux2t1_N:Mux0.i_D0[16]
i_A[17] => mux2t1_N:Mux0.i_D0[17]
i_A[18] => mux2t1_N:Mux0.i_D0[18]
i_A[19] => mux2t1_N:Mux0.i_D0[19]
i_A[20] => mux2t1_N:Mux0.i_D0[20]
i_A[21] => mux2t1_N:Mux0.i_D0[21]
i_A[22] => mux2t1_N:Mux0.i_D0[22]
i_A[23] => mux2t1_N:Mux0.i_D0[23]
i_A[24] => mux2t1_N:Mux0.i_D0[24]
i_A[25] => mux2t1_N:Mux0.i_D0[25]
i_A[26] => mux2t1_N:Mux0.i_D0[26]
i_A[27] => mux2t1_N:Mux0.i_D0[27]
i_A[28] => mux2t1_N:Mux0.i_D0[28]
i_A[29] => mux2t1_N:Mux0.i_D0[29]
i_A[30] => mux2t1_N:Mux0.i_D0[30]
i_A[31] => mux2t1_N:Mux0.i_D0[31]
i_B[0] => mux2t1_N:Mux0.i_D1[0]
i_B[1] => mux2t1_N:Mux0.i_D1[1]
i_B[2] => mux2t1_N:Mux0.i_D1[2]
i_B[3] => mux2t1_N:Mux0.i_D1[3]
i_B[4] => mux2t1_N:Mux0.i_D1[4]
i_B[5] => mux2t1_N:Mux0.i_D1[5]
i_B[6] => mux2t1_N:Mux0.i_D1[6]
i_B[7] => mux2t1_N:Mux0.i_D1[7]
i_B[8] => mux2t1_N:Mux0.i_D1[8]
i_B[9] => mux2t1_N:Mux0.i_D1[9]
i_B[10] => mux2t1_N:Mux0.i_D1[10]
i_B[11] => mux2t1_N:Mux0.i_D1[11]
i_B[12] => mux2t1_N:Mux0.i_D1[12]
i_B[13] => mux2t1_N:Mux0.i_D1[13]
i_B[14] => mux2t1_N:Mux0.i_D1[14]
i_B[15] => mux2t1_N:Mux0.i_D1[15]
i_B[16] => mux2t1_N:Mux0.i_D1[16]
i_B[17] => mux2t1_N:Mux0.i_D1[17]
i_B[18] => mux2t1_N:Mux0.i_D1[18]
i_B[19] => mux2t1_N:Mux0.i_D1[19]
i_B[20] => mux2t1_N:Mux0.i_D1[20]
i_B[21] => mux2t1_N:Mux0.i_D1[21]
i_B[22] => mux2t1_N:Mux0.i_D1[22]
i_B[23] => mux2t1_N:Mux0.i_D1[23]
i_B[24] => mux2t1_N:Mux0.i_D1[24]
i_B[25] => mux2t1_N:Mux0.i_D1[25]
i_B[26] => mux2t1_N:Mux0.i_D1[26]
i_B[27] => mux2t1_N:Mux0.i_D1[27]
i_B[28] => mux2t1_N:Mux0.i_D1[28]
i_B[29] => mux2t1_N:Mux0.i_D1[29]
i_B[30] => mux2t1_N:Mux0.i_D1[30]
i_B[31] => mux2t1_N:Mux0.i_D1[31]
i_C[0] => mux2t1_N:Mux1.i_D0[0]
i_C[1] => mux2t1_N:Mux1.i_D0[1]
i_C[2] => mux2t1_N:Mux1.i_D0[2]
i_C[3] => mux2t1_N:Mux1.i_D0[3]
i_C[4] => mux2t1_N:Mux1.i_D0[4]
i_C[5] => mux2t1_N:Mux1.i_D0[5]
i_C[6] => mux2t1_N:Mux1.i_D0[6]
i_C[7] => mux2t1_N:Mux1.i_D0[7]
i_C[8] => mux2t1_N:Mux1.i_D0[8]
i_C[9] => mux2t1_N:Mux1.i_D0[9]
i_C[10] => mux2t1_N:Mux1.i_D0[10]
i_C[11] => mux2t1_N:Mux1.i_D0[11]
i_C[12] => mux2t1_N:Mux1.i_D0[12]
i_C[13] => mux2t1_N:Mux1.i_D0[13]
i_C[14] => mux2t1_N:Mux1.i_D0[14]
i_C[15] => mux2t1_N:Mux1.i_D0[15]
i_C[16] => mux2t1_N:Mux1.i_D0[16]
i_C[17] => mux2t1_N:Mux1.i_D0[17]
i_C[18] => mux2t1_N:Mux1.i_D0[18]
i_C[19] => mux2t1_N:Mux1.i_D0[19]
i_C[20] => mux2t1_N:Mux1.i_D0[20]
i_C[21] => mux2t1_N:Mux1.i_D0[21]
i_C[22] => mux2t1_N:Mux1.i_D0[22]
i_C[23] => mux2t1_N:Mux1.i_D0[23]
i_C[24] => mux2t1_N:Mux1.i_D0[24]
i_C[25] => mux2t1_N:Mux1.i_D0[25]
i_C[26] => mux2t1_N:Mux1.i_D0[26]
i_C[27] => mux2t1_N:Mux1.i_D0[27]
i_C[28] => mux2t1_N:Mux1.i_D0[28]
i_C[29] => mux2t1_N:Mux1.i_D0[29]
i_C[30] => mux2t1_N:Mux1.i_D0[30]
i_C[31] => mux2t1_N:Mux1.i_D0[31]
i_D[0] => mux2t1_N:Mux1.i_D1[0]
i_D[1] => mux2t1_N:Mux1.i_D1[1]
i_D[2] => mux2t1_N:Mux1.i_D1[2]
i_D[3] => mux2t1_N:Mux1.i_D1[3]
i_D[4] => mux2t1_N:Mux1.i_D1[4]
i_D[5] => mux2t1_N:Mux1.i_D1[5]
i_D[6] => mux2t1_N:Mux1.i_D1[6]
i_D[7] => mux2t1_N:Mux1.i_D1[7]
i_D[8] => mux2t1_N:Mux1.i_D1[8]
i_D[9] => mux2t1_N:Mux1.i_D1[9]
i_D[10] => mux2t1_N:Mux1.i_D1[10]
i_D[11] => mux2t1_N:Mux1.i_D1[11]
i_D[12] => mux2t1_N:Mux1.i_D1[12]
i_D[13] => mux2t1_N:Mux1.i_D1[13]
i_D[14] => mux2t1_N:Mux1.i_D1[14]
i_D[15] => mux2t1_N:Mux1.i_D1[15]
i_D[16] => mux2t1_N:Mux1.i_D1[16]
i_D[17] => mux2t1_N:Mux1.i_D1[17]
i_D[18] => mux2t1_N:Mux1.i_D1[18]
i_D[19] => mux2t1_N:Mux1.i_D1[19]
i_D[20] => mux2t1_N:Mux1.i_D1[20]
i_D[21] => mux2t1_N:Mux1.i_D1[21]
i_D[22] => mux2t1_N:Mux1.i_D1[22]
i_D[23] => mux2t1_N:Mux1.i_D1[23]
i_D[24] => mux2t1_N:Mux1.i_D1[24]
i_D[25] => mux2t1_N:Mux1.i_D1[25]
i_D[26] => mux2t1_N:Mux1.i_D1[26]
i_D[27] => mux2t1_N:Mux1.i_D1[27]
i_D[28] => mux2t1_N:Mux1.i_D1[28]
i_D[29] => mux2t1_N:Mux1.i_D1[29]
i_D[30] => mux2t1_N:Mux1.i_D1[30]
i_D[31] => mux2t1_N:Mux1.i_D1[31]
i_E[0] => mux2t1_N:Mux2.i_D0[0]
i_E[1] => mux2t1_N:Mux2.i_D0[1]
i_E[2] => mux2t1_N:Mux2.i_D0[2]
i_E[3] => mux2t1_N:Mux2.i_D0[3]
i_E[4] => mux2t1_N:Mux2.i_D0[4]
i_E[5] => mux2t1_N:Mux2.i_D0[5]
i_E[6] => mux2t1_N:Mux2.i_D0[6]
i_E[7] => mux2t1_N:Mux2.i_D0[7]
i_E[8] => mux2t1_N:Mux2.i_D0[8]
i_E[9] => mux2t1_N:Mux2.i_D0[9]
i_E[10] => mux2t1_N:Mux2.i_D0[10]
i_E[11] => mux2t1_N:Mux2.i_D0[11]
i_E[12] => mux2t1_N:Mux2.i_D0[12]
i_E[13] => mux2t1_N:Mux2.i_D0[13]
i_E[14] => mux2t1_N:Mux2.i_D0[14]
i_E[15] => mux2t1_N:Mux2.i_D0[15]
i_E[16] => mux2t1_N:Mux2.i_D0[16]
i_E[17] => mux2t1_N:Mux2.i_D0[17]
i_E[18] => mux2t1_N:Mux2.i_D0[18]
i_E[19] => mux2t1_N:Mux2.i_D0[19]
i_E[20] => mux2t1_N:Mux2.i_D0[20]
i_E[21] => mux2t1_N:Mux2.i_D0[21]
i_E[22] => mux2t1_N:Mux2.i_D0[22]
i_E[23] => mux2t1_N:Mux2.i_D0[23]
i_E[24] => mux2t1_N:Mux2.i_D0[24]
i_E[25] => mux2t1_N:Mux2.i_D0[25]
i_E[26] => mux2t1_N:Mux2.i_D0[26]
i_E[27] => mux2t1_N:Mux2.i_D0[27]
i_E[28] => mux2t1_N:Mux2.i_D0[28]
i_E[29] => mux2t1_N:Mux2.i_D0[29]
i_E[30] => mux2t1_N:Mux2.i_D0[30]
i_E[31] => mux2t1_N:Mux2.i_D0[31]
i_F[0] => mux2t1_N:Mux2.i_D1[0]
i_F[1] => mux2t1_N:Mux2.i_D1[1]
i_F[2] => mux2t1_N:Mux2.i_D1[2]
i_F[3] => mux2t1_N:Mux2.i_D1[3]
i_F[4] => mux2t1_N:Mux2.i_D1[4]
i_F[5] => mux2t1_N:Mux2.i_D1[5]
i_F[6] => mux2t1_N:Mux2.i_D1[6]
i_F[7] => mux2t1_N:Mux2.i_D1[7]
i_F[8] => mux2t1_N:Mux2.i_D1[8]
i_F[9] => mux2t1_N:Mux2.i_D1[9]
i_F[10] => mux2t1_N:Mux2.i_D1[10]
i_F[11] => mux2t1_N:Mux2.i_D1[11]
i_F[12] => mux2t1_N:Mux2.i_D1[12]
i_F[13] => mux2t1_N:Mux2.i_D1[13]
i_F[14] => mux2t1_N:Mux2.i_D1[14]
i_F[15] => mux2t1_N:Mux2.i_D1[15]
i_F[16] => mux2t1_N:Mux2.i_D1[16]
i_F[17] => mux2t1_N:Mux2.i_D1[17]
i_F[18] => mux2t1_N:Mux2.i_D1[18]
i_F[19] => mux2t1_N:Mux2.i_D1[19]
i_F[20] => mux2t1_N:Mux2.i_D1[20]
i_F[21] => mux2t1_N:Mux2.i_D1[21]
i_F[22] => mux2t1_N:Mux2.i_D1[22]
i_F[23] => mux2t1_N:Mux2.i_D1[23]
i_F[24] => mux2t1_N:Mux2.i_D1[24]
i_F[25] => mux2t1_N:Mux2.i_D1[25]
i_F[26] => mux2t1_N:Mux2.i_D1[26]
i_F[27] => mux2t1_N:Mux2.i_D1[27]
i_F[28] => mux2t1_N:Mux2.i_D1[28]
i_F[29] => mux2t1_N:Mux2.i_D1[29]
i_F[30] => mux2t1_N:Mux2.i_D1[30]
i_F[31] => mux2t1_N:Mux2.i_D1[31]
i_G[0] => mux2t1_N:Mux3.i_D0[0]
i_G[1] => mux2t1_N:Mux3.i_D0[1]
i_G[2] => mux2t1_N:Mux3.i_D0[2]
i_G[3] => mux2t1_N:Mux3.i_D0[3]
i_G[4] => mux2t1_N:Mux3.i_D0[4]
i_G[5] => mux2t1_N:Mux3.i_D0[5]
i_G[6] => mux2t1_N:Mux3.i_D0[6]
i_G[7] => mux2t1_N:Mux3.i_D0[7]
i_G[8] => mux2t1_N:Mux3.i_D0[8]
i_G[9] => mux2t1_N:Mux3.i_D0[9]
i_G[10] => mux2t1_N:Mux3.i_D0[10]
i_G[11] => mux2t1_N:Mux3.i_D0[11]
i_G[12] => mux2t1_N:Mux3.i_D0[12]
i_G[13] => mux2t1_N:Mux3.i_D0[13]
i_G[14] => mux2t1_N:Mux3.i_D0[14]
i_G[15] => mux2t1_N:Mux3.i_D0[15]
i_G[16] => mux2t1_N:Mux3.i_D0[16]
i_G[17] => mux2t1_N:Mux3.i_D0[17]
i_G[18] => mux2t1_N:Mux3.i_D0[18]
i_G[19] => mux2t1_N:Mux3.i_D0[19]
i_G[20] => mux2t1_N:Mux3.i_D0[20]
i_G[21] => mux2t1_N:Mux3.i_D0[21]
i_G[22] => mux2t1_N:Mux3.i_D0[22]
i_G[23] => mux2t1_N:Mux3.i_D0[23]
i_G[24] => mux2t1_N:Mux3.i_D0[24]
i_G[25] => mux2t1_N:Mux3.i_D0[25]
i_G[26] => mux2t1_N:Mux3.i_D0[26]
i_G[27] => mux2t1_N:Mux3.i_D0[27]
i_G[28] => mux2t1_N:Mux3.i_D0[28]
i_G[29] => mux2t1_N:Mux3.i_D0[29]
i_G[30] => mux2t1_N:Mux3.i_D0[30]
i_G[31] => mux2t1_N:Mux3.i_D0[31]
i_H[0] => mux2t1_N:Mux3.i_D1[0]
i_H[1] => mux2t1_N:Mux3.i_D1[1]
i_H[2] => mux2t1_N:Mux3.i_D1[2]
i_H[3] => mux2t1_N:Mux3.i_D1[3]
i_H[4] => mux2t1_N:Mux3.i_D1[4]
i_H[5] => mux2t1_N:Mux3.i_D1[5]
i_H[6] => mux2t1_N:Mux3.i_D1[6]
i_H[7] => mux2t1_N:Mux3.i_D1[7]
i_H[8] => mux2t1_N:Mux3.i_D1[8]
i_H[9] => mux2t1_N:Mux3.i_D1[9]
i_H[10] => mux2t1_N:Mux3.i_D1[10]
i_H[11] => mux2t1_N:Mux3.i_D1[11]
i_H[12] => mux2t1_N:Mux3.i_D1[12]
i_H[13] => mux2t1_N:Mux3.i_D1[13]
i_H[14] => mux2t1_N:Mux3.i_D1[14]
i_H[15] => mux2t1_N:Mux3.i_D1[15]
i_H[16] => mux2t1_N:Mux3.i_D1[16]
i_H[17] => mux2t1_N:Mux3.i_D1[17]
i_H[18] => mux2t1_N:Mux3.i_D1[18]
i_H[19] => mux2t1_N:Mux3.i_D1[19]
i_H[20] => mux2t1_N:Mux3.i_D1[20]
i_H[21] => mux2t1_N:Mux3.i_D1[21]
i_H[22] => mux2t1_N:Mux3.i_D1[22]
i_H[23] => mux2t1_N:Mux3.i_D1[23]
i_H[24] => mux2t1_N:Mux3.i_D1[24]
i_H[25] => mux2t1_N:Mux3.i_D1[25]
i_H[26] => mux2t1_N:Mux3.i_D1[26]
i_H[27] => mux2t1_N:Mux3.i_D1[27]
i_H[28] => mux2t1_N:Mux3.i_D1[28]
i_H[29] => mux2t1_N:Mux3.i_D1[29]
i_H[30] => mux2t1_N:Mux3.i_D1[30]
i_H[31] => mux2t1_N:Mux3.i_D1[31]
o_Output[0] <= mux2t1_N:Mux6.o_O[0]
o_Output[1] <= mux2t1_N:Mux6.o_O[1]
o_Output[2] <= mux2t1_N:Mux6.o_O[2]
o_Output[3] <= mux2t1_N:Mux6.o_O[3]
o_Output[4] <= mux2t1_N:Mux6.o_O[4]
o_Output[5] <= mux2t1_N:Mux6.o_O[5]
o_Output[6] <= mux2t1_N:Mux6.o_O[6]
o_Output[7] <= mux2t1_N:Mux6.o_O[7]
o_Output[8] <= mux2t1_N:Mux6.o_O[8]
o_Output[9] <= mux2t1_N:Mux6.o_O[9]
o_Output[10] <= mux2t1_N:Mux6.o_O[10]
o_Output[11] <= mux2t1_N:Mux6.o_O[11]
o_Output[12] <= mux2t1_N:Mux6.o_O[12]
o_Output[13] <= mux2t1_N:Mux6.o_O[13]
o_Output[14] <= mux2t1_N:Mux6.o_O[14]
o_Output[15] <= mux2t1_N:Mux6.o_O[15]
o_Output[16] <= mux2t1_N:Mux6.o_O[16]
o_Output[17] <= mux2t1_N:Mux6.o_O[17]
o_Output[18] <= mux2t1_N:Mux6.o_O[18]
o_Output[19] <= mux2t1_N:Mux6.o_O[19]
o_Output[20] <= mux2t1_N:Mux6.o_O[20]
o_Output[21] <= mux2t1_N:Mux6.o_O[21]
o_Output[22] <= mux2t1_N:Mux6.o_O[22]
o_Output[23] <= mux2t1_N:Mux6.o_O[23]
o_Output[24] <= mux2t1_N:Mux6.o_O[24]
o_Output[25] <= mux2t1_N:Mux6.o_O[25]
o_Output[26] <= mux2t1_N:Mux6.o_O[26]
o_Output[27] <= mux2t1_N:Mux6.o_O[27]
o_Output[28] <= mux2t1_N:Mux6.o_O[28]
o_Output[29] <= mux2t1_N:Mux6.o_O[29]
o_Output[30] <= mux2t1_N:Mux6.o_O[30]
o_Output[31] <= mux2t1_N:Mux6.o_O[31]


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0
i_S => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1
i_S => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux1|Dataflow_Mux2_1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2
i_S => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux2|Dataflow_Mux2_1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3
i_S => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux3|Dataflow_Mux2_1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4
i_S => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux4|Dataflow_Mux2_1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5
i_S => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux5|Dataflow_Mux2_1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6
i_S => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux6|Dataflow_Mux2_1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation
i_A[0] => andg2:G_NBit_andg2:0:Name.i_A
i_A[1] => andg2:G_NBit_andg2:1:Name.i_A
i_A[2] => andg2:G_NBit_andg2:2:Name.i_A
i_A[3] => andg2:G_NBit_andg2:3:Name.i_A
i_A[4] => andg2:G_NBit_andg2:4:Name.i_A
i_A[5] => andg2:G_NBit_andg2:5:Name.i_A
i_A[6] => andg2:G_NBit_andg2:6:Name.i_A
i_A[7] => andg2:G_NBit_andg2:7:Name.i_A
i_A[8] => andg2:G_NBit_andg2:8:Name.i_A
i_A[9] => andg2:G_NBit_andg2:9:Name.i_A
i_A[10] => andg2:G_NBit_andg2:10:Name.i_A
i_A[11] => andg2:G_NBit_andg2:11:Name.i_A
i_A[12] => andg2:G_NBit_andg2:12:Name.i_A
i_A[13] => andg2:G_NBit_andg2:13:Name.i_A
i_A[14] => andg2:G_NBit_andg2:14:Name.i_A
i_A[15] => andg2:G_NBit_andg2:15:Name.i_A
i_A[16] => andg2:G_NBit_andg2:16:Name.i_A
i_A[17] => andg2:G_NBit_andg2:17:Name.i_A
i_A[18] => andg2:G_NBit_andg2:18:Name.i_A
i_A[19] => andg2:G_NBit_andg2:19:Name.i_A
i_A[20] => andg2:G_NBit_andg2:20:Name.i_A
i_A[21] => andg2:G_NBit_andg2:21:Name.i_A
i_A[22] => andg2:G_NBit_andg2:22:Name.i_A
i_A[23] => andg2:G_NBit_andg2:23:Name.i_A
i_A[24] => andg2:G_NBit_andg2:24:Name.i_A
i_A[25] => andg2:G_NBit_andg2:25:Name.i_A
i_A[26] => andg2:G_NBit_andg2:26:Name.i_A
i_A[27] => andg2:G_NBit_andg2:27:Name.i_A
i_A[28] => andg2:G_NBit_andg2:28:Name.i_A
i_A[29] => andg2:G_NBit_andg2:29:Name.i_A
i_A[30] => andg2:G_NBit_andg2:30:Name.i_A
i_A[31] => andg2:G_NBit_andg2:31:Name.i_A
i_B[0] => andg2:G_NBit_andg2:0:Name.i_B
i_B[1] => andg2:G_NBit_andg2:1:Name.i_B
i_B[2] => andg2:G_NBit_andg2:2:Name.i_B
i_B[3] => andg2:G_NBit_andg2:3:Name.i_B
i_B[4] => andg2:G_NBit_andg2:4:Name.i_B
i_B[5] => andg2:G_NBit_andg2:5:Name.i_B
i_B[6] => andg2:G_NBit_andg2:6:Name.i_B
i_B[7] => andg2:G_NBit_andg2:7:Name.i_B
i_B[8] => andg2:G_NBit_andg2:8:Name.i_B
i_B[9] => andg2:G_NBit_andg2:9:Name.i_B
i_B[10] => andg2:G_NBit_andg2:10:Name.i_B
i_B[11] => andg2:G_NBit_andg2:11:Name.i_B
i_B[12] => andg2:G_NBit_andg2:12:Name.i_B
i_B[13] => andg2:G_NBit_andg2:13:Name.i_B
i_B[14] => andg2:G_NBit_andg2:14:Name.i_B
i_B[15] => andg2:G_NBit_andg2:15:Name.i_B
i_B[16] => andg2:G_NBit_andg2:16:Name.i_B
i_B[17] => andg2:G_NBit_andg2:17:Name.i_B
i_B[18] => andg2:G_NBit_andg2:18:Name.i_B
i_B[19] => andg2:G_NBit_andg2:19:Name.i_B
i_B[20] => andg2:G_NBit_andg2:20:Name.i_B
i_B[21] => andg2:G_NBit_andg2:21:Name.i_B
i_B[22] => andg2:G_NBit_andg2:22:Name.i_B
i_B[23] => andg2:G_NBit_andg2:23:Name.i_B
i_B[24] => andg2:G_NBit_andg2:24:Name.i_B
i_B[25] => andg2:G_NBit_andg2:25:Name.i_B
i_B[26] => andg2:G_NBit_andg2:26:Name.i_B
i_B[27] => andg2:G_NBit_andg2:27:Name.i_B
i_B[28] => andg2:G_NBit_andg2:28:Name.i_B
i_B[29] => andg2:G_NBit_andg2:29:Name.i_B
i_B[30] => andg2:G_NBit_andg2:30:Name.i_B
i_B[31] => andg2:G_NBit_andg2:31:Name.i_B
o_O[0] <= andg2:G_NBit_andg2:0:Name.o_C
o_O[1] <= andg2:G_NBit_andg2:1:Name.o_C
o_O[2] <= andg2:G_NBit_andg2:2:Name.o_C
o_O[3] <= andg2:G_NBit_andg2:3:Name.o_C
o_O[4] <= andg2:G_NBit_andg2:4:Name.o_C
o_O[5] <= andg2:G_NBit_andg2:5:Name.o_C
o_O[6] <= andg2:G_NBit_andg2:6:Name.o_C
o_O[7] <= andg2:G_NBit_andg2:7:Name.o_C
o_O[8] <= andg2:G_NBit_andg2:8:Name.o_C
o_O[9] <= andg2:G_NBit_andg2:9:Name.o_C
o_O[10] <= andg2:G_NBit_andg2:10:Name.o_C
o_O[11] <= andg2:G_NBit_andg2:11:Name.o_C
o_O[12] <= andg2:G_NBit_andg2:12:Name.o_C
o_O[13] <= andg2:G_NBit_andg2:13:Name.o_C
o_O[14] <= andg2:G_NBit_andg2:14:Name.o_C
o_O[15] <= andg2:G_NBit_andg2:15:Name.o_C
o_O[16] <= andg2:G_NBit_andg2:16:Name.o_C
o_O[17] <= andg2:G_NBit_andg2:17:Name.o_C
o_O[18] <= andg2:G_NBit_andg2:18:Name.o_C
o_O[19] <= andg2:G_NBit_andg2:19:Name.o_C
o_O[20] <= andg2:G_NBit_andg2:20:Name.o_C
o_O[21] <= andg2:G_NBit_andg2:21:Name.o_C
o_O[22] <= andg2:G_NBit_andg2:22:Name.o_C
o_O[23] <= andg2:G_NBit_andg2:23:Name.o_C
o_O[24] <= andg2:G_NBit_andg2:24:Name.o_C
o_O[25] <= andg2:G_NBit_andg2:25:Name.o_C
o_O[26] <= andg2:G_NBit_andg2:26:Name.o_C
o_O[27] <= andg2:G_NBit_andg2:27:Name.o_C
o_O[28] <= andg2:G_NBit_andg2:28:Name.o_C
o_O[29] <= andg2:G_NBit_andg2:29:Name.o_C
o_O[30] <= andg2:G_NBit_andg2:30:Name.o_C
o_O[31] <= andg2:G_NBit_andg2:31:Name.o_C


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:0:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:1:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:2:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:3:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:4:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:5:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:6:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:7:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:8:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:9:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:10:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:11:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:12:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:13:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:14:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:15:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:16:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:17:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:18:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:19:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:20:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:21:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:22:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:23:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:24:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:25:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:26:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:27:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:28:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:29:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:30:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_andg2:andgateoperation|andg2:\G_NBit_andg2:31:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation
i_A[0] => org2:G_NBit_org2:0:Name.i_A
i_A[1] => org2:G_NBit_org2:1:Name.i_A
i_A[2] => org2:G_NBit_org2:2:Name.i_A
i_A[3] => org2:G_NBit_org2:3:Name.i_A
i_A[4] => org2:G_NBit_org2:4:Name.i_A
i_A[5] => org2:G_NBit_org2:5:Name.i_A
i_A[6] => org2:G_NBit_org2:6:Name.i_A
i_A[7] => org2:G_NBit_org2:7:Name.i_A
i_A[8] => org2:G_NBit_org2:8:Name.i_A
i_A[9] => org2:G_NBit_org2:9:Name.i_A
i_A[10] => org2:G_NBit_org2:10:Name.i_A
i_A[11] => org2:G_NBit_org2:11:Name.i_A
i_A[12] => org2:G_NBit_org2:12:Name.i_A
i_A[13] => org2:G_NBit_org2:13:Name.i_A
i_A[14] => org2:G_NBit_org2:14:Name.i_A
i_A[15] => org2:G_NBit_org2:15:Name.i_A
i_A[16] => org2:G_NBit_org2:16:Name.i_A
i_A[17] => org2:G_NBit_org2:17:Name.i_A
i_A[18] => org2:G_NBit_org2:18:Name.i_A
i_A[19] => org2:G_NBit_org2:19:Name.i_A
i_A[20] => org2:G_NBit_org2:20:Name.i_A
i_A[21] => org2:G_NBit_org2:21:Name.i_A
i_A[22] => org2:G_NBit_org2:22:Name.i_A
i_A[23] => org2:G_NBit_org2:23:Name.i_A
i_A[24] => org2:G_NBit_org2:24:Name.i_A
i_A[25] => org2:G_NBit_org2:25:Name.i_A
i_A[26] => org2:G_NBit_org2:26:Name.i_A
i_A[27] => org2:G_NBit_org2:27:Name.i_A
i_A[28] => org2:G_NBit_org2:28:Name.i_A
i_A[29] => org2:G_NBit_org2:29:Name.i_A
i_A[30] => org2:G_NBit_org2:30:Name.i_A
i_A[31] => org2:G_NBit_org2:31:Name.i_A
i_B[0] => org2:G_NBit_org2:0:Name.i_B
i_B[1] => org2:G_NBit_org2:1:Name.i_B
i_B[2] => org2:G_NBit_org2:2:Name.i_B
i_B[3] => org2:G_NBit_org2:3:Name.i_B
i_B[4] => org2:G_NBit_org2:4:Name.i_B
i_B[5] => org2:G_NBit_org2:5:Name.i_B
i_B[6] => org2:G_NBit_org2:6:Name.i_B
i_B[7] => org2:G_NBit_org2:7:Name.i_B
i_B[8] => org2:G_NBit_org2:8:Name.i_B
i_B[9] => org2:G_NBit_org2:9:Name.i_B
i_B[10] => org2:G_NBit_org2:10:Name.i_B
i_B[11] => org2:G_NBit_org2:11:Name.i_B
i_B[12] => org2:G_NBit_org2:12:Name.i_B
i_B[13] => org2:G_NBit_org2:13:Name.i_B
i_B[14] => org2:G_NBit_org2:14:Name.i_B
i_B[15] => org2:G_NBit_org2:15:Name.i_B
i_B[16] => org2:G_NBit_org2:16:Name.i_B
i_B[17] => org2:G_NBit_org2:17:Name.i_B
i_B[18] => org2:G_NBit_org2:18:Name.i_B
i_B[19] => org2:G_NBit_org2:19:Name.i_B
i_B[20] => org2:G_NBit_org2:20:Name.i_B
i_B[21] => org2:G_NBit_org2:21:Name.i_B
i_B[22] => org2:G_NBit_org2:22:Name.i_B
i_B[23] => org2:G_NBit_org2:23:Name.i_B
i_B[24] => org2:G_NBit_org2:24:Name.i_B
i_B[25] => org2:G_NBit_org2:25:Name.i_B
i_B[26] => org2:G_NBit_org2:26:Name.i_B
i_B[27] => org2:G_NBit_org2:27:Name.i_B
i_B[28] => org2:G_NBit_org2:28:Name.i_B
i_B[29] => org2:G_NBit_org2:29:Name.i_B
i_B[30] => org2:G_NBit_org2:30:Name.i_B
i_B[31] => org2:G_NBit_org2:31:Name.i_B
o_O[0] <= org2:G_NBit_org2:0:Name.o_C
o_O[1] <= org2:G_NBit_org2:1:Name.o_C
o_O[2] <= org2:G_NBit_org2:2:Name.o_C
o_O[3] <= org2:G_NBit_org2:3:Name.o_C
o_O[4] <= org2:G_NBit_org2:4:Name.o_C
o_O[5] <= org2:G_NBit_org2:5:Name.o_C
o_O[6] <= org2:G_NBit_org2:6:Name.o_C
o_O[7] <= org2:G_NBit_org2:7:Name.o_C
o_O[8] <= org2:G_NBit_org2:8:Name.o_C
o_O[9] <= org2:G_NBit_org2:9:Name.o_C
o_O[10] <= org2:G_NBit_org2:10:Name.o_C
o_O[11] <= org2:G_NBit_org2:11:Name.o_C
o_O[12] <= org2:G_NBit_org2:12:Name.o_C
o_O[13] <= org2:G_NBit_org2:13:Name.o_C
o_O[14] <= org2:G_NBit_org2:14:Name.o_C
o_O[15] <= org2:G_NBit_org2:15:Name.o_C
o_O[16] <= org2:G_NBit_org2:16:Name.o_C
o_O[17] <= org2:G_NBit_org2:17:Name.o_C
o_O[18] <= org2:G_NBit_org2:18:Name.o_C
o_O[19] <= org2:G_NBit_org2:19:Name.o_C
o_O[20] <= org2:G_NBit_org2:20:Name.o_C
o_O[21] <= org2:G_NBit_org2:21:Name.o_C
o_O[22] <= org2:G_NBit_org2:22:Name.o_C
o_O[23] <= org2:G_NBit_org2:23:Name.o_C
o_O[24] <= org2:G_NBit_org2:24:Name.o_C
o_O[25] <= org2:G_NBit_org2:25:Name.o_C
o_O[26] <= org2:G_NBit_org2:26:Name.o_C
o_O[27] <= org2:G_NBit_org2:27:Name.o_C
o_O[28] <= org2:G_NBit_org2:28:Name.o_C
o_O[29] <= org2:G_NBit_org2:29:Name.o_C
o_O[30] <= org2:G_NBit_org2:30:Name.o_C
o_O[31] <= org2:G_NBit_org2:31:Name.o_C


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:0:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:1:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:2:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:3:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:4:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:5:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:6:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:7:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:8:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:9:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:10:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:11:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:12:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:13:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:14:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:15:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:16:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:17:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:18:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:19:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:20:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:21:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:22:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:23:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:24:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:25:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:26:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:27:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:28:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:29:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:30:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgateoperation|org2:\G_NBit_org2:31:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor
i_A[0] => Nbit_full_adder:Nbit_Adder.i_A[0]
i_A[1] => Nbit_full_adder:Nbit_Adder.i_A[1]
i_A[2] => Nbit_full_adder:Nbit_Adder.i_A[2]
i_A[3] => Nbit_full_adder:Nbit_Adder.i_A[3]
i_A[4] => Nbit_full_adder:Nbit_Adder.i_A[4]
i_A[5] => Nbit_full_adder:Nbit_Adder.i_A[5]
i_A[6] => Nbit_full_adder:Nbit_Adder.i_A[6]
i_A[7] => Nbit_full_adder:Nbit_Adder.i_A[7]
i_A[8] => Nbit_full_adder:Nbit_Adder.i_A[8]
i_A[9] => Nbit_full_adder:Nbit_Adder.i_A[9]
i_A[10] => Nbit_full_adder:Nbit_Adder.i_A[10]
i_A[11] => Nbit_full_adder:Nbit_Adder.i_A[11]
i_A[12] => Nbit_full_adder:Nbit_Adder.i_A[12]
i_A[13] => Nbit_full_adder:Nbit_Adder.i_A[13]
i_A[14] => Nbit_full_adder:Nbit_Adder.i_A[14]
i_A[15] => Nbit_full_adder:Nbit_Adder.i_A[15]
i_A[16] => Nbit_full_adder:Nbit_Adder.i_A[16]
i_A[17] => Nbit_full_adder:Nbit_Adder.i_A[17]
i_A[18] => Nbit_full_adder:Nbit_Adder.i_A[18]
i_A[19] => Nbit_full_adder:Nbit_Adder.i_A[19]
i_A[20] => Nbit_full_adder:Nbit_Adder.i_A[20]
i_A[21] => Nbit_full_adder:Nbit_Adder.i_A[21]
i_A[22] => Nbit_full_adder:Nbit_Adder.i_A[22]
i_A[23] => Nbit_full_adder:Nbit_Adder.i_A[23]
i_A[24] => Nbit_full_adder:Nbit_Adder.i_A[24]
i_A[25] => Nbit_full_adder:Nbit_Adder.i_A[25]
i_A[26] => Nbit_full_adder:Nbit_Adder.i_A[26]
i_A[27] => Nbit_full_adder:Nbit_Adder.i_A[27]
i_A[28] => Nbit_full_adder:Nbit_Adder.i_A[28]
i_A[29] => Nbit_full_adder:Nbit_Adder.i_A[29]
i_A[30] => Nbit_full_adder:Nbit_Adder.i_A[30]
i_A[31] => Nbit_full_adder:Nbit_Adder.i_A[31]
i_B[0] => Complementor:Nbit_Inverter.i_A[0]
i_B[0] => mux2t1_N:Nbit_2to1Mux.i_D0[0]
i_B[1] => Complementor:Nbit_Inverter.i_A[1]
i_B[1] => mux2t1_N:Nbit_2to1Mux.i_D0[1]
i_B[2] => Complementor:Nbit_Inverter.i_A[2]
i_B[2] => mux2t1_N:Nbit_2to1Mux.i_D0[2]
i_B[3] => Complementor:Nbit_Inverter.i_A[3]
i_B[3] => mux2t1_N:Nbit_2to1Mux.i_D0[3]
i_B[4] => Complementor:Nbit_Inverter.i_A[4]
i_B[4] => mux2t1_N:Nbit_2to1Mux.i_D0[4]
i_B[5] => Complementor:Nbit_Inverter.i_A[5]
i_B[5] => mux2t1_N:Nbit_2to1Mux.i_D0[5]
i_B[6] => Complementor:Nbit_Inverter.i_A[6]
i_B[6] => mux2t1_N:Nbit_2to1Mux.i_D0[6]
i_B[7] => Complementor:Nbit_Inverter.i_A[7]
i_B[7] => mux2t1_N:Nbit_2to1Mux.i_D0[7]
i_B[8] => Complementor:Nbit_Inverter.i_A[8]
i_B[8] => mux2t1_N:Nbit_2to1Mux.i_D0[8]
i_B[9] => Complementor:Nbit_Inverter.i_A[9]
i_B[9] => mux2t1_N:Nbit_2to1Mux.i_D0[9]
i_B[10] => Complementor:Nbit_Inverter.i_A[10]
i_B[10] => mux2t1_N:Nbit_2to1Mux.i_D0[10]
i_B[11] => Complementor:Nbit_Inverter.i_A[11]
i_B[11] => mux2t1_N:Nbit_2to1Mux.i_D0[11]
i_B[12] => Complementor:Nbit_Inverter.i_A[12]
i_B[12] => mux2t1_N:Nbit_2to1Mux.i_D0[12]
i_B[13] => Complementor:Nbit_Inverter.i_A[13]
i_B[13] => mux2t1_N:Nbit_2to1Mux.i_D0[13]
i_B[14] => Complementor:Nbit_Inverter.i_A[14]
i_B[14] => mux2t1_N:Nbit_2to1Mux.i_D0[14]
i_B[15] => Complementor:Nbit_Inverter.i_A[15]
i_B[15] => mux2t1_N:Nbit_2to1Mux.i_D0[15]
i_B[16] => Complementor:Nbit_Inverter.i_A[16]
i_B[16] => mux2t1_N:Nbit_2to1Mux.i_D0[16]
i_B[17] => Complementor:Nbit_Inverter.i_A[17]
i_B[17] => mux2t1_N:Nbit_2to1Mux.i_D0[17]
i_B[18] => Complementor:Nbit_Inverter.i_A[18]
i_B[18] => mux2t1_N:Nbit_2to1Mux.i_D0[18]
i_B[19] => Complementor:Nbit_Inverter.i_A[19]
i_B[19] => mux2t1_N:Nbit_2to1Mux.i_D0[19]
i_B[20] => Complementor:Nbit_Inverter.i_A[20]
i_B[20] => mux2t1_N:Nbit_2to1Mux.i_D0[20]
i_B[21] => Complementor:Nbit_Inverter.i_A[21]
i_B[21] => mux2t1_N:Nbit_2to1Mux.i_D0[21]
i_B[22] => Complementor:Nbit_Inverter.i_A[22]
i_B[22] => mux2t1_N:Nbit_2to1Mux.i_D0[22]
i_B[23] => Complementor:Nbit_Inverter.i_A[23]
i_B[23] => mux2t1_N:Nbit_2to1Mux.i_D0[23]
i_B[24] => Complementor:Nbit_Inverter.i_A[24]
i_B[24] => mux2t1_N:Nbit_2to1Mux.i_D0[24]
i_B[25] => Complementor:Nbit_Inverter.i_A[25]
i_B[25] => mux2t1_N:Nbit_2to1Mux.i_D0[25]
i_B[26] => Complementor:Nbit_Inverter.i_A[26]
i_B[26] => mux2t1_N:Nbit_2to1Mux.i_D0[26]
i_B[27] => Complementor:Nbit_Inverter.i_A[27]
i_B[27] => mux2t1_N:Nbit_2to1Mux.i_D0[27]
i_B[28] => Complementor:Nbit_Inverter.i_A[28]
i_B[28] => mux2t1_N:Nbit_2to1Mux.i_D0[28]
i_B[29] => Complementor:Nbit_Inverter.i_A[29]
i_B[29] => mux2t1_N:Nbit_2to1Mux.i_D0[29]
i_B[30] => Complementor:Nbit_Inverter.i_A[30]
i_B[30] => mux2t1_N:Nbit_2to1Mux.i_D0[30]
i_B[31] => Complementor:Nbit_Inverter.i_A[31]
i_B[31] => mux2t1_N:Nbit_2to1Mux.i_D0[31]
i_nAdd_Sub => mux2t1_N:Nbit_2to1Mux.i_S
i_nAdd_Sub => Nbit_full_adder:Nbit_Adder.i_Cin
o_Sum[0] <= Nbit_full_adder:Nbit_Adder.o_Sum[0]
o_Sum[1] <= Nbit_full_adder:Nbit_Adder.o_Sum[1]
o_Sum[2] <= Nbit_full_adder:Nbit_Adder.o_Sum[2]
o_Sum[3] <= Nbit_full_adder:Nbit_Adder.o_Sum[3]
o_Sum[4] <= Nbit_full_adder:Nbit_Adder.o_Sum[4]
o_Sum[5] <= Nbit_full_adder:Nbit_Adder.o_Sum[5]
o_Sum[6] <= Nbit_full_adder:Nbit_Adder.o_Sum[6]
o_Sum[7] <= Nbit_full_adder:Nbit_Adder.o_Sum[7]
o_Sum[8] <= Nbit_full_adder:Nbit_Adder.o_Sum[8]
o_Sum[9] <= Nbit_full_adder:Nbit_Adder.o_Sum[9]
o_Sum[10] <= Nbit_full_adder:Nbit_Adder.o_Sum[10]
o_Sum[11] <= Nbit_full_adder:Nbit_Adder.o_Sum[11]
o_Sum[12] <= Nbit_full_adder:Nbit_Adder.o_Sum[12]
o_Sum[13] <= Nbit_full_adder:Nbit_Adder.o_Sum[13]
o_Sum[14] <= Nbit_full_adder:Nbit_Adder.o_Sum[14]
o_Sum[15] <= Nbit_full_adder:Nbit_Adder.o_Sum[15]
o_Sum[16] <= Nbit_full_adder:Nbit_Adder.o_Sum[16]
o_Sum[17] <= Nbit_full_adder:Nbit_Adder.o_Sum[17]
o_Sum[18] <= Nbit_full_adder:Nbit_Adder.o_Sum[18]
o_Sum[19] <= Nbit_full_adder:Nbit_Adder.o_Sum[19]
o_Sum[20] <= Nbit_full_adder:Nbit_Adder.o_Sum[20]
o_Sum[21] <= Nbit_full_adder:Nbit_Adder.o_Sum[21]
o_Sum[22] <= Nbit_full_adder:Nbit_Adder.o_Sum[22]
o_Sum[23] <= Nbit_full_adder:Nbit_Adder.o_Sum[23]
o_Sum[24] <= Nbit_full_adder:Nbit_Adder.o_Sum[24]
o_Sum[25] <= Nbit_full_adder:Nbit_Adder.o_Sum[25]
o_Sum[26] <= Nbit_full_adder:Nbit_Adder.o_Sum[26]
o_Sum[27] <= Nbit_full_adder:Nbit_Adder.o_Sum[27]
o_Sum[28] <= Nbit_full_adder:Nbit_Adder.o_Sum[28]
o_Sum[29] <= Nbit_full_adder:Nbit_Adder.o_Sum[29]
o_Sum[30] <= Nbit_full_adder:Nbit_Adder.o_Sum[30]
o_Sum[31] <= Nbit_full_adder:Nbit_Adder.o_Sum[31]
o_Carry_Out <= Nbit_full_adder:Nbit_Adder.o_Cout
o_Overflow <= Nbit_full_adder:Nbit_Adder.o_Overflow


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter
i_A[0] => invg:G_NBit_INV:0:MUXI.i_A
i_A[1] => invg:G_NBit_INV:1:MUXI.i_A
i_A[2] => invg:G_NBit_INV:2:MUXI.i_A
i_A[3] => invg:G_NBit_INV:3:MUXI.i_A
i_A[4] => invg:G_NBit_INV:4:MUXI.i_A
i_A[5] => invg:G_NBit_INV:5:MUXI.i_A
i_A[6] => invg:G_NBit_INV:6:MUXI.i_A
i_A[7] => invg:G_NBit_INV:7:MUXI.i_A
i_A[8] => invg:G_NBit_INV:8:MUXI.i_A
i_A[9] => invg:G_NBit_INV:9:MUXI.i_A
i_A[10] => invg:G_NBit_INV:10:MUXI.i_A
i_A[11] => invg:G_NBit_INV:11:MUXI.i_A
i_A[12] => invg:G_NBit_INV:12:MUXI.i_A
i_A[13] => invg:G_NBit_INV:13:MUXI.i_A
i_A[14] => invg:G_NBit_INV:14:MUXI.i_A
i_A[15] => invg:G_NBit_INV:15:MUXI.i_A
i_A[16] => invg:G_NBit_INV:16:MUXI.i_A
i_A[17] => invg:G_NBit_INV:17:MUXI.i_A
i_A[18] => invg:G_NBit_INV:18:MUXI.i_A
i_A[19] => invg:G_NBit_INV:19:MUXI.i_A
i_A[20] => invg:G_NBit_INV:20:MUXI.i_A
i_A[21] => invg:G_NBit_INV:21:MUXI.i_A
i_A[22] => invg:G_NBit_INV:22:MUXI.i_A
i_A[23] => invg:G_NBit_INV:23:MUXI.i_A
i_A[24] => invg:G_NBit_INV:24:MUXI.i_A
i_A[25] => invg:G_NBit_INV:25:MUXI.i_A
i_A[26] => invg:G_NBit_INV:26:MUXI.i_A
i_A[27] => invg:G_NBit_INV:27:MUXI.i_A
i_A[28] => invg:G_NBit_INV:28:MUXI.i_A
i_A[29] => invg:G_NBit_INV:29:MUXI.i_A
i_A[30] => invg:G_NBit_INV:30:MUXI.i_A
i_A[31] => invg:G_NBit_INV:31:MUXI.i_A
o_O[0] <= invg:G_NBit_INV:0:MUXI.o_F
o_O[1] <= invg:G_NBit_INV:1:MUXI.o_F
o_O[2] <= invg:G_NBit_INV:2:MUXI.o_F
o_O[3] <= invg:G_NBit_INV:3:MUXI.o_F
o_O[4] <= invg:G_NBit_INV:4:MUXI.o_F
o_O[5] <= invg:G_NBit_INV:5:MUXI.o_F
o_O[6] <= invg:G_NBit_INV:6:MUXI.o_F
o_O[7] <= invg:G_NBit_INV:7:MUXI.o_F
o_O[8] <= invg:G_NBit_INV:8:MUXI.o_F
o_O[9] <= invg:G_NBit_INV:9:MUXI.o_F
o_O[10] <= invg:G_NBit_INV:10:MUXI.o_F
o_O[11] <= invg:G_NBit_INV:11:MUXI.o_F
o_O[12] <= invg:G_NBit_INV:12:MUXI.o_F
o_O[13] <= invg:G_NBit_INV:13:MUXI.o_F
o_O[14] <= invg:G_NBit_INV:14:MUXI.o_F
o_O[15] <= invg:G_NBit_INV:15:MUXI.o_F
o_O[16] <= invg:G_NBit_INV:16:MUXI.o_F
o_O[17] <= invg:G_NBit_INV:17:MUXI.o_F
o_O[18] <= invg:G_NBit_INV:18:MUXI.o_F
o_O[19] <= invg:G_NBit_INV:19:MUXI.o_F
o_O[20] <= invg:G_NBit_INV:20:MUXI.o_F
o_O[21] <= invg:G_NBit_INV:21:MUXI.o_F
o_O[22] <= invg:G_NBit_INV:22:MUXI.o_F
o_O[23] <= invg:G_NBit_INV:23:MUXI.o_F
o_O[24] <= invg:G_NBit_INV:24:MUXI.o_F
o_O[25] <= invg:G_NBit_INV:25:MUXI.o_F
o_O[26] <= invg:G_NBit_INV:26:MUXI.o_F
o_O[27] <= invg:G_NBit_INV:27:MUXI.o_F
o_O[28] <= invg:G_NBit_INV:28:MUXI.o_F
o_O[29] <= invg:G_NBit_INV:29:MUXI.o_F
o_O[30] <= invg:G_NBit_INV:30:MUXI.o_F
o_O[31] <= invg:G_NBit_INV:31:MUXI.o_F


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:0:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:1:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:2:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:3:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:4:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:5:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:6:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:7:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:8:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:9:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:10:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:11:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:12:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:13:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:14:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:15:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:16:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:17:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:18:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:19:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:20:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:21:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:22:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:23:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:24:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:25:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:26:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:27:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:28:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:29:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:30:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter|invg:\G_NBit_INV:31:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux
i_S => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|mux2t1_N:Nbit_2to1Mux|Dataflow_Mux2_1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder
i_A[0] => Structual_full_adder:full_adder_0.i_A
i_A[1] => Structual_full_adder:G_NBit_full_adder:1:rippleAdder.i_A
i_A[2] => Structual_full_adder:G_NBit_full_adder:2:rippleAdder.i_A
i_A[3] => Structual_full_adder:G_NBit_full_adder:3:rippleAdder.i_A
i_A[4] => Structual_full_adder:G_NBit_full_adder:4:rippleAdder.i_A
i_A[5] => Structual_full_adder:G_NBit_full_adder:5:rippleAdder.i_A
i_A[6] => Structual_full_adder:G_NBit_full_adder:6:rippleAdder.i_A
i_A[7] => Structual_full_adder:G_NBit_full_adder:7:rippleAdder.i_A
i_A[8] => Structual_full_adder:G_NBit_full_adder:8:rippleAdder.i_A
i_A[9] => Structual_full_adder:G_NBit_full_adder:9:rippleAdder.i_A
i_A[10] => Structual_full_adder:G_NBit_full_adder:10:rippleAdder.i_A
i_A[11] => Structual_full_adder:G_NBit_full_adder:11:rippleAdder.i_A
i_A[12] => Structual_full_adder:G_NBit_full_adder:12:rippleAdder.i_A
i_A[13] => Structual_full_adder:G_NBit_full_adder:13:rippleAdder.i_A
i_A[14] => Structual_full_adder:G_NBit_full_adder:14:rippleAdder.i_A
i_A[15] => Structual_full_adder:G_NBit_full_adder:15:rippleAdder.i_A
i_A[16] => Structual_full_adder:G_NBit_full_adder:16:rippleAdder.i_A
i_A[17] => Structual_full_adder:G_NBit_full_adder:17:rippleAdder.i_A
i_A[18] => Structual_full_adder:G_NBit_full_adder:18:rippleAdder.i_A
i_A[19] => Structual_full_adder:G_NBit_full_adder:19:rippleAdder.i_A
i_A[20] => Structual_full_adder:G_NBit_full_adder:20:rippleAdder.i_A
i_A[21] => Structual_full_adder:G_NBit_full_adder:21:rippleAdder.i_A
i_A[22] => Structual_full_adder:G_NBit_full_adder:22:rippleAdder.i_A
i_A[23] => Structual_full_adder:G_NBit_full_adder:23:rippleAdder.i_A
i_A[24] => Structual_full_adder:G_NBit_full_adder:24:rippleAdder.i_A
i_A[25] => Structual_full_adder:G_NBit_full_adder:25:rippleAdder.i_A
i_A[26] => Structual_full_adder:G_NBit_full_adder:26:rippleAdder.i_A
i_A[27] => Structual_full_adder:G_NBit_full_adder:27:rippleAdder.i_A
i_A[28] => Structual_full_adder:G_NBit_full_adder:28:rippleAdder.i_A
i_A[29] => Structual_full_adder:G_NBit_full_adder:29:rippleAdder.i_A
i_A[30] => Structual_full_adder:G_NBit_full_adder:30:rippleAdder.i_A
i_A[31] => Structual_full_adder:full_adder_31.i_A
i_B[0] => Structual_full_adder:full_adder_0.i_B
i_B[1] => Structual_full_adder:G_NBit_full_adder:1:rippleAdder.i_B
i_B[2] => Structual_full_adder:G_NBit_full_adder:2:rippleAdder.i_B
i_B[3] => Structual_full_adder:G_NBit_full_adder:3:rippleAdder.i_B
i_B[4] => Structual_full_adder:G_NBit_full_adder:4:rippleAdder.i_B
i_B[5] => Structual_full_adder:G_NBit_full_adder:5:rippleAdder.i_B
i_B[6] => Structual_full_adder:G_NBit_full_adder:6:rippleAdder.i_B
i_B[7] => Structual_full_adder:G_NBit_full_adder:7:rippleAdder.i_B
i_B[8] => Structual_full_adder:G_NBit_full_adder:8:rippleAdder.i_B
i_B[9] => Structual_full_adder:G_NBit_full_adder:9:rippleAdder.i_B
i_B[10] => Structual_full_adder:G_NBit_full_adder:10:rippleAdder.i_B
i_B[11] => Structual_full_adder:G_NBit_full_adder:11:rippleAdder.i_B
i_B[12] => Structual_full_adder:G_NBit_full_adder:12:rippleAdder.i_B
i_B[13] => Structual_full_adder:G_NBit_full_adder:13:rippleAdder.i_B
i_B[14] => Structual_full_adder:G_NBit_full_adder:14:rippleAdder.i_B
i_B[15] => Structual_full_adder:G_NBit_full_adder:15:rippleAdder.i_B
i_B[16] => Structual_full_adder:G_NBit_full_adder:16:rippleAdder.i_B
i_B[17] => Structual_full_adder:G_NBit_full_adder:17:rippleAdder.i_B
i_B[18] => Structual_full_adder:G_NBit_full_adder:18:rippleAdder.i_B
i_B[19] => Structual_full_adder:G_NBit_full_adder:19:rippleAdder.i_B
i_B[20] => Structual_full_adder:G_NBit_full_adder:20:rippleAdder.i_B
i_B[21] => Structual_full_adder:G_NBit_full_adder:21:rippleAdder.i_B
i_B[22] => Structual_full_adder:G_NBit_full_adder:22:rippleAdder.i_B
i_B[23] => Structual_full_adder:G_NBit_full_adder:23:rippleAdder.i_B
i_B[24] => Structual_full_adder:G_NBit_full_adder:24:rippleAdder.i_B
i_B[25] => Structual_full_adder:G_NBit_full_adder:25:rippleAdder.i_B
i_B[26] => Structual_full_adder:G_NBit_full_adder:26:rippleAdder.i_B
i_B[27] => Structual_full_adder:G_NBit_full_adder:27:rippleAdder.i_B
i_B[28] => Structual_full_adder:G_NBit_full_adder:28:rippleAdder.i_B
i_B[29] => Structual_full_adder:G_NBit_full_adder:29:rippleAdder.i_B
i_B[30] => Structual_full_adder:G_NBit_full_adder:30:rippleAdder.i_B
i_B[31] => Structual_full_adder:full_adder_31.i_B
i_Cin => Structual_full_adder:full_adder_0.i_Cin
o_Sum[0] <= Structual_full_adder:full_adder_0.o_Sum
o_Sum[1] <= Structual_full_adder:G_NBit_full_adder:1:rippleAdder.o_Sum
o_Sum[2] <= Structual_full_adder:G_NBit_full_adder:2:rippleAdder.o_Sum
o_Sum[3] <= Structual_full_adder:G_NBit_full_adder:3:rippleAdder.o_Sum
o_Sum[4] <= Structual_full_adder:G_NBit_full_adder:4:rippleAdder.o_Sum
o_Sum[5] <= Structual_full_adder:G_NBit_full_adder:5:rippleAdder.o_Sum
o_Sum[6] <= Structual_full_adder:G_NBit_full_adder:6:rippleAdder.o_Sum
o_Sum[7] <= Structual_full_adder:G_NBit_full_adder:7:rippleAdder.o_Sum
o_Sum[8] <= Structual_full_adder:G_NBit_full_adder:8:rippleAdder.o_Sum
o_Sum[9] <= Structual_full_adder:G_NBit_full_adder:9:rippleAdder.o_Sum
o_Sum[10] <= Structual_full_adder:G_NBit_full_adder:10:rippleAdder.o_Sum
o_Sum[11] <= Structual_full_adder:G_NBit_full_adder:11:rippleAdder.o_Sum
o_Sum[12] <= Structual_full_adder:G_NBit_full_adder:12:rippleAdder.o_Sum
o_Sum[13] <= Structual_full_adder:G_NBit_full_adder:13:rippleAdder.o_Sum
o_Sum[14] <= Structual_full_adder:G_NBit_full_adder:14:rippleAdder.o_Sum
o_Sum[15] <= Structual_full_adder:G_NBit_full_adder:15:rippleAdder.o_Sum
o_Sum[16] <= Structual_full_adder:G_NBit_full_adder:16:rippleAdder.o_Sum
o_Sum[17] <= Structual_full_adder:G_NBit_full_adder:17:rippleAdder.o_Sum
o_Sum[18] <= Structual_full_adder:G_NBit_full_adder:18:rippleAdder.o_Sum
o_Sum[19] <= Structual_full_adder:G_NBit_full_adder:19:rippleAdder.o_Sum
o_Sum[20] <= Structual_full_adder:G_NBit_full_adder:20:rippleAdder.o_Sum
o_Sum[21] <= Structual_full_adder:G_NBit_full_adder:21:rippleAdder.o_Sum
o_Sum[22] <= Structual_full_adder:G_NBit_full_adder:22:rippleAdder.o_Sum
o_Sum[23] <= Structual_full_adder:G_NBit_full_adder:23:rippleAdder.o_Sum
o_Sum[24] <= Structual_full_adder:G_NBit_full_adder:24:rippleAdder.o_Sum
o_Sum[25] <= Structual_full_adder:G_NBit_full_adder:25:rippleAdder.o_Sum
o_Sum[26] <= Structual_full_adder:G_NBit_full_adder:26:rippleAdder.o_Sum
o_Sum[27] <= Structual_full_adder:G_NBit_full_adder:27:rippleAdder.o_Sum
o_Sum[28] <= Structual_full_adder:G_NBit_full_adder:28:rippleAdder.o_Sum
o_Sum[29] <= Structual_full_adder:G_NBit_full_adder:29:rippleAdder.o_Sum
o_Sum[30] <= Structual_full_adder:G_NBit_full_adder:30:rippleAdder.o_Sum
o_Sum[31] <= Structual_full_adder:full_adder_31.o_Sum
o_Cout <= Structual_full_adder:full_adder_31.o_Cout
o_Overflow <= o_Overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_0
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_0|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_0|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_0|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_0|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_0|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:1:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:1:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:1:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:1:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:1:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:1:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:2:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:2:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:2:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:2:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:2:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:2:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:3:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:3:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:3:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:3:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:3:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:3:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:4:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:4:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:4:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:4:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:4:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:4:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:5:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:5:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:5:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:5:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:5:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:5:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:6:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:6:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:6:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:6:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:6:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:6:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:7:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:7:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:7:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:7:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:7:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:7:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:8:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:8:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:8:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:8:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:8:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:8:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:9:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:9:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:9:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:9:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:9:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:9:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:10:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:10:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:10:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:10:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:10:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:10:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:11:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:11:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:11:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:11:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:11:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:11:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:12:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:12:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:12:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:12:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:12:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:12:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:13:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:13:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:13:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:13:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:13:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:13:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:14:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:14:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:14:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:14:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:14:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:14:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:15:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:15:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:15:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:15:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:15:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:15:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:16:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:16:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:16:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:16:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:16:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:16:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:17:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:17:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:17:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:17:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:17:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:17:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:18:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:18:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:18:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:18:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:18:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:18:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:19:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:19:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:19:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:19:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:19:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:19:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:20:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:20:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:20:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:20:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:20:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:20:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:21:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:21:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:21:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:21:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:21:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:21:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:22:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:22:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:22:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:22:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:22:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:22:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:23:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:23:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:23:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:23:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:23:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:23:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:24:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:24:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:24:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:24:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:24:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:24:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:25:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:25:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:25:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:25:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:25:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:25:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:26:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:26:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:26:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:26:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:26:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:26:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:27:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:27:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:27:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:27:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:27:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:27:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:28:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:28:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:28:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:28:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:28:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:28:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:29:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:29:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:29:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:29:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:29:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:29:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:30:rippleAdder
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:30:rippleAdder|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:30:rippleAdder|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:30:rippleAdder|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:30:rippleAdder|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:\G_NBit_full_adder:30:rippleAdder|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_31
i_A => xorg2:g_A_B_to_XOR.i_A
i_A => andg2:g_A_B_to_And1.i_A
i_B => xorg2:g_A_B_to_XOR.i_B
i_B => andg2:g_A_B_to_And1.i_B
i_Cin => xorg2:g_XOR_Cin_to_XOR.i_B
i_Cin => andg2:g_XOR_Cin_to_And2.i_B
o_Sum <= xorg2:g_XOR_Cin_to_XOR.o_C
o_Cout <= org2:g_And1_And2_to_Or.o_C


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_31|xorg2:g_A_B_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_31|xorg2:g_XOR_Cin_to_XOR
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_31|andg2:g_A_B_to_And1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_31|andg2:g_XOR_Cin_to_And2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_31|org2:g_And1_And2_to_Or
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate
i_A[0] => xorg2:G_NBit_xorg2:0:Name.i_A
i_A[1] => xorg2:G_NBit_xorg2:1:Name.i_A
i_A[2] => xorg2:G_NBit_xorg2:2:Name.i_A
i_A[3] => xorg2:G_NBit_xorg2:3:Name.i_A
i_A[4] => xorg2:G_NBit_xorg2:4:Name.i_A
i_A[5] => xorg2:G_NBit_xorg2:5:Name.i_A
i_A[6] => xorg2:G_NBit_xorg2:6:Name.i_A
i_A[7] => xorg2:G_NBit_xorg2:7:Name.i_A
i_A[8] => xorg2:G_NBit_xorg2:8:Name.i_A
i_A[9] => xorg2:G_NBit_xorg2:9:Name.i_A
i_A[10] => xorg2:G_NBit_xorg2:10:Name.i_A
i_A[11] => xorg2:G_NBit_xorg2:11:Name.i_A
i_A[12] => xorg2:G_NBit_xorg2:12:Name.i_A
i_A[13] => xorg2:G_NBit_xorg2:13:Name.i_A
i_A[14] => xorg2:G_NBit_xorg2:14:Name.i_A
i_A[15] => xorg2:G_NBit_xorg2:15:Name.i_A
i_A[16] => xorg2:G_NBit_xorg2:16:Name.i_A
i_A[17] => xorg2:G_NBit_xorg2:17:Name.i_A
i_A[18] => xorg2:G_NBit_xorg2:18:Name.i_A
i_A[19] => xorg2:G_NBit_xorg2:19:Name.i_A
i_A[20] => xorg2:G_NBit_xorg2:20:Name.i_A
i_A[21] => xorg2:G_NBit_xorg2:21:Name.i_A
i_A[22] => xorg2:G_NBit_xorg2:22:Name.i_A
i_A[23] => xorg2:G_NBit_xorg2:23:Name.i_A
i_A[24] => xorg2:G_NBit_xorg2:24:Name.i_A
i_A[25] => xorg2:G_NBit_xorg2:25:Name.i_A
i_A[26] => xorg2:G_NBit_xorg2:26:Name.i_A
i_A[27] => xorg2:G_NBit_xorg2:27:Name.i_A
i_A[28] => xorg2:G_NBit_xorg2:28:Name.i_A
i_A[29] => xorg2:G_NBit_xorg2:29:Name.i_A
i_A[30] => xorg2:G_NBit_xorg2:30:Name.i_A
i_A[31] => xorg2:G_NBit_xorg2:31:Name.i_A
i_B[0] => xorg2:G_NBit_xorg2:0:Name.i_B
i_B[1] => xorg2:G_NBit_xorg2:1:Name.i_B
i_B[2] => xorg2:G_NBit_xorg2:2:Name.i_B
i_B[3] => xorg2:G_NBit_xorg2:3:Name.i_B
i_B[4] => xorg2:G_NBit_xorg2:4:Name.i_B
i_B[5] => xorg2:G_NBit_xorg2:5:Name.i_B
i_B[6] => xorg2:G_NBit_xorg2:6:Name.i_B
i_B[7] => xorg2:G_NBit_xorg2:7:Name.i_B
i_B[8] => xorg2:G_NBit_xorg2:8:Name.i_B
i_B[9] => xorg2:G_NBit_xorg2:9:Name.i_B
i_B[10] => xorg2:G_NBit_xorg2:10:Name.i_B
i_B[11] => xorg2:G_NBit_xorg2:11:Name.i_B
i_B[12] => xorg2:G_NBit_xorg2:12:Name.i_B
i_B[13] => xorg2:G_NBit_xorg2:13:Name.i_B
i_B[14] => xorg2:G_NBit_xorg2:14:Name.i_B
i_B[15] => xorg2:G_NBit_xorg2:15:Name.i_B
i_B[16] => xorg2:G_NBit_xorg2:16:Name.i_B
i_B[17] => xorg2:G_NBit_xorg2:17:Name.i_B
i_B[18] => xorg2:G_NBit_xorg2:18:Name.i_B
i_B[19] => xorg2:G_NBit_xorg2:19:Name.i_B
i_B[20] => xorg2:G_NBit_xorg2:20:Name.i_B
i_B[21] => xorg2:G_NBit_xorg2:21:Name.i_B
i_B[22] => xorg2:G_NBit_xorg2:22:Name.i_B
i_B[23] => xorg2:G_NBit_xorg2:23:Name.i_B
i_B[24] => xorg2:G_NBit_xorg2:24:Name.i_B
i_B[25] => xorg2:G_NBit_xorg2:25:Name.i_B
i_B[26] => xorg2:G_NBit_xorg2:26:Name.i_B
i_B[27] => xorg2:G_NBit_xorg2:27:Name.i_B
i_B[28] => xorg2:G_NBit_xorg2:28:Name.i_B
i_B[29] => xorg2:G_NBit_xorg2:29:Name.i_B
i_B[30] => xorg2:G_NBit_xorg2:30:Name.i_B
i_B[31] => xorg2:G_NBit_xorg2:31:Name.i_B
o_O[0] <= xorg2:G_NBit_xorg2:0:Name.o_C
o_O[1] <= xorg2:G_NBit_xorg2:1:Name.o_C
o_O[2] <= xorg2:G_NBit_xorg2:2:Name.o_C
o_O[3] <= xorg2:G_NBit_xorg2:3:Name.o_C
o_O[4] <= xorg2:G_NBit_xorg2:4:Name.o_C
o_O[5] <= xorg2:G_NBit_xorg2:5:Name.o_C
o_O[6] <= xorg2:G_NBit_xorg2:6:Name.o_C
o_O[7] <= xorg2:G_NBit_xorg2:7:Name.o_C
o_O[8] <= xorg2:G_NBit_xorg2:8:Name.o_C
o_O[9] <= xorg2:G_NBit_xorg2:9:Name.o_C
o_O[10] <= xorg2:G_NBit_xorg2:10:Name.o_C
o_O[11] <= xorg2:G_NBit_xorg2:11:Name.o_C
o_O[12] <= xorg2:G_NBit_xorg2:12:Name.o_C
o_O[13] <= xorg2:G_NBit_xorg2:13:Name.o_C
o_O[14] <= xorg2:G_NBit_xorg2:14:Name.o_C
o_O[15] <= xorg2:G_NBit_xorg2:15:Name.o_C
o_O[16] <= xorg2:G_NBit_xorg2:16:Name.o_C
o_O[17] <= xorg2:G_NBit_xorg2:17:Name.o_C
o_O[18] <= xorg2:G_NBit_xorg2:18:Name.o_C
o_O[19] <= xorg2:G_NBit_xorg2:19:Name.o_C
o_O[20] <= xorg2:G_NBit_xorg2:20:Name.o_C
o_O[21] <= xorg2:G_NBit_xorg2:21:Name.o_C
o_O[22] <= xorg2:G_NBit_xorg2:22:Name.o_C
o_O[23] <= xorg2:G_NBit_xorg2:23:Name.o_C
o_O[24] <= xorg2:G_NBit_xorg2:24:Name.o_C
o_O[25] <= xorg2:G_NBit_xorg2:25:Name.o_C
o_O[26] <= xorg2:G_NBit_xorg2:26:Name.o_C
o_O[27] <= xorg2:G_NBit_xorg2:27:Name.o_C
o_O[28] <= xorg2:G_NBit_xorg2:28:Name.o_C
o_O[29] <= xorg2:G_NBit_xorg2:29:Name.o_C
o_O[30] <= xorg2:G_NBit_xorg2:30:Name.o_C
o_O[31] <= xorg2:G_NBit_xorg2:31:Name.o_C


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:0:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:1:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:2:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:3:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:4:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:5:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:6:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:7:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:8:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:9:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:10:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:11:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:12:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:13:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:14:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:15:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:16:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:17:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:18:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:19:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:20:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:21:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:22:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:23:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:24:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:25:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:26:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:27:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:28:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:29:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:30:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_xorg2:xorgate|xorg2:\G_NBit_xorg2:31:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation
i_A[0] => org2:G_NBit_org2:0:Name.i_A
i_A[1] => org2:G_NBit_org2:1:Name.i_A
i_A[2] => org2:G_NBit_org2:2:Name.i_A
i_A[3] => org2:G_NBit_org2:3:Name.i_A
i_A[4] => org2:G_NBit_org2:4:Name.i_A
i_A[5] => org2:G_NBit_org2:5:Name.i_A
i_A[6] => org2:G_NBit_org2:6:Name.i_A
i_A[7] => org2:G_NBit_org2:7:Name.i_A
i_A[8] => org2:G_NBit_org2:8:Name.i_A
i_A[9] => org2:G_NBit_org2:9:Name.i_A
i_A[10] => org2:G_NBit_org2:10:Name.i_A
i_A[11] => org2:G_NBit_org2:11:Name.i_A
i_A[12] => org2:G_NBit_org2:12:Name.i_A
i_A[13] => org2:G_NBit_org2:13:Name.i_A
i_A[14] => org2:G_NBit_org2:14:Name.i_A
i_A[15] => org2:G_NBit_org2:15:Name.i_A
i_A[16] => org2:G_NBit_org2:16:Name.i_A
i_A[17] => org2:G_NBit_org2:17:Name.i_A
i_A[18] => org2:G_NBit_org2:18:Name.i_A
i_A[19] => org2:G_NBit_org2:19:Name.i_A
i_A[20] => org2:G_NBit_org2:20:Name.i_A
i_A[21] => org2:G_NBit_org2:21:Name.i_A
i_A[22] => org2:G_NBit_org2:22:Name.i_A
i_A[23] => org2:G_NBit_org2:23:Name.i_A
i_A[24] => org2:G_NBit_org2:24:Name.i_A
i_A[25] => org2:G_NBit_org2:25:Name.i_A
i_A[26] => org2:G_NBit_org2:26:Name.i_A
i_A[27] => org2:G_NBit_org2:27:Name.i_A
i_A[28] => org2:G_NBit_org2:28:Name.i_A
i_A[29] => org2:G_NBit_org2:29:Name.i_A
i_A[30] => org2:G_NBit_org2:30:Name.i_A
i_A[31] => org2:G_NBit_org2:31:Name.i_A
i_B[0] => org2:G_NBit_org2:0:Name.i_B
i_B[1] => org2:G_NBit_org2:1:Name.i_B
i_B[2] => org2:G_NBit_org2:2:Name.i_B
i_B[3] => org2:G_NBit_org2:3:Name.i_B
i_B[4] => org2:G_NBit_org2:4:Name.i_B
i_B[5] => org2:G_NBit_org2:5:Name.i_B
i_B[6] => org2:G_NBit_org2:6:Name.i_B
i_B[7] => org2:G_NBit_org2:7:Name.i_B
i_B[8] => org2:G_NBit_org2:8:Name.i_B
i_B[9] => org2:G_NBit_org2:9:Name.i_B
i_B[10] => org2:G_NBit_org2:10:Name.i_B
i_B[11] => org2:G_NBit_org2:11:Name.i_B
i_B[12] => org2:G_NBit_org2:12:Name.i_B
i_B[13] => org2:G_NBit_org2:13:Name.i_B
i_B[14] => org2:G_NBit_org2:14:Name.i_B
i_B[15] => org2:G_NBit_org2:15:Name.i_B
i_B[16] => org2:G_NBit_org2:16:Name.i_B
i_B[17] => org2:G_NBit_org2:17:Name.i_B
i_B[18] => org2:G_NBit_org2:18:Name.i_B
i_B[19] => org2:G_NBit_org2:19:Name.i_B
i_B[20] => org2:G_NBit_org2:20:Name.i_B
i_B[21] => org2:G_NBit_org2:21:Name.i_B
i_B[22] => org2:G_NBit_org2:22:Name.i_B
i_B[23] => org2:G_NBit_org2:23:Name.i_B
i_B[24] => org2:G_NBit_org2:24:Name.i_B
i_B[25] => org2:G_NBit_org2:25:Name.i_B
i_B[26] => org2:G_NBit_org2:26:Name.i_B
i_B[27] => org2:G_NBit_org2:27:Name.i_B
i_B[28] => org2:G_NBit_org2:28:Name.i_B
i_B[29] => org2:G_NBit_org2:29:Name.i_B
i_B[30] => org2:G_NBit_org2:30:Name.i_B
i_B[31] => org2:G_NBit_org2:31:Name.i_B
o_O[0] <= org2:G_NBit_org2:0:Name.o_C
o_O[1] <= org2:G_NBit_org2:1:Name.o_C
o_O[2] <= org2:G_NBit_org2:2:Name.o_C
o_O[3] <= org2:G_NBit_org2:3:Name.o_C
o_O[4] <= org2:G_NBit_org2:4:Name.o_C
o_O[5] <= org2:G_NBit_org2:5:Name.o_C
o_O[6] <= org2:G_NBit_org2:6:Name.o_C
o_O[7] <= org2:G_NBit_org2:7:Name.o_C
o_O[8] <= org2:G_NBit_org2:8:Name.o_C
o_O[9] <= org2:G_NBit_org2:9:Name.o_C
o_O[10] <= org2:G_NBit_org2:10:Name.o_C
o_O[11] <= org2:G_NBit_org2:11:Name.o_C
o_O[12] <= org2:G_NBit_org2:12:Name.o_C
o_O[13] <= org2:G_NBit_org2:13:Name.o_C
o_O[14] <= org2:G_NBit_org2:14:Name.o_C
o_O[15] <= org2:G_NBit_org2:15:Name.o_C
o_O[16] <= org2:G_NBit_org2:16:Name.o_C
o_O[17] <= org2:G_NBit_org2:17:Name.o_C
o_O[18] <= org2:G_NBit_org2:18:Name.o_C
o_O[19] <= org2:G_NBit_org2:19:Name.o_C
o_O[20] <= org2:G_NBit_org2:20:Name.o_C
o_O[21] <= org2:G_NBit_org2:21:Name.o_C
o_O[22] <= org2:G_NBit_org2:22:Name.o_C
o_O[23] <= org2:G_NBit_org2:23:Name.o_C
o_O[24] <= org2:G_NBit_org2:24:Name.o_C
o_O[25] <= org2:G_NBit_org2:25:Name.o_C
o_O[26] <= org2:G_NBit_org2:26:Name.o_C
o_O[27] <= org2:G_NBit_org2:27:Name.o_C
o_O[28] <= org2:G_NBit_org2:28:Name.o_C
o_O[29] <= org2:G_NBit_org2:29:Name.o_C
o_O[30] <= org2:G_NBit_org2:30:Name.o_C
o_O[31] <= org2:G_NBit_org2:31:Name.o_C


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:0:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:1:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:2:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:3:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:4:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:5:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:6:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:7:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:8:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:9:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:10:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:11:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:12:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:13:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:14:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:15:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:16:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:17:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:18:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:19:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:20:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:21:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:22:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:23:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:24:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:25:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:26:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:27:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:28:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:29:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:30:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Nbit_org2:orgate_noroperation|org2:\G_NBit_org2:31:Name
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter
i_A[0] => invg:G_NBit_INV:0:MUXI.i_A
i_A[1] => invg:G_NBit_INV:1:MUXI.i_A
i_A[2] => invg:G_NBit_INV:2:MUXI.i_A
i_A[3] => invg:G_NBit_INV:3:MUXI.i_A
i_A[4] => invg:G_NBit_INV:4:MUXI.i_A
i_A[5] => invg:G_NBit_INV:5:MUXI.i_A
i_A[6] => invg:G_NBit_INV:6:MUXI.i_A
i_A[7] => invg:G_NBit_INV:7:MUXI.i_A
i_A[8] => invg:G_NBit_INV:8:MUXI.i_A
i_A[9] => invg:G_NBit_INV:9:MUXI.i_A
i_A[10] => invg:G_NBit_INV:10:MUXI.i_A
i_A[11] => invg:G_NBit_INV:11:MUXI.i_A
i_A[12] => invg:G_NBit_INV:12:MUXI.i_A
i_A[13] => invg:G_NBit_INV:13:MUXI.i_A
i_A[14] => invg:G_NBit_INV:14:MUXI.i_A
i_A[15] => invg:G_NBit_INV:15:MUXI.i_A
i_A[16] => invg:G_NBit_INV:16:MUXI.i_A
i_A[17] => invg:G_NBit_INV:17:MUXI.i_A
i_A[18] => invg:G_NBit_INV:18:MUXI.i_A
i_A[19] => invg:G_NBit_INV:19:MUXI.i_A
i_A[20] => invg:G_NBit_INV:20:MUXI.i_A
i_A[21] => invg:G_NBit_INV:21:MUXI.i_A
i_A[22] => invg:G_NBit_INV:22:MUXI.i_A
i_A[23] => invg:G_NBit_INV:23:MUXI.i_A
i_A[24] => invg:G_NBit_INV:24:MUXI.i_A
i_A[25] => invg:G_NBit_INV:25:MUXI.i_A
i_A[26] => invg:G_NBit_INV:26:MUXI.i_A
i_A[27] => invg:G_NBit_INV:27:MUXI.i_A
i_A[28] => invg:G_NBit_INV:28:MUXI.i_A
i_A[29] => invg:G_NBit_INV:29:MUXI.i_A
i_A[30] => invg:G_NBit_INV:30:MUXI.i_A
i_A[31] => invg:G_NBit_INV:31:MUXI.i_A
o_O[0] <= invg:G_NBit_INV:0:MUXI.o_F
o_O[1] <= invg:G_NBit_INV:1:MUXI.o_F
o_O[2] <= invg:G_NBit_INV:2:MUXI.o_F
o_O[3] <= invg:G_NBit_INV:3:MUXI.o_F
o_O[4] <= invg:G_NBit_INV:4:MUXI.o_F
o_O[5] <= invg:G_NBit_INV:5:MUXI.o_F
o_O[6] <= invg:G_NBit_INV:6:MUXI.o_F
o_O[7] <= invg:G_NBit_INV:7:MUXI.o_F
o_O[8] <= invg:G_NBit_INV:8:MUXI.o_F
o_O[9] <= invg:G_NBit_INV:9:MUXI.o_F
o_O[10] <= invg:G_NBit_INV:10:MUXI.o_F
o_O[11] <= invg:G_NBit_INV:11:MUXI.o_F
o_O[12] <= invg:G_NBit_INV:12:MUXI.o_F
o_O[13] <= invg:G_NBit_INV:13:MUXI.o_F
o_O[14] <= invg:G_NBit_INV:14:MUXI.o_F
o_O[15] <= invg:G_NBit_INV:15:MUXI.o_F
o_O[16] <= invg:G_NBit_INV:16:MUXI.o_F
o_O[17] <= invg:G_NBit_INV:17:MUXI.o_F
o_O[18] <= invg:G_NBit_INV:18:MUXI.o_F
o_O[19] <= invg:G_NBit_INV:19:MUXI.o_F
o_O[20] <= invg:G_NBit_INV:20:MUXI.o_F
o_O[21] <= invg:G_NBit_INV:21:MUXI.o_F
o_O[22] <= invg:G_NBit_INV:22:MUXI.o_F
o_O[23] <= invg:G_NBit_INV:23:MUXI.o_F
o_O[24] <= invg:G_NBit_INV:24:MUXI.o_F
o_O[25] <= invg:G_NBit_INV:25:MUXI.o_F
o_O[26] <= invg:G_NBit_INV:26:MUXI.o_F
o_O[27] <= invg:G_NBit_INV:27:MUXI.o_F
o_O[28] <= invg:G_NBit_INV:28:MUXI.o_F
o_O[29] <= invg:G_NBit_INV:29:MUXI.o_F
o_O[30] <= invg:G_NBit_INV:30:MUXI.o_F
o_O[31] <= invg:G_NBit_INV:31:MUXI.o_F


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:0:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:1:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:2:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:3:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:4:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:5:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:6:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:7:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:8:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:9:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:10:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:11:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:12:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:13:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:14:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:15:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:16:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:17:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:18:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:19:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:20:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:21:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:22:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:23:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:24:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:25:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:26:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:27:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:28:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:29:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:30:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|Complementor:Nbit_Inverter|invg:\G_NBit_INV:31:MUXI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter
i_signed => andg2:and2.i_A
i_signed => mux4to1DF:MUX16_32:0:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:1:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:2:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:3:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:4:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:5:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:6:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:7:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:8:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:9:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:10:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:11:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:12:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:13:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:14:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:15:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:16:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:17:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:18:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:19:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:20:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:21:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:22:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:23:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:24:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:25:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:26:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:27:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:28:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:29:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:30:MUX16.i_S1
i_signed => mux4to1DF:MUX16_32:31:MUX16.i_S1
i_left => mux4to1DF:MUX16_32:0:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:1:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:2:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:3:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:4:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:5:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:6:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:7:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:8:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:9:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:10:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:11:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:12:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:13:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:14:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:15:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:16:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:17:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:18:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:19:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:20:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:21:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:22:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:23:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:24:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:25:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:26:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:27:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:28:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:29:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:30:MUX16.i_S0
i_left => mux4to1DF:MUX16_32:31:MUX16.i_S0
i_WD[0] => mux2to1DF:MUX1_32:0:MUX1.i_D0
i_WD[0] => mux2to1DF:MUX6A.i_D0
i_WD[0] => mux2to1DF:MUX6_32:1:MUX6.i_D1
i_WD[0] => mux2to1DF:MUX11_32:0:MUX11.i_D0
i_WD[1] => mux2to1DF:MUX1_32:0:MUX1.i_D1
i_WD[1] => mux2to1DF:MUX1_32:1:MUX1.i_D0
i_WD[1] => mux2to1DF:MUX6_32:1:MUX6.i_D0
i_WD[1] => mux2to1DF:MUX6_32:2:MUX6.i_D1
i_WD[1] => mux2to1DF:MUX11_32:0:MUX11.i_D1
i_WD[1] => mux2to1DF:MUX11_32:1:MUX11.i_D0
i_WD[2] => mux2to1DF:MUX1_32:1:MUX1.i_D1
i_WD[2] => mux2to1DF:MUX1_32:2:MUX1.i_D0
i_WD[2] => mux2to1DF:MUX6_32:2:MUX6.i_D0
i_WD[2] => mux2to1DF:MUX6_32:3:MUX6.i_D1
i_WD[2] => mux2to1DF:MUX11_32:1:MUX11.i_D1
i_WD[2] => mux2to1DF:MUX11_32:2:MUX11.i_D0
i_WD[3] => mux2to1DF:MUX1_32:2:MUX1.i_D1
i_WD[3] => mux2to1DF:MUX1_32:3:MUX1.i_D0
i_WD[3] => mux2to1DF:MUX6_32:3:MUX6.i_D0
i_WD[3] => mux2to1DF:MUX6_32:4:MUX6.i_D1
i_WD[3] => mux2to1DF:MUX11_32:2:MUX11.i_D1
i_WD[3] => mux2to1DF:MUX11_32:3:MUX11.i_D0
i_WD[4] => mux2to1DF:MUX1_32:3:MUX1.i_D1
i_WD[4] => mux2to1DF:MUX1_32:4:MUX1.i_D0
i_WD[4] => mux2to1DF:MUX6_32:4:MUX6.i_D0
i_WD[4] => mux2to1DF:MUX6_32:5:MUX6.i_D1
i_WD[4] => mux2to1DF:MUX11_32:3:MUX11.i_D1
i_WD[4] => mux2to1DF:MUX11_32:4:MUX11.i_D0
i_WD[5] => mux2to1DF:MUX1_32:4:MUX1.i_D1
i_WD[5] => mux2to1DF:MUX1_32:5:MUX1.i_D0
i_WD[5] => mux2to1DF:MUX6_32:5:MUX6.i_D0
i_WD[5] => mux2to1DF:MUX6_32:6:MUX6.i_D1
i_WD[5] => mux2to1DF:MUX11_32:4:MUX11.i_D1
i_WD[5] => mux2to1DF:MUX11_32:5:MUX11.i_D0
i_WD[6] => mux2to1DF:MUX1_32:5:MUX1.i_D1
i_WD[6] => mux2to1DF:MUX1_32:6:MUX1.i_D0
i_WD[6] => mux2to1DF:MUX6_32:6:MUX6.i_D0
i_WD[6] => mux2to1DF:MUX6_32:7:MUX6.i_D1
i_WD[6] => mux2to1DF:MUX11_32:5:MUX11.i_D1
i_WD[6] => mux2to1DF:MUX11_32:6:MUX11.i_D0
i_WD[7] => mux2to1DF:MUX1_32:6:MUX1.i_D1
i_WD[7] => mux2to1DF:MUX1_32:7:MUX1.i_D0
i_WD[7] => mux2to1DF:MUX6_32:7:MUX6.i_D0
i_WD[7] => mux2to1DF:MUX6_32:8:MUX6.i_D1
i_WD[7] => mux2to1DF:MUX11_32:6:MUX11.i_D1
i_WD[7] => mux2to1DF:MUX11_32:7:MUX11.i_D0
i_WD[8] => mux2to1DF:MUX1_32:7:MUX1.i_D1
i_WD[8] => mux2to1DF:MUX1_32:8:MUX1.i_D0
i_WD[8] => mux2to1DF:MUX6_32:8:MUX6.i_D0
i_WD[8] => mux2to1DF:MUX6_32:9:MUX6.i_D1
i_WD[8] => mux2to1DF:MUX11_32:7:MUX11.i_D1
i_WD[8] => mux2to1DF:MUX11_32:8:MUX11.i_D0
i_WD[9] => mux2to1DF:MUX1_32:8:MUX1.i_D1
i_WD[9] => mux2to1DF:MUX1_32:9:MUX1.i_D0
i_WD[9] => mux2to1DF:MUX6_32:9:MUX6.i_D0
i_WD[9] => mux2to1DF:MUX6_32:10:MUX6.i_D1
i_WD[9] => mux2to1DF:MUX11_32:8:MUX11.i_D1
i_WD[9] => mux2to1DF:MUX11_32:9:MUX11.i_D0
i_WD[10] => mux2to1DF:MUX1_32:9:MUX1.i_D1
i_WD[10] => mux2to1DF:MUX1_32:10:MUX1.i_D0
i_WD[10] => mux2to1DF:MUX6_32:10:MUX6.i_D0
i_WD[10] => mux2to1DF:MUX6_32:11:MUX6.i_D1
i_WD[10] => mux2to1DF:MUX11_32:9:MUX11.i_D1
i_WD[10] => mux2to1DF:MUX11_32:10:MUX11.i_D0
i_WD[11] => mux2to1DF:MUX1_32:10:MUX1.i_D1
i_WD[11] => mux2to1DF:MUX1_32:11:MUX1.i_D0
i_WD[11] => mux2to1DF:MUX6_32:11:MUX6.i_D0
i_WD[11] => mux2to1DF:MUX6_32:12:MUX6.i_D1
i_WD[11] => mux2to1DF:MUX11_32:10:MUX11.i_D1
i_WD[11] => mux2to1DF:MUX11_32:11:MUX11.i_D0
i_WD[12] => mux2to1DF:MUX1_32:11:MUX1.i_D1
i_WD[12] => mux2to1DF:MUX1_32:12:MUX1.i_D0
i_WD[12] => mux2to1DF:MUX6_32:12:MUX6.i_D0
i_WD[12] => mux2to1DF:MUX6_32:13:MUX6.i_D1
i_WD[12] => mux2to1DF:MUX11_32:11:MUX11.i_D1
i_WD[12] => mux2to1DF:MUX11_32:12:MUX11.i_D0
i_WD[13] => mux2to1DF:MUX1_32:12:MUX1.i_D1
i_WD[13] => mux2to1DF:MUX1_32:13:MUX1.i_D0
i_WD[13] => mux2to1DF:MUX6_32:13:MUX6.i_D0
i_WD[13] => mux2to1DF:MUX6_32:14:MUX6.i_D1
i_WD[13] => mux2to1DF:MUX11_32:12:MUX11.i_D1
i_WD[13] => mux2to1DF:MUX11_32:13:MUX11.i_D0
i_WD[14] => mux2to1DF:MUX1_32:13:MUX1.i_D1
i_WD[14] => mux2to1DF:MUX1_32:14:MUX1.i_D0
i_WD[14] => mux2to1DF:MUX6_32:14:MUX6.i_D0
i_WD[14] => mux2to1DF:MUX6_32:15:MUX6.i_D1
i_WD[14] => mux2to1DF:MUX11_32:13:MUX11.i_D1
i_WD[14] => mux2to1DF:MUX11_32:14:MUX11.i_D0
i_WD[15] => mux2to1DF:MUX1_32:14:MUX1.i_D1
i_WD[15] => mux2to1DF:MUX1_32:15:MUX1.i_D0
i_WD[15] => mux2to1DF:MUX6_32:15:MUX6.i_D0
i_WD[15] => mux2to1DF:MUX6_32:16:MUX6.i_D1
i_WD[15] => mux2to1DF:MUX11_32:14:MUX11.i_D1
i_WD[15] => mux2to1DF:MUX11_32:15:MUX11.i_D0
i_WD[16] => mux2to1DF:MUX1_32:15:MUX1.i_D1
i_WD[16] => mux2to1DF:MUX1_32:16:MUX1.i_D0
i_WD[16] => mux2to1DF:MUX6_32:16:MUX6.i_D0
i_WD[16] => mux2to1DF:MUX6_32:17:MUX6.i_D1
i_WD[16] => mux2to1DF:MUX11_32:15:MUX11.i_D1
i_WD[16] => mux2to1DF:MUX11_32:16:MUX11.i_D0
i_WD[17] => mux2to1DF:MUX1_32:16:MUX1.i_D1
i_WD[17] => mux2to1DF:MUX1_32:17:MUX1.i_D0
i_WD[17] => mux2to1DF:MUX6_32:17:MUX6.i_D0
i_WD[17] => mux2to1DF:MUX6_32:18:MUX6.i_D1
i_WD[17] => mux2to1DF:MUX11_32:16:MUX11.i_D1
i_WD[17] => mux2to1DF:MUX11_32:17:MUX11.i_D0
i_WD[18] => mux2to1DF:MUX1_32:17:MUX1.i_D1
i_WD[18] => mux2to1DF:MUX1_32:18:MUX1.i_D0
i_WD[18] => mux2to1DF:MUX6_32:18:MUX6.i_D0
i_WD[18] => mux2to1DF:MUX6_32:19:MUX6.i_D1
i_WD[18] => mux2to1DF:MUX11_32:17:MUX11.i_D1
i_WD[18] => mux2to1DF:MUX11_32:18:MUX11.i_D0
i_WD[19] => mux2to1DF:MUX1_32:18:MUX1.i_D1
i_WD[19] => mux2to1DF:MUX1_32:19:MUX1.i_D0
i_WD[19] => mux2to1DF:MUX6_32:19:MUX6.i_D0
i_WD[19] => mux2to1DF:MUX6_32:20:MUX6.i_D1
i_WD[19] => mux2to1DF:MUX11_32:18:MUX11.i_D1
i_WD[19] => mux2to1DF:MUX11_32:19:MUX11.i_D0
i_WD[20] => mux2to1DF:MUX1_32:19:MUX1.i_D1
i_WD[20] => mux2to1DF:MUX1_32:20:MUX1.i_D0
i_WD[20] => mux2to1DF:MUX6_32:20:MUX6.i_D0
i_WD[20] => mux2to1DF:MUX6_32:21:MUX6.i_D1
i_WD[20] => mux2to1DF:MUX11_32:19:MUX11.i_D1
i_WD[20] => mux2to1DF:MUX11_32:20:MUX11.i_D0
i_WD[21] => mux2to1DF:MUX1_32:20:MUX1.i_D1
i_WD[21] => mux2to1DF:MUX1_32:21:MUX1.i_D0
i_WD[21] => mux2to1DF:MUX6_32:21:MUX6.i_D0
i_WD[21] => mux2to1DF:MUX6_32:22:MUX6.i_D1
i_WD[21] => mux2to1DF:MUX11_32:20:MUX11.i_D1
i_WD[21] => mux2to1DF:MUX11_32:21:MUX11.i_D0
i_WD[22] => mux2to1DF:MUX1_32:21:MUX1.i_D1
i_WD[22] => mux2to1DF:MUX1_32:22:MUX1.i_D0
i_WD[22] => mux2to1DF:MUX6_32:22:MUX6.i_D0
i_WD[22] => mux2to1DF:MUX6_32:23:MUX6.i_D1
i_WD[22] => mux2to1DF:MUX11_32:21:MUX11.i_D1
i_WD[22] => mux2to1DF:MUX11_32:22:MUX11.i_D0
i_WD[23] => mux2to1DF:MUX1_32:22:MUX1.i_D1
i_WD[23] => mux2to1DF:MUX1_32:23:MUX1.i_D0
i_WD[23] => mux2to1DF:MUX6_32:23:MUX6.i_D0
i_WD[23] => mux2to1DF:MUX6_32:24:MUX6.i_D1
i_WD[23] => mux2to1DF:MUX11_32:22:MUX11.i_D1
i_WD[23] => mux2to1DF:MUX11_32:23:MUX11.i_D0
i_WD[24] => mux2to1DF:MUX1_32:23:MUX1.i_D1
i_WD[24] => mux2to1DF:MUX1_32:24:MUX1.i_D0
i_WD[24] => mux2to1DF:MUX6_32:24:MUX6.i_D0
i_WD[24] => mux2to1DF:MUX6_32:25:MUX6.i_D1
i_WD[24] => mux2to1DF:MUX11_32:23:MUX11.i_D1
i_WD[24] => mux2to1DF:MUX11_32:24:MUX11.i_D0
i_WD[25] => mux2to1DF:MUX1_32:24:MUX1.i_D1
i_WD[25] => mux2to1DF:MUX1_32:25:MUX1.i_D0
i_WD[25] => mux2to1DF:MUX6_32:25:MUX6.i_D0
i_WD[25] => mux2to1DF:MUX6_32:26:MUX6.i_D1
i_WD[25] => mux2to1DF:MUX11_32:24:MUX11.i_D1
i_WD[25] => mux2to1DF:MUX11_32:25:MUX11.i_D0
i_WD[26] => mux2to1DF:MUX1_32:25:MUX1.i_D1
i_WD[26] => mux2to1DF:MUX1_32:26:MUX1.i_D0
i_WD[26] => mux2to1DF:MUX6_32:26:MUX6.i_D0
i_WD[26] => mux2to1DF:MUX6_32:27:MUX6.i_D1
i_WD[26] => mux2to1DF:MUX11_32:25:MUX11.i_D1
i_WD[26] => mux2to1DF:MUX11_32:26:MUX11.i_D0
i_WD[27] => mux2to1DF:MUX1_32:26:MUX1.i_D1
i_WD[27] => mux2to1DF:MUX1_32:27:MUX1.i_D0
i_WD[27] => mux2to1DF:MUX6_32:27:MUX6.i_D0
i_WD[27] => mux2to1DF:MUX6_32:28:MUX6.i_D1
i_WD[27] => mux2to1DF:MUX11_32:26:MUX11.i_D1
i_WD[27] => mux2to1DF:MUX11_32:27:MUX11.i_D0
i_WD[28] => mux2to1DF:MUX1_32:27:MUX1.i_D1
i_WD[28] => mux2to1DF:MUX1_32:28:MUX1.i_D0
i_WD[28] => mux2to1DF:MUX6_32:28:MUX6.i_D0
i_WD[28] => mux2to1DF:MUX6_32:29:MUX6.i_D1
i_WD[28] => mux2to1DF:MUX11_32:27:MUX11.i_D1
i_WD[28] => mux2to1DF:MUX11_32:28:MUX11.i_D0
i_WD[29] => mux2to1DF:MUX1_32:28:MUX1.i_D1
i_WD[29] => mux2to1DF:MUX1_32:29:MUX1.i_D0
i_WD[29] => mux2to1DF:MUX6_32:29:MUX6.i_D0
i_WD[29] => mux2to1DF:MUX6_32:30:MUX6.i_D1
i_WD[29] => mux2to1DF:MUX11_32:28:MUX11.i_D1
i_WD[29] => mux2to1DF:MUX11_32:29:MUX11.i_D0
i_WD[30] => mux2to1DF:MUX1_32:29:MUX1.i_D1
i_WD[30] => mux2to1DF:MUX1_32:30:MUX1.i_D0
i_WD[30] => mux2to1DF:MUX6_32:30:MUX6.i_D0
i_WD[30] => mux2to1DF:MUX11_32:29:MUX11.i_D1
i_WD[30] => mux2to1DF:MUX11_32:30:MUX11.i_D0
i_WD[31] => mux2to1DF:MUX1_32:30:MUX1.i_D1
i_WD[31] => mux2to1DF:MUX1A.i_D0
i_WD[31] => andg2:and2.i_B
i_WD[31] => mux2to1DF:MUX11_32:30:MUX11.i_D1
i_WD[31] => mux2to1DF:MUX11A.i_D0
i_SHAMT[0] => mux2to1DF:MUX1_32:0:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:1:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:2:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:3:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:4:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:5:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:6:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:7:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:8:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:9:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:10:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:11:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:12:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:13:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:14:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:15:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:16:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:17:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:18:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:19:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:20:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:21:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:22:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:23:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:24:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:25:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:26:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:27:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:28:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:29:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1_32:30:MUX1.i_S
i_SHAMT[0] => mux2to1DF:MUX1A.i_S
i_SHAMT[0] => mux2to1DF:MUX6A.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:1:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:2:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:3:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:4:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:5:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:6:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:7:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:8:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:9:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:10:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:11:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:12:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:13:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:14:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:15:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:16:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:17:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:18:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:19:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:20:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:21:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:22:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:23:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:24:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:25:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:26:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:27:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:28:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:29:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX6_32:30:MUX6.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:0:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:1:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:2:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:3:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:4:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:5:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:6:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:7:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:8:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:9:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:10:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:11:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:12:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:13:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:14:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:15:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:16:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:17:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:18:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:19:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:20:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:21:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:22:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:23:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:24:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:25:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:26:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:27:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:28:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:29:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11_32:30:MUX11.i_S
i_SHAMT[0] => mux2to1DF:MUX11A.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:0:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:1:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:2:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:3:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:4:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:5:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:6:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:7:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:8:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:9:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:10:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:11:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:12:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:13:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:14:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:15:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:16:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:17:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:18:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:19:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:20:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:21:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:22:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:23:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:24:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:25:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:26:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:27:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:28:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2_32:29:MUX2.i_S
i_SHAMT[1] => mux2to1DF:MUX2A_32:0:MUX2A.i_S
i_SHAMT[1] => mux2to1DF:MUX2A_32:1:MUX2A.i_S
i_SHAMT[1] => mux2to1DF:MUX7A_32:0:MUX7A.i_S
i_SHAMT[1] => mux2to1DF:MUX7A_32:1:MUX7A.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:2:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:3:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:4:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:5:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:6:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:7:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:8:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:9:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:10:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:11:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:12:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:13:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:14:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:15:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:16:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:17:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:18:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:19:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:20:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:21:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:22:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:23:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:24:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:25:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:26:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:27:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:28:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:29:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:30:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX7_32:31:MUX7.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:0:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:1:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:2:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:3:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:4:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:5:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:6:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:7:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:8:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:9:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:10:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:11:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:12:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:13:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:14:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:15:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:16:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:17:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:18:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:19:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:20:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:21:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:22:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:23:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:24:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:25:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:26:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:27:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:28:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12_32:29:MUX12.i_S
i_SHAMT[1] => mux2to1DF:MUX12A_32:0:MUX12A.i_S
i_SHAMT[1] => mux2to1DF:MUX12A_32:1:MUX12A.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:0:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:1:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:2:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:3:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:4:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:5:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:6:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:7:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:8:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:9:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:10:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:11:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:12:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:13:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:14:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:15:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:16:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:17:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:18:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:19:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:20:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:21:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:22:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:23:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:24:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:25:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:26:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3_32:27:MUX3.i_S
i_SHAMT[2] => mux2to1DF:MUX3A_32:0:MUX3A.i_S
i_SHAMT[2] => mux2to1DF:MUX3A_32:1:MUX3A.i_S
i_SHAMT[2] => mux2to1DF:MUX3A_32:2:MUX3A.i_S
i_SHAMT[2] => mux2to1DF:MUX3A_32:3:MUX3A.i_S
i_SHAMT[2] => mux2to1DF:MUX8A_32:0:MUX8A.i_S
i_SHAMT[2] => mux2to1DF:MUX8A_32:1:MUX8A.i_S
i_SHAMT[2] => mux2to1DF:MUX8A_32:2:MUX8A.i_S
i_SHAMT[2] => mux2to1DF:MUX8A_32:3:MUX8A.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:4:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:5:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:6:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:7:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:8:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:9:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:10:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:11:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:12:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:13:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:14:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:15:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:16:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:17:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:18:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:19:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:20:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:21:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:22:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:23:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:24:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:25:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:26:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:27:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:28:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:29:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:30:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX8_32:31:MUX8.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:0:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:1:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:2:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:3:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:4:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:5:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:6:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:7:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:8:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:9:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:10:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:11:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:12:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:13:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:14:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:15:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:16:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:17:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:18:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:19:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:20:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:21:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:22:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:23:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:24:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:25:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:26:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13_32:27:MUX13.i_S
i_SHAMT[2] => mux2to1DF:MUX13A_32:0:MUX13A.i_S
i_SHAMT[2] => mux2to1DF:MUX13A_32:1:MUX13A.i_S
i_SHAMT[2] => mux2to1DF:MUX13A_32:2:MUX13A.i_S
i_SHAMT[2] => mux2to1DF:MUX13A_32:3:MUX13A.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:0:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:1:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:2:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:3:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:4:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:5:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:6:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:7:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:8:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:9:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:10:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:11:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:12:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:13:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:14:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:15:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:16:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:17:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:18:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:19:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:20:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:21:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:22:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4_32:23:MUX4.i_S
i_SHAMT[3] => mux2to1DF:MUX4A_32:0:MUX4A.i_S
i_SHAMT[3] => mux2to1DF:MUX4A_32:1:MUX4A.i_S
i_SHAMT[3] => mux2to1DF:MUX4A_32:2:MUX4A.i_S
i_SHAMT[3] => mux2to1DF:MUX4A_32:3:MUX4A.i_S
i_SHAMT[3] => mux2to1DF:MUX4A_32:4:MUX4A.i_S
i_SHAMT[3] => mux2to1DF:MUX4A_32:5:MUX4A.i_S
i_SHAMT[3] => mux2to1DF:MUX4A_32:6:MUX4A.i_S
i_SHAMT[3] => mux2to1DF:MUX4A_32:7:MUX4A.i_S
i_SHAMT[3] => mux2to1DF:MUX9A_32:0:MUX9A.i_S
i_SHAMT[3] => mux2to1DF:MUX9A_32:1:MUX9A.i_S
i_SHAMT[3] => mux2to1DF:MUX9A_32:2:MUX9A.i_S
i_SHAMT[3] => mux2to1DF:MUX9A_32:3:MUX9A.i_S
i_SHAMT[3] => mux2to1DF:MUX9A_32:4:MUX9A.i_S
i_SHAMT[3] => mux2to1DF:MUX9A_32:5:MUX9A.i_S
i_SHAMT[3] => mux2to1DF:MUX9A_32:6:MUX9A.i_S
i_SHAMT[3] => mux2to1DF:MUX9A_32:7:MUX9A.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:8:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:9:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:10:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:11:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:12:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:13:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:14:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:15:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:16:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:17:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:18:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:19:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:20:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:21:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:22:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:23:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:24:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:25:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:26:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:27:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:28:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:29:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:30:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX9_32:31:MUX9.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:0:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:1:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:2:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:3:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:4:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:5:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:6:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:7:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:8:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:9:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:10:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:11:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:12:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:13:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:14:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:15:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:16:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:17:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:18:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:19:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:20:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:21:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:22:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14_32:23:MUX14.i_S
i_SHAMT[3] => mux2to1DF:MUX14A_32:0:MUX14A.i_S
i_SHAMT[3] => mux2to1DF:MUX14A_32:1:MUX14A.i_S
i_SHAMT[3] => mux2to1DF:MUX14A_32:2:MUX14A.i_S
i_SHAMT[3] => mux2to1DF:MUX14A_32:3:MUX14A.i_S
i_SHAMT[3] => mux2to1DF:MUX14A_32:4:MUX14A.i_S
i_SHAMT[3] => mux2to1DF:MUX14A_32:5:MUX14A.i_S
i_SHAMT[3] => mux2to1DF:MUX14A_32:6:MUX14A.i_S
i_SHAMT[3] => mux2to1DF:MUX14A_32:7:MUX14A.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:0:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:1:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:2:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:3:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:4:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:5:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:6:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:7:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:8:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:9:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:10:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:11:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:12:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:13:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:14:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5_32:15:MUX5.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:0:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:1:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:2:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:3:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:4:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:5:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:6:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:7:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:8:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:9:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:10:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:11:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:12:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:13:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:14:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX5A_32:15:MUX5A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:0:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:1:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:2:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:3:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:4:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:5:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:6:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:7:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:8:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:9:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:10:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:11:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:12:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:13:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:14:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10A_32:15:MUX10A.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:16:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:17:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:18:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:19:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:20:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:21:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:22:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:23:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:24:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:25:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:26:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:27:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:28:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:29:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:30:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX10_32:31:MUX10.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:0:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:1:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:2:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:3:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:4:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:5:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:6:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:7:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:8:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:9:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:10:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:11:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:12:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:13:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:14:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15_32:15:MUX15.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:0:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:1:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:2:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:3:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:4:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:5:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:6:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:7:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:8:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:9:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:10:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:11:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:12:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:13:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:14:MUX15A.i_S
i_SHAMT[4] => mux2to1DF:MUX15A_32:15:MUX15A.i_S
o_numShifted[0] <= mux4to1DF:MUX16_32:0:MUX16.o_O
o_numShifted[1] <= mux4to1DF:MUX16_32:1:MUX16.o_O
o_numShifted[2] <= mux4to1DF:MUX16_32:2:MUX16.o_O
o_numShifted[3] <= mux4to1DF:MUX16_32:3:MUX16.o_O
o_numShifted[4] <= mux4to1DF:MUX16_32:4:MUX16.o_O
o_numShifted[5] <= mux4to1DF:MUX16_32:5:MUX16.o_O
o_numShifted[6] <= mux4to1DF:MUX16_32:6:MUX16.o_O
o_numShifted[7] <= mux4to1DF:MUX16_32:7:MUX16.o_O
o_numShifted[8] <= mux4to1DF:MUX16_32:8:MUX16.o_O
o_numShifted[9] <= mux4to1DF:MUX16_32:9:MUX16.o_O
o_numShifted[10] <= mux4to1DF:MUX16_32:10:MUX16.o_O
o_numShifted[11] <= mux4to1DF:MUX16_32:11:MUX16.o_O
o_numShifted[12] <= mux4to1DF:MUX16_32:12:MUX16.o_O
o_numShifted[13] <= mux4to1DF:MUX16_32:13:MUX16.o_O
o_numShifted[14] <= mux4to1DF:MUX16_32:14:MUX16.o_O
o_numShifted[15] <= mux4to1DF:MUX16_32:15:MUX16.o_O
o_numShifted[16] <= mux4to1DF:MUX16_32:16:MUX16.o_O
o_numShifted[17] <= mux4to1DF:MUX16_32:17:MUX16.o_O
o_numShifted[18] <= mux4to1DF:MUX16_32:18:MUX16.o_O
o_numShifted[19] <= mux4to1DF:MUX16_32:19:MUX16.o_O
o_numShifted[20] <= mux4to1DF:MUX16_32:20:MUX16.o_O
o_numShifted[21] <= mux4to1DF:MUX16_32:21:MUX16.o_O
o_numShifted[22] <= mux4to1DF:MUX16_32:22:MUX16.o_O
o_numShifted[23] <= mux4to1DF:MUX16_32:23:MUX16.o_O
o_numShifted[24] <= mux4to1DF:MUX16_32:24:MUX16.o_O
o_numShifted[25] <= mux4to1DF:MUX16_32:25:MUX16.o_O
o_numShifted[26] <= mux4to1DF:MUX16_32:26:MUX16.o_O
o_numShifted[27] <= mux4to1DF:MUX16_32:27:MUX16.o_O
o_numShifted[28] <= mux4to1DF:MUX16_32:28:MUX16.o_O
o_numShifted[29] <= mux4to1DF:MUX16_32:29:MUX16.o_O
o_numShifted[30] <= mux4to1DF:MUX16_32:30:MUX16.o_O
o_numShifted[31] <= mux4to1DF:MUX16_32:31:MUX16.o_O


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:0:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:1:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:2:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:3:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:4:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:5:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:6:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:7:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:8:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:9:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:10:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:11:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:12:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:13:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:14:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:15:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:16:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:17:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:18:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:19:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:20:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:21:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:22:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:23:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:24:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:25:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:26:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:27:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:28:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:29:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX1_32:30:MUX1
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:MUX1A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:0:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:1:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:2:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:3:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:4:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:5:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:6:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:7:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:8:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:9:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:10:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:11:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:12:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:13:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:14:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:15:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:16:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:17:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:18:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:19:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:20:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:21:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:22:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:23:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:24:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:25:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:26:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:27:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:28:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2_32:29:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2A_32:0:MUX2A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX2A_32:1:MUX2A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:0:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:1:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:2:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:3:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:4:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:5:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:6:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:7:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:8:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:9:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:10:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:11:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:12:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:13:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:14:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:15:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:16:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:17:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:18:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:19:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:20:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:21:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:22:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:23:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:24:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:25:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:26:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3_32:27:MUX3
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3A_32:0:MUX3A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3A_32:1:MUX3A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3A_32:2:MUX3A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX3A_32:3:MUX3A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:0:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:1:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:2:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:3:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:4:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:5:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:6:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:7:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:8:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:9:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:10:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:11:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:12:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:13:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:14:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:15:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:16:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:17:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:18:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:19:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:20:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:21:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:22:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4_32:23:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4A_32:0:MUX4A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4A_32:1:MUX4A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4A_32:2:MUX4A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4A_32:3:MUX4A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4A_32:4:MUX4A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4A_32:5:MUX4A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4A_32:6:MUX4A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX4A_32:7:MUX4A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:0:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:1:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:2:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:3:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:4:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:5:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:6:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:7:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:8:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:9:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:10:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:11:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:12:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:13:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:14:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5_32:15:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:0:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:1:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:2:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:3:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:4:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:5:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:6:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:7:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:8:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:9:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:10:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:11:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:12:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:13:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:14:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX5A_32:15:MUX5A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:MUX6A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:1:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:2:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:3:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:4:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:5:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:6:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:7:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:8:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:9:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:10:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:11:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:12:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:13:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:14:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:15:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:16:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:17:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:18:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:19:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:20:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:21:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:22:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:23:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:24:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:25:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:26:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:27:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:28:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:29:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX6_32:30:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7A_32:0:MUX7A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7A_32:1:MUX7A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:2:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:3:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:4:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:5:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:6:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:7:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:8:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:9:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:10:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:11:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:12:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:13:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:14:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:15:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:16:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:17:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:18:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:19:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:20:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:21:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:22:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:23:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:24:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:25:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:26:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:27:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:28:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:29:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:30:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX7_32:31:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8A_32:0:MUX8A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8A_32:1:MUX8A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8A_32:2:MUX8A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8A_32:3:MUX8A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:4:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:5:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:6:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:7:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:8:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:9:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:10:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:11:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:12:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:13:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:14:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:15:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:16:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:17:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:18:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:19:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:20:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:21:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:22:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:23:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:24:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:25:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:26:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:27:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:28:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:29:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:30:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX8_32:31:MUX8
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9A_32:0:MUX9A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9A_32:1:MUX9A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9A_32:2:MUX9A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9A_32:3:MUX9A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9A_32:4:MUX9A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9A_32:5:MUX9A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9A_32:6:MUX9A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9A_32:7:MUX9A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:8:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:9:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:10:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:11:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:12:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:13:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:14:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:15:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:16:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:17:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:18:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:19:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:20:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:21:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:22:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:23:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:24:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:25:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:26:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:27:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:28:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:29:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:30:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX9_32:31:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:0:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:1:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:2:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:3:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:4:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:5:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:6:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:7:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:8:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:9:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:10:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:11:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:12:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:13:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:14:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10A_32:15:MUX10A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:16:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:17:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:18:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:19:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:20:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:21:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:22:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:23:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:24:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:25:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:26:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:27:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:28:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:29:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:30:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX10_32:31:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|andg2:and2
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:0:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:1:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:2:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:3:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:4:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:5:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:6:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:7:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:8:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:9:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:10:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:11:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:12:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:13:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:14:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:15:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:16:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:17:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:18:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:19:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:20:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:21:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:22:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:23:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:24:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:25:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:26:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:27:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:28:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:29:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX11_32:30:MUX11
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:MUX11A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:0:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:1:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:2:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:3:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:4:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:5:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:6:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:7:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:8:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:9:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:10:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:11:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:12:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:13:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:14:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:15:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:16:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:17:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:18:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:19:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:20:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:21:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:22:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:23:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:24:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:25:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:26:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:27:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:28:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12_32:29:MUX12
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12A_32:0:MUX12A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX12A_32:1:MUX12A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:0:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:1:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:2:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:3:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:4:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:5:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:6:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:7:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:8:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:9:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:10:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:11:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:12:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:13:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:14:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:15:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:16:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:17:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:18:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:19:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:20:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:21:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:22:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:23:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:24:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:25:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:26:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13_32:27:MUX13
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13A_32:0:MUX13A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13A_32:1:MUX13A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13A_32:2:MUX13A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX13A_32:3:MUX13A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:0:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:1:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:2:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:3:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:4:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:5:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:6:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:7:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:8:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:9:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:10:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:11:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:12:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:13:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:14:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:15:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:16:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:17:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:18:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:19:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:20:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:21:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:22:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14_32:23:MUX14
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14A_32:0:MUX14A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14A_32:1:MUX14A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14A_32:2:MUX14A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14A_32:3:MUX14A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14A_32:4:MUX14A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14A_32:5:MUX14A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14A_32:6:MUX14A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX14A_32:7:MUX14A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:0:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:1:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:2:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:3:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:4:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:5:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:6:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:7:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:8:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:9:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:10:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:11:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:12:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:13:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:14:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15_32:15:MUX15
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:0:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:1:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:2:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:3:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:4:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:5:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:6:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:7:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:8:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:9:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:10:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:11:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:12:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:13:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:14:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux2to1DF:\MUX15A_32:15:MUX15A
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:0:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:1:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:2:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:3:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:4:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:5:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:6:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:7:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:8:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:9:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:10:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:11:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:12:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:13:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:14:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:15:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:16:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:17:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:18:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:19:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:20:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:21:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:22:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:23:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:24:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:25:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:26:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:27:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:28:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:29:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:30:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|BarrelShifter:Shifter|mux4to1DF:\MUX16_32:31:MUX16
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|NegativeChecker:sltchecker
input_number[0] => ~NO_FANOUT~
input_number[1] => ~NO_FANOUT~
input_number[2] => ~NO_FANOUT~
input_number[3] => ~NO_FANOUT~
input_number[4] => ~NO_FANOUT~
input_number[5] => ~NO_FANOUT~
input_number[6] => ~NO_FANOUT~
input_number[7] => ~NO_FANOUT~
input_number[8] => ~NO_FANOUT~
input_number[9] => ~NO_FANOUT~
input_number[10] => ~NO_FANOUT~
input_number[11] => ~NO_FANOUT~
input_number[12] => ~NO_FANOUT~
input_number[13] => ~NO_FANOUT~
input_number[14] => ~NO_FANOUT~
input_number[15] => ~NO_FANOUT~
input_number[16] => ~NO_FANOUT~
input_number[17] => ~NO_FANOUT~
input_number[18] => ~NO_FANOUT~
input_number[19] => ~NO_FANOUT~
input_number[20] => ~NO_FANOUT~
input_number[21] => ~NO_FANOUT~
input_number[22] => ~NO_FANOUT~
input_number[23] => ~NO_FANOUT~
input_number[24] => ~NO_FANOUT~
input_number[25] => ~NO_FANOUT~
input_number[26] => ~NO_FANOUT~
input_number[27] => ~NO_FANOUT~
input_number[28] => ~NO_FANOUT~
input_number[29] => ~NO_FANOUT~
input_number[30] => ~NO_FANOUT~
input_number[31] => is_negative.DATAIN
input_number[31] => output_number[0].DATAIN
output_number[0] <= input_number[31].DB_MAX_OUTPUT_PORT_TYPE
output_number[1] <= <GND>
output_number[2] <= <GND>
output_number[3] <= <GND>
output_number[4] <= <GND>
output_number[5] <= <GND>
output_number[6] <= <GND>
output_number[7] <= <GND>
output_number[8] <= <GND>
output_number[9] <= <GND>
output_number[10] <= <GND>
output_number[11] <= <GND>
output_number[12] <= <GND>
output_number[13] <= <GND>
output_number[14] <= <GND>
output_number[15] <= <GND>
output_number[16] <= <GND>
output_number[17] <= <GND>
output_number[18] <= <GND>
output_number[19] <= <GND>
output_number[20] <= <GND>
output_number[21] <= <GND>
output_number[22] <= <GND>
output_number[23] <= <GND>
output_number[24] <= <GND>
output_number[25] <= <GND>
output_number[26] <= <GND>
output_number[27] <= <GND>
output_number[28] <= <GND>
output_number[29] <= <GND>
output_number[30] <= <GND>
output_number[31] <= <GND>
is_negative <= input_number[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|ZeroChecker:branchchecker
input_number[0] => Equal0.IN31
input_number[1] => Equal0.IN30
input_number[2] => Equal0.IN29
input_number[3] => Equal0.IN28
input_number[4] => Equal0.IN27
input_number[5] => Equal0.IN26
input_number[6] => Equal0.IN25
input_number[7] => Equal0.IN24
input_number[8] => Equal0.IN23
input_number[9] => Equal0.IN22
input_number[10] => Equal0.IN21
input_number[11] => Equal0.IN20
input_number[12] => Equal0.IN19
input_number[13] => Equal0.IN18
input_number[14] => Equal0.IN17
input_number[15] => Equal0.IN16
input_number[16] => Equal0.IN15
input_number[17] => Equal0.IN14
input_number[18] => Equal0.IN13
input_number[19] => Equal0.IN12
input_number[20] => Equal0.IN11
input_number[21] => Equal0.IN10
input_number[22] => Equal0.IN9
input_number[23] => Equal0.IN8
input_number[24] => Equal0.IN7
input_number[25] => Equal0.IN6
input_number[26] => Equal0.IN5
input_number[27] => Equal0.IN4
input_number[28] => Equal0.IN3
input_number[29] => Equal0.IN2
input_number[30] => Equal0.IN1
input_number[31] => Equal0.IN0
is_zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|andg2:overflowchecker
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|LeftShifter16:luioperation
input_number[0] => shifted_number[16].DATAIN
input_number[1] => shifted_number[17].DATAIN
input_number[2] => shifted_number[18].DATAIN
input_number[3] => shifted_number[19].DATAIN
input_number[4] => shifted_number[20].DATAIN
input_number[5] => shifted_number[21].DATAIN
input_number[6] => shifted_number[22].DATAIN
input_number[7] => shifted_number[23].DATAIN
input_number[8] => shifted_number[24].DATAIN
input_number[9] => shifted_number[25].DATAIN
input_number[10] => shifted_number[26].DATAIN
input_number[11] => shifted_number[27].DATAIN
input_number[12] => shifted_number[28].DATAIN
input_number[13] => shifted_number[29].DATAIN
input_number[14] => shifted_number[30].DATAIN
input_number[15] => shifted_number[31].DATAIN
input_number[16] => ~NO_FANOUT~
input_number[17] => ~NO_FANOUT~
input_number[18] => ~NO_FANOUT~
input_number[19] => ~NO_FANOUT~
input_number[20] => ~NO_FANOUT~
input_number[21] => ~NO_FANOUT~
input_number[22] => ~NO_FANOUT~
input_number[23] => ~NO_FANOUT~
input_number[24] => ~NO_FANOUT~
input_number[25] => ~NO_FANOUT~
input_number[26] => ~NO_FANOUT~
input_number[27] => ~NO_FANOUT~
input_number[28] => ~NO_FANOUT~
input_number[29] => ~NO_FANOUT~
input_number[30] => ~NO_FANOUT~
input_number[31] => ~NO_FANOUT~
shifted_number[0] <= <GND>
shifted_number[1] <= <GND>
shifted_number[2] <= <GND>
shifted_number[3] <= <GND>
shifted_number[4] <= <GND>
shifted_number[5] <= <GND>
shifted_number[6] <= <GND>
shifted_number[7] <= <GND>
shifted_number[8] <= <GND>
shifted_number[9] <= <GND>
shifted_number[10] <= <GND>
shifted_number[11] <= <GND>
shifted_number[12] <= <GND>
shifted_number[13] <= <GND>
shifted_number[14] <= <GND>
shifted_number[15] <= <GND>
shifted_number[16] <= input_number[0].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[17] <= input_number[1].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[18] <= input_number[2].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[19] <= input_number[3].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[20] <= input_number[4].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[21] <= input_number[5].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[22] <= input_number[6].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[23] <= input_number[7].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[24] <= input_number[8].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[25] <= input_number[9].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[26] <= input_number[10].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[27] <= input_number[11].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[28] <= input_number[12].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[29] <= input_number[13].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[30] <= input_number[14].DB_MAX_OUTPUT_PORT_TYPE
shifted_number[31] <= input_number[15].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection
i_S => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_S
i_S => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= Dataflow_Mux2_1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= Dataflow_Mux2_1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= Dataflow_Mux2_1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= Dataflow_Mux2_1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= Dataflow_Mux2_1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= Dataflow_Mux2_1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= Dataflow_Mux2_1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= Dataflow_Mux2_1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= Dataflow_Mux2_1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= Dataflow_Mux2_1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= Dataflow_Mux2_1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= Dataflow_Mux2_1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= Dataflow_Mux2_1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= Dataflow_Mux2_1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= Dataflow_Mux2_1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= Dataflow_Mux2_1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= Dataflow_Mux2_1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= Dataflow_Mux2_1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= Dataflow_Mux2_1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= Dataflow_Mux2_1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= Dataflow_Mux2_1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= Dataflow_Mux2_1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= Dataflow_Mux2_1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= Dataflow_Mux2_1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= Dataflow_Mux2_1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= Dataflow_Mux2_1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= Dataflow_Mux2_1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= Dataflow_Mux2_1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= Dataflow_Mux2_1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= Dataflow_Mux2_1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= Dataflow_Mux2_1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= Dataflow_Mux2_1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:A|mux2t1_N:luiselection|Dataflow_Mux2_1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND
i_data[0] => org2:G_NBit_OR:0:ORG.i_A
i_data[1] => org2:G_NBit_OR:1:ORG.i_A
i_data[2] => org2:G_NBit_OR:2:ORG.i_A
i_data[3] => org2:G_NBit_OR:3:ORG.i_A
i_data[4] => org2:G_NBit_OR:4:ORG.i_A
i_data[5] => org2:G_NBit_OR:5:ORG.i_A
i_data[6] => org2:G_NBit_OR:6:ORG.i_A
i_data[7] => org2:G_NBit_OR:7:ORG.i_A
i_data[8] => org2:G_NBit_OR:8:ORG.i_A
i_data[9] => org2:G_NBit_OR:9:ORG.i_A
i_data[10] => org2:G_NBit_OR:10:ORG.i_A
i_data[11] => org2:G_NBit_OR:11:ORG.i_A
i_data[12] => org2:G_NBit_OR:12:ORG.i_A
i_data[13] => org2:G_NBit_OR:13:ORG.i_A
i_data[14] => org2:G_NBit_OR:14:ORG.i_A
i_data[15] => andg2:ANDG.i_A
i_data[15] => org2:G_NBit_OR:15:ORG.i_A
i_sign => andg2:ANDG.i_B
o_OUT[0] <= mux2to1DF:G_NBit_MUX:0:MUX.o_O
o_OUT[1] <= mux2to1DF:G_NBit_MUX:1:MUX.o_O
o_OUT[2] <= mux2to1DF:G_NBit_MUX:2:MUX.o_O
o_OUT[3] <= mux2to1DF:G_NBit_MUX:3:MUX.o_O
o_OUT[4] <= mux2to1DF:G_NBit_MUX:4:MUX.o_O
o_OUT[5] <= mux2to1DF:G_NBit_MUX:5:MUX.o_O
o_OUT[6] <= mux2to1DF:G_NBit_MUX:6:MUX.o_O
o_OUT[7] <= mux2to1DF:G_NBit_MUX:7:MUX.o_O
o_OUT[8] <= mux2to1DF:G_NBit_MUX:8:MUX.o_O
o_OUT[9] <= mux2to1DF:G_NBit_MUX:9:MUX.o_O
o_OUT[10] <= mux2to1DF:G_NBit_MUX:10:MUX.o_O
o_OUT[11] <= mux2to1DF:G_NBit_MUX:11:MUX.o_O
o_OUT[12] <= mux2to1DF:G_NBit_MUX:12:MUX.o_O
o_OUT[13] <= mux2to1DF:G_NBit_MUX:13:MUX.o_O
o_OUT[14] <= mux2to1DF:G_NBit_MUX:14:MUX.o_O
o_OUT[15] <= mux2to1DF:G_NBit_MUX:15:MUX.o_O
o_OUT[16] <= mux2to1DF:G_NBit_MUX:16:MUX.o_O
o_OUT[17] <= mux2to1DF:G_NBit_MUX:17:MUX.o_O
o_OUT[18] <= mux2to1DF:G_NBit_MUX:18:MUX.o_O
o_OUT[19] <= mux2to1DF:G_NBit_MUX:19:MUX.o_O
o_OUT[20] <= mux2to1DF:G_NBit_MUX:20:MUX.o_O
o_OUT[21] <= mux2to1DF:G_NBit_MUX:21:MUX.o_O
o_OUT[22] <= mux2to1DF:G_NBit_MUX:22:MUX.o_O
o_OUT[23] <= mux2to1DF:G_NBit_MUX:23:MUX.o_O
o_OUT[24] <= mux2to1DF:G_NBit_MUX:24:MUX.o_O
o_OUT[25] <= mux2to1DF:G_NBit_MUX:25:MUX.o_O
o_OUT[26] <= mux2to1DF:G_NBit_MUX:26:MUX.o_O
o_OUT[27] <= mux2to1DF:G_NBit_MUX:27:MUX.o_O
o_OUT[28] <= mux2to1DF:G_NBit_MUX:28:MUX.o_O
o_OUT[29] <= mux2to1DF:G_NBit_MUX:29:MUX.o_O
o_OUT[30] <= mux2to1DF:G_NBit_MUX:30:MUX.o_O
o_OUT[31] <= mux2to1DF:G_NBit_MUX:31:MUX.o_O


|MIPS_Processor|extender16_32:EXTEND|andg2:ANDG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:0:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:1:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:2:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:3:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:4:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:5:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:6:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:7:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:8:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:9:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:10:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:11:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:12:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:13:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:14:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR:15:ORG
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:0:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:1:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:2:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:3:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:4:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:5:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:6:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:7:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:8:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:9:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:10:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:11:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:12:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:13:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:14:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:15:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:16:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:17:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:18:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:19:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:20:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:21:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:22:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:23:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:24:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:25:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:26:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:27:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:28:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:29:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:30:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|org2:\G_NBit_OR1:31:ORG1
i_A => o_C.IN0
i_B => o_C.IN1
o_C <= o_C.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:0:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:1:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:2:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:3:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:4:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:5:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:6:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:7:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:8:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:9:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:10:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:11:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:12:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:13:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:14:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:15:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:16:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:17:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:18:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:19:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:20:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:21:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:22:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:23:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:24:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:25:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:26:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:27:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:28:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:29:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:30:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16_32:EXTEND|mux2to1DF:\G_NBit_MUX:31:MUX
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:0:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:1:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:2:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:3:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:4:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:5:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:6:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:7:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:8:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:9:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:10:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:11:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:12:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:13:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:14:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:15:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:16:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:17:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:18:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:19:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:20:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:21:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:22:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:23:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:24:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:25:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:26:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:27:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:28:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:29:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:30:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX1_32:31:MUX1
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:0:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:1:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:2:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:3:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:4:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:5:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:6:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:7:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:8:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:9:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:10:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:11:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:12:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:13:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:14:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:15:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:16:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:17:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:18:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:19:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:20:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:21:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:22:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:23:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:24:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:25:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:26:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:27:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:28:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:29:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:30:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX2_32:31:MUX2
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:0:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:1:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:2:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:3:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:4:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:5:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:6:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:7:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:8:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:9:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:10:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:11:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:12:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:13:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:14:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:15:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:16:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:17:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:18:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:19:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:20:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:21:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:22:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:23:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:24:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:25:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:26:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:27:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:28:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:29:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:30:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1DF:\MUX3_32:31:MUX3
i_D0 => s_d0.IN1
i_D1 => s_d1.IN1
i_D2 => s_d2.IN1
i_D3 => s_d3.IN1
i_S0 => s_d1.IN0
i_S0 => s_d3.IN0
i_S0 => s_d0.IN0
i_S0 => s_d2.IN0
i_S1 => s_d2.IN1
i_S1 => s_d3.IN1
i_S1 => s_d0.IN1
i_S1 => s_d1.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:0:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:1:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:2:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:3:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:4:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:5:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:6:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:7:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:8:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:9:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:10:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:11:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:12:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:13:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:14:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:15:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:16:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:17:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:18:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:19:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:20:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:21:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:22:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:23:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:24:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:25:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:26:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:27:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:28:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:29:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:30:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX4_32:31:MUX4
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:0:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:1:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:2:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:3:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:4:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:5:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:6:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:7:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:8:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:9:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:10:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:11:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:12:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:13:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:14:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:15:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:16:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:17:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:18:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:19:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:20:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:21:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:22:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:23:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:24:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:25:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:26:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:27:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:28:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:29:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:30:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX5_32:31:MUX5
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX6_32:0:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX6_32:1:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX6_32:2:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX6_32:3:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX6_32:4:MUX6
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX7_32:0:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX7_32:1:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX7_32:2:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX7_32:3:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX7_32:4:MUX7
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:0:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:1:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:2:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:3:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:4:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:5:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:6:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:7:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:8:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:9:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:10:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:11:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:12:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:13:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:14:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:15:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:16:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:17:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:18:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:19:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:20:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:21:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:22:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:23:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:24:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:25:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:26:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:27:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:28:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:29:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:30:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX9_32:31:MUX9
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:0:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:1:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:2:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:3:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:4:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:5:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:6:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:7:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:8:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:9:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:10:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:11:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:12:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:13:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:14:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:15:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:16:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:17:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:18:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:19:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:20:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:21:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:22:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:23:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:24:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:25:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:26:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:27:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:28:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:29:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:30:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1DF:\MUX10_32:31:MUX10
i_D0 => s_s0.IN0
i_D1 => s_s1.IN0
i_S => s_s1.IN1
i_S => s_s0.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


