# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/ALU.v" \
"../../../../project_1.srcs/sources_1/new/Accumlator.v" \
"../../../../project_1.srcs/sources_1/new/Address_Mux.v" \
"../../../../project_1.srcs/sources_1/new/Controller.v" \
"../../../../project_1.srcs/sources_1/new/Instruction_Register.v" \
"../../../../project_1.srcs/sources_1/new/Memory.v" \
"../../../../project_1.srcs/sources_1/new/Program_counter.v" \
"../../../../project_1.srcs/sources_1/new/RISC_CPU_8b.v" \
"../../../../project_1.srcs/sim_1/new/CPU_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
