<?xml version="1.0"?>
<Checkpoint Version="11" Minor="0">
	<BUILD_NUMBER Name="2405991"/>
	<FULL_BUILD Name="SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018"/>
	<PRODUCT Name="Vivado v2018.3 (64-bit)"/>
	<Part Name="xc7z020clg400-1"/>
	<BoardPart Name="tul.com.tw:pynq-z2:part0:1.0"/>
	<Top Name="result"/>
	<OrigTop Name="u_ila_0"/>
	<RenamePrefix Name="result_"/>
	<DisableAutoIOBuffers Name="1"/>
	<OutOfContext Name="1"/>
	<IpOocRunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="XDC_IN_CONTEXT" Name="u_ila_0_in_context.xdc" ModTime="1615490613"/>
	<File Type="SHAPE" Name="u_ila_0.shape" ModTime="1615490613"/>
	<File Type="EDIF" Name="u_ila_0.edf" ModTime="1615490613"/>
	<File Type="VERILOG_STUB" Name="u_ila_0_stub.v" ModTime="1615490613"/>
	<File Type="VHDL_STUB" Name="u_ila_0_stub.vhdl" ModTime="1615490613"/>
	<File Type="XN" Name="u_ila_0.xn" ModTime="1615490613"/>
	<File Type="INCR" Name="u_ila_0.incr" ModTime="1615490613"/>
	<File Type="RDA" Name="u_ila_0.rda" ModTime="1615490613"/>
	<File Type="WDF" Name="u_ila_0.wdf" ModTime="1615490613"/>
	<File Type="RESOURSES" Name="u_ila_0.resources" ModTime="1615490613"/>
</Checkpoint>

