<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L59'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- SparcRegisterInfo.cpp - SPARC Register Information ----------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains the SPARC implementation of the TargetRegisterInfo class.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SparcRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Sparc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SparcSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/BitVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Type.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_REGINFO_TARGET_DESC</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SparcGenRegisterInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>ReserveAppRegisters(&quot;sparc-reserve-app-registers&quot;, cl::Hidden, cl::init(false),</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    cl::desc(&quot;Reserve application registers (%g2-%g4)&quot;));</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>248</pre></td><td class='code'><pre>SparcRegisterInfo::SparcRegisterInfo() : SparcGenRegisterInfo(SP::O7) {}</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const MCPhysReg*</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>9.78k</pre></td><td class='code'><pre>SparcRegisterInfo::getCalleeSavedRegs(const MachineFunction *MF) const {</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>9.78k</pre></td><td class='code'><pre>  return CSR_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>9.78k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const uint32_t *</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SparcRegisterInfo::getCallPreservedMask(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>499</pre></td><td class='code'><pre>                                        CallingConv::ID CC) const {</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>499</pre></td><td class='code'><pre>  return CSR_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>499</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const uint32_t*</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>SparcRegisterInfo::getRTCallPreservedMask(CallingConv::ID CC) const {</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  return RTCSR_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>BitVector SparcRegisterInfo::getReservedRegs(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  BitVector Reserved(getNumRegs());</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  const SparcSubtarget &amp;Subtarget = MF.getSubtarget&lt;SparcSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: G1 reserved for now for large imm generation by frame code.</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  Reserved.set(SP::G1);</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // G1-G4 can be used in applications.</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  if (ReserveAppRegisters) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L59' href='#L59'><span>59:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reserved.set(SP::G2);</span></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reserved.set(SP::G3);</span></pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reserved.set(SP::G4);</span></pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // G5 is not reserved in 64 bit mode.</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  if (!Subtarget.is64Bit())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.09k</span>, <span class='None'>False</span>: <span class='covered-line'>2.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>    Reserved.set(SP::G5);</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  Reserved.set(SP::O6);</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  Reserved.set(SP::I6);</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  Reserved.set(SP::I7);</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  Reserved.set(SP::G0);</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  Reserved.set(SP::G6);</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  Reserved.set(SP::G7);</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Also reserve the register pair aliases covering the above</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // registers, with the same conditions.</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  Reserved.set(SP::G0_G1);</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  if (ReserveAppRegisters)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Reserved.set(SP::G2_G3)</span>;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  if (ReserveAppRegisters || !Subtarget.is64Bit())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.64k</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.09k</span>, <span class='None'>False</span>: <span class='covered-line'>2.54k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L80'><span>80:7</span></a></span>) to (<span class='line-number'><a href='#L80'><span>80:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (80:7)
     Condition C2 --> (80:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>    Reserved.set(SP::G4_G5);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  Reserved.set(SP::O6_O7);</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  Reserved.set(SP::I6_I7);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  Reserved.set(SP::G6_G7);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Unaliased double registers are not available in non-V9 targets.</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  if (!Subtarget.isV9()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.53k</span>, <span class='None'>False</span>: <span class='covered-line'>3.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>77.0k</pre></td><td class='code'><pre>    for (unsigned n = 0; n != 16; <div class='tooltip'>++n<span class='tooltip-content'>72.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.4k</span>, <span class='None'>False</span>: <span class='covered-line'>4.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>217k</pre></td><td class='code'><pre>      for (MCRegAliasIterator AI(SP::D16 + n, this, true); AI.isValid(); <div class='tooltip'>++AI<span class='tooltip-content'>144k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L90' href='#L90'><span>90:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144k</span>, <span class='None'>False</span>: <span class='covered-line'>72.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>        Reserved.set(*AI);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>72.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>4.53k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reserve ASR1-ASR31</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>244k</pre></td><td class='code'><pre>  for (unsigned n = 0; n &lt; 31; <div class='tooltip'>n++<span class='tooltip-content'>236k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>236k</span>, <span class='None'>False</span>: <span class='covered-line'>7.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>236k</pre></td><td class='code'><pre>    Reserved.set(SP::ASR1 + n);</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  for (TargetRegisterClass::iterator i = SP::IntRegsRegClass.begin();</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>252k</pre></td><td class='code'><pre>       i != SP::IntRegsRegClass.end(); <div class='tooltip'>++i<span class='tooltip-content'>244k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L100' href='#L100'><span>100:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>244k</span>, <span class='None'>False</span>: <span class='covered-line'>7.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>244k</pre></td><td class='code'><pre>    if (MF.getSubtarget&lt;SparcSubtarget&gt;().isRegisterReserved(*i))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>244k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>      markSuperRegs(Reserved, *i);</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>244k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  assert(checkAllSuperRegsMarked(Reserved));</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  return Reserved;</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SparcRegisterInfo::isReservedReg(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>5.87k</pre></td><td class='code'><pre>                                      MCRegister Reg) const {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>5.87k</pre></td><td class='code'><pre>  return getReservedRegs(MF)[Reg];</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>5.87k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass*</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SparcRegisterInfo::getPointerRegClass(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>                                      unsigned Kind) const {</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>  const SparcSubtarget &amp;Subtarget = MF.getSubtarget&lt;SparcSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>  return Subtarget.is64Bit() ? <div class='tooltip'>&amp;SP::I64RegsRegClass<span class='tooltip-content'>5.16k</span></div> : <div class='tooltip'>&amp;SP::IntRegsRegClass<span class='tooltip-content'>99.9k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.16k</span>, <span class='None'>False</span>: <span class='covered-line'>99.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void replaceFI(MachineFunction &amp;MF, MachineBasicBlock::iterator II,</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      MachineInstr &amp;MI, const DebugLoc &amp;dl,</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>5.57k</pre></td><td class='code'><pre>                      unsigned FIOperandNum, int Offset, unsigned FramePtr) {</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Replace frame index with a frame pointer reference.</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>5.57k</pre></td><td class='code'><pre>  if (Offset &gt;= -4096 &amp;&amp; <div class='tooltip'>Offset &lt;= 4095<span class='tooltip-content'>5.57k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.57k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.55k</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L125'><span>125:7</span></a></span>) to (<span class='line-number'><a href='#L125'><span>125:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (125:7)
     Condition C2 --> (125:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the offset is small enough to fit in the immediate field, directly</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // encode it.</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>5.55k</pre></td><td class='code'><pre>    MI.getOperand(FIOperandNum).ChangeToRegister(FramePtr, false);</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>5.55k</pre></td><td class='code'><pre>    MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>5.55k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>5.55k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  const TargetInstrInfo &amp;TII = *MF.getSubtarget().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: it would be better to scavenge a register here instead of</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // reserving G1 all of the time.</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  if (Offset &gt;= 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L137' href='#L137'><span>137:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Emit nonnegaive immediates with sethi + or.</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // sethi %hi(Offset), %g1</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // add %g1, %fp, %g1</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Insert G1+%lo(offset) into the user.</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    BuildMI(*MI.getParent(), II, dl, TII.get(SP::SETHIi), SP::G1)</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      .addImm(HI22(Offset));</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Emit G1 = G1 + I6</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    BuildMI(*MI.getParent(), II, dl, TII.get(SP::ADDrr), SP::G1).addReg(SP::G1)</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      .addReg(FramePtr);</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Insert: G1+%lo(offset) into the user.</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    MI.getOperand(FIOperandNum).ChangeToRegister(SP::G1, false);</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    MI.getOperand(FIOperandNum + 1).ChangeToImmediate(LO10(Offset));</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Emit Negative numbers with sethi + xor</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sethi %hix(Offset), %g1</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // xor  %g1, %lox(offset), %g1</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // add %g1, %fp, %g1</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert: G1 + 0 into the user.</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  BuildMI(*MI.getParent(), II, dl, TII.get(SP::SETHIi), SP::G1)</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    .addImm(HIX22(Offset));</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  BuildMI(*MI.getParent(), II, dl, TII.get(SP::XORri), SP::G1)</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    .addReg(SP::G1).addImm(LOX10(Offset));</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  BuildMI(*MI.getParent(), II, dl, TII.get(SP::ADDrr), SP::G1).addReg(SP::G1)</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    .addReg(FramePtr);</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert: G1+%lo(offset) into the user.</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MI.getOperand(FIOperandNum).ChangeToRegister(SP::G1, false);</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MI.getOperand(FIOperandNum + 1).ChangeToImmediate(0);</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SparcRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II,</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       int SPAdj, unsigned FIOperandNum,</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>                                       RegScavenger *RS) const {</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  assert(SPAdj == 0 &amp;&amp; &quot;Unexpected&quot;);</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  MachineInstr &amp;MI = *II;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  DebugLoc dl = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  int FrameIndex = MI.getOperand(FIOperandNum).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  const SparcSubtarget &amp;Subtarget = MF.getSubtarget&lt;SparcSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  const SparcFrameLowering *TFI = getFrameLowering(MF);</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  Register FrameReg;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  int Offset;</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  Offset = TFI-&gt;getFrameIndexReference(MF, FrameIndex, FrameReg).getFixed();</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  Offset += MI.getOperand(FIOperandNum + 1).getImm();</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  if (!Subtarget.isV9() || <div class='tooltip'>!Subtarget.hasHardQuad()<span class='tooltip-content'>406</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.13k</span>, <span class='None'>False</span>: <span class='covered-line'>406</span>]
  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>403</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L192'><span>192:7</span></a></span>) to (<span class='line-number'><a href='#L192'><span>192:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (192:7)
     Condition C2 --> (192:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>    if (MI.getOpcode() == SP::STQFri) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>2.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      const TargetInstrInfo &amp;TII = *Subtarget.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      Register SrcReg = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      Register SrcEvenReg = getSubReg(SrcReg, SP::sub_even64);</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      Register SrcOddReg = getSubReg(SrcReg, SP::sub_odd64);</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      MachineInstr *StMI =</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>        BuildMI(*MI.getParent(), II, dl, TII.get(SP::STDFri))</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>        .addReg(FrameReg).addImm(0).addReg(SrcEvenReg);</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      replaceFI(MF, *StMI, *StMI, dl, 0, Offset, FrameReg);</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      MI.setDesc(TII.get(SP::STDFri));</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      MI.getOperand(2).setReg(SrcOddReg);</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      Offset += 8;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>    } else if (MI.getOpcode() == SP::LDQFri) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L205' href='#L205'><span>205:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>1.50k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      const TargetInstrInfo &amp;TII = *Subtarget.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      Register DestReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      Register DestEvenReg = getSubReg(DestReg, SP::sub_even64);</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      Register DestOddReg = getSubReg(DestReg, SP::sub_odd64);</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      MachineInstr *LdMI =</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>        BuildMI(*MI.getParent(), II, dl, TII.get(SP::LDDFri), DestEvenReg)</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>        .addReg(FrameReg).addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      replaceFI(MF, *LdMI, *LdMI, dl, 1, Offset, FrameReg);</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      MI.setDesc(TII.get(SP::LDDFri));</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      MI.getOperand(0).setReg(DestOddReg);</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      Offset += 8;</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  replaceFI(MF, II, MI, dl, FIOperandNum, Offset, FrameReg);</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // replaceFI never removes II</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>Register SparcRegisterInfo::getFrameRegister(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>  return SP::I6;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Sparc has no architectural need for stack realignment support,</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// except that LLVM unfortunately currently implements overaligned</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// stack objects by depending upon stack realignment support.</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// If that ever changes, this can probably be deleted.</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>3.18k</pre></td><td class='code'><pre>bool SparcRegisterInfo::canRealignStack(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>3.18k</pre></td><td class='code'><pre>  if (!TargetRegisterInfo::canRealignStack(MF))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L235' href='#L235'><span>235:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Sparc always has a fixed frame pointer register, so don&apos;t need to</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // worry about needing to reserve it. [even if we don&apos;t have a frame</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // pointer for our frame, it still cannot be used for other things,</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // or register window traps will be SADNESS.]</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there&apos;s a reserved call frame, we can use SP to access locals.</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>3.18k</pre></td><td class='code'><pre>  if (getFrameLowering(MF)-&gt;hasReservedCallFrame(MF))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L244' href='#L244'><span>244:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.18k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>3.18k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, we&apos;d need a base pointer, but those aren&apos;t implemented</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for SPARC at the moment.</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>3.18k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>