Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[16:13:42.108937] Configured Lic search path (21.01-s002): 5280@192.168.6.130

Version: 21.14-s082_1, built Thu Jun 23 02:02:08 PDT 2022
Options: 
Date:    Wed Nov 08 16:13:42 2023
Host:    cad4 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (6cores*6cpus*1physical cpu*Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz 9216KB) (16071348KB)
PID:     5959
OS:      Red Hat Enterprise Linux release 8.7 (Ootpa)


[16:13:42.144066] Periodic Lic check successful
[16:13:42.144074] Feature usage summary:
[16:13:42.144074] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (9 seconds elapsed).

WARNING: This version of the tool is 503 days old.
@genus:root: 1> source rcscript1.tcl
Sourcing './rcscript1.tcl' (Wed Nov 08 16:14:03 IST 2023)...
#@ Begin verbose source ./rcscript1.tcl
@file(rcscript1.tcl) 2: set_db init_lib_search_path /home/install/FOUNDRY/digital/90nm/dig/lib   
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib
@file(rcscript1.tcl) 3: set_db hdl_search_path macpro
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_search_path', object type: 'root'
        : Attribute 'hdl_search_path' is going to be obsoleted, use the new attribute 'init_hdl_search_path'.
  Setting attribute of root '/': 'hdl_search_path' = macpro
@file(rcscript1.tcl) 4: set_db library slow.lib

Threads Configured:3

  Message Summary for Library slow.lib:
  *************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
  Setting attribute of root '/': 'library' = slow.lib
@file(rcscript1.tcl) 5: read_hdl top.v
@file(rcscript1.tcl) 6: elaborate 
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'top' from file './top.v'.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'a' (8) of instance 'fa0' of module 'FA' in file './top.v' on line 108.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'b' (8) of instance 'fa0' of module 'FA' in file './top.v' on line 108.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'c' (8) of instance 'fa0' of module 'FA' in file './top.v' on line 108.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of output port 's' (8) of instance 'fa0' of module 'FA' in file './top.v' on line 108.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'a' (8) of instance 'fa1' of module 'FA' in file './top.v' on line 109.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'b' (8) of instance 'fa1' of module 'FA' in file './top.v' on line 109.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'c' (8) of instance 'fa1' of module 'FA' in file './top.v' on line 109.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of output port 's' (8) of instance 'fa1' of module 'FA' in file './top.v' on line 109.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'a' (8) of instance 'fa2' of module 'FA' in file './top.v' on line 110.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'b' (8) of instance 'fa2' of module 'FA' in file './top.v' on line 110.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'c' (8) of instance 'fa2' of module 'FA' in file './top.v' on line 110.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of output port 's' (8) of instance 'fa2' of module 'FA' in file './top.v' on line 110.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'a' (8) of instance 'fa3' of module 'FA' in file './top.v' on line 111.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'b' (8) of instance 'fa3' of module 'FA' in file './top.v' on line 111.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'c' (8) of instance 'fa3' of module 'FA' in file './top.v' on line 111.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of output port 's' (8) of instance 'fa3' of module 'FA' in file './top.v' on line 111.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'a' (8) of instance 'fa4' of module 'FA' in file './top.v' on line 112.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'b' (8) of instance 'fa4' of module 'FA' in file './top.v' on line 112.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'c' (8) of instance 'fa4' of module 'FA' in file './top.v' on line 112.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of output port 's' (8) of instance 'fa4' of module 'FA' in file './top.v' on line 112.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-465'.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'a' of instance 'fa0' of module 'FA' in file './top.v' on line 108, column 9, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'b' of instance 'fa0' of module 'FA' in file './top.v' on line 108, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'c' of instance 'fa0' of module 'FA' in file './top.v' on line 108, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'a' of instance 'fa1' of module 'FA' in file './top.v' on line 109, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'b' of instance 'fa1' of module 'FA' in file './top.v' on line 109, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'c' of instance 'fa1' of module 'FA' in file './top.v' on line 109, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'a' of instance 'fa2' of module 'FA' in file './top.v' on line 110, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'b' of instance 'fa2' of module 'FA' in file './top.v' on line 110, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'c' of instance 'fa2' of module 'FA' in file './top.v' on line 110, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'a' of instance 'fa3' of module 'FA' in file './top.v' on line 111, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'b' of instance 'fa3' of module 'FA' in file './top.v' on line 111, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'c' of instance 'fa3' of module 'FA' in file './top.v' on line 111, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'a' of instance 'fa4' of module 'FA' in file './top.v' on line 112, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'b' of instance 'fa4' of module 'FA' in file './top.v' on line 112, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'c' of instance 'fa4' of module 'FA' in file './top.v' on line 112, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'a' of instance 'fa5' of module 'FA' in file './top.v' on line 113, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'b' of instance 'fa5' of module 'FA' in file './top.v' on line 113, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'c' of instance 'fa5' of module 'FA' in file './top.v' on line 113, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'a' of instance 'fa6' of module 'FA' in file './top.v' on line 114, column 9, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'b' of instance 'fa6' of module 'FA' in file './top.v' on line 114, column 9, hid = 0.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'ELABUTL-127'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(rcscript1.tcl) 7: read_sdc constraints_sdc.sdc
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:top/clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '8' of the SDC file 'constraints_sdc.sdc'  cannot find any ports named 'count'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Error   : Invalid SDC command option combination. [SDC-204] [set_io_delay]
        : The set_io_delay command does not accept empty ports lists
        : This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '8' of the SDC file 'constraints_sdc.sdc': set_output_delay -max 0.8 [get_ports 'count'] -clock [get_clocks 'clk'].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.01)
 "get_clocks"               - successful      5 , failed      0 (runtime  0.00)
 "get_ports"                - successful      4 , failed      1 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      0 , failed      1 (runtime  0.00)
Warning : Total failed commands during read_sdc are 2
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(rcscript1.tcl) 8: set_db syn_generic_effort medium
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(rcscript1.tcl) 9: syn_generic
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'a' of instance 'fa0' of module 'FA'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven input port.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'b' of instance 'fa0' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'c' of instance 'fa0' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'a' of instance 'fa1' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'b' of instance 'fa1' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'c' of instance 'fa1' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'a' of instance 'fa2' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'b' of instance 'fa2' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'c' of instance 'fa2' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'a' of instance 'fa3' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'b' of instance 'fa3' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'c' of instance 'fa3' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'a' of instance 'fa4' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'b' of instance 'fa4' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'c' of instance 'fa4' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'a' of instance 'fa5' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'b' of instance 'fa5' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'c' of instance 'fa5' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'a' of instance 'fa6' of module 'FA'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'b' of instance 'fa6' of module 'FA'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'ELABUTL-131'.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 127.0 ps std_slew: 15.5 ps std_load: 7.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'top' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:04 (Nov08) |  356.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         0.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         1.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         1.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'top':
          live_trim(6) 
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'top'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.006s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |         6.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                 Message Text                   |
--------------------------------------------------------------------------------
| CDFG-465    |Warning |   32 |Module port is wider than connected signal.     |
|             |        |      |This may cause simulation mismatches between    |
|             |        |      | the original and synthesized designs.          |
| DPOPT-5     |Info    |    1 |Skipping datapath optimization.                 |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                   |
| ELAB-1      |Info    |    1 |Elaborating Design.                             |
| ELAB-2      |Info    |    8 |Elaborating Subdesign.                          |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                        |
| ELABUTL-127 |Warning |   24 |Undriven module input port.                     |
|             |        |      |Run check_design to check 'Undriven Port(s)     |
|             |        |      | /Pin(s)                                        |
|             |        |      | ' section for all undriven module input ports. |
|             |        |      | It is better to double confirm with designer   |
|             |        |      | if these undriven ports are expected. During   |
|             |        |      | syn_gen the undriven ports are controlled by   |
|             |        |      | attribute 'hdl_unconnected_value', the default |
|             |        |      | value is 0.                                    |
| ELABUTL-131 |Info    |   24 |Undriven module input port.                     |
|             |        |      |The 'hdl_unconnected_value' attribute controls  |
|             |        |      | treatment of undriven input port.              |
| GLO-51      |Info    |    2 |Hierarchical instance automatically ungrouped.  |
|             |        |      |Hierarchical instances can be automatically     |
|             |        |      | ungrouped to allow for better area or timing   |
|             |        |      | optimization. To prevent this ungroup, set the |
|             |        |      | root-level attribute 'auto_ungroup' to 'none'. |
|             |        |      | You can also prevent individual ungroup with   |
|             |        |      | setting the attribute 'ungroup_ok' of          |
|             |        |      | instances or modules to 'false'.               |
| LBR-41      |Info    |    1 |An output library pin lacks a function          |
|             |        |      | attribute.                                     |
|             |        |      |If the remainder of this library cell's         |
|             |        |      | semantic checks are successful, it will be     |
|             |        |      | considered as a timing-model                   |
|             |        |      | (because one of its outputs does not have a va |
|             |        |      | lid function.                                  |
| LBR-155     |Info    |  372 |Mismatch in unateness between 'timing_sense'    |
|             |        |      | attribute and the function.                    |
|             |        |      |The 'timing_sense' attribute will be respected. |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message |
|             |        |      | to 10 if information_level is less than 9.     |
| LBR-162     |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense   |
|             |        |      | arcs have been processed.                      |
|             |        |      |Setting the 'timing_sense' to non_unate.        |
| LBR-170     |Info    |   32 |Ignoring specified timing sense.                |
|             |        |      |Timing sense should never be set with           |
|             |        |      | 'rising_edge' or 'falling_edge' timing type.   |
| LBR-412     |Info    |    1 |Created nominal operating condition.            |
|             |        |      |The nominal operating condition is represented, |
|             |        |      | either by the nominal PVT values specified in  |
|             |        |      | the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperatu |
|             |        |      | re respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).  |
| LBR-516     |Info    |    1 |Missing library level attribute.                |
| LBR-518     |Info    |    1 |Missing a function attribute in the output pin  |
|             |        |      | definition.                                    |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.    |
| SDC-201     |Warning |    1 |Unsupported SDC command option.                 |
|             |        |      |The current version does not support this SDC   |
|             |        |      | command option.  However, future versions may  |
|             |        |      | be enhanced to support this option.            |
| SDC-202     |Error   |    1 |Could not interpret SDC command.                |
|             |        |      |The 'read_sdc' command encountered a problem    |
|             |        |      | while trying to evaluate an SDC command. This  |
|             |        |      | SDC command will be added to the Tcl variable  |
|             |        |      | $::dc::sdc_failed_commands.                    |
| SDC-204     |Error   |    1 |Invalid SDC command option combination.         |
|             |        |      |This option is not valid for the indicated SDC  |
|             |        |      | command. Check the SDC command and contact     |
|             |        |      | Cadence customer support if you believe this   |
|             |        |      | option combination should be supported.        |
| SDC-208     |Warning |    1 |Could not find requested search value.          |
|             |        |      |Use get_* commands to find the objects along    |
|             |        |      | with a wild card entry in the name of the      |
|             |        |      | object to check if the object is existing with |
|             |        |      | different naming style.                        |
| SDC-209     |Warning |    1 |One or more commands failed when these          |
|             |        |      | constraints were applied.                      |
|             |        |      |You can examine the failed commands or save     |
|             |        |      | them to a file by querying the Tcl variable    |
|             |        |      | $::dc::sdc_failed_commands.                    |
| SYNTH-1     |Info    |    1 |Synthesizing.                                   |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.       |
| TUI-32      |Warning |    1 |This attribute will be obsolete in a next major |
|             |        |      | release.                                       |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (6 threads, 6 of 6 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id   |Sev  |Count |                     Message Text                       |
--------------------------------------------------------------------------------
| GLO-51 |Info |   24 |Hierarchical instance automatically ungrouped.          |
|        |     |      |Hierarchical instances can be automatically ungrouped   |
|        |     |      | to allow for better area or timing optimization. To    |
|        |     |      | prevent this ungroup, set the root-level attribute     |
|        |     |      | 'auto_ungroup' to 'none'. You can also prevent         |
|        |     |      | individual ungroup with setting the attribute          |
|        |     |      | 'ungroup_ok' of instances or modules to 'false'.       |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -115 ps
Target path end-point (Pin: p03_ain_reg[7]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    16        100.0
Excluded from State Retention      16        100.0
    - Will not convert             16        100.0
      - Preserved                   0          0.0
      - Power intent excluded      16        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 2.80678
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:04 (Nov08) |  356.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:02(00:00:02) | 100.0(100.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:04 (Nov08) |  356.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:02(00:00:02) | 100.0(100.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       252      2227       356
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       201      1838       356
##>G:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'top' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(rcscript1.tcl) 10: set_db syn_map_effort medium
  Setting attribute of root '/': 'syn_map_effort' = medium
@file(rcscript1.tcl) 11: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 127.0 ps std_slew: 15.5 ps std_load: 7.0 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'top' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:04 (Nov08) |  356.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:02(00:00:02) | 100.0(100.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:04 (Nov08) |  356.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:02(00:00:02) | 100.0(100.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded Virtual Mapping    (6 threads, 6 of 6 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   -80 ps
Target path end-point (Pin: p03_ain_reg[7]/d)

Multi-threaded Virtual Mapping    (6 threads, 6 of 6 CPUs usable)
Multi-threaded Technology Mapping (6 threads, 6 of 6 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1270     -325 
            Worst cost_group: clk, WNS: -325.4
            Path: p01_ain_reg[2]/CK --> p03_ain_reg[7]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               -80     -325     -12%     2000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:  -320 ps
Target path end-point (Pin: p03_ain_reg[7]/D (DFFRX2/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1150     -328 
            Worst cost_group: clk, WNS: -328.0
            Path: p01_ain_reg[2]/CK --> p03_ain_reg[7]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -320     -328      +0%     2000 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    16        100.0
Excluded from State Retention      16        100.0
    - Will not convert             16        100.0
      - Preserved                   0          0.0
      - Power intent excluded      16        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 2, CPU_Time 1.5143210000000007
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:04 (Nov08) |  356.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:02(00:00:02) |  65.0( 50.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:21) |  00:00:01(00:00:02) |  35.0( 50.0) |   16:14:08 (Nov08) |  751.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/top/fv_map.fv.json' for netlist 'fv/top/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:04 (Nov08) |  356.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:02(00:00:02) |  52.7( 40.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:21) |  00:00:01(00:00:02) |  28.5( 40.0) |   16:14:08 (Nov08) |  751.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:01(00:00:01) |  18.8( 20.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0007370000000008758
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:04 (Nov08) |  356.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:02(00:00:02) |  52.8( 40.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:21) |  00:00:01(00:00:02) |  28.5( 40.0) |   16:14:08 (Nov08) |  751.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:01(00:00:01) |  18.8( 20.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:top ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:04 (Nov08) |  356.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:02(00:00:02) |  52.8( 40.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:21) |  00:00:01(00:00:02) |  28.5( 40.0) |   16:14:08 (Nov08) |  751.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:01(00:00:01) |  18.8( 20.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1150     -328     -1158         1        0
            Worst cost_group: clk, WNS: -328.0
            Path: p01_ain_reg[2]/CK --> p03_ain_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
 init_delay                 1150     -328     -1158         1        0
            Worst cost_group: clk, WNS: -328.0
            Path: p01_ain_reg[2]/CK --> p03_ain_reg[7]/D
 incr_delay                 1181     -293     -1150         1        0
            Worst cost_group: clk, WNS: -293.9
            Path: p02_ain_reg[1]/CK --> p03_ain_reg[7]/D
 incr_delay                 1186     -293     -1145         1        0
            Worst cost_group: clk, WNS: -293.0
            Path: p01_ain_reg[2]/CK --> p03_ain_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        70  (        7 /        7 )  0.07
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        60  (        0 /        0 )  0.00
    plc_st_fence        60  (        0 /        0 )  0.00
        plc_star        60  (        0 /        0 )  0.00
      plc_laf_st        60  (        0 /        0 )  0.00
 plc_laf_st_fence        60  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        82  (        8 /        8 )  0.07
   plc_laf_lo_st        61  (        0 /        0 )  0.00
       plc_lo_st        61  (        0 /        0 )  0.00
        mb_split        61  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
 init_tns                   1186     -293     -1145         1        0
            Worst cost_group: clk, WNS: -293.0
            Path: p01_ain_reg[2]/CK --> p03_ain_reg[7]/D
 incr_tns                   1189     -287     -1082         1        0
            Worst cost_group: clk, WNS: -287.0
            Path: p01_ain_reg[2]/CK --> p03_ain_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        56  (        5 /        6 )  0.04
   plc_laf_lo_st        51  (        0 /        0 )  0.00
       plc_lo_st        51  (        0 /        0 )  0.00
            fopt        51  (        0 /        0 )  0.00
       crit_dnsz        87  (        4 /        8 )  0.06
             dup        47  (        0 /        0 )  0.01
        setup_dn        47  (        0 /        2 )  0.00
        mb_split        47  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0020410000000001816
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:04 (Nov08) |  356.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:02(00:00:02) |  52.8( 40.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:21) |  00:00:01(00:00:02) |  28.5( 40.0) |   16:14:08 (Nov08) |  751.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:01(00:00:01) |  18.8( 20.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:04 (Nov08) |  356.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:02(00:00:02) |  52.8( 40.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:06 (Nov08) |  356.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:21) |  00:00:01(00:00:02) |  28.5( 40.0) |   16:14:08 (Nov08) |  751.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:01(00:00:01) |  18.8( 20.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:09 (Nov08) |  751.6 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       201      1838       356
##>M:Pre Cleanup                        0         -         -       201      1838       356
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       183      1150       751
##>M:Const Prop                         0      -328      1158       183      1150       751
##>M:Cleanup                            0      -287      1082       186      1189       751
##>M:MBCI                               0         -         -       186      1189       751
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(rcscript1.tcl) 12: set_db syn_opt_effort medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
@file(rcscript1.tcl) 13: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'top' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
 init_iopt                  1189     -287     -1082         1        0
            Worst cost_group: clk, WNS: -287.0
            Path: p01_ain_reg[2]/CK --> p03_ain_reg[7]/D
-------------------------------------------------------------------------------
 const_prop                 1189     -287     -1082         1        0
            Worst cost_group: clk, WNS: -287.0
            Path: p01_ain_reg[2]/CK --> p03_ain_reg[7]/D
 simp_cc_inputs             1178     -287     -1082         1        0
            Worst cost_group: clk, WNS: -287.0
            Path: p01_ain_reg[2]/CK --> p03_ain_reg[7]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
 init_delay                 1178     -287     -1082         1        0
            Worst cost_group: clk, WNS: -287.0
            Path: p01_ain_reg[2]/CK --> p03_ain_reg[7]/D
 incr_delay                 1183     -281     -1046         1        0
            Worst cost_group: clk, WNS: -281.0
            Path: p02_ain_reg[1]/CK --> p03_ain_reg[7]/D
 incr_delay                 1191     -270     -1007         1        0
            Worst cost_group: clk, WNS: -270.7
            Path: p02_ain_reg[3]/CK --> p03_ain_reg[7]/D
 incr_delay                 1203     -249      -900         1        0
            Worst cost_group: clk, WNS: -249.4
            Path: p01_ain_reg[1]/CK --> p03_ain_reg[7]/D
 incr_delay                 1224     -246     -1005         1        0
            Worst cost_group: clk, WNS: -246.3
            Path: p02_ain_reg[1]/CK --> p03_ain_reg[6]/D
 incr_delay                 1231     -231      -902         1        0
            Worst cost_group: clk, WNS: -231.1
            Path: p02_ain_reg[1]/CK --> p03_ain_reg[7]/D
 incr_delay                 1221     -229      -875         1        0
            Worst cost_group: clk, WNS: -229.2
            Path: p02_ain_reg[1]/CK --> p03_ain_reg[7]/D
 incr_delay                 1231     -225      -861         1        0
            Worst cost_group: clk, WNS: -225.0
            Path: p01_ain_reg[2]/CK --> p03_ain_reg[7]/D
 incr_delay                 1249     -215      -840         1        0
            Worst cost_group: clk, WNS: -215.0
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       313  (       40 /       40 )  0.28
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       174  (        0 /        0 )  0.00
    plc_st_fence       174  (        0 /        0 )  0.00
        plc_star       174  (        0 /        0 )  0.00
      plc_laf_st       174  (        0 /        0 )  0.00
 plc_laf_st_fence       174  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       174  (        0 /        0 )  0.00
       plc_lo_st       174  (        0 /        0 )  0.00
            fopt       174  (        0 /        0 )  0.00
       crit_dnsz       433  (       17 /       18 )  0.29
             dup       171  (        0 /        0 )  0.02
            fopt       195  (        5 /        9 )  0.17
        setup_dn       170  (        1 /        1 )  0.01
         buf2inv       169  (        0 /        0 )  0.00
        mb_split       169  (        0 /        0 )  0.00
             exp        43  (        5 /       32 )  0.07
       gate_deco        71  (        0 /        0 )  0.73
       gcomp_tim       359  (        4 /        5 )  0.75
  inv_pair_2_buf       173  (        0 /        0 )  0.00

 init_drc                   1249     -215      -840         1        0
            Worst cost_group: clk, WNS: -215.0
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 incr_max_cap               1260     -215      -840         0        0
            Worst cost_group: clk, WNS: -215.0
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
      drc_buf_sp         2  (        0 /        1 )  0.00
        drc_bufs         2  (        1 /        1 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1260     -215      -840         0        0
            Worst cost_group: clk, WNS: -215.0
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D
 incr_tns                   1264     -214      -839         0        0
            Worst cost_group: clk, WNS: -214.3
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        48  (        0 /        0 )  0.04
   plc_laf_lo_st        48  (        0 /        0 )  0.00
       plc_lo_st        48  (        0 /        0 )  0.00
            fopt        48  (        0 /        0 )  0.00
       crit_dnsz        86  (        2 /        5 )  0.06
             dup        46  (        0 /        0 )  0.01
        setup_dn        46  (        0 /        1 )  0.01
         buf2inv        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00

 init_area                  1264     -214      -839         0        0
            Worst cost_group: clk, WNS: -214.3
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D
 rem_buf                    1252     -214      -839         0        0
            Worst cost_group: clk, WNS: -214.3
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D
 merge_bi                   1247     -214      -839         0        0
            Worst cost_group: clk, WNS: -214.3
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D
 rem_inv_qb                 1235     -214      -839         0        0
            Worst cost_group: clk, WNS: -214.3
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D
 io_phase                   1231     -214      -836         0        0
            Worst cost_group: clk, WNS: -214.0
            Path: p02_ain_reg[1]/CK --> p03_ain_reg[7]/D
 glob_area                  1227     -214      -832         0        0
            Worst cost_group: clk, WNS: -214.0
            Path: p02_ain_reg[1]/CK --> p03_ain_reg[7]/D
 area_down                  1225     -213      -829         0        0
            Worst cost_group: clk, WNS: -213.6
            Path: p02_ain_reg[1]/CK --> p03_ain_reg[7]/D
 rem_buf                    1219     -213      -829         0        0
            Worst cost_group: clk, WNS: -213.6
            Path: p02_ain_reg[1]/CK --> p03_ain_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        13  (        2 /        3 )  0.02
         rem_inv        13  (        0 /        2 )  0.02
        merge_bi        10  (        4 /        6 )  0.02
      rem_inv_qb         5  (        2 /        2 )  0.01
        io_phase        22  (        2 /        3 )  0.04
       gate_comp        29  (        0 /        1 )  0.06
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        25  (        6 /       25 )  0.04
       area_down        29  (        2 /        3 )  0.06
      size_n_buf         1  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        11  (        1 /        1 )  0.01
         rem_inv         8  (        0 /        1 )  0.01
        merge_bi         4  (        0 /        2 )  0.01
      rem_inv_qb         4  (        0 /        0 )  0.01

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
 init_delay                 1219     -213      -829         0        0
            Worst cost_group: clk, WNS: -213.6
            Path: p02_ain_reg[1]/CK --> p03_ain_reg[7]/D
 incr_delay                 1224     -208      -784         0        0
            Worst cost_group: clk, WNS: -208.4
            Path: p02_ain_reg[1]/CK --> p03_ain_reg[6]/D
 incr_delay                 1227     -203      -774         0        0
            Worst cost_group: clk, WNS: -203.7
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        68  (        2 /        2 )  0.07
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        57  (        0 /        0 )  0.00
    plc_st_fence        57  (        0 /        0 )  0.00
        plc_star        57  (        0 /        0 )  0.00
      plc_laf_st        57  (        0 /        0 )  0.00
 plc_laf_st_fence        57  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        57  (        0 /        0 )  0.00
       plc_lo_st        57  (        0 /        0 )  0.00
            fopt        57  (        0 /        0 )  0.00
       crit_dnsz       126  (        3 /        3 )  0.08
             dup        57  (        0 /        0 )  0.01
            fopt        57  (        0 /        0 )  0.03
        setup_dn        57  (        0 /        0 )  0.00
         buf2inv        57  (        0 /        0 )  0.00
        mb_split        57  (        0 /        0 )  0.00
             exp         3  (        0 /        2 )  0.00
       gate_deco        27  (        1 /        1 )  0.29
       gcomp_tim        97  (        0 /        0 )  0.21
  inv_pair_2_buf        56  (        0 /        0 )  0.00

 init_drc                   1227     -203      -774         0        0
            Worst cost_group: clk, WNS: -203.7
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  1227     -203      -774         0        0
            Worst cost_group: clk, WNS: -203.7
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D
 glob_area                  1225     -203      -774         0        0
            Worst cost_group: clk, WNS: -203.7
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D
 area_down                  1219     -203      -761         0        0
            Worst cost_group: clk, WNS: -203.7
            Path: p01_ain_reg[0]/CK --> p03_ain_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        10  (        0 /        0 )  0.01
         rem_inv         8  (        0 /        0 )  0.01
        merge_bi         4  (        0 /        0 )  0.01
      rem_inv_qb         4  (        0 /        0 )  0.01
        io_phase        21  (        0 /        1 )  0.03
       gate_comp        34  (        0 /        1 )  0.07
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        23  (        2 /       23 )  0.04
       area_down        28  (        2 /        3 )  0.06
      size_n_buf         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                       |
| CFM-5   |Info    |    1 |Wrote formal verification information.              |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as     |
|         |        |      | there is no power intent loaded.                   |
| PA-7    |Info    |    4 |Resetting power analysis results.                   |
|         |        |      |All computed switching activities are removed.      |
| SYNTH-5 |Info    |    1 |Done mapping.                                       |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                           |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(rcscript1.tcl) 16: write_hdl > top_netlist.v
@file(rcscript1.tcl) 17: write_sdc > top_block.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(rcscript1.tcl) 18: report_area > top_area.rep
@file(rcscript1.tcl) 19: report_gates > top_gate.rep
@file(rcscript1.tcl) 20: report_power > top_power.rep
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: top_power.rep
@file(rcscript1.tcl) 21: report_timing > top_timing.rep
@file(rcscript1.tcl) 22: gui_show
#@ End verbose source ./rcscript1.tcl

Lic Summary:
[16:15:18.238120] Cdslmd servers: cadence
[16:15:18.238129] Feature usage summary:
[16:15:18.238129] Genus_Synthesis

Normal exit.