{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/prahalad/ReversableGate/openlane/conventional-ripple-openlane/runs/RUN_2025-11-05_20-17-51/tmp/d4131846affc4efa88cca8d42c239c47.lib ",
   "modules": {
      "\\ripple_adder_wrapper": {
         "num_wires":         65,
         "num_wire_bits":     86,
         "num_pub_wires":     34,
         "num_pub_wire_bits": 55,
         "num_ports":         8,
         "num_port_bits":     29,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         66,
         "num_cells_by_type": {
            "$_ANDNOT_": 16,
            "$_NAND_": 1,
            "$_ORNOT_": 6,
            "$_OR_": 1,
            "$_SDFFE_PP0P_": 17,
            "$_SDFF_PP0_": 9,
            "$_XNOR_": 9,
            "$_XOR_": 7
         }
      }
   },
      "design": {
         "num_wires":         65,
         "num_wire_bits":     86,
         "num_pub_wires":     34,
         "num_pub_wire_bits": 55,
         "num_ports":         8,
         "num_port_bits":     29,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         66,
         "num_cells_by_type": {
            "$_ANDNOT_": 16,
            "$_NAND_": 1,
            "$_ORNOT_": 6,
            "$_OR_": 1,
            "$_SDFFE_PP0P_": 17,
            "$_SDFF_PP0_": 9,
            "$_XNOR_": 9,
            "$_XOR_": 7
         }
      }
}

