{C:/Users/Guilherme Xavier/Documents/GitHub/Logica_Reconfiguravel/shift_reg_tb.vhd} {0 vcom\ -work\ work\ -2002\ -explicit\ -stats=none\ \{C:/Users/Guilherme\ Xavier/Documents/GitHub/Logica_Reconfiguravel/shift_reg_tb.vhd\}\nModel\ Technology\ ModelSim\ -\ Intel\ FPGA\ Edition\ vcom\ 10.5b\ Compiler\ 2016.10\ Oct\ \ 5\ 2016\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ shift_reg_tb\n--\ Compiling\ architecture\ sim\ of\ shift_reg_tb\n--\ Loading\ entity\ a008f_generic_shift_reg\n**\ Error:\ C:/Users/Guilherme\ Xavier/Documents/GitHub/Logica_Reconfiguravel/shift_reg_tb.vhd(19):\ near\ \"\{\":\ (vcom-1576)\ expecting\ '('.\n**\ Error:\ C:/Users/Guilherme\ Xavier/Documents/GitHub/Logica_Reconfiguravel/shift_reg_tb.vhd(26):\ (vcom-1226)\ A\ wait\ statement\ is\ illegal\ for\ a\ process\ with\ a\ sensitivity\ list.\n**\ Error:\ C:/Users/Guilherme\ Xavier/Documents/GitHub/Logica_Reconfiguravel/shift_reg_tb.vhd(58):\ near\ \"end\":\ (vcom-1576)\ expecting\ '\;'.\n\n {9.0 12.0} {}} {C:/Users/Guilherme Xavier/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008f_generic_shift_reg.vhdl} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Guilherme Xavier/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula008/a008f_generic_shift_reg.vhdl}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity a008f_generic_shift_reg
-- Compiling architecture behavioral of a008f_generic_shift_reg

} {} {}}
