
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max 574.94

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: xs[1].cli0.i[11]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: out_r[91]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ xs[1].cli0.i[11]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
     1    0.55   11.19   31.39   31.39 ^ xs[1].cli0.i[11]$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _00997_ (net)
                 11.19    0.00   31.39 ^ _11948_/A (INVx1_ASAP7_75t_R)
     1    0.57    6.00    5.66   37.05 v _11948_/Y (INVx1_ASAP7_75t_R)
                                         peo[2][11] (net)
                  6.00    0.00   37.05 v out_r[91]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                                 37.05   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ out_r[91]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.65    8.65   library hold time
                                  8.65   data required time
-----------------------------------------------------------------------------
                                  8.65   data required time
                                -37.05   data arrival time
-----------------------------------------------------------------------------
                                 28.40   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: cmd[4] (input port clocked by core_clock)
Endpoint: xs[13].cli1.i[32]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    1.61    0.00    0.00  200.00 v cmd[4] (in)
                                         cmd[4] (net)
                  0.17    0.05  200.05 v input5/A (BUFx6f_ASAP7_75t_R)
     1    8.28   10.34   11.61  211.67 v input5/Y (BUFx6f_ASAP7_75t_R)
                                         net5 (net)
                 19.61    5.26  216.93 v _15785_/D (OR4x1_ASAP7_75t_R)
     1    0.62   10.89   32.69  249.62 v _15785_/Y (OR4x1_ASAP7_75t_R)
                                         _11463_ (net)
                 10.89    0.00  249.62 v _15786_/C (OR3x1_ASAP7_75t_R)
     1    1.08   11.73   25.91  275.53 v _15786_/Y (OR3x1_ASAP7_75t_R)
                                         _11464_ (net)
                 11.73    0.00  275.53 v _15787_/B (AND2x6_ASAP7_75t_R)
     5   16.15   22.56   26.13  301.66 v _15787_/Y (AND2x6_ASAP7_75t_R)
                                         _11465_ (net)
                 25.87    4.51  306.17 v _15788_/A (BUFx12f_ASAP7_75t_R)
    10   19.15   15.45   18.95  325.12 v _15788_/Y (BUFx12f_ASAP7_75t_R)
                                         _11466_ (net)
                 22.80    5.31  330.43 v _17262_/D (AND5x2_ASAP7_75t_R)
     1    2.24   11.31   30.22  360.65 v _17262_/Y (AND5x2_ASAP7_75t_R)
                                         _05849_ (net)
                 11.31    0.10  360.75 v _17270_/A (NAND2x2_ASAP7_75t_R)
     8   14.25   60.53   25.42  386.16 ^ _17270_/Y (NAND2x2_ASAP7_75t_R)
                                         _05857_ (net)
                 67.86   11.02  397.18 ^ _17273_/B (NOR2x1_ASAP7_75t_R)
     1    0.65   16.83   15.50  412.68 v _17273_/Y (NOR2x1_ASAP7_75t_R)
                                         _03775_ (net)
                 16.83    0.00  412.68 v xs[13].cli1.i[32]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                412.68   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ xs[13].cli1.i[32]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -12.38  987.62   library setup time
                                987.62   data required time
-----------------------------------------------------------------------------
                                987.62   data required time
                               -412.68   data arrival time
-----------------------------------------------------------------------------
                                574.94   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: cmd[4] (input port clocked by core_clock)
Endpoint: xs[13].cli1.i[32]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    1.61    0.00    0.00  200.00 v cmd[4] (in)
                                         cmd[4] (net)
                  0.17    0.05  200.05 v input5/A (BUFx6f_ASAP7_75t_R)
     1    8.28   10.34   11.61  211.67 v input5/Y (BUFx6f_ASAP7_75t_R)
                                         net5 (net)
                 19.61    5.26  216.93 v _15785_/D (OR4x1_ASAP7_75t_R)
     1    0.62   10.89   32.69  249.62 v _15785_/Y (OR4x1_ASAP7_75t_R)
                                         _11463_ (net)
                 10.89    0.00  249.62 v _15786_/C (OR3x1_ASAP7_75t_R)
     1    1.08   11.73   25.91  275.53 v _15786_/Y (OR3x1_ASAP7_75t_R)
                                         _11464_ (net)
                 11.73    0.00  275.53 v _15787_/B (AND2x6_ASAP7_75t_R)
     5   16.15   22.56   26.13  301.66 v _15787_/Y (AND2x6_ASAP7_75t_R)
                                         _11465_ (net)
                 25.87    4.51  306.17 v _15788_/A (BUFx12f_ASAP7_75t_R)
    10   19.15   15.45   18.95  325.12 v _15788_/Y (BUFx12f_ASAP7_75t_R)
                                         _11466_ (net)
                 22.80    5.31  330.43 v _17262_/D (AND5x2_ASAP7_75t_R)
     1    2.24   11.31   30.22  360.65 v _17262_/Y (AND5x2_ASAP7_75t_R)
                                         _05849_ (net)
                 11.31    0.10  360.75 v _17270_/A (NAND2x2_ASAP7_75t_R)
     8   14.25   60.53   25.42  386.16 ^ _17270_/Y (NAND2x2_ASAP7_75t_R)
                                         _05857_ (net)
                 67.86   11.02  397.18 ^ _17273_/B (NOR2x1_ASAP7_75t_R)
     1    0.65   16.83   15.50  412.68 v _17273_/Y (NOR2x1_ASAP7_75t_R)
                                         _03775_ (net)
                 16.83    0.00  412.68 v xs[13].cli1.i[32]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                412.68   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ xs[13].cli1.i[32]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -12.38  987.62   library setup time
                                987.62   data required time
-----------------------------------------------------------------------------
                                987.62   data required time
                               -412.68   data arrival time
-----------------------------------------------------------------------------
                                574.94   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
227.32272338867188

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7104

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
11.946808815002441

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5185

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: xs[3].cli1.r[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: xs[3].cli1.r[26]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ xs[3].cli1.r[0]$_SDFF_PP0_/CLK (DFFHQNx3_ASAP7_75t_R)
  47.48   47.48 v xs[3].cli1.r[0]$_SDFF_PP0_/QN (DFFHQNx3_ASAP7_75t_R)
  10.57   58.05 ^ _11894_/Y (INVx1_ASAP7_75t_R)
  19.92   77.97 v _21210_/CON (HAxp5_ASAP7_75t_R)
  50.94  128.91 v _18973_/Y (OR4x1_ASAP7_75t_R)
  46.95  175.86 v _18991_/Y (OR4x1_ASAP7_75t_R)
  57.24  233.10 v _19003_/Y (OR5x2_ASAP7_75t_R)
  41.53  274.63 v _19018_/Y (OR5x1_ASAP7_75t_R)
  19.03  293.66 v _19019_/Y (BUFx3_ASAP7_75t_R)
  34.18  327.84 v _19033_/Y (OR4x1_ASAP7_75t_R)
  28.68  356.52 ^ _19034_/Y (XOR2x2_ASAP7_75t_R)
  15.91  372.42 ^ _19035_/Y (AND2x2_ASAP7_75t_R)
   0.02  372.44 ^ xs[3].cli1.r[26]$_SDFF_PP0_/D (DFFHQNx3_ASAP7_75t_R)
         372.44   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock network delay (ideal)
   0.00 1000.00   clock reconvergence pessimism
        1000.00 ^ xs[3].cli1.r[26]$_SDFF_PP0_/CLK (DFFHQNx3_ASAP7_75t_R)
 -10.64  989.36   library setup time
         989.36   data required time
---------------------------------------------------------
         989.36   data required time
        -372.44   data arrival time
---------------------------------------------------------
         616.92   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: xs[1].cli0.i[11]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: out_r[91]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ xs[1].cli0.i[11]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
  31.39   31.39 ^ xs[1].cli0.i[11]$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
   5.67   37.05 v _11948_/Y (INVx1_ASAP7_75t_R)
   0.00   37.05 v out_r[91]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
          37.05   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ out_r[91]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.65    8.65   library hold time
           8.65   data required time
---------------------------------------------------------
           8.65   data required time
         -37.05   data arrival time
---------------------------------------------------------
          28.40   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
412.6826

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
574.9368

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
139.316947

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.20e-03   7.85e-05   5.74e-07   4.28e-03  87.4%
Combinational          2.95e-04   3.19e-04   1.34e-06   6.16e-04  12.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.50e-03   3.98e-04   1.91e-06   4.90e-03 100.0%
                          91.8%       8.1%       0.0%
