// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s (
        ap_ready,
        data_6_val,
        data_12_val,
        data_41_val,
        data_54_val,
        ap_return,
        ap_rst
);


output   ap_ready;
input  [7:0] data_6_val;
input  [7:0] data_12_val;
input  [7:0] data_41_val;
input  [6:0] data_54_val;
output  [8:0] ap_return;
input   ap_rst;

wire   [13:0] tmp_fu_84_p3;
wire   [15:0] p_shl6_fu_76_p3;
wire   [15:0] zext_ln42_fu_92_p1;
wire   [15:0] mult_fu_96_p2;
wire   [14:0] mult_1_fu_106_p3;
wire   [12:0] tmp_21_fu_126_p3;
wire   [14:0] p_shl_fu_118_p3;
wire   [14:0] zext_ln42_2_fu_134_p1;
wire   [14:0] mult_2_fu_138_p2;
wire   [12:0] mult_3_fu_148_p3;
wire   [16:0] zext_ln17_fu_102_p1;
wire   [16:0] zext_ln17_1_fu_114_p1;
wire   [13:0] zext_ln17_3_fu_156_p1;
wire   [13:0] add_ln58_1_fu_166_p2;
wire   [15:0] zext_ln58_fu_172_p1;
wire   [15:0] zext_ln17_2_fu_144_p1;
wire   [15:0] add_ln58_2_fu_176_p2;
wire   [16:0] zext_ln58_1_fu_182_p1;
wire   [16:0] add_ln58_fu_160_p2;
wire   [16:0] add_ln58_3_fu_186_p2;

assign add_ln58_1_fu_166_p2 = (zext_ln17_3_fu_156_p1 + 14'd768);

assign add_ln58_2_fu_176_p2 = (zext_ln58_fu_172_p1 + zext_ln17_2_fu_144_p1);

assign add_ln58_3_fu_186_p2 = (zext_ln58_1_fu_182_p1 + add_ln58_fu_160_p2);

assign add_ln58_fu_160_p2 = (zext_ln17_fu_102_p1 + zext_ln17_1_fu_114_p1);

assign ap_ready = 1'b1;

assign mult_1_fu_106_p3 = {{data_12_val}, {7'd0}};

assign mult_2_fu_138_p2 = (p_shl_fu_118_p3 - zext_ln42_2_fu_134_p1);

assign mult_3_fu_148_p3 = {{data_54_val}, {6'd0}};

assign mult_fu_96_p2 = (p_shl6_fu_76_p3 - zext_ln42_fu_92_p1);

assign p_shl6_fu_76_p3 = {{data_6_val}, {8'd0}};

assign p_shl_fu_118_p3 = {{data_41_val}, {7'd0}};

assign tmp_21_fu_126_p3 = {{data_41_val}, {5'd0}};

assign tmp_fu_84_p3 = {{data_6_val}, {6'd0}};

assign zext_ln17_1_fu_114_p1 = mult_1_fu_106_p3;

assign zext_ln17_2_fu_144_p1 = mult_2_fu_138_p2;

assign zext_ln17_3_fu_156_p1 = mult_3_fu_148_p3;

assign zext_ln17_fu_102_p1 = mult_fu_96_p2;

assign zext_ln42_2_fu_134_p1 = tmp_21_fu_126_p3;

assign zext_ln42_fu_92_p1 = tmp_fu_84_p3;

assign zext_ln58_1_fu_182_p1 = add_ln58_2_fu_176_p2;

assign zext_ln58_fu_172_p1 = add_ln58_1_fu_166_p2;

assign ap_return = {{add_ln58_3_fu_186_p2[16:8]}};

endmodule //myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s
