FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"DGT_N";
2"CLK100_N";
3"RIBBON_PULSE_OUT_P";
4"RIBBON_PULSE_IN_P";
5"GND\G";
6"GENERIC_DELAY_IN";
7"PULSE_INV_IN";
8"GND\G";
9"TUB_CLK_IN";
10"GND\G";
11"LVDS_TO_ECL_IN_P";
12"GT_P";
13"GT_N";
14"SYNC24_P";
15"SYNC24_N";
16"EXT_TRIG_IN<0..15>";
17"EXT_PED_IN";
18"SCALER<1..6>";
19"TUBII_RT_OUT";
20"EXT_PED_OUT";
21"TTL_TO_ECL_IN";
22"ECL_TO_TTL_IN";
23"ECL_TO_LVDS_IN";
24"ECL_TO_NIM_IN";
25"NIM_TO_ECL_IN";
26"LVDS_TO_ECL_IN_N";
27"MTCD_LO*";
28"LO_STAR_OUT_P";
29"TTL_TO_ECL_OUT";
30"NIM_TO_ECL_OUT";
31"ECL_TO_LVDS_OUT_P";
32"ECL_TO_LVDS_OUT_N";
33"ECL_TO_NIM_OUT";
34"ECL_TO_TTL_OUT";
35"LVDS_TO_ECL_OUT";
36"GT_NIM";
37"PULSE_IN_ANAL<0..11>";
38"SYNC24_LVDS_P";
39"SCOPE_OUT_ANAL<0..7>";
40"CAEN_OUT_ANAL<0..7>";
41"SYNC24_LVDS_N";
42"SYNC_LVDS_N";
43"SYNC_LVDS_P";
44"SYNC_P";
45"SYNC_N";
46"PULSE_INV_OUT";
47"RIBBON_PULSE_OUT_N";
48"RIBBON_PULSE_IN_N";
49"GENERIC_DELAY_OUT";
50"GENERIC_PULSE_OUT";
51"DGT_P";
52"TELLIE_DELAY_IN";
53"GND\G";
54"SMELLIE_DELAY_IN";
55"GND\G";
56"SMELLIE_DELAY_OUT";
57"GND\G";
58"TELLIE_DELAY_OUT";
59"GND\G";
60"SMELLIE_PULSE_OUT";
61"GND\G";
62"TELLIE_PULSE_OUT";
63"GND\G";
64"MTCA_MIMIC2_OUT_N";
65"MTCA_MIMIC2_OUT_P";
66"MTCA_MIMIC1_OUT_N";
67"MTCA_MIMIC1_OUT_P";
68"MTCA_MIMIC2_PULSE_ANAL";
69"GND\G";
70"MTCA_MIMIC1_PULSE_ANAL";
71"GND\G";
72"CLK100_P";
73"LO_STAR_OUT_N";
%"OUTPORT"
"1","(-3175,2575)","2","standard","I101";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"9;
%"INPORT"
"1","(-3150,2525)","0","standard","I102";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"72;
%"INPORT"
"1","(-1575,2525)","2","standard","I103";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"INPORT"
"1","(-1350,2675)","2","standard","I104";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"49;
%"INPORT"
"1","(-1350,2625)","2","standard","I105";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"50;
%"OUTPORT"
"1","(-3250,3650)","2","standard","I107";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"70;
%"CONN20"
"1","(-2325,3425)","2","misc","I108";
;
$LOCATION"J3"
CDS_LOCATION"J3"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-250"
CDS_LIB"misc";
"20"
$PN"20"52;
"19"
$PN"19"53;
"18"
$PN"18"54;
"17"
$PN"17"55;
"16"
$PN"16"56;
"15"
$PN"15"57;
"14"
$PN"14"58;
"13"
$PN"13"59;
"12"
$PN"12"60;
"11"
$PN"11"61;
"10"
$PN"10"62;
"9"
$PN"9"63;
"8"
$PN"8"64;
"7"
$PN"7"65;
"6"
$PN"6"66;
"5"
$PN"5"67;
"4"
$PN"4"68;
"3"
$PN"3"69;
"2"
$PN"2"70;
"1"
$PN"1"71;
%"OUTPORT"
"1","(-3225,3600)","2","standard","I109";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"68;
%"INPORT"
"1","(-3225,3550)","0","standard","I110";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"66;
%"INPORT"
"1","(-3225,3500)","0","standard","I111";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"64;
%"INPORT"
"1","(-1450,3550)","2","standard","I112";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"67;
%"INPORT"
"1","(-1450,3500)","2","standard","I113";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"65;
%"INPORT"
"1","(-3225,3450)","0","standard","I114";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"62;
%"INPORT"
"1","(-3225,3400)","0","standard","I115";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"60;
%"INPORT"
"1","(-3225,3350)","0","standard","I116";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"58;
%"INPORT"
"1","(-3225,3300)","0","standard","I117";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"56;
%"OUTPORT"
"1","(-3225,3250)","2","standard","I118";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"54;
%"OUTPORT"
"1","(-3225,3200)","2","standard","I119";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"52;
%"TRANSLATION_PORTS"
"1","(-175,1525)","0","tubii_tk2_lib","I21";
;
ROOM"FRONTPORTS"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"ECL_TO_LVDS_IN"
VHDL_MODE"OUT"23;
"TTL_TO_ECL_OUT"
VHDL_MODE"IN"29;
"LVDS_TO_ECL_OUT"
VHDL_MODE"IN"35;
"NIM_TO_ECL_OUT"
VHDL_MODE"IN"30;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"IN"31;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"IN"32;
"ECL_TO_NIM_OUT"
VHDL_MODE"IN"33;
"ECL_TO_NIM_IN"
VHDL_MODE"OUT"24;
"ECL_TO_TTL_IN"
VHDL_MODE"OUT"22;
"NIM_TO_ECL_IN"
VHDL_MODE"OUT"25;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"OUT"26;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"OUT"11;
"TTL_TO_ECL_IN"
VHDL_MODE"OUT"21;
"ECL_TO_TTL_OUT"
VHDL_MODE"IN"34;
%"INPORT"
"1","(-1400,1850)","0","standard","I22";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"29;
%"INPORT"
"1","(-1400,1800)","0","standard","I23";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"INPORT"
"1","(-1400,1725)","0","standard","I24";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"INPORT"
"1","(-1400,1625)","0","standard","I25";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"31;
%"INPORT"
"1","(-1400,1525)","0","standard","I26";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"INPORT"
"1","(-1400,1450)","0","standard","I27";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"OUTPORT"
"1","(1175,1825)","0","standard","I28";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(1175,1750)","0","standard","I29";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"11;
%"OUTPORT"
"1","(1200,1575)","0","standard","I30";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"25;
%"OUTPORT"
"1","(1200,1650)","0","standard","I31";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"26;
%"OUTPORT"
"1","(1150,1450)","0","standard","I32";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"OUTPORT"
"1","(1150,1325)","0","standard","I33";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"OUTPORT"
"1","(1150,1225)","0","standard","I34";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"INPORT"
"1","(-1400,1325)","0","standard","I35";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"TIME_BUS_PORTS"
"1","(2700,3600)","0","tubii_tk2_lib","I54";
;
ROOM"FRONTPORTS"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"GT_N \B"
VHDL_MODE"OUT"13;
"GT_P"
VHDL_MODE"OUT"12;
"SYNC24_N \B"
VHDL_MODE"OUT"15;
"SYNC24_P"
VHDL_MODE"OUT"14;
"SYNC_N \B"
VHDL_MODE"OUT"45;
"SYNC_P"
VHDL_MODE"OUT"44;
%"OUTPORT"
"1","(4175,3850)","0","standard","I55";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"44;
%"OUTPORT"
"1","(4175,3775)","0","standard","I56";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"45;
%"OUTPORT"
"1","(4175,3675)","0","standard","I57";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"14;
%"OUTPORT"
"1","(4175,3625)","0","standard","I58";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"15;
%"OUTPORT"
"1","(4175,3525)","0","standard","I59";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"12;
%"OUTPORT"
"1","(4175,3475)","0","standard","I60";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"GENERAL_UTILITIES_PORTS"
"1","(2600,2425)","0","tubii_tk2_lib","I61";
;
ROOM"FRONTPORTS"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"PULSE_INV_OUT"
VHDL_MODE"IN"46;
"PULSE_INV_IN"
VHDL_MODE"OUT"7;
"GENERIC_DELAY_IN"
VHDL_MODE"OUT"6;
%"OUTPORT"
"1","(3850,2700)","0","standard","I62";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"6;
%"OUTPORT"
"1","(3850,2450)","0","standard","I65";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"7;
%"INPORT"
"1","(1450,2400)","0","standard","I70";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"46;
%"CAEN_PORTS"
"1","(-200,525)","0","tubii_tk2_lib","I71";
;
ROOM"FRONTPORTS"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"PULSE_IN_ANAL<0..11>"
VHDL_MODE"OUT"37;
"SCOPE_OUT_ANAL<0..7>"
VHDL_MODE"IN"39;
"CAEN_OUT_ANAL<0..7>"
VHDL_MODE"IN"40;
"SYNC24_LVDS_N \B"
VHDL_MODE"IN"41;
"SYNC24_LVDS_P"
VHDL_MODE"IN"38;
"SYNC_LVDS_N \B"
VHDL_MODE"IN"42;
"SYNC_LVDS_P"
VHDL_MODE"IN"43;
"GT_NIM"
VHDL_MODE"IN"36;
%"INPORT"
"1","(-1800,800)","0","standard","I72";
;
ROOM"FRONTPORTS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"36;
%"INPORT"
"1","(-1800,725)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-1800,650)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"INPORT"
"1","(-1800,550)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"INPORT"
"1","(-1800,475)","0","standard","I76";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"INPORT"
"1","(-1800,400)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"INPORT"
"1","(-1800,300)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"OUTPORT"
"1","(1350,650)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"37;
%"SCALER_PORTS"
"1","(2750,4400)","0","tubii_tk2_lib","I80";
;
ROOM"FRONTPORTS"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"SCALER<1..6>"
VHDL_MODE"IN"18;
%"INPORT"
"1","(1650,4475)","0","standard","I81";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"EXT_TRIG_PORTS"
"1","(3125,1275)","0","tubii_tk2_lib","I82";
;
ROOM"FRONTPORTS"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"TUBII_RT_OUT"
VHDL_MODE"IN"19;
"EXT_TRIG_IN<0..15>"
VHDL_MODE"OUT"16;
"EXT_PED_OUT"
VHDL_MODE"IN"20;
"EXT_PED_IN"
VHDL_MODE"OUT"17;
%"OUTPORT"
"1","(4500,1475)","0","standard","I84";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"16;
%"INPORT"
"1","(1600,1500)","0","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"OUTPORT"
"1","(4500,1200)","0","standard","I86";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"17;
%"GT_DELAYS_PORTS"
"1","(-2125,4350)","0","tubii_tk2_lib","I87";
;
ROOM"FRONTPORTS"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"LO_STAR_OUT_N \B"
VHDL_MODE"IN"73;
"LO_STAR_OUT_P"
VHDL_MODE"IN"28;
"MTCD_LO* \B"
VHDL_MODE"OUT"27;
"DGT_P"
VHDL_MODE"IN"51;
"DGT_N \B"
VHDL_MODE"IN"1;
%"OUTPORT"
"1","(-1050,4475)","0","standard","I88";
;
ROOM"FRONTPORTS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"INPORT"
"1","(-3225,4575)","0","standard","I89";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"51;
%"INPORT"
"1","(-3225,4500)","0","standard","I90";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-3225,4350)","0","standard","I91";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"INPORT"
"1","(-3225,4275)","0","standard","I92";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"73;
%"INPORT"
"1","(1600,1200)","0","standard","I93";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"CONN12"
"1","(-2325,2650)","0","misc","I94";
;
$LOCATION"J2"
CDS_LOCATION"J2"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150";
"12"
$PN"12"2;
"11"
$PN"11"72;
"10"
$PN"10"8;
"9"
$PN"9"9;
"8"
$PN"8"50;
"7"
$PN"7"10;
"6"
$PN"6"49;
"5"
$PN"5"5;
"4"
$PN"4"48;
"3"
$PN"3"4;
"2"
$PN"2"3;
"1"
$PN"1"47;
%"INPORT"
"1","(-3225,2775)","0","standard","I95";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"47;
%"INPORT"
"1","(-1675,2775)","2","standard","I96";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"OUTPORT"
"1","(-1675,2725)","0","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"48;
%"OUTPORT"
"1","(-3225,2725)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
END.
