// Seed: 2483173708
module module_0 (
    input tri0 id_0,
    input tri1 id_1
    , id_18,
    output supply0 id_2,
    input tri id_3,
    input tri0 id_4,
    input wand id_5,
    input wor id_6,
    input tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wire id_10,
    input tri1 id_11,
    input tri0 id_12,
    output wand id_13,
    output supply1 id_14,
    input supply1 id_15,
    output supply1 id_16
);
  logic id_19;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  logic ["" : -1  -  1] id_3 = id_1;
  assign id_3 = 1;
  logic [7:0] id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
  assign id_4[1] = id_4 | id_1 == 1;
endmodule
