INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab5B/project_1.srcs/sources_1/new/lab5b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5b
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'cout' is not allowed [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab5B/project_1.srcs/sources_1/new/lab5b.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab5B/project_1.srcs/sim_1/new/lab6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5b_tb
