risky
=====
RISC-V instruction encoding library. The following instruction sets are implemented at the moment:
- RV32I base instruction set
- Zicsr standard extension
- M standard extension

The code is based on the official RISC-V documentation, which is distributed under
[Creative Commons Attribution 4.0 International License (CC-BY 4.0)](https://creativecommons.org/licenses/by/4.0/):

> ["The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 20191214-draft"](https://github.com/riscv/riscv-isa-manual),
Editors Andrew Waterman and Krste Asanović, RISC-V International, December 2019.

> ["RISC-V ABIs Specification, Document Version 1.0"](https://github.com/riscv-non-isa/riscv-elf-psabi-doc),
Editors Kito Cheng and Jessica Clarke, RISC-V International, November 2022.

> ["RISC-V Assembly Programmer’s Manual"](https://github.com/riscv-non-isa/riscv-asm-manual),
Editors Palmer Dabbelt <palmer@dabbelt.com>, Michael Clark <michaeljclark@mac.com> and Alex Bradbury <asb@lowrisc.org>, 2017.
