

================================================================
== Vitis HLS Report for 'scheduler_hls'
================================================================
* Date:           Fri Nov 28 22:41:49 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        scheduler_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.052 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_run_single_head_fu_7748  |run_single_head  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +----------------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     710|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|    1144|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|    1492|    -|
|Register         |        -|     -|     192|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     192|    3346|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+----------------------+---------+----+---+-----+-----+
    |             Instance             |        Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------------------+----------------------+---------+----+---+-----+-----+
    |call_ret_run_single_head_fu_7748  |run_single_head       |        0|   0|  0|  724|    0|
    |sparsemux_9_2_1_1_1_U24           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U25           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U26           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U28           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U29           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U30           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U31           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U32           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U33           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U34           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U35           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U36           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U37           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U38           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U39           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U40           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U41           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_1_1_1_U42           |sparsemux_9_2_1_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_32_1_1_U22          |sparsemux_9_2_32_1_1  |        0|   0|  0|   20|    0|
    |sparsemux_9_2_8_1_1_U23           |sparsemux_9_2_8_1_1   |        0|   0|  0|   20|    0|
    |sparsemux_9_2_8_1_1_U27           |sparsemux_9_2_8_1_1   |        0|   0|  0|   20|    0|
    +----------------------------------+----------------------+---------+----+---+-----+-----+
    |Total                             |                      |        0|   0|  0| 1144|    0|
    +----------------------------------+----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln424_fu_10625_p2                                              |         +|   0|  0|  39|          32|           1|
    |add_ln479_fu_8844_p2                                               |         +|   0|  0|  39|          32|           1|
    |add_ln538_fu_8653_p2                                               |         +|   0|  0|  39|          32|           1|
    |add_ln580_fu_8516_p2                                               |         +|   0|  0|  39|          32|           1|
    |add_ln613_fu_8277_p2                                               |         +|   0|  0|  39|          32|           1|
    |and_ln321_fu_10770_p2                                              |       and|   0|  0|   2|           1|           1|
    |and_ln467_fu_8804_p2                                               |       and|   0|  0|   2|           1|           1|
    |and_ln470_fu_8814_p2                                               |       and|   0|  0|   2|           1|           1|
    |and_ln526_fu_8613_p2                                               |       and|   0|  0|   2|           1|           1|
    |and_ln529_fu_8623_p2                                               |       and|   0|  0|   2|           1|           1|
    |and_ln547_fu_8409_p2                                               |       and|   0|  0|   2|           1|           1|
    |and_ln568_fu_8476_p2                                               |       and|   0|  0|   2|           1|           1|
    |and_ln571_fu_8486_p2                                               |       and|   0|  0|   2|           1|           1|
    |and_ln626_fu_10804_p2                                              |       and|   0|  0|   2|           1|           1|
    |ap_condition_1004                                                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_4244                                                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_600                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_618                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_630                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_648                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_658                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_670                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_688                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_700                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_718                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_726                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_738                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_756                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_831                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_849                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_861                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_867                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_882                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_903                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_915                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_922                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_930                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_941                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_953                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_966                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_985                                                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_997                                                   |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_att_scores_compute_done_read  |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_att_scores_started_read       |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_att_value_compute_done_read   |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_att_value_started_read        |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_compute_done_read             |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_compute_ready_read            |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_k_compute_done_read           |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_k_started_read                |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_q_compute_done_read           |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_q_started_read                |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_softmax_compute_done_read     |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_softmax_started_read          |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_start_head_read               |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_v_compute_done_read           |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_v_started_read                |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_val_scale_compute_done_read   |       and|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_val_scale_started_read        |       and|   0|  0|   2|           1|           1|
    |head_group_compute_start_0_fu_10241_p2                             |       and|   0|  0|   2|           1|           1|
    |head_group_start_head_3_0_fu_10220_p2                              |       and|   0|  0|   2|           1|           1|
    |icmp_ln205_fu_10288_p2                                             |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln206_fu_10294_p2                                             |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln393_fu_8926_p2                                              |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln426_fu_10642_p2                                             |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln454_fu_8770_p2                                              |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln513_fu_8579_p2                                              |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln554_fu_8442_p2                                              |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln613_fu_8293_p2                                              |      icmp|   0|  0|  38|          31|           1|
    |ap_condition_1016                                                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_2581                                                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_2591                                                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_2600                                                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_2609                                                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_423                                                   |        or|   0|  0|   2|           1|           1|
    |ap_condition_430                                                   |        or|   0|  0|   2|           1|           1|
    |ap_condition_549                                                   |        or|   0|  0|   2|           1|           1|
    |ap_condition_580                                                   |        or|   0|  0|   2|           1|           1|
    |ap_condition_588                                                   |        or|   0|  0|   2|           1|           1|
    |ap_condition_765                                                   |        or|   0|  0|   2|           1|           1|
    |ap_condition_778                                                   |        or|   0|  0|   2|           1|           1|
    |ap_condition_801                                                   |        or|   0|  0|   2|           1|           1|
    |ap_condition_817                                                   |        or|   0|  0|   2|           1|           1|
    |or_ln243_fu_8242_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln245_fu_8235_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln247_fu_8228_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln249_fu_8221_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln259_fu_8184_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln261_fu_8177_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln441_fu_8892_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln460_fu_8782_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln475_1_fu_8832_p2                                              |        or|   0|  0|   2|           1|           1|
    |or_ln475_fu_8826_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln484_fu_8731_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln497_fu_8701_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln519_fu_8591_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln534_1_fu_8641_p2                                              |        or|   0|  0|   2|           1|           1|
    |or_ln534_fu_8635_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln542_fu_8397_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln561_fu_8454_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln576_1_fu_8504_p2                                              |        or|   0|  0|   2|           1|           1|
    |or_ln576_fu_8498_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln587_fu_8359_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln600_fu_8329_p2                                                |        or|   0|  0|   2|           1|           1|
    |or_ln623_fu_10792_p2                                               |        or|   0|  0|   2|           1|           1|
    |call_ret_run_single_head_fu_7748_ctx_layer_stamp_read              |    select|   0|  0|  32|           1|          32|
    |head_group_compute_op_0_fu_10227_p3                                |    select|   0|  0|   8|           1|           8|
    |head_group_phase_0_fu_10264_p3                                     |    select|   0|  0|   8|           1|           8|
    |wl_head                                                            |    select|   0|  0|   2|           1|           2|
    |xor_ln416_fu_10617_p2                                              |       xor|   0|  0|   2|           1|           2|
    |xor_ln441_fu_8886_p2                                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln460_fu_8776_p2                                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln475_fu_8820_p2                                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln484_fu_8725_p2                                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln497_fu_8695_p2                                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln519_fu_8585_p2                                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln534_fu_8629_p2                                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln542_fu_8391_p2                                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln561_fu_8448_p2                                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln576_fu_8492_p2                                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln587_fu_8353_p2                                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln600_fu_8323_p2                                               |       xor|   0|  0|   2|           1|           2|
    |xor_ln623_fu_10786_p2                                              |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                              |          |   0|  0| 710|         467|         186|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |                               Name                               | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_attn_started_flag_1_phi_fu_2795_p116                   |  20|          4|    1|          4|
    |ap_phi_mux_attn_started_new_1_phi_fu_2972_p116                    |  14|          3|    1|          3|
    |ap_phi_mux_axis_in_ready_new_0_phi_fu_1360_p116                   |  14|          3|    1|          3|
    |ap_phi_mux_compute_op_new_10_phi_fu_2256_p116                     |  59|         11|    5|         55|
    |ap_phi_mux_compute_start_new_10_phi_fu_2076_p116                  |  14|          3|    1|          3|
    |ap_phi_mux_concat_compute_done_flag_2_phi_fu_579_p22              |  14|          3|    1|          3|
    |ap_phi_mux_concat_compute_done_flag_3_phi_fu_3866_p116            |  14|          3|    1|          3|
    |ap_phi_mux_concat_compute_done_loc_2_phi_fu_616_p22               |  14|          3|    1|          3|
    |ap_phi_mux_concat_compute_done_new_3_phi_fu_4045_p116             |  14|          3|    1|          3|
    |ap_phi_mux_done_new_0_phi_fu_2615_p116                            |  14|          3|    1|          3|
    |ap_phi_mux_empty_10_phi_fu_7571_p116                              |  20|          4|    1|          4|
    |ap_phi_mux_empty_9_phi_fu_7267_p116                               |  14|          3|   32|         96|
    |ap_phi_mux_ffn_act_compute_done_flag_0_phi_fu_537_p4              |  14|          3|    1|          3|
    |ap_phi_mux_ffn_act_compute_done_flag_4_phi_fu_901_p22             |  14|          3|    1|          3|
    |ap_phi_mux_ffn_act_compute_done_flag_7_phi_fu_5656_p116           |  14|          3|    1|          3|
    |ap_phi_mux_ffn_act_compute_done_loc_0_phi_fu_548_p4               |  14|          3|    1|          3|
    |ap_phi_mux_ffn_act_compute_done_loc_4_phi_fu_939_p22              |  14|          3|    1|          3|
    |ap_phi_mux_ffn_act_compute_done_new_7_phi_fu_5835_p116            |  14|          3|    1|          3|
    |ap_phi_mux_ffn_w1_compute_done_flag_3_phi_fu_835_p22              |  14|          3|    1|          3|
    |ap_phi_mux_ffn_w1_compute_done_flag_8_phi_fu_5298_p116            |  14|          3|    1|          3|
    |ap_phi_mux_ffn_w1_compute_done_loc_3_phi_fu_873_p22               |  14|          3|    1|          3|
    |ap_phi_mux_ffn_w1_compute_done_new_8_phi_fu_5477_p116             |  14|          3|    1|          3|
    |ap_phi_mux_ffn_w2_compute_done_flag_0_phi_fu_558_p4               |  14|          3|    1|          3|
    |ap_phi_mux_ffn_w2_compute_done_flag_4_phi_fu_967_p22              |  14|          3|    1|          3|
    |ap_phi_mux_ffn_w2_compute_done_flag_9_phi_fu_6014_p116            |  14|          3|    1|          3|
    |ap_phi_mux_ffn_w2_compute_done_loc_0_phi_fu_569_p4                |  14|          3|    1|          3|
    |ap_phi_mux_ffn_w2_compute_done_loc_4_phi_fu_1005_p22              |  14|          3|    1|          3|
    |ap_phi_mux_ffn_w2_compute_done_new_9_phi_fu_6193_p116             |  14|          3|    1|          3|
    |ap_phi_mux_group_finished_1_phi_fu_1350_p4                        |  14|          3|    1|          3|
    |ap_phi_mux_group_idx_flag_0_phi_fu_3151_p116                      |  14|          3|    1|          3|
    |ap_phi_mux_group_idx_new_0_phi_fu_3330_p116                       |  14|          3|   32|         96|
    |ap_phi_mux_head_group_att_scores_compute_done_147_phi_fu_1188_p4  |  14|          3|    1|          3|
    |ap_phi_mux_head_group_att_scores_started_140_phi_fu_1251_p4       |  14|          3|    1|          3|
    |ap_phi_mux_head_group_att_value_compute_done_150_phi_fu_1161_p4   |  14|          3|    1|          3|
    |ap_phi_mux_head_group_att_value_started_143_phi_fu_1224_p4        |  14|          3|    1|          3|
    |ap_phi_mux_head_group_compute_done_134_phi_fu_1314_p4             |  14|          3|    1|          3|
    |ap_phi_mux_head_group_compute_op_136_phi_fu_1296_p4               |  14|          3|    8|         24|
    |ap_phi_mux_head_group_compute_ready_133_phi_fu_1323_p4            |  14|          3|    1|          3|
    |ap_phi_mux_head_group_compute_start_135_phi_fu_1305_p4            |  14|          3|    1|          3|
    |ap_phi_mux_head_group_k_compute_done_145_phi_fu_1206_p4           |  14|          3|    1|          3|
    |ap_phi_mux_head_group_k_started_138_phi_fu_1269_p4                |  14|          3|    1|          3|
    |ap_phi_mux_head_group_layer_stamp_131_phi_fu_1341_p4              |  14|          3|   32|         96|
    |ap_phi_mux_head_group_phase_132_phi_fu_1332_p4                    |  14|          3|    8|         24|
    |ap_phi_mux_head_group_q_compute_done_144_phi_fu_1215_p4           |  14|          3|    1|          3|
    |ap_phi_mux_head_group_q_started_137_phi_fu_1278_p4                |  14|          3|    1|          3|
    |ap_phi_mux_head_group_softmax_compute_done_149_phi_fu_1170_p4     |  14|          3|    1|          3|
    |ap_phi_mux_head_group_softmax_started_142_phi_fu_1233_p4          |  14|          3|    1|          3|
    |ap_phi_mux_head_group_start_head_3_1_phi_fu_1287_p4               |  14|          3|    1|          3|
    |ap_phi_mux_head_group_v_compute_done_146_phi_fu_1197_p4           |  14|          3|    1|          3|
    |ap_phi_mux_head_group_v_started_139_phi_fu_1260_p4                |  14|          3|    1|          3|
    |ap_phi_mux_head_group_val_scale_compute_done_148_phi_fu_1179_p4   |  14|          3|    1|          3|
    |ap_phi_mux_head_group_val_scale_started_141_phi_fu_1242_p4        |  14|          3|    1|          3|
    |ap_phi_mux_ln0_compute_done_flag_2_phi_fu_771_p22                 |  14|          3|    1|          3|
    |ap_phi_mux_ln0_compute_done_flag_3_phi_fu_4940_p116               |  14|          3|    1|          3|
    |ap_phi_mux_ln0_compute_done_loc_2_phi_fu_808_p22                  |  14|          3|    1|          3|
    |ap_phi_mux_ln0_compute_done_new_3_phi_fu_5119_p116                |  14|          3|    1|          3|
    |ap_phi_mux_ln1_compute_done_flag_1_phi_fu_1097_p22                |  14|          3|    1|          3|
    |ap_phi_mux_ln1_compute_done_flag_2_phi_fu_6730_p116               |  14|          3|    1|          3|
    |ap_phi_mux_ln1_compute_done_loc_1_phi_fu_1134_p22                 |  14|          3|    1|          3|
    |ap_phi_mux_ln1_compute_done_new_2_phi_fu_6909_p116                |  14|          3|    1|          3|
    |ap_phi_mux_outproj_compute_done_flag_2_phi_fu_643_p22             |  14|          3|    1|          3|
    |ap_phi_mux_outproj_compute_done_flag_7_phi_fu_4224_p116           |  14|          3|    1|          3|
    |ap_phi_mux_outproj_compute_done_loc_2_phi_fu_680_p22              |  14|          3|    1|          3|
    |ap_phi_mux_outproj_compute_done_new_7_phi_fu_4403_p116            |  14|          3|    1|          3|
    |ap_phi_mux_phi_ln231_phi_fu_7391_p116                             |  14|          3|    1|          3|
    |ap_phi_mux_resid0_compute_done_flag_2_phi_fu_707_p22              |  14|          3|    1|          3|
    |ap_phi_mux_resid0_compute_done_flag_3_phi_fu_4582_p116            |  14|          3|    1|          3|
    |ap_phi_mux_resid0_compute_done_loc_2_phi_fu_744_p22               |  14|          3|    1|          3|
    |ap_phi_mux_resid0_compute_done_new_3_phi_fu_4761_p116             |  14|          3|    1|          3|
    |ap_phi_mux_resid1_compute_done_flag_2_phi_fu_1033_p22             |  14|          3|    1|          3|
    |ap_phi_mux_resid1_compute_done_flag_3_phi_fu_6372_p116            |  14|          3|    1|          3|
    |ap_phi_mux_resid1_compute_done_loc_2_phi_fu_1070_p22              |  14|          3|    1|          3|
    |ap_phi_mux_resid1_compute_done_new_3_phi_fu_6551_p116             |  14|          3|    1|          3|
    |ap_phi_mux_start_head_group_flag_0_phi_fu_3508_p116               |  14|          3|    1|          3|
    |ap_phi_mux_start_head_group_new_0_phi_fu_3687_p116                |  14|          3|    1|          3|
    |ap_phi_mux_storemerge22_phi_fu_7088_p116                          |  65|         14|    4|         56|
    |ap_phi_mux_stream_start_new_0_phi_fu_2435_p116                    |  14|          3|    1|          3|
    |ap_phi_mux_wl_addr_sel_new_3_phi_fu_1720_p116                     |  26|          5|    4|         20|
    |ap_phi_mux_wl_start_new_3_phi_fu_1540_p116                        |  14|          3|    1|          3|
    |ap_phi_mux_wl_tile_new_3_phi_fu_1899_p116                         |  26|          5|   32|        160|
    |ffn_stage                                                         |  26|          5|    2|         10|
    |head_ctx_ref_0_o                                                  |  20|          4|   66|        264|
    |head_ctx_ref_1_o                                                  |  20|          4|   66|        264|
    |head_ctx_ref_2_o                                                  |  20|          4|   66|        264|
    |head_ctx_ref_3_o                                                  |  20|          4|   66|        264|
    |layer_idx                                                         |   9|          2|   32|         64|
    |st                                                                |  65|         15|    4|         60|
    |w1_tile                                                           |  20|          4|   32|        128|
    |w2_tile                                                           |  20|          4|   32|        128|
    |wo_tile                                                           |  20|          4|   32|        128|
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                             |1492|        315|  626|       2416|
    +------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   1|   0|    1|          0|
    |attn_started          |   1|   0|    1|          0|
    |concat_compute_done   |   1|   0|    1|          0|
    |concat_started        |   1|   0|    1|          0|
    |ffn_act_compute_done  |   1|   0|    1|          0|
    |ffn_stage             |   2|   0|    2|          0|
    |ffn_started           |   1|   0|    1|          0|
    |ffn_w1_compute_done   |   1|   0|    1|          0|
    |ffn_w2_compute_done   |   1|   0|    1|          0|
    |group_idx             |  32|   0|   32|          0|
    |layer_idx             |  32|   0|   32|          0|
    |ln0_compute_done      |   1|   0|    1|          0|
    |ln0_started           |   1|   0|    1|          0|
    |ln1_compute_done      |   1|   0|    1|          0|
    |ln1_started           |   1|   0|    1|          0|
    |outproj_compute_done  |   1|   0|    1|          0|
    |outproj_started       |   1|   0|    1|          0|
    |resid0_compute_done   |   1|   0|    1|          0|
    |resid0_started        |   1|   0|    1|          0|
    |resid1_compute_done   |   1|   0|    1|          0|
    |resid1_started        |   1|   0|    1|          0|
    |st                    |   4|   0|    4|          0|
    |start_head_group      |   1|   0|    1|          0|
    |stream_started        |   1|   0|    1|          0|
    |w1_comp_busy          |   1|   0|    1|          0|
    |w1_dma_busy           |   1|   0|    1|          0|
    |w1_tile               |  32|   0|   32|          0|
    |w2_comp_busy          |   1|   0|    1|          0|
    |w2_dma_busy           |   1|   0|    1|          0|
    |w2_tile               |  32|   0|   32|          0|
    |wo_comp_busy          |   1|   0|    1|          0|
    |wo_dma_busy           |   1|   0|    1|          0|
    |wo_tile               |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 192|   0|  192|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|cntrl_start              |   in|    1|     ap_none|      cntrl_start|        scalar|
|cntrl_reset_n            |   in|    1|     ap_none|    cntrl_reset_n|        scalar|
|cntrl_layer_idx          |  out|   32|      ap_vld|  cntrl_layer_idx|       pointer|
|cntrl_layer_idx_ap_vld   |  out|    1|      ap_vld|  cntrl_layer_idx|       pointer|
|cntrl_busy               |  out|    1|      ap_vld|       cntrl_busy|       pointer|
|cntrl_busy_ap_vld        |  out|    1|      ap_vld|       cntrl_busy|       pointer|
|cntrl_start_out          |  out|    1|      ap_vld|  cntrl_start_out|       pointer|
|cntrl_start_out_ap_vld   |  out|    1|      ap_vld|  cntrl_start_out|       pointer|
|axis_in_valid            |   in|    1|     ap_none|    axis_in_valid|        scalar|
|axis_in_last             |   in|    1|     ap_none|     axis_in_last|        scalar|
|axis_in_ready            |  out|    1|      ap_vld|    axis_in_ready|       pointer|
|axis_in_ready_ap_vld     |  out|    1|      ap_vld|    axis_in_ready|       pointer|
|wl_ready                 |   in|    1|     ap_none|         wl_ready|        scalar|
|wl_start                 |  out|    1|      ap_vld|         wl_start|       pointer|
|wl_start_ap_vld          |  out|    1|      ap_vld|         wl_start|       pointer|
|wl_addr_sel              |  out|   32|      ap_vld|      wl_addr_sel|       pointer|
|wl_addr_sel_ap_vld       |  out|    1|      ap_vld|      wl_addr_sel|       pointer|
|wl_layer                 |  out|   32|      ap_vld|         wl_layer|       pointer|
|wl_layer_ap_vld          |  out|    1|      ap_vld|         wl_layer|       pointer|
|wl_head                  |  out|   32|      ap_vld|          wl_head|       pointer|
|wl_head_ap_vld           |  out|    1|      ap_vld|          wl_head|       pointer|
|wl_tile                  |  out|   32|      ap_vld|          wl_tile|       pointer|
|wl_tile_ap_vld           |  out|    1|      ap_vld|          wl_tile|       pointer|
|dma_done                 |   in|    1|     ap_none|         dma_done|        scalar|
|compute_ready            |   in|    1|     ap_none|    compute_ready|        scalar|
|compute_done             |   in|    1|     ap_none|     compute_done|        scalar|
|requant_ready            |   in|    1|     ap_none|    requant_ready|        scalar|
|requant_done             |   in|    1|     ap_none|     requant_done|        scalar|
|head_ctx_ref_0_i         |   in|   66|     ap_ovld|   head_ctx_ref_0|       pointer|
|head_ctx_ref_0_o         |  out|   66|     ap_ovld|   head_ctx_ref_0|       pointer|
|head_ctx_ref_0_o_ap_vld  |  out|    1|     ap_ovld|   head_ctx_ref_0|       pointer|
|head_ctx_ref_1_i         |   in|   66|     ap_ovld|   head_ctx_ref_1|       pointer|
|head_ctx_ref_1_o         |  out|   66|     ap_ovld|   head_ctx_ref_1|       pointer|
|head_ctx_ref_1_o_ap_vld  |  out|    1|     ap_ovld|   head_ctx_ref_1|       pointer|
|head_ctx_ref_2_i         |   in|   66|     ap_ovld|   head_ctx_ref_2|       pointer|
|head_ctx_ref_2_o         |  out|   66|     ap_ovld|   head_ctx_ref_2|       pointer|
|head_ctx_ref_2_o_ap_vld  |  out|    1|     ap_ovld|   head_ctx_ref_2|       pointer|
|head_ctx_ref_3_i         |   in|   66|     ap_ovld|   head_ctx_ref_3|       pointer|
|head_ctx_ref_3_o         |  out|   66|     ap_ovld|   head_ctx_ref_3|       pointer|
|head_ctx_ref_3_o_ap_vld  |  out|    1|     ap_ovld|   head_ctx_ref_3|       pointer|
|compute_start            |  out|    1|      ap_vld|    compute_start|       pointer|
|compute_start_ap_vld     |  out|    1|      ap_vld|    compute_start|       pointer|
|compute_op               |  out|   32|      ap_vld|       compute_op|       pointer|
|compute_op_ap_vld        |  out|    1|      ap_vld|       compute_op|       pointer|
|requant_start            |  out|    1|      ap_vld|    requant_start|       pointer|
|requant_start_ap_vld     |  out|    1|      ap_vld|    requant_start|       pointer|
|requant_op               |  out|   32|      ap_vld|       requant_op|       pointer|
|requant_op_ap_vld        |  out|    1|      ap_vld|       requant_op|       pointer|
|stream_ready             |   in|    1|     ap_none|     stream_ready|        scalar|
|stream_start             |  out|    1|      ap_vld|     stream_start|       pointer|
|stream_start_ap_vld      |  out|    1|      ap_vld|     stream_start|       pointer|
|stream_done              |   in|    1|     ap_none|      stream_done|        scalar|
|done                     |  out|    1|      ap_vld|             done|       pointer|
|done_ap_vld              |  out|    1|      ap_vld|             done|       pointer|
|STATE                    |  out|   32|      ap_vld|            STATE|       pointer|
|STATE_ap_vld             |  out|    1|      ap_vld|            STATE|       pointer|
+-------------------------+-----+-----+------------+-----------------+--------------+

