INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:16:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.070ns period=6.140ns})
  Destination:            addf1/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.070ns period=6.140ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.140ns  (clk rise@6.140ns - clk rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 2.312ns (38.243%)  route 3.734ns (61.757%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.623 - 6.140 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3114, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X40Y90         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.427     1.167    mulf1/operator/sigProdExt_c2[23]
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.119     1.286 r  mulf1/operator/newY_c1[4]_i_10__0/O
                         net (fo=1, routed)           0.165     1.452    mulf1/operator/newY_c1[4]_i_10__0_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I3_O)        0.043     1.495 r  mulf1/operator/newY_c1[4]_i_6__0/O
                         net (fo=1, routed)           0.175     1.669    mulf1/operator/newY_c1[4]_i_6__0_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I1_O)        0.043     1.712 r  mulf1/operator/newY_c1[4]_i_5__0/O
                         net (fo=1, routed)           0.000     1.712    mulf1/operator/RoundingAdder/S[0]
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.963 r  mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.963    mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_4__0_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.012 r  mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_4__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.061 r  mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.061    mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_4__0_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.110 r  mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.110    mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_4__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.159 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.159    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.208 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.208    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.353 r  mulf1/operator/RoundingAdder/expX_c1_reg[4]_i_2__0/O[3]
                         net (fo=6, routed)           0.522     2.875    mulf1/operator/RoundingAdder/ip_result__0[27]
    SLICE_X45Y97         LUT4 (Prop_lut4_I1_O)        0.120     2.995 r  mulf1/operator/RoundingAdder/newY_c1[22]_i_9__0/O
                         net (fo=1, routed)           0.171     3.166    mulf1/operator/RoundingAdder/newY_c1[22]_i_9__0_n_0
    SLICE_X44Y98         LUT5 (Prop_lut5_I4_O)        0.043     3.209 r  mulf1/operator/RoundingAdder/newY_c1[22]_i_7__0/O
                         net (fo=33, routed)          0.330     3.539    mulf1/operator/RoundingAdder/newY_c1[22]_i_7__0_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I2_O)        0.043     3.582 f  mulf1/operator/RoundingAdder/sXsYExnXY_c1[2]_i_19__0/O
                         net (fo=1, routed)           0.489     4.072    mulf1/operator/RoundingAdder/sXsYExnXY_c1[2]_i_19__0_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I5_O)        0.043     4.115 r  mulf1/operator/RoundingAdder/sXsYExnXY_c1[2]_i_14__0/O
                         net (fo=1, routed)           0.138     4.252    mulf1/operator/RoundingAdder/sXsYExnXY_c1[2]_i_14__0_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I5_O)        0.043     4.295 f  mulf1/operator/RoundingAdder/sXsYExnXY_c1[2]_i_8__0/O
                         net (fo=1, routed)           0.192     4.487    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp__21
    SLICE_X42Y99         LUT6 (Prop_lut6_I5_O)        0.043     4.530 r  mulf1/operator/RoundingAdder/sXsYExnXY_c1[2]_i_3__0/O
                         net (fo=4, routed)           0.267     4.797    load3/data_tehb/control/excExpFracY_c0[22]
    SLICE_X36Y99         LUT6 (Prop_lut6_I5_O)        0.043     4.840 r  load3/data_tehb/control/ltOp_carry__2_i_1__0/O
                         net (fo=1, routed)           0.348     5.188    addf1/operator/ltOp_carry__3_0[3]
    SLICE_X39Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.372 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.372    addf1/operator/ltOp_carry__2_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.499 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.321     5.820    load3/data_tehb/control/CO[0]
    SLICE_X38Y100        LUT2 (Prop_lut2_I0_O)        0.130     5.950 r  load3/data_tehb/control/i__carry_i_4__0/O
                         net (fo=1, routed)           0.188     6.139    addf1/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X37Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.401 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.401    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.554 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     6.554    addf1/operator/expDiff_c0[5]
    SLICE_X37Y102        FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.140     6.140 r  
                                                      0.000     6.140 r  clk (IN)
                         net (fo=3114, unset)         0.483     6.623    addf1/operator/clk
    SLICE_X37Y102        FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     6.623    
                         clock uncertainty           -0.035     6.587    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)        0.048     6.635    addf1/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  0.082    




