// Seed: 1852508743
module module_0;
  wire id_1;
  wire id_2, id_3;
  wire id_4;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input wire id_0
);
  always_comb $display("");
  for (genvar id_2 = id_0 || 1'b0; id_2; id_3 = id_2 | id_2) wire id_4;
  module_0 modCall_1 ();
  wor id_5 = id_2, id_6;
endmodule
module module_2 (
    input wire id_0,
    id_9,
    input supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    output tri id_4,
    input wire id_5,
    input logic id_6,
    input wor id_7
);
  wor id_10, id_11;
  id_12 :
  assert property (@(-1) -1) for (id_2 = id_1; ""; id_2 = id_10) $display(-1'b0);
  wire id_13;
  wire id_14;
  localparam id_15 = -1;
  wire id_16;
  module_0 modCall_1 ();
  always id_12 <= id_6;
endmodule
