// Seed: 1213163582
module module_0;
endmodule
module module_1 ();
  always begin
    if (1) begin
      if (!id_1)
        #1
        #id_2
        if (1) begin
          $display(1, id_2, 1, id_1, 1'b0, 1);
        end else id_1 <= id_2;
    end else id_3#(.id_3(!id_3)) <= id_3;
  end
  module_0();
  wire id_4 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    .id_12(id_5),
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_13(
      1
  );
  assign id_13 = id_3;
  module_2(
      id_1, id_5, id_8, id_3, id_8, id_13, id_7, id_13, id_11
  );
endmodule
