<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_c9246d1a_A10110</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_c9246d1a_A10110'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_c9246d1a_A10110')">rsnoc_z_H_R_U_P_F_c9246d1a_A10110</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt"><a href="mod966.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod966.html#Toggle" > 83.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod966.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74649"  onclick="showContent('inst_tag_74649')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async.Ofp.ufc9246d1a</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74649_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74649_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74649_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74650"  onclick="showContent('inst_tag_74650')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async.Ofp.ufc9246d1a</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74650_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74650_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74650_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74651"  onclick="showContent('inst_tag_74651')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async.Ofp.ufc9246d1a</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74651_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74651_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74651_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74652"  onclick="showContent('inst_tag_74652')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async.Ofp.ufc9246d1a</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74652_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74652_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74652_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74653"  onclick="showContent('inst_tag_74653')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74653_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74653_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74653_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74654"  onclick="showContent('inst_tag_74654')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74654_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74654_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74654_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74655"  onclick="showContent('inst_tag_74655')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74655_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74655_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74655_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74656"  onclick="showContent('inst_tag_74656')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74656_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74656_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74656_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74659"  onclick="showContent('inst_tag_74659')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74659_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74659_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74659_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74660"  onclick="showContent('inst_tag_74660')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74660_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74660_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74660_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74661"  onclick="showContent('inst_tag_74661')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74661_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74661_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74661_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74662"  onclick="showContent('inst_tag_74662')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74662_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74662_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74662_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74663"  onclick="showContent('inst_tag_74663')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74663_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74663_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74663_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74666"  onclick="showContent('inst_tag_74666')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74666_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74666_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74666_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74667"  onclick="showContent('inst_tag_74667')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74667_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74667_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74667_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74668"  onclick="showContent('inst_tag_74668')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74668_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74668_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74668_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74669"  onclick="showContent('inst_tag_74669')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74669_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74669_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74669_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74670"  onclick="showContent('inst_tag_74670')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74670_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74670_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74670_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74671"  onclick="showContent('inst_tag_74671')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74671_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74671_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74671_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74672"  onclick="showContent('inst_tag_74672')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74672_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74672_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74672_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74674"  onclick="showContent('inst_tag_74674')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74674_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74674_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74674_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74675"  onclick="showContent('inst_tag_74675')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74675_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74675_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74675_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74676"  onclick="showContent('inst_tag_74676')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74676_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74676_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74676_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74677"  onclick="showContent('inst_tag_74677')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74677_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74677_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74677_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74678"  onclick="showContent('inst_tag_74678')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74678_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74678_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74678_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74679"  onclick="showContent('inst_tag_74679')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74679_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74679_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74679_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74657"  onclick="showContent('inst_tag_74657')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async.Ofp.ufc9246d1a</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74657_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod966.html#inst_tag_74657_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74657_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74658"  onclick="showContent('inst_tag_74658')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async.Ofp.ufc9246d1a</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74658_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod966.html#inst_tag_74658_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74658_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74664"  onclick="showContent('inst_tag_74664')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async.Ofp.ufc9246d1a</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74664_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod966.html#inst_tag_74664_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74664_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74665"  onclick="showContent('inst_tag_74665')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async.Ofp.ufc9246d1a</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74665_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod966.html#inst_tag_74665_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74665_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74673"  onclick="showContent('inst_tag_74673')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.Demux_service_socket.uuaacecc99.P0.ufc9246d1a</a></td>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt"><a href="mod966.html#inst_tag_74673_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74673_Toggle" > 83.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod966.html#inst_tag_74673_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_74680"  onclick="showContent('inst_tag_74680')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.Demux_Switch32.uuaacecc99.P0.ufc9246d1a</a></td>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt"><a href="mod966.html#inst_tag_74680_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74680_Toggle" > 83.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod966.html#inst_tag_74680_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_74649'>
<hr>
<a name="inst_tag_74649"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74649" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async.Ofp.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74649_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74649_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74649_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1832.html#inst_tag_174846" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74650'>
<hr>
<a name="inst_tag_74650"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74650" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async.Ofp.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74650_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74650_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74650_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1832.html#inst_tag_174847" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74651'>
<hr>
<a name="inst_tag_74651"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy35.html#tag_urg_inst_74651" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async.Ofp.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74651_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74651_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74651_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1832.html#inst_tag_174848" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74652'>
<hr>
<a name="inst_tag_74652"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy37.html#tag_urg_inst_74652" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async.Ofp.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74652_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74652_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74652_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1832.html#inst_tag_174849" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74653'>
<hr>
<a name="inst_tag_74653"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74653" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74653_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74653_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74653_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62582" >SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74654'>
<hr>
<a name="inst_tag_74654"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74654" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74654_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74654_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74654_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62583" >SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74655'>
<hr>
<a name="inst_tag_74655"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74655" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74655_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74655_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74655_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62584" >SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74656'>
<hr>
<a name="inst_tag_74656"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74656" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74656_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74656_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74656_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62585" >SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74659'>
<hr>
<a name="inst_tag_74659"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74659" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74659_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74659_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74659_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62586" >SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74660'>
<hr>
<a name="inst_tag_74660"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74660" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74660_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74660_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74660_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62587" >SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74661'>
<hr>
<a name="inst_tag_74661"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74661" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74661_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74661_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74661_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62588" >SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74662'>
<hr>
<a name="inst_tag_74662"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74662" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74662_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74662_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74662_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62589" >SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74663'>
<hr>
<a name="inst_tag_74663"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74663" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74663_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74663_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74663_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62590" >SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74666'>
<hr>
<a name="inst_tag_74666"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74666" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74666_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74666_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74666_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62591" >SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74667'>
<hr>
<a name="inst_tag_74667"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74667" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74667_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74667_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74667_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62592" >SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74668'>
<hr>
<a name="inst_tag_74668"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74668" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74668_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74668_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74668_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62593" >SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74669'>
<hr>
<a name="inst_tag_74669"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74669" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74669_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74669_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74669_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62594" >SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74670'>
<hr>
<a name="inst_tag_74670"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74670" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74670_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74670_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74670_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62595" >SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74671'>
<hr>
<a name="inst_tag_74671"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74671" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74671_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74671_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74671_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62596" >SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74672'>
<hr>
<a name="inst_tag_74672"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74672" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74672_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74672_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74672_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62597" >SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74674'>
<hr>
<a name="inst_tag_74674"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74674" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74674_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74674_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74674_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62598" >SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74675'>
<hr>
<a name="inst_tag_74675"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74675" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74675_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74675_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74675_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62599" >SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74676'>
<hr>
<a name="inst_tag_74676"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74676" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74676_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74676_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74676_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62600" >SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74677'>
<hr>
<a name="inst_tag_74677"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74677" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74677_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74677_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74677_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62601" >SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74678'>
<hr>
<a name="inst_tag_74678"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74678" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74678_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74678_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74678_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62602" >SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74679'>
<hr>
<a name="inst_tag_74679"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74679" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74679_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod966.html#inst_tag_74679_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74679_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod780.html#inst_tag_62603" >SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74657'>
<hr>
<a name="inst_tag_74657"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74657" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async.Ofp.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74657_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod966.html#inst_tag_74657_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74657_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1832.html#inst_tag_174850" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74658'>
<hr>
<a name="inst_tag_74658"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74658" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async.Ofp.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74658_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod966.html#inst_tag_74658_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74658_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1832.html#inst_tag_174851" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74664'>
<hr>
<a name="inst_tag_74664"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74664" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async.Ofp.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74664_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod966.html#inst_tag_74664_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74664_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1832.html#inst_tag_174852" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74665'>
<hr>
<a name="inst_tag_74665"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74665" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async.Ofp.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74665_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod966.html#inst_tag_74665_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod966.html#inst_tag_74665_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1832.html#inst_tag_174853" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74673'>
<hr>
<a name="inst_tag_74673"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74673" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.Demux_service_socket.uuaacecc99.P0.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt"><a href="mod966.html#inst_tag_74673_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74673_Toggle" > 83.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod966.html#inst_tag_74673_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 86.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1832.html#inst_tag_174854" >P0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74680'>
<hr>
<a name="inst_tag_74680"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_74680" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.Demux_Switch32.uuaacecc99.P0.ufc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt"><a href="mod966.html#inst_tag_74680_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod966.html#inst_tag_74680_Toggle" > 83.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod966.html#inst_tag_74680_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 86.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1832.html#inst_tag_174855" >P0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_c9246d1a_A10110'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod966.html" >rsnoc_z_H_R_U_P_F_c9246d1a_A10110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Data );
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      1/1          			u_8549 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      1/1          			u_79a6 &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod966.html" >rsnoc_z_H_R_U_P_F_c9246d1a_A10110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod966.html" >rsnoc_z_H_R_U_P_F_c9246d1a_A10110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74649'>
<a name="inst_tag_74649_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74649" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74649_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74649" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74649_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74649" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74650'>
<a name="inst_tag_74650_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74650" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74650_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74650" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74650_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74650" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74651'>
<a name="inst_tag_74651_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74651" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74651_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74651" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74651_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74651" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74652'>
<a name="inst_tag_74652_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74652" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74652_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74652" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74652_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74652" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74653'>
<a name="inst_tag_74653_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74653" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74653_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74653" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74653_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74653" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74654'>
<a name="inst_tag_74654_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74654" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74654_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74654" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74654_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74654" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74655'>
<a name="inst_tag_74655_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74655" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74655_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74655" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74655_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74655" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74656'>
<a name="inst_tag_74656_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74656" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74656_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74656" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74656_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74656" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74659'>
<a name="inst_tag_74659_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74659" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74659_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74659" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74659_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74659" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74660'>
<a name="inst_tag_74660_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74660" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74660_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74660" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74660_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74660" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74661'>
<a name="inst_tag_74661_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74661" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74661_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74661" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74661_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74661" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74662'>
<a name="inst_tag_74662_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74662" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74662_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74662" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74662_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74662" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74663'>
<a name="inst_tag_74663_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74663" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74663_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74663" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74663_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74663" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74666'>
<a name="inst_tag_74666_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74666" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74666_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74666" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74666_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74666" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74667'>
<a name="inst_tag_74667_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74667" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74667_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74667" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74667_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74667" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74668'>
<a name="inst_tag_74668_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74668" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74668_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74668" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74668_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74668" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74669'>
<a name="inst_tag_74669_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74669" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74669_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74669" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74669_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74669" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74670'>
<a name="inst_tag_74670_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74670" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74670_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74670" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74670_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74670" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74671'>
<a name="inst_tag_74671_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74671" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74671_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74671" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74671_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74671" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74672'>
<a name="inst_tag_74672_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74672" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74672_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74672" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74672_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74672" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74674'>
<a name="inst_tag_74674_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74674" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74674_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74674" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74674_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74674" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74675'>
<a name="inst_tag_74675_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74675" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74675_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74675" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74675_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74675" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74676'>
<a name="inst_tag_74676_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74676" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74676_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74676" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74676_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74676" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74677'>
<a name="inst_tag_74677_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74677" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74677_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74677" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74677_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74677" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74678'>
<a name="inst_tag_74678_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74678" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74678_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74678" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74678_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74678" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74679'>
<a name="inst_tag_74679_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74679" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74679_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74679" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74679_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74679" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74657'>
<a name="inst_tag_74657_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74657" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74657_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74657" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74657_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74657" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74658'>
<a name="inst_tag_74658_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74658" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74658_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74658" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74658_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74658" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74664'>
<a name="inst_tag_74664_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74664" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74664_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74664" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74664_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74664" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74665'>
<a name="inst_tag_74665_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74665" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74665_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74665" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74665_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74665" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async.Ofp.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74673'>
<a name="inst_tag_74673_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74673" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.Demux_service_socket.uuaacecc99.P0.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Data );
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      1/1          			u_8549 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      1/1          			u_79a6 &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74673_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74673" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.Demux_service_socket.uuaacecc99.P0.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74673_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74673" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.Demux_service_socket.uuaacecc99.P0.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74680'>
<a name="inst_tag_74680_Line"></a>
<b>Line Coverage for Instance : <a href="mod966.html#inst_tag_74680" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.Demux_Switch32.uuaacecc99.P0.ufc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38937</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38946</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38953</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>38960</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>38967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
38936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38937      1/1          		if ( ! Sys_Clk_RstN )
38938      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
38939      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
38940                   	assign Sys_Pwr_Idle = ~ TxVld;
38941                   	assign Sys_Pwr_WakeUp = 1'b0;
38942                   	assign RxInt_Data = Rx_Data;
38943                   	assign CeVld = RxVld;
38944                   	assign Tx_Data = u_7c15;
38945                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38946      1/1          		if ( ! Sys_Clk_RstN )
38947      1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
38948      1/1          		else if ( CeVld &amp; RxRdy )
38949      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Data );
                        MISSING_ELSE
38950                   	assign RxInt_Head = Rx_Head;
38951                   	assign Tx_Head = u_8549;
38952                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38953      1/1          		if ( ! Sys_Clk_RstN )
38954      1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
38955      1/1          		else if ( CeVld &amp; RxRdy )
38956      1/1          			u_8549 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
38957                   	assign RxInt_Tail = Rx_Tail;
38958                   	assign Tx_Tail = u_79a6;
38959                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
38960      1/1          		if ( ! Sys_Clk_RstN )
38961      1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
38962      1/1          		else if ( CeVld &amp; RxRdy )
38963      1/1          			u_79a6 &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
38964                   	// synopsys translate_off
38965                   	// synthesis translate_off
38966                   	always @( posedge Sys_Clk )
38967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
38968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
38969      <font color = "grey">unreachable  </font>				dontStop = 0;
38970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
38971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
38972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
38973      <font color = "grey">unreachable  </font>					$stop;
38974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
38975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_74680_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod966.html#inst_tag_74680" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.Demux_Switch32.uuaacecc99.P0.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74680_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod966.html#inst_tag_74680" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.Demux_Switch32.uuaacecc99.P0.ufc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38937</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38946</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38953</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">38960</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38937      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38938      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38939      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38946      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38947      			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
38948      		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
38949      			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38953      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38954      			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38955      		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
38956      			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38960      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
38961      			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
38962      		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
38963      			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_74649">
    <li>
      <a href="#inst_tag_74649_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74649_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74649_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74650">
    <li>
      <a href="#inst_tag_74650_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74650_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74650_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74651">
    <li>
      <a href="#inst_tag_74651_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74651_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74651_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74652">
    <li>
      <a href="#inst_tag_74652_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74652_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74652_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74653">
    <li>
      <a href="#inst_tag_74653_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74653_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74653_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74654">
    <li>
      <a href="#inst_tag_74654_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74654_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74654_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74655">
    <li>
      <a href="#inst_tag_74655_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74655_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74655_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74656">
    <li>
      <a href="#inst_tag_74656_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74656_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74656_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74657">
    <li>
      <a href="#inst_tag_74657_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74657_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74657_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74658">
    <li>
      <a href="#inst_tag_74658_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74658_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74658_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74659">
    <li>
      <a href="#inst_tag_74659_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74659_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74659_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74660">
    <li>
      <a href="#inst_tag_74660_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74660_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74660_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74661">
    <li>
      <a href="#inst_tag_74661_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74661_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74661_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74662">
    <li>
      <a href="#inst_tag_74662_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74662_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74662_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74663">
    <li>
      <a href="#inst_tag_74663_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74663_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74663_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74664">
    <li>
      <a href="#inst_tag_74664_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74664_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74664_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74665">
    <li>
      <a href="#inst_tag_74665_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74665_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74665_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74666">
    <li>
      <a href="#inst_tag_74666_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74666_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74666_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74667">
    <li>
      <a href="#inst_tag_74667_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74667_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74667_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74668">
    <li>
      <a href="#inst_tag_74668_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74668_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74668_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74669">
    <li>
      <a href="#inst_tag_74669_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74669_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74669_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74670">
    <li>
      <a href="#inst_tag_74670_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74670_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74670_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74671">
    <li>
      <a href="#inst_tag_74671_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74671_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74671_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74672">
    <li>
      <a href="#inst_tag_74672_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74672_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74672_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74673">
    <li>
      <a href="#inst_tag_74673_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74673_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74673_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74674">
    <li>
      <a href="#inst_tag_74674_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74674_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74674_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74675">
    <li>
      <a href="#inst_tag_74675_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74675_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74675_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74676">
    <li>
      <a href="#inst_tag_74676_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74676_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74676_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74677">
    <li>
      <a href="#inst_tag_74677_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74677_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74677_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74678">
    <li>
      <a href="#inst_tag_74678_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74678_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74678_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74679">
    <li>
      <a href="#inst_tag_74679_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74679_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74679_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74680">
    <li>
      <a href="#inst_tag_74680_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74680_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74680_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_c9246d1a_A10110">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
