INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/imports/new/ExtToIntSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtToIntSync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-311] analyzing module TRIBUFFER
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module NAND
INFO: [VRFC 10-311] analyzing module NOR
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-311] analyzing module RSLATCH
INFO: [VRFC 10-311] analyzing module DLATCH
INFO: [VRFC 10-311] analyzing module TRIDLATCH
INFO: [VRFC 10-311] analyzing module DFLIPFLOP
INFO: [VRFC 10-311] analyzing module COUNTER
INFO: [VRFC 10-311] analyzing module Syncronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
WARNING: [VRFC 10-756] identifier alu_result is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:187]
WARNING: [VRFC 10-756] identifier alu_result is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:188]
WARNING: [VRFC 10-756] identifier pc is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:189]
WARNING: [VRFC 10-756] identifier mips_instruction is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:190]
WARNING: [VRFC 10-756] identifier read_data_1 is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:191]
WARNING: [VRFC 10-756] identifier read_data_2 is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:192]
WARNING: [VRFC 10-756] identifier write_data is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:193]
WARNING: [VRFC 10-756] identifier write_address is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:194]
WARNING: [VRFC 10-756] identifier data_out_bus_select is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:195]
INFO: [VRFC 10-311] analyzing module PROCESSOR_DECODER
INFO: [VRFC 10-311] analyzing module IMMEDIATE_TO_ALU_CONVERTER
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module VALUE_EXTEND
INFO: [VRFC 10-311] analyzing module SHIFT_LEFT
INFO: [VRFC 10-311] analyzing module SHIFT_RIGHT
INFO: [VRFC 10-311] analyzing module MULT
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-756] identifier BYTE_ENABLES is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:31]
WARNING: [VRFC 10-756] identifier ADDRESS_WIDTH is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:34]
WARNING: [VRFC 10-756] identifier memory_in is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:71]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-756] identifier rom is used before its declaration [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:132]
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module STACK
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_GENERATOR
INFO: [VRFC 10-311] analyzing module Motherboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/QuadratureDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QuadratureDecoder
INFO: [VRFC 10-311] analyzing module QuadratureTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sim_1/new/motherboard_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module motherboard_tb
