Analysis & Synthesis report for computer
Fri Sep 11 23:26:56 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Sep 11 23:26:56 2020        ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; computer                                 ;
; Top-level Entity Name              ; computer                                 ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; N/A until Partition Merge                ;
;     Total combinational functions  ; N/A until Partition Merge                ;
;     Dedicated logic registers      ; N/A until Partition Merge                ;
; Total registers                    ; N/A until Partition Merge                ;
; Total pins                         ; N/A until Partition Merge                ;
; Total virtual pins                 ; N/A until Partition Merge                ;
; Total memory bits                  ; N/A until Partition Merge                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                ;
; Total PLLs                         ; N/A until Partition Merge                ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C70F896C6       ;                    ;
; Top-level entity name                                          ; computer           ; computer           ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Sep 11 23:26:51 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer
Info: Found 2 design units, including 0 entities, in source file ../../UAL/opmux/modelsim/constants.vhd
    Info: Found design unit 1: Constants
    Info: Found design unit 2: Constants-body
Info: Found 2 design units, including 1 entities, in source file ../../up/source/up.vhd
    Info: Found design unit 1: up-RTL
    Info: Found entity 1: up
Info: Found 2 design units, including 1 entities, in source file ../../UAL/registre_1/source/registre_1.vhd
    Info: Found design unit 1: registre_1-RTL
    Info: Found entity 1: registre_1
Info: Found 2 design units, including 1 entities, in source file ../../UAL/opmux/source/opmux.vhd
    Info: Found design unit 1: opmux-RTL
    Info: Found entity 1: opmux
Info: Found 2 design units, including 1 entities, in source file ../../UAL/multiplexeur_1/source/multiplexeur_1.vhd
    Info: Found design unit 1: multiplexeur_1-RTL
    Info: Found entity 1: multiplexeur_1
Info: Found 2 design units, including 1 entities, in source file ../../UAL/flag/source/flag.vhd
    Info: Found design unit 1: flag-RTL
    Info: Found entity 1: flag
Info: Found 2 design units, including 1 entities, in source file ../../UAL/alu/source/alu.vhd
    Info: Found design unit 1: alu-RTL
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file ../../RAM/source/ram.vhd
    Info: Found design unit 1: ram-RTL
    Info: Found entity 1: ram
Info: Found 2 design units, including 1 entities, in source file ../../PC/pc/source/pc.vhd
    Info: Found design unit 1: pc-RTL
    Info: Found entity 1: pc
Warning: Entity "mux" obtained from "E:/karim/etudes/S2/VHDL/projet_cpu/PC/multiplexeur/source/mux.vhd" instead of from Quartus II megafunction library
Info: Found 2 design units, including 1 entities, in source file ../../PC/multiplexeur/source/mux.vhd
    Info: Found design unit 1: mux-RTL
    Info: Found entity 1: mux
Info: Found 2 design units, including 1 entities, in source file ../../mux/source/mux.vhd
    Info: Found design unit 1: mux_up-RTL
    Info: Found entity 1: mux_up
Info: Found 2 design units, including 1 entities, in source file ../../input_output/multiplexeur_4/source/multiplexeur_4.vhd
    Info: Found design unit 1: multiplexeur_4_ioh-RTL
    Info: Found entity 1: multiplexeur_4_ioh
Info: Found 2 design units, including 1 entities, in source file ../../input_output/multiplexeur_3/source/multiplexeur_3.vhd
    Info: Found design unit 1: multiplexeur_3_ioh-RTL
    Info: Found entity 1: multiplexeur_3_ioh
Info: Found 2 design units, including 1 entities, in source file ../../input_output/multiplexeur_2/source/multiplexeur_2.vhd
    Info: Found design unit 1: multiplexeur_2_ioh-RTL
    Info: Found entity 1: multiplexeur_2_ioh
Info: Found 2 design units, including 1 entities, in source file ../../input_output/multiplexeur_1/source/multiplexeur_1.vhd
    Info: Found design unit 1: multiplexeur_1_ioh-RTL
    Info: Found entity 1: multiplexeur_1_ioh
Info: Found 2 design units, including 1 entities, in source file ../../input_output/ioh/source/ioh.vhd
    Info: Found design unit 1: ioh-RTL
    Info: Found entity 1: ioh
Info: Found 2 design units, including 1 entities, in source file ../../fetch &opcode manager/top/source/top.vhd
    Info: Found design unit 1: top-RTL
    Info: Found entity 1: top
Info: Found 2 design units, including 1 entities, in source file ../../fetch &opcode manager/registre/source/registre.vhd
    Info: Found design unit 1: registre-RTL
    Info: Found entity 1: registre
Info: Found 2 design units, including 1 entities, in source file ../../fetch &opcode manager/multiplexeur/source/multiplexeur.vhd
    Info: Found design unit 1: multiplexeur-RTL
    Info: Found entity 1: multiplexeur
Info: Found 2 design units, including 1 entities, in source file ../../fetch &opcode manager/fetch/source/registre_2.vhd
    Info: Found design unit 1: registre_2-RTL
    Info: Found entity 1: registre_2
Info: Found 2 design units, including 1 entities, in source file ../source/computer.vhd
    Info: Found design unit 1: computer-RTL
    Info: Found entity 1: computer
Info: Elaborating entity "computer" for the top level hierarchy
Info: Elaborating entity "ram" for hierarchy "ram:u0"
Error (10818): Can't infer register for "myram[0][0]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][0]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][1]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][1]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][2]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][2]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][3]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][3]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][4]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][4]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][5]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][5]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][6]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][6]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][7]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][7]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][8]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][8]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][9]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][9]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][10]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][10]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][11]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][11]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][12]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][12]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][13]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][13]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][14]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][14]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[0][15]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[0][15]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[1][0]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[1][0]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[1][1]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[1][1]" at ram.vhd(28)
Error (10818): Can't infer register for "myram[1][2]" at ram.vhd(28) because it does not hold its value outside the clock edge File: E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd Line: 28
Info (10041): Inferred latch for "myram[1][2]" at ram.vhd(28)
Error: Can't elaborate user hierarchy "ram:u0" File: E:/karim/etudes/S2/VHDL/projet_cpu/computer/source/computer.vhd Line: 29
Error: Quartus II Analysis & Synthesis was unsuccessful. 20 errors, 1 warning
    Error: Peak virtual memory: 225 megabytes
    Error: Processing ended: Fri Sep 11 23:26:57 2020
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:04


