#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 22 22:36:46 2024
# Process ID: 17548
# Current directory: E:/STM32SSC/FPGA/Code/2_Decoder_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1052 E:\STM32SSC\FPGA\Code\2_Decoder_Demo\2_Decoder_Demo.xpr
# Log file: E:/STM32SSC/FPGA/Code/2_Decoder_Demo/vivado.log
# Journal file: E:/STM32SSC/FPGA/Code/2_Decoder_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/STM32SSC/FPGA/Code/2_Decoder_Demo/2_Decoder_Demo.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/STM32SSC/FPGA/Code/2_Decoder_Demo/2_Decoder_Demo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/STM32SSC/FPGA/Code/2_Decoder_Demo/2_Decoder_Demo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decode_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/STM32SSC/FPGA/Code/2_Decoder_Demo/2_Decoder_Demo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decode_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STM32SSC/FPGA/Code/2_Decoder_Demo/2_Decoder_Demo.srcs/sim_1/new/decode_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/STM32SSC/FPGA/Code/2_Decoder_Demo/2_Decoder_Demo.sim/sim_1/behav/xsim'
"xelab -wto 62e06424eb9649c9a821b68dd9c8ea91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_test_behav xil_defaultlib.decode_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 62e06424eb9649c9a821b68dd9c8ea91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_test_behav xil_defaultlib.decode_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode_test_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/STM32SSC/FPGA/Code/2_Decoder_Demo/2_Decoder_Demo.sim/sim_1/behav/xsim/xsim.dir/decode_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 22 22:36:58 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/STM32SSC/FPGA/Code/2_Decoder_Demo/2_Decoder_Demo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decode_test_behav -key {Behavioral:sim_1:Functional:decode_test} -tclbatch {decode_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source decode_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
$finish called at time : 50 ns : File "E:/STM32SSC/FPGA/Code/2_Decoder_Demo/2_Decoder_Demo.srcs/sim_1/new/decode_test.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decode_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 24
[Wed May 22 22:39:51 2024] Launched synth_1...
Run output will be captured here: E:/STM32SSC/FPGA/Code/2_Decoder_Demo/2_Decoder_Demo.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.008 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1526.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 22 22:44:07 2024...
