# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1-verilog.ip_user_files/ip/ila_0/sim/ila_0.v" \
"../../../../project_1-verilog.srcs/sources_1/new/top.v" \
"../../../../project_1-verilog.srcs/sim_1/new/top-benchtest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
