// Seed: 2458899009
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  id_8(
      .id_0(1 <= 1), .id_1(id_4), .id_2(id_3), .id_3((1))
  );
  wire id_9;
  always @(posedge (id_1) or posedge id_4) begin : LABEL_0$display
    ;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge id_3 == id_4[1 : 1]) begin : LABEL_0
    id_2 <= 1;
  end
  wire id_7;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_6
  );
endmodule
