{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512795690129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512795690130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 02:01:29 2017 " "Processing started: Sat Dec  9 02:01:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512795690130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512795690130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512795690131 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512795690330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bin_to_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bin_to_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_disp-bin_to_disp " "Found design unit 1: bin_to_disp-bin_to_disp" {  } { { "components/bin_to_disp.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/bin_to_disp.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690719 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_disp " "Found entity 1: bin_to_disp" {  } { { "components/bin_to_disp.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/bin_to_disp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bin2bcd_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bin2bcd_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd_12bit-bin2bcd_12bit " "Found design unit 1: bin2bcd_12bit-bin2bcd_12bit" {  } { { "components/bin2bcd_12bit.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/bin2bcd_12bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690722 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_12bit " "Found entity 1: bin2bcd_12bit" {  } { { "components/bin2bcd_12bit.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/bin2bcd_12bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690723 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-bhv " "Found design unit 2: rf-bhv" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690723 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dp-rtl2 " "Found design unit 3: dp-rtl2" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 190 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690723 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690723 ""} { "Info" "ISGN_ENTITY_NAME" "2 rf " "Found entity 2: rf" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690723 ""} { "Info" "ISGN_ENTITY_NAME" "3 dp " "Found entity 3: dp" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/ctrl.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690724 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/ctrl.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690724 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/FFJK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/FFJK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-hardware " "Found design unit 1: FFJK-hardware" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/FFJK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690725 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/FFJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits-hardware " "Found design unit 1: reg4bits-hardware" {  } { { "components/reg4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/reg4bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690726 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "components/reg4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux8x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux8x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_4bits-config " "Found design unit 1: mux8x1_4bits-config" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux8x1_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690726 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_4bits " "Found entity 1: mux8x1_4bits" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux8x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-hardware " "Found design unit 1: FullAdder-hardware" {  } { { "components/FullAdder.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/FullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690728 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "components/FullAdder.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bits-hardware " "Found design unit 1: adder4bits-hardware" {  } { { "components/adder4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/adder4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690728 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bits " "Found entity 1: adder4bits" {  } { { "components/adder4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/adder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/subtractor4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/subtractor4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor4bits-hardware " "Found design unit 1: subtractor4bits-hardware" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/subtractor4bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690729 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor4bits " "Found entity 1: subtractor4bits" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/subtractor4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_4bits-hardware " "Found design unit 1: mux2x1_4bits-hardware" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux2x1_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690730 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4bits " "Found entity 1: mux2x1_4bits" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux2x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux4x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux4x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_4bits-behavior " "Found design unit 1: mux4x1_4bits-behavior" {  } { { "components/mux4x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux4x1_4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690730 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4bits " "Found entity 1: mux4x1_4bits" {  } { { "components/mux4x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux4x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2x4-hardware " "Found design unit 1: decoder2x4-hardware" {  } { { "components/decoder2x4.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/decoder2x4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690731 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "components/decoder2x4.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/decoder2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/Vector_to_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/Vector_to_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vector_to_integer-behavior " "Found design unit 1: Vector_to_integer-behavior" {  } { { "components/Vector_to_integer.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/Vector_to_integer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690732 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vector_to_integer " "Found entity 1: Vector_to_integer" {  } { { "components/Vector_to_integer.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/Vector_to_integer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512795690732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512795690732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512795690796 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a cpu.vhdl(14) " "VHDL Signal Declaration warning at cpu.vhdl(14): used implicit default value for signal \"a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512795690799 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b cpu.vhdl(14) " "VHDL Signal Declaration warning at cpu.vhdl(14): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512795690799 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c cpu.vhdl(14) " "VHDL Signal Declaration warning at cpu.vhdl(14): used implicit default value for signal \"c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512795690799 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d cpu.vhdl(14) " "VHDL Signal Declaration warning at cpu.vhdl(14): used implicit default value for signal \"d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512795690799 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "e cpu.vhdl(14) " "VHDL Signal Declaration warning at cpu.vhdl(14): used implicit default value for signal \"e\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512795690799 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f cpu.vhdl(14) " "VHDL Signal Declaration warning at cpu.vhdl(14): used implicit default value for signal \"f\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512795690799 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g cpu.vhdl(14) " "VHDL Signal Declaration warning at cpu.vhdl(14): used implicit default value for signal \"g\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512795690799 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void0 cpu.vhdl(102) " "Verilog HDL or VHDL warning at cpu.vhdl(102): object \"void0\" assigned a value but never read" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512795690800 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void1 cpu.vhdl(103) " "Verilog HDL or VHDL warning at cpu.vhdl(103): object \"void1\" assigned a value but never read" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512795690800 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:controller " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:controller\"" {  } { { "cpu.vhdl" "controller" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp dp:datapath " "Elaborating entity \"dp\" for hierarchy \"dp:datapath\"" {  } { { "cpu.vhdl" "datapath" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf dp:datapath\|rf:Register_File " "Elaborating entity \"rf\" for hierarchy \"dp:datapath\|rf:Register_File\"" {  } { { "dp.vhdl" "Register_File" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2x4 dp:datapath\|rf:Register_File\|decoder2x4:WR_decoder " "Elaborating entity \"decoder2x4\" for hierarchy \"dp:datapath\|rf:Register_File\|decoder2x4:WR_decoder\"" {  } { { "dp.vhdl" "WR_decoder" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits dp:datapath\|rf:Register_File\|reg4bits:R0 " "Elaborating entity \"reg4bits\" for hierarchy \"dp:datapath\|rf:Register_File\|reg4bits:R0\"" {  } { { "dp.vhdl" "R0" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void reg4bits.vhd(33) " "Verilog HDL or VHDL warning at reg4bits.vhd(33): object \"void\" assigned a value but never read" {  } { { "components/reg4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/reg4bits.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512795690820 "|dp|reg4bits:accumulador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK dp:datapath\|rf:Register_File\|reg4bits:R0\|FFJK:FF0 " "Elaborating entity \"FFJK\" for hierarchy \"dp:datapath\|rf:Register_File\|reg4bits:R0\|FFJK:FF0\"" {  } { { "components/reg4bits.vhd" "FF0" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/reg4bits.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dp:datapath\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"dp:datapath\|alu:alu1\"" {  } { { "dp.vhdl" "alu1" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690833 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void dp.vhdl(62) " "Verilog HDL or VHDL warning at dp.vhdl(62): object \"void\" assigned a value but never read" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512795690834 "|cpu|dp:datapath|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4bits dp:datapath\|alu:alu1\|adder4bits:adder " "Elaborating entity \"adder4bits\" for hierarchy \"dp:datapath\|alu:alu1\|adder4bits:adder\"" {  } { { "dp.vhdl" "adder" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder dp:datapath\|alu:alu1\|adder4bits:adder\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"dp:datapath\|alu:alu1\|adder4bits:adder\|FullAdder:FA0\"" {  } { { "components/adder4bits.vhd" "FA0" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/adder4bits.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor4bits dp:datapath\|alu:alu1\|subtractor4bits:subtrc " "Elaborating entity \"subtractor4bits\" for hierarchy \"dp:datapath\|alu:alu1\|subtractor4bits:subtrc\"" {  } { { "dp.vhdl" "subtrc" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690838 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void subtractor4bits.vhd(27) " "Verilog HDL or VHDL warning at subtractor4bits.vhd(27): object \"void\" assigned a value but never read" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/subtractor4bits.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512795690839 "|subtractor4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_4bits dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT " "Elaborating entity \"mux8x1_4bits\" for hierarchy \"dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\"" {  } { { "dp.vhdl" "OUPUT" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690843 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux8x1_4bits.vhd(32) " "VHDL Process Statement warning at mux8x1_4bits.vhd(32): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux8x1_4bits.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512795690843 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux8x1_4bits.vhd(34) " "VHDL Process Statement warning at mux8x1_4bits.vhd(34): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux8x1_4bits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512795690844 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux8x1_4bits.vhd(36) " "VHDL Process Statement warning at mux8x1_4bits.vhd(36): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux8x1_4bits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512795690844 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux8x1_4bits.vhd(38) " "VHDL Process Statement warning at mux8x1_4bits.vhd(38): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux8x1_4bits.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512795690844 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A4 mux8x1_4bits.vhd(40) " "VHDL Process Statement warning at mux8x1_4bits.vhd(40): signal \"A4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux8x1_4bits.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512795690844 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A5 mux8x1_4bits.vhd(42) " "VHDL Process Statement warning at mux8x1_4bits.vhd(42): signal \"A5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux8x1_4bits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512795690844 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A6 mux8x1_4bits.vhd(44) " "VHDL Process Statement warning at mux8x1_4bits.vhd(44): signal \"A6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux8x1_4bits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512795690844 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A7 mux8x1_4bits.vhd(46) " "VHDL Process Statement warning at mux8x1_4bits.vhd(46): signal \"A7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux8x1_4bits.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512795690844 "|mux8x1_4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_4bits dp:datapath\|mux4x1_4bits:ACC_IN " "Elaborating entity \"mux4x1_4bits\" for hierarchy \"dp:datapath\|mux4x1_4bits:ACC_IN\"" {  } { { "dp.vhdl" "ACC_IN" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/dp.vhdl" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690845 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux4x1_4bits.vhd(24) " "VHDL Process Statement warning at mux4x1_4bits.vhd(24): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux4x1_4bits.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512795690845 "|mux4x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux4x1_4bits.vhd(26) " "VHDL Process Statement warning at mux4x1_4bits.vhd(26): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux4x1_4bits.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512795690845 "|mux4x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux4x1_4bits.vhd(28) " "VHDL Process Statement warning at mux4x1_4bits.vhd(28): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux4x1_4bits.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512795690845 "|mux4x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux4x1_4bits.vhd(30) " "VHDL Process Statement warning at mux4x1_4bits.vhd(30): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/components/mux4x1_4bits.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512795690846 "|mux4x1_4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_12bit bin2bcd_12bit:bin2bcd " "Elaborating entity \"bin2bcd_12bit\" for hierarchy \"bin2bcd_12bit:bin2bcd\"" {  } { { "cpu.vhdl" "bin2bcd" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_disp bin_to_disp:bin_decoder_ones " "Elaborating entity \"bin_to_disp\" for hierarchy \"bin_to_disp:bin_decoder_ones\"" {  } { { "cpu.vhdl" "bin_decoder_ones" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512795690850 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[3\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[3\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512795690932 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[2\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[2\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512795690932 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[1\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[1\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512795690932 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[0\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[0\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512795690932 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1512795690932 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a GND " "Pin \"a\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512795691344 "|cpu|a"} { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512795691344 "|cpu|b"} { "Warning" "WMLS_MLS_STUCK_PIN" "c GND " "Pin \"c\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512795691344 "|cpu|c"} { "Warning" "WMLS_MLS_STUCK_PIN" "d GND " "Pin \"d\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512795691344 "|cpu|d"} { "Warning" "WMLS_MLS_STUCK_PIN" "e GND " "Pin \"e\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512795691344 "|cpu|e"} { "Warning" "WMLS_MLS_STUCK_PIN" "f GND " "Pin \"f\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512795691344 "|cpu|f"} { "Warning" "WMLS_MLS_STUCK_PIN" "g GND " "Pin \"g\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512795691344 "|cpu|g"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[1\] GND " "Pin \"display1\[1\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512795691344 "|cpu|display1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[2\] GND " "Pin \"display1\[2\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512795691344 "|cpu|display1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[6\] VCC " "Pin \"display1\[6\]\" is stuck at VCC" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512795691344 "|cpu|display1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512795691344 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512795691556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512795691689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512795691689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512795691746 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512795691746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512795691746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512795691746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512795691755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 02:01:31 2017 " "Processing ended: Sat Dec  9 02:01:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512795691755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512795691755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512795691755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512795691755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512795693426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512795693427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 02:01:33 2017 " "Processing started: Sat Dec  9 02:01:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512795693427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512795693427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512795693427 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1512795693448 ""}
{ "Info" "0" "" "Project  = processador" {  } {  } 0 0 "Project  = processador" 0 0 "Fitter" 0 0 1512795693450 ""}
{ "Info" "0" "" "Revision = processador" {  } {  } 0 0 "Revision = processador" 0 0 "Fitter" 0 0 1512795693450 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1512795693531 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "processador EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design processador" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1512795693601 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512795693791 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512795693804 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512795693949 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512795693949 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512795693957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512795693957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512795693957 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512795693957 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Pin output\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { output[0] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 12 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Pin output\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { output[1] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 12 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Pin output\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { output[2] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 12 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Pin output\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { output[3] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 12 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a " "Pin a not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { a } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b " "Pin b not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { b } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c " "Pin c not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { c } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d " "Pin d not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { d } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e " "Pin e not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { e } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f " "Pin f not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { f } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g " "Pin g not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { g } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 14 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { g } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display0\[0\] " "Pin display0\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display0[0] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 15 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display0\[1\] " "Pin display0\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display0[1] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 15 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display0\[2\] " "Pin display0\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display0[2] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 15 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display0\[3\] " "Pin display0\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display0[3] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 15 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display0\[4\] " "Pin display0\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display0[4] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 15 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display0\[5\] " "Pin display0\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display0[5] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 15 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display0\[6\] " "Pin display0\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display0[6] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 15 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display1\[0\] " "Pin display1\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display1[0] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 16 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display1\[1\] " "Pin display1\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display1[1] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 16 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display1\[2\] " "Pin display1\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display1[2] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 16 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display1\[3\] " "Pin display1\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display1[3] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 16 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display1\[4\] " "Pin display1\[4\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display1[4] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 16 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display1\[5\] " "Pin display1\[5\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display1[5] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 16 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display1\[6\] " "Pin display1\[6\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { display1[6] } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 16 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { display1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { clk } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 10 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { start } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 9 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512795693982 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1512795693982 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512795694087 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512795694087 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512795694090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512795694102 ""}  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { clk } } } { "cpu.vhdl" "" { Text "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/cpu.vhdl" 10 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512795694102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512795694148 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512795694148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512795694149 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512795694150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512795694151 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512795694151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512795694151 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512795694151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512795694160 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1512795694160 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512795694160 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 1 25 0 " "Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 1 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1512795694162 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1512795694162 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512795694162 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512795694163 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512795694163 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512795694163 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512795694163 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1512795694163 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512795694163 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512795694170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512795694462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512795694510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512795694517 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512795694764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512795694764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512795694814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512795695136 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512795695136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512795695234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512795695236 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512795695236 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1512795695244 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512795695247 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a 0 " "Pin \"a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b 0 " "Pin \"b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c 0 " "Pin \"c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d 0 " "Pin \"d\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e 0 " "Pin \"e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f 0 " "Pin \"f\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g 0 " "Pin \"g\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display0\[0\] 0 " "Pin \"display0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display0\[1\] 0 " "Pin \"display0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display0\[2\] 0 " "Pin \"display0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display0\[3\] 0 " "Pin \"display0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display0\[4\] 0 " "Pin \"display0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display0\[5\] 0 " "Pin \"display0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display0\[6\] 0 " "Pin \"display0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[0\] 0 " "Pin \"display1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[1\] 0 " "Pin \"display1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[2\] 0 " "Pin \"display1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[3\] 0 " "Pin \"display1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[4\] 0 " "Pin \"display1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[5\] 0 " "Pin \"display1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[6\] 0 " "Pin \"display1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512795695252 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1512795695252 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512795695308 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512795695318 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512795695371 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512795695485 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1512795695498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/output_files/processador.fit.smsg " "Generated suppressed messages file /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/output_files/processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512795695551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512795695616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 02:01:35 2017 " "Processing ended: Sat Dec  9 02:01:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512795695616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512795695616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512795695616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512795695616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512795697121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512795697122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 02:01:36 2017 " "Processing started: Sat Dec  9 02:01:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512795697122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512795697122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512795697123 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512795697490 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512795697500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512795697634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 02:01:37 2017 " "Processing ended: Sat Dec  9 02:01:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512795697634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512795697634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512795697634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512795697634 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512795697753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512795698963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512795698963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 02:01:38 2017 " "Processing started: Sat Dec  9 02:01:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512795698963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512795698963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador " "Command: quartus_sta processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512795698964 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1512795698988 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512795699094 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1512795699189 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1512795699190 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699191 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699191 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512795699193 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1512795699197 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512795699200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.179 " "Worst-case setup slack is -3.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.179       -51.465 clk  " "   -3.179       -51.465 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512795699201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512795699201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512795699202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512795699203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -40.380 clk  " "   -1.380       -40.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512795699203 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1512795699220 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1512795699222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512795699232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.816 " "Worst-case setup slack is -0.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.816        -6.306 clk  " "   -0.816        -6.306 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512795699233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512795699235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512795699236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512795699237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -40.380 clk  " "   -1.380       -40.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512795699239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512795699239 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1512795699255 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512795699268 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512795699268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512795699294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 02:01:39 2017 " "Processing ended: Sat Dec  9 02:01:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512795699294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512795699294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512795699294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512795699294 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512795701162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512795701163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 02:01:41 2017 " "Processing started: Sat Dec  9 02:01:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512795701163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512795701163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512795701163 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "processador.vo\", \"processador_fast.vo processador_v.sdo processador_v_fast.sdo /home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/simulation/modelsim/ simulation " "Generated files \"processador.vo\", \"processador_fast.vo\", \"processador_v.sdo\" and \"processador_v_fast.sdo\" in directory \"/home/linksnow/workspace/processador/pR0C3Ss0r/Processor3.5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1512795701410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512795701438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 02:01:41 2017 " "Processing ended: Sat Dec  9 02:01:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512795701438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512795701438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512795701438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512795701438 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus II Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512795701502 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512795706384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512795706385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 02:01:46 2017 " "Processing started: Sat Dec  9 02:01:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512795706385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512795706385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp processador -c processador --netlist_type=sgate " "Command: quartus_rpp processador -c processador --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512795706385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512795706458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 02:01:46 2017 " "Processing ended: Sat Dec  9 02:01:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512795706458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512795706458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512795706458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512795706458 ""}
