//Copyright (c) 2012, Mikhail Sirotenko <mihail.sirotenko@gmail.com>
//All rights reserved.
//
//Redistribution and use in source and binary forms, with or without
//modification, are permitted provided that the following conditions are met:
//    * Redistributions of source code must retain the above copyright
//      notice, this list of conditions and the following disclaimer.
//    * Redistributions in binary form must reproduce the above copyright
//      notice, this list of conditions and the following disclaimer in the
//      documentation and/or other materials provided with the distribution.
//
//THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
//ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
//WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
//DISCLAIMED. IN NO EVENT SHALL <COPYRIGHT HOLDER> BE LIABLE FOR ANY
//DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
//(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
//LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
//ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
//(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
//SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#include <stdexcept>
#include "../precomp.hpp"

namespace cudacnn
{

//Instantiate
template class PoolingLayer<TensorGPU, float>;
template class PoolingLayer<TensorGPU, double>;

#ifdef HAVE_CUDA

template <class T, int nthreads>
__global__ void SubsampleKernel(const TensorDev3<T> inputs, TensorDev3<T> output)
{
	int sx = inputs.w / output.w;
	int sy = inputs.h / output.h;
	int tx = threadIdx.x%sx;
	int ty = threadIdx.x/sx;
	int x = blockIdx.x%output.w; 
	int y = blockIdx.x/output.w;
	int m = blockIdx.y;

	int tid = threadIdx.x;
	__shared__ T smem[nthreads];
	smem[tid] = 0;

	if(tx < sx && ty < sy){
		smem[tid] = inputs(x*sx + tx, y*sy + ty, m);
	}
	volatile T* vsmem = smem;
	////Reduction
	__syncthreads();
	if(nthreads >= 256){
		if(tid < 128) vsmem[tid] += vsmem[tid+128];
		__syncthreads();
	}
	if(nthreads >= 128){
		if(tid < 64) 
			vsmem[tid] += vsmem[tid+64];
		__syncthreads();
	}

	//All these run in a single warp
	if(nthreads >= 64) if(tid < 32) vsmem[tid] += vsmem[tid + 32];
	if(nthreads >= 32) if(tid < 16) vsmem[tid] += vsmem[tid + 16];
	if(nthreads >= 16) if(tid < 8) vsmem[tid] += vsmem[tid + 8];
	if(nthreads >= 8)  if(tid < 4) vsmem[tid] += vsmem[tid + 4];
	if(nthreads >= 4)  if(tid < 2) vsmem[tid] += vsmem[tid + 2];
	if(nthreads >= 2)  if(tid < 1) vsmem[tid] += vsmem[tid + 1];

	if(tid == 0)
		output(x,y,m) = vsmem[0]/(sx*sy);
}
template <class T, int nthreads>
__global__ void MaxPoolingKernel(const TensorDev3<T> inputs, TensorDev3<T> output)
{
	int sx = inputs.w / output.w;
	int sy = inputs.h / output.h;
	int tx = threadIdx.x%sx;
	int ty = threadIdx.x/sx;
	int x = blockIdx.x%output.w; 
	int y = blockIdx.x/output.w;
	int m = blockIdx.y;

	int tid = threadIdx.x;
	__shared__ T smem[nthreads];
	smem[tid] = 0;

	if(tx < sx && ty < sy){
		smem[tid] = inputs(x*sx + tx, y*sy + ty, m);
	}
	volatile T* vsmem = smem;
	////Reduction
	__syncthreads();
	if(nthreads >= 256){
		if(tid < 128) vsmem[tid] += vsmem[tid+128];
		__syncthreads();
	}
	if(nthreads >= 128){
		if(tid < 64) 
			vsmem[tid] += vsmem[tid+64];
		__syncthreads();
	}

	//All these run in a single warp
	if(nthreads >= 64) if(tid < 32) vsmem[tid] = max(vsmem[tid + 32], vsmem[tid]);
	if(nthreads >= 32) if(tid < 16) vsmem[tid] = max(vsmem[tid + 16], vsmem[tid]);
	if(nthreads >= 16) if(tid < 8) vsmem[tid] = max(vsmem[tid + 8], vsmem[tid]);
	if(nthreads >= 8)  if(tid < 4) vsmem[tid] = max(vsmem[tid + 4], vsmem[tid]);
	if(nthreads >= 4)  if(tid < 2) vsmem[tid] = max(vsmem[tid + 2], vsmem[tid]);
	if(nthreads >= 2)  if(tid < 1) vsmem[tid] = max(vsmem[tid + 1], vsmem[tid]);

	if(tid == 0)
		output(x,y,m) = vsmem[0];
}


template <class T>
void PoolingLayer<TensorGPU, T>::Propagate(const TensorGPU<T>& layer_input )
{
	dim3 blocks(this->out().w()*this->out().h(),this->out().d(),1); 
	int nthreads = iRoundUpPow2(this->sx_*this->sy_);
	dim3 threads(nthreads,1,1);
    switch(this->pooling_type_)
    {
        //Without cast CUDA compiler gives a warning that expression must be an integral type
    case static_cast<int>(PoolingLayer<TensorGPU, T>::eAverage):
	    switch(nthreads)
	    {
	    case 1  : SubsampleKernel<T, 1 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 2  : SubsampleKernel<T, 2 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 4  : SubsampleKernel<T, 4 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 8  : SubsampleKernel<T, 8 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 16 : SubsampleKernel<T, 16 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 32 : SubsampleKernel<T, 32 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 64 : SubsampleKernel<T, 64 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 128: SubsampleKernel<T, 128 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 256: SubsampleKernel<T, 256 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    default:
		    throw std::runtime_error("Incorrect threads number in Propagate");
	    }
        break;
    case static_cast<int>(PoolingLayer<TensorGPU, T>::eMax):
	    switch(nthreads)
	    {
	    case 1  : MaxPoolingKernel<T, 1 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 2  : MaxPoolingKernel<T, 2 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 4  : MaxPoolingKernel<T, 4 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 8  : MaxPoolingKernel<T, 8 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 16 : MaxPoolingKernel<T, 16 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 32 : MaxPoolingKernel<T, 32 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 64 : MaxPoolingKernel<T, 64 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 128: MaxPoolingKernel<T, 128 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    case 256: MaxPoolingKernel<T, 256 ><<<blocks, threads>>>(layer_input,  
				     this->out_); break;
	    default:
		    throw std::runtime_error("Incorrect threads number in Propagate");
	    }
        break;
    default:
        throw std::runtime_error("Unknown pooling type");

    }
	cutilCheckMsg("Failed to propagate data in player on cuda");
}

template <class T, int nthreads, bool hessian>
__global__ void BakpropagateSubsampleKernel(TensorDev3<T> dedx, TensorDev3<T> de_dx_prev)
{
	int sx = de_dx_prev.w / dedx.w;
	int sy = de_dx_prev.h / dedx.h;
	int tx = threadIdx.x%sx;
	int ty = threadIdx.x/sx;
	int x = blockIdx.x%dedx.w; 
	int y = blockIdx.x/dedx.w;
	int m = blockIdx.y;

	if(tx < sx && ty < sy){
		de_dx_prev(x*sx + tx, y*sy + ty, m) = dedx(x,y,m)/(sx*sy);
	}
}
template <class T, int nthreads, bool hessian>
__global__ void BakpropagateMaxPoolingKernel(TensorDev3<T> input, TensorDev3<T> output,
                                             TensorDev3<T> dedx, TensorDev3<T> de_dx_prev)
{
	int sx = de_dx_prev.w / dedx.w;
	int sy = de_dx_prev.h / dedx.h;
	int tx = threadIdx.x%sx;
	int ty = threadIdx.x/sx;
	int x = blockIdx.x%dedx.w; 
	int y = blockIdx.x/dedx.w;
	int m = blockIdx.y;

	if(tx < sx && ty < sy){
		de_dx_prev(x*sx + tx, y*sy + ty, m) = 
            input(x*sx + tx, y*sy + ty, m) == output(x,y,m) ? dedx(x,y,m) : 0;
	}
}


template <class T>
template <bool hessian>
void PoolingLayer<TensorGPU, T>::BackpropagateKernelProxy(const TensorGPU<T>& input, const TensorGPU<T>& dedx_prev)
{
	const TensorGPU<T>& de_dx_in = hessian ? this->d2e_dx2() : this->de_dx();
	dim3 blocks(this->out().w()*this->out().h(),this->out().d(),1); 
	int nthreads = iRoundUpPow2(this->sx_*this->sy_);
	dim3 threads(nthreads,1,1);
    switch(this->pooling_type_)
    {
    case static_cast<int>(PoolingLayer<TensorGPU, T>::eAverage):
	    switch(nthreads)
	    {
	    case 1  : BakpropagateSubsampleKernel<T, 1 , hessian><<<blocks, threads>>>(de_dx_in,  
				      dedx_prev); break;
	    case 2  : BakpropagateSubsampleKernel<T, 2 , hessian><<<blocks, threads>>>(de_dx_in,  
				      dedx_prev); break;
	    case 4  : BakpropagateSubsampleKernel<T, 4 , hessian><<<blocks, threads>>>(de_dx_in,  
				      dedx_prev); break;
	    case 8  : BakpropagateSubsampleKernel<T, 8 , hessian><<<blocks, threads>>>(de_dx_in,  
				      dedx_prev); break;
	    case 16 : BakpropagateSubsampleKernel<T, 16 , hessian><<<blocks, threads>>>(de_dx_in,  
				      dedx_prev); break;
	    case 32 : BakpropagateSubsampleKernel<T, 32 , hessian><<<blocks, threads>>>(de_dx_in,  
				      dedx_prev); break;
	    case 64 : BakpropagateSubsampleKernel<T, 64 , hessian><<<blocks, threads>>>(de_dx_in,  
				      dedx_prev); break;
	    case 128: BakpropagateSubsampleKernel<T, 128 , hessian><<<blocks, threads>>>(de_dx_in,  
				      dedx_prev); break;
	    case 256: BakpropagateSubsampleKernel<T, 256 , hessian><<<blocks, threads>>>(de_dx_in,  
				      dedx_prev); break;
	    default:
		    throw std::runtime_error("Incorrect threads number in Propagate");
	    }
        break;
    case static_cast<int>(PoolingLayer<TensorGPU, T>::eMax):
	    switch(nthreads)
	    {
	    case 1  : BakpropagateMaxPoolingKernel<T, 1 , hessian><<<blocks, threads>>>(input, this->out_, de_dx_in,  
				      dedx_prev); break;
	    case 2  : BakpropagateMaxPoolingKernel<T, 2 , hessian><<<blocks, threads>>>(input, this->out_, de_dx_in,  
				      dedx_prev); break;
	    case 4  : BakpropagateMaxPoolingKernel<T, 4 , hessian><<<blocks, threads>>>(input, this->out_, de_dx_in,  
				      dedx_prev); break;
	    case 8  : BakpropagateMaxPoolingKernel<T, 8 , hessian><<<blocks, threads>>>(input, this->out_, de_dx_in,  
				      dedx_prev); break;
	    case 16 : BakpropagateMaxPoolingKernel<T, 16 , hessian><<<blocks, threads>>>(input, this->out_, de_dx_in,  
				      dedx_prev); break;
	    case 32 : BakpropagateMaxPoolingKernel<T, 32 , hessian><<<blocks, threads>>>(input, this->out_, de_dx_in,  
				      dedx_prev); break;
	    case 64 : BakpropagateMaxPoolingKernel<T, 64 , hessian><<<blocks, threads>>>(input, this->out_, de_dx_in,  
				      dedx_prev); break;
	    case 128: BakpropagateMaxPoolingKernel<T, 128 , hessian><<<blocks, threads>>>(input, this->out_, de_dx_in,  
				      dedx_prev); break;
	    case 256: BakpropagateMaxPoolingKernel<T, 256 , hessian><<<blocks, threads>>>(input, this->out_, de_dx_in,  
				      dedx_prev); break;
	    default:
		    throw std::runtime_error("Incorrect threads number in Propagate");
	    }
        break;
    default:
        throw std::runtime_error("Unknown pooling type");

    }
}


template <class T>
void PoolingLayer<TensorGPU, T>::BackPropagate(const TensorGPU<T>& input, TensorGPU<T>& dedx_prev)
{
	assert(dedx_prev.HaveSameSize(input));
	BackpropagateKernelProxy<false>(input, dedx_prev);
}

template <class T>
void PoolingLayer<TensorGPU, T>::BackPropagateHessian(const TensorGPU<T>& input, TensorGPU<T>& d2edx2_prev)
{
	assert(d2edx2_prev.HaveSameSize(input));
	BackpropagateKernelProxy<true>(input, d2edx2_prev);
}
#endif //HAVE_CUDA
}
