# Reading C:/eda/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do MyFIFO1024x8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/eda/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/xuboy/Desktop/sdram/src/fifo {C:/Users/xuboy/Desktop/sdram/src/fifo/NGM_Lib.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:23 on Aug 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/xuboy/Desktop/sdram/src/fifo" C:/Users/xuboy/Desktop/sdram/src/fifo/NGM_Lib.v 
# -- Compiling module Norm2Gray
# -- Compiling module Gray2Norm
# 
# Top level modules:
# 	Norm2Gray
# 	Gray2Norm
# End time: 18:44:23 on Aug 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/xuboy/Desktop/sdram/src/fifo {C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO1024x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:23 on Aug 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/xuboy/Desktop/sdram/src/fifo" C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO1024x8.v 
# -- Compiling module MyFIFO1024x8
# 
# Top level modules:
# 	MyFIFO1024x8
# End time: 18:44:23 on Aug 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/xuboy/Desktop/sdram/src/fifo {C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:23 on Aug 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/xuboy/Desktop/sdram/src/fifo" C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v 
# -- Compiling module MyFIFO_Ctrl
# 
# Top level modules:
# 	MyFIFO_Ctrl
# End time: 18:44:23 on Aug 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8 {C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8/bram_1024x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:23 on Aug 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8" C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8/bram_1024x8.v 
# -- Compiling module bram_1024x8
# 
# Top level modules:
# 	bram_1024x8
# End time: 18:44:23 on Aug 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8/../../tb {C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8/../../tb/tb_Top_MyFIFO_Ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:23 on Aug 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8/../../tb" C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8/../../tb/tb_Top_MyFIFO_Ctrl.v 
# -- Compiling module tb_Top_MyFIFO_Ctrl
# 
# Top level modules:
# 	tb_Top_MyFIFO_Ctrl
# End time: 18:44:23 on Aug 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_Top_MyFIFO_Ctrl
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_Top_MyFIFO_Ctrl 
# Start time: 18:44:23 on Aug 03,2019
# Loading work.tb_Top_MyFIFO_Ctrl
# Loading work.MyFIFO1024x8
# Loading work.MyFIFO_Ctrl
# Loading work.Norm2Gray
# Loading work.Gray2Norm
# Loading work.bram_1024x8
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8/../../tb/tb_Top_MyFIFO_Ctrl.v(48)
#    Time: 160409500 ps  Iteration: 0  Instance: /tb_Top_MyFIFO_Ctrl
# Break in Module tb_Top_MyFIFO_Ctrl at C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8/../../tb/tb_Top_MyFIFO_Ctrl.v line 48
add wave -position insertpoint  \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/WClk \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RClk \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/Rst_n \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/Wen \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/Ren \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/Empty \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/Full \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_We \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Waddr \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Raddr \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Waddr_Gray_Wire \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Waddr_Gray \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Raddr_Gray_Wire \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Raddr_Gray \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Raddr_Gray_OnWClk_P \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Raddr_Gray_OnWClk \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Raddr_OnWClk \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Raddr_OnWClk_Wire \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/diff_waddr_onwclk \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Waddr_Gray_OnRClk_P \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Waddr_Gray_OnRClk \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Waddr_OnRClk \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/RAM_Waddr_OnRClk_Wire \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_MyFIFO_Ctrl/diff_raddr_onrclk
add wave -position insertpoint  \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_bram_1024x8/data \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_bram_1024x8/rdaddress \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_bram_1024x8/rdclock \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_bram_1024x8/rden \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_bram_1024x8/wraddress \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_bram_1024x8/wrclock \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_bram_1024x8/wren \
sim:/tb_Top_MyFIFO_Ctrl/U_MyFIFO1024x8/U_bram_1024x8/q
restart
run -all
# ** Note: $stop    : C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8/../../tb/tb_Top_MyFIFO_Ctrl.v(48)
#    Time: 160409500 ps  Iteration: 0  Instance: /tb_Top_MyFIFO_Ctrl
# Break in Module tb_Top_MyFIFO_Ctrl at C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8/../../tb/tb_Top_MyFIFO_Ctrl.v line 48
# End time: 19:12:17 on Aug 03,2019, Elapsed time: 0:27:54
# Errors: 0, Warnings: 0
