//! Automatically rewritten from C Header to Rust Module
//! Source: drivers/gpu/drm/amd/pm/powerplay/hwmgr/ppatomfwctrl.h
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


//
// Copyright 2016 Advanced Micro Devices, Inc.
//
// Permission is hereby granted, free of charge, to any person obtaining a
// copy of this software and associated documentation files (the "Software"),
// to deal in the Software without restriction, including without limitation
// the rights to use, copy, modify, merge, publish, distribute, sublicense,
// and/or sell copies of the Software, and to permit persons to whom the
// Software is furnished to do so, subject to the following conditions:
//
// The above copyright notice and this permission notice shall be included in
// all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
// THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
// OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
// ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
// OTHER DEALINGS IN THE SOFTWARE.
//

pub type BIOS_CLKID = atom_smu9_syspll0_clock_id;

pub const PP_ATOMFWCTRL_MAX_VOLTAGE_ENTRIES: c_int = 32;
#[repr(C)]
#[derive(Copy, Clone)]
pub struct pp_atomfwctrl_voltage_table_entry {
    pub value: u16,
    pub smio_low: u32,
}

#[repr(C)]
#[derive(Copy, Clone)]
pub struct pp_atomfwctrl_voltage_table {
    pub count: u32,
    pub mask_low: u32,
    pub phase_delay: u32,
    pub psi0_enable: u8,
    pub psi1_enable: u8,
    pub max_vid_step: u8,
    pub telemetry_offset: u8,
    pub telemetry_slope: u8,
    pub entries: [pp_atomfwctrl_voltage_table_entry; PP_ATOMFWCTRL_MAX_VOLTAGE_ENTRIES],
}

#[repr(C)]
#[derive(Copy, Clone)]
pub struct pp_atomfwctrl_gpio_pin_assignment {
    pub us_gpio_pin_aindex: u16,
    pub uc_gpio_pin_bit_shift: u8,
}

#[repr(C)]
#[derive(Copy, Clone)]
pub struct pp_atomfwctrl_clock_dividers_soc15 {
    pub /: *mut *mut uint32_t ulClock; / the actual clock,
    pub /: *mut *mut uint32_t ulDid; / DFS divider,
    pub /: *mut *mut uint32_t ulPll_fb_mult; / Feedback Multiplier: bit 8:0 int, bit 15:12 post_div, bit 31:16 frac,
    pub /: *mut *mut uint32_t ulPll_ss_fbsmult; / Spread FB Multiplier: bit 8:0 int, bit 31:16 frac,
    pub usPll_ss_slew_frac: u16,
    pub ucPll_ss_enable: u8,
    pub ucReserve: u8,
    pub ulReserve: [u32; 2],
}

#[repr(C)]
#[derive(Copy, Clone)]
pub struct pp_atomfwctrl_avfs_parameters {
    pub ulMaxVddc: u32,
    pub ulMinVddc: u32,
    pub ulMeanNsigmaAcontant0: u32,
    pub ulMeanNsigmaAcontant1: u32,
    pub ulMeanNsigmaAcontant2: u32,
    pub usMeanNsigmaDcTolSigma: u16,
    pub usMeanNsigmaPlatformMean: u16,
    pub usMeanNsigmaPlatformSigma: u16,
    pub ulGbVdroopTableCksoffA0: u32,
    pub ulGbVdroopTableCksoffA1: u32,
    pub ulGbVdroopTableCksoffA2: u32,
    pub ulGbVdroopTableCksonA0: u32,
    pub ulGbVdroopTableCksonA1: u32,
    pub ulGbVdroopTableCksonA2: u32,
    pub ulGbFuseTableCksoffM1: u32,
    pub ulGbFuseTableCksoffM2: u32,
    pub ulGbFuseTableCksoffB: u32,
    pub ulGbFuseTableCksonM1: u32,
    pub ulGbFuseTableCksonM2: u32,
    pub ulGbFuseTableCksonB: u32,
    pub ucEnableGbVdroopTableCkson: u8,
    pub ucEnableGbFuseTableCkson: u8,
    pub usPsmAgeComfactor: u16,
    pub ulDispclk2GfxclkM1: u32,
    pub ulDispclk2GfxclkM2: u32,
    pub ulDispclk2GfxclkB: u32,
    pub ulDcefclk2GfxclkM1: u32,
    pub ulDcefclk2GfxclkM2: u32,
    pub ulDcefclk2GfxclkB: u32,
    pub ulPixelclk2GfxclkM1: u32,
    pub ulPixelclk2GfxclkM2: u32,
    pub ulPixelclk2GfxclkB: u32,
    pub ulPhyclk2GfxclkM1: u32,
    pub ulPhyclk2GfxclkM2: u32,
    pub ulPhyclk2GfxclkB: u32,
    pub ulAcgGbVdroopTableA0: u32,
    pub ulAcgGbVdroopTableA1: u32,
    pub ulAcgGbVdroopTableA2: u32,
    pub ulAcgGbFuseTableM1: u32,
    pub ulAcgGbFuseTableM2: u32,
    pub ulAcgGbFuseTableB: u32,
    pub ucAcgEnableGbVdroopTable: u32,
    pub ucAcgEnableGbFuseTable: u32,
}

#[repr(C)]
#[derive(Copy, Clone)]
pub struct pp_atomfwctrl_gpio_parameters {
    pub ucAcDcGpio: u8,
    pub ucAcDcPolarity: u8,
    pub ucVR0HotGpio: u8,
    pub ucVR0HotPolarity: u8,
    pub ucVR1HotGpio: u8,
    pub ucVR1HotPolarity: u8,
    pub ucFwCtfGpio: u8,
    pub ucFwCtfPolarity: u8,
}

#[repr(C)]
#[derive(Copy, Clone)]
pub struct pp_atomfwctrl_bios_boot_up_values {
    pub ulRevision: u32,
    pub ulGfxClk: u32,
    pub ulUClk: u32,
    pub ulSocClk: u32,
    pub ulDCEFClk: u32,
    pub ulEClk: u32,
    pub ulVClk: u32,
    pub ulDClk: u32,
    pub ulFClk: u32,
    pub usVddc: u16,
    pub usVddci: u16,
    pub usMvddc: u16,
    pub usVddGfx: u16,
    pub ucCoolingID: u8,
}

#[repr(C)]
#[derive(Copy, Clone)]
pub struct pp_atomfwctrl_smc_dpm_parameters {
    pub liquid1_i2c_address: u8,
    pub liquid2_i2c_address: u8,
    pub vr_i2c_address: u8,
    pub plx_i2c_address: u8,
    pub liquid_i2c_linescl: u8,
    pub liquid_i2c_linesda: u8,
    pub vr_i2c_linescl: u8,
    pub vr_i2c_linesda: u8,
    pub plx_i2c_linescl: u8,
    pub plx_i2c_linesda: u8,
    pub vrsensorpresent: u8,
    pub liquidsensorpresent: u8,
    pub maxvoltagestepgfx: u16,
    pub maxvoltagestepsoc: u16,
    pub vddgfxvrmapping: u8,
    pub vddsocvrmapping: u8,
    pub vddmem0vrmapping: u8,
    pub vddmem1vrmapping: u8,
    pub gfxulvphasesheddingmask: u8,
    pub soculvphasesheddingmask: u8,
    pub gfxmaxcurrent: u16,
    pub gfxoffset: u8,
    pub padding_telemetrygfx: u8,
    pub socmaxcurrent: u16,
    pub socoffset: u8,
    pub padding_telemetrysoc: u8,
    pub mem0maxcurrent: u16,
    pub mem0offset: u8,
    pub padding_telemetrymem0: u8,
    pub mem1maxcurrent: u16,
    pub mem1offset: u8,
    pub padding_telemetrymem1: u8,
    pub acdcgpio: u8,
    pub acdcpolarity: u8,
    pub vr0hotgpio: u8,
    pub vr0hotpolarity: u8,
    pub vr1hotgpio: u8,
    pub vr1hotpolarity: u8,
    pub padding1: u8,
    pub padding2: u8,
    pub ledpin0: u8,
    pub ledpin1: u8,
    pub ledpin2: u8,
    pub pllgfxclkspreadenabled: u8,
    pub pllgfxclkspreadpercent: u8,
    pub pllgfxclkspreadfreq: u16,
    pub uclkspreadenabled: u8,
    pub uclkspreadpercent: u8,
    pub uclkspreadfreq: u16,
    pub socclkspreadenabled: u8,
    pub socclkspreadpercent: u8,
    pub socclkspreadfreq: u16,
    pub acggfxclkspreadenabled: u8,
    pub acggfxclkspreadpercent: u8,
    pub acggfxclkspreadfreq: u16,
    pub Vr2_I2C_address: u8,
}
