#-----------------------------------------------------------
# xsim v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Sat Oct 12 17:47:32 2024
# Process ID: 22784
# Current directory: /home/bcheng/workspace/dev/ece574/hw1/run
# Command line: xsim -mode tcl -source {xsim.dir/my_tb_snap/xsim_script.tcl}
# Log file: /home/bcheng/workspace/dev/ece574/hw1/run/xsim.log
# Journal file: /home/bcheng/workspace/dev/ece574/hw1/run/xsim.jou
# Running On: bcheng-HP, OS: Linux, CPU Frequency: 912.947 MHz, CPU Physical cores: 4, Host memory: 16397 MB
#-----------------------------------------------------------
source xsim.dir/my_tb_snap/xsim_script.tcl
# xsim {my_tb_snap} -autoloadwcfg -tclbatch {xsim_cfg.tcl}
Time resolution is 1 ps
source xsim_cfg.tcl
## log_wave -recursive *
## run all
A = 00000001, B = 00000002, ALUOp = 010
SUCCESS! Expected: 00000003. Actual: 00000003

A = 00000003, B = 00000004, ALUOp = 110
SUCCESS! Expected: ffffffff. Actual: ffffffff

A = bc632f51, B = bc632f51, ALUOp = 001
Error: FAILED! Expected: ffffffff. Actual: bc632f51
Time: 30 ns  Iteration: 0  Process: /tb_alu/Initial32_2  Scope: tb_alu  File: /home/bcheng/workspace/dev/ece574/hw1/verif/tb_alu.sv Line: 77

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

A = bc632f51, B = bc632f51, ALUOp = 001
SUCCESS! Expected: bc632f51. Actual: bc632f51

Number of errors:           1
$finish called at time : 1020 ns : File "/home/bcheng/workspace/dev/ece574/hw1/verif/tb_alu.sv" Line 110
## exit
INFO: [Common 17-206] Exiting xsim at Sat Oct 12 17:47:34 2024...
