
SPWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002624  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08002738  08002738  00012738  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002910  08002910  00012910  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002914  08002914  00012914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00012918  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000028  20000000  08002918  00020000  2**3
                  ALLOC
  7 ._user_heap_stack 00000100  20000028  08002918  00020028  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00012918  2**0
                  CONTENTS, READONLY
  9 .debug_info   00004134  00000000  00000000  00012941  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000009dc  00000000  00000000  00016a75  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000005c0  00000000  00000000  00017458  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000558  00000000  00000000  00017a18  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001cda  00000000  00000000  00017f70  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001bc5  00000000  00000000  00019c4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0001b80f  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001c88  00000000  00000000  0001b88c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0001d514  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000000 	.word	0x20000000
 800012c:	00000000 	.word	0x00000000
 8000130:	0800271c 	.word	0x0800271c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000004 	.word	0x20000004
 800014c:	0800271c 	.word	0x0800271c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf14      	ite	ne
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000450:	e720      	b.n	8000294 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_ul2d>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	b530      	push	{r4, r5, lr}
 800045e:	f04f 0500 	mov.w	r5, #0
 8000462:	e00a      	b.n	800047a <__aeabi_l2d+0x16>

08000464 <__aeabi_l2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000472:	d502      	bpl.n	800047a <__aeabi_l2d+0x16>
 8000474:	4240      	negs	r0, r0
 8000476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000486:	f43f aedc 	beq.w	8000242 <__adddf3+0xe6>
 800048a:	f04f 0203 	mov.w	r2, #3
 800048e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000492:	bf18      	it	ne
 8000494:	3203      	addne	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b2:	ea40 000e 	orr.w	r0, r0, lr
 80004b6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ba:	4414      	add	r4, r2
 80004bc:	e6c1      	b.n	8000242 <__adddf3+0xe6>
 80004be:	bf00      	nop

080004c0 <__aeabi_dmul>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ce:	bf1d      	ittte	ne
 80004d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d4:	ea94 0f0c 	teqne	r4, ip
 80004d8:	ea95 0f0c 	teqne	r5, ip
 80004dc:	f000 f8de 	bleq	800069c <__aeabi_dmul+0x1dc>
 80004e0:	442c      	add	r4, r5
 80004e2:	ea81 0603 	eor.w	r6, r1, r3
 80004e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f2:	bf18      	it	ne
 80004f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000500:	d038      	beq.n	8000574 <__aeabi_dmul+0xb4>
 8000502:	fba0 ce02 	umull	ip, lr, r0, r2
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000512:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000516:	f04f 0600 	mov.w	r6, #0
 800051a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051e:	f09c 0f00 	teq	ip, #0
 8000522:	bf18      	it	ne
 8000524:	f04e 0e01 	orrne.w	lr, lr, #1
 8000528:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800052c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000530:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000534:	d204      	bcs.n	8000540 <__aeabi_dmul+0x80>
 8000536:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053a:	416d      	adcs	r5, r5
 800053c:	eb46 0606 	adc.w	r6, r6, r6
 8000540:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000544:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000548:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800054c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000550:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000554:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000558:	bf88      	it	hi
 800055a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055e:	d81e      	bhi.n	800059e <__aeabi_dmul+0xde>
 8000560:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000564:	bf08      	it	eq
 8000566:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056a:	f150 0000 	adcs.w	r0, r0, #0
 800056e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000578:	ea46 0101 	orr.w	r1, r6, r1
 800057c:	ea40 0002 	orr.w	r0, r0, r2
 8000580:	ea81 0103 	eor.w	r1, r1, r3
 8000584:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000588:	bfc2      	ittt	gt
 800058a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000592:	bd70      	popgt	{r4, r5, r6, pc}
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f04f 0e00 	mov.w	lr, #0
 800059c:	3c01      	subs	r4, #1
 800059e:	f300 80ab 	bgt.w	80006f8 <__aeabi_dmul+0x238>
 80005a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a6:	bfde      	ittt	le
 80005a8:	2000      	movle	r0, #0
 80005aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ae:	bd70      	pople	{r4, r5, r6, pc}
 80005b0:	f1c4 0400 	rsb	r4, r4, #0
 80005b4:	3c20      	subs	r4, #32
 80005b6:	da35      	bge.n	8000624 <__aeabi_dmul+0x164>
 80005b8:	340c      	adds	r4, #12
 80005ba:	dc1b      	bgt.n	80005f4 <__aeabi_dmul+0x134>
 80005bc:	f104 0414 	add.w	r4, r4, #20
 80005c0:	f1c4 0520 	rsb	r5, r4, #32
 80005c4:	fa00 f305 	lsl.w	r3, r0, r5
 80005c8:	fa20 f004 	lsr.w	r0, r0, r4
 80005cc:	fa01 f205 	lsl.w	r2, r1, r5
 80005d0:	ea40 0002 	orr.w	r0, r0, r2
 80005d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e0:	fa21 f604 	lsr.w	r6, r1, r4
 80005e4:	eb42 0106 	adc.w	r1, r2, r6
 80005e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005ec:	bf08      	it	eq
 80005ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f1c4 040c 	rsb	r4, r4, #12
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000600:	fa20 f005 	lsr.w	r0, r0, r5
 8000604:	fa01 f204 	lsl.w	r2, r1, r4
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000614:	f141 0100 	adc.w	r1, r1, #0
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f205 	lsl.w	r2, r0, r5
 800062c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000630:	fa20 f304 	lsr.w	r3, r0, r4
 8000634:	fa01 f205 	lsl.w	r2, r1, r5
 8000638:	ea43 0302 	orr.w	r3, r3, r2
 800063c:	fa21 f004 	lsr.w	r0, r1, r4
 8000640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000644:	fa21 f204 	lsr.w	r2, r1, r4
 8000648:	ea20 0002 	bic.w	r0, r0, r2
 800064c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f094 0f00 	teq	r4, #0
 8000660:	d10f      	bne.n	8000682 <__aeabi_dmul+0x1c2>
 8000662:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000666:	0040      	lsls	r0, r0, #1
 8000668:	eb41 0101 	adc.w	r1, r1, r1
 800066c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000670:	bf08      	it	eq
 8000672:	3c01      	subeq	r4, #1
 8000674:	d0f7      	beq.n	8000666 <__aeabi_dmul+0x1a6>
 8000676:	ea41 0106 	orr.w	r1, r1, r6
 800067a:	f095 0f00 	teq	r5, #0
 800067e:	bf18      	it	ne
 8000680:	4770      	bxne	lr
 8000682:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	eb43 0303 	adc.w	r3, r3, r3
 800068c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000690:	bf08      	it	eq
 8000692:	3d01      	subeq	r5, #1
 8000694:	d0f7      	beq.n	8000686 <__aeabi_dmul+0x1c6>
 8000696:	ea43 0306 	orr.w	r3, r3, r6
 800069a:	4770      	bx	lr
 800069c:	ea94 0f0c 	teq	r4, ip
 80006a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a4:	bf18      	it	ne
 80006a6:	ea95 0f0c 	teqne	r5, ip
 80006aa:	d00c      	beq.n	80006c6 <__aeabi_dmul+0x206>
 80006ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b0:	bf18      	it	ne
 80006b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b6:	d1d1      	bne.n	800065c <__aeabi_dmul+0x19c>
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd70      	pop	{r4, r5, r6, pc}
 80006c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ca:	bf06      	itte	eq
 80006cc:	4610      	moveq	r0, r2
 80006ce:	4619      	moveq	r1, r3
 80006d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d4:	d019      	beq.n	800070a <__aeabi_dmul+0x24a>
 80006d6:	ea94 0f0c 	teq	r4, ip
 80006da:	d102      	bne.n	80006e2 <__aeabi_dmul+0x222>
 80006dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e0:	d113      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006e2:	ea95 0f0c 	teq	r5, ip
 80006e6:	d105      	bne.n	80006f4 <__aeabi_dmul+0x234>
 80006e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006ec:	bf1c      	itt	ne
 80006ee:	4610      	movne	r0, r2
 80006f0:	4619      	movne	r1, r3
 80006f2:	d10a      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000712:	bd70      	pop	{r4, r5, r6, pc}

08000714 <__aeabi_ddiv>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000722:	bf1d      	ittte	ne
 8000724:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000728:	ea94 0f0c 	teqne	r4, ip
 800072c:	ea95 0f0c 	teqne	r5, ip
 8000730:	f000 f8a7 	bleq	8000882 <__aeabi_ddiv+0x16e>
 8000734:	eba4 0405 	sub.w	r4, r4, r5
 8000738:	ea81 0e03 	eor.w	lr, r1, r3
 800073c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000740:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000744:	f000 8088 	beq.w	8000858 <__aeabi_ddiv+0x144>
 8000748:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800074c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000750:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000754:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000758:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800075c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000760:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000764:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000768:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800076c:	429d      	cmp	r5, r3
 800076e:	bf08      	it	eq
 8000770:	4296      	cmpeq	r6, r2
 8000772:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000776:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077a:	d202      	bcs.n	8000782 <__aeabi_ddiv+0x6e>
 800077c:	085b      	lsrs	r3, r3, #1
 800077e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000782:	1ab6      	subs	r6, r6, r2
 8000784:	eb65 0503 	sbc.w	r5, r5, r3
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000792:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000796:	ebb6 0e02 	subs.w	lr, r6, r2
 800079a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079e:	bf22      	ittt	cs
 80007a0:	1ab6      	subcs	r6, r6, r2
 80007a2:	4675      	movcs	r5, lr
 80007a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f4:	d018      	beq.n	8000828 <__aeabi_ddiv+0x114>
 80007f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000802:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000806:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000812:	d1c0      	bne.n	8000796 <__aeabi_ddiv+0x82>
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	d10b      	bne.n	8000832 <__aeabi_ddiv+0x11e>
 800081a:	ea41 0100 	orr.w	r1, r1, r0
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000826:	e7b6      	b.n	8000796 <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	bf04      	itt	eq
 800082e:	4301      	orreq	r1, r0
 8000830:	2000      	moveq	r0, #0
 8000832:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000836:	bf88      	it	hi
 8000838:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800083c:	f63f aeaf 	bhi.w	800059e <__aeabi_dmul+0xde>
 8000840:	ebb5 0c03 	subs.w	ip, r5, r3
 8000844:	bf04      	itt	eq
 8000846:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084e:	f150 0000 	adcs.w	r0, r0, #0
 8000852:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000856:	bd70      	pop	{r4, r5, r6, pc}
 8000858:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800085c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000860:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000864:	bfc2      	ittt	gt
 8000866:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086e:	bd70      	popgt	{r4, r5, r6, pc}
 8000870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000874:	f04f 0e00 	mov.w	lr, #0
 8000878:	3c01      	subs	r4, #1
 800087a:	e690      	b.n	800059e <__aeabi_dmul+0xde>
 800087c:	ea45 0e06 	orr.w	lr, r5, r6
 8000880:	e68d      	b.n	800059e <__aeabi_dmul+0xde>
 8000882:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000886:	ea94 0f0c 	teq	r4, ip
 800088a:	bf08      	it	eq
 800088c:	ea95 0f0c 	teqeq	r5, ip
 8000890:	f43f af3b 	beq.w	800070a <__aeabi_dmul+0x24a>
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	d10a      	bne.n	80008b0 <__aeabi_ddiv+0x19c>
 800089a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089e:	f47f af34 	bne.w	800070a <__aeabi_dmul+0x24a>
 80008a2:	ea95 0f0c 	teq	r5, ip
 80008a6:	f47f af25 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008aa:	4610      	mov	r0, r2
 80008ac:	4619      	mov	r1, r3
 80008ae:	e72c      	b.n	800070a <__aeabi_dmul+0x24a>
 80008b0:	ea95 0f0c 	teq	r5, ip
 80008b4:	d106      	bne.n	80008c4 <__aeabi_ddiv+0x1b0>
 80008b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ba:	f43f aefd 	beq.w	80006b8 <__aeabi_dmul+0x1f8>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e722      	b.n	800070a <__aeabi_dmul+0x24a>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	f47f aec5 	bne.w	800065c <__aeabi_dmul+0x19c>
 80008d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d6:	f47f af0d 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008de:	f47f aeeb 	bne.w	80006b8 <__aeabi_dmul+0x1f8>
 80008e2:	e712      	b.n	800070a <__aeabi_dmul+0x24a>

080008e4 <__gedf2>:
 80008e4:	f04f 3cff 	mov.w	ip, #4294967295
 80008e8:	e006      	b.n	80008f8 <__cmpdf2+0x4>
 80008ea:	bf00      	nop

080008ec <__ledf2>:
 80008ec:	f04f 0c01 	mov.w	ip, #1
 80008f0:	e002      	b.n	80008f8 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__cmpdf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000900:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000904:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800090e:	d01b      	beq.n	8000948 <__cmpdf2+0x54>
 8000910:	b001      	add	sp, #4
 8000912:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000916:	bf0c      	ite	eq
 8000918:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800091c:	ea91 0f03 	teqne	r1, r3
 8000920:	bf02      	ittt	eq
 8000922:	ea90 0f02 	teqeq	r0, r2
 8000926:	2000      	moveq	r0, #0
 8000928:	4770      	bxeq	lr
 800092a:	f110 0f00 	cmn.w	r0, #0
 800092e:	ea91 0f03 	teq	r1, r3
 8000932:	bf58      	it	pl
 8000934:	4299      	cmppl	r1, r3
 8000936:	bf08      	it	eq
 8000938:	4290      	cmpeq	r0, r2
 800093a:	bf2c      	ite	cs
 800093c:	17d8      	asrcs	r0, r3, #31
 800093e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000942:	f040 0001 	orr.w	r0, r0, #1
 8000946:	4770      	bx	lr
 8000948:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800094c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000950:	d102      	bne.n	8000958 <__cmpdf2+0x64>
 8000952:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000956:	d107      	bne.n	8000968 <__cmpdf2+0x74>
 8000958:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d1d6      	bne.n	8000910 <__cmpdf2+0x1c>
 8000962:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000966:	d0d3      	beq.n	8000910 <__cmpdf2+0x1c>
 8000968:	f85d 0b04 	ldr.w	r0, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop

08000970 <__aeabi_cdrcmple>:
 8000970:	4684      	mov	ip, r0
 8000972:	4610      	mov	r0, r2
 8000974:	4662      	mov	r2, ip
 8000976:	468c      	mov	ip, r1
 8000978:	4619      	mov	r1, r3
 800097a:	4663      	mov	r3, ip
 800097c:	e000      	b.n	8000980 <__aeabi_cdcmpeq>
 800097e:	bf00      	nop

08000980 <__aeabi_cdcmpeq>:
 8000980:	b501      	push	{r0, lr}
 8000982:	f7ff ffb7 	bl	80008f4 <__cmpdf2>
 8000986:	2800      	cmp	r0, #0
 8000988:	bf48      	it	mi
 800098a:	f110 0f00 	cmnmi.w	r0, #0
 800098e:	bd01      	pop	{r0, pc}

08000990 <__aeabi_dcmpeq>:
 8000990:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000994:	f7ff fff4 	bl	8000980 <__aeabi_cdcmpeq>
 8000998:	bf0c      	ite	eq
 800099a:	2001      	moveq	r0, #1
 800099c:	2000      	movne	r0, #0
 800099e:	f85d fb08 	ldr.w	pc, [sp], #8
 80009a2:	bf00      	nop

080009a4 <__aeabi_dcmplt>:
 80009a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a8:	f7ff ffea 	bl	8000980 <__aeabi_cdcmpeq>
 80009ac:	bf34      	ite	cc
 80009ae:	2001      	movcc	r0, #1
 80009b0:	2000      	movcs	r0, #0
 80009b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b6:	bf00      	nop

080009b8 <__aeabi_dcmple>:
 80009b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009bc:	f7ff ffe0 	bl	8000980 <__aeabi_cdcmpeq>
 80009c0:	bf94      	ite	ls
 80009c2:	2001      	movls	r0, #1
 80009c4:	2000      	movhi	r0, #0
 80009c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ca:	bf00      	nop

080009cc <__aeabi_dcmpge>:
 80009cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d0:	f7ff ffce 	bl	8000970 <__aeabi_cdrcmple>
 80009d4:	bf94      	ite	ls
 80009d6:	2001      	movls	r0, #1
 80009d8:	2000      	movhi	r0, #0
 80009da:	f85d fb08 	ldr.w	pc, [sp], #8
 80009de:	bf00      	nop

080009e0 <__aeabi_dcmpgt>:
 80009e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e4:	f7ff ffc4 	bl	8000970 <__aeabi_cdrcmple>
 80009e8:	bf34      	ite	cc
 80009ea:	2001      	movcc	r0, #1
 80009ec:	2000      	movcs	r0, #0
 80009ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f2:	bf00      	nop

080009f4 <__aeabi_d2iz>:
 80009f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009fc:	d215      	bcs.n	8000a2a <__aeabi_d2iz+0x36>
 80009fe:	d511      	bpl.n	8000a24 <__aeabi_d2iz+0x30>
 8000a00:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a04:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a08:	d912      	bls.n	8000a30 <__aeabi_d2iz+0x3c>
 8000a0a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a0e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a12:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a1e:	bf18      	it	ne
 8000a20:	4240      	negne	r0, r0
 8000a22:	4770      	bx	lr
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a2e:	d105      	bne.n	8000a3c <__aeabi_d2iz+0x48>
 8000a30:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a34:	bf08      	it	eq
 8000a36:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b089      	sub	sp, #36	; 0x24
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	61fb      	str	r3, [r7, #28]
 8000a52:	2300      	movs	r3, #0
 8000a54:	613b      	str	r3, [r7, #16]
 8000a56:	2300      	movs	r3, #0
 8000a58:	61bb      	str	r3, [r7, #24]
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	617b      	str	r3, [r7, #20]
 8000a62:	2300      	movs	r3, #0
 8000a64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	78db      	ldrb	r3, [r3, #3]
 8000a6a:	f003 030f 	and.w	r3, r3, #15
 8000a6e:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	78db      	ldrb	r3, [r3, #3]
 8000a74:	f003 0310 	and.w	r3, r3, #16
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d005      	beq.n	8000a88 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	789b      	ldrb	r3, [r3, #2]
 8000a80:	461a      	mov	r2, r3
 8000a82:	69fb      	ldr	r3, [r7, #28]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	881b      	ldrh	r3, [r3, #0]
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d044      	beq.n	8000b1c <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000a98:	2300      	movs	r3, #0
 8000a9a:	61bb      	str	r3, [r7, #24]
 8000a9c:	e038      	b.n	8000b10 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	69bb      	ldr	r3, [r7, #24]
 8000aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa6:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	881b      	ldrh	r3, [r3, #0]
 8000aac:	461a      	mov	r2, r3
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000ab4:	693a      	ldr	r2, [r7, #16]
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d126      	bne.n	8000b0a <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000abc:	69bb      	ldr	r3, [r7, #24]
 8000abe:	009b      	lsls	r3, r3, #2
 8000ac0:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000ac2:	220f      	movs	r2, #15
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aca:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	43db      	mvns	r3, r3
 8000ad0:	697a      	ldr	r2, [r7, #20]
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000ad6:	69fa      	ldr	r2, [r7, #28]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	fa02 f303 	lsl.w	r3, r2, r3
 8000ade:	697a      	ldr	r2, [r7, #20]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	78db      	ldrb	r3, [r3, #3]
 8000ae8:	2b28      	cmp	r3, #40	; 0x28
 8000aea:	d105      	bne.n	8000af8 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000aec:	2201      	movs	r2, #1
 8000aee:	69bb      	ldr	r3, [r7, #24]
 8000af0:	409a      	lsls	r2, r3
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	615a      	str	r2, [r3, #20]
 8000af6:	e008      	b.n	8000b0a <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	78db      	ldrb	r3, [r3, #3]
 8000afc:	2b48      	cmp	r3, #72	; 0x48
 8000afe:	d104      	bne.n	8000b0a <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000b00:	2201      	movs	r2, #1
 8000b02:	69bb      	ldr	r3, [r7, #24]
 8000b04:	409a      	lsls	r2, r3
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000b0a:	69bb      	ldr	r3, [r7, #24]
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	61bb      	str	r3, [r7, #24]
 8000b10:	69bb      	ldr	r3, [r7, #24]
 8000b12:	2b07      	cmp	r3, #7
 8000b14:	d9c3      	bls.n	8000a9e <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	697a      	ldr	r2, [r7, #20]
 8000b1a:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	881b      	ldrh	r3, [r3, #0]
 8000b20:	2bff      	cmp	r3, #255	; 0xff
 8000b22:	d946      	bls.n	8000bb2 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	61bb      	str	r3, [r7, #24]
 8000b2e:	e03a      	b.n	8000ba6 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000b30:	69bb      	ldr	r3, [r7, #24]
 8000b32:	3308      	adds	r3, #8
 8000b34:	2201      	movs	r2, #1
 8000b36:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3a:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	881b      	ldrh	r3, [r3, #0]
 8000b40:	461a      	mov	r2, r3
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	4013      	ands	r3, r2
 8000b46:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000b48:	693a      	ldr	r2, [r7, #16]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	d127      	bne.n	8000ba0 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000b50:	69bb      	ldr	r3, [r7, #24]
 8000b52:	009b      	lsls	r3, r3, #2
 8000b54:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000b56:	220f      	movs	r2, #15
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	43db      	mvns	r3, r3
 8000b64:	697a      	ldr	r2, [r7, #20]
 8000b66:	4013      	ands	r3, r2
 8000b68:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000b6a:	69fa      	ldr	r2, [r7, #28]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b72:	697a      	ldr	r2, [r7, #20]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	78db      	ldrb	r3, [r3, #3]
 8000b7c:	2b28      	cmp	r3, #40	; 0x28
 8000b7e:	d105      	bne.n	8000b8c <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000b80:	69bb      	ldr	r3, [r7, #24]
 8000b82:	3308      	adds	r3, #8
 8000b84:	2201      	movs	r2, #1
 8000b86:	409a      	lsls	r2, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	78db      	ldrb	r3, [r3, #3]
 8000b90:	2b48      	cmp	r3, #72	; 0x48
 8000b92:	d105      	bne.n	8000ba0 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000b94:	69bb      	ldr	r3, [r7, #24]
 8000b96:	3308      	adds	r3, #8
 8000b98:	2201      	movs	r2, #1
 8000b9a:	409a      	lsls	r2, r3
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000ba0:	69bb      	ldr	r3, [r7, #24]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	61bb      	str	r3, [r7, #24]
 8000ba6:	69bb      	ldr	r3, [r7, #24]
 8000ba8:	2b07      	cmp	r3, #7
 8000baa:	d9c1      	bls.n	8000b30 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	697a      	ldr	r2, [r7, #20]
 8000bb0:	605a      	str	r2, [r3, #4]
  }
}
 8000bb2:	bf00      	nop
 8000bb4:	3724      	adds	r7, #36	; 0x24
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr

08000bbc <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000bc8:	78fb      	ldrb	r3, [r7, #3]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d006      	beq.n	8000bdc <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000bce:	4909      	ldr	r1, [pc, #36]	; (8000bf4 <RCC_APB2PeriphClockCmd+0x38>)
 8000bd0:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <RCC_APB2PeriphClockCmd+0x38>)
 8000bd2:	699a      	ldr	r2, [r3, #24]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000bda:	e006      	b.n	8000bea <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000bdc:	4905      	ldr	r1, [pc, #20]	; (8000bf4 <RCC_APB2PeriphClockCmd+0x38>)
 8000bde:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <RCC_APB2PeriphClockCmd+0x38>)
 8000be0:	699a      	ldr	r2, [r3, #24]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	43db      	mvns	r3, r3
 8000be6:	4013      	ands	r3, r2
 8000be8:	618b      	str	r3, [r1, #24]
}
 8000bea:	bf00      	nop
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bc80      	pop	{r7}
 8000bf2:	4770      	bx	lr
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	460b      	mov	r3, r1
 8000c02:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000c04:	78fb      	ldrb	r3, [r7, #3]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d006      	beq.n	8000c18 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000c0a:	4909      	ldr	r1, [pc, #36]	; (8000c30 <RCC_APB1PeriphClockCmd+0x38>)
 8000c0c:	4b08      	ldr	r3, [pc, #32]	; (8000c30 <RCC_APB1PeriphClockCmd+0x38>)
 8000c0e:	69da      	ldr	r2, [r3, #28]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	4313      	orrs	r3, r2
 8000c14:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000c16:	e006      	b.n	8000c26 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000c18:	4905      	ldr	r1, [pc, #20]	; (8000c30 <RCC_APB1PeriphClockCmd+0x38>)
 8000c1a:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <RCC_APB1PeriphClockCmd+0x38>)
 8000c1c:	69da      	ldr	r2, [r3, #28]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	43db      	mvns	r3, r3
 8000c22:	4013      	ands	r3, r2
 8000c24:	61cb      	str	r3, [r1, #28]
}
 8000c26:	bf00      	nop
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bc80      	pop	{r7}
 8000c2e:	4770      	bx	lr
 8000c30:	40021000 	.word	0x40021000

08000c34 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b085      	sub	sp, #20
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	881b      	ldrh	r3, [r3, #0]
 8000c46:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	4a2e      	ldr	r2, [pc, #184]	; (8000d04 <TIM_TimeBaseInit+0xd0>)
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	d013      	beq.n	8000c78 <TIM_TimeBaseInit+0x44>
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4a2d      	ldr	r2, [pc, #180]	; (8000d08 <TIM_TimeBaseInit+0xd4>)
 8000c54:	4293      	cmp	r3, r2
 8000c56:	d00f      	beq.n	8000c78 <TIM_TimeBaseInit+0x44>
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c5e:	d00b      	beq.n	8000c78 <TIM_TimeBaseInit+0x44>
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4a2a      	ldr	r2, [pc, #168]	; (8000d0c <TIM_TimeBaseInit+0xd8>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d007      	beq.n	8000c78 <TIM_TimeBaseInit+0x44>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	4a29      	ldr	r2, [pc, #164]	; (8000d10 <TIM_TimeBaseInit+0xdc>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d003      	beq.n	8000c78 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	4a28      	ldr	r2, [pc, #160]	; (8000d14 <TIM_TimeBaseInit+0xe0>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d108      	bne.n	8000c8a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8000c78:	89fb      	ldrh	r3, [r7, #14]
 8000c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c7e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	885a      	ldrh	r2, [r3, #2]
 8000c84:	89fb      	ldrh	r3, [r7, #14]
 8000c86:	4313      	orrs	r3, r2
 8000c88:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4a22      	ldr	r2, [pc, #136]	; (8000d18 <TIM_TimeBaseInit+0xe4>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d00c      	beq.n	8000cac <TIM_TimeBaseInit+0x78>
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4a21      	ldr	r2, [pc, #132]	; (8000d1c <TIM_TimeBaseInit+0xe8>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d008      	beq.n	8000cac <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8000c9a:	89fb      	ldrh	r3, [r7, #14]
 8000c9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000ca0:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	88da      	ldrh	r2, [r3, #6]
 8000ca6:	89fb      	ldrh	r3, [r7, #14]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	89fa      	ldrh	r2, [r7, #14]
 8000cb0:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	889a      	ldrh	r2, [r3, #4]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	881a      	ldrh	r2, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4a0f      	ldr	r2, [pc, #60]	; (8000d04 <TIM_TimeBaseInit+0xd0>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d00f      	beq.n	8000cea <TIM_TimeBaseInit+0xb6>
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4a0e      	ldr	r2, [pc, #56]	; (8000d08 <TIM_TimeBaseInit+0xd4>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d00b      	beq.n	8000cea <TIM_TimeBaseInit+0xb6>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4a12      	ldr	r2, [pc, #72]	; (8000d20 <TIM_TimeBaseInit+0xec>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d007      	beq.n	8000cea <TIM_TimeBaseInit+0xb6>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4a11      	ldr	r2, [pc, #68]	; (8000d24 <TIM_TimeBaseInit+0xf0>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d003      	beq.n	8000cea <TIM_TimeBaseInit+0xb6>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4a10      	ldr	r2, [pc, #64]	; (8000d28 <TIM_TimeBaseInit+0xf4>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d104      	bne.n	8000cf4 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	7a1b      	ldrb	r3, [r3, #8]
 8000cee:	b29a      	uxth	r2, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	829a      	strh	r2, [r3, #20]
}
 8000cfa:	bf00      	nop
 8000cfc:	3714      	adds	r7, #20
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bc80      	pop	{r7}
 8000d02:	4770      	bx	lr
 8000d04:	40012c00 	.word	0x40012c00
 8000d08:	40013400 	.word	0x40013400
 8000d0c:	40000400 	.word	0x40000400
 8000d10:	40000800 	.word	0x40000800
 8000d14:	40000c00 	.word	0x40000c00
 8000d18:	40001000 	.word	0x40001000
 8000d1c:	40001400 	.word	0x40001400
 8000d20:	40014000 	.word	0x40014000
 8000d24:	40014400 	.word	0x40014400
 8000d28:	40014800 	.word	0x40014800

08000d2c <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000d36:	2300      	movs	r3, #0
 8000d38:	817b      	strh	r3, [r7, #10]
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	81fb      	strh	r3, [r7, #14]
 8000d3e:	2300      	movs	r3, #0
 8000d40:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	8c1b      	ldrh	r3, [r3, #32]
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	f023 0310 	bic.w	r3, r3, #16
 8000d4c:	b29a      	uxth	r2, r3
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	8c1b      	ldrh	r3, [r3, #32]
 8000d56:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	889b      	ldrh	r3, [r3, #4]
 8000d5c:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	8b1b      	ldrh	r3, [r3, #24]
 8000d62:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 8000d64:	897b      	ldrh	r3, [r7, #10]
 8000d66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000d6a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 8000d6c:	897b      	ldrh	r3, [r7, #10]
 8000d6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d72:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	881b      	ldrh	r3, [r3, #0]
 8000d78:	021b      	lsls	r3, r3, #8
 8000d7a:	b29a      	uxth	r2, r3
 8000d7c:	897b      	ldrh	r3, [r7, #10]
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8000d82:	89fb      	ldrh	r3, [r7, #14]
 8000d84:	f023 0320 	bic.w	r3, r3, #32
 8000d88:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	891b      	ldrh	r3, [r3, #8]
 8000d8e:	011b      	lsls	r3, r3, #4
 8000d90:	b29a      	uxth	r2, r3
 8000d92:	89fb      	ldrh	r3, [r7, #14]
 8000d94:	4313      	orrs	r3, r2
 8000d96:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	885b      	ldrh	r3, [r3, #2]
 8000d9c:	011b      	lsls	r3, r3, #4
 8000d9e:	b29a      	uxth	r2, r3
 8000da0:	89fb      	ldrh	r3, [r7, #14]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4a22      	ldr	r2, [pc, #136]	; (8000e34 <TIM_OC2Init+0x108>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d003      	beq.n	8000db6 <TIM_OC2Init+0x8a>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4a21      	ldr	r2, [pc, #132]	; (8000e38 <TIM_OC2Init+0x10c>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d12b      	bne.n	8000e0e <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 8000db6:	89fb      	ldrh	r3, [r7, #14]
 8000db8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000dbc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	895b      	ldrh	r3, [r3, #10]
 8000dc2:	011b      	lsls	r3, r3, #4
 8000dc4:	b29a      	uxth	r2, r3
 8000dc6:	89fb      	ldrh	r3, [r7, #14]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 8000dcc:	89fb      	ldrh	r3, [r7, #14]
 8000dce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000dd2:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	889b      	ldrh	r3, [r3, #4]
 8000dd8:	011b      	lsls	r3, r3, #4
 8000dda:	b29a      	uxth	r2, r3
 8000ddc:	89fb      	ldrh	r3, [r7, #14]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 8000de2:	89bb      	ldrh	r3, [r7, #12]
 8000de4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000de8:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 8000dea:	89bb      	ldrh	r3, [r7, #12]
 8000dec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000df0:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	899b      	ldrh	r3, [r3, #12]
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	b29a      	uxth	r2, r3
 8000dfa:	89bb      	ldrh	r3, [r7, #12]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	89db      	ldrh	r3, [r3, #14]
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	b29a      	uxth	r2, r3
 8000e08:	89bb      	ldrh	r3, [r7, #12]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	89ba      	ldrh	r2, [r7, #12]
 8000e12:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	897a      	ldrh	r2, [r7, #10]
 8000e18:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	88da      	ldrh	r2, [r3, #6]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	89fa      	ldrh	r2, [r7, #14]
 8000e26:	841a      	strh	r2, [r3, #32]
}
 8000e28:	bf00      	nop
 8000e2a:	3714      	adds	r7, #20
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bc80      	pop	{r7}
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	40012c00 	.word	0x40012c00
 8000e38:	40013400 	.word	0x40013400

08000e3c <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b085      	sub	sp, #20
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000e46:	2300      	movs	r3, #0
 8000e48:	817b      	strh	r3, [r7, #10]
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	81fb      	strh	r3, [r7, #14]
 8000e4e:	2300      	movs	r3, #0
 8000e50:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	8c1b      	ldrh	r3, [r3, #32]
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e5c:	b29a      	uxth	r2, r3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	8c1b      	ldrh	r3, [r3, #32]
 8000e66:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	889b      	ldrh	r3, [r3, #4]
 8000e6c:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	8b9b      	ldrh	r3, [r3, #28]
 8000e72:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 8000e74:	897b      	ldrh	r3, [r7, #10]
 8000e76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000e7a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 8000e7c:	897b      	ldrh	r3, [r7, #10]
 8000e7e:	f023 0303 	bic.w	r3, r3, #3
 8000e82:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	881a      	ldrh	r2, [r3, #0]
 8000e88:	897b      	ldrh	r3, [r7, #10]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8000e8e:	89fb      	ldrh	r3, [r7, #14]
 8000e90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000e94:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	891b      	ldrh	r3, [r3, #8]
 8000e9a:	021b      	lsls	r3, r3, #8
 8000e9c:	b29a      	uxth	r2, r3
 8000e9e:	89fb      	ldrh	r3, [r7, #14]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	885b      	ldrh	r3, [r3, #2]
 8000ea8:	021b      	lsls	r3, r3, #8
 8000eaa:	b29a      	uxth	r2, r3
 8000eac:	89fb      	ldrh	r3, [r7, #14]
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a22      	ldr	r2, [pc, #136]	; (8000f40 <TIM_OC3Init+0x104>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d003      	beq.n	8000ec2 <TIM_OC3Init+0x86>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a21      	ldr	r2, [pc, #132]	; (8000f44 <TIM_OC3Init+0x108>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d12b      	bne.n	8000f1a <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 8000ec2:	89fb      	ldrh	r3, [r7, #14]
 8000ec4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000ec8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	895b      	ldrh	r3, [r3, #10]
 8000ece:	021b      	lsls	r3, r3, #8
 8000ed0:	b29a      	uxth	r2, r3
 8000ed2:	89fb      	ldrh	r3, [r7, #14]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 8000ed8:	89fb      	ldrh	r3, [r7, #14]
 8000eda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000ede:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	889b      	ldrh	r3, [r3, #4]
 8000ee4:	021b      	lsls	r3, r3, #8
 8000ee6:	b29a      	uxth	r2, r3
 8000ee8:	89fb      	ldrh	r3, [r7, #14]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 8000eee:	89bb      	ldrh	r3, [r7, #12]
 8000ef0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000ef4:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 8000ef6:	89bb      	ldrh	r3, [r7, #12]
 8000ef8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000efc:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	899b      	ldrh	r3, [r3, #12]
 8000f02:	011b      	lsls	r3, r3, #4
 8000f04:	b29a      	uxth	r2, r3
 8000f06:	89bb      	ldrh	r3, [r7, #12]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	89db      	ldrh	r3, [r3, #14]
 8000f10:	011b      	lsls	r3, r3, #4
 8000f12:	b29a      	uxth	r2, r3
 8000f14:	89bb      	ldrh	r3, [r7, #12]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	89ba      	ldrh	r2, [r7, #12]
 8000f1e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	897a      	ldrh	r2, [r7, #10]
 8000f24:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	88da      	ldrh	r2, [r3, #6]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	89fa      	ldrh	r2, [r7, #14]
 8000f32:	841a      	strh	r2, [r3, #32]
}
 8000f34:	bf00      	nop
 8000f36:	3714      	adds	r7, #20
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	40012c00 	.word	0x40012c00
 8000f44:	40013400 	.word	0x40013400

08000f48 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000f52:	2300      	movs	r3, #0
 8000f54:	81bb      	strh	r3, [r7, #12]
 8000f56:	2300      	movs	r3, #0
 8000f58:	817b      	strh	r3, [r7, #10]
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	8c1b      	ldrh	r3, [r3, #32]
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	8c1b      	ldrh	r3, [r3, #32]
 8000f72:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	889b      	ldrh	r3, [r3, #4]
 8000f78:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	8b9b      	ldrh	r3, [r3, #28]
 8000f7e:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 8000f80:	89bb      	ldrh	r3, [r7, #12]
 8000f82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000f86:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 8000f88:	89bb      	ldrh	r3, [r7, #12]
 8000f8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f8e:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	881b      	ldrh	r3, [r3, #0]
 8000f94:	021b      	lsls	r3, r3, #8
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	89bb      	ldrh	r3, [r7, #12]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8000f9e:	897b      	ldrh	r3, [r7, #10]
 8000fa0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000fa4:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	891b      	ldrh	r3, [r3, #8]
 8000faa:	031b      	lsls	r3, r3, #12
 8000fac:	b29a      	uxth	r2, r3
 8000fae:	897b      	ldrh	r3, [r7, #10]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	885b      	ldrh	r3, [r3, #2]
 8000fb8:	031b      	lsls	r3, r3, #12
 8000fba:	b29a      	uxth	r2, r3
 8000fbc:	897b      	ldrh	r3, [r7, #10]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a12      	ldr	r2, [pc, #72]	; (8001010 <TIM_OC4Init+0xc8>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d003      	beq.n	8000fd2 <TIM_OC4Init+0x8a>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a11      	ldr	r2, [pc, #68]	; (8001014 <TIM_OC4Init+0xcc>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d10a      	bne.n	8000fe8 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 8000fd2:	89fb      	ldrh	r3, [r7, #14]
 8000fd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000fd8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	899b      	ldrh	r3, [r3, #12]
 8000fde:	019b      	lsls	r3, r3, #6
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	89fb      	ldrh	r3, [r7, #14]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	89fa      	ldrh	r2, [r7, #14]
 8000fec:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	89ba      	ldrh	r2, [r7, #12]
 8000ff2:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	88da      	ldrh	r2, [r3, #6]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	897a      	ldrh	r2, [r7, #10]
 8001002:	841a      	strh	r2, [r3, #32]
}
 8001004:	bf00      	nop
 8001006:	3714      	adds	r7, #20
 8001008:	46bd      	mov	sp, r7
 800100a:	bc80      	pop	{r7}
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	40012c00 	.word	0x40012c00
 8001014:	40013400 	.word	0x40013400

08001018 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	460b      	mov	r3, r1
 8001022:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001024:	78fb      	ldrb	r3, [r7, #3]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d008      	beq.n	800103c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	881b      	ldrh	r3, [r3, #0]
 800102e:	b29b      	uxth	r3, r3
 8001030:	f043 0301 	orr.w	r3, r3, #1
 8001034:	b29a      	uxth	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 800103a:	e007      	b.n	800104c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	881b      	ldrh	r3, [r3, #0]
 8001040:	b29b      	uxth	r3, r3
 8001042:	f023 0301 	bic.w	r3, r3, #1
 8001046:	b29a      	uxth	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	801a      	strh	r2, [r3, #0]
}
 800104c:	bf00      	nop
 800104e:	370c      	adds	r7, #12
 8001050:	46bd      	mov	sp, r7
 8001052:	bc80      	pop	{r7}
 8001054:	4770      	bx	lr

08001056 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001056:	b480      	push	{r7}
 8001058:	b083      	sub	sp, #12
 800105a:	af00      	add	r7, sp, #0
 800105c:	6078      	str	r0, [r7, #4]
 800105e:	460b      	mov	r3, r1
 8001060:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001062:	78fb      	ldrb	r3, [r7, #3]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d00c      	beq.n	8001082 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800106e:	b29b      	uxth	r3, r3
 8001070:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001074:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001078:	b29a      	uxth	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
  }  
}
 8001080:	e009      	b.n	8001096 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001088:	b29b      	uxth	r3, r3
 800108a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800108e:	b29a      	uxth	r2, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr

080010a0 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80010ac:	78fb      	ldrb	r3, [r7, #3]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d008      	beq.n	80010c4 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	881b      	ldrh	r3, [r3, #0]
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010bc:	b29a      	uxth	r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 80010c2:	e007      	b.n	80010d4 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	881b      	ldrh	r3, [r3, #0]
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	801a      	strh	r2, [r3, #0]
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	bc80      	pop	{r7}
 80010dc:	4770      	bx	lr

080010de <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80010de:	b480      	push	{r7}
 80010e0:	b085      	sub	sp, #20
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
 80010e6:	460b      	mov	r3, r1
 80010e8:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	8b1b      	ldrh	r3, [r3, #24]
 80010f2:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 80010f4:	89fb      	ldrh	r3, [r7, #14]
 80010f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010fa:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80010fc:	887b      	ldrh	r3, [r7, #2]
 80010fe:	021b      	lsls	r3, r3, #8
 8001100:	b29a      	uxth	r2, r3
 8001102:	89fb      	ldrh	r3, [r7, #14]
 8001104:	4313      	orrs	r3, r2
 8001106:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	89fa      	ldrh	r2, [r7, #14]
 800110c:	831a      	strh	r2, [r3, #24]
}
 800110e:	bf00      	nop
 8001110:	3714      	adds	r7, #20
 8001112:	46bd      	mov	sp, r7
 8001114:	bc80      	pop	{r7}
 8001116:	4770      	bx	lr

08001118 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	460b      	mov	r3, r1
 8001122:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	8b9b      	ldrh	r3, [r3, #28]
 800112c:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 800112e:	89fb      	ldrh	r3, [r7, #14]
 8001130:	f023 0308 	bic.w	r3, r3, #8
 8001134:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8001136:	89fa      	ldrh	r2, [r7, #14]
 8001138:	887b      	ldrh	r3, [r7, #2]
 800113a:	4313      	orrs	r3, r2
 800113c:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	89fa      	ldrh	r2, [r7, #14]
 8001142:	839a      	strh	r2, [r3, #28]
}
 8001144:	bf00      	nop
 8001146:	3714      	adds	r7, #20
 8001148:	46bd      	mov	sp, r7
 800114a:	bc80      	pop	{r7}
 800114c:	4770      	bx	lr

0800114e <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800114e:	b480      	push	{r7}
 8001150:	b085      	sub	sp, #20
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
 8001156:	460b      	mov	r3, r1
 8001158:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	8b9b      	ldrh	r3, [r3, #28]
 8001162:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 8001164:	89fb      	ldrh	r3, [r7, #14]
 8001166:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800116a:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 800116c:	887b      	ldrh	r3, [r7, #2]
 800116e:	021b      	lsls	r3, r3, #8
 8001170:	b29a      	uxth	r2, r3
 8001172:	89fb      	ldrh	r3, [r7, #14]
 8001174:	4313      	orrs	r3, r2
 8001176:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	89fa      	ldrh	r2, [r7, #14]
 800117c:	839a      	strh	r2, [r3, #28]
}
 800117e:	bf00      	nop
 8001180:	3714      	adds	r7, #20
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr

08001188 <Initialize_Ports>:

/*............................VARIABLES.............................................*/
double sin_value = 0;

void Initialize_Ports()
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
	/*ENABLE CLOCK*/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800118e:	2101      	movs	r1, #1
 8001190:	2004      	movs	r0, #4
 8001192:	f7ff fd13 	bl	8000bbc <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8001196:	2101      	movs	r1, #1
 8001198:	2008      	movs	r0, #8
 800119a:	f7ff fd0f 	bl	8000bbc <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800119e:	2101      	movs	r1, #1
 80011a0:	2010      	movs	r0, #16
 80011a2:	f7ff fd0b 	bl	8000bbc <RCC_APB2PeriphClockCmd>

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 80011a6:	2101      	movs	r1, #1
 80011a8:	2004      	movs	r0, #4
 80011aa:	f7ff fd25 	bl	8000bf8 <RCC_APB1PeriphClockCmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 80011ae:	2101      	movs	r1, #1
 80011b0:	2002      	movs	r0, #2
 80011b2:	f7ff fd21 	bl	8000bf8 <RCC_APB1PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 80011b6:	2101      	movs	r1, #1
 80011b8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80011bc:	f7ff fcfe 	bl	8000bbc <RCC_APB2PeriphClockCmd>

    GPIO_InitTypeDef gpioStructure;
    gpioStructure.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_9;
 80011c0:	f44f 7320 	mov.w	r3, #640	; 0x280
 80011c4:	80bb      	strh	r3, [r7, #4]
    gpioStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80011c6:	2318      	movs	r3, #24
 80011c8:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80011ca:	2303      	movs	r3, #3
 80011cc:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOB, &gpioStructure);
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	4619      	mov	r1, r3
 80011d2:	480f      	ldr	r0, [pc, #60]	; (8001210 <Initialize_Ports+0x88>)
 80011d4:	f7ff fc36 	bl	8000a44 <GPIO_Init>

    gpioStructure.GPIO_Pin = GPIO_Pin_10;
 80011d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011dc:	80bb      	strh	r3, [r7, #4]
    gpioStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80011de:	2318      	movs	r3, #24
 80011e0:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80011e2:	2303      	movs	r3, #3
 80011e4:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOA, &gpioStructure);
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	4619      	mov	r1, r3
 80011ea:	480a      	ldr	r0, [pc, #40]	; (8001214 <Initialize_Ports+0x8c>)
 80011ec:	f7ff fc2a 	bl	8000a44 <GPIO_Init>

    gpioStructure.GPIO_Pin = GPIO_Pin_6;
 80011f0:	2340      	movs	r3, #64	; 0x40
 80011f2:	80bb      	strh	r3, [r7, #4]
    gpioStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80011f4:	2318      	movs	r3, #24
 80011f6:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80011f8:	2303      	movs	r3, #3
 80011fa:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOA, &gpioStructure);
 80011fc:	1d3b      	adds	r3, r7, #4
 80011fe:	4619      	mov	r1, r3
 8001200:	4804      	ldr	r0, [pc, #16]	; (8001214 <Initialize_Ports+0x8c>)
 8001202:	f7ff fc1f 	bl	8000a44 <GPIO_Init>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40010c00 	.word	0x40010c00
 8001214:	40010800 	.word	0x40010800

08001218 <InitializeTimer>:

void InitializeTimer()
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
	/*ENVOLTRIA*/
    TIM_TimeBaseInitTypeDef timerInitStructure;
    timerInitStructure.TIM_Prescaler = 40000;	//400 => ~170hz senoidal
 800121e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8001222:	80bb      	strh	r3, [r7, #4]
    timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001224:	2300      	movs	r3, #0
 8001226:	80fb      	strh	r3, [r7, #6]
    timerInitStructure.TIM_Period = 999;
 8001228:	f240 33e7 	movw	r3, #999	; 0x3e7
 800122c:	813b      	strh	r3, [r7, #8]
    timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800122e:	2300      	movs	r3, #0
 8001230:	817b      	strh	r3, [r7, #10]
    timerInitStructure.TIM_RepetitionCounter = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	733b      	strb	r3, [r7, #12]
    TIM_TimeBaseInit(TIM3, &timerInitStructure);
 8001236:	1d3b      	adds	r3, r7, #4
 8001238:	4619      	mov	r1, r3
 800123a:	4813      	ldr	r0, [pc, #76]	; (8001288 <InitializeTimer+0x70>)
 800123c:	f7ff fcfa 	bl	8000c34 <TIM_TimeBaseInit>

    /*PORTADORAS A e B	*/
    timerInitStructure.TIM_Prescaler = 0;						// 72 => 72Mhz / 72 = 1Mhz
 8001240:	2300      	movs	r3, #0
 8001242:	80bb      	strh	r3, [r7, #4]
    timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001244:	2300      	movs	r3, #0
 8001246:	80fb      	strh	r3, [r7, #6]
    timerInitStructure.TIM_Period = 999;						// 1 + 999*(1us) = 1000us = 1ms periode
 8001248:	f240 33e7 	movw	r3, #999	; 0x3e7
 800124c:	813b      	strh	r3, [r7, #8]
    timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800124e:	2300      	movs	r3, #0
 8001250:	817b      	strh	r3, [r7, #10]
    timerInitStructure.TIM_RepetitionCounter = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	733b      	strb	r3, [r7, #12]
    TIM_TimeBaseInit(TIM4, &timerInitStructure);
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	4619      	mov	r1, r3
 800125a:	480c      	ldr	r0, [pc, #48]	; (800128c <InitializeTimer+0x74>)
 800125c:	f7ff fcea 	bl	8000c34 <TIM_TimeBaseInit>

    /*PORTADORA C	*/
    timerInitStructure.TIM_Prescaler = 0;						// 72 => 72Mhz / 72 = 1Mhz
 8001260:	2300      	movs	r3, #0
 8001262:	80bb      	strh	r3, [r7, #4]
    timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001264:	2300      	movs	r3, #0
 8001266:	80fb      	strh	r3, [r7, #6]
    timerInitStructure.TIM_Period = 999;						// 1 + 999*(1us) = 1000us = 1ms periode
 8001268:	f240 33e7 	movw	r3, #999	; 0x3e7
 800126c:	813b      	strh	r3, [r7, #8]
    timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800126e:	2300      	movs	r3, #0
 8001270:	817b      	strh	r3, [r7, #10]
    timerInitStructure.TIM_RepetitionCounter = 0;
 8001272:	2300      	movs	r3, #0
 8001274:	733b      	strb	r3, [r7, #12]
    TIM_TimeBaseInit(TIM1, &timerInitStructure);
 8001276:	1d3b      	adds	r3, r7, #4
 8001278:	4619      	mov	r1, r3
 800127a:	4805      	ldr	r0, [pc, #20]	; (8001290 <InitializeTimer+0x78>)
 800127c:	f7ff fcda 	bl	8000c34 <TIM_TimeBaseInit>

//  TIM3->CCMR2 |= (0 << 3);	//TIM_OC3PE = 0
//  TIM4->CCMR2 |= (1 << 2);	//OC3FE = 1
}
 8001280:	bf00      	nop
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40000400 	.word	0x40000400
 800128c:	40000800 	.word	0x40000800
 8001290:	40012c00 	.word	0x40012c00

08001294 <InitializePWMChannel>:

void InitializePWMChannel(int pulse1)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b086      	sub	sp, #24
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]

    TIM_OCInitTypeDef TIM_OCInitStructure;
    TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800129c:	2360      	movs	r3, #96	; 0x60
 800129e:	813b      	strh	r3, [r7, #8]
    TIM_OCInitStructure.TIM_Pulse = pulse1;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	81fb      	strh	r3, [r7, #14]
    TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80012a6:	2301      	movs	r3, #1
 80012a8:	817b      	strh	r3, [r7, #10]
    TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80012aa:	2300      	movs	r3, #0
 80012ac:	823b      	strh	r3, [r7, #16]

    TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 80012ae:	f107 0308 	add.w	r3, r7, #8
 80012b2:	4619      	mov	r1, r3
 80012b4:	481d      	ldr	r0, [pc, #116]	; (800132c <InitializePWMChannel+0x98>)
 80012b6:	f7ff fe47 	bl	8000f48 <TIM_OC4Init>
    TIM_OC2Init(TIM4, &TIM_OCInitStructure);
 80012ba:	f107 0308 	add.w	r3, r7, #8
 80012be:	4619      	mov	r1, r3
 80012c0:	481a      	ldr	r0, [pc, #104]	; (800132c <InitializePWMChannel+0x98>)
 80012c2:	f7ff fd33 	bl	8000d2c <TIM_OC2Init>
    TIM_OC3Init(TIM1, &TIM_OCInitStructure);
 80012c6:	f107 0308 	add.w	r3, r7, #8
 80012ca:	4619      	mov	r1, r3
 80012cc:	4818      	ldr	r0, [pc, #96]	; (8001330 <InitializePWMChannel+0x9c>)
 80012ce:	f7ff fdb5 	bl	8000e3c <TIM_OC3Init>

    TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
 80012d2:	2108      	movs	r1, #8
 80012d4:	4815      	ldr	r0, [pc, #84]	; (800132c <InitializePWMChannel+0x98>)
 80012d6:	f7ff ff3a 	bl	800114e <TIM_OC4PreloadConfig>
    TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);
 80012da:	2108      	movs	r1, #8
 80012dc:	4813      	ldr	r0, [pc, #76]	; (800132c <InitializePWMChannel+0x98>)
 80012de:	f7ff fefe 	bl	80010de <TIM_OC2PreloadConfig>
    TIM_OC3PreloadConfig(TIM1, TIM_OCPreload_Enable);
 80012e2:	2108      	movs	r1, #8
 80012e4:	4812      	ldr	r0, [pc, #72]	; (8001330 <InitializePWMChannel+0x9c>)
 80012e6:	f7ff ff17 	bl	8001118 <TIM_OC3PreloadConfig>

    TIM_ARRPreloadConfig(TIM4, ENABLE);
 80012ea:	2101      	movs	r1, #1
 80012ec:	480f      	ldr	r0, [pc, #60]	; (800132c <InitializePWMChannel+0x98>)
 80012ee:	f7ff fed7 	bl	80010a0 <TIM_ARRPreloadConfig>
    TIM_ARRPreloadConfig(TIM3, ENABLE);
 80012f2:	2101      	movs	r1, #1
 80012f4:	480f      	ldr	r0, [pc, #60]	; (8001334 <InitializePWMChannel+0xa0>)
 80012f6:	f7ff fed3 	bl	80010a0 <TIM_ARRPreloadConfig>
    TIM_ARRPreloadConfig(TIM1, ENABLE);
 80012fa:	2101      	movs	r1, #1
 80012fc:	480c      	ldr	r0, [pc, #48]	; (8001330 <InitializePWMChannel+0x9c>)
 80012fe:	f7ff fecf 	bl	80010a0 <TIM_ARRPreloadConfig>

    TIM_Cmd(TIM4, ENABLE);
 8001302:	2101      	movs	r1, #1
 8001304:	4809      	ldr	r0, [pc, #36]	; (800132c <InitializePWMChannel+0x98>)
 8001306:	f7ff fe87 	bl	8001018 <TIM_Cmd>
    TIM_Cmd(TIM3, ENABLE);	//Enable the TIM3
 800130a:	2101      	movs	r1, #1
 800130c:	4809      	ldr	r0, [pc, #36]	; (8001334 <InitializePWMChannel+0xa0>)
 800130e:	f7ff fe83 	bl	8001018 <TIM_Cmd>
    TIM_Cmd(TIM1, ENABLE);
 8001312:	2101      	movs	r1, #1
 8001314:	4806      	ldr	r0, [pc, #24]	; (8001330 <InitializePWMChannel+0x9c>)
 8001316:	f7ff fe7f 	bl	8001018 <TIM_Cmd>
    TIM_CtrlPWMOutputs(TIM1, ENABLE);			//Habilita PWM no TIM1
 800131a:	2101      	movs	r1, #1
 800131c:	4804      	ldr	r0, [pc, #16]	; (8001330 <InitializePWMChannel+0x9c>)
 800131e:	f7ff fe9a 	bl	8001056 <TIM_CtrlPWMOutputs>

}
 8001322:	bf00      	nop
 8001324:	3718      	adds	r7, #24
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40000800 	.word	0x40000800
 8001330:	40012c00 	.word	0x40012c00
 8001334:	40000400 	.word	0x40000400

08001338 <spwm>:

int spwm(double theta){
 8001338:	b5b0      	push	{r4, r5, r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	e9c7 0100 	strd	r0, r1, [r7]
	sin_value = sin(theta + (2 * pi * (TIM3->CNT - 1)/(TIM3->ARR)) );
 8001342:	4b2d      	ldr	r3, [pc, #180]	; (80013f8 <spwm+0xc0>)
 8001344:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001346:	b29b      	uxth	r3, r3
 8001348:	3b01      	subs	r3, #1
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff f852 	bl	80003f4 <__aeabi_i2d>
 8001350:	a327      	add	r3, pc, #156	; (adr r3, 80013f0 <spwm+0xb8>)
 8001352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001356:	f7ff f8b3 	bl	80004c0 <__aeabi_dmul>
 800135a:	4603      	mov	r3, r0
 800135c:	460c      	mov	r4, r1
 800135e:	4625      	mov	r5, r4
 8001360:	461c      	mov	r4, r3
 8001362:	4b25      	ldr	r3, [pc, #148]	; (80013f8 <spwm+0xc0>)
 8001364:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001366:	b29b      	uxth	r3, r3
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff f843 	bl	80003f4 <__aeabi_i2d>
 800136e:	4602      	mov	r2, r0
 8001370:	460b      	mov	r3, r1
 8001372:	4620      	mov	r0, r4
 8001374:	4629      	mov	r1, r5
 8001376:	f7ff f9cd 	bl	8000714 <__aeabi_ddiv>
 800137a:	4603      	mov	r3, r0
 800137c:	460c      	mov	r4, r1
 800137e:	4618      	mov	r0, r3
 8001380:	4621      	mov	r1, r4
 8001382:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001386:	f7fe fee9 	bl	800015c <__adddf3>
 800138a:	4603      	mov	r3, r0
 800138c:	460c      	mov	r4, r1
 800138e:	4618      	mov	r0, r3
 8001390:	4621      	mov	r1, r4
 8001392:	f000 f9a9 	bl	80016e8 <sin>
 8001396:	4603      	mov	r3, r0
 8001398:	460c      	mov	r4, r1
 800139a:	4a18      	ldr	r2, [pc, #96]	; (80013fc <spwm+0xc4>)
 800139c:	e882 0018 	stmia.w	r2, {r3, r4}
	return (int)( (TIM3->ARR) * 0.5 * (1 + sin_value) );	//Zero Phase
 80013a0:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <spwm+0xc0>)
 80013a2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f824 	bl	80003f4 <__aeabi_i2d>
 80013ac:	f04f 0200 	mov.w	r2, #0
 80013b0:	4b13      	ldr	r3, [pc, #76]	; (8001400 <spwm+0xc8>)
 80013b2:	f7ff f885 	bl	80004c0 <__aeabi_dmul>
 80013b6:	4603      	mov	r3, r0
 80013b8:	460c      	mov	r4, r1
 80013ba:	4625      	mov	r5, r4
 80013bc:	461c      	mov	r4, r3
 80013be:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <spwm+0xc4>)
 80013c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013c4:	f04f 0200 	mov.w	r2, #0
 80013c8:	4b0e      	ldr	r3, [pc, #56]	; (8001404 <spwm+0xcc>)
 80013ca:	f7fe fec7 	bl	800015c <__adddf3>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	4620      	mov	r0, r4
 80013d4:	4629      	mov	r1, r5
 80013d6:	f7ff f873 	bl	80004c0 <__aeabi_dmul>
 80013da:	4603      	mov	r3, r0
 80013dc:	460c      	mov	r4, r1
 80013de:	4618      	mov	r0, r3
 80013e0:	4621      	mov	r1, r4
 80013e2:	f7ff fb07 	bl	80009f4 <__aeabi_d2iz>
 80013e6:	4603      	mov	r3, r0
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bdb0      	pop	{r4, r5, r7, pc}
 80013f0:	54442eea 	.word	0x54442eea
 80013f4:	401921fb 	.word	0x401921fb
 80013f8:	40000400 	.word	0x40000400
 80013fc:	20000020 	.word	0x20000020
 8001400:	3fe00000 	.word	0x3fe00000
 8001404:	3ff00000 	.word	0x3ff00000

08001408 <main>:

int main(void)
{
 8001408:	b598      	push	{r3, r4, r7, lr}
 800140a:	af00      	add	r7, sp, #0
	Initialize_Ports();
 800140c:	f7ff febc 	bl	8001188 <Initialize_Ports>
	SystemInit();
 8001410:	f000 f886 	bl	8001520 <SystemInit>
	InitializeTimer();
 8001414:	f7ff ff00 	bl	8001218 <InitializeTimer>
	InitializePWMChannel(500);
 8001418:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800141c:	f7ff ff3a 	bl	8001294 <InitializePWMChannel>

	/* Infinite loop */
	while (1)
	{
		TIM4->CCR4 = spwm(0);
 8001420:	4c13      	ldr	r4, [pc, #76]	; (8001470 <main+0x68>)
 8001422:	f04f 0000 	mov.w	r0, #0
 8001426:	f04f 0100 	mov.w	r1, #0
 800142a:	f7ff ff85 	bl	8001338 <spwm>
 800142e:	4603      	mov	r3, r0
 8001430:	b29b      	uxth	r3, r3
 8001432:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
		TIM4->CCR2 = spwm(2*pi/3);
 8001436:	4c0e      	ldr	r4, [pc, #56]	; (8001470 <main+0x68>)
 8001438:	a109      	add	r1, pc, #36	; (adr r1, 8001460 <main+0x58>)
 800143a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800143e:	f7ff ff7b 	bl	8001338 <spwm>
 8001442:	4603      	mov	r3, r0
 8001444:	b29b      	uxth	r3, r3
 8001446:	8723      	strh	r3, [r4, #56]	; 0x38
		TIM1->CCR3 = spwm(4*pi/3);
 8001448:	4c0a      	ldr	r4, [pc, #40]	; (8001474 <main+0x6c>)
 800144a:	a107      	add	r1, pc, #28	; (adr r1, 8001468 <main+0x60>)
 800144c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001450:	f7ff ff72 	bl	8001338 <spwm>
 8001454:	4603      	mov	r3, r0
 8001456:	b29b      	uxth	r3, r3
 8001458:	87a3      	strh	r3, [r4, #60]	; 0x3c
		TIM4->CCR4 = spwm(0);
 800145a:	e7e1      	b.n	8001420 <main+0x18>
 800145c:	f3af 8000 	nop.w
 8001460:	382d749c 	.word	0x382d749c
 8001464:	4000c152 	.word	0x4000c152
 8001468:	382d749c 	.word	0x382d749c
 800146c:	4010c152 	.word	0x4010c152
 8001470:	40000800 	.word	0x40000800
 8001474:	40012c00 	.word	0x40012c00

08001478 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001478:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014b0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800147c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800147e:	e003      	b.n	8001488 <LoopCopyDataInit>

08001480 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001480:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8001482:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001484:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001486:	3104      	adds	r1, #4

08001488 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001488:	480b      	ldr	r0, [pc, #44]	; (80014b8 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 800148a:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 800148c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800148e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001490:	d3f6      	bcc.n	8001480 <CopyDataInit>
	ldr	r2, =_sbss
 8001492:	4a0b      	ldr	r2, [pc, #44]	; (80014c0 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001494:	e002      	b.n	800149c <LoopFillZerobss>

08001496 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001496:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001498:	f842 3b04 	str.w	r3, [r2], #4

0800149c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800149c:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800149e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80014a0:	d3f9      	bcc.n	8001496 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80014a2:	f000 f83d 	bl	8001520 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014a6:	f000 f8fb 	bl	80016a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014aa:	f7ff ffad 	bl	8001408 <main>
	bx	lr
 80014ae:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80014b0:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 80014b4:	08002918 	.word	0x08002918
	ldr	r0, =_sdata
 80014b8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80014bc:	20000000 	.word	0x20000000
	ldr	r2, =_sbss
 80014c0:	20000000 	.word	0x20000000
	ldr	r3, = _ebss
 80014c4:	20000028 	.word	0x20000028

080014c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014c8:	e7fe      	b.n	80014c8 <ADC1_2_IRQHandler>

080014ca <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0
}
 80014ce:	bf00      	nop
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr

080014d6 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80014da:	e7fe      	b.n	80014da <HardFault_Handler+0x4>

080014dc <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <MemManage_Handler+0x4>

080014e2 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80014e6:	e7fe      	b.n	80014e6 <BusFault_Handler+0x4>

080014e8 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80014ec:	e7fe      	b.n	80014ec <UsageFault_Handler+0x4>

080014ee <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr

080014fa <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80014fa:	b480      	push	{r7}
 80014fc:	af00      	add	r7, sp, #0
}
 80014fe:	bf00      	nop
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr

08001506 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0
}
 800150a:	bf00      	nop
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr

08001512 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001512:	b480      	push	{r7}
 8001514:	af00      	add	r7, sp, #0
}
 8001516:	bf00      	nop
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr
	...

08001520 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001524:	4a15      	ldr	r2, [pc, #84]	; (800157c <SystemInit+0x5c>)
 8001526:	4b15      	ldr	r3, [pc, #84]	; (800157c <SystemInit+0x5c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f043 0301 	orr.w	r3, r3, #1
 800152e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001530:	4912      	ldr	r1, [pc, #72]	; (800157c <SystemInit+0x5c>)
 8001532:	4b12      	ldr	r3, [pc, #72]	; (800157c <SystemInit+0x5c>)
 8001534:	685a      	ldr	r2, [r3, #4]
 8001536:	4b12      	ldr	r3, [pc, #72]	; (8001580 <SystemInit+0x60>)
 8001538:	4013      	ands	r3, r2
 800153a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800153c:	4a0f      	ldr	r2, [pc, #60]	; (800157c <SystemInit+0x5c>)
 800153e:	4b0f      	ldr	r3, [pc, #60]	; (800157c <SystemInit+0x5c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001546:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800154a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800154c:	4a0b      	ldr	r2, [pc, #44]	; (800157c <SystemInit+0x5c>)
 800154e:	4b0b      	ldr	r3, [pc, #44]	; (800157c <SystemInit+0x5c>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001556:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001558:	4a08      	ldr	r2, [pc, #32]	; (800157c <SystemInit+0x5c>)
 800155a:	4b08      	ldr	r3, [pc, #32]	; (800157c <SystemInit+0x5c>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001562:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001564:	4b05      	ldr	r3, [pc, #20]	; (800157c <SystemInit+0x5c>)
 8001566:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800156a:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 800156c:	f000 f80c 	bl	8001588 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001570:	4b04      	ldr	r3, [pc, #16]	; (8001584 <SystemInit+0x64>)
 8001572:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001576:	609a      	str	r2, [r3, #8]
#endif 
}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40021000 	.word	0x40021000
 8001580:	f8ff0000 	.word	0xf8ff0000
 8001584:	e000ed00 	.word	0xe000ed00

08001588 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 800158c:	f000 f802 	bl	8001594 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8001590:	bf00      	nop
 8001592:	bd80      	pop	{r7, pc}

08001594 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	607b      	str	r3, [r7, #4]
 800159e:	2300      	movs	r3, #0
 80015a0:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80015a2:	4a3d      	ldr	r2, [pc, #244]	; (8001698 <SetSysClockTo72+0x104>)
 80015a4:	4b3c      	ldr	r3, [pc, #240]	; (8001698 <SetSysClockTo72+0x104>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ac:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80015ae:	4b3a      	ldr	r3, [pc, #232]	; (8001698 <SetSysClockTo72+0x104>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015b6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3301      	adds	r3, #1
 80015bc:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d103      	bne.n	80015cc <SetSysClockTo72+0x38>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80015ca:	d1f0      	bne.n	80015ae <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80015cc:	4b32      	ldr	r3, [pc, #200]	; (8001698 <SetSysClockTo72+0x104>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d002      	beq.n	80015de <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80015d8:	2301      	movs	r3, #1
 80015da:	603b      	str	r3, [r7, #0]
 80015dc:	e001      	b.n	80015e2 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80015de:	2300      	movs	r3, #0
 80015e0:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d151      	bne.n	800168c <SetSysClockTo72+0xf8>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80015e8:	4a2c      	ldr	r2, [pc, #176]	; (800169c <SetSysClockTo72+0x108>)
 80015ea:	4b2c      	ldr	r3, [pc, #176]	; (800169c <SetSysClockTo72+0x108>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f043 0310 	orr.w	r3, r3, #16
 80015f2:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80015f4:	4a29      	ldr	r2, [pc, #164]	; (800169c <SetSysClockTo72+0x108>)
 80015f6:	4b29      	ldr	r3, [pc, #164]	; (800169c <SetSysClockTo72+0x108>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f023 0303 	bic.w	r3, r3, #3
 80015fe:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001600:	4a26      	ldr	r2, [pc, #152]	; (800169c <SetSysClockTo72+0x108>)
 8001602:	4b26      	ldr	r3, [pc, #152]	; (800169c <SetSysClockTo72+0x108>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f043 0302 	orr.w	r3, r3, #2
 800160a:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800160c:	4a22      	ldr	r2, [pc, #136]	; (8001698 <SetSysClockTo72+0x104>)
 800160e:	4b22      	ldr	r3, [pc, #136]	; (8001698 <SetSysClockTo72+0x104>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001614:	4a20      	ldr	r2, [pc, #128]	; (8001698 <SetSysClockTo72+0x104>)
 8001616:	4b20      	ldr	r3, [pc, #128]	; (8001698 <SetSysClockTo72+0x104>)
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 800161c:	4a1e      	ldr	r2, [pc, #120]	; (8001698 <SetSysClockTo72+0x104>)
 800161e:	4b1e      	ldr	r3, [pc, #120]	; (8001698 <SetSysClockTo72+0x104>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001626:	6053      	str	r3, [r2, #4]

    /*ADDED: TO SET PLLXTPRE AS /2 PRESCALER*/
    RCC->CFGR |= (1<<17);
 8001628:	4a1b      	ldr	r2, [pc, #108]	; (8001698 <SetSysClockTo72+0x104>)
 800162a:	4b1b      	ldr	r3, [pc, #108]	; (8001698 <SetSysClockTo72+0x104>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001632:	6053      	str	r3, [r2, #4]

    /*ADDED: TO SET PLLMUL AS 9*/
    RCC->CFGR |= (1<<18) | (1<<19) | (1<<20) | (0<<21);
 8001634:	4a18      	ldr	r2, [pc, #96]	; (8001698 <SetSysClockTo72+0x104>)
 8001636:	4b18      	ldr	r3, [pc, #96]	; (8001698 <SetSysClockTo72+0x104>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 800163e:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    //RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8001640:	4a15      	ldr	r2, [pc, #84]	; (8001698 <SetSysClockTo72+0x104>)
 8001642:	4b15      	ldr	r3, [pc, #84]	; (8001698 <SetSysClockTo72+0x104>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 800164a:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800164c:	4a12      	ldr	r2, [pc, #72]	; (8001698 <SetSysClockTo72+0x104>)
 800164e:	4b12      	ldr	r3, [pc, #72]	; (8001698 <SetSysClockTo72+0x104>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001656:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001658:	bf00      	nop
 800165a:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <SetSysClockTo72+0x104>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d0f9      	beq.n	800165a <SetSysClockTo72+0xc6>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001666:	4a0c      	ldr	r2, [pc, #48]	; (8001698 <SetSysClockTo72+0x104>)
 8001668:	4b0b      	ldr	r3, [pc, #44]	; (8001698 <SetSysClockTo72+0x104>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f023 0303 	bic.w	r3, r3, #3
 8001670:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001672:	4a09      	ldr	r2, [pc, #36]	; (8001698 <SetSysClockTo72+0x104>)
 8001674:	4b08      	ldr	r3, [pc, #32]	; (8001698 <SetSysClockTo72+0x104>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f043 0302 	orr.w	r3, r3, #2
 800167c:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800167e:	bf00      	nop
 8001680:	4b05      	ldr	r3, [pc, #20]	; (8001698 <SetSysClockTo72+0x104>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f003 030c 	and.w	r3, r3, #12
 8001688:	2b08      	cmp	r3, #8
 800168a:	d1f9      	bne.n	8001680 <SetSysClockTo72+0xec>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	bc80      	pop	{r7}
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40021000 	.word	0x40021000
 800169c:	40022000 	.word	0x40022000

080016a0 <__libc_init_array>:
 80016a0:	b570      	push	{r4, r5, r6, lr}
 80016a2:	2500      	movs	r5, #0
 80016a4:	4e0c      	ldr	r6, [pc, #48]	; (80016d8 <__libc_init_array+0x38>)
 80016a6:	4c0d      	ldr	r4, [pc, #52]	; (80016dc <__libc_init_array+0x3c>)
 80016a8:	1ba4      	subs	r4, r4, r6
 80016aa:	10a4      	asrs	r4, r4, #2
 80016ac:	42a5      	cmp	r5, r4
 80016ae:	d109      	bne.n	80016c4 <__libc_init_array+0x24>
 80016b0:	f001 f834 	bl	800271c <_init>
 80016b4:	2500      	movs	r5, #0
 80016b6:	4e0a      	ldr	r6, [pc, #40]	; (80016e0 <__libc_init_array+0x40>)
 80016b8:	4c0a      	ldr	r4, [pc, #40]	; (80016e4 <__libc_init_array+0x44>)
 80016ba:	1ba4      	subs	r4, r4, r6
 80016bc:	10a4      	asrs	r4, r4, #2
 80016be:	42a5      	cmp	r5, r4
 80016c0:	d105      	bne.n	80016ce <__libc_init_array+0x2e>
 80016c2:	bd70      	pop	{r4, r5, r6, pc}
 80016c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016c8:	4798      	blx	r3
 80016ca:	3501      	adds	r5, #1
 80016cc:	e7ee      	b.n	80016ac <__libc_init_array+0xc>
 80016ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016d2:	4798      	blx	r3
 80016d4:	3501      	adds	r5, #1
 80016d6:	e7f2      	b.n	80016be <__libc_init_array+0x1e>
 80016d8:	08002910 	.word	0x08002910
 80016dc:	08002910 	.word	0x08002910
 80016e0:	08002910 	.word	0x08002910
 80016e4:	08002914 	.word	0x08002914

080016e8 <sin>:
 80016e8:	b530      	push	{r4, r5, lr}
 80016ea:	4a1a      	ldr	r2, [pc, #104]	; (8001754 <sin+0x6c>)
 80016ec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80016f0:	4293      	cmp	r3, r2
 80016f2:	b087      	sub	sp, #28
 80016f4:	dc06      	bgt.n	8001704 <sin+0x1c>
 80016f6:	2300      	movs	r3, #0
 80016f8:	2200      	movs	r2, #0
 80016fa:	9300      	str	r3, [sp, #0]
 80016fc:	2300      	movs	r3, #0
 80016fe:	f000 fe57 	bl	80023b0 <__kernel_sin>
 8001702:	e006      	b.n	8001712 <sin+0x2a>
 8001704:	4a14      	ldr	r2, [pc, #80]	; (8001758 <sin+0x70>)
 8001706:	4293      	cmp	r3, r2
 8001708:	dd05      	ble.n	8001716 <sin+0x2e>
 800170a:	4602      	mov	r2, r0
 800170c:	460b      	mov	r3, r1
 800170e:	f7fe fd23 	bl	8000158 <__aeabi_dsub>
 8001712:	b007      	add	sp, #28
 8001714:	bd30      	pop	{r4, r5, pc}
 8001716:	aa02      	add	r2, sp, #8
 8001718:	f000 f822 	bl	8001760 <__ieee754_rem_pio2>
 800171c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001720:	f000 0403 	and.w	r4, r0, #3
 8001724:	2c01      	cmp	r4, #1
 8001726:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800172a:	d005      	beq.n	8001738 <sin+0x50>
 800172c:	2c02      	cmp	r4, #2
 800172e:	d006      	beq.n	800173e <sin+0x56>
 8001730:	b964      	cbnz	r4, 800174c <sin+0x64>
 8001732:	2401      	movs	r4, #1
 8001734:	9400      	str	r4, [sp, #0]
 8001736:	e7e2      	b.n	80016fe <sin+0x16>
 8001738:	f000 fa06 	bl	8001b48 <__kernel_cos>
 800173c:	e7e9      	b.n	8001712 <sin+0x2a>
 800173e:	2401      	movs	r4, #1
 8001740:	9400      	str	r4, [sp, #0]
 8001742:	f000 fe35 	bl	80023b0 <__kernel_sin>
 8001746:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800174a:	e7e2      	b.n	8001712 <sin+0x2a>
 800174c:	f000 f9fc 	bl	8001b48 <__kernel_cos>
 8001750:	e7f9      	b.n	8001746 <sin+0x5e>
 8001752:	bf00      	nop
 8001754:	3fe921fb 	.word	0x3fe921fb
 8001758:	7fefffff 	.word	0x7fefffff
 800175c:	00000000 	.word	0x00000000

08001760 <__ieee754_rem_pio2>:
 8001760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001764:	4614      	mov	r4, r2
 8001766:	4ac4      	ldr	r2, [pc, #784]	; (8001a78 <__ieee754_rem_pio2+0x318>)
 8001768:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800176c:	4592      	cmp	sl, r2
 800176e:	b08d      	sub	sp, #52	; 0x34
 8001770:	468b      	mov	fp, r1
 8001772:	dc07      	bgt.n	8001784 <__ieee754_rem_pio2+0x24>
 8001774:	2200      	movs	r2, #0
 8001776:	2300      	movs	r3, #0
 8001778:	e9c4 0100 	strd	r0, r1, [r4]
 800177c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8001780:	2500      	movs	r5, #0
 8001782:	e023      	b.n	80017cc <__ieee754_rem_pio2+0x6c>
 8001784:	4abd      	ldr	r2, [pc, #756]	; (8001a7c <__ieee754_rem_pio2+0x31c>)
 8001786:	4592      	cmp	sl, r2
 8001788:	dc71      	bgt.n	800186e <__ieee754_rem_pio2+0x10e>
 800178a:	a3ad      	add	r3, pc, #692	; (adr r3, 8001a40 <__ieee754_rem_pio2+0x2e0>)
 800178c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001790:	2900      	cmp	r1, #0
 8001792:	4dbb      	ldr	r5, [pc, #748]	; (8001a80 <__ieee754_rem_pio2+0x320>)
 8001794:	dd36      	ble.n	8001804 <__ieee754_rem_pio2+0xa4>
 8001796:	f7fe fcdf 	bl	8000158 <__aeabi_dsub>
 800179a:	45aa      	cmp	sl, r5
 800179c:	4606      	mov	r6, r0
 800179e:	460f      	mov	r7, r1
 80017a0:	d018      	beq.n	80017d4 <__ieee754_rem_pio2+0x74>
 80017a2:	a3a9      	add	r3, pc, #676	; (adr r3, 8001a48 <__ieee754_rem_pio2+0x2e8>)
 80017a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a8:	f7fe fcd6 	bl	8000158 <__aeabi_dsub>
 80017ac:	4602      	mov	r2, r0
 80017ae:	460b      	mov	r3, r1
 80017b0:	4630      	mov	r0, r6
 80017b2:	e9c4 2300 	strd	r2, r3, [r4]
 80017b6:	4639      	mov	r1, r7
 80017b8:	f7fe fcce 	bl	8000158 <__aeabi_dsub>
 80017bc:	a3a2      	add	r3, pc, #648	; (adr r3, 8001a48 <__ieee754_rem_pio2+0x2e8>)
 80017be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c2:	f7fe fcc9 	bl	8000158 <__aeabi_dsub>
 80017c6:	2501      	movs	r5, #1
 80017c8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80017cc:	4628      	mov	r0, r5
 80017ce:	b00d      	add	sp, #52	; 0x34
 80017d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017d4:	a39e      	add	r3, pc, #632	; (adr r3, 8001a50 <__ieee754_rem_pio2+0x2f0>)
 80017d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017da:	f7fe fcbd 	bl	8000158 <__aeabi_dsub>
 80017de:	a39e      	add	r3, pc, #632	; (adr r3, 8001a58 <__ieee754_rem_pio2+0x2f8>)
 80017e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e4:	4606      	mov	r6, r0
 80017e6:	460f      	mov	r7, r1
 80017e8:	f7fe fcb6 	bl	8000158 <__aeabi_dsub>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	4630      	mov	r0, r6
 80017f2:	e9c4 2300 	strd	r2, r3, [r4]
 80017f6:	4639      	mov	r1, r7
 80017f8:	f7fe fcae 	bl	8000158 <__aeabi_dsub>
 80017fc:	a396      	add	r3, pc, #600	; (adr r3, 8001a58 <__ieee754_rem_pio2+0x2f8>)
 80017fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001802:	e7de      	b.n	80017c2 <__ieee754_rem_pio2+0x62>
 8001804:	f7fe fcaa 	bl	800015c <__adddf3>
 8001808:	45aa      	cmp	sl, r5
 800180a:	4606      	mov	r6, r0
 800180c:	460f      	mov	r7, r1
 800180e:	d016      	beq.n	800183e <__ieee754_rem_pio2+0xde>
 8001810:	a38d      	add	r3, pc, #564	; (adr r3, 8001a48 <__ieee754_rem_pio2+0x2e8>)
 8001812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001816:	f7fe fca1 	bl	800015c <__adddf3>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4630      	mov	r0, r6
 8001820:	e9c4 2300 	strd	r2, r3, [r4]
 8001824:	4639      	mov	r1, r7
 8001826:	f7fe fc97 	bl	8000158 <__aeabi_dsub>
 800182a:	a387      	add	r3, pc, #540	; (adr r3, 8001a48 <__ieee754_rem_pio2+0x2e8>)
 800182c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001830:	f7fe fc94 	bl	800015c <__adddf3>
 8001834:	f04f 35ff 	mov.w	r5, #4294967295
 8001838:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800183c:	e7c6      	b.n	80017cc <__ieee754_rem_pio2+0x6c>
 800183e:	a384      	add	r3, pc, #528	; (adr r3, 8001a50 <__ieee754_rem_pio2+0x2f0>)
 8001840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001844:	f7fe fc8a 	bl	800015c <__adddf3>
 8001848:	a383      	add	r3, pc, #524	; (adr r3, 8001a58 <__ieee754_rem_pio2+0x2f8>)
 800184a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800184e:	4606      	mov	r6, r0
 8001850:	460f      	mov	r7, r1
 8001852:	f7fe fc83 	bl	800015c <__adddf3>
 8001856:	4602      	mov	r2, r0
 8001858:	460b      	mov	r3, r1
 800185a:	4630      	mov	r0, r6
 800185c:	e9c4 2300 	strd	r2, r3, [r4]
 8001860:	4639      	mov	r1, r7
 8001862:	f7fe fc79 	bl	8000158 <__aeabi_dsub>
 8001866:	a37c      	add	r3, pc, #496	; (adr r3, 8001a58 <__ieee754_rem_pio2+0x2f8>)
 8001868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186c:	e7e0      	b.n	8001830 <__ieee754_rem_pio2+0xd0>
 800186e:	4a85      	ldr	r2, [pc, #532]	; (8001a84 <__ieee754_rem_pio2+0x324>)
 8001870:	4592      	cmp	sl, r2
 8001872:	f300 80d6 	bgt.w	8001a22 <__ieee754_rem_pio2+0x2c2>
 8001876:	f000 fe51 	bl	800251c <fabs>
 800187a:	a379      	add	r3, pc, #484	; (adr r3, 8001a60 <__ieee754_rem_pio2+0x300>)
 800187c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001880:	4606      	mov	r6, r0
 8001882:	460f      	mov	r7, r1
 8001884:	f7fe fe1c 	bl	80004c0 <__aeabi_dmul>
 8001888:	2200      	movs	r2, #0
 800188a:	4b7f      	ldr	r3, [pc, #508]	; (8001a88 <__ieee754_rem_pio2+0x328>)
 800188c:	f7fe fc66 	bl	800015c <__adddf3>
 8001890:	f7ff f8b0 	bl	80009f4 <__aeabi_d2iz>
 8001894:	4605      	mov	r5, r0
 8001896:	f7fe fdad 	bl	80003f4 <__aeabi_i2d>
 800189a:	a369      	add	r3, pc, #420	; (adr r3, 8001a40 <__ieee754_rem_pio2+0x2e0>)
 800189c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80018a4:	f7fe fe0c 	bl	80004c0 <__aeabi_dmul>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4630      	mov	r0, r6
 80018ae:	4639      	mov	r1, r7
 80018b0:	f7fe fc52 	bl	8000158 <__aeabi_dsub>
 80018b4:	a364      	add	r3, pc, #400	; (adr r3, 8001a48 <__ieee754_rem_pio2+0x2e8>)
 80018b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ba:	4606      	mov	r6, r0
 80018bc:	460f      	mov	r7, r1
 80018be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80018c2:	f7fe fdfd 	bl	80004c0 <__aeabi_dmul>
 80018c6:	2d1f      	cmp	r5, #31
 80018c8:	4680      	mov	r8, r0
 80018ca:	4689      	mov	r9, r1
 80018cc:	dc2e      	bgt.n	800192c <__ieee754_rem_pio2+0x1cc>
 80018ce:	4b6f      	ldr	r3, [pc, #444]	; (8001a8c <__ieee754_rem_pio2+0x32c>)
 80018d0:	1e6a      	subs	r2, r5, #1
 80018d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018d6:	459a      	cmp	sl, r3
 80018d8:	d028      	beq.n	800192c <__ieee754_rem_pio2+0x1cc>
 80018da:	4642      	mov	r2, r8
 80018dc:	464b      	mov	r3, r9
 80018de:	4630      	mov	r0, r6
 80018e0:	4639      	mov	r1, r7
 80018e2:	f7fe fc39 	bl	8000158 <__aeabi_dsub>
 80018e6:	e9c4 0100 	strd	r0, r1, [r4]
 80018ea:	6823      	ldr	r3, [r4, #0]
 80018ec:	f8d4 a004 	ldr.w	sl, [r4, #4]
 80018f0:	9302      	str	r3, [sp, #8]
 80018f2:	9a02      	ldr	r2, [sp, #8]
 80018f4:	4653      	mov	r3, sl
 80018f6:	4630      	mov	r0, r6
 80018f8:	4639      	mov	r1, r7
 80018fa:	f7fe fc2d 	bl	8000158 <__aeabi_dsub>
 80018fe:	4642      	mov	r2, r8
 8001900:	464b      	mov	r3, r9
 8001902:	f7fe fc29 	bl	8000158 <__aeabi_dsub>
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	f1bb 0f00 	cmp.w	fp, #0
 800190e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8001912:	f6bf af5b 	bge.w	80017cc <__ieee754_rem_pio2+0x6c>
 8001916:	9b02      	ldr	r3, [sp, #8]
 8001918:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800191c:	6023      	str	r3, [r4, #0]
 800191e:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8001922:	6063      	str	r3, [r4, #4]
 8001924:	60a0      	str	r0, [r4, #8]
 8001926:	60e1      	str	r1, [r4, #12]
 8001928:	426d      	negs	r5, r5
 800192a:	e74f      	b.n	80017cc <__ieee754_rem_pio2+0x6c>
 800192c:	4642      	mov	r2, r8
 800192e:	464b      	mov	r3, r9
 8001930:	4630      	mov	r0, r6
 8001932:	4639      	mov	r1, r7
 8001934:	f7fe fc10 	bl	8000158 <__aeabi_dsub>
 8001938:	460b      	mov	r3, r1
 800193a:	4602      	mov	r2, r0
 800193c:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8001940:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8001944:	ebaa 0101 	sub.w	r1, sl, r1
 8001948:	2910      	cmp	r1, #16
 800194a:	e9c4 2300 	strd	r2, r3, [r4]
 800194e:	ddcc      	ble.n	80018ea <__ieee754_rem_pio2+0x18a>
 8001950:	a33f      	add	r3, pc, #252	; (adr r3, 8001a50 <__ieee754_rem_pio2+0x2f0>)
 8001952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800195a:	f7fe fdb1 	bl	80004c0 <__aeabi_dmul>
 800195e:	4680      	mov	r8, r0
 8001960:	4689      	mov	r9, r1
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4630      	mov	r0, r6
 8001968:	4639      	mov	r1, r7
 800196a:	f7fe fbf5 	bl	8000158 <__aeabi_dsub>
 800196e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	4630      	mov	r0, r6
 8001978:	4639      	mov	r1, r7
 800197a:	f7fe fbed 	bl	8000158 <__aeabi_dsub>
 800197e:	4642      	mov	r2, r8
 8001980:	464b      	mov	r3, r9
 8001982:	f7fe fbe9 	bl	8000158 <__aeabi_dsub>
 8001986:	a334      	add	r3, pc, #208	; (adr r3, 8001a58 <__ieee754_rem_pio2+0x2f8>)
 8001988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198c:	4606      	mov	r6, r0
 800198e:	460f      	mov	r7, r1
 8001990:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001994:	f7fe fd94 	bl	80004c0 <__aeabi_dmul>
 8001998:	4632      	mov	r2, r6
 800199a:	463b      	mov	r3, r7
 800199c:	f7fe fbdc 	bl	8000158 <__aeabi_dsub>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4680      	mov	r8, r0
 80019a6:	4689      	mov	r9, r1
 80019a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80019ac:	f7fe fbd4 	bl	8000158 <__aeabi_dsub>
 80019b0:	460b      	mov	r3, r1
 80019b2:	4602      	mov	r2, r0
 80019b4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80019b8:	ebaa 0a01 	sub.w	sl, sl, r1
 80019bc:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 80019c0:	e9c4 2300 	strd	r2, r3, [r4]
 80019c4:	dd2a      	ble.n	8001a1c <__ieee754_rem_pio2+0x2bc>
 80019c6:	a328      	add	r3, pc, #160	; (adr r3, 8001a68 <__ieee754_rem_pio2+0x308>)
 80019c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80019d0:	f7fe fd76 	bl	80004c0 <__aeabi_dmul>
 80019d4:	4680      	mov	r8, r0
 80019d6:	4689      	mov	r9, r1
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80019e0:	f7fe fbba 	bl	8000158 <__aeabi_dsub>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	4606      	mov	r6, r0
 80019ea:	460f      	mov	r7, r1
 80019ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80019f0:	f7fe fbb2 	bl	8000158 <__aeabi_dsub>
 80019f4:	4642      	mov	r2, r8
 80019f6:	464b      	mov	r3, r9
 80019f8:	f7fe fbae 	bl	8000158 <__aeabi_dsub>
 80019fc:	a31c      	add	r3, pc, #112	; (adr r3, 8001a70 <__ieee754_rem_pio2+0x310>)
 80019fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a02:	4680      	mov	r8, r0
 8001a04:	4689      	mov	r9, r1
 8001a06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001a0a:	f7fe fd59 	bl	80004c0 <__aeabi_dmul>
 8001a0e:	4642      	mov	r2, r8
 8001a10:	464b      	mov	r3, r9
 8001a12:	f7fe fba1 	bl	8000158 <__aeabi_dsub>
 8001a16:	4680      	mov	r8, r0
 8001a18:	4689      	mov	r9, r1
 8001a1a:	e75e      	b.n	80018da <__ieee754_rem_pio2+0x17a>
 8001a1c:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8001a20:	e763      	b.n	80018ea <__ieee754_rem_pio2+0x18a>
 8001a22:	4a1b      	ldr	r2, [pc, #108]	; (8001a90 <__ieee754_rem_pio2+0x330>)
 8001a24:	4592      	cmp	sl, r2
 8001a26:	dd35      	ble.n	8001a94 <__ieee754_rem_pio2+0x334>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	f7fe fb94 	bl	8000158 <__aeabi_dsub>
 8001a30:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8001a34:	e9c4 0100 	strd	r0, r1, [r4]
 8001a38:	e6a2      	b.n	8001780 <__ieee754_rem_pio2+0x20>
 8001a3a:	bf00      	nop
 8001a3c:	f3af 8000 	nop.w
 8001a40:	54400000 	.word	0x54400000
 8001a44:	3ff921fb 	.word	0x3ff921fb
 8001a48:	1a626331 	.word	0x1a626331
 8001a4c:	3dd0b461 	.word	0x3dd0b461
 8001a50:	1a600000 	.word	0x1a600000
 8001a54:	3dd0b461 	.word	0x3dd0b461
 8001a58:	2e037073 	.word	0x2e037073
 8001a5c:	3ba3198a 	.word	0x3ba3198a
 8001a60:	6dc9c883 	.word	0x6dc9c883
 8001a64:	3fe45f30 	.word	0x3fe45f30
 8001a68:	2e000000 	.word	0x2e000000
 8001a6c:	3ba3198a 	.word	0x3ba3198a
 8001a70:	252049c1 	.word	0x252049c1
 8001a74:	397b839a 	.word	0x397b839a
 8001a78:	3fe921fb 	.word	0x3fe921fb
 8001a7c:	4002d97b 	.word	0x4002d97b
 8001a80:	3ff921fb 	.word	0x3ff921fb
 8001a84:	413921fb 	.word	0x413921fb
 8001a88:	3fe00000 	.word	0x3fe00000
 8001a8c:	08002738 	.word	0x08002738
 8001a90:	7fefffff 	.word	0x7fefffff
 8001a94:	ea4f 552a 	mov.w	r5, sl, asr #20
 8001a98:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8001a9c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8001aa0:	460f      	mov	r7, r1
 8001aa2:	4606      	mov	r6, r0
 8001aa4:	f7fe ffa6 	bl	80009f4 <__aeabi_d2iz>
 8001aa8:	f7fe fca4 	bl	80003f4 <__aeabi_i2d>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4630      	mov	r0, r6
 8001ab2:	4639      	mov	r1, r7
 8001ab4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001ab8:	f7fe fb4e 	bl	8000158 <__aeabi_dsub>
 8001abc:	2200      	movs	r2, #0
 8001abe:	4b20      	ldr	r3, [pc, #128]	; (8001b40 <__ieee754_rem_pio2+0x3e0>)
 8001ac0:	f7fe fcfe 	bl	80004c0 <__aeabi_dmul>
 8001ac4:	460f      	mov	r7, r1
 8001ac6:	4606      	mov	r6, r0
 8001ac8:	f7fe ff94 	bl	80009f4 <__aeabi_d2iz>
 8001acc:	f7fe fc92 	bl	80003f4 <__aeabi_i2d>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	4630      	mov	r0, r6
 8001ad6:	4639      	mov	r1, r7
 8001ad8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001adc:	f7fe fb3c 	bl	8000158 <__aeabi_dsub>
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	4b17      	ldr	r3, [pc, #92]	; (8001b40 <__ieee754_rem_pio2+0x3e0>)
 8001ae4:	f7fe fcec 	bl	80004c0 <__aeabi_dmul>
 8001ae8:	f04f 0803 	mov.w	r8, #3
 8001aec:	2600      	movs	r6, #0
 8001aee:	2700      	movs	r7, #0
 8001af0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8001af4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8001af8:	4632      	mov	r2, r6
 8001afa:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8001afe:	463b      	mov	r3, r7
 8001b00:	f108 3aff 	add.w	sl, r8, #4294967295
 8001b04:	f7fe ff44 	bl	8000990 <__aeabi_dcmpeq>
 8001b08:	b9b8      	cbnz	r0, 8001b3a <__ieee754_rem_pio2+0x3da>
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	; (8001b44 <__ieee754_rem_pio2+0x3e4>)
 8001b0c:	462a      	mov	r2, r5
 8001b0e:	9301      	str	r3, [sp, #4]
 8001b10:	2302      	movs	r3, #2
 8001b12:	4621      	mov	r1, r4
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	a806      	add	r0, sp, #24
 8001b18:	4643      	mov	r3, r8
 8001b1a:	f000 f8f3 	bl	8001d04 <__kernel_rem_pio2>
 8001b1e:	f1bb 0f00 	cmp.w	fp, #0
 8001b22:	4605      	mov	r5, r0
 8001b24:	f6bf ae52 	bge.w	80017cc <__ieee754_rem_pio2+0x6c>
 8001b28:	6863      	ldr	r3, [r4, #4]
 8001b2a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001b2e:	6063      	str	r3, [r4, #4]
 8001b30:	68e3      	ldr	r3, [r4, #12]
 8001b32:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001b36:	60e3      	str	r3, [r4, #12]
 8001b38:	e6f6      	b.n	8001928 <__ieee754_rem_pio2+0x1c8>
 8001b3a:	46d0      	mov	r8, sl
 8001b3c:	e7dc      	b.n	8001af8 <__ieee754_rem_pio2+0x398>
 8001b3e:	bf00      	nop
 8001b40:	41700000 	.word	0x41700000
 8001b44:	080027b8 	.word	0x080027b8

08001b48 <__kernel_cos>:
 8001b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b4c:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8001b50:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8001b54:	b085      	sub	sp, #20
 8001b56:	4605      	mov	r5, r0
 8001b58:	460c      	mov	r4, r1
 8001b5a:	4692      	mov	sl, r2
 8001b5c:	469b      	mov	fp, r3
 8001b5e:	da04      	bge.n	8001b6a <__kernel_cos+0x22>
 8001b60:	f7fe ff48 	bl	80009f4 <__aeabi_d2iz>
 8001b64:	2800      	cmp	r0, #0
 8001b66:	f000 80a8 	beq.w	8001cba <__kernel_cos+0x172>
 8001b6a:	462a      	mov	r2, r5
 8001b6c:	4623      	mov	r3, r4
 8001b6e:	4628      	mov	r0, r5
 8001b70:	4621      	mov	r1, r4
 8001b72:	f7fe fca5 	bl	80004c0 <__aeabi_dmul>
 8001b76:	a352      	add	r3, pc, #328	; (adr r3, 8001cc0 <__kernel_cos+0x178>)
 8001b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7c:	4680      	mov	r8, r0
 8001b7e:	4689      	mov	r9, r1
 8001b80:	f7fe fc9e 	bl	80004c0 <__aeabi_dmul>
 8001b84:	a350      	add	r3, pc, #320	; (adr r3, 8001cc8 <__kernel_cos+0x180>)
 8001b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8a:	f7fe fae7 	bl	800015c <__adddf3>
 8001b8e:	4642      	mov	r2, r8
 8001b90:	464b      	mov	r3, r9
 8001b92:	f7fe fc95 	bl	80004c0 <__aeabi_dmul>
 8001b96:	a34e      	add	r3, pc, #312	; (adr r3, 8001cd0 <__kernel_cos+0x188>)
 8001b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b9c:	f7fe fadc 	bl	8000158 <__aeabi_dsub>
 8001ba0:	4642      	mov	r2, r8
 8001ba2:	464b      	mov	r3, r9
 8001ba4:	f7fe fc8c 	bl	80004c0 <__aeabi_dmul>
 8001ba8:	a34b      	add	r3, pc, #300	; (adr r3, 8001cd8 <__kernel_cos+0x190>)
 8001baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bae:	f7fe fad5 	bl	800015c <__adddf3>
 8001bb2:	4642      	mov	r2, r8
 8001bb4:	464b      	mov	r3, r9
 8001bb6:	f7fe fc83 	bl	80004c0 <__aeabi_dmul>
 8001bba:	a349      	add	r3, pc, #292	; (adr r3, 8001ce0 <__kernel_cos+0x198>)
 8001bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc0:	f7fe faca 	bl	8000158 <__aeabi_dsub>
 8001bc4:	4642      	mov	r2, r8
 8001bc6:	464b      	mov	r3, r9
 8001bc8:	f7fe fc7a 	bl	80004c0 <__aeabi_dmul>
 8001bcc:	a346      	add	r3, pc, #280	; (adr r3, 8001ce8 <__kernel_cos+0x1a0>)
 8001bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd2:	f7fe fac3 	bl	800015c <__adddf3>
 8001bd6:	464b      	mov	r3, r9
 8001bd8:	4642      	mov	r2, r8
 8001bda:	f7fe fc71 	bl	80004c0 <__aeabi_dmul>
 8001bde:	4b44      	ldr	r3, [pc, #272]	; (8001cf0 <__kernel_cos+0x1a8>)
 8001be0:	e9cd 0100 	strd	r0, r1, [sp]
 8001be4:	429f      	cmp	r7, r3
 8001be6:	dc2a      	bgt.n	8001c3e <__kernel_cos+0xf6>
 8001be8:	2200      	movs	r2, #0
 8001bea:	4b42      	ldr	r3, [pc, #264]	; (8001cf4 <__kernel_cos+0x1ac>)
 8001bec:	4640      	mov	r0, r8
 8001bee:	4649      	mov	r1, r9
 8001bf0:	f7fe fc66 	bl	80004c0 <__aeabi_dmul>
 8001bf4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8001bf8:	4606      	mov	r6, r0
 8001bfa:	460f      	mov	r7, r1
 8001bfc:	4640      	mov	r0, r8
 8001bfe:	4649      	mov	r1, r9
 8001c00:	f7fe fc5e 	bl	80004c0 <__aeabi_dmul>
 8001c04:	4652      	mov	r2, sl
 8001c06:	4680      	mov	r8, r0
 8001c08:	4689      	mov	r9, r1
 8001c0a:	465b      	mov	r3, fp
 8001c0c:	4628      	mov	r0, r5
 8001c0e:	4621      	mov	r1, r4
 8001c10:	f7fe fc56 	bl	80004c0 <__aeabi_dmul>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	4640      	mov	r0, r8
 8001c1a:	4649      	mov	r1, r9
 8001c1c:	f7fe fa9c 	bl	8000158 <__aeabi_dsub>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	4630      	mov	r0, r6
 8001c26:	4639      	mov	r1, r7
 8001c28:	f7fe fa96 	bl	8000158 <__aeabi_dsub>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	2000      	movs	r0, #0
 8001c30:	460b      	mov	r3, r1
 8001c32:	4931      	ldr	r1, [pc, #196]	; (8001cf8 <__kernel_cos+0x1b0>)
 8001c34:	f7fe fa90 	bl	8000158 <__aeabi_dsub>
 8001c38:	b005      	add	sp, #20
 8001c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c3e:	4b2f      	ldr	r3, [pc, #188]	; (8001cfc <__kernel_cos+0x1b4>)
 8001c40:	2000      	movs	r0, #0
 8001c42:	429f      	cmp	r7, r3
 8001c44:	bfdf      	itttt	le
 8001c46:	2200      	movle	r2, #0
 8001c48:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8001c4c:	4616      	movle	r6, r2
 8001c4e:	461f      	movle	r7, r3
 8001c50:	bfc4      	itt	gt
 8001c52:	2600      	movgt	r6, #0
 8001c54:	4f2a      	ldrgt	r7, [pc, #168]	; (8001d00 <__kernel_cos+0x1b8>)
 8001c56:	4632      	mov	r2, r6
 8001c58:	463b      	mov	r3, r7
 8001c5a:	4927      	ldr	r1, [pc, #156]	; (8001cf8 <__kernel_cos+0x1b0>)
 8001c5c:	f7fe fa7c 	bl	8000158 <__aeabi_dsub>
 8001c60:	2200      	movs	r2, #0
 8001c62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001c66:	4b23      	ldr	r3, [pc, #140]	; (8001cf4 <__kernel_cos+0x1ac>)
 8001c68:	4640      	mov	r0, r8
 8001c6a:	4649      	mov	r1, r9
 8001c6c:	f7fe fc28 	bl	80004c0 <__aeabi_dmul>
 8001c70:	4632      	mov	r2, r6
 8001c72:	463b      	mov	r3, r7
 8001c74:	f7fe fa70 	bl	8000158 <__aeabi_dsub>
 8001c78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8001c7c:	4606      	mov	r6, r0
 8001c7e:	460f      	mov	r7, r1
 8001c80:	4640      	mov	r0, r8
 8001c82:	4649      	mov	r1, r9
 8001c84:	f7fe fc1c 	bl	80004c0 <__aeabi_dmul>
 8001c88:	4652      	mov	r2, sl
 8001c8a:	4680      	mov	r8, r0
 8001c8c:	4689      	mov	r9, r1
 8001c8e:	465b      	mov	r3, fp
 8001c90:	4628      	mov	r0, r5
 8001c92:	4621      	mov	r1, r4
 8001c94:	f7fe fc14 	bl	80004c0 <__aeabi_dmul>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	4640      	mov	r0, r8
 8001c9e:	4649      	mov	r1, r9
 8001ca0:	f7fe fa5a 	bl	8000158 <__aeabi_dsub>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	4630      	mov	r0, r6
 8001caa:	4639      	mov	r1, r7
 8001cac:	f7fe fa54 	bl	8000158 <__aeabi_dsub>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001cb8:	e7bc      	b.n	8001c34 <__kernel_cos+0xec>
 8001cba:	2000      	movs	r0, #0
 8001cbc:	490e      	ldr	r1, [pc, #56]	; (8001cf8 <__kernel_cos+0x1b0>)
 8001cbe:	e7bb      	b.n	8001c38 <__kernel_cos+0xf0>
 8001cc0:	be8838d4 	.word	0xbe8838d4
 8001cc4:	bda8fae9 	.word	0xbda8fae9
 8001cc8:	bdb4b1c4 	.word	0xbdb4b1c4
 8001ccc:	3e21ee9e 	.word	0x3e21ee9e
 8001cd0:	809c52ad 	.word	0x809c52ad
 8001cd4:	3e927e4f 	.word	0x3e927e4f
 8001cd8:	19cb1590 	.word	0x19cb1590
 8001cdc:	3efa01a0 	.word	0x3efa01a0
 8001ce0:	16c15177 	.word	0x16c15177
 8001ce4:	3f56c16c 	.word	0x3f56c16c
 8001ce8:	5555554c 	.word	0x5555554c
 8001cec:	3fa55555 	.word	0x3fa55555
 8001cf0:	3fd33332 	.word	0x3fd33332
 8001cf4:	3fe00000 	.word	0x3fe00000
 8001cf8:	3ff00000 	.word	0x3ff00000
 8001cfc:	3fe90000 	.word	0x3fe90000
 8001d00:	3fd20000 	.word	0x3fd20000

08001d04 <__kernel_rem_pio2>:
 8001d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d08:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8001d0c:	9306      	str	r3, [sp, #24]
 8001d0e:	9101      	str	r1, [sp, #4]
 8001d10:	4bc0      	ldr	r3, [pc, #768]	; (8002014 <__kernel_rem_pio2+0x310>)
 8001d12:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8001d14:	1ed4      	subs	r4, r2, #3
 8001d16:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001d1a:	2500      	movs	r5, #0
 8001d1c:	9302      	str	r3, [sp, #8]
 8001d1e:	9b06      	ldr	r3, [sp, #24]
 8001d20:	900a      	str	r0, [sp, #40]	; 0x28
 8001d22:	3b01      	subs	r3, #1
 8001d24:	9308      	str	r3, [sp, #32]
 8001d26:	2318      	movs	r3, #24
 8001d28:	fb94 f4f3 	sdiv	r4, r4, r3
 8001d2c:	f06f 0317 	mvn.w	r3, #23
 8001d30:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8001d34:	fb04 3303 	mla	r3, r4, r3, r3
 8001d38:	eb03 0a02 	add.w	sl, r3, r2
 8001d3c:	9a08      	ldr	r2, [sp, #32]
 8001d3e:	9b02      	ldr	r3, [sp, #8]
 8001d40:	1aa7      	subs	r7, r4, r2
 8001d42:	eb03 0802 	add.w	r8, r3, r2
 8001d46:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8001d48:	2200      	movs	r2, #0
 8001d4a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8001d4e:	2300      	movs	r3, #0
 8001d50:	ae20      	add	r6, sp, #128	; 0x80
 8001d52:	4545      	cmp	r5, r8
 8001d54:	dd14      	ble.n	8001d80 <__kernel_rem_pio2+0x7c>
 8001d56:	2600      	movs	r6, #0
 8001d58:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8001d5c:	9b02      	ldr	r3, [sp, #8]
 8001d5e:	429e      	cmp	r6, r3
 8001d60:	dc39      	bgt.n	8001dd6 <__kernel_rem_pio2+0xd2>
 8001d62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001d64:	f04f 0800 	mov.w	r8, #0
 8001d68:	3b08      	subs	r3, #8
 8001d6a:	9304      	str	r3, [sp, #16]
 8001d6c:	9b06      	ldr	r3, [sp, #24]
 8001d6e:	f04f 0900 	mov.w	r9, #0
 8001d72:	199d      	adds	r5, r3, r6
 8001d74:	ab22      	add	r3, sp, #136	; 0x88
 8001d76:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8001d7a:	9309      	str	r3, [sp, #36]	; 0x24
 8001d7c:	2700      	movs	r7, #0
 8001d7e:	e023      	b.n	8001dc8 <__kernel_rem_pio2+0xc4>
 8001d80:	42ef      	cmn	r7, r5
 8001d82:	d40b      	bmi.n	8001d9c <__kernel_rem_pio2+0x98>
 8001d84:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8001d88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001d8c:	f7fe fb32 	bl	80003f4 <__aeabi_i2d>
 8001d90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001d94:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 8001d98:	3501      	adds	r5, #1
 8001d9a:	e7da      	b.n	8001d52 <__kernel_rem_pio2+0x4e>
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	4619      	mov	r1, r3
 8001da0:	e7f8      	b.n	8001d94 <__kernel_rem_pio2+0x90>
 8001da2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001da4:	9d04      	ldr	r5, [sp, #16]
 8001da6:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8001daa:	9109      	str	r1, [sp, #36]	; 0x24
 8001dac:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8001db0:	9504      	str	r5, [sp, #16]
 8001db2:	f7fe fb85 	bl	80004c0 <__aeabi_dmul>
 8001db6:	4602      	mov	r2, r0
 8001db8:	460b      	mov	r3, r1
 8001dba:	4640      	mov	r0, r8
 8001dbc:	4649      	mov	r1, r9
 8001dbe:	f7fe f9cd 	bl	800015c <__adddf3>
 8001dc2:	4680      	mov	r8, r0
 8001dc4:	4689      	mov	r9, r1
 8001dc6:	3701      	adds	r7, #1
 8001dc8:	9b08      	ldr	r3, [sp, #32]
 8001dca:	429f      	cmp	r7, r3
 8001dcc:	dde9      	ble.n	8001da2 <__kernel_rem_pio2+0x9e>
 8001dce:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8001dd2:	3601      	adds	r6, #1
 8001dd4:	e7c2      	b.n	8001d5c <__kernel_rem_pio2+0x58>
 8001dd6:	9b02      	ldr	r3, [sp, #8]
 8001dd8:	aa0e      	add	r2, sp, #56	; 0x38
 8001dda:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001dde:	930d      	str	r3, [sp, #52]	; 0x34
 8001de0:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8001de2:	9f02      	ldr	r7, [sp, #8]
 8001de4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8001de8:	930c      	str	r3, [sp, #48]	; 0x30
 8001dea:	2600      	movs	r6, #0
 8001dec:	ab9a      	add	r3, sp, #616	; 0x268
 8001dee:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8001df2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8001df6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8001dfa:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8001dfe:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001e02:	9309      	str	r3, [sp, #36]	; 0x24
 8001e04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001e06:	ab9a      	add	r3, sp, #616	; 0x268
 8001e08:	4413      	add	r3, r2
 8001e0a:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8001e0e:	1bbb      	subs	r3, r7, r6
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	dc70      	bgt.n	8001ef6 <__kernel_rem_pio2+0x1f2>
 8001e14:	4652      	mov	r2, sl
 8001e16:	4640      	mov	r0, r8
 8001e18:	4649      	mov	r1, r9
 8001e1a:	f000 fc09 	bl	8002630 <scalbn>
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8001e24:	4604      	mov	r4, r0
 8001e26:	460d      	mov	r5, r1
 8001e28:	f7fe fb4a 	bl	80004c0 <__aeabi_dmul>
 8001e2c:	f000 fb7c 	bl	8002528 <floor>
 8001e30:	2200      	movs	r2, #0
 8001e32:	4b79      	ldr	r3, [pc, #484]	; (8002018 <__kernel_rem_pio2+0x314>)
 8001e34:	f7fe fb44 	bl	80004c0 <__aeabi_dmul>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	4629      	mov	r1, r5
 8001e40:	f7fe f98a 	bl	8000158 <__aeabi_dsub>
 8001e44:	460d      	mov	r5, r1
 8001e46:	4604      	mov	r4, r0
 8001e48:	f7fe fdd4 	bl	80009f4 <__aeabi_d2iz>
 8001e4c:	9004      	str	r0, [sp, #16]
 8001e4e:	f7fe fad1 	bl	80003f4 <__aeabi_i2d>
 8001e52:	4602      	mov	r2, r0
 8001e54:	460b      	mov	r3, r1
 8001e56:	4620      	mov	r0, r4
 8001e58:	4629      	mov	r1, r5
 8001e5a:	f7fe f97d 	bl	8000158 <__aeabi_dsub>
 8001e5e:	f1ba 0f00 	cmp.w	sl, #0
 8001e62:	4680      	mov	r8, r0
 8001e64:	4689      	mov	r9, r1
 8001e66:	dd6b      	ble.n	8001f40 <__kernel_rem_pio2+0x23c>
 8001e68:	1e7a      	subs	r2, r7, #1
 8001e6a:	ab0e      	add	r3, sp, #56	; 0x38
 8001e6c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001e70:	f1ca 0118 	rsb	r1, sl, #24
 8001e74:	9c04      	ldr	r4, [sp, #16]
 8001e76:	fa40 f301 	asr.w	r3, r0, r1
 8001e7a:	441c      	add	r4, r3
 8001e7c:	408b      	lsls	r3, r1
 8001e7e:	1ac0      	subs	r0, r0, r3
 8001e80:	ab0e      	add	r3, sp, #56	; 0x38
 8001e82:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001e86:	f1ca 0317 	rsb	r3, sl, #23
 8001e8a:	9404      	str	r4, [sp, #16]
 8001e8c:	fa40 fb03 	asr.w	fp, r0, r3
 8001e90:	f1bb 0f00 	cmp.w	fp, #0
 8001e94:	dd62      	ble.n	8001f5c <__kernel_rem_pio2+0x258>
 8001e96:	2200      	movs	r2, #0
 8001e98:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8001e9c:	4614      	mov	r4, r2
 8001e9e:	9b04      	ldr	r3, [sp, #16]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	9304      	str	r3, [sp, #16]
 8001ea4:	4297      	cmp	r7, r2
 8001ea6:	f300 8088 	bgt.w	8001fba <__kernel_rem_pio2+0x2b6>
 8001eaa:	f1ba 0f00 	cmp.w	sl, #0
 8001eae:	dd07      	ble.n	8001ec0 <__kernel_rem_pio2+0x1bc>
 8001eb0:	f1ba 0f01 	cmp.w	sl, #1
 8001eb4:	f000 8095 	beq.w	8001fe2 <__kernel_rem_pio2+0x2de>
 8001eb8:	f1ba 0f02 	cmp.w	sl, #2
 8001ebc:	f000 809b 	beq.w	8001ff6 <__kernel_rem_pio2+0x2f2>
 8001ec0:	f1bb 0f02 	cmp.w	fp, #2
 8001ec4:	d14a      	bne.n	8001f5c <__kernel_rem_pio2+0x258>
 8001ec6:	4642      	mov	r2, r8
 8001ec8:	464b      	mov	r3, r9
 8001eca:	2000      	movs	r0, #0
 8001ecc:	4953      	ldr	r1, [pc, #332]	; (800201c <__kernel_rem_pio2+0x318>)
 8001ece:	f7fe f943 	bl	8000158 <__aeabi_dsub>
 8001ed2:	4680      	mov	r8, r0
 8001ed4:	4689      	mov	r9, r1
 8001ed6:	2c00      	cmp	r4, #0
 8001ed8:	d040      	beq.n	8001f5c <__kernel_rem_pio2+0x258>
 8001eda:	4652      	mov	r2, sl
 8001edc:	2000      	movs	r0, #0
 8001ede:	494f      	ldr	r1, [pc, #316]	; (800201c <__kernel_rem_pio2+0x318>)
 8001ee0:	f000 fba6 	bl	8002630 <scalbn>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	4640      	mov	r0, r8
 8001eea:	4649      	mov	r1, r9
 8001eec:	f7fe f934 	bl	8000158 <__aeabi_dsub>
 8001ef0:	4680      	mov	r8, r0
 8001ef2:	4689      	mov	r9, r1
 8001ef4:	e032      	b.n	8001f5c <__kernel_rem_pio2+0x258>
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	4b49      	ldr	r3, [pc, #292]	; (8002020 <__kernel_rem_pio2+0x31c>)
 8001efa:	4640      	mov	r0, r8
 8001efc:	4649      	mov	r1, r9
 8001efe:	f7fe fadf 	bl	80004c0 <__aeabi_dmul>
 8001f02:	f7fe fd77 	bl	80009f4 <__aeabi_d2iz>
 8001f06:	f7fe fa75 	bl	80003f4 <__aeabi_i2d>
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	4b45      	ldr	r3, [pc, #276]	; (8002024 <__kernel_rem_pio2+0x320>)
 8001f0e:	4604      	mov	r4, r0
 8001f10:	460d      	mov	r5, r1
 8001f12:	f7fe fad5 	bl	80004c0 <__aeabi_dmul>
 8001f16:	4602      	mov	r2, r0
 8001f18:	460b      	mov	r3, r1
 8001f1a:	4640      	mov	r0, r8
 8001f1c:	4649      	mov	r1, r9
 8001f1e:	f7fe f91b 	bl	8000158 <__aeabi_dsub>
 8001f22:	f7fe fd67 	bl	80009f4 <__aeabi_d2iz>
 8001f26:	ab0e      	add	r3, sp, #56	; 0x38
 8001f28:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8001f2c:	4629      	mov	r1, r5
 8001f2e:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8001f32:	4620      	mov	r0, r4
 8001f34:	f7fe f912 	bl	800015c <__adddf3>
 8001f38:	3601      	adds	r6, #1
 8001f3a:	4680      	mov	r8, r0
 8001f3c:	4689      	mov	r9, r1
 8001f3e:	e766      	b.n	8001e0e <__kernel_rem_pio2+0x10a>
 8001f40:	d106      	bne.n	8001f50 <__kernel_rem_pio2+0x24c>
 8001f42:	1e7b      	subs	r3, r7, #1
 8001f44:	aa0e      	add	r2, sp, #56	; 0x38
 8001f46:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001f4a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8001f4e:	e79f      	b.n	8001e90 <__kernel_rem_pio2+0x18c>
 8001f50:	2200      	movs	r2, #0
 8001f52:	4b35      	ldr	r3, [pc, #212]	; (8002028 <__kernel_rem_pio2+0x324>)
 8001f54:	f7fe fd3a 	bl	80009cc <__aeabi_dcmpge>
 8001f58:	bb60      	cbnz	r0, 8001fb4 <__kernel_rem_pio2+0x2b0>
 8001f5a:	4683      	mov	fp, r0
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2300      	movs	r3, #0
 8001f60:	4640      	mov	r0, r8
 8001f62:	4649      	mov	r1, r9
 8001f64:	f7fe fd14 	bl	8000990 <__aeabi_dcmpeq>
 8001f68:	2800      	cmp	r0, #0
 8001f6a:	f000 80c4 	beq.w	80020f6 <__kernel_rem_pio2+0x3f2>
 8001f6e:	1e7c      	subs	r4, r7, #1
 8001f70:	4623      	mov	r3, r4
 8001f72:	2200      	movs	r2, #0
 8001f74:	9902      	ldr	r1, [sp, #8]
 8001f76:	428b      	cmp	r3, r1
 8001f78:	da44      	bge.n	8002004 <__kernel_rem_pio2+0x300>
 8001f7a:	2a00      	cmp	r2, #0
 8001f7c:	f040 8088 	bne.w	8002090 <__kernel_rem_pio2+0x38c>
 8001f80:	2401      	movs	r4, #1
 8001f82:	f06f 0203 	mvn.w	r2, #3
 8001f86:	fb02 f304 	mul.w	r3, r2, r4
 8001f8a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8001f8c:	58cb      	ldr	r3, [r1, r3]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d03e      	beq.n	8002010 <__kernel_rem_pio2+0x30c>
 8001f92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001f94:	aa9a      	add	r2, sp, #616	; 0x268
 8001f96:	4413      	add	r3, r2
 8001f98:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8001f9c:	9b06      	ldr	r3, [sp, #24]
 8001f9e:	1c7e      	adds	r6, r7, #1
 8001fa0:	19dd      	adds	r5, r3, r7
 8001fa2:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8001fa6:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 8001faa:	443c      	add	r4, r7
 8001fac:	42a6      	cmp	r6, r4
 8001fae:	dd3d      	ble.n	800202c <__kernel_rem_pio2+0x328>
 8001fb0:	4627      	mov	r7, r4
 8001fb2:	e71a      	b.n	8001dea <__kernel_rem_pio2+0xe6>
 8001fb4:	f04f 0b02 	mov.w	fp, #2
 8001fb8:	e76d      	b.n	8001e96 <__kernel_rem_pio2+0x192>
 8001fba:	ab0e      	add	r3, sp, #56	; 0x38
 8001fbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fc0:	b94c      	cbnz	r4, 8001fd6 <__kernel_rem_pio2+0x2d2>
 8001fc2:	b12b      	cbz	r3, 8001fd0 <__kernel_rem_pio2+0x2cc>
 8001fc4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8001fc8:	a80e      	add	r0, sp, #56	; 0x38
 8001fca:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8001fce:	2301      	movs	r3, #1
 8001fd0:	3201      	adds	r2, #1
 8001fd2:	461c      	mov	r4, r3
 8001fd4:	e766      	b.n	8001ea4 <__kernel_rem_pio2+0x1a0>
 8001fd6:	1acb      	subs	r3, r1, r3
 8001fd8:	a80e      	add	r0, sp, #56	; 0x38
 8001fda:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8001fde:	4623      	mov	r3, r4
 8001fe0:	e7f6      	b.n	8001fd0 <__kernel_rem_pio2+0x2cc>
 8001fe2:	1e7a      	subs	r2, r7, #1
 8001fe4:	ab0e      	add	r3, sp, #56	; 0x38
 8001fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fea:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8001fee:	a90e      	add	r1, sp, #56	; 0x38
 8001ff0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8001ff4:	e764      	b.n	8001ec0 <__kernel_rem_pio2+0x1bc>
 8001ff6:	1e7a      	subs	r2, r7, #1
 8001ff8:	ab0e      	add	r3, sp, #56	; 0x38
 8001ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ffe:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8002002:	e7f4      	b.n	8001fee <__kernel_rem_pio2+0x2ea>
 8002004:	a90e      	add	r1, sp, #56	; 0x38
 8002006:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800200a:	3b01      	subs	r3, #1
 800200c:	430a      	orrs	r2, r1
 800200e:	e7b1      	b.n	8001f74 <__kernel_rem_pio2+0x270>
 8002010:	3401      	adds	r4, #1
 8002012:	e7b8      	b.n	8001f86 <__kernel_rem_pio2+0x282>
 8002014:	08002900 	.word	0x08002900
 8002018:	40200000 	.word	0x40200000
 800201c:	3ff00000 	.word	0x3ff00000
 8002020:	3e700000 	.word	0x3e700000
 8002024:	41700000 	.word	0x41700000
 8002028:	3fe00000 	.word	0x3fe00000
 800202c:	f105 0308 	add.w	r3, r5, #8
 8002030:	930b      	str	r3, [sp, #44]	; 0x2c
 8002032:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002034:	2700      	movs	r7, #0
 8002036:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800203a:	f7fe f9db 	bl	80003f4 <__aeabi_i2d>
 800203e:	f04f 0800 	mov.w	r8, #0
 8002042:	f04f 0900 	mov.w	r9, #0
 8002046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002048:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800204c:	3b08      	subs	r3, #8
 800204e:	9304      	str	r3, [sp, #16]
 8002050:	f105 0310 	add.w	r3, r5, #16
 8002054:	9309      	str	r3, [sp, #36]	; 0x24
 8002056:	9b08      	ldr	r3, [sp, #32]
 8002058:	429f      	cmp	r7, r3
 800205a:	dd04      	ble.n	8002066 <__kernel_rem_pio2+0x362>
 800205c:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8002060:	3601      	adds	r6, #1
 8002062:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8002064:	e7a2      	b.n	8001fac <__kernel_rem_pio2+0x2a8>
 8002066:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002068:	9d04      	ldr	r5, [sp, #16]
 800206a:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800206e:	9109      	str	r1, [sp, #36]	; 0x24
 8002070:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8002074:	9504      	str	r5, [sp, #16]
 8002076:	f7fe fa23 	bl	80004c0 <__aeabi_dmul>
 800207a:	4602      	mov	r2, r0
 800207c:	460b      	mov	r3, r1
 800207e:	4640      	mov	r0, r8
 8002080:	4649      	mov	r1, r9
 8002082:	f7fe f86b 	bl	800015c <__adddf3>
 8002086:	3701      	adds	r7, #1
 8002088:	4680      	mov	r8, r0
 800208a:	4689      	mov	r9, r1
 800208c:	e7e3      	b.n	8002056 <__kernel_rem_pio2+0x352>
 800208e:	3c01      	subs	r4, #1
 8002090:	ab0e      	add	r3, sp, #56	; 0x38
 8002092:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8002096:	f1aa 0a18 	sub.w	sl, sl, #24
 800209a:	2b00      	cmp	r3, #0
 800209c:	d0f7      	beq.n	800208e <__kernel_rem_pio2+0x38a>
 800209e:	4652      	mov	r2, sl
 80020a0:	2000      	movs	r0, #0
 80020a2:	49b5      	ldr	r1, [pc, #724]	; (8002378 <__kernel_rem_pio2+0x674>)
 80020a4:	f000 fac4 	bl	8002630 <scalbn>
 80020a8:	4625      	mov	r5, r4
 80020aa:	4606      	mov	r6, r0
 80020ac:	460f      	mov	r7, r1
 80020ae:	f04f 0900 	mov.w	r9, #0
 80020b2:	00e3      	lsls	r3, r4, #3
 80020b4:	aa9a      	add	r2, sp, #616	; 0x268
 80020b6:	eb02 0803 	add.w	r8, r2, r3
 80020ba:	f8df a2c4 	ldr.w	sl, [pc, #708]	; 8002380 <__kernel_rem_pio2+0x67c>
 80020be:	9308      	str	r3, [sp, #32]
 80020c0:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 80020c4:	2d00      	cmp	r5, #0
 80020c6:	da4c      	bge.n	8002162 <__kernel_rem_pio2+0x45e>
 80020c8:	2500      	movs	r5, #0
 80020ca:	f104 5800 	add.w	r8, r4, #536870912	; 0x20000000
 80020ce:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 80020d2:	f108 38ff 	add.w	r8, r8, #4294967295
 80020d6:	1b63      	subs	r3, r4, r5
 80020d8:	2b00      	cmp	r3, #0
 80020da:	db71      	blt.n	80021c0 <__kernel_rem_pio2+0x4bc>
 80020dc:	ab72      	add	r3, sp, #456	; 0x1c8
 80020de:	eba8 0705 	sub.w	r7, r8, r5
 80020e2:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80020e6:	2200      	movs	r2, #0
 80020e8:	2300      	movs	r3, #0
 80020ea:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8002384 <__kernel_rem_pio2+0x680>
 80020ee:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80020f2:	2600      	movs	r6, #0
 80020f4:	e059      	b.n	80021aa <__kernel_rem_pio2+0x4a6>
 80020f6:	f1ca 0200 	rsb	r2, sl, #0
 80020fa:	4640      	mov	r0, r8
 80020fc:	4649      	mov	r1, r9
 80020fe:	f000 fa97 	bl	8002630 <scalbn>
 8002102:	2200      	movs	r2, #0
 8002104:	4b9d      	ldr	r3, [pc, #628]	; (800237c <__kernel_rem_pio2+0x678>)
 8002106:	4604      	mov	r4, r0
 8002108:	460d      	mov	r5, r1
 800210a:	f7fe fc5f 	bl	80009cc <__aeabi_dcmpge>
 800210e:	b1f8      	cbz	r0, 8002150 <__kernel_rem_pio2+0x44c>
 8002110:	2200      	movs	r2, #0
 8002112:	4b9b      	ldr	r3, [pc, #620]	; (8002380 <__kernel_rem_pio2+0x67c>)
 8002114:	4620      	mov	r0, r4
 8002116:	4629      	mov	r1, r5
 8002118:	f7fe f9d2 	bl	80004c0 <__aeabi_dmul>
 800211c:	f7fe fc6a 	bl	80009f4 <__aeabi_d2iz>
 8002120:	4606      	mov	r6, r0
 8002122:	f7fe f967 	bl	80003f4 <__aeabi_i2d>
 8002126:	2200      	movs	r2, #0
 8002128:	4b94      	ldr	r3, [pc, #592]	; (800237c <__kernel_rem_pio2+0x678>)
 800212a:	f7fe f9c9 	bl	80004c0 <__aeabi_dmul>
 800212e:	460b      	mov	r3, r1
 8002130:	4602      	mov	r2, r0
 8002132:	4629      	mov	r1, r5
 8002134:	4620      	mov	r0, r4
 8002136:	f7fe f80f 	bl	8000158 <__aeabi_dsub>
 800213a:	f7fe fc5b 	bl	80009f4 <__aeabi_d2iz>
 800213e:	1c7c      	adds	r4, r7, #1
 8002140:	ab0e      	add	r3, sp, #56	; 0x38
 8002142:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8002146:	f10a 0a18 	add.w	sl, sl, #24
 800214a:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800214e:	e7a6      	b.n	800209e <__kernel_rem_pio2+0x39a>
 8002150:	4620      	mov	r0, r4
 8002152:	4629      	mov	r1, r5
 8002154:	f7fe fc4e 	bl	80009f4 <__aeabi_d2iz>
 8002158:	ab0e      	add	r3, sp, #56	; 0x38
 800215a:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800215e:	463c      	mov	r4, r7
 8002160:	e79d      	b.n	800209e <__kernel_rem_pio2+0x39a>
 8002162:	ab0e      	add	r3, sp, #56	; 0x38
 8002164:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002168:	f7fe f944 	bl	80003f4 <__aeabi_i2d>
 800216c:	4632      	mov	r2, r6
 800216e:	463b      	mov	r3, r7
 8002170:	f7fe f9a6 	bl	80004c0 <__aeabi_dmul>
 8002174:	464a      	mov	r2, r9
 8002176:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800217a:	4653      	mov	r3, sl
 800217c:	4630      	mov	r0, r6
 800217e:	4639      	mov	r1, r7
 8002180:	f7fe f99e 	bl	80004c0 <__aeabi_dmul>
 8002184:	3d01      	subs	r5, #1
 8002186:	4606      	mov	r6, r0
 8002188:	460f      	mov	r7, r1
 800218a:	e79b      	b.n	80020c4 <__kernel_rem_pio2+0x3c0>
 800218c:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
 8002190:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8002194:	f7fe f994 	bl	80004c0 <__aeabi_dmul>
 8002198:	4602      	mov	r2, r0
 800219a:	460b      	mov	r3, r1
 800219c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80021a0:	f7fd ffdc 	bl	800015c <__adddf3>
 80021a4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80021a8:	3601      	adds	r6, #1
 80021aa:	9b02      	ldr	r3, [sp, #8]
 80021ac:	429e      	cmp	r6, r3
 80021ae:	dc01      	bgt.n	80021b4 <__kernel_rem_pio2+0x4b0>
 80021b0:	42ae      	cmp	r6, r5
 80021b2:	ddeb      	ble.n	800218c <__kernel_rem_pio2+0x488>
 80021b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80021b8:	3501      	adds	r5, #1
 80021ba:	e9ea 2302 	strd	r2, r3, [sl, #8]!
 80021be:	e78a      	b.n	80020d6 <__kernel_rem_pio2+0x3d2>
 80021c0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80021c2:	2b03      	cmp	r3, #3
 80021c4:	d86c      	bhi.n	80022a0 <__kernel_rem_pio2+0x59c>
 80021c6:	e8df f003 	tbb	[pc, r3]
 80021ca:	2c58      	.short	0x2c58
 80021cc:	022c      	.short	0x022c
 80021ce:	9a08      	ldr	r2, [sp, #32]
 80021d0:	ab4a      	add	r3, sp, #296	; 0x128
 80021d2:	189d      	adds	r5, r3, r2
 80021d4:	46aa      	mov	sl, r5
 80021d6:	4626      	mov	r6, r4
 80021d8:	2e00      	cmp	r6, #0
 80021da:	f300 8088 	bgt.w	80022ee <__kernel_rem_pio2+0x5ea>
 80021de:	46a2      	mov	sl, r4
 80021e0:	f1ba 0f01 	cmp.w	sl, #1
 80021e4:	f300 80a1 	bgt.w	800232a <__kernel_rem_pio2+0x626>
 80021e8:	2700      	movs	r7, #0
 80021ea:	463e      	mov	r6, r7
 80021ec:	9d08      	ldr	r5, [sp, #32]
 80021ee:	ab4a      	add	r3, sp, #296	; 0x128
 80021f0:	3508      	adds	r5, #8
 80021f2:	441d      	add	r5, r3
 80021f4:	2c01      	cmp	r4, #1
 80021f6:	f300 80b5 	bgt.w	8002364 <__kernel_rem_pio2+0x660>
 80021fa:	f1bb 0f00 	cmp.w	fp, #0
 80021fe:	f040 80c3 	bne.w	8002388 <__kernel_rem_pio2+0x684>
 8002202:	9901      	ldr	r1, [sp, #4]
 8002204:	ab4a      	add	r3, sp, #296	; 0x128
 8002206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800220a:	e9c1 2300 	strd	r2, r3, [r1]
 800220e:	ab4c      	add	r3, sp, #304	; 0x130
 8002210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002214:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8002218:	463a      	mov	r2, r7
 800221a:	4633      	mov	r3, r6
 800221c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8002220:	e03e      	b.n	80022a0 <__kernel_rem_pio2+0x59c>
 8002222:	f04f 0e00 	mov.w	lr, #0
 8002226:	4626      	mov	r6, r4
 8002228:	4677      	mov	r7, lr
 800222a:	9d08      	ldr	r5, [sp, #32]
 800222c:	ab4a      	add	r3, sp, #296	; 0x128
 800222e:	3508      	adds	r5, #8
 8002230:	441d      	add	r5, r3
 8002232:	2e00      	cmp	r6, #0
 8002234:	da45      	bge.n	80022c2 <__kernel_rem_pio2+0x5be>
 8002236:	f1bb 0f00 	cmp.w	fp, #0
 800223a:	d04c      	beq.n	80022d6 <__kernel_rem_pio2+0x5d2>
 800223c:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 8002240:	4672      	mov	r2, lr
 8002242:	460b      	mov	r3, r1
 8002244:	9901      	ldr	r1, [sp, #4]
 8002246:	2601      	movs	r6, #1
 8002248:	e9c1 2300 	strd	r2, r3, [r1]
 800224c:	a94a      	add	r1, sp, #296	; 0x128
 800224e:	4672      	mov	r2, lr
 8002250:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002254:	463b      	mov	r3, r7
 8002256:	f7fd ff7f 	bl	8000158 <__aeabi_dsub>
 800225a:	4686      	mov	lr, r0
 800225c:	460f      	mov	r7, r1
 800225e:	ad4a      	add	r5, sp, #296	; 0x128
 8002260:	42b4      	cmp	r4, r6
 8002262:	da3a      	bge.n	80022da <__kernel_rem_pio2+0x5d6>
 8002264:	f1bb 0f00 	cmp.w	fp, #0
 8002268:	d001      	beq.n	800226e <__kernel_rem_pio2+0x56a>
 800226a:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800226e:	4672      	mov	r2, lr
 8002270:	463b      	mov	r3, r7
 8002272:	9901      	ldr	r1, [sp, #4]
 8002274:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8002278:	e012      	b.n	80022a0 <__kernel_rem_pio2+0x59c>
 800227a:	2700      	movs	r7, #0
 800227c:	463d      	mov	r5, r7
 800227e:	9b08      	ldr	r3, [sp, #32]
 8002280:	aa9a      	add	r2, sp, #616	; 0x268
 8002282:	4413      	add	r3, r2
 8002284:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 8002288:	2c00      	cmp	r4, #0
 800228a:	da10      	bge.n	80022ae <__kernel_rem_pio2+0x5aa>
 800228c:	f1bb 0f00 	cmp.w	fp, #0
 8002290:	d001      	beq.n	8002296 <__kernel_rem_pio2+0x592>
 8002292:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8002296:	463a      	mov	r2, r7
 8002298:	462b      	mov	r3, r5
 800229a:	9901      	ldr	r1, [sp, #4]
 800229c:	e9c1 2300 	strd	r2, r3, [r1]
 80022a0:	9b04      	ldr	r3, [sp, #16]
 80022a2:	f003 0007 	and.w	r0, r3, #7
 80022a6:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80022aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022ae:	4638      	mov	r0, r7
 80022b0:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80022b4:	4629      	mov	r1, r5
 80022b6:	f7fd ff51 	bl	800015c <__adddf3>
 80022ba:	3c01      	subs	r4, #1
 80022bc:	4607      	mov	r7, r0
 80022be:	460d      	mov	r5, r1
 80022c0:	e7e2      	b.n	8002288 <__kernel_rem_pio2+0x584>
 80022c2:	4670      	mov	r0, lr
 80022c4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80022c8:	4639      	mov	r1, r7
 80022ca:	f7fd ff47 	bl	800015c <__adddf3>
 80022ce:	3e01      	subs	r6, #1
 80022d0:	4686      	mov	lr, r0
 80022d2:	460f      	mov	r7, r1
 80022d4:	e7ad      	b.n	8002232 <__kernel_rem_pio2+0x52e>
 80022d6:	4639      	mov	r1, r7
 80022d8:	e7b2      	b.n	8002240 <__kernel_rem_pio2+0x53c>
 80022da:	4670      	mov	r0, lr
 80022dc:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 80022e0:	4639      	mov	r1, r7
 80022e2:	f7fd ff3b 	bl	800015c <__adddf3>
 80022e6:	3601      	adds	r6, #1
 80022e8:	4686      	mov	lr, r0
 80022ea:	460f      	mov	r7, r1
 80022ec:	e7b8      	b.n	8002260 <__kernel_rem_pio2+0x55c>
 80022ee:	e9da 2300 	ldrd	r2, r3, [sl]
 80022f2:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 80022f6:	4640      	mov	r0, r8
 80022f8:	4649      	mov	r1, r9
 80022fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80022fe:	f7fd ff2d 	bl	800015c <__adddf3>
 8002302:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002306:	4602      	mov	r2, r0
 8002308:	460b      	mov	r3, r1
 800230a:	4640      	mov	r0, r8
 800230c:	4649      	mov	r1, r9
 800230e:	f7fd ff23 	bl	8000158 <__aeabi_dsub>
 8002312:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002316:	f7fd ff21 	bl	800015c <__adddf3>
 800231a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800231e:	e9ca 0100 	strd	r0, r1, [sl]
 8002322:	3e01      	subs	r6, #1
 8002324:	e96a 2302 	strd	r2, r3, [sl, #-8]!
 8002328:	e756      	b.n	80021d8 <__kernel_rem_pio2+0x4d4>
 800232a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800232e:	e955 6702 	ldrd	r6, r7, [r5, #-8]
 8002332:	4630      	mov	r0, r6
 8002334:	4639      	mov	r1, r7
 8002336:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800233a:	f7fd ff0f 	bl	800015c <__adddf3>
 800233e:	4602      	mov	r2, r0
 8002340:	460b      	mov	r3, r1
 8002342:	4680      	mov	r8, r0
 8002344:	4689      	mov	r9, r1
 8002346:	4630      	mov	r0, r6
 8002348:	4639      	mov	r1, r7
 800234a:	f7fd ff05 	bl	8000158 <__aeabi_dsub>
 800234e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002352:	f7fd ff03 	bl	800015c <__adddf3>
 8002356:	f10a 3aff 	add.w	sl, sl, #4294967295
 800235a:	e9c5 0100 	strd	r0, r1, [r5]
 800235e:	e965 8902 	strd	r8, r9, [r5, #-8]!
 8002362:	e73d      	b.n	80021e0 <__kernel_rem_pio2+0x4dc>
 8002364:	4638      	mov	r0, r7
 8002366:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800236a:	4631      	mov	r1, r6
 800236c:	f7fd fef6 	bl	800015c <__adddf3>
 8002370:	3c01      	subs	r4, #1
 8002372:	4607      	mov	r7, r0
 8002374:	460e      	mov	r6, r1
 8002376:	e73d      	b.n	80021f4 <__kernel_rem_pio2+0x4f0>
 8002378:	3ff00000 	.word	0x3ff00000
 800237c:	41700000 	.word	0x41700000
 8002380:	3e700000 	.word	0x3e700000
 8002384:	080028b8 	.word	0x080028b8
 8002388:	9a01      	ldr	r2, [sp, #4]
 800238a:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 800238c:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8002390:	6013      	str	r3, [r2, #0]
 8002392:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 8002394:	6117      	str	r7, [r2, #16]
 8002396:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800239a:	6053      	str	r3, [r2, #4]
 800239c:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 800239e:	6156      	str	r6, [r2, #20]
 80023a0:	6093      	str	r3, [r2, #8]
 80023a2:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 80023a4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80023a8:	60d3      	str	r3, [r2, #12]
 80023aa:	e779      	b.n	80022a0 <__kernel_rem_pio2+0x59c>
 80023ac:	0000      	movs	r0, r0
	...

080023b0 <__kernel_sin>:
 80023b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80023b4:	b086      	sub	sp, #24
 80023b6:	e9cd 2300 	strd	r2, r3, [sp]
 80023ba:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80023be:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80023c2:	4682      	mov	sl, r0
 80023c4:	460c      	mov	r4, r1
 80023c6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80023c8:	da03      	bge.n	80023d2 <__kernel_sin+0x22>
 80023ca:	f7fe fb13 	bl	80009f4 <__aeabi_d2iz>
 80023ce:	2800      	cmp	r0, #0
 80023d0:	d050      	beq.n	8002474 <__kernel_sin+0xc4>
 80023d2:	4652      	mov	r2, sl
 80023d4:	4623      	mov	r3, r4
 80023d6:	4650      	mov	r0, sl
 80023d8:	4621      	mov	r1, r4
 80023da:	f7fe f871 	bl	80004c0 <__aeabi_dmul>
 80023de:	4606      	mov	r6, r0
 80023e0:	460f      	mov	r7, r1
 80023e2:	4602      	mov	r2, r0
 80023e4:	460b      	mov	r3, r1
 80023e6:	4650      	mov	r0, sl
 80023e8:	4621      	mov	r1, r4
 80023ea:	f7fe f869 	bl	80004c0 <__aeabi_dmul>
 80023ee:	a33e      	add	r3, pc, #248	; (adr r3, 80024e8 <__kernel_sin+0x138>)
 80023f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f4:	4680      	mov	r8, r0
 80023f6:	4689      	mov	r9, r1
 80023f8:	4630      	mov	r0, r6
 80023fa:	4639      	mov	r1, r7
 80023fc:	f7fe f860 	bl	80004c0 <__aeabi_dmul>
 8002400:	a33b      	add	r3, pc, #236	; (adr r3, 80024f0 <__kernel_sin+0x140>)
 8002402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002406:	f7fd fea7 	bl	8000158 <__aeabi_dsub>
 800240a:	4632      	mov	r2, r6
 800240c:	463b      	mov	r3, r7
 800240e:	f7fe f857 	bl	80004c0 <__aeabi_dmul>
 8002412:	a339      	add	r3, pc, #228	; (adr r3, 80024f8 <__kernel_sin+0x148>)
 8002414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002418:	f7fd fea0 	bl	800015c <__adddf3>
 800241c:	4632      	mov	r2, r6
 800241e:	463b      	mov	r3, r7
 8002420:	f7fe f84e 	bl	80004c0 <__aeabi_dmul>
 8002424:	a336      	add	r3, pc, #216	; (adr r3, 8002500 <__kernel_sin+0x150>)
 8002426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800242a:	f7fd fe95 	bl	8000158 <__aeabi_dsub>
 800242e:	4632      	mov	r2, r6
 8002430:	463b      	mov	r3, r7
 8002432:	f7fe f845 	bl	80004c0 <__aeabi_dmul>
 8002436:	a334      	add	r3, pc, #208	; (adr r3, 8002508 <__kernel_sin+0x158>)
 8002438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800243c:	f7fd fe8e 	bl	800015c <__adddf3>
 8002440:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002444:	b9dd      	cbnz	r5, 800247e <__kernel_sin+0xce>
 8002446:	4602      	mov	r2, r0
 8002448:	460b      	mov	r3, r1
 800244a:	4630      	mov	r0, r6
 800244c:	4639      	mov	r1, r7
 800244e:	f7fe f837 	bl	80004c0 <__aeabi_dmul>
 8002452:	a32f      	add	r3, pc, #188	; (adr r3, 8002510 <__kernel_sin+0x160>)
 8002454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002458:	f7fd fe7e 	bl	8000158 <__aeabi_dsub>
 800245c:	4642      	mov	r2, r8
 800245e:	464b      	mov	r3, r9
 8002460:	f7fe f82e 	bl	80004c0 <__aeabi_dmul>
 8002464:	4602      	mov	r2, r0
 8002466:	460b      	mov	r3, r1
 8002468:	4650      	mov	r0, sl
 800246a:	4621      	mov	r1, r4
 800246c:	f7fd fe76 	bl	800015c <__adddf3>
 8002470:	4682      	mov	sl, r0
 8002472:	460c      	mov	r4, r1
 8002474:	4650      	mov	r0, sl
 8002476:	4621      	mov	r1, r4
 8002478:	b006      	add	sp, #24
 800247a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800247e:	2200      	movs	r2, #0
 8002480:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002484:	4b24      	ldr	r3, [pc, #144]	; (8002518 <__kernel_sin+0x168>)
 8002486:	f7fe f81b 	bl	80004c0 <__aeabi_dmul>
 800248a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800248e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002492:	4640      	mov	r0, r8
 8002494:	4649      	mov	r1, r9
 8002496:	f7fe f813 	bl	80004c0 <__aeabi_dmul>
 800249a:	4602      	mov	r2, r0
 800249c:	460b      	mov	r3, r1
 800249e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80024a2:	f7fd fe59 	bl	8000158 <__aeabi_dsub>
 80024a6:	4632      	mov	r2, r6
 80024a8:	463b      	mov	r3, r7
 80024aa:	f7fe f809 	bl	80004c0 <__aeabi_dmul>
 80024ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80024b2:	f7fd fe51 	bl	8000158 <__aeabi_dsub>
 80024b6:	a316      	add	r3, pc, #88	; (adr r3, 8002510 <__kernel_sin+0x160>)
 80024b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024bc:	4606      	mov	r6, r0
 80024be:	460f      	mov	r7, r1
 80024c0:	4640      	mov	r0, r8
 80024c2:	4649      	mov	r1, r9
 80024c4:	f7fd fffc 	bl	80004c0 <__aeabi_dmul>
 80024c8:	4602      	mov	r2, r0
 80024ca:	460b      	mov	r3, r1
 80024cc:	4630      	mov	r0, r6
 80024ce:	4639      	mov	r1, r7
 80024d0:	f7fd fe44 	bl	800015c <__adddf3>
 80024d4:	4602      	mov	r2, r0
 80024d6:	460b      	mov	r3, r1
 80024d8:	4650      	mov	r0, sl
 80024da:	4621      	mov	r1, r4
 80024dc:	f7fd fe3c 	bl	8000158 <__aeabi_dsub>
 80024e0:	e7c6      	b.n	8002470 <__kernel_sin+0xc0>
 80024e2:	bf00      	nop
 80024e4:	f3af 8000 	nop.w
 80024e8:	5acfd57c 	.word	0x5acfd57c
 80024ec:	3de5d93a 	.word	0x3de5d93a
 80024f0:	8a2b9ceb 	.word	0x8a2b9ceb
 80024f4:	3e5ae5e6 	.word	0x3e5ae5e6
 80024f8:	57b1fe7d 	.word	0x57b1fe7d
 80024fc:	3ec71de3 	.word	0x3ec71de3
 8002500:	19c161d5 	.word	0x19c161d5
 8002504:	3f2a01a0 	.word	0x3f2a01a0
 8002508:	1110f8a6 	.word	0x1110f8a6
 800250c:	3f811111 	.word	0x3f811111
 8002510:	55555549 	.word	0x55555549
 8002514:	3fc55555 	.word	0x3fc55555
 8002518:	3fe00000 	.word	0x3fe00000

0800251c <fabs>:
 800251c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8002520:	4770      	bx	lr
 8002522:	0000      	movs	r0, r0
 8002524:	0000      	movs	r0, r0
	...

08002528 <floor>:
 8002528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800252c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8002530:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8002534:	2e13      	cmp	r6, #19
 8002536:	4607      	mov	r7, r0
 8002538:	460b      	mov	r3, r1
 800253a:	460c      	mov	r4, r1
 800253c:	4605      	mov	r5, r0
 800253e:	dc35      	bgt.n	80025ac <floor+0x84>
 8002540:	2e00      	cmp	r6, #0
 8002542:	da16      	bge.n	8002572 <floor+0x4a>
 8002544:	a336      	add	r3, pc, #216	; (adr r3, 8002620 <floor+0xf8>)
 8002546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800254a:	f7fd fe07 	bl	800015c <__adddf3>
 800254e:	2200      	movs	r2, #0
 8002550:	2300      	movs	r3, #0
 8002552:	f7fe fa45 	bl	80009e0 <__aeabi_dcmpgt>
 8002556:	b148      	cbz	r0, 800256c <floor+0x44>
 8002558:	2c00      	cmp	r4, #0
 800255a:	da5c      	bge.n	8002616 <floor+0xee>
 800255c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8002560:	433b      	orrs	r3, r7
 8002562:	4b31      	ldr	r3, [pc, #196]	; (8002628 <floor+0x100>)
 8002564:	f04f 0500 	mov.w	r5, #0
 8002568:	bf18      	it	ne
 800256a:	461c      	movne	r4, r3
 800256c:	4623      	mov	r3, r4
 800256e:	462f      	mov	r7, r5
 8002570:	e027      	b.n	80025c2 <floor+0x9a>
 8002572:	4a2e      	ldr	r2, [pc, #184]	; (800262c <floor+0x104>)
 8002574:	fa42 f806 	asr.w	r8, r2, r6
 8002578:	ea01 0208 	and.w	r2, r1, r8
 800257c:	4302      	orrs	r2, r0
 800257e:	d020      	beq.n	80025c2 <floor+0x9a>
 8002580:	a327      	add	r3, pc, #156	; (adr r3, 8002620 <floor+0xf8>)
 8002582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002586:	f7fd fde9 	bl	800015c <__adddf3>
 800258a:	2200      	movs	r2, #0
 800258c:	2300      	movs	r3, #0
 800258e:	f7fe fa27 	bl	80009e0 <__aeabi_dcmpgt>
 8002592:	2800      	cmp	r0, #0
 8002594:	d0ea      	beq.n	800256c <floor+0x44>
 8002596:	2c00      	cmp	r4, #0
 8002598:	bfbe      	ittt	lt
 800259a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800259e:	fa43 f606 	asrlt.w	r6, r3, r6
 80025a2:	19a4      	addlt	r4, r4, r6
 80025a4:	ea24 0408 	bic.w	r4, r4, r8
 80025a8:	2500      	movs	r5, #0
 80025aa:	e7df      	b.n	800256c <floor+0x44>
 80025ac:	2e33      	cmp	r6, #51	; 0x33
 80025ae:	dd0c      	ble.n	80025ca <floor+0xa2>
 80025b0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80025b4:	d105      	bne.n	80025c2 <floor+0x9a>
 80025b6:	460b      	mov	r3, r1
 80025b8:	4602      	mov	r2, r0
 80025ba:	f7fd fdcf 	bl	800015c <__adddf3>
 80025be:	4607      	mov	r7, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	4638      	mov	r0, r7
 80025c4:	4619      	mov	r1, r3
 80025c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80025ca:	f04f 32ff 	mov.w	r2, #4294967295
 80025ce:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80025d2:	fa22 f808 	lsr.w	r8, r2, r8
 80025d6:	ea10 0f08 	tst.w	r0, r8
 80025da:	d0f2      	beq.n	80025c2 <floor+0x9a>
 80025dc:	a310      	add	r3, pc, #64	; (adr r3, 8002620 <floor+0xf8>)
 80025de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e2:	f7fd fdbb 	bl	800015c <__adddf3>
 80025e6:	2200      	movs	r2, #0
 80025e8:	2300      	movs	r3, #0
 80025ea:	f7fe f9f9 	bl	80009e0 <__aeabi_dcmpgt>
 80025ee:	2800      	cmp	r0, #0
 80025f0:	d0bc      	beq.n	800256c <floor+0x44>
 80025f2:	2c00      	cmp	r4, #0
 80025f4:	da02      	bge.n	80025fc <floor+0xd4>
 80025f6:	2e14      	cmp	r6, #20
 80025f8:	d103      	bne.n	8002602 <floor+0xda>
 80025fa:	3401      	adds	r4, #1
 80025fc:	ea25 0508 	bic.w	r5, r5, r8
 8002600:	e7b4      	b.n	800256c <floor+0x44>
 8002602:	2301      	movs	r3, #1
 8002604:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8002608:	fa03 f606 	lsl.w	r6, r3, r6
 800260c:	4435      	add	r5, r6
 800260e:	42af      	cmp	r7, r5
 8002610:	bf88      	it	hi
 8002612:	18e4      	addhi	r4, r4, r3
 8002614:	e7f2      	b.n	80025fc <floor+0xd4>
 8002616:	2500      	movs	r5, #0
 8002618:	462c      	mov	r4, r5
 800261a:	e7a7      	b.n	800256c <floor+0x44>
 800261c:	f3af 8000 	nop.w
 8002620:	8800759c 	.word	0x8800759c
 8002624:	7e37e43c 	.word	0x7e37e43c
 8002628:	bff00000 	.word	0xbff00000
 800262c:	000fffff 	.word	0x000fffff

08002630 <scalbn>:
 8002630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002632:	4616      	mov	r6, r2
 8002634:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8002638:	4604      	mov	r4, r0
 800263a:	460d      	mov	r5, r1
 800263c:	460b      	mov	r3, r1
 800263e:	b98a      	cbnz	r2, 8002664 <scalbn+0x34>
 8002640:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002644:	4303      	orrs	r3, r0
 8002646:	d035      	beq.n	80026b4 <scalbn+0x84>
 8002648:	2200      	movs	r2, #0
 800264a:	4b2d      	ldr	r3, [pc, #180]	; (8002700 <scalbn+0xd0>)
 800264c:	f7fd ff38 	bl	80004c0 <__aeabi_dmul>
 8002650:	4a2c      	ldr	r2, [pc, #176]	; (8002704 <scalbn+0xd4>)
 8002652:	4604      	mov	r4, r0
 8002654:	4296      	cmp	r6, r2
 8002656:	460d      	mov	r5, r1
 8002658:	460b      	mov	r3, r1
 800265a:	da0e      	bge.n	800267a <scalbn+0x4a>
 800265c:	a324      	add	r3, pc, #144	; (adr r3, 80026f0 <scalbn+0xc0>)
 800265e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002662:	e01c      	b.n	800269e <scalbn+0x6e>
 8002664:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8002668:	42ba      	cmp	r2, r7
 800266a:	d109      	bne.n	8002680 <scalbn+0x50>
 800266c:	4602      	mov	r2, r0
 800266e:	460b      	mov	r3, r1
 8002670:	f7fd fd74 	bl	800015c <__adddf3>
 8002674:	4604      	mov	r4, r0
 8002676:	460d      	mov	r5, r1
 8002678:	e01c      	b.n	80026b4 <scalbn+0x84>
 800267a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800267e:	3a36      	subs	r2, #54	; 0x36
 8002680:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8002684:	4432      	add	r2, r6
 8002686:	428a      	cmp	r2, r1
 8002688:	dd0c      	ble.n	80026a4 <scalbn+0x74>
 800268a:	4622      	mov	r2, r4
 800268c:	462b      	mov	r3, r5
 800268e:	a11a      	add	r1, pc, #104	; (adr r1, 80026f8 <scalbn+0xc8>)
 8002690:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002694:	f000 f83a 	bl	800270c <copysign>
 8002698:	a317      	add	r3, pc, #92	; (adr r3, 80026f8 <scalbn+0xc8>)
 800269a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800269e:	f7fd ff0f 	bl	80004c0 <__aeabi_dmul>
 80026a2:	e7e7      	b.n	8002674 <scalbn+0x44>
 80026a4:	2a00      	cmp	r2, #0
 80026a6:	dd08      	ble.n	80026ba <scalbn+0x8a>
 80026a8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80026ac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80026b0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80026b4:	4620      	mov	r0, r4
 80026b6:	4629      	mov	r1, r5
 80026b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80026ba:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80026be:	da0b      	bge.n	80026d8 <scalbn+0xa8>
 80026c0:	f24c 3350 	movw	r3, #50000	; 0xc350
 80026c4:	429e      	cmp	r6, r3
 80026c6:	4622      	mov	r2, r4
 80026c8:	462b      	mov	r3, r5
 80026ca:	dce0      	bgt.n	800268e <scalbn+0x5e>
 80026cc:	a108      	add	r1, pc, #32	; (adr r1, 80026f0 <scalbn+0xc0>)
 80026ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80026d2:	f000 f81b 	bl	800270c <copysign>
 80026d6:	e7c1      	b.n	800265c <scalbn+0x2c>
 80026d8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80026dc:	3236      	adds	r2, #54	; 0x36
 80026de:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80026e2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80026e6:	4620      	mov	r0, r4
 80026e8:	4629      	mov	r1, r5
 80026ea:	2200      	movs	r2, #0
 80026ec:	4b06      	ldr	r3, [pc, #24]	; (8002708 <scalbn+0xd8>)
 80026ee:	e7d6      	b.n	800269e <scalbn+0x6e>
 80026f0:	c2f8f359 	.word	0xc2f8f359
 80026f4:	01a56e1f 	.word	0x01a56e1f
 80026f8:	8800759c 	.word	0x8800759c
 80026fc:	7e37e43c 	.word	0x7e37e43c
 8002700:	43500000 	.word	0x43500000
 8002704:	ffff3cb0 	.word	0xffff3cb0
 8002708:	3c900000 	.word	0x3c900000

0800270c <copysign>:
 800270c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8002710:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002714:	ea42 0103 	orr.w	r1, r2, r3
 8002718:	4770      	bx	lr
	...

0800271c <_init>:
 800271c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800271e:	bf00      	nop
 8002720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002722:	bc08      	pop	{r3}
 8002724:	469e      	mov	lr, r3
 8002726:	4770      	bx	lr

08002728 <_fini>:
 8002728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800272a:	bf00      	nop
 800272c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800272e:	bc08      	pop	{r3}
 8002730:	469e      	mov	lr, r3
 8002732:	4770      	bx	lr
