#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Apr  1 17:12:50 2024
# Process ID: 41864
# Current directory: D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1
# Command line: vivado.exe -log blockdesign_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source blockdesign_wrapper.tcl -notrace
# Log file: D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/blockdesign_wrapper.vdi
# Journal file: D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1\vivado.jou
# Running On: XPS-Tommy, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34029 MB
#-----------------------------------------------------------
source blockdesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_code/Vivado/vivado-library-zmod-v1-2019.1-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.cache/ip 
Command: link_design -top blockdesign_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_divider_0_0/blockdesign_clk_divider_0_0.dcp' for cell 'blockdesign_i/clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0.dcp' for cell 'blockdesign_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0.dcp' for cell 'blockdesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_collision_detection_0_0/blockdesign_collision_detection_0_0.dcp' for cell 'blockdesign_i/collision_detection_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_color_generator_0_0/blockdesign_color_generator_0_0.dcp' for cell 'blockdesign_i/color_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_0_0/blockdesign_paint_rectangle_0_0.dcp' for cell 'blockdesign_i/paint_ball'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_centerline_0_0/blockdesign_paint_centerline_0_0.dcp' for cell 'blockdesign_i/paint_centerline_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_1_0/blockdesign_paint_rectangle_1_0.dcp' for cell 'blockdesign_i/paint_paddle_l'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_2_0/blockdesign_paint_rectangle_2_0.dcp' for cell 'blockdesign_i/paint_paddle_r'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_pixel_counter_0_0/blockdesign_pixel_counter_0_0.dcp' for cell 'blockdesign_i/pixel_counter_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_position_ball_0_1/blockdesign_position_ball_0_1.dcp' for cell 'blockdesign_i/position_ball_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_position_paddles_0_0/blockdesign_position_paddles_0_0.dcp' for cell 'blockdesign_i/position_paddles_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_rgb2dvi_0_1/blockdesign_rgb2dvi_0_1.dcp' for cell 'blockdesign_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_score_counter_0_0/blockdesign_score_counter_0_0.dcp' for cell 'blockdesign_i/score_counter_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_util_vector_logic_0_1/blockdesign_util_vector_logic_0_1.dcp' for cell 'blockdesign_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_util_vector_logic_1_2/blockdesign_util_vector_logic_1_2.dcp' for cell 'blockdesign_i/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_v_tc_0_0/blockdesign_v_tc_0_0.dcp' for cell 'blockdesign_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_video_buffer_0_0/blockdesign_video_buffer_0_0.dcp' for cell 'blockdesign_i/video_buffer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_divider_1_0/blockdesign_clk_divider_1_0.dcp' for cell 'blockdesign_i/controllers/clk_divider_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_controller_buttons_0_0/blockdesign_controller_buttons_0_0.dcp' for cell 'blockdesign_i/controllers/controller_buttons_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_controller_buttons_1_0/blockdesign_controller_buttons_1_0.dcp' for cell 'blockdesign_i/controllers/controller_buttons_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_controller_interconn_0_0/blockdesign_controller_interconn_0_0.dcp' for cell 'blockdesign_i/controllers/controller_interconn_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_controller_ultrasonic_0_0/blockdesign_controller_ultrasonic_0_0.dcp' for cell 'blockdesign_i/controllers/controller_ultrasonic_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_controller_ultrasonic_1_0/blockdesign_controller_ultrasonic_1_0.dcp' for cell 'blockdesign_i/controllers/controller_ultrasonic_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1870.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 803 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. blockdesign_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'blockdesign_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0_board.xdc] for cell 'blockdesign_i/clk_wiz/inst'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0_board.xdc] for cell 'blockdesign_i/clk_wiz/inst'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0.xdc] for cell 'blockdesign_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0.xdc] for cell 'blockdesign_i/clk_wiz/inst'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0_board.xdc] for cell 'blockdesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0_board.xdc] for cell 'blockdesign_i/clk_wiz_0/inst'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0.xdc] for cell 'blockdesign_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0.xdc] for cell 'blockdesign_i/clk_wiz_0/inst'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'blockdesign_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'blockdesign_i/rgb2dvi_0/U0'
Parsing XDC File [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.srcs/constrs_1/new/constraints_cmodA7.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port hdmi_out_data_p[1] can not be placed on PACKAGE_PIN U4 because the PACKAGE_PIN is occupied by port hdmi_out_data_p[0]. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.srcs/constrs_1/new/constraints_cmodA7.xdc:47]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port hdmi_out_data_p[2] can not be placed on PACKAGE_PIN U5 because the PACKAGE_PIN is occupied by port hdmi_out_data_p[1]. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.srcs/constrs_1/new/constraints_cmodA7.xdc:50]
Finished Parsing XDC File [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.srcs/constrs_1/new/constraints_cmodA7.xdc]
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_v_tc_0_0/blockdesign_v_tc_0_0_clocks.xdc] for cell 'blockdesign_i/v_tc_0/U0'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_v_tc_0_0/blockdesign_v_tc_0_0_clocks.xdc] for cell 'blockdesign_i/v_tc_0/U0'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'blockdesign_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ip/blockdesign_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'blockdesign_i/rgb2dvi_0/U0'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2546.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

38 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2546.547 ; gain = 1118.203
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.675 . Memory (MB): peak = 2546.547 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1644215ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2546.547 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 26 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1207fa6e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 2869.359 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 295 cells and removed 470 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14f89e565

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 2869.359 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 139 cells and removed 501 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16127799b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.342 . Memory (MB): peak = 2869.359 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 89 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-194] Inserted BUFG blockdesign_i/clk_divider_0/inst/clk_o_BUFG_inst to drive 71 load(s) on clock net blockdesign_i/clk_divider_0/inst/clk_o_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1acc82fcc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 2869.359 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 3 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e3afe073

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.577 . Memory (MB): peak = 2869.359 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e3afe073

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.587 . Memory (MB): peak = 2869.359 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             295  |             470  |                                              1  |
|  Constant propagation         |             139  |             501  |                                              0  |
|  Sweep                        |               0  |              89  |                                              0  |
|  BUFG optimization            |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2869.359 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e3afe073

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.594 . Memory (MB): peak = 2869.359 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e3afe073

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2869.359 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e3afe073

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.359 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2869.359 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e3afe073

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2869.359 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file blockdesign_wrapper_drc_opted.rpt -pb blockdesign_wrapper_drc_opted.pb -rpx blockdesign_wrapper_drc_opted.rpx
Command: report_drc -file blockdesign_wrapper_drc_opted.rpt -pb blockdesign_wrapper_drc_opted.pb -rpx blockdesign_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/blockdesign_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2881.785 ; gain = 8.953
INFO: [Common 17-1381] The checkpoint 'D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/blockdesign_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2883.094 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3173b855

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2883.094 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2883.094 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d7d1cde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2883.094 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c1d74771

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.691 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c1d74771

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.695 . Memory (MB): peak = 2892.887 ; gain = 9.793
Phase 1 Placer Initialization | Checksum: 1c1d74771

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.702 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15d53e163

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.800 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17779b38a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.866 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 194013e6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.870 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 10463e3cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 454 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 2, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 229 nets or LUTs. Breaked 2 LUTs, combined 227 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2892.887 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            227  |                   229  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |            227  |                   229  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: c51264f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.887 ; gain = 9.793
Phase 2.4 Global Placement Core | Checksum: 14d1e4ce5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.887 ; gain = 9.793
Phase 2 Global Placement | Checksum: 14d1e4ce5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1161d6aea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12234480b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1287d66b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 150d6485f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c71683a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1506b3947

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11907d447

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 129cff3e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1422257f6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2892.887 ; gain = 9.793
Phase 3 Detail Placement | Checksum: 1422257f6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2892.887 ; gain = 9.793

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 8e0405b5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-0.282 |
Phase 1 Physical Synthesis Initialization | Checksum: 136c9fb69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2907.352 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 136c9fb69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2907.352 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 8e0405b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2907.352 ; gain = 24.258

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.086. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 212941818

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2907.352 ; gain = 24.258

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2907.352 ; gain = 24.258
Phase 4.1 Post Commit Optimization | Checksum: 212941818

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2907.352 ; gain = 24.258

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 212941818

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2907.352 ; gain = 24.258

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 212941818

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2907.352 ; gain = 24.258
Phase 4.3 Placer Reporting | Checksum: 212941818

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2907.352 ; gain = 24.258

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2907.352 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2907.352 ; gain = 24.258
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22a31661e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2907.352 ; gain = 24.258
Ending Placer Task | Checksum: 16e984352

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2907.352 ; gain = 24.258
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2907.352 ; gain = 24.258
INFO: [runtcl-4] Executing : report_io -file blockdesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2907.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file blockdesign_wrapper_utilization_placed.rpt -pb blockdesign_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file blockdesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2907.352 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.343 . Memory (MB): peak = 2921.633 ; gain = 14.281
INFO: [Common 17-1381] The checkpoint 'D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/blockdesign_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 2921.633 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.35s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2921.633 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.283 | TNS=-0.283 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fdb6e739

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 2921.633 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.283 | TNS=-0.283 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1fdb6e739

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 2921.633 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.283 | TNS=-0.283 |
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_centerline_0/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/paint_centerline_0/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell blockdesign_i/paint_centerline_0/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/paint_centerline_0/inst/pxl_value_o_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.207 | TNS=-0.207 |
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_centerline_0/inst/pxl_value_o2__29_carry_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.183 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.183 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 1fdb6e739

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 2924.109 ; gain = 2.477

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.183 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.183 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 1fdb6e739

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 2924.109 ; gain = 2.477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2924.109 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.183 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.466  |          0.283  |            0  |              0  |                     2  |           0  |           2  |  00:00:00  |
|  Total          |          0.466  |          0.283  |            0  |              0  |                     2  |           0  |           3  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2924.109 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: e3b7741f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 2924.109 ; gain = 2.477
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.303 . Memory (MB): peak = 2941.891 ; gain = 17.781
INFO: [Common 17-1381] The checkpoint 'D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/blockdesign_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 27bf17a9 ConstDB: 0 ShapeSum: 65ea3b5e RouteDB: 0
Post Restoration Checksum: NetGraph: 8168f423 | NumContArr: 3a30eb7b | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: d4a4354b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3023.957 ; gain = 82.066

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d4a4354b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3023.957 ; gain = 82.066

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d4a4354b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3023.957 ; gain = 82.066
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fbde4bbb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3033.770 ; gain = 91.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.157  | TNS=0.000  | WHS=-2.205 | THS=-72.366|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0180977 %
  Global Horizontal Routing Utilization  = 0.016658 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4876
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4839
  Number of Partially Routed Nets     = 37
  Number of Node Overlaps             = 25

Phase 2 Router Initialization | Checksum: 1f555e48b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3048.164 ; gain = 106.273

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f555e48b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3048.164 ; gain = 106.273
Phase 3 Initial Routing | Checksum: 149b51f43

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3048.164 ; gain = 106.273

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.356  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13c03003f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.164 ; gain = 106.273
Phase 4 Rip-up And Reroute | Checksum: 13c03003f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.164 ; gain = 106.273

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19e35914a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.164 ; gain = 106.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.449  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19e35914a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.164 ; gain = 106.273

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19e35914a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.164 ; gain = 106.273
Phase 5 Delay and Skew Optimization | Checksum: 19e35914a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.164 ; gain = 106.273

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17109c29c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.164 ; gain = 106.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.449  | TNS=0.000  | WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1435bd06b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.164 ; gain = 106.273
Phase 6 Post Hold Fix | Checksum: 1435bd06b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.164 ; gain = 106.273

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.0102 %
  Global Horizontal Routing Utilization  = 1.8994 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 167567c28

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.164 ; gain = 106.273

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 167567c28

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3049.074 ; gain = 107.184

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 197d684f2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3049.074 ; gain = 107.184

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.449  | TNS=0.000  | WHS=0.099  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 197d684f2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3049.074 ; gain = 107.184
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: ea089e7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3049.074 ; gain = 107.184

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3049.074 ; gain = 107.184

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 3049.074 ; gain = 107.184
INFO: [runtcl-4] Executing : report_drc -file blockdesign_wrapper_drc_routed.rpt -pb blockdesign_wrapper_drc_routed.pb -rpx blockdesign_wrapper_drc_routed.rpx
Command: report_drc -file blockdesign_wrapper_drc_routed.rpt -pb blockdesign_wrapper_drc_routed.pb -rpx blockdesign_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/blockdesign_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file blockdesign_wrapper_methodology_drc_routed.rpt -pb blockdesign_wrapper_methodology_drc_routed.pb -rpx blockdesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file blockdesign_wrapper_methodology_drc_routed.rpt -pb blockdesign_wrapper_methodology_drc_routed.pb -rpx blockdesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/blockdesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file blockdesign_wrapper_power_routed.rpt -pb blockdesign_wrapper_power_summary_routed.pb -rpx blockdesign_wrapper_power_routed.rpx
Command: report_power -file blockdesign_wrapper_power_routed.rpt -pb blockdesign_wrapper_power_summary_routed.pb -rpx blockdesign_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
162 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file blockdesign_wrapper_route_status.rpt -pb blockdesign_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file blockdesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file blockdesign_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file blockdesign_wrapper_bus_skew_routed.rpt -pb blockdesign_wrapper_bus_skew_routed.pb -rpx blockdesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 3124.668 ; gain = 9.371
INFO: [Common 17-1381] The checkpoint 'D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/blockdesign_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force blockdesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm1 input blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm1__0 input blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_0/inst/value1 input blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1 input blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0 input blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_1/inst/value1 input blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0 input blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0 input blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0 input blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0 input blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm1 output blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm1__0 output blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_0/inst/value1 output blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1 output blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0 output blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_1/inst/value1 output blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0 output blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0 output blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm1 multiplier stage blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm1__0 multiplier stage blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_0/inst/value1 multiplier stage blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1 multiplier stage blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0 multiplier stage blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP blockdesign_i/controllers/controller_ultrasonic_1/inst/value1 multiplier stage blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0 multiplier stage blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0 multiplier stage blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next__0 is a gated clock net sourced by a combinational pin blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg_i_1/O, cell blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next__0 is a gated clock net sourced by a combinational pin blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg_i_1/O, cell blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/x_pos_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/x_pos_reg[0]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/x_pos_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/x_pos_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/x_pos_reg[2]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/x_pos_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/x_pos_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/x_pos_reg[4]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/x_pos_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/x_pos_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/x_pos_reg[5]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/x_pos_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/x_pos_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/x_pos_reg[6]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/x_pos_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/x_pos_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/x_pos_reg[8]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/x_pos_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/x_pos_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/x_pos_reg[9]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/x_pos_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/y_pos_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/y_pos_reg[1]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/y_pos_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/y_pos_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/y_pos_reg[2]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/y_pos_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/y_pos_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/y_pos_reg[3]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/y_pos_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/y_pos_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/y_pos_reg[4]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/y_pos_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/y_pos_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/y_pos_reg[6]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/y_pos_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/y_pos_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/y_pos_reg[7]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/y_pos_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/y_pos_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/y_pos_reg[8]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/y_pos_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/inst/y_pos_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/inst/y_pos_reg[9]_LDC_i_1/O, cell blockdesign_i/position_ball_0/inst/y_pos_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/util_vector_logic_2/Res[0] is a gated clock net sourced by a combinational pin blockdesign_i/util_vector_logic_2/Res[0]_INST_0/O, cell blockdesign_i/util_vector_logic_2/Res[0]_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 45 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./blockdesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3640.938 ; gain = 516.270
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 17:13:58 2024...
