// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "12/01/2017 21:37:28"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module IF_ID (
	PC_in,
	nPC_in,
	IR_in,
	PC_out,
	nPC_out,
	IR_out,
	clk,
	flush,
	enable,
	flush_out);
input 	[15:0] PC_in;
input 	[15:0] nPC_in;
input 	[15:0] IR_in;
output 	[15:0] PC_out;
output 	[15:0] nPC_out;
output 	[15:0] IR_out;
input 	clk;
input 	flush;
input 	enable;
output 	flush_out;

// Design Ports Information
// PC_out[0]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[1]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[2]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[4]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[5]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[6]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[7]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[8]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[9]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[10]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[11]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[12]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[13]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[14]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[15]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[1]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[4]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[5]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[6]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[7]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[8]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[9]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[10]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[11]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[12]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[13]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[14]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_out[15]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[0]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[3]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[4]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[5]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[6]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[8]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[9]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[10]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[11]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[12]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[13]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[14]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_out[15]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flush_out	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flush	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[1]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[3]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[4]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[5]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[7]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[8]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[9]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[10]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[11]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[12]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[13]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[14]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_in[15]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[1]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[2]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[4]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[6]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[7]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[8]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[9]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[10]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[11]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[12]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[13]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[14]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nPC_in[15]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[2]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[3]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[4]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[6]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[7]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[9]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[10]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[11]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[13]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[14]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_in[15]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \PC_out[0]~output_o ;
wire \PC_out[1]~output_o ;
wire \PC_out[2]~output_o ;
wire \PC_out[3]~output_o ;
wire \PC_out[4]~output_o ;
wire \PC_out[5]~output_o ;
wire \PC_out[6]~output_o ;
wire \PC_out[7]~output_o ;
wire \PC_out[8]~output_o ;
wire \PC_out[9]~output_o ;
wire \PC_out[10]~output_o ;
wire \PC_out[11]~output_o ;
wire \PC_out[12]~output_o ;
wire \PC_out[13]~output_o ;
wire \PC_out[14]~output_o ;
wire \PC_out[15]~output_o ;
wire \nPC_out[0]~output_o ;
wire \nPC_out[1]~output_o ;
wire \nPC_out[2]~output_o ;
wire \nPC_out[3]~output_o ;
wire \nPC_out[4]~output_o ;
wire \nPC_out[5]~output_o ;
wire \nPC_out[6]~output_o ;
wire \nPC_out[7]~output_o ;
wire \nPC_out[8]~output_o ;
wire \nPC_out[9]~output_o ;
wire \nPC_out[10]~output_o ;
wire \nPC_out[11]~output_o ;
wire \nPC_out[12]~output_o ;
wire \nPC_out[13]~output_o ;
wire \nPC_out[14]~output_o ;
wire \nPC_out[15]~output_o ;
wire \IR_out[0]~output_o ;
wire \IR_out[1]~output_o ;
wire \IR_out[2]~output_o ;
wire \IR_out[3]~output_o ;
wire \IR_out[4]~output_o ;
wire \IR_out[5]~output_o ;
wire \IR_out[6]~output_o ;
wire \IR_out[7]~output_o ;
wire \IR_out[8]~output_o ;
wire \IR_out[9]~output_o ;
wire \IR_out[10]~output_o ;
wire \IR_out[11]~output_o ;
wire \IR_out[12]~output_o ;
wire \IR_out[13]~output_o ;
wire \IR_out[14]~output_o ;
wire \IR_out[15]~output_o ;
wire \flush_out~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \PC_in[0]~input_o ;
wire \flush~input_o ;
wire \flush~inputclkctrl_outclk ;
wire \enable~input_o ;
wire \PC_in[1]~input_o ;
wire \PC_REG|dout[1]~feeder_combout ;
wire \PC_in[2]~input_o ;
wire \PC_REG|dout[2]~feeder_combout ;
wire \PC_in[3]~input_o ;
wire \PC_REG|dout[3]~feeder_combout ;
wire \PC_in[4]~input_o ;
wire \PC_in[5]~input_o ;
wire \PC_in[6]~input_o ;
wire \PC_REG|dout[6]~feeder_combout ;
wire \PC_in[7]~input_o ;
wire \PC_REG|dout[7]~feeder_combout ;
wire \PC_in[8]~input_o ;
wire \PC_in[9]~input_o ;
wire \PC_REG|dout[9]~feeder_combout ;
wire \PC_in[10]~input_o ;
wire \PC_in[11]~input_o ;
wire \PC_in[12]~input_o ;
wire \PC_REG|dout[12]~feeder_combout ;
wire \PC_in[13]~input_o ;
wire \PC_REG|dout[13]~feeder_combout ;
wire \PC_in[14]~input_o ;
wire \PC_in[15]~input_o ;
wire \nPC_in[0]~input_o ;
wire \nPC_in[1]~input_o ;
wire \nPC_in[2]~input_o ;
wire \nPC_REG|dout[2]~feeder_combout ;
wire \nPC_in[3]~input_o ;
wire \nPC_in[4]~input_o ;
wire \nPC_REG|dout[4]~feeder_combout ;
wire \nPC_in[5]~input_o ;
wire \nPC_REG|dout[5]~feeder_combout ;
wire \nPC_in[6]~input_o ;
wire \nPC_in[7]~input_o ;
wire \nPC_REG|dout[7]~feeder_combout ;
wire \nPC_in[8]~input_o ;
wire \nPC_REG|dout[8]~feeder_combout ;
wire \nPC_in[9]~input_o ;
wire \nPC_in[10]~input_o ;
wire \nPC_REG|dout[10]~feeder_combout ;
wire \nPC_in[11]~input_o ;
wire \nPC_in[12]~input_o ;
wire \nPC_in[13]~input_o ;
wire \nPC_REG|dout[13]~feeder_combout ;
wire \nPC_in[14]~input_o ;
wire \nPC_REG|dout[14]~feeder_combout ;
wire \nPC_in[15]~input_o ;
wire \nPC_REG|dout[15]~feeder_combout ;
wire \IR_in[0]~input_o ;
wire \IR_in[1]~input_o ;
wire \IR_in[2]~input_o ;
wire \IR_REG|dout[2]~feeder_combout ;
wire \IR_in[3]~input_o ;
wire \IR_REG|dout[3]~feeder_combout ;
wire \IR_in[4]~input_o ;
wire \IR_REG|dout[4]~feeder_combout ;
wire \IR_in[5]~input_o ;
wire \IR_in[6]~input_o ;
wire \IR_REG|dout[6]~feeder_combout ;
wire \IR_in[7]~input_o ;
wire \IR_in[8]~input_o ;
wire \IR_in[9]~input_o ;
wire \IR_REG|dout[9]~feeder_combout ;
wire \IR_in[10]~input_o ;
wire \IR_in[11]~input_o ;
wire \IR_REG|dout[11]~feeder_combout ;
wire \IR_in[12]~input_o ;
wire \IR_REG|dout[12]~feeder_combout ;
wire \IR_in[13]~input_o ;
wire \IR_REG|dout[13]~feeder_combout ;
wire \IR_in[14]~input_o ;
wire \IR_REG|dout[14]~feeder_combout ;
wire \IR_in[15]~input_o ;
wire \IR_REG|dout[15]~feeder_combout ;
wire \flush_reg|dout~feeder_combout ;
wire \flush_reg|dout~q ;
wire [15:0] \IR_REG|dout ;
wire [15:0] \nPC_REG|dout ;
wire [15:0] \PC_REG|dout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \PC_out[0]~output (
	.i(\PC_REG|dout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \PC_out[1]~output (
	.i(\PC_REG|dout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \PC_out[2]~output (
	.i(\PC_REG|dout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \PC_out[3]~output (
	.i(\PC_REG|dout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \PC_out[4]~output (
	.i(\PC_REG|dout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \PC_out[5]~output (
	.i(\PC_REG|dout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \PC_out[6]~output (
	.i(\PC_REG|dout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \PC_out[7]~output (
	.i(\PC_REG|dout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \PC_out[8]~output (
	.i(\PC_REG|dout [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[8]~output .bus_hold = "false";
defparam \PC_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \PC_out[9]~output (
	.i(\PC_REG|dout [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[9]~output .bus_hold = "false";
defparam \PC_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \PC_out[10]~output (
	.i(\PC_REG|dout [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[10]~output .bus_hold = "false";
defparam \PC_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \PC_out[11]~output (
	.i(\PC_REG|dout [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[11]~output .bus_hold = "false";
defparam \PC_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \PC_out[12]~output (
	.i(\PC_REG|dout [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[12]~output .bus_hold = "false";
defparam \PC_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \PC_out[13]~output (
	.i(\PC_REG|dout [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[13]~output .bus_hold = "false";
defparam \PC_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \PC_out[14]~output (
	.i(\PC_REG|dout [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[14]~output .bus_hold = "false";
defparam \PC_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \PC_out[15]~output (
	.i(\PC_REG|dout [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[15]~output .bus_hold = "false";
defparam \PC_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \nPC_out[0]~output (
	.i(\nPC_REG|dout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[0]~output .bus_hold = "false";
defparam \nPC_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \nPC_out[1]~output (
	.i(\nPC_REG|dout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[1]~output .bus_hold = "false";
defparam \nPC_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \nPC_out[2]~output (
	.i(\nPC_REG|dout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[2]~output .bus_hold = "false";
defparam \nPC_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \nPC_out[3]~output (
	.i(\nPC_REG|dout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[3]~output .bus_hold = "false";
defparam \nPC_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \nPC_out[4]~output (
	.i(\nPC_REG|dout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[4]~output .bus_hold = "false";
defparam \nPC_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \nPC_out[5]~output (
	.i(\nPC_REG|dout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[5]~output .bus_hold = "false";
defparam \nPC_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \nPC_out[6]~output (
	.i(\nPC_REG|dout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[6]~output .bus_hold = "false";
defparam \nPC_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \nPC_out[7]~output (
	.i(\nPC_REG|dout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[7]~output .bus_hold = "false";
defparam \nPC_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \nPC_out[8]~output (
	.i(\nPC_REG|dout [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[8]~output .bus_hold = "false";
defparam \nPC_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \nPC_out[9]~output (
	.i(\nPC_REG|dout [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[9]~output .bus_hold = "false";
defparam \nPC_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \nPC_out[10]~output (
	.i(\nPC_REG|dout [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[10]~output .bus_hold = "false";
defparam \nPC_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \nPC_out[11]~output (
	.i(\nPC_REG|dout [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[11]~output .bus_hold = "false";
defparam \nPC_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \nPC_out[12]~output (
	.i(\nPC_REG|dout [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[12]~output .bus_hold = "false";
defparam \nPC_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \nPC_out[13]~output (
	.i(\nPC_REG|dout [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[13]~output .bus_hold = "false";
defparam \nPC_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \nPC_out[14]~output (
	.i(\nPC_REG|dout [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[14]~output .bus_hold = "false";
defparam \nPC_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \nPC_out[15]~output (
	.i(\nPC_REG|dout [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nPC_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \nPC_out[15]~output .bus_hold = "false";
defparam \nPC_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \IR_out[0]~output (
	.i(\IR_REG|dout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[0]~output .bus_hold = "false";
defparam \IR_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \IR_out[1]~output (
	.i(\IR_REG|dout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[1]~output .bus_hold = "false";
defparam \IR_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \IR_out[2]~output (
	.i(\IR_REG|dout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[2]~output .bus_hold = "false";
defparam \IR_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \IR_out[3]~output (
	.i(\IR_REG|dout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[3]~output .bus_hold = "false";
defparam \IR_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \IR_out[4]~output (
	.i(\IR_REG|dout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[4]~output .bus_hold = "false";
defparam \IR_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \IR_out[5]~output (
	.i(\IR_REG|dout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[5]~output .bus_hold = "false";
defparam \IR_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \IR_out[6]~output (
	.i(\IR_REG|dout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[6]~output .bus_hold = "false";
defparam \IR_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \IR_out[7]~output (
	.i(\IR_REG|dout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[7]~output .bus_hold = "false";
defparam \IR_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \IR_out[8]~output (
	.i(\IR_REG|dout [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[8]~output .bus_hold = "false";
defparam \IR_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \IR_out[9]~output (
	.i(\IR_REG|dout [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[9]~output .bus_hold = "false";
defparam \IR_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \IR_out[10]~output (
	.i(\IR_REG|dout [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[10]~output .bus_hold = "false";
defparam \IR_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \IR_out[11]~output (
	.i(\IR_REG|dout [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[11]~output .bus_hold = "false";
defparam \IR_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \IR_out[12]~output (
	.i(\IR_REG|dout [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[12]~output .bus_hold = "false";
defparam \IR_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \IR_out[13]~output (
	.i(\IR_REG|dout [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[13]~output .bus_hold = "false";
defparam \IR_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \IR_out[14]~output (
	.i(\IR_REG|dout [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[14]~output .bus_hold = "false";
defparam \IR_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \IR_out[15]~output (
	.i(\IR_REG|dout [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_out[15]~output .bus_hold = "false";
defparam \IR_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \flush_out~output (
	.i(\flush_reg|dout~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flush_out~output_o ),
	.obar());
// synopsys translate_off
defparam \flush_out~output .bus_hold = "false";
defparam \flush_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \PC_in[0]~input (
	.i(PC_in[0]),
	.ibar(gnd),
	.o(\PC_in[0]~input_o ));
// synopsys translate_off
defparam \PC_in[0]~input .bus_hold = "false";
defparam \PC_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \flush~input (
	.i(flush),
	.ibar(gnd),
	.o(\flush~input_o ));
// synopsys translate_off
defparam \flush~input .bus_hold = "false";
defparam \flush~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \flush~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\flush~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\flush~inputclkctrl_outclk ));
// synopsys translate_off
defparam \flush~inputclkctrl .clock_type = "global clock";
defparam \flush~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cycloneive_io_ibuf \enable~input (
	.i(enable),
	.ibar(gnd),
	.o(\enable~input_o ));
// synopsys translate_off
defparam \enable~input .bus_hold = "false";
defparam \enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y22_N9
dffeas \PC_REG|dout[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_in[0]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[0] .is_wysiwyg = "true";
defparam \PC_REG|dout[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneive_io_ibuf \PC_in[1]~input (
	.i(PC_in[1]),
	.ibar(gnd),
	.o(\PC_in[1]~input_o ));
// synopsys translate_off
defparam \PC_in[1]~input .bus_hold = "false";
defparam \PC_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N8
cycloneive_lcell_comb \PC_REG|dout[1]~feeder (
// Equation(s):
// \PC_REG|dout[1]~feeder_combout  = \PC_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_in[1]~input_o ),
	.cin(gnd),
	.combout(\PC_REG|dout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_REG|dout[1]~feeder .lut_mask = 16'hFF00;
defparam \PC_REG|dout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y4_N9
dffeas \PC_REG|dout[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_REG|dout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[1] .is_wysiwyg = "true";
defparam \PC_REG|dout[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
cycloneive_io_ibuf \PC_in[2]~input (
	.i(PC_in[2]),
	.ibar(gnd),
	.o(\PC_in[2]~input_o ));
// synopsys translate_off
defparam \PC_in[2]~input .bus_hold = "false";
defparam \PC_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N26
cycloneive_lcell_comb \PC_REG|dout[2]~feeder (
// Equation(s):
// \PC_REG|dout[2]~feeder_combout  = \PC_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_in[2]~input_o ),
	.cin(gnd),
	.combout(\PC_REG|dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_REG|dout[2]~feeder .lut_mask = 16'hFF00;
defparam \PC_REG|dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N27
dffeas \PC_REG|dout[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_REG|dout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[2] .is_wysiwyg = "true";
defparam \PC_REG|dout[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \PC_in[3]~input (
	.i(PC_in[3]),
	.ibar(gnd),
	.o(\PC_in[3]~input_o ));
// synopsys translate_off
defparam \PC_in[3]~input .bus_hold = "false";
defparam \PC_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N16
cycloneive_lcell_comb \PC_REG|dout[3]~feeder (
// Equation(s):
// \PC_REG|dout[3]~feeder_combout  = \PC_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_in[3]~input_o ),
	.cin(gnd),
	.combout(\PC_REG|dout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_REG|dout[3]~feeder .lut_mask = 16'hFF00;
defparam \PC_REG|dout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \PC_REG|dout[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_REG|dout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[3] .is_wysiwyg = "true";
defparam \PC_REG|dout[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \PC_in[4]~input (
	.i(PC_in[4]),
	.ibar(gnd),
	.o(\PC_in[4]~input_o ));
// synopsys translate_off
defparam \PC_in[4]~input .bus_hold = "false";
defparam \PC_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y4_N27
dffeas \PC_REG|dout[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_in[4]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[4] .is_wysiwyg = "true";
defparam \PC_REG|dout[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneive_io_ibuf \PC_in[5]~input (
	.i(PC_in[5]),
	.ibar(gnd),
	.o(\PC_in[5]~input_o ));
// synopsys translate_off
defparam \PC_in[5]~input .bus_hold = "false";
defparam \PC_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y4_N13
dffeas \PC_REG|dout[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_in[5]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[5] .is_wysiwyg = "true";
defparam \PC_REG|dout[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \PC_in[6]~input (
	.i(PC_in[6]),
	.ibar(gnd),
	.o(\PC_in[6]~input_o ));
// synopsys translate_off
defparam \PC_in[6]~input .bus_hold = "false";
defparam \PC_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N4
cycloneive_lcell_comb \PC_REG|dout[6]~feeder (
// Equation(s):
// \PC_REG|dout[6]~feeder_combout  = \PC_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_in[6]~input_o ),
	.cin(gnd),
	.combout(\PC_REG|dout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_REG|dout[6]~feeder .lut_mask = 16'hFF00;
defparam \PC_REG|dout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N5
dffeas \PC_REG|dout[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_REG|dout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[6] .is_wysiwyg = "true";
defparam \PC_REG|dout[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \PC_in[7]~input (
	.i(PC_in[7]),
	.ibar(gnd),
	.o(\PC_in[7]~input_o ));
// synopsys translate_off
defparam \PC_in[7]~input .bus_hold = "false";
defparam \PC_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N14
cycloneive_lcell_comb \PC_REG|dout[7]~feeder (
// Equation(s):
// \PC_REG|dout[7]~feeder_combout  = \PC_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_in[7]~input_o ),
	.cin(gnd),
	.combout(\PC_REG|dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_REG|dout[7]~feeder .lut_mask = 16'hFF00;
defparam \PC_REG|dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y4_N15
dffeas \PC_REG|dout[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_REG|dout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[7] .is_wysiwyg = "true";
defparam \PC_REG|dout[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \PC_in[8]~input (
	.i(PC_in[8]),
	.ibar(gnd),
	.o(\PC_in[8]~input_o ));
// synopsys translate_off
defparam \PC_in[8]~input .bus_hold = "false";
defparam \PC_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y4_N17
dffeas \PC_REG|dout[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_in[8]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[8] .is_wysiwyg = "true";
defparam \PC_REG|dout[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \PC_in[9]~input (
	.i(PC_in[9]),
	.ibar(gnd),
	.o(\PC_in[9]~input_o ));
// synopsys translate_off
defparam \PC_in[9]~input .bus_hold = "false";
defparam \PC_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N2
cycloneive_lcell_comb \PC_REG|dout[9]~feeder (
// Equation(s):
// \PC_REG|dout[9]~feeder_combout  = \PC_in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_in[9]~input_o ),
	.cin(gnd),
	.combout(\PC_REG|dout[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_REG|dout[9]~feeder .lut_mask = 16'hFF00;
defparam \PC_REG|dout[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N3
dffeas \PC_REG|dout[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_REG|dout[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[9] .is_wysiwyg = "true";
defparam \PC_REG|dout[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \PC_in[10]~input (
	.i(PC_in[10]),
	.ibar(gnd),
	.o(\PC_in[10]~input_o ));
// synopsys translate_off
defparam \PC_in[10]~input .bus_hold = "false";
defparam \PC_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y22_N7
dffeas \PC_REG|dout[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_in[10]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[10] .is_wysiwyg = "true";
defparam \PC_REG|dout[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \PC_in[11]~input (
	.i(PC_in[11]),
	.ibar(gnd),
	.o(\PC_in[11]~input_o ));
// synopsys translate_off
defparam \PC_in[11]~input .bus_hold = "false";
defparam \PC_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y4_N3
dffeas \PC_REG|dout[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_in[11]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[11] .is_wysiwyg = "true";
defparam \PC_REG|dout[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \PC_in[12]~input (
	.i(PC_in[12]),
	.ibar(gnd),
	.o(\PC_in[12]~input_o ));
// synopsys translate_off
defparam \PC_in[12]~input .bus_hold = "false";
defparam \PC_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N4
cycloneive_lcell_comb \PC_REG|dout[12]~feeder (
// Equation(s):
// \PC_REG|dout[12]~feeder_combout  = \PC_in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_in[12]~input_o ),
	.cin(gnd),
	.combout(\PC_REG|dout[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_REG|dout[12]~feeder .lut_mask = 16'hFF00;
defparam \PC_REG|dout[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y4_N5
dffeas \PC_REG|dout[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_REG|dout[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[12] .is_wysiwyg = "true";
defparam \PC_REG|dout[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \PC_in[13]~input (
	.i(PC_in[13]),
	.ibar(gnd),
	.o(\PC_in[13]~input_o ));
// synopsys translate_off
defparam \PC_in[13]~input .bus_hold = "false";
defparam \PC_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N28
cycloneive_lcell_comb \PC_REG|dout[13]~feeder (
// Equation(s):
// \PC_REG|dout[13]~feeder_combout  = \PC_in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_in[13]~input_o ),
	.cin(gnd),
	.combout(\PC_REG|dout[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_REG|dout[13]~feeder .lut_mask = 16'hFF00;
defparam \PC_REG|dout[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N29
dffeas \PC_REG|dout[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_REG|dout[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[13] .is_wysiwyg = "true";
defparam \PC_REG|dout[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \PC_in[14]~input (
	.i(PC_in[14]),
	.ibar(gnd),
	.o(\PC_in[14]~input_o ));
// synopsys translate_off
defparam \PC_in[14]~input .bus_hold = "false";
defparam \PC_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y4_N7
dffeas \PC_REG|dout[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_in[14]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[14] .is_wysiwyg = "true";
defparam \PC_REG|dout[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \PC_in[15]~input (
	.i(PC_in[15]),
	.ibar(gnd),
	.o(\PC_in[15]~input_o ));
// synopsys translate_off
defparam \PC_in[15]~input .bus_hold = "false";
defparam \PC_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y4_N25
dffeas \PC_REG|dout[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_in[15]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_REG|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_REG|dout[15] .is_wysiwyg = "true";
defparam \PC_REG|dout[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \nPC_in[0]~input (
	.i(nPC_in[0]),
	.ibar(gnd),
	.o(\nPC_in[0]~input_o ));
// synopsys translate_off
defparam \nPC_in[0]~input .bus_hold = "false";
defparam \nPC_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y4_N23
dffeas \nPC_REG|dout[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nPC_in[0]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[0] .is_wysiwyg = "true";
defparam \nPC_REG|dout[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \nPC_in[1]~input (
	.i(nPC_in[1]),
	.ibar(gnd),
	.o(\nPC_in[1]~input_o ));
// synopsys translate_off
defparam \nPC_in[1]~input .bus_hold = "false";
defparam \nPC_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y4_N19
dffeas \nPC_REG|dout[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nPC_in[1]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[1] .is_wysiwyg = "true";
defparam \nPC_REG|dout[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \nPC_in[2]~input (
	.i(nPC_in[2]),
	.ibar(gnd),
	.o(\nPC_in[2]~input_o ));
// synopsys translate_off
defparam \nPC_in[2]~input .bus_hold = "false";
defparam \nPC_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N8
cycloneive_lcell_comb \nPC_REG|dout[2]~feeder (
// Equation(s):
// \nPC_REG|dout[2]~feeder_combout  = \nPC_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nPC_in[2]~input_o ),
	.cin(gnd),
	.combout(\nPC_REG|dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nPC_REG|dout[2]~feeder .lut_mask = 16'hFF00;
defparam \nPC_REG|dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N9
dffeas \nPC_REG|dout[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nPC_REG|dout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[2] .is_wysiwyg = "true";
defparam \nPC_REG|dout[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \nPC_in[3]~input (
	.i(nPC_in[3]),
	.ibar(gnd),
	.o(\nPC_in[3]~input_o ));
// synopsys translate_off
defparam \nPC_in[3]~input .bus_hold = "false";
defparam \nPC_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y4_N27
dffeas \nPC_REG|dout[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nPC_in[3]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[3] .is_wysiwyg = "true";
defparam \nPC_REG|dout[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \nPC_in[4]~input (
	.i(nPC_in[4]),
	.ibar(gnd),
	.o(\nPC_in[4]~input_o ));
// synopsys translate_off
defparam \nPC_in[4]~input .bus_hold = "false";
defparam \nPC_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N12
cycloneive_lcell_comb \nPC_REG|dout[4]~feeder (
// Equation(s):
// \nPC_REG|dout[4]~feeder_combout  = \nPC_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nPC_in[4]~input_o ),
	.cin(gnd),
	.combout(\nPC_REG|dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nPC_REG|dout[4]~feeder .lut_mask = 16'hFF00;
defparam \nPC_REG|dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N13
dffeas \nPC_REG|dout[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nPC_REG|dout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[4] .is_wysiwyg = "true";
defparam \nPC_REG|dout[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N1
cycloneive_io_ibuf \nPC_in[5]~input (
	.i(nPC_in[5]),
	.ibar(gnd),
	.o(\nPC_in[5]~input_o ));
// synopsys translate_off
defparam \nPC_in[5]~input .bus_hold = "false";
defparam \nPC_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N24
cycloneive_lcell_comb \nPC_REG|dout[5]~feeder (
// Equation(s):
// \nPC_REG|dout[5]~feeder_combout  = \nPC_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nPC_in[5]~input_o ),
	.cin(gnd),
	.combout(\nPC_REG|dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nPC_REG|dout[5]~feeder .lut_mask = 16'hFF00;
defparam \nPC_REG|dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N25
dffeas \nPC_REG|dout[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nPC_REG|dout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[5] .is_wysiwyg = "true";
defparam \nPC_REG|dout[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \nPC_in[6]~input (
	.i(nPC_in[6]),
	.ibar(gnd),
	.o(\nPC_in[6]~input_o ));
// synopsys translate_off
defparam \nPC_in[6]~input .bus_hold = "false";
defparam \nPC_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y4_N29
dffeas \nPC_REG|dout[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nPC_in[6]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[6] .is_wysiwyg = "true";
defparam \nPC_REG|dout[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \nPC_in[7]~input (
	.i(nPC_in[7]),
	.ibar(gnd),
	.o(\nPC_in[7]~input_o ));
// synopsys translate_off
defparam \nPC_in[7]~input .bus_hold = "false";
defparam \nPC_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N6
cycloneive_lcell_comb \nPC_REG|dout[7]~feeder (
// Equation(s):
// \nPC_REG|dout[7]~feeder_combout  = \nPC_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nPC_in[7]~input_o ),
	.cin(gnd),
	.combout(\nPC_REG|dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nPC_REG|dout[7]~feeder .lut_mask = 16'hFF00;
defparam \nPC_REG|dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N7
dffeas \nPC_REG|dout[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nPC_REG|dout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[7] .is_wysiwyg = "true";
defparam \nPC_REG|dout[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneive_io_ibuf \nPC_in[8]~input (
	.i(nPC_in[8]),
	.ibar(gnd),
	.o(\nPC_in[8]~input_o ));
// synopsys translate_off
defparam \nPC_in[8]~input .bus_hold = "false";
defparam \nPC_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N22
cycloneive_lcell_comb \nPC_REG|dout[8]~feeder (
// Equation(s):
// \nPC_REG|dout[8]~feeder_combout  = \nPC_in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nPC_in[8]~input_o ),
	.cin(gnd),
	.combout(\nPC_REG|dout[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nPC_REG|dout[8]~feeder .lut_mask = 16'hFF00;
defparam \nPC_REG|dout[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y4_N23
dffeas \nPC_REG|dout[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nPC_REG|dout[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[8] .is_wysiwyg = "true";
defparam \nPC_REG|dout[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \nPC_in[9]~input (
	.i(nPC_in[9]),
	.ibar(gnd),
	.o(\nPC_in[9]~input_o ));
// synopsys translate_off
defparam \nPC_in[9]~input .bus_hold = "false";
defparam \nPC_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y4_N25
dffeas \nPC_REG|dout[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nPC_in[9]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[9] .is_wysiwyg = "true";
defparam \nPC_REG|dout[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \nPC_in[10]~input (
	.i(nPC_in[10]),
	.ibar(gnd),
	.o(\nPC_in[10]~input_o ));
// synopsys translate_off
defparam \nPC_in[10]~input .bus_hold = "false";
defparam \nPC_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N18
cycloneive_lcell_comb \nPC_REG|dout[10]~feeder (
// Equation(s):
// \nPC_REG|dout[10]~feeder_combout  = \nPC_in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nPC_in[10]~input_o ),
	.cin(gnd),
	.combout(\nPC_REG|dout[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nPC_REG|dout[10]~feeder .lut_mask = 16'hFF00;
defparam \nPC_REG|dout[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N19
dffeas \nPC_REG|dout[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nPC_REG|dout[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[10] .is_wysiwyg = "true";
defparam \nPC_REG|dout[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \nPC_in[11]~input (
	.i(nPC_in[11]),
	.ibar(gnd),
	.o(\nPC_in[11]~input_o ));
// synopsys translate_off
defparam \nPC_in[11]~input .bus_hold = "false";
defparam \nPC_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y4_N5
dffeas \nPC_REG|dout[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nPC_in[11]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[11] .is_wysiwyg = "true";
defparam \nPC_REG|dout[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \nPC_in[12]~input (
	.i(nPC_in[12]),
	.ibar(gnd),
	.o(\nPC_in[12]~input_o ));
// synopsys translate_off
defparam \nPC_in[12]~input .bus_hold = "false";
defparam \nPC_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y4_N15
dffeas \nPC_REG|dout[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nPC_in[12]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[12] .is_wysiwyg = "true";
defparam \nPC_REG|dout[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \nPC_in[13]~input (
	.i(nPC_in[13]),
	.ibar(gnd),
	.o(\nPC_in[13]~input_o ));
// synopsys translate_off
defparam \nPC_in[13]~input .bus_hold = "false";
defparam \nPC_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N0
cycloneive_lcell_comb \nPC_REG|dout[13]~feeder (
// Equation(s):
// \nPC_REG|dout[13]~feeder_combout  = \nPC_in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nPC_in[13]~input_o ),
	.cin(gnd),
	.combout(\nPC_REG|dout[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nPC_REG|dout[13]~feeder .lut_mask = 16'hFF00;
defparam \nPC_REG|dout[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N1
dffeas \nPC_REG|dout[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nPC_REG|dout[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[13] .is_wysiwyg = "true";
defparam \nPC_REG|dout[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \nPC_in[14]~input (
	.i(nPC_in[14]),
	.ibar(gnd),
	.o(\nPC_in[14]~input_o ));
// synopsys translate_off
defparam \nPC_in[14]~input .bus_hold = "false";
defparam \nPC_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N0
cycloneive_lcell_comb \nPC_REG|dout[14]~feeder (
// Equation(s):
// \nPC_REG|dout[14]~feeder_combout  = \nPC_in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nPC_in[14]~input_o ),
	.cin(gnd),
	.combout(\nPC_REG|dout[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nPC_REG|dout[14]~feeder .lut_mask = 16'hFF00;
defparam \nPC_REG|dout[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y4_N1
dffeas \nPC_REG|dout[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nPC_REG|dout[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[14] .is_wysiwyg = "true";
defparam \nPC_REG|dout[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y25_N1
cycloneive_io_ibuf \nPC_in[15]~input (
	.i(nPC_in[15]),
	.ibar(gnd),
	.o(\nPC_in[15]~input_o ));
// synopsys translate_off
defparam \nPC_in[15]~input .bus_hold = "false";
defparam \nPC_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N10
cycloneive_lcell_comb \nPC_REG|dout[15]~feeder (
// Equation(s):
// \nPC_REG|dout[15]~feeder_combout  = \nPC_in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nPC_in[15]~input_o ),
	.cin(gnd),
	.combout(\nPC_REG|dout[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nPC_REG|dout[15]~feeder .lut_mask = 16'hFF00;
defparam \nPC_REG|dout[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N11
dffeas \nPC_REG|dout[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nPC_REG|dout[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nPC_REG|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nPC_REG|dout[15] .is_wysiwyg = "true";
defparam \nPC_REG|dout[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cycloneive_io_ibuf \IR_in[0]~input (
	.i(IR_in[0]),
	.ibar(gnd),
	.o(\IR_in[0]~input_o ));
// synopsys translate_off
defparam \IR_in[0]~input .bus_hold = "false";
defparam \IR_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y22_N29
dffeas \IR_REG|dout[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR_in[0]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[0] .is_wysiwyg = "true";
defparam \IR_REG|dout[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y26_N22
cycloneive_io_ibuf \IR_in[1]~input (
	.i(IR_in[1]),
	.ibar(gnd),
	.o(\IR_in[1]~input_o ));
// synopsys translate_off
defparam \IR_in[1]~input .bus_hold = "false";
defparam \IR_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y22_N31
dffeas \IR_REG|dout[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR_in[1]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[1] .is_wysiwyg = "true";
defparam \IR_REG|dout[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \IR_in[2]~input (
	.i(IR_in[2]),
	.ibar(gnd),
	.o(\IR_in[2]~input_o ));
// synopsys translate_off
defparam \IR_in[2]~input .bus_hold = "false";
defparam \IR_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N10
cycloneive_lcell_comb \IR_REG|dout[2]~feeder (
// Equation(s):
// \IR_REG|dout[2]~feeder_combout  = \IR_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR_in[2]~input_o ),
	.cin(gnd),
	.combout(\IR_REG|dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_REG|dout[2]~feeder .lut_mask = 16'hFF00;
defparam \IR_REG|dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N11
dffeas \IR_REG|dout[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_REG|dout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[2] .is_wysiwyg = "true";
defparam \IR_REG|dout[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \IR_in[3]~input (
	.i(IR_in[3]),
	.ibar(gnd),
	.o(\IR_in[3]~input_o ));
// synopsys translate_off
defparam \IR_in[3]~input .bus_hold = "false";
defparam \IR_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N10
cycloneive_lcell_comb \IR_REG|dout[3]~feeder (
// Equation(s):
// \IR_REG|dout[3]~feeder_combout  = \IR_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR_in[3]~input_o ),
	.cin(gnd),
	.combout(\IR_REG|dout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_REG|dout[3]~feeder .lut_mask = 16'hFF00;
defparam \IR_REG|dout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y4_N11
dffeas \IR_REG|dout[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_REG|dout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[3] .is_wysiwyg = "true";
defparam \IR_REG|dout[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \IR_in[4]~input (
	.i(IR_in[4]),
	.ibar(gnd),
	.o(\IR_in[4]~input_o ));
// synopsys translate_off
defparam \IR_in[4]~input .bus_hold = "false";
defparam \IR_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N20
cycloneive_lcell_comb \IR_REG|dout[4]~feeder (
// Equation(s):
// \IR_REG|dout[4]~feeder_combout  = \IR_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR_in[4]~input_o ),
	.cin(gnd),
	.combout(\IR_REG|dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_REG|dout[4]~feeder .lut_mask = 16'hFF00;
defparam \IR_REG|dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y4_N21
dffeas \IR_REG|dout[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_REG|dout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[4] .is_wysiwyg = "true";
defparam \IR_REG|dout[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N1
cycloneive_io_ibuf \IR_in[5]~input (
	.i(IR_in[5]),
	.ibar(gnd),
	.o(\IR_in[5]~input_o ));
// synopsys translate_off
defparam \IR_in[5]~input .bus_hold = "false";
defparam \IR_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y22_N1
dffeas \IR_REG|dout[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR_in[5]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[5] .is_wysiwyg = "true";
defparam \IR_REG|dout[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \IR_in[6]~input (
	.i(IR_in[6]),
	.ibar(gnd),
	.o(\IR_in[6]~input_o ));
// synopsys translate_off
defparam \IR_in[6]~input .bus_hold = "false";
defparam \IR_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cycloneive_lcell_comb \IR_REG|dout[6]~feeder (
// Equation(s):
// \IR_REG|dout[6]~feeder_combout  = \IR_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR_in[6]~input_o ),
	.cin(gnd),
	.combout(\IR_REG|dout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_REG|dout[6]~feeder .lut_mask = 16'hFF00;
defparam \IR_REG|dout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N1
dffeas \IR_REG|dout[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_REG|dout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[6] .is_wysiwyg = "true";
defparam \IR_REG|dout[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N22
cycloneive_io_ibuf \IR_in[7]~input (
	.i(IR_in[7]),
	.ibar(gnd),
	.o(\IR_in[7]~input_o ));
// synopsys translate_off
defparam \IR_in[7]~input .bus_hold = "false";
defparam \IR_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y22_N3
dffeas \IR_REG|dout[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR_in[7]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[7] .is_wysiwyg = "true";
defparam \IR_REG|dout[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N1
cycloneive_io_ibuf \IR_in[8]~input (
	.i(IR_in[8]),
	.ibar(gnd),
	.o(\IR_in[8]~input_o ));
// synopsys translate_off
defparam \IR_in[8]~input .bus_hold = "false";
defparam \IR_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y33_N1
dffeas \IR_REG|dout[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR_in[8]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[8] .is_wysiwyg = "true";
defparam \IR_REG|dout[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cycloneive_io_ibuf \IR_in[9]~input (
	.i(IR_in[9]),
	.ibar(gnd),
	.o(\IR_in[9]~input_o ));
// synopsys translate_off
defparam \IR_in[9]~input .bus_hold = "false";
defparam \IR_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N12
cycloneive_lcell_comb \IR_REG|dout[9]~feeder (
// Equation(s):
// \IR_REG|dout[9]~feeder_combout  = \IR_in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR_in[9]~input_o ),
	.cin(gnd),
	.combout(\IR_REG|dout[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_REG|dout[9]~feeder .lut_mask = 16'hFF00;
defparam \IR_REG|dout[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N13
dffeas \IR_REG|dout[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_REG|dout[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[9] .is_wysiwyg = "true";
defparam \IR_REG|dout[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N8
cycloneive_io_ibuf \IR_in[10]~input (
	.i(IR_in[10]),
	.ibar(gnd),
	.o(\IR_in[10]~input_o ));
// synopsys translate_off
defparam \IR_in[10]~input .bus_hold = "false";
defparam \IR_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y22_N23
dffeas \IR_REG|dout[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IR_in[10]~input_o ),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[10] .is_wysiwyg = "true";
defparam \IR_REG|dout[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N8
cycloneive_io_ibuf \IR_in[11]~input (
	.i(IR_in[11]),
	.ibar(gnd),
	.o(\IR_in[11]~input_o ));
// synopsys translate_off
defparam \IR_in[11]~input .bus_hold = "false";
defparam \IR_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N16
cycloneive_lcell_comb \IR_REG|dout[11]~feeder (
// Equation(s):
// \IR_REG|dout[11]~feeder_combout  = \IR_in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR_in[11]~input_o ),
	.cin(gnd),
	.combout(\IR_REG|dout[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_REG|dout[11]~feeder .lut_mask = 16'hFF00;
defparam \IR_REG|dout[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N17
dffeas \IR_REG|dout[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_REG|dout[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[11] .is_wysiwyg = "true";
defparam \IR_REG|dout[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \IR_in[12]~input (
	.i(IR_in[12]),
	.ibar(gnd),
	.o(\IR_in[12]~input_o ));
// synopsys translate_off
defparam \IR_in[12]~input .bus_hold = "false";
defparam \IR_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N18
cycloneive_lcell_comb \IR_REG|dout[12]~feeder (
// Equation(s):
// \IR_REG|dout[12]~feeder_combout  = \IR_in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR_in[12]~input_o ),
	.cin(gnd),
	.combout(\IR_REG|dout[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_REG|dout[12]~feeder .lut_mask = 16'hFF00;
defparam \IR_REG|dout[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N19
dffeas \IR_REG|dout[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_REG|dout[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[12] .is_wysiwyg = "true";
defparam \IR_REG|dout[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \IR_in[13]~input (
	.i(IR_in[13]),
	.ibar(gnd),
	.o(\IR_in[13]~input_o ));
// synopsys translate_off
defparam \IR_in[13]~input .bus_hold = "false";
defparam \IR_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N20
cycloneive_lcell_comb \IR_REG|dout[13]~feeder (
// Equation(s):
// \IR_REG|dout[13]~feeder_combout  = \IR_in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR_in[13]~input_o ),
	.cin(gnd),
	.combout(\IR_REG|dout[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_REG|dout[13]~feeder .lut_mask = 16'hFF00;
defparam \IR_REG|dout[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N21
dffeas \IR_REG|dout[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_REG|dout[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[13] .is_wysiwyg = "true";
defparam \IR_REG|dout[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \IR_in[14]~input (
	.i(IR_in[14]),
	.ibar(gnd),
	.o(\IR_in[14]~input_o ));
// synopsys translate_off
defparam \IR_in[14]~input .bus_hold = "false";
defparam \IR_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N16
cycloneive_lcell_comb \IR_REG|dout[14]~feeder (
// Equation(s):
// \IR_REG|dout[14]~feeder_combout  = \IR_in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR_in[14]~input_o ),
	.cin(gnd),
	.combout(\IR_REG|dout[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_REG|dout[14]~feeder .lut_mask = 16'hFF00;
defparam \IR_REG|dout[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y8_N17
dffeas \IR_REG|dout[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_REG|dout[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[14] .is_wysiwyg = "true";
defparam \IR_REG|dout[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \IR_in[15]~input (
	.i(IR_in[15]),
	.ibar(gnd),
	.o(\IR_in[15]~input_o ));
// synopsys translate_off
defparam \IR_in[15]~input .bus_hold = "false";
defparam \IR_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
cycloneive_lcell_comb \IR_REG|dout[15]~feeder (
// Equation(s):
// \IR_REG|dout[15]~feeder_combout  = \IR_in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR_in[15]~input_o ),
	.cin(gnd),
	.combout(\IR_REG|dout[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_REG|dout[15]~feeder .lut_mask = 16'hFF00;
defparam \IR_REG|dout[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N25
dffeas \IR_REG|dout[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_REG|dout[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\flush~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|dout[15] .is_wysiwyg = "true";
defparam \IR_REG|dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N30
cycloneive_lcell_comb \flush_reg|dout~feeder (
// Equation(s):
// \flush_reg|dout~feeder_combout  = \flush~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\flush_reg|dout~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \flush_reg|dout~feeder .lut_mask = 16'hFF00;
defparam \flush_reg|dout~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y4_N31
dffeas \flush_reg|dout (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\flush_reg|dout~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flush_reg|dout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flush_reg|dout .is_wysiwyg = "true";
defparam \flush_reg|dout .power_up = "low";
// synopsys translate_on

assign PC_out[0] = \PC_out[0]~output_o ;

assign PC_out[1] = \PC_out[1]~output_o ;

assign PC_out[2] = \PC_out[2]~output_o ;

assign PC_out[3] = \PC_out[3]~output_o ;

assign PC_out[4] = \PC_out[4]~output_o ;

assign PC_out[5] = \PC_out[5]~output_o ;

assign PC_out[6] = \PC_out[6]~output_o ;

assign PC_out[7] = \PC_out[7]~output_o ;

assign PC_out[8] = \PC_out[8]~output_o ;

assign PC_out[9] = \PC_out[9]~output_o ;

assign PC_out[10] = \PC_out[10]~output_o ;

assign PC_out[11] = \PC_out[11]~output_o ;

assign PC_out[12] = \PC_out[12]~output_o ;

assign PC_out[13] = \PC_out[13]~output_o ;

assign PC_out[14] = \PC_out[14]~output_o ;

assign PC_out[15] = \PC_out[15]~output_o ;

assign nPC_out[0] = \nPC_out[0]~output_o ;

assign nPC_out[1] = \nPC_out[1]~output_o ;

assign nPC_out[2] = \nPC_out[2]~output_o ;

assign nPC_out[3] = \nPC_out[3]~output_o ;

assign nPC_out[4] = \nPC_out[4]~output_o ;

assign nPC_out[5] = \nPC_out[5]~output_o ;

assign nPC_out[6] = \nPC_out[6]~output_o ;

assign nPC_out[7] = \nPC_out[7]~output_o ;

assign nPC_out[8] = \nPC_out[8]~output_o ;

assign nPC_out[9] = \nPC_out[9]~output_o ;

assign nPC_out[10] = \nPC_out[10]~output_o ;

assign nPC_out[11] = \nPC_out[11]~output_o ;

assign nPC_out[12] = \nPC_out[12]~output_o ;

assign nPC_out[13] = \nPC_out[13]~output_o ;

assign nPC_out[14] = \nPC_out[14]~output_o ;

assign nPC_out[15] = \nPC_out[15]~output_o ;

assign IR_out[0] = \IR_out[0]~output_o ;

assign IR_out[1] = \IR_out[1]~output_o ;

assign IR_out[2] = \IR_out[2]~output_o ;

assign IR_out[3] = \IR_out[3]~output_o ;

assign IR_out[4] = \IR_out[4]~output_o ;

assign IR_out[5] = \IR_out[5]~output_o ;

assign IR_out[6] = \IR_out[6]~output_o ;

assign IR_out[7] = \IR_out[7]~output_o ;

assign IR_out[8] = \IR_out[8]~output_o ;

assign IR_out[9] = \IR_out[9]~output_o ;

assign IR_out[10] = \IR_out[10]~output_o ;

assign IR_out[11] = \IR_out[11]~output_o ;

assign IR_out[12] = \IR_out[12]~output_o ;

assign IR_out[13] = \IR_out[13]~output_o ;

assign IR_out[14] = \IR_out[14]~output_o ;

assign IR_out[15] = \IR_out[15]~output_o ;

assign flush_out = \flush_out~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
